

================================================================
== Vitis HLS Report for 'fpga2'
================================================================
* Date:           Sun Apr 18 12:46:10 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        fpga2
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+-----------+-----------+------------+------------+---------+
    |     Latency (cycles)    |   Latency (absolute)  |         Interval        | Pipeline|
    |     min    |     max    |    min    |    max    |     min    |     max    |   Type  |
    +------------+------------+-----------+-----------+------------+------------+---------+
    |  1257825664|  1299703168|  4.192 sec|  4.332 sec|  1257825665|  1299703169|     none|
    +------------+------------+-----------+-----------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+-----------+-----------+-----------+-----------+-----------+-----------+---------+
        |                            |                 |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
        |          Instance          |      Module     |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
        +----------------------------+-----------------+-----------+-----------+-----------+-----------+-----------+-----------+---------+
        |grp_linear_fused_fu_190     |linear_fused     |  643301482|  671219818|  2.144 sec|  2.237 sec|  643301482|  671219818|     none|
        |grp_linear_fused_1_fu_202   |linear_fused_1   |  614006785|  627965953|  2.046 sec|  2.093 sec|  614006785|  627965953|     none|
        |grp_layernorm_fused_fu_219  |layernorm_fused  |     517391|     517391|   1.724 ms|   1.724 ms|     517391|     517391|     none|
        +----------------------------+-----------------+-----------+-----------+-----------+-----------+-----------+-----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       30|     8|    98560|    22147|    -|
|Memory               |        8|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      820|    -|
|Register             |        -|     -|       14|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       38|     8|    98574|    22969|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        2|    ~0|       12|        5|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|        4|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+-------+------+-----+
    |              Instance             |             Module            | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +-----------------------------------+-------------------------------+---------+----+-------+------+-----+
    |control_s_axi_U                    |control_s_axi                  |        0|   0|    856|  1512|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U57  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|      0|     0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U58  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|      0|     0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U59  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|      0|     0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U56  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|    143|    78|    0|
    |gmem_m_axi_U                       |gmem_m_axi                     |       30|   0|   1415|  1585|    0|
    |grp_layernorm_fused_fu_219         |layernorm_fused                |        0|   2|  43898|  4712|    0|
    |grp_linear_fused_fu_190            |linear_fused                   |        0|   1|  24977|  8208|    0|
    |grp_linear_fused_1_fu_202          |linear_fused_1                 |        0|   1|  26619|  5860|    0|
    |mul_26s_28ns_53_2_1_U63            |mul_26s_28ns_53_2_1            |        0|   1|    149|    41|    0|
    |mul_32s_32s_32_2_1_U61             |mul_32s_32s_32_2_1             |        0|   0|    165|    49|    0|
    |mul_32s_32s_32_2_1_U62             |mul_32s_32s_32_2_1             |        0|   0|    165|    49|    0|
    |mul_32s_34ns_64_2_1_U64            |mul_32s_34ns_64_2_1            |        0|   0|    173|    53|    0|
    |sitofp_32ns_32_5_no_dsp_1_U60      |sitofp_32ns_32_5_no_dsp_1      |        0|   0|      0|     0|    0|
    +-----------------------------------+-------------------------------+---------+----+-------+------+-----+
    |Total                              |                               |       30|   8|  98560| 22147|    0|
    +-----------------------------------+-------------------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+------------+---------+---+----+-----+-------+-----+------+-------------+
    |    Memory    |   Module   | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------+------------+---------+---+----+-----+-------+-----+------+-------------+
    |fc_ln_buff_U  |fc_ln_buff  |        8|  0|   0|    0|  98304|   16|     1|      1572864|
    +--------------+------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total         |            |        8|  0|   0|    0|  98304|   16|     1|      1572864|
    +--------------+------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  43|          8|    1|          8|
    |ap_done              |   9|          2|    1|          2|
    |fc_ln_buff_address0  |  14|          3|   17|         51|
    |fc_ln_buff_ce0       |  14|          3|    1|          3|
    |fc_ln_buff_ce1       |   9|          2|    1|          2|
    |fc_ln_buff_d0        |  14|          3|   16|         48|
    |fc_ln_buff_we0       |  14|          3|    1|          3|
    |fc_ln_buff_we1       |   9|          2|    1|          2|
    |gmem_ARADDR          |  20|          4|   64|        256|
    |gmem_ARBURST         |  20|          4|    2|          8|
    |gmem_ARCACHE         |  20|          4|    4|         16|
    |gmem_ARID            |  20|          4|    1|          4|
    |gmem_ARLEN           |  20|          4|   32|        128|
    |gmem_ARLOCK          |  20|          4|    2|          8|
    |gmem_ARPROT          |  20|          4|    3|         12|
    |gmem_ARQOS           |  20|          4|    4|         16|
    |gmem_ARREGION        |  20|          4|    4|         16|
    |gmem_ARSIZE          |  20|          4|    3|         12|
    |gmem_ARUSER          |  20|          4|    1|          4|
    |gmem_ARVALID         |  20|          4|    1|          4|
    |gmem_AWADDR          |  14|          3|   64|        192|
    |gmem_AWBURST         |  14|          3|    2|          6|
    |gmem_AWCACHE         |  14|          3|    4|         12|
    |gmem_AWID            |  14|          3|    1|          3|
    |gmem_AWLEN           |  14|          3|   32|         96|
    |gmem_AWLOCK          |  14|          3|    2|          6|
    |gmem_AWPROT          |  14|          3|    3|          9|
    |gmem_AWQOS           |  14|          3|    4|         12|
    |gmem_AWREGION        |  14|          3|    4|         12|
    |gmem_AWSIZE          |  14|          3|    3|          9|
    |gmem_AWUSER          |  14|          3|    1|          3|
    |gmem_AWVALID         |  14|          3|    1|          3|
    |gmem_BREADY          |  14|          3|    1|          3|
    |gmem_RREADY          |  20|          4|    1|          4|
    |gmem_WDATA           |  14|          3|  512|       1536|
    |gmem_WID             |  14|          3|    1|          3|
    |gmem_WLAST           |  14|          3|    1|          3|
    |gmem_WSTRB           |  14|          3|   64|        192|
    |gmem_WUSER           |  14|          3|    1|          3|
    |gmem_WVALID          |  14|          3|    1|          3|
    |grp_fu_308_ce        |  20|          4|    1|          4|
    |grp_fu_308_p0        |  14|          3|   32|         96|
    |grp_fu_308_p1        |  14|          3|   32|         96|
    |grp_fu_312_ce        |  14|          3|    1|          3|
    |grp_fu_312_p0        |   9|          2|   32|         64|
    |grp_fu_312_p1        |   9|          2|   32|         64|
    |grp_fu_316_ce        |   9|          2|    1|          2|
    |grp_fu_320_ce        |   9|          2|    1|          2|
    |grp_fu_324_ce        |  20|          4|    1|          4|
    |grp_fu_324_p0        |  14|          3|   32|         96|
    |grp_fu_327_ce        |   9|          2|    1|          2|
    |grp_fu_331_ce        |   9|          2|    1|          2|
    |grp_fu_335_ce        |   9|          2|    1|          2|
    |grp_fu_339_ce        |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 820|        171| 1032|       3152|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+---+----+-----+-----------+
    |                   Name                  | FF| LUT| Bits| Const Bits|
    +-----------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                |  7|   0|    7|          0|
    |ap_done_reg                              |  1|   0|    1|          0|
    |ap_rst_n_inv                             |  1|   0|    1|          0|
    |ap_rst_reg_1                             |  1|   0|    1|          0|
    |ap_rst_reg_2                             |  1|   0|    1|          0|
    |grp_layernorm_fused_fu_219_ap_start_reg  |  1|   0|    1|          0|
    |grp_linear_fused_1_fu_202_ap_start_reg   |  1|   0|    1|          0|
    |grp_linear_fused_fu_190_ap_start_reg     |  1|   0|    1|          0|
    +-----------------------------------------+---+----+-----+-----------+
    |Total                                    | 14|   0|   14|          0|
    +-----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    8|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    8|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|         fpga2|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|         fpga2|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|         fpga2|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  512|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  512|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

