
Loading design for application trce from file counter_impl1.ncd.
Design name: Packet_echo_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Wed May 11 09:29:11 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o Counter_impl1.twr -gui -msgset C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/promote.xml Counter_impl1.ncd Counter_impl1.prf 
Design file:     counter_impl1.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            3596 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 10.728ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/UART_Inst/clk_cnt2[2]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/UART_Inst/clk_cnt2[4]  (to ipClk_c +)

   Delay:               9.179ns  (31.2% logic, 68.8% route), 8 logic levels.

 Constraint Details:

      9.179ns physical path delay PACKETISER/UART_Inst/SLICE_11 to PACKETISER/UART_Inst/SLICE_22 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 10.728ns

 Physical Path Details:

      Data path PACKETISER/UART_Inst/SLICE_11 to PACKETISER/UART_Inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R21C18B.CLK to     R21C18B.Q1 PACKETISER/UART_Inst/SLICE_11 (from ipClk_c)
ROUTE         4     1.155     R21C18B.Q1 to     R20C18A.A1 PACKETISER/UART_Inst/un4lto2
CTOF_DEL    ---     0.260     R20C18A.A1 to     R20C18A.F1 PACKETISER/UART_Inst/SLICE_24
ROUTE         1     1.254     R20C18A.F1 to     R19C19D.B1 PACKETISER/UART_Inst/clk_cnt2_2_sqmuxa_i_a2_4
CTOF_DEL    ---     0.260     R19C19D.B1 to     R19C19D.F1 PACKETISER/UART_Inst/SLICE_43
ROUTE        13     0.599     R19C19D.F1 to     R19C19B.A1 PACKETISER/UART_Inst/N_116
CTOF_DEL    ---     0.260     R19C19B.A1 to     R19C19B.F1 PACKETISER/UART_Inst/SLICE_45
ROUTE         1     0.699     R19C19B.F1 to     R19C19B.B0 PACKETISER/UART_Inst/N_85
CTOF_DEL    ---     0.260     R19C19B.B0 to     R19C19B.F0 PACKETISER/UART_Inst/SLICE_45
ROUTE        11     1.453     R19C19B.F0 to     R21C18B.C0 PACKETISER/UART_Inst/un1_rx_state_0_sqmuxa
C0TOFCO_DE  ---     0.790     R21C18B.C0 to    R21C18B.FCO PACKETISER/UART_Inst/SLICE_11
ROUTE         1     0.000    R21C18B.FCO to    R21C18C.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_2
FCITOF1_DE  ---     0.393    R21C18C.FCI to     R21C18C.F1 PACKETISER/UART_Inst/SLICE_10
ROUTE         1     1.153     R21C18C.F1 to     R20C19A.A0 PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_3_0_S1
CTOF_DEL    ---     0.260     R20C19A.A0 to     R20C19A.F0 PACKETISER/UART_Inst/SLICE_22
ROUTE         1     0.000     R20C19A.F0 to    R20C19A.DI0 PACKETISER/UART_Inst/clk_cnt2_8[4] (to ipClk_c)
                  --------
                    9.179   (31.2% logic, 68.8% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/UART_Inst/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R21C18B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/UART_Inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R20C19A.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.770ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/UART_Inst/clk_cnt2[2]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/UART_Inst/clk_cnt2[8]  (to ipClk_c +)

   Delay:               9.137ns  (33.1% logic, 66.9% route), 10 logic levels.

 Constraint Details:

      9.137ns physical path delay PACKETISER/UART_Inst/SLICE_11 to PACKETISER/UART_Inst/SLICE_23 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 10.770ns

 Physical Path Details:

      Data path PACKETISER/UART_Inst/SLICE_11 to PACKETISER/UART_Inst/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R21C18B.CLK to     R21C18B.Q1 PACKETISER/UART_Inst/SLICE_11 (from ipClk_c)
ROUTE         4     1.155     R21C18B.Q1 to     R20C18A.A1 PACKETISER/UART_Inst/un4lto2
CTOF_DEL    ---     0.260     R20C18A.A1 to     R20C18A.F1 PACKETISER/UART_Inst/SLICE_24
ROUTE         1     1.254     R20C18A.F1 to     R19C19D.B1 PACKETISER/UART_Inst/clk_cnt2_2_sqmuxa_i_a2_4
CTOF_DEL    ---     0.260     R19C19D.B1 to     R19C19D.F1 PACKETISER/UART_Inst/SLICE_43
ROUTE        13     0.599     R19C19D.F1 to     R19C19B.A1 PACKETISER/UART_Inst/N_116
CTOF_DEL    ---     0.260     R19C19B.A1 to     R19C19B.F1 PACKETISER/UART_Inst/SLICE_45
ROUTE         1     0.699     R19C19B.F1 to     R19C19B.B0 PACKETISER/UART_Inst/N_85
CTOF_DEL    ---     0.260     R19C19B.B0 to     R19C19B.F0 PACKETISER/UART_Inst/SLICE_45
ROUTE        11     1.453     R19C19B.F0 to     R21C18B.C0 PACKETISER/UART_Inst/un1_rx_state_0_sqmuxa
C0TOFCO_DE  ---     0.790     R21C18B.C0 to    R21C18B.FCO PACKETISER/UART_Inst/SLICE_11
ROUTE         1     0.000    R21C18B.FCO to    R21C18C.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_2
FCITOFCO_D  ---     0.081    R21C18C.FCI to    R21C18C.FCO PACKETISER/UART_Inst/SLICE_10
ROUTE         1     0.000    R21C18C.FCO to    R21C19A.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_4
FCITOFCO_D  ---     0.081    R21C19A.FCI to    R21C19A.FCO PACKETISER/UART_Inst/SLICE_9
ROUTE         1     0.000    R21C19A.FCO to    R21C19B.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_6
FCITOF1_DE  ---     0.393    R21C19B.FCI to     R21C19B.F1 PACKETISER/UART_Inst/SLICE_8
ROUTE         1     0.949     R21C19B.F1 to     R20C19B.B0 PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_7_0_S1
CTOF_DEL    ---     0.260     R20C19B.B0 to     R20C19B.F0 PACKETISER/UART_Inst/SLICE_23
ROUTE         1     0.000     R20C19B.F0 to    R20C19B.DI0 PACKETISER/UART_Inst/clk_cnt2_8[8] (to ipClk_c)
                  --------
                    9.137   (33.1% logic, 66.9% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/UART_Inst/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R21C18B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/UART_Inst/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R20C19B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.823ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/UART_Inst/clk_cnt2[1]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/UART_Inst/clk_cnt2[4]  (to ipClk_c +)

   Delay:               9.084ns  (31.5% logic, 68.5% route), 8 logic levels.

 Constraint Details:

      9.084ns physical path delay PACKETISER/UART_Inst/SLICE_11 to PACKETISER/UART_Inst/SLICE_22 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 10.823ns

 Physical Path Details:

      Data path PACKETISER/UART_Inst/SLICE_11 to PACKETISER/UART_Inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R21C18B.CLK to     R21C18B.Q0 PACKETISER/UART_Inst/SLICE_11 (from ipClk_c)
ROUTE         4     1.060     R21C18B.Q0 to     R20C18A.B1 PACKETISER/UART_Inst/un4lto1
CTOF_DEL    ---     0.260     R20C18A.B1 to     R20C18A.F1 PACKETISER/UART_Inst/SLICE_24
ROUTE         1     1.254     R20C18A.F1 to     R19C19D.B1 PACKETISER/UART_Inst/clk_cnt2_2_sqmuxa_i_a2_4
CTOF_DEL    ---     0.260     R19C19D.B1 to     R19C19D.F1 PACKETISER/UART_Inst/SLICE_43
ROUTE        13     0.599     R19C19D.F1 to     R19C19B.A1 PACKETISER/UART_Inst/N_116
CTOF_DEL    ---     0.260     R19C19B.A1 to     R19C19B.F1 PACKETISER/UART_Inst/SLICE_45
ROUTE         1     0.699     R19C19B.F1 to     R19C19B.B0 PACKETISER/UART_Inst/N_85
CTOF_DEL    ---     0.260     R19C19B.B0 to     R19C19B.F0 PACKETISER/UART_Inst/SLICE_45
ROUTE        11     1.453     R19C19B.F0 to     R21C18B.C0 PACKETISER/UART_Inst/un1_rx_state_0_sqmuxa
C0TOFCO_DE  ---     0.790     R21C18B.C0 to    R21C18B.FCO PACKETISER/UART_Inst/SLICE_11
ROUTE         1     0.000    R21C18B.FCO to    R21C18C.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_2
FCITOF1_DE  ---     0.393    R21C18C.FCI to     R21C18C.F1 PACKETISER/UART_Inst/SLICE_10
ROUTE         1     1.153     R21C18C.F1 to     R20C19A.A0 PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_3_0_S1
CTOF_DEL    ---     0.260     R20C19A.A0 to     R20C19A.F0 PACKETISER/UART_Inst/SLICE_22
ROUTE         1     0.000     R20C19A.F0 to    R20C19A.DI0 PACKETISER/UART_Inst/clk_cnt2_8[4] (to ipClk_c)
                  --------
                    9.084   (31.5% logic, 68.5% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/UART_Inst/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R21C18B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/UART_Inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R20C19A.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.851ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/UART_Inst/clk_cnt2[2]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/UART_Inst/clk_cnt2[8]  (to ipClk_c +)

   Delay:               9.056ns  (32.5% logic, 67.5% route), 9 logic levels.

 Constraint Details:

      9.056ns physical path delay PACKETISER/UART_Inst/SLICE_11 to PACKETISER/UART_Inst/SLICE_23 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 10.851ns

 Physical Path Details:

      Data path PACKETISER/UART_Inst/SLICE_11 to PACKETISER/UART_Inst/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R21C18B.CLK to     R21C18B.Q1 PACKETISER/UART_Inst/SLICE_11 (from ipClk_c)
ROUTE         4     1.155     R21C18B.Q1 to     R20C18A.A1 PACKETISER/UART_Inst/un4lto2
CTOF_DEL    ---     0.260     R20C18A.A1 to     R20C18A.F1 PACKETISER/UART_Inst/SLICE_24
ROUTE         1     1.254     R20C18A.F1 to     R19C19D.B1 PACKETISER/UART_Inst/clk_cnt2_2_sqmuxa_i_a2_4
CTOF_DEL    ---     0.260     R19C19D.B1 to     R19C19D.F1 PACKETISER/UART_Inst/SLICE_43
ROUTE        13     0.599     R19C19D.F1 to     R19C19B.A1 PACKETISER/UART_Inst/N_116
CTOF_DEL    ---     0.260     R19C19B.A1 to     R19C19B.F1 PACKETISER/UART_Inst/SLICE_45
ROUTE         1     0.699     R19C19B.F1 to     R19C19B.B0 PACKETISER/UART_Inst/N_85
CTOF_DEL    ---     0.260     R19C19B.B0 to     R19C19B.F0 PACKETISER/UART_Inst/SLICE_45
ROUTE        11     1.453     R19C19B.F0 to     R21C18C.C0 PACKETISER/UART_Inst/un1_rx_state_0_sqmuxa
C0TOFCO_DE  ---     0.790     R21C18C.C0 to    R21C18C.FCO PACKETISER/UART_Inst/SLICE_10
ROUTE         1     0.000    R21C18C.FCO to    R21C19A.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_4
FCITOFCO_D  ---     0.081    R21C19A.FCI to    R21C19A.FCO PACKETISER/UART_Inst/SLICE_9
ROUTE         1     0.000    R21C19A.FCO to    R21C19B.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_6
FCITOF1_DE  ---     0.393    R21C19B.FCI to     R21C19B.F1 PACKETISER/UART_Inst/SLICE_8
ROUTE         1     0.949     R21C19B.F1 to     R20C19B.B0 PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_7_0_S1
CTOF_DEL    ---     0.260     R20C19B.B0 to     R20C19B.F0 PACKETISER/UART_Inst/SLICE_23
ROUTE         1     0.000     R20C19B.F0 to    R20C19B.DI0 PACKETISER/UART_Inst/clk_cnt2_8[8] (to ipClk_c)
                  --------
                    9.056   (32.5% logic, 67.5% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/UART_Inst/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R21C18B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/UART_Inst/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R20C19B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.865ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/UART_Inst/clk_cnt2[1]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/UART_Inst/clk_cnt2[8]  (to ipClk_c +)

   Delay:               9.042ns  (33.5% logic, 66.5% route), 10 logic levels.

 Constraint Details:

      9.042ns physical path delay PACKETISER/UART_Inst/SLICE_11 to PACKETISER/UART_Inst/SLICE_23 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 10.865ns

 Physical Path Details:

      Data path PACKETISER/UART_Inst/SLICE_11 to PACKETISER/UART_Inst/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R21C18B.CLK to     R21C18B.Q0 PACKETISER/UART_Inst/SLICE_11 (from ipClk_c)
ROUTE         4     1.060     R21C18B.Q0 to     R20C18A.B1 PACKETISER/UART_Inst/un4lto1
CTOF_DEL    ---     0.260     R20C18A.B1 to     R20C18A.F1 PACKETISER/UART_Inst/SLICE_24
ROUTE         1     1.254     R20C18A.F1 to     R19C19D.B1 PACKETISER/UART_Inst/clk_cnt2_2_sqmuxa_i_a2_4
CTOF_DEL    ---     0.260     R19C19D.B1 to     R19C19D.F1 PACKETISER/UART_Inst/SLICE_43
ROUTE        13     0.599     R19C19D.F1 to     R19C19B.A1 PACKETISER/UART_Inst/N_116
CTOF_DEL    ---     0.260     R19C19B.A1 to     R19C19B.F1 PACKETISER/UART_Inst/SLICE_45
ROUTE         1     0.699     R19C19B.F1 to     R19C19B.B0 PACKETISER/UART_Inst/N_85
CTOF_DEL    ---     0.260     R19C19B.B0 to     R19C19B.F0 PACKETISER/UART_Inst/SLICE_45
ROUTE        11     1.453     R19C19B.F0 to     R21C18B.C0 PACKETISER/UART_Inst/un1_rx_state_0_sqmuxa
C0TOFCO_DE  ---     0.790     R21C18B.C0 to    R21C18B.FCO PACKETISER/UART_Inst/SLICE_11
ROUTE         1     0.000    R21C18B.FCO to    R21C18C.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_2
FCITOFCO_D  ---     0.081    R21C18C.FCI to    R21C18C.FCO PACKETISER/UART_Inst/SLICE_10
ROUTE         1     0.000    R21C18C.FCO to    R21C19A.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_4
FCITOFCO_D  ---     0.081    R21C19A.FCI to    R21C19A.FCO PACKETISER/UART_Inst/SLICE_9
ROUTE         1     0.000    R21C19A.FCO to    R21C19B.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_6
FCITOF1_DE  ---     0.393    R21C19B.FCI to     R21C19B.F1 PACKETISER/UART_Inst/SLICE_8
ROUTE         1     0.949     R21C19B.F1 to     R20C19B.B0 PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_7_0_S1
CTOF_DEL    ---     0.260     R20C19B.B0 to     R20C19B.F0 PACKETISER/UART_Inst/SLICE_23
ROUTE         1     0.000     R20C19B.F0 to    R20C19B.DI0 PACKETISER/UART_Inst/clk_cnt2_8[8] (to ipClk_c)
                  --------
                    9.042   (33.5% logic, 66.5% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/UART_Inst/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R21C18B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/UART_Inst/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R20C19B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.946ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/UART_Inst/clk_cnt2[1]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/UART_Inst/clk_cnt2[8]  (to ipClk_c +)

   Delay:               8.961ns  (32.9% logic, 67.1% route), 9 logic levels.

 Constraint Details:

      8.961ns physical path delay PACKETISER/UART_Inst/SLICE_11 to PACKETISER/UART_Inst/SLICE_23 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 10.946ns

 Physical Path Details:

      Data path PACKETISER/UART_Inst/SLICE_11 to PACKETISER/UART_Inst/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R21C18B.CLK to     R21C18B.Q0 PACKETISER/UART_Inst/SLICE_11 (from ipClk_c)
ROUTE         4     1.060     R21C18B.Q0 to     R20C18A.B1 PACKETISER/UART_Inst/un4lto1
CTOF_DEL    ---     0.260     R20C18A.B1 to     R20C18A.F1 PACKETISER/UART_Inst/SLICE_24
ROUTE         1     1.254     R20C18A.F1 to     R19C19D.B1 PACKETISER/UART_Inst/clk_cnt2_2_sqmuxa_i_a2_4
CTOF_DEL    ---     0.260     R19C19D.B1 to     R19C19D.F1 PACKETISER/UART_Inst/SLICE_43
ROUTE        13     0.599     R19C19D.F1 to     R19C19B.A1 PACKETISER/UART_Inst/N_116
CTOF_DEL    ---     0.260     R19C19B.A1 to     R19C19B.F1 PACKETISER/UART_Inst/SLICE_45
ROUTE         1     0.699     R19C19B.F1 to     R19C19B.B0 PACKETISER/UART_Inst/N_85
CTOF_DEL    ---     0.260     R19C19B.B0 to     R19C19B.F0 PACKETISER/UART_Inst/SLICE_45
ROUTE        11     1.453     R19C19B.F0 to     R21C18C.C0 PACKETISER/UART_Inst/un1_rx_state_0_sqmuxa
C0TOFCO_DE  ---     0.790     R21C18C.C0 to    R21C18C.FCO PACKETISER/UART_Inst/SLICE_10
ROUTE         1     0.000    R21C18C.FCO to    R21C19A.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_4
FCITOFCO_D  ---     0.081    R21C19A.FCI to    R21C19A.FCO PACKETISER/UART_Inst/SLICE_9
ROUTE         1     0.000    R21C19A.FCO to    R21C19B.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_6
FCITOF1_DE  ---     0.393    R21C19B.FCI to     R21C19B.F1 PACKETISER/UART_Inst/SLICE_8
ROUTE         1     0.949     R21C19B.F1 to     R20C19B.B0 PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_7_0_S1
CTOF_DEL    ---     0.260     R20C19B.B0 to     R20C19B.F0 PACKETISER/UART_Inst/SLICE_23
ROUTE         1     0.000     R20C19B.F0 to    R20C19B.DI0 PACKETISER/UART_Inst/clk_cnt2_8[8] (to ipClk_c)
                  --------
                    8.961   (32.9% logic, 67.1% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/UART_Inst/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R21C18B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/UART_Inst/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R20C19B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.962ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/UART_Inst/clk_cnt2[2]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/UART_Inst/clk_cnt2[4]  (to ipClk_c +)

   Delay:               8.945ns  (29.4% logic, 70.6% route), 9 logic levels.

 Constraint Details:

      8.945ns physical path delay PACKETISER/UART_Inst/SLICE_11 to PACKETISER/UART_Inst/SLICE_22 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 10.962ns

 Physical Path Details:

      Data path PACKETISER/UART_Inst/SLICE_11 to PACKETISER/UART_Inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R21C18B.CLK to     R21C18B.Q1 PACKETISER/UART_Inst/SLICE_11 (from ipClk_c)
ROUTE         4     1.155     R21C18B.Q1 to     R20C18A.A1 PACKETISER/UART_Inst/un4lto2
CTOF_DEL    ---     0.260     R20C18A.A1 to     R20C18A.F1 PACKETISER/UART_Inst/SLICE_24
ROUTE         1     1.254     R20C18A.F1 to     R19C19D.B1 PACKETISER/UART_Inst/clk_cnt2_2_sqmuxa_i_a2_4
CTOF_DEL    ---     0.260     R19C19D.B1 to     R19C19D.F1 PACKETISER/UART_Inst/SLICE_43
ROUTE        13     0.599     R19C19D.F1 to     R19C19B.A1 PACKETISER/UART_Inst/N_116
CTOF_DEL    ---     0.260     R19C19B.A1 to     R19C19B.F1 PACKETISER/UART_Inst/SLICE_45
ROUTE         1     0.699     R19C19B.F1 to     R19C19B.B0 PACKETISER/UART_Inst/N_85
CTOF_DEL    ---     0.260     R19C19B.B0 to     R19C19B.F0 PACKETISER/UART_Inst/SLICE_45
ROUTE        11     1.453     R19C19B.F0 to     R21C18A.C1 PACKETISER/UART_Inst/un1_rx_state_0_sqmuxa
C1TOFCO_DE  ---     0.475     R21C18A.C1 to    R21C18A.FCO PACKETISER/UART_Inst/SLICE_12
ROUTE         1     0.000    R21C18A.FCO to    R21C18B.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_0
FCITOFCO_D  ---     0.081    R21C18B.FCI to    R21C18B.FCO PACKETISER/UART_Inst/SLICE_11
ROUTE         1     0.000    R21C18B.FCO to    R21C18C.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_2
FCITOF1_DE  ---     0.393    R21C18C.FCI to     R21C18C.F1 PACKETISER/UART_Inst/SLICE_10
ROUTE         1     1.153     R21C18C.F1 to     R20C19A.A0 PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_3_0_S1
CTOF_DEL    ---     0.260     R20C19A.A0 to     R20C19A.F0 PACKETISER/UART_Inst/SLICE_22
ROUTE         1     0.000     R20C19A.F0 to    R20C19A.DI0 PACKETISER/UART_Inst/clk_cnt2_8[4] (to ipClk_c)
                  --------
                    8.945   (29.4% logic, 70.6% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/UART_Inst/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R21C18B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/UART_Inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R20C19A.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.004ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/UART_Inst/clk_cnt2[2]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/UART_Inst/clk_cnt2[8]  (to ipClk_c +)

   Delay:               8.903ns  (31.4% logic, 68.6% route), 11 logic levels.

 Constraint Details:

      8.903ns physical path delay PACKETISER/UART_Inst/SLICE_11 to PACKETISER/UART_Inst/SLICE_23 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 11.004ns

 Physical Path Details:

      Data path PACKETISER/UART_Inst/SLICE_11 to PACKETISER/UART_Inst/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R21C18B.CLK to     R21C18B.Q1 PACKETISER/UART_Inst/SLICE_11 (from ipClk_c)
ROUTE         4     1.155     R21C18B.Q1 to     R20C18A.A1 PACKETISER/UART_Inst/un4lto2
CTOF_DEL    ---     0.260     R20C18A.A1 to     R20C18A.F1 PACKETISER/UART_Inst/SLICE_24
ROUTE         1     1.254     R20C18A.F1 to     R19C19D.B1 PACKETISER/UART_Inst/clk_cnt2_2_sqmuxa_i_a2_4
CTOF_DEL    ---     0.260     R19C19D.B1 to     R19C19D.F1 PACKETISER/UART_Inst/SLICE_43
ROUTE        13     0.599     R19C19D.F1 to     R19C19B.A1 PACKETISER/UART_Inst/N_116
CTOF_DEL    ---     0.260     R19C19B.A1 to     R19C19B.F1 PACKETISER/UART_Inst/SLICE_45
ROUTE         1     0.699     R19C19B.F1 to     R19C19B.B0 PACKETISER/UART_Inst/N_85
CTOF_DEL    ---     0.260     R19C19B.B0 to     R19C19B.F0 PACKETISER/UART_Inst/SLICE_45
ROUTE        11     1.453     R19C19B.F0 to     R21C18A.C1 PACKETISER/UART_Inst/un1_rx_state_0_sqmuxa
C1TOFCO_DE  ---     0.475     R21C18A.C1 to    R21C18A.FCO PACKETISER/UART_Inst/SLICE_12
ROUTE         1     0.000    R21C18A.FCO to    R21C18B.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_0
FCITOFCO_D  ---     0.081    R21C18B.FCI to    R21C18B.FCO PACKETISER/UART_Inst/SLICE_11
ROUTE         1     0.000    R21C18B.FCO to    R21C18C.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_2
FCITOFCO_D  ---     0.081    R21C18C.FCI to    R21C18C.FCO PACKETISER/UART_Inst/SLICE_10
ROUTE         1     0.000    R21C18C.FCO to    R21C19A.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_4
FCITOFCO_D  ---     0.081    R21C19A.FCI to    R21C19A.FCO PACKETISER/UART_Inst/SLICE_9
ROUTE         1     0.000    R21C19A.FCO to    R21C19B.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_6
FCITOF1_DE  ---     0.393    R21C19B.FCI to     R21C19B.F1 PACKETISER/UART_Inst/SLICE_8
ROUTE         1     0.949     R21C19B.F1 to     R20C19B.B0 PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_7_0_S1
CTOF_DEL    ---     0.260     R20C19B.B0 to     R20C19B.F0 PACKETISER/UART_Inst/SLICE_23
ROUTE         1     0.000     R20C19B.F0 to    R20C19B.DI0 PACKETISER/UART_Inst/clk_cnt2_8[8] (to ipClk_c)
                  --------
                    8.903   (31.4% logic, 68.6% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/UART_Inst/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R21C18B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/UART_Inst/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R20C19B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.040ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/UART_Inst/clk_cnt2[0]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/UART_Inst/clk_cnt2[4]  (to ipClk_c +)

   Delay:               8.867ns  (32.3% logic, 67.7% route), 8 logic levels.

 Constraint Details:

      8.867ns physical path delay PACKETISER/UART_Inst/SLICE_28 to PACKETISER/UART_Inst/SLICE_22 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 11.040ns

 Physical Path Details:

      Data path PACKETISER/UART_Inst/SLICE_28 to PACKETISER/UART_Inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R19C19A.CLK to     R19C19A.Q0 PACKETISER/UART_Inst/SLICE_28 (from ipClk_c)
ROUTE         5     0.843     R19C19A.Q0 to     R20C18A.D1 PACKETISER/UART_Inst/un4lt1
CTOF_DEL    ---     0.260     R20C18A.D1 to     R20C18A.F1 PACKETISER/UART_Inst/SLICE_24
ROUTE         1     1.254     R20C18A.F1 to     R19C19D.B1 PACKETISER/UART_Inst/clk_cnt2_2_sqmuxa_i_a2_4
CTOF_DEL    ---     0.260     R19C19D.B1 to     R19C19D.F1 PACKETISER/UART_Inst/SLICE_43
ROUTE        13     0.599     R19C19D.F1 to     R19C19B.A1 PACKETISER/UART_Inst/N_116
CTOF_DEL    ---     0.260     R19C19B.A1 to     R19C19B.F1 PACKETISER/UART_Inst/SLICE_45
ROUTE         1     0.699     R19C19B.F1 to     R19C19B.B0 PACKETISER/UART_Inst/N_85
CTOF_DEL    ---     0.260     R19C19B.B0 to     R19C19B.F0 PACKETISER/UART_Inst/SLICE_45
ROUTE        11     1.453     R19C19B.F0 to     R21C18B.C0 PACKETISER/UART_Inst/un1_rx_state_0_sqmuxa
C0TOFCO_DE  ---     0.790     R21C18B.C0 to    R21C18B.FCO PACKETISER/UART_Inst/SLICE_11
ROUTE         1     0.000    R21C18B.FCO to    R21C18C.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_2
FCITOF1_DE  ---     0.393    R21C18C.FCI to     R21C18C.F1 PACKETISER/UART_Inst/SLICE_10
ROUTE         1     1.153     R21C18C.F1 to     R20C19A.A0 PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_3_0_S1
CTOF_DEL    ---     0.260     R20C19A.A0 to     R20C19A.F0 PACKETISER/UART_Inst/SLICE_22
ROUTE         1     0.000     R20C19A.F0 to    R20C19A.DI0 PACKETISER/UART_Inst/clk_cnt2_8[4] (to ipClk_c)
                  --------
                    8.867   (32.3% logic, 67.7% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/UART_Inst/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R19C19A.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/UART_Inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R20C19A.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.041ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/UART_Inst/clk_cnt2[3]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/UART_Inst/clk_cnt2[4]  (to ipClk_c +)

   Delay:               8.866ns  (32.3% logic, 67.7% route), 8 logic levels.

 Constraint Details:

      8.866ns physical path delay PACKETISER/UART_Inst/SLICE_10 to PACKETISER/UART_Inst/SLICE_22 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 11.041ns

 Physical Path Details:

      Data path PACKETISER/UART_Inst/SLICE_10 to PACKETISER/UART_Inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R21C18C.CLK to     R21C18C.Q0 PACKETISER/UART_Inst/SLICE_10 (from ipClk_c)
ROUTE         4     0.842     R21C18C.Q0 to     R20C18A.C1 PACKETISER/UART_Inst/clk_cnt2[3]
CTOF_DEL    ---     0.260     R20C18A.C1 to     R20C18A.F1 PACKETISER/UART_Inst/SLICE_24
ROUTE         1     1.254     R20C18A.F1 to     R19C19D.B1 PACKETISER/UART_Inst/clk_cnt2_2_sqmuxa_i_a2_4
CTOF_DEL    ---     0.260     R19C19D.B1 to     R19C19D.F1 PACKETISER/UART_Inst/SLICE_43
ROUTE        13     0.599     R19C19D.F1 to     R19C19B.A1 PACKETISER/UART_Inst/N_116
CTOF_DEL    ---     0.260     R19C19B.A1 to     R19C19B.F1 PACKETISER/UART_Inst/SLICE_45
ROUTE         1     0.699     R19C19B.F1 to     R19C19B.B0 PACKETISER/UART_Inst/N_85
CTOF_DEL    ---     0.260     R19C19B.B0 to     R19C19B.F0 PACKETISER/UART_Inst/SLICE_45
ROUTE        11     1.453     R19C19B.F0 to     R21C18B.C0 PACKETISER/UART_Inst/un1_rx_state_0_sqmuxa
C0TOFCO_DE  ---     0.790     R21C18B.C0 to    R21C18B.FCO PACKETISER/UART_Inst/SLICE_11
ROUTE         1     0.000    R21C18B.FCO to    R21C18C.FCI PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_2
FCITOF1_DE  ---     0.393    R21C18C.FCI to     R21C18C.F1 PACKETISER/UART_Inst/SLICE_10
ROUTE         1     1.153     R21C18C.F1 to     R20C19A.A0 PACKETISER/UART_Inst/un1_clk_cnt2_11_cry_3_0_S1
CTOF_DEL    ---     0.260     R20C19A.A0 to     R20C19A.F0 PACKETISER/UART_Inst/SLICE_22
ROUTE         1     0.000     R20C19A.F0 to    R20C19A.DI0 PACKETISER/UART_Inst/clk_cnt2_8[4] (to ipClk_c)
                  --------
                    8.866   (32.3% logic, 67.7% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/UART_Inst/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R21C18C.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/UART_Inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.233       21.PADDI to    R20C19A.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

Report:  107.852MHz is the maximum frequency for this preference.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLED_1_0io[4]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        opLED_1_0io[4]  (to ipClk_c +)

   Delay:               0.858ns  (100.0% logic, 0.0% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE         2     0.000       19.PADDI to    IOL_L11A.DI ipnReset_c (to ipClk_c)
                  --------
                    0.858   (100.0% logic, 0.0% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER_UART_Inst_rxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER_UART_Inst_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLED_1[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        opLED_1[0]  (to ipClk_c +)

   Delay:               3.449ns  (32.4% logic, 67.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE         2     2.330       19.PADDI to     R16C14C.A0 ipnReset_c
CTOF_DEL    ---     0.260     R16C14C.A0 to     R16C14C.F0 SLICE_38
ROUTE         2     0.001     R16C14C.F0 to    R16C14C.DI0 ipnReset_c_i (to ipClk_c)
                  --------
                    3.449   (32.4% logic, 67.6% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLED_1[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        opLED_1[1]  (to ipClk_c +)

   Delay:               4.643ns  (24.1% logic, 75.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE         2     2.330       19.PADDI to     R16C14C.A0 ipnReset_c
CTOF_DEL    ---     0.260     R16C14C.A0 to     R16C14C.F0 SLICE_38
ROUTE         2     1.195     R16C14C.F0 to     R16C18B.M0 ipnReset_c_i (to ipClk_c)
                  --------
                    4.643   (24.1% logic, 75.9% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_packet[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_packet[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/opRxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/tx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/tx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/tx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/tx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/tx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/tx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/rx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/rx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/rx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/rx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/rx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLED_1_0io[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER_UART_Inst_rxio" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipUART_Rx
   Destination:    FF         Data in        PACKETISER_UART_Inst_rxio  (to ipClk_c +)

   Delay:               0.858ns  (100.0% logic, 0.0% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        110.PAD to      110.PADDI ipUART_Rx
ROUTE         1     0.000      110.PADDI to    IOL_T28A.DI ipUART_Rx_c (to ipClk_c)
                  --------
                    0.858   (100.0% logic, 0.0% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER_UART_Inst_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLED_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLED_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_packet[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_packet[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/opRxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/tx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/tx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/tx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/tx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/tx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/tx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/rx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/rx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/rx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/rx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/rx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[4]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              opLED_1_0io[4]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[4]

   Delay:               4.225ns  (37.7% logic, 62.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.384   IOL_L11A.CLK to  IOL_L11A.INFF ipnReset_MGIOL (from ipClk_c)
ROUTE         2     2.634  IOL_L11A.INFF to       40.PADDO opLED_c[4]
DOPAD_DEL   ---     1.207       40.PADDO to         40.PAD opLED[4]
                  --------
                    4.225   (37.7% logic, 62.3% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[6]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              opLED_1_0io[4]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[6]

   Delay:               3.937ns  (40.4% logic, 59.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.384   IOL_L11A.CLK to  IOL_L11A.INFF ipnReset_MGIOL (from ipClk_c)
ROUTE         2     2.346  IOL_L11A.INFF to       38.PADDO opLED_c[4]
DOPAD_DEL   ---     1.207       38.PADDO to         38.PAD opLED[6]
                  --------
                    3.937   (40.4% logic, 59.6% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              opLED_1[0]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[0]

   Delay:               3.347ns  (47.5% logic, 52.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R16C14C.CLK to     R16C14C.Q0 SLICE_38 (from ipClk_c)
ROUTE         2     1.757     R16C14C.Q0 to       46.PADDO opLED_c[0]
DOPAD_DEL   ---     1.207       46.PADDO to         46.PAD opLED[0]
                  --------
                    3.347   (47.5% logic, 52.5% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[2]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              opLED_1[0]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[2]

   Delay:               3.652ns  (43.5% logic, 56.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R16C14C.CLK to     R16C14C.Q0 SLICE_38 (from ipClk_c)
ROUTE         2     2.062     R16C14C.Q0 to       44.PADDO opLED_c[0]
DOPAD_DEL   ---     1.207       44.PADDO to         44.PAD opLED[2]
                  --------
                    3.652   (43.5% logic, 56.5% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              opLED_1[1]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[1]

   Delay:               4.899ns  (32.5% logic, 67.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R16C18B.CLK to     R16C18B.Q0 SLICE_65 (from ipClk_c)
ROUTE        31     3.309     R16C18B.Q0 to       45.PADDO opLED_c[1]
DOPAD_DEL   ---     1.207       45.PADDO to         45.PAD opLED[1]
                  --------
                    4.899   (32.5% logic, 67.5% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  107.852 MHz|   8  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 39
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3605 paths, 1 nets, and 505 connections (99.80% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Wed May 11 09:29:11 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o Counter_impl1.twr -gui -msgset C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/promote.xml Counter_impl1.ncd Counter_impl1.prf 
Design file:     counter_impl1.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            3596 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/rx_packet[0]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/rx_packet[0]  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay PACKETISER/SLICE_36 to PACKETISER/SLICE_36 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path PACKETISER/SLICE_36 to PACKETISER/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R16C19C.CLK to     R16C19C.Q0 PACKETISER/SLICE_36 (from ipClk_c)
ROUTE         6     0.057     R16C19C.Q0 to     R16C19C.D0 PACKETISER/rx_packet[0]
CTOF_DEL    ---     0.059     R16C19C.D0 to     R16C19C.F0 PACKETISER/SLICE_36
ROUTE         1     0.000     R16C19C.F0 to    R16C19C.DI0 PACKETISER/m13_i (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R16C19C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R16C19C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/UART_Inst/tx_cnt[0]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/UART_Inst/tx_cnt[0]  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay PACKETISER/UART_Inst/SLICE_26 to PACKETISER/UART_Inst/SLICE_26 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path PACKETISER/UART_Inst/SLICE_26 to PACKETISER/UART_Inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C25C.CLK to     R14C25C.Q0 PACKETISER/UART_Inst/SLICE_26 (from ipClk_c)
ROUTE         3     0.057     R14C25C.Q0 to     R14C25C.D0 PACKETISER/UART_Inst/tx_cnt[0]
CTOF_DEL    ---     0.059     R14C25C.D0 to     R14C25C.F0 PACKETISER/UART_Inst/SLICE_26
ROUTE         1     0.000     R14C25C.F0 to    R14C25C.DI0 PACKETISER/UART_Inst/un1_tx_cnt_6_axb_0 (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/UART_Inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R14C25C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/UART_Inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R14C25C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/UART_Inst/rx_cnt[0]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/UART_Inst/rx_cnt[0]  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay PACKETISER/UART_Inst/SLICE_24 to PACKETISER/UART_Inst/SLICE_24 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path PACKETISER/UART_Inst/SLICE_24 to PACKETISER/UART_Inst/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R20C18A.CLK to     R20C18A.Q0 PACKETISER/UART_Inst/SLICE_24 (from ipClk_c)
ROUTE         3     0.057     R20C18A.Q0 to     R20C18A.D0 PACKETISER/UART_Inst/rx_cnt[0]
CTOF_DEL    ---     0.059     R20C18A.D0 to     R20C18A.F0 PACKETISER/UART_Inst/SLICE_24
ROUTE         1     0.000     R20C18A.F0 to    R20C18A.DI0 PACKETISER/UART_Inst/un1_rx_cnt_6_axb_0 (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/UART_Inst/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R20C18A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/UART_Inst/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R20C18A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/UART_Inst/rx_state[0]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/UART_Inst/rx_state[0]  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay PACKETISER/UART_Inst/SLICE_25 to PACKETISER/UART_Inst/SLICE_25 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path PACKETISER/UART_Inst/SLICE_25 to PACKETISER/UART_Inst/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R19C18B.CLK to     R19C18B.Q0 PACKETISER/UART_Inst/SLICE_25 (from ipClk_c)
ROUTE         9     0.057     R19C18B.Q0 to     R19C18B.D0 PACKETISER/UART_Inst/rx_state[0]
CTOF_DEL    ---     0.059     R19C18B.D0 to     R19C18B.F0 PACKETISER/UART_Inst/SLICE_25
ROUTE         1     0.000     R19C18B.F0 to    R19C18B.DI0 PACKETISER/UART_Inst/rx_state_nss[0] (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/UART_Inst/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R19C18B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/UART_Inst/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R19C18B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/UART_Inst/tx_state[0]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/UART_Inst/tx_state[0]  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay PACKETISER/UART_Inst/SLICE_27 to PACKETISER/UART_Inst/SLICE_27 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path PACKETISER/UART_Inst/SLICE_27 to PACKETISER/UART_Inst/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C25B.CLK to     R14C25B.Q0 PACKETISER/UART_Inst/SLICE_27 (from ipClk_c)
ROUTE         7     0.057     R14C25B.Q0 to     R14C25B.D0 PACKETISER/UART_Inst/tx_state[0]
CTOF_DEL    ---     0.059     R14C25B.D0 to     R14C25B.F0 PACKETISER/UART_Inst/SLICE_27
ROUTE         1     0.000     R14C25B.F0 to    R14C25B.DI0 PACKETISER/UART_Inst/tx_state_nss[0] (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/UART_Inst/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R14C25B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/UART_Inst/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R14C25B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.236ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/rx_state[0]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/rx_state[0]  (to ipClk_c +)

   Delay:               0.237ns  (75.5% logic, 24.5% route), 2 logic levels.

 Constraint Details:

      0.237ns physical path delay PACKETISER/SLICE_37 to PACKETISER/SLICE_37 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.236ns

 Physical Path Details:

      Data path PACKETISER/SLICE_37 to PACKETISER/SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R16C19A.CLK to     R16C19A.Q0 PACKETISER/SLICE_37 (from ipClk_c)
ROUTE        10     0.057     R16C19A.Q0 to     R16C19A.D0 PACKETISER/rx_state[0]
CTOF_DEL    ---     0.059     R16C19A.D0 to     R16C19A.F0 PACKETISER/SLICE_37
ROUTE         3     0.001     R16C19A.F0 to    R16C19A.DI0 PACKETISER/rx_state_0_sqmuxa (to ipClk_c)
                  --------
                    0.237   (75.5% logic, 24.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R16C19A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R16C19A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/rx_packet[0]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/opRxStream.Valid  (to ipClk_c +)

   Delay:               0.305ns  (58.7% logic, 41.3% route), 2 logic levels.

 Constraint Details:

      0.305ns physical path delay PACKETISER/SLICE_36 to PACKETISER/SLICE_40 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.304ns

 Physical Path Details:

      Data path PACKETISER/SLICE_36 to PACKETISER/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R16C19C.CLK to     R16C19C.Q0 PACKETISER/SLICE_36 (from ipClk_c)
ROUTE         6     0.126     R16C19C.Q0 to     R17C19C.D0 PACKETISER/rx_packet[0]
CTOF_DEL    ---     0.059     R17C19C.D0 to     R17C19C.F0 PACKETISER/SLICE_40
ROUTE         1     0.000     R17C19C.F0 to    R17C19C.DI0 PACKETISER/fb_0 (to ipClk_c)
                  --------
                    0.305   (58.7% logic, 41.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R16C19C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R17C19C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.318ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/UART_Inst/clk_cnt[0]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/UART_Inst/clk_cnt[0]  (to ipClk_c +)

   Delay:               0.319ns  (56.1% logic, 43.9% route), 2 logic levels.

 Constraint Details:

      0.319ns physical path delay PACKETISER/UART_Inst/SLICE_17 to PACKETISER/UART_Inst/SLICE_17 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.318ns

 Physical Path Details:

      Data path PACKETISER/UART_Inst/SLICE_17 to PACKETISER/UART_Inst/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C23A.CLK to     R14C23A.Q1 PACKETISER/UART_Inst/SLICE_17 (from ipClk_c)
ROUTE         2     0.140     R14C23A.Q1 to     R14C23A.C1 PACKETISER/UART_Inst/clk_cnt[0]
CTOF_DEL    ---     0.059     R14C23A.C1 to     R14C23A.F1 PACKETISER/UART_Inst/SLICE_17
ROUTE         1     0.000     R14C23A.F1 to    R14C23A.DI1 PACKETISER/UART_Inst/clk_cnt_s[0] (to ipClk_c)
                  --------
                    0.319   (56.1% logic, 43.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/UART_Inst/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R14C23A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/UART_Inst/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R14C23A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.318ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/rx_len[7]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/rx_len[7]  (to ipClk_c +)

   Delay:               0.319ns  (56.1% logic, 43.9% route), 2 logic levels.

 Constraint Details:

      0.319ns physical path delay PACKETISER/SLICE_18 to PACKETISER/SLICE_18 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.318ns

 Physical Path Details:

      Data path PACKETISER/SLICE_18 to PACKETISER/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R17C21B.CLK to     R17C21B.Q0 PACKETISER/SLICE_18 (from ipClk_c)
ROUTE         3     0.140     R17C21B.Q0 to     R17C21B.C0 PACKETISER/rx_len[7]
CTOF_DEL    ---     0.059     R17C21B.C0 to     R17C21B.F0 PACKETISER/SLICE_18
ROUTE         1     0.000     R17C21B.F0 to    R17C21B.DI0 PACKETISER/rx_len_7[7] (to ipClk_c)
                  --------
                    0.319   (56.1% logic, 43.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R17C21B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R17C21B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.318ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PACKETISER/UART_Inst/clk_cnt[5]  (from ipClk_c +)
   Destination:    FF         Data in        PACKETISER/UART_Inst/clk_cnt[5]  (to ipClk_c +)

   Delay:               0.319ns  (56.1% logic, 43.9% route), 2 logic levels.

 Constraint Details:

      0.319ns physical path delay PACKETISER/UART_Inst/SLICE_14 to PACKETISER/UART_Inst/SLICE_14 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.318ns

 Physical Path Details:

      Data path PACKETISER/UART_Inst/SLICE_14 to PACKETISER/UART_Inst/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C24A.CLK to     R14C24A.Q0 PACKETISER/UART_Inst/SLICE_14 (from ipClk_c)
ROUTE         2     0.140     R14C24A.Q0 to     R14C24A.C0 PACKETISER/UART_Inst/clk_cnt[5]
CTOF_DEL    ---     0.059     R14C24A.C0 to     R14C24A.F0 PACKETISER/UART_Inst/SLICE_14
ROUTE         1     0.000     R14C24A.F0 to    R14C24A.DI0 PACKETISER/UART_Inst/clk_cnt_s[5] (to ipClk_c)
                  --------
                    0.319   (56.1% logic, 43.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to PACKETISER/UART_Inst/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R14C24A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to PACKETISER/UART_Inst/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.300       21.PADDI to    R14C24A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLED_1_0io[4]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        opLED_1_0io[4]  (to ipClk_c +)

   Delay:               0.357ns  (100.0% logic, 0.0% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE         2     0.000       19.PADDI to    IOL_L11A.DI ipnReset_c (to ipClk_c)
                  --------
                    0.557   (100.0% logic, 0.0% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER_UART_Inst_rxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER_UART_Inst_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLED_1[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        opLED_1[0]  (to ipClk_c +)

   Delay:               0.970ns  (42.9% logic, 57.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE         2     0.711       19.PADDI to     R16C14C.A0 ipnReset_c
CTOF_DEL    ---     0.085     R16C14C.A0 to     R16C14C.F0 SLICE_38
ROUTE         2     0.001     R16C14C.F0 to    R16C14C.DI0 ipnReset_c_i (to ipClk_c)
                  --------
                    1.354   (47.4% logic, 52.6% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLED_1[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        opLED_1[1]  (to ipClk_c +)

   Delay:               1.288ns  (32.3% logic, 67.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE         2     0.711       19.PADDI to     R16C14C.A0 ipnReset_c
CTOF_DEL    ---     0.085     R16C14C.A0 to     R16C14C.F0 SLICE_38
ROUTE         2     0.388     R16C14C.F0 to     R16C18B.M0 ipnReset_c_i (to ipClk_c)
                  --------
                    1.741   (36.9% logic, 63.1% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_packet[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_packet[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/rx_len[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/opRxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/tx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/tx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/tx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/tx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/tx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/tx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/rx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/rx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/rx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/rx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/rx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/opRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "PACKETISER/UART_Inst/clk_cnt2[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLED_1_0io[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER_UART_Inst_rxio" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipUART_Rx
   Destination:    FF         Data in        PACKETISER_UART_Inst_rxio  (to ipClk_c +)

   Delay:               0.357ns  (100.0% logic, 0.0% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        110.PAD to      110.PADDI ipUART_Rx
ROUTE         1     0.000      110.PADDI to    IOL_T28A.DI ipUART_Rx_c (to ipClk_c)
                  --------
                    0.557   (100.0% logic, 0.0% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER_UART_Inst_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLED_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLED_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_packet[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_packet[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/rx_len[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/opRxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/tx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/tx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/tx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/tx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/tx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/tx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/rx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/rx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/rx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/rx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/rx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/opRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "PACKETISER/UART_Inst/clk_cnt2[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[4]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              opLED_1_0io[4]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[4]

   Delay:               1.381ns  (54.3% logic, 45.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.120   IOL_L11A.CLK to  IOL_L11A.INFF ipnReset_MGIOL (from ipClk_c)
ROUTE         2     0.845  IOL_L11A.INFF to       40.PADDO opLED_c[4]
DOPAD_DEL   ---     0.630       40.PADDO to         40.PAD opLED[4]
                  --------
                    1.595   (47.0% logic, 53.0% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[6]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              opLED_1_0io[4]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[6]

   Delay:               1.300ns  (57.7% logic, 42.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.120   IOL_L11A.CLK to  IOL_L11A.INFF ipnReset_MGIOL (from ipClk_c)
ROUTE         2     0.749  IOL_L11A.INFF to       38.PADDO opLED_c[4]
DOPAD_DEL   ---     0.630       38.PADDO to         38.PAD opLED[6]
                  --------
                    1.499   (50.0% logic, 50.0% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1_0io[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_rxio" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER_UART_Inst_opTxio" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              opLED_1[0]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[0]

   Delay:               1.143ns  (65.6% logic, 34.4% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.122    R16C14C.CLK to     R16C14C.Q0 SLICE_38 (from ipClk_c)
ROUTE         2     0.559     R16C14C.Q0 to       46.PADDO opLED_c[0]
DOPAD_DEL   ---     0.630       46.PADDO to         46.PAD opLED[0]
                  --------
                    1.311   (57.4% logic, 42.6% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[2]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              opLED_1[0]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[2]

   Delay:               1.219ns  (61.5% logic, 38.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.122    R16C14C.CLK to     R16C14C.Q0 SLICE_38 (from ipClk_c)
ROUTE         2     0.651     R16C14C.Q0 to       44.PADDO opLED_c[0]
DOPAD_DEL   ---     0.630       44.PADDO to         44.PAD opLED[2]
                  --------
                    1.403   (53.6% logic, 46.4% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              opLED_1[1]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[1]

   Delay:               1.519ns  (49.4% logic, 50.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.122    R16C18B.CLK to     R16C18B.Q0 SLICE_65 (from ipClk_c)
ROUTE        31     1.032     R16C18B.Q0 to       45.PADDO opLED_c[1]
DOPAD_DEL   ---     0.630       45.PADDO to         45.PAD opLED[1]
                  --------
                    1.784   (42.2% logic, 57.8% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLED_1[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_packet[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/rx_len[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/opRxStream.Valid" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_state[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/tx_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_state[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/rx_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxValid" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/opRxData[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "PACKETISER/UART_Inst/clk_cnt2[9]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 39
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3605 paths, 1 nets, and 505 connections (99.80% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

