Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Mar 26 01:01:01 2019
| Host         : petr-dell running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.818        0.000                      0                 1955        0.027        0.000                      0                 1955        4.020        0.000                       0                   847  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                 ------------       ----------      --------------
clk_fpga_0                                            {0.000 10.000}     20.000          50.000          
processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_processor_clk_wiz_0                        {0.000 5.000}      10.000          100.000         
  clkfbout_processor_clk_wiz_0                        {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                                             17.845        0.000                       0                     1  
processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_processor_clk_wiz_0                              3.818        0.000                      0                 1845        0.027        0.000                      0                 1845        4.020        0.000                       0                   842  
  clkfbout_processor_clk_wiz_0                                                                                                                                                                         17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    ----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**             clk_out1_processor_clk_wiz_0  clk_out1_processor_clk_wiz_0        4.711        0.000                      0                  110        1.070        0.000                      0                  110  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
  To Clock:  processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_processor_clk_wiz_0
  To Clock:  clk_out1_processor_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0 rise@10.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.431ns  (logic 1.458ns (26.847%)  route 3.973ns (73.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 11.541 - 10.000 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.765     1.765    processor_wrapper_1/processor_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     3.099 f  processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=41, routed)          2.495     5.593    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_wvalid
    SLICE_X7Y41          LUT6 (Prop_lut6_I3_O)        0.124     5.717 r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_1/O
                         net (fo=32, routed)          1.478     7.196    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_1_n_0
    SLICE_X2Y55          FDRE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    11.487    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.310 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.541    11.541    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aclk
    SLICE_X2Y55          FDRE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[26]/C
                         clock pessimism             -0.010    11.531    
                         clock uncertainty           -0.088    11.442    
    SLICE_X2Y55          FDRE (Setup_fdre_C_R)       -0.429    11.013    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[26]
  -------------------------------------------------------------------
                         required time                         11.013    
                         arrival time                          -7.196    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0 rise@10.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.431ns  (logic 1.458ns (26.847%)  route 3.973ns (73.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 11.541 - 10.000 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.765     1.765    processor_wrapper_1/processor_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     3.099 f  processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=41, routed)          2.495     5.593    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_wvalid
    SLICE_X7Y41          LUT6 (Prop_lut6_I3_O)        0.124     5.717 r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_1/O
                         net (fo=32, routed)          1.478     7.196    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_1_n_0
    SLICE_X2Y55          FDRE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    11.487    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.310 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.541    11.541    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aclk
    SLICE_X2Y55          FDRE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[27]/C
                         clock pessimism             -0.010    11.531    
                         clock uncertainty           -0.088    11.442    
    SLICE_X2Y55          FDRE (Setup_fdre_C_R)       -0.429    11.013    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[27]
  -------------------------------------------------------------------
                         required time                         11.013    
                         arrival time                          -7.196    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0 rise@10.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.431ns  (logic 1.458ns (26.847%)  route 3.973ns (73.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 11.541 - 10.000 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.765     1.765    processor_wrapper_1/processor_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     3.099 f  processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=41, routed)          2.495     5.593    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_wvalid
    SLICE_X7Y41          LUT6 (Prop_lut6_I3_O)        0.124     5.717 r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_1/O
                         net (fo=32, routed)          1.478     7.196    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_1_n_0
    SLICE_X2Y55          FDRE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    11.487    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.310 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.541    11.541    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aclk
    SLICE_X2Y55          FDRE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[28]/C
                         clock pessimism             -0.010    11.531    
                         clock uncertainty           -0.088    11.442    
    SLICE_X2Y55          FDRE (Setup_fdre_C_R)       -0.429    11.013    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[28]
  -------------------------------------------------------------------
                         required time                         11.013    
                         arrival time                          -7.196    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0 rise@10.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.431ns  (logic 1.458ns (26.847%)  route 3.973ns (73.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 11.541 - 10.000 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.765     1.765    processor_wrapper_1/processor_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     3.099 f  processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=41, routed)          2.495     5.593    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_wvalid
    SLICE_X7Y41          LUT6 (Prop_lut6_I3_O)        0.124     5.717 r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_1/O
                         net (fo=32, routed)          1.478     7.196    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_1_n_0
    SLICE_X2Y55          FDRE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    11.487    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.310 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.541    11.541    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aclk
    SLICE_X2Y55          FDRE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[30]/C
                         clock pessimism             -0.010    11.531    
                         clock uncertainty           -0.088    11.442    
    SLICE_X2Y55          FDRE (Setup_fdre_C_R)       -0.429    11.013    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[30]
  -------------------------------------------------------------------
                         required time                         11.013    
                         arrival time                          -7.196    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.822ns  (required time - arrival time)
  Source:                 processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0 rise@10.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.426ns  (logic 1.458ns (26.868%)  route 3.968ns (73.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 11.541 - 10.000 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.765     1.765    processor_wrapper_1/processor_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     3.099 f  processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=41, routed)          2.495     5.593    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_wvalid
    SLICE_X7Y41          LUT6 (Prop_lut6_I3_O)        0.124     5.717 r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_1/O
                         net (fo=32, routed)          1.474     7.191    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_1_n_0
    SLICE_X3Y55          FDRE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    11.487    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.310 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.541    11.541    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aclk
    SLICE_X3Y55          FDRE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[24]/C
                         clock pessimism             -0.010    11.531    
                         clock uncertainty           -0.088    11.442    
    SLICE_X3Y55          FDRE (Setup_fdre_C_R)       -0.429    11.013    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[24]
  -------------------------------------------------------------------
                         required time                         11.013    
                         arrival time                          -7.191    
  -------------------------------------------------------------------
                         slack                                  3.822    

Slack (MET) :             3.822ns  (required time - arrival time)
  Source:                 processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0 rise@10.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.426ns  (logic 1.458ns (26.868%)  route 3.968ns (73.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 11.541 - 10.000 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.765     1.765    processor_wrapper_1/processor_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     3.099 f  processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=41, routed)          2.495     5.593    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_wvalid
    SLICE_X7Y41          LUT6 (Prop_lut6_I3_O)        0.124     5.717 r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_1/O
                         net (fo=32, routed)          1.474     7.191    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_1_n_0
    SLICE_X3Y55          FDRE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    11.487    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.310 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.541    11.541    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aclk
    SLICE_X3Y55          FDRE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[25]/C
                         clock pessimism             -0.010    11.531    
                         clock uncertainty           -0.088    11.442    
    SLICE_X3Y55          FDRE (Setup_fdre_C_R)       -0.429    11.013    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[25]
  -------------------------------------------------------------------
                         required time                         11.013    
                         arrival time                          -7.191    
  -------------------------------------------------------------------
                         slack                                  3.822    

Slack (MET) :             3.822ns  (required time - arrival time)
  Source:                 processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0 rise@10.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.426ns  (logic 1.458ns (26.868%)  route 3.968ns (73.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 11.541 - 10.000 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.765     1.765    processor_wrapper_1/processor_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     3.099 f  processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=41, routed)          2.495     5.593    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_wvalid
    SLICE_X7Y41          LUT6 (Prop_lut6_I3_O)        0.124     5.717 r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_1/O
                         net (fo=32, routed)          1.474     7.191    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_1_n_0
    SLICE_X3Y55          FDRE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    11.487    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.310 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.541    11.541    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aclk
    SLICE_X3Y55          FDRE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[29]/C
                         clock pessimism             -0.010    11.531    
                         clock uncertainty           -0.088    11.442    
    SLICE_X3Y55          FDRE (Setup_fdre_C_R)       -0.429    11.013    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[29]
  -------------------------------------------------------------------
                         required time                         11.013    
                         arrival time                          -7.191    
  -------------------------------------------------------------------
                         slack                                  3.822    

Slack (MET) :             3.822ns  (required time - arrival time)
  Source:                 processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0 rise@10.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.426ns  (logic 1.458ns (26.868%)  route 3.968ns (73.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 11.541 - 10.000 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.765     1.765    processor_wrapper_1/processor_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     3.099 f  processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=41, routed)          2.495     5.593    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_wvalid
    SLICE_X7Y41          LUT6 (Prop_lut6_I3_O)        0.124     5.717 r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_1/O
                         net (fo=32, routed)          1.474     7.191    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_1_n_0
    SLICE_X3Y55          FDRE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    11.487    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.310 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.541    11.541    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aclk
    SLICE_X3Y55          FDRE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[31]/C
                         clock pessimism             -0.010    11.531    
                         clock uncertainty           -0.088    11.442    
    SLICE_X3Y55          FDRE (Setup_fdre_C_R)       -0.429    11.013    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[31]
  -------------------------------------------------------------------
                         required time                         11.013    
                         arrival time                          -7.191    
  -------------------------------------------------------------------
                         slack                                  3.822    

Slack (MET) :             4.221ns  (required time - arrival time)
  Source:                 processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0 rise@10.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 1.458ns (29.255%)  route 3.526ns (70.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.765     1.765    processor_wrapper_1/processor_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     3.099 f  processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=41, routed)          2.495     5.593    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_wvalid
    SLICE_X7Y41          LUT6 (Prop_lut6_I3_O)        0.124     5.717 r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_1/O
                         net (fo=32, routed)          1.031     6.749    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_1_n_0
    SLICE_X7Y52          FDRE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    11.487    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.310 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.497    11.497    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aclk
    SLICE_X7Y52          FDRE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[20]/C
                         clock pessimism             -0.010    11.487    
                         clock uncertainty           -0.088    11.398    
    SLICE_X7Y52          FDRE (Setup_fdre_C_R)       -0.429    10.969    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[20]
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -6.749    
  -------------------------------------------------------------------
                         slack                                  4.221    

Slack (MET) :             4.221ns  (required time - arrival time)
  Source:                 processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0 rise@10.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 1.458ns (29.255%)  route 3.526ns (70.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.765     1.765    processor_wrapper_1/processor_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     3.099 f  processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=41, routed)          2.495     5.593    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_wvalid
    SLICE_X7Y41          LUT6 (Prop_lut6_I3_O)        0.124     5.717 r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_1/O
                         net (fo=32, routed)          1.031     6.749    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_1_n_0
    SLICE_X7Y52          FDRE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    11.487    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.310 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.497    11.497    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aclk
    SLICE_X7Y52          FDRE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[22]/C
                         clock pessimism             -0.010    11.487    
                         clock uncertainty           -0.088    11.398    
    SLICE_X7Y52          FDRE (Setup_fdre_C_R)       -0.429    10.969    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4_reg[22]
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -6.749    
  -------------------------------------------------------------------
                         slack                                  4.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0 rise@0.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.226ns (58.555%)  route 0.160ns (41.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.586     0.586    processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128     0.714 r  processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/Q
                         net (fo=1, routed)           0.160     0.874    processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[56]
    SLICE_X2Y50          LUT3 (Prop_lut3_I2_O)        0.098     0.972 r  processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[56]_i_1/O
                         net (fo=1, routed)           0.000     0.972    processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[56]
    SLICE_X2Y50          FDRE                                         r  processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.853     0.853    processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                         clock pessimism              0.000     0.853    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.092     0.945    processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0 rise@0.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.730%)  route 0.186ns (59.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.582     0.582    processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     0.710 r  processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.186     0.896    processor_wrapper_1/processor_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.893     0.893    processor_wrapper_1/processor_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.000     0.893    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.054     0.839    processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0 rise@0.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.791%)  route 0.259ns (58.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.586     0.586    processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[53]/Q
                         net (fo=1, routed)           0.259     0.986    processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[53]
    SLICE_X2Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.031 r  processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[53]_i_1/O
                         net (fo=1, routed)           0.000     1.031    processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[53]
    SLICE_X2Y50          FDRE                                         r  processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.853     0.853    processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
                         clock pessimism              0.000     0.853    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.107     0.960    processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0 rise@0.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.744%)  route 0.183ns (55.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.582     0.582    processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.148     0.730 r  processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.183     0.912    processor_wrapper_1/processor_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.893     0.893    processor_wrapper_1/processor_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.000     0.893    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                     -0.053     0.840    processor_wrapper_1/processor_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0 rise@0.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.794%)  route 0.249ns (57.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.586     0.586    processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[50]/Q
                         net (fo=1, routed)           0.249     0.975    processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[50]
    SLICE_X2Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.020 r  processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[50]_i_1/O
                         net (fo=1, routed)           0.000     1.020    processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[50]
    SLICE_X2Y50          FDRE                                         r  processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.853     0.853    processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
                         clock pessimism              0.000     0.853    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.091     0.944    processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/axi_rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0 rise@0.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.362%)  route 0.157ns (52.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.585     0.585    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aclk
    SLICE_X2Y44          FDRE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/axi_rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/axi_rdata_reg[15]/Q
                         net (fo=1, routed)           0.157     0.882    processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X4Y44          SRLC32E                                      r  processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.853     0.853    processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y44          SRLC32E                                      r  processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.252     0.601    
    SLICE_X4Y44          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.784    processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0 rise@0.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.581     0.581    processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y35          FDRE                                         r  processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     0.722 r  processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[7]/Q
                         net (fo=1, routed)           0.054     0.776    processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[7]
    SLICE_X4Y35          LUT3 (Prop_lut3_I2_O)        0.045     0.821 r  processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[7]_i_1/O
                         net (fo=1, routed)           0.000     0.821    processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[7]
    SLICE_X4Y35          FDRE                                         r  processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.848     0.848    processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y35          FDRE                                         r  processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/C
                         clock pessimism             -0.254     0.594    
    SLICE_X4Y35          FDRE (Hold_fdre_C_D)         0.121     0.715    processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0 rise@0.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.225ns (46.342%)  route 0.261ns (53.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.586     0.586    processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128     0.714 r  processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[57]/Q
                         net (fo=1, routed)           0.261     0.974    processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[57]
    SLICE_X2Y50          LUT3 (Prop_lut3_I2_O)        0.097     1.071 r  processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[57]_i_1/O
                         net (fo=1, routed)           0.000     1.071    processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[57]
    SLICE_X2Y50          FDRE                                         r  processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.853     0.853    processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
                         clock pessimism              0.000     0.853    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.107     0.960    processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0 rise@0.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.364%)  route 0.170ns (54.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.582     0.582    processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y42          FDRE                                         r  processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     0.723 r  processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.170     0.892    processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X0Y42          SRLC32E                                      r  processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.850     0.850    processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y42          SRLC32E                                      r  processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.255     0.595    
    SLICE_X0Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.778    processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/axi_rdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0 rise@0.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.302%)  route 0.360ns (68.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.565     0.565    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aclk
    SLICE_X6Y52          FDRE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/axi_rdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.164     0.729 r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/axi_rdata_reg[22]/Q
                         net (fo=1, routed)           0.360     1.089    processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X0Y48          SRLC32E                                      r  processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.852     0.852    processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X0Y48          SRLC32E                                      r  processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism              0.000     0.852    
    SLICE_X0Y48          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.969    processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_processor_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X10Y47     processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/aw_en_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y51      processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y51      processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y51      processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y41      processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y51      processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y51      processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y51      processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1_reg[22]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X0Y49      processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y49      processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y49      processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y40      processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X0Y48      processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X0Y46      processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X0Y48      processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X0Y46      processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X0Y46      processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X0Y46      processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X0Y49      processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y49      processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y49      processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y40      processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y42      processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y41     processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y44      processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y42      processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y44      processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y44      processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_processor_clk_wiz_0
  To Clock:  clkfbout_processor_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_processor_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    processor_wrapper_1/processor_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_processor_clk_wiz_0
  To Clock:  clk_out1_processor_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.711ns  (required time - arrival time)
  Source:                 processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0 rise@10.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 0.580ns (12.584%)  route 4.029ns (87.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.673     1.673    processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X17Y42         FDRE                                         r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.456     2.129 r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.123     3.252    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.124     3.376 f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/axi_awready_i_1/O
                         net (fo=283, routed)         2.906     6.282    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[0]_0
    SLICE_X7Y50          FDCE                                         f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    11.487    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.310 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.497    11.497    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/s_axi_aclk
    SLICE_X7Y50          FDCE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[24]/C
                         clock pessimism             -0.010    11.487    
                         clock uncertainty           -0.088    11.398    
    SLICE_X7Y50          FDCE (Recov_fdce_C_CLR)     -0.405    10.993    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[24]
  -------------------------------------------------------------------
                         required time                         10.993    
                         arrival time                          -6.282    
  -------------------------------------------------------------------
                         slack                                  4.711    

Slack (MET) :             4.711ns  (required time - arrival time)
  Source:                 processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0 rise@10.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 0.580ns (12.584%)  route 4.029ns (87.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.673     1.673    processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X17Y42         FDRE                                         r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.456     2.129 r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.123     3.252    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.124     3.376 f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/axi_awready_i_1/O
                         net (fo=283, routed)         2.906     6.282    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[0]_0
    SLICE_X7Y50          FDCE                                         f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    11.487    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.310 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.497    11.497    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/s_axi_aclk
    SLICE_X7Y50          FDCE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[25]/C
                         clock pessimism             -0.010    11.487    
                         clock uncertainty           -0.088    11.398    
    SLICE_X7Y50          FDCE (Recov_fdce_C_CLR)     -0.405    10.993    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[25]
  -------------------------------------------------------------------
                         required time                         10.993    
                         arrival time                          -6.282    
  -------------------------------------------------------------------
                         slack                                  4.711    

Slack (MET) :             4.711ns  (required time - arrival time)
  Source:                 processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0 rise@10.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 0.580ns (12.584%)  route 4.029ns (87.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.673     1.673    processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X17Y42         FDRE                                         r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.456     2.129 r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.123     3.252    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.124     3.376 f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/axi_awready_i_1/O
                         net (fo=283, routed)         2.906     6.282    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[0]_0
    SLICE_X7Y50          FDCE                                         f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    11.487    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.310 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.497    11.497    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/s_axi_aclk
    SLICE_X7Y50          FDCE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[26]/C
                         clock pessimism             -0.010    11.487    
                         clock uncertainty           -0.088    11.398    
    SLICE_X7Y50          FDCE (Recov_fdce_C_CLR)     -0.405    10.993    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[26]
  -------------------------------------------------------------------
                         required time                         10.993    
                         arrival time                          -6.282    
  -------------------------------------------------------------------
                         slack                                  4.711    

Slack (MET) :             4.711ns  (required time - arrival time)
  Source:                 processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0 rise@10.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 0.580ns (12.584%)  route 4.029ns (87.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.673     1.673    processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X17Y42         FDRE                                         r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.456     2.129 r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.123     3.252    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.124     3.376 f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/axi_awready_i_1/O
                         net (fo=283, routed)         2.906     6.282    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[0]_0
    SLICE_X7Y50          FDCE                                         f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    11.487    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.310 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.497    11.497    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/s_axi_aclk
    SLICE_X7Y50          FDCE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[27]/C
                         clock pessimism             -0.010    11.487    
                         clock uncertainty           -0.088    11.398    
    SLICE_X7Y50          FDCE (Recov_fdce_C_CLR)     -0.405    10.993    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[27]
  -------------------------------------------------------------------
                         required time                         10.993    
                         arrival time                          -6.282    
  -------------------------------------------------------------------
                         slack                                  4.711    

Slack (MET) :             5.054ns  (required time - arrival time)
  Source:                 processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/tck_en_reg/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0 rise@10.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 0.580ns (13.592%)  route 3.687ns (86.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.673     1.673    processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X17Y42         FDRE                                         r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.456     2.129 r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.123     3.252    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.124     3.376 f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/axi_awready_i_1/O
                         net (fo=283, routed)         2.565     5.940    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[0]_0
    SLICE_X11Y50         FDCE                                         f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/tck_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    11.487    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.310 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.498    11.498    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/s_axi_aclk
    SLICE_X11Y50         FDCE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/tck_en_reg/C
                         clock pessimism             -0.010    11.488    
                         clock uncertainty           -0.088    11.399    
    SLICE_X11Y50         FDCE (Recov_fdce_C_CLR)     -0.405    10.994    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/tck_en_reg
  -------------------------------------------------------------------
                         required time                         10.994    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                  5.054    

Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/tck_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0 rise@10.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 0.580ns (13.592%)  route 3.687ns (86.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.673     1.673    processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X17Y42         FDRE                                         r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.456     2.129 r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.123     3.252    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.124     3.376 f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/axi_awready_i_1/O
                         net (fo=283, routed)         2.565     5.940    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[0]_0
    SLICE_X10Y50         FDCE                                         f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/tck_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    11.487    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.310 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.498    11.498    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/s_axi_aclk
    SLICE_X10Y50         FDCE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/tck_count_reg[5]/C
                         clock pessimism             -0.010    11.488    
                         clock uncertainty           -0.088    11.399    
    SLICE_X10Y50         FDCE (Recov_fdce_C_CLR)     -0.361    11.038    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/tck_count_reg[5]
  -------------------------------------------------------------------
                         required time                         11.038    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                  5.098    

Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/tck_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0 rise@10.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 0.580ns (13.592%)  route 3.687ns (86.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.673     1.673    processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X17Y42         FDRE                                         r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.456     2.129 r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.123     3.252    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.124     3.376 f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/axi_awready_i_1/O
                         net (fo=283, routed)         2.565     5.940    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[0]_0
    SLICE_X10Y50         FDCE                                         f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/tck_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    11.487    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.310 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.498    11.498    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/s_axi_aclk
    SLICE_X10Y50         FDCE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/tck_count_reg[0]/C
                         clock pessimism             -0.010    11.488    
                         clock uncertainty           -0.088    11.399    
    SLICE_X10Y50         FDCE (Recov_fdce_C_CLR)     -0.319    11.080    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/tck_count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.080    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                  5.140    

Slack (MET) :             5.150ns  (required time - arrival time)
  Source:                 processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/tms_output_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0 rise@10.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 0.580ns (13.279%)  route 3.788ns (86.721%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 11.501 - 10.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.673     1.673    processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X17Y42         FDRE                                         r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.456     2.129 r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.123     3.252    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.124     3.376 f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/axi_awready_i_1/O
                         net (fo=283, routed)         2.665     6.041    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[0]_0
    SLICE_X16Y48         FDCE                                         f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/tms_output_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    11.487    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.310 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.501    11.501    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/s_axi_aclk
    SLICE_X16Y48         FDCE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/tms_output_reg[13]/C
                         clock pessimism              0.139    11.640    
                         clock uncertainty           -0.088    11.552    
    SLICE_X16Y48         FDCE (Recov_fdce_C_CLR)     -0.361    11.191    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/tms_output_reg[13]
  -------------------------------------------------------------------
                         required time                         11.191    
                         arrival time                          -6.041    
  -------------------------------------------------------------------
                         slack                                  5.150    

Slack (MET) :             5.150ns  (required time - arrival time)
  Source:                 processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/tms_output_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0 rise@10.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 0.580ns (13.279%)  route 3.788ns (86.721%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 11.501 - 10.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.673     1.673    processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X17Y42         FDRE                                         r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.456     2.129 r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.123     3.252    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.124     3.376 f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/axi_awready_i_1/O
                         net (fo=283, routed)         2.665     6.041    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[0]_0
    SLICE_X16Y48         FDCE                                         f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/tms_output_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    11.487    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.310 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.501    11.501    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/s_axi_aclk
    SLICE_X16Y48         FDCE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/tms_output_reg[14]/C
                         clock pessimism              0.139    11.640    
                         clock uncertainty           -0.088    11.552    
    SLICE_X16Y48         FDCE (Recov_fdce_C_CLR)     -0.361    11.191    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/tms_output_reg[14]
  -------------------------------------------------------------------
                         required time                         11.191    
                         arrival time                          -6.041    
  -------------------------------------------------------------------
                         slack                                  5.150    

Slack (MET) :             5.150ns  (required time - arrival time)
  Source:                 processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/tms_output_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0 rise@10.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 0.580ns (13.279%)  route 3.788ns (86.721%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 11.501 - 10.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.673     1.673    processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X17Y42         FDRE                                         r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.456     2.129 r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.123     3.252    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.124     3.376 f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/axi_awready_i_1/O
                         net (fo=283, routed)         2.665     6.041    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[0]_0
    SLICE_X16Y48         FDCE                                         f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/tms_output_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    11.487    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.310 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         1.501    11.501    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/s_axi_aclk
    SLICE_X16Y48         FDCE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/tms_output_reg[15]/C
                         clock pessimism              0.139    11.640    
                         clock uncertainty           -0.088    11.552    
    SLICE_X16Y48         FDCE (Recov_fdce_C_CLR)     -0.361    11.191    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/tms_output_reg[15]
  -------------------------------------------------------------------
                         required time                         11.191    
                         arrival time                          -6.041    
  -------------------------------------------------------------------
                         slack                                  5.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.070ns  (arrival time - required time)
  Source:                 processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/FSM_sequential_main_fsm_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0 rise@0.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.186ns (18.274%)  route 0.832ns (81.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.562     0.562    processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X17Y42         FDRE                                         r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.497     1.199    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.244 f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/axi_awready_i_1/O
                         net (fo=283, routed)         0.335     1.579    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[0]_0
    SLICE_X9Y49          FDCE                                         f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/FSM_sequential_main_fsm_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.835     0.835    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/s_axi_aclk
    SLICE_X9Y49          FDCE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/FSM_sequential_main_fsm_reg[0]/C
                         clock pessimism             -0.233     0.602    
    SLICE_X9Y49          FDCE (Remov_fdce_C_CLR)     -0.092     0.510    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/FSM_sequential_main_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.070ns  (arrival time - required time)
  Source:                 processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/FSM_sequential_main_fsm_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0 rise@0.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.186ns (18.274%)  route 0.832ns (81.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.562     0.562    processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X17Y42         FDRE                                         r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.497     1.199    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.244 f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/axi_awready_i_1/O
                         net (fo=283, routed)         0.335     1.579    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[0]_0
    SLICE_X9Y49          FDCE                                         f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/FSM_sequential_main_fsm_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.835     0.835    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/s_axi_aclk
    SLICE_X9Y49          FDCE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/FSM_sequential_main_fsm_reg[1]/C
                         clock pessimism             -0.233     0.602    
    SLICE_X9Y49          FDCE (Remov_fdce_C_CLR)     -0.092     0.510    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/FSM_sequential_main_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.070ns  (arrival time - required time)
  Source:                 processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/done_i_reg/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0 rise@0.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.186ns (18.274%)  route 0.832ns (81.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.562     0.562    processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X17Y42         FDRE                                         r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.497     1.199    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.244 f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/axi_awready_i_1/O
                         net (fo=283, routed)         0.335     1.579    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[0]_0
    SLICE_X9Y49          FDCE                                         f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/done_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.835     0.835    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/s_axi_aclk
    SLICE_X9Y49          FDCE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/done_i_reg/C
                         clock pessimism             -0.233     0.602    
    SLICE_X9Y49          FDCE (Remov_fdce_C_CLR)     -0.092     0.510    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/done_i_reg
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.070ns  (arrival time - required time)
  Source:                 processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/done_out_reg/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0 rise@0.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.186ns (18.274%)  route 0.832ns (81.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.562     0.562    processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X17Y42         FDRE                                         r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.497     1.199    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.244 f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/axi_awready_i_1/O
                         net (fo=283, routed)         0.335     1.579    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[0]_0
    SLICE_X9Y49          FDCE                                         f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/done_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.835     0.835    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/s_axi_aclk
    SLICE_X9Y49          FDCE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/done_out_reg/C
                         clock pessimism             -0.233     0.602    
    SLICE_X9Y49          FDCE (Remov_fdce_C_CLR)     -0.092     0.510    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/done_out_reg
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.221ns  (arrival time - required time)
  Source:                 processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0 rise@0.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.186ns (15.922%)  route 0.982ns (84.078%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.562     0.562    processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X17Y42         FDRE                                         r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.497     1.199    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.244 f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/axi_awready_i_1/O
                         net (fo=283, routed)         0.486     1.730    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[0]_0
    SLICE_X7Y44          FDCE                                         f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.834     0.834    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/s_axi_aclk
    SLICE_X7Y44          FDCE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[0]/C
                         clock pessimism             -0.233     0.601    
    SLICE_X7Y44          FDCE (Remov_fdce_C_CLR)     -0.092     0.509    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.221ns  (arrival time - required time)
  Source:                 processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0 rise@0.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.186ns (15.922%)  route 0.982ns (84.078%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.562     0.562    processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X17Y42         FDRE                                         r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.497     1.199    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.244 f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/axi_awready_i_1/O
                         net (fo=283, routed)         0.486     1.730    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[0]_0
    SLICE_X7Y44          FDCE                                         f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.834     0.834    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/s_axi_aclk
    SLICE_X7Y44          FDCE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[1]/C
                         clock pessimism             -0.233     0.601    
    SLICE_X7Y44          FDCE (Remov_fdce_C_CLR)     -0.092     0.509    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.221ns  (arrival time - required time)
  Source:                 processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0 rise@0.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.186ns (15.922%)  route 0.982ns (84.078%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.562     0.562    processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X17Y42         FDRE                                         r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.497     1.199    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.244 f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/axi_awready_i_1/O
                         net (fo=283, routed)         0.486     1.730    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[0]_0
    SLICE_X7Y44          FDCE                                         f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.834     0.834    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/s_axi_aclk
    SLICE_X7Y44          FDCE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[2]/C
                         clock pessimism             -0.233     0.601    
    SLICE_X7Y44          FDCE (Remov_fdce_C_CLR)     -0.092     0.509    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.221ns  (arrival time - required time)
  Source:                 processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0 rise@0.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.186ns (15.922%)  route 0.982ns (84.078%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.562     0.562    processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X17Y42         FDRE                                         r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.497     1.199    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.244 f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/axi_awready_i_1/O
                         net (fo=283, routed)         0.486     1.730    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[0]_0
    SLICE_X7Y44          FDCE                                         f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.834     0.834    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/s_axi_aclk
    SLICE_X7Y44          FDCE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[3]/C
                         clock pessimism             -0.233     0.601    
    SLICE_X7Y44          FDCE (Remov_fdce_C_CLR)     -0.092     0.509    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.285ns  (arrival time - required time)
  Source:                 processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0 rise@0.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.186ns (15.103%)  route 1.046ns (84.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.562     0.562    processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X17Y42         FDRE                                         r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.497     1.199    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.244 f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/axi_awready_i_1/O
                         net (fo=283, routed)         0.549     1.793    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[0]_0
    SLICE_X7Y45          FDCE                                         f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.834     0.834    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/s_axi_aclk
    SLICE_X7Y45          FDCE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[4]/C
                         clock pessimism             -0.233     0.601    
    SLICE_X7Y45          FDCE (Remov_fdce_C_CLR)     -0.092     0.509    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.285ns  (arrival time - required time)
  Source:                 processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0 rise@0.000ns - clk_out1_processor_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.186ns (15.103%)  route 1.046ns (84.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.562     0.562    processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X17Y42         FDRE                                         r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.497     1.199    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.244 f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/axi_awready_i_1/O
                         net (fo=283, routed)         0.549     1.793    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[0]_0
    SLICE_X7Y45          FDCE                                         f  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  processor_wrapper_1/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    processor_wrapper_1/processor_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  processor_wrapper_1/processor_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1_processor_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  processor_wrapper_1/processor_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=841, routed)         0.834     0.834    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/s_axi_aclk
    SLICE_X7Y45          FDCE                                         r  processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[5]/C
                         clock pessimism             -0.233     0.601    
    SLICE_X7Y45          FDCE (Remov_fdce_C_CLR)     -0.092     0.509    processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  1.285    





