name: RCC
description: Reset and clock control
groupName: RCC
registers:
  - name: CR
    displayName: CR
    description: Clock control register
    addressOffset: 0
    size: 32
    resetValue: 99
    fields:
      - name: MSION
        description: MSI clock enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: MSIRDY
        description: MSI clock ready flag
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: MSIPLLEN
        description: MSI clock PLL enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: MSIRGSEL
        description: MSI clock range selection
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: MSIRANGE
        description: MSI clock ranges
        bitOffset: 4
        bitWidth: 4
        access: read-write
      - name: HSION
        description: HSI clock enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: HSIKERON
        description: HSI always enable for peripheral               kernels
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: HSIRDY
        description: HSI clock ready flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
      - name: HSIASFS
        description: HSI automatic start from               Stop
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: HSEON
        description: HSE clock enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: HSERDY
        description: HSE clock ready flag
        bitOffset: 17
        bitWidth: 1
        access: read-only
      - name: HSEBYP
        description: HSE crystal oscillator               bypass
        bitOffset: 18
        bitWidth: 1
        access: read-write
      - name: CSSON
        description: Clock security system               enable
        bitOffset: 19
        bitWidth: 1
        access: write-only
      - name: PLLON
        description: Main PLL enable
        bitOffset: 24
        bitWidth: 1
        access: read-write
      - name: PLLRDY
        description: Main PLL clock ready flag
        bitOffset: 25
        bitWidth: 1
        access: read-only
      - name: PLLSAI1ON
        description: SAI1 PLL enable
        bitOffset: 26
        bitWidth: 1
        access: read-write
      - name: PLLSAI1RDY
        description: SAI1 PLL clock ready flag
        bitOffset: 27
        bitWidth: 1
        access: read-only
      - name: PLLSAI2ON
        description: SAI2 PLL enable
        bitOffset: 28
        bitWidth: 1
        access: read-write
      - name: PLLSAI2RDY
        description: SAI2 PLL clock ready flag
        bitOffset: 29
        bitWidth: 1
        access: read-only
  - name: ICSCR
    displayName: ICSCR
    description: Internal clock sources calibration           register
    addressOffset: 4
    size: 32
    resetValue: 268435456
    fields:
      - name: MSICAL
        description: MSI clock calibration
        bitOffset: 0
        bitWidth: 8
        access: read-only
      - name: MSITRIM
        description: MSI clock trimming
        bitOffset: 8
        bitWidth: 8
        access: read-write
      - name: HSICAL
        description: HSI clock calibration
        bitOffset: 16
        bitWidth: 8
        access: read-only
      - name: HSITRIM
        description: HSI clock trimming
        bitOffset: 24
        bitWidth: 7
        access: read-write
  - name: CFGR
    displayName: CFGR
    description: Clock configuration register
    addressOffset: 8
    size: 32
    resetValue: 0
    fields:
      - name: SW
        description: System clock switch
        bitOffset: 0
        bitWidth: 2
        access: read-write
      - name: SWS
        description: System clock switch status
        bitOffset: 2
        bitWidth: 2
        access: read-only
      - name: HPRE
        description: AHB prescaler
        bitOffset: 4
        bitWidth: 4
        access: read-write
      - name: PPRE1
        description: PB low-speed prescaler               (APB1)
        bitOffset: 8
        bitWidth: 3
        access: read-write
      - name: PPRE2
        description: APB high-speed prescaler               (APB2)
        bitOffset: 11
        bitWidth: 3
        access: read-write
      - name: STOPWUCK
        description: Wakeup from Stop and CSS backup clock               selection
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: MCOSEL
        description: Microcontroller clock               output
        bitOffset: 24
        bitWidth: 3
        access: read-write
      - name: MCOPRE
        description: Microcontroller clock output               prescaler
        bitOffset: 28
        bitWidth: 3
        access: read-only
  - name: PLLCFGR
    displayName: PLLCFGR
    description: PLL configuration register
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 4096
    fields:
      - name: PLLSRC
        description: Main PLL, PLLSAI1 and PLLSAI2 entry               clock source
        bitOffset: 0
        bitWidth: 2
      - name: PLLM
        description: Division factor for the main PLL and               audio PLL (PLLSAI1 and PLLSAI2) input               clock
        bitOffset: 4
        bitWidth: 3
      - name: PLLN
        description: Main PLL multiplication factor for               VCO
        bitOffset: 8
        bitWidth: 7
      - name: PLLPEN
        description: Main PLL PLLSAI3CLK output               enable
        bitOffset: 16
        bitWidth: 1
      - name: PLLP
        description: Main PLL division factor for PLLSAI3CLK               (SAI1 and SAI2 clock)
        bitOffset: 17
        bitWidth: 1
      - name: PLLQEN
        description: Main PLL PLLUSB1CLK output               enable
        bitOffset: 20
        bitWidth: 1
      - name: PLLQ
        description: Main PLL division factor for               PLLUSB1CLK(48 MHz clock)
        bitOffset: 21
        bitWidth: 2
      - name: PLLREN
        description: Main PLL PLLCLK output               enable
        bitOffset: 24
        bitWidth: 1
      - name: PLLR
        description: Main PLL division factor for PLLCLK               (system clock)
        bitOffset: 25
        bitWidth: 2
      - name: PLLPDIV
        description: Main PLL division factor for               PLLSAI2CLK
        bitOffset: 27
        bitWidth: 5
  - name: PLLSAI1CFGR
    displayName: PLLSAI1CFGR
    description: PLLSAI1 configuration register
    addressOffset: 16
    size: 32
    access: read-write
    resetValue: 4096
    fields:
      - name: PLLSAI1N
        description: SAI1PLL multiplication factor for               VCO
        bitOffset: 8
        bitWidth: 7
      - name: PLLSAI1PEN
        description: SAI1PLL PLLSAI1CLK output               enable
        bitOffset: 16
        bitWidth: 1
      - name: PLLSAI1P
        description: SAI1PLL division factor for PLLSAI1CLK               (SAI1 or SAI2 clock)
        bitOffset: 17
        bitWidth: 1
      - name: PLLSAI1QEN
        description: SAI1PLL PLLUSB2CLK output               enable
        bitOffset: 20
        bitWidth: 1
      - name: PLLSAI1Q
        description: SAI1PLL division factor for PLLUSB2CLK               (48 MHz clock)
        bitOffset: 21
        bitWidth: 2
      - name: PLLSAI1REN
        description: PLLSAI1 PLLADC1CLK output               enable
        bitOffset: 24
        bitWidth: 1
      - name: PLLSAI1R
        description: PLLSAI1 division factor for PLLADC1CLK               (ADC clock)
        bitOffset: 25
        bitWidth: 2
      - name: PLLSAI1PDIV
        description: PLLSAI1 division factor for               PLLSAI1CLK
        bitOffset: 27
        bitWidth: 5
  - name: PLLSAI2CFGR
    displayName: PLLSAI2CFGR
    description: PLLSAI2 configuration register
    addressOffset: 20
    size: 32
    access: read-write
    resetValue: 4096
    fields:
      - name: PLLSAI2N
        description: SAI2PLL multiplication factor for               VCO
        bitOffset: 8
        bitWidth: 7
      - name: PLLSAI2PEN
        description: SAI2PLL PLLSAI2CLK output               enable
        bitOffset: 16
        bitWidth: 1
      - name: PLLSAI2P
        description: SAI1PLL division factor for PLLSAI2CLK               (SAI1 or SAI2 clock)
        bitOffset: 17
        bitWidth: 1
      - name: PLLSAI2REN
        description: PLLSAI2 PLLADC2CLK output               enable
        bitOffset: 24
        bitWidth: 1
      - name: PLLSAI2R
        description: PLLSAI2 division factor for PLLADC2CLK               (ADC clock)
        bitOffset: 25
        bitWidth: 2
      - name: PLLSAI2PDIV
        description: PLLSAI2 division factor for               PLLSAI2CLK
        bitOffset: 27
        bitWidth: 5
  - name: CIER
    displayName: CIER
    description: Clock interrupt enable           register
    addressOffset: 24
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LSIRDYIE
        description: LSI ready interrupt enable
        bitOffset: 0
        bitWidth: 1
      - name: LSERDYIE
        description: LSE ready interrupt enable
        bitOffset: 1
        bitWidth: 1
      - name: MSIRDYIE
        description: MSI ready interrupt enable
        bitOffset: 2
        bitWidth: 1
      - name: HSIRDYIE
        description: HSI ready interrupt enable
        bitOffset: 3
        bitWidth: 1
      - name: HSERDYIE
        description: HSE ready interrupt enable
        bitOffset: 4
        bitWidth: 1
      - name: PLLRDYIE
        description: PLL ready interrupt enable
        bitOffset: 5
        bitWidth: 1
      - name: PLLSAI1RDYIE
        description: PLLSAI1 ready interrupt               enable
        bitOffset: 6
        bitWidth: 1
      - name: PLLSAI2RDYIE
        description: PLLSAI2 ready interrupt               enable
        bitOffset: 7
        bitWidth: 1
      - name: LSECSSIE
        description: LSE clock security system interrupt               enable
        bitOffset: 9
        bitWidth: 1
      - name: HSI48RDYIE
        description: HSI48 ready interrupt               enable
        bitOffset: 10
        bitWidth: 1
  - name: CIFR
    displayName: CIFR
    description: Clock interrupt flag register
    addressOffset: 28
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: LSIRDYF
        description: LSI ready interrupt flag
        bitOffset: 0
        bitWidth: 1
      - name: LSERDYF
        description: LSE ready interrupt flag
        bitOffset: 1
        bitWidth: 1
      - name: MSIRDYF
        description: MSI ready interrupt flag
        bitOffset: 2
        bitWidth: 1
      - name: HSIRDYF
        description: HSI ready interrupt flag
        bitOffset: 3
        bitWidth: 1
      - name: HSERDYF
        description: HSE ready interrupt flag
        bitOffset: 4
        bitWidth: 1
      - name: PLLRDYF
        description: PLL ready interrupt flag
        bitOffset: 5
        bitWidth: 1
      - name: PLLSAI1RDYF
        description: PLLSAI1 ready interrupt               flag
        bitOffset: 6
        bitWidth: 1
      - name: PLLSAI2RDYF
        description: PLLSAI2 ready interrupt               flag
        bitOffset: 7
        bitWidth: 1
      - name: CSSF
        description: Clock security system interrupt               flag
        bitOffset: 8
        bitWidth: 1
      - name: LSECSSF
        description: LSE Clock security system interrupt               flag
        bitOffset: 9
        bitWidth: 1
      - name: HSI48RDYF
        description: HSI48 ready interrupt flag
        bitOffset: 10
        bitWidth: 1
  - name: CICR
    displayName: CICR
    description: Clock interrupt clear register
    addressOffset: 32
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: LSIRDYC
        description: LSI ready interrupt clear
        bitOffset: 0
        bitWidth: 1
      - name: LSERDYC
        description: LSE ready interrupt clear
        bitOffset: 1
        bitWidth: 1
      - name: MSIRDYC
        description: MSI ready interrupt clear
        bitOffset: 2
        bitWidth: 1
      - name: HSIRDYC
        description: HSI ready interrupt clear
        bitOffset: 3
        bitWidth: 1
      - name: HSERDYC
        description: HSE ready interrupt clear
        bitOffset: 4
        bitWidth: 1
      - name: PLLRDYC
        description: PLL ready interrupt clear
        bitOffset: 5
        bitWidth: 1
      - name: PLLSAI1RDYC
        description: PLLSAI1 ready interrupt               clear
        bitOffset: 6
        bitWidth: 1
      - name: PLLSAI2RDYC
        description: PLLSAI2 ready interrupt               clear
        bitOffset: 7
        bitWidth: 1
      - name: CSSC
        description: Clock security system interrupt               clear
        bitOffset: 8
        bitWidth: 1
      - name: LSECSSC
        description: LSE Clock security system interrupt               clear
        bitOffset: 9
        bitWidth: 1
      - name: HSI48RDYC
        description: HSI48 oscillator ready interrupt               clear
        bitOffset: 10
        bitWidth: 1
  - name: AHB1RSTR
    displayName: AHB1RSTR
    description: AHB1 peripheral reset register
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DMA1RST
        description: DMA1 reset
        bitOffset: 0
        bitWidth: 1
      - name: DMA2RST
        description: DMA2 reset
        bitOffset: 1
        bitWidth: 1
      - name: FLASHRST
        description: Flash memory interface               reset
        bitOffset: 8
        bitWidth: 1
      - name: CRCRST
        description: CRC reset
        bitOffset: 12
        bitWidth: 1
      - name: TSCRST
        description: Touch Sensing Controller               reset
        bitOffset: 16
        bitWidth: 1
      - name: DMA2DRST
        description: DMA2D reset
        bitOffset: 17
        bitWidth: 1
  - name: AHB2RSTR
    displayName: AHB2RSTR
    description: AHB2 peripheral reset register
    addressOffset: 44
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: GPIOARST
        description: IO port A reset
        bitOffset: 0
        bitWidth: 1
      - name: GPIOBRST
        description: IO port B reset
        bitOffset: 1
        bitWidth: 1
      - name: GPIOCRST
        description: IO port C reset
        bitOffset: 2
        bitWidth: 1
      - name: GPIODRST
        description: IO port D reset
        bitOffset: 3
        bitWidth: 1
      - name: GPIOERST
        description: IO port E reset
        bitOffset: 4
        bitWidth: 1
      - name: GPIOFRST
        description: IO port F reset
        bitOffset: 5
        bitWidth: 1
      - name: GPIOGRST
        description: IO port G reset
        bitOffset: 6
        bitWidth: 1
      - name: GPIOHRST
        description: IO port H reset
        bitOffset: 7
        bitWidth: 1
      - name: GPIOIRST
        description: IO port I reset
        bitOffset: 8
        bitWidth: 1
      - name: OTGFSRST
        description: USB OTG FS reset
        bitOffset: 12
        bitWidth: 1
      - name: ADCRST
        description: ADC reset
        bitOffset: 13
        bitWidth: 1
      - name: DCMIRST
        description: Digital Camera Interface               reset
        bitOffset: 14
        bitWidth: 1
      - name: AESRST
        description: AES hardware accelerator               reset
        bitOffset: 16
        bitWidth: 1
      - name: HASH1RST
        description: Hash reset
        bitOffset: 17
        bitWidth: 1
      - name: RNGRST
        description: Random number generator               reset
        bitOffset: 18
        bitWidth: 1
  - name: AHB3RSTR
    displayName: AHB3RSTR
    description: AHB3 peripheral reset register
    addressOffset: 48
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: FMCRST
        description: Flexible memory controller               reset
        bitOffset: 0
        bitWidth: 1
      - name: QSPIRST
        description: Quad SPI memory interface               reset
        bitOffset: 8
        bitWidth: 1
  - name: APB1RSTR1
    displayName: APB1RSTR1
    description: APB1 peripheral reset register           1
    addressOffset: 56
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TIM2RST
        description: TIM2 timer reset
        bitOffset: 0
        bitWidth: 1
      - name: TIM3RST
        description: TIM3 timer reset
        bitOffset: 1
        bitWidth: 1
      - name: TIM4RST
        description: TIM3 timer reset
        bitOffset: 2
        bitWidth: 1
      - name: TIM5RST
        description: TIM5 timer reset
        bitOffset: 3
        bitWidth: 1
      - name: TIM6RST
        description: TIM6 timer reset
        bitOffset: 4
        bitWidth: 1
      - name: TIM7RST
        description: TIM7 timer reset
        bitOffset: 5
        bitWidth: 1
      - name: LCDRST
        description: LCD interface reset
        bitOffset: 9
        bitWidth: 1
      - name: SPI2RST
        description: SPI2 reset
        bitOffset: 14
        bitWidth: 1
      - name: SPI3RST
        description: SPI3 reset
        bitOffset: 15
        bitWidth: 1
      - name: USART2RST
        description: USART2 reset
        bitOffset: 17
        bitWidth: 1
      - name: USART3RST
        description: USART3 reset
        bitOffset: 18
        bitWidth: 1
      - name: UART4RST
        description: UART4 reset
        bitOffset: 19
        bitWidth: 1
      - name: UART5RST
        description: UART5 reset
        bitOffset: 20
        bitWidth: 1
      - name: I2C1RST
        description: I2C1 reset
        bitOffset: 21
        bitWidth: 1
      - name: I2C2RST
        description: I2C2 reset
        bitOffset: 22
        bitWidth: 1
      - name: I2C3RST
        description: I2C3 reset
        bitOffset: 23
        bitWidth: 1
      - name: CRSRST
        description: CRS reset
        bitOffset: 24
        bitWidth: 1
      - name: CAN1RST
        description: CAN1 reset
        bitOffset: 25
        bitWidth: 1
      - name: CAN2RST
        description: CAN2 reset
        bitOffset: 26
        bitWidth: 1
      - name: PWRRST
        description: Power interface reset
        bitOffset: 28
        bitWidth: 1
      - name: DAC1RST
        description: DAC1 interface reset
        bitOffset: 29
        bitWidth: 1
      - name: OPAMPRST
        description: OPAMP interface reset
        bitOffset: 30
        bitWidth: 1
      - name: LPTIM1RST
        description: Low Power Timer 1 reset
        bitOffset: 31
        bitWidth: 1
  - name: APB1RSTR2
    displayName: APB1RSTR2
    description: APB1 peripheral reset register           2
    addressOffset: 60
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LPUART1RST
        description: Low-power UART 1 reset
        bitOffset: 0
        bitWidth: 1
      - name: I2C4RST
        description: I2C4 reset
        bitOffset: 1
        bitWidth: 1
      - name: SWPMI1RST
        description: Single wire protocol reset
        bitOffset: 2
        bitWidth: 1
      - name: LPTIM2RST
        description: Low-power timer 2 reset
        bitOffset: 5
        bitWidth: 1
  - name: APB2RSTR
    displayName: APB2RSTR
    description: APB2 peripheral reset register
    addressOffset: 64
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SYSCFGRST
        description: System configuration (SYSCFG)               reset
        bitOffset: 0
        bitWidth: 1
      - name: SDMMCRST
        description: SDMMC reset
        bitOffset: 10
        bitWidth: 1
      - name: TIM1RST
        description: TIM1 timer reset
        bitOffset: 11
        bitWidth: 1
      - name: SPI1RST
        description: SPI1 reset
        bitOffset: 12
        bitWidth: 1
      - name: TIM8RST
        description: TIM8 timer reset
        bitOffset: 13
        bitWidth: 1
      - name: USART1RST
        description: USART1 reset
        bitOffset: 14
        bitWidth: 1
      - name: TIM15RST
        description: TIM15 timer reset
        bitOffset: 16
        bitWidth: 1
      - name: TIM16RST
        description: TIM16 timer reset
        bitOffset: 17
        bitWidth: 1
      - name: TIM17RST
        description: TIM17 timer reset
        bitOffset: 18
        bitWidth: 1
      - name: SAI1RST
        description: Serial audio interface 1 (SAI1)               reset
        bitOffset: 21
        bitWidth: 1
      - name: SAI2RST
        description: Serial audio interface 2 (SAI2)               reset
        bitOffset: 22
        bitWidth: 1
      - name: DFSDMRST
        description: Digital filters for sigma-delata               modulators (DFSDM) reset
        bitOffset: 24
        bitWidth: 1
  - name: AHB1ENR
    displayName: AHB1ENR
    description: AHB1 peripheral clock enable           register
    addressOffset: 72
    size: 32
    access: read-write
    resetValue: 256
    fields:
      - name: DMA1EN
        description: DMA1 clock enable
        bitOffset: 0
        bitWidth: 1
      - name: DMA2EN
        description: DMA2 clock enable
        bitOffset: 1
        bitWidth: 1
      - name: FLASHEN
        description: Flash memory interface clock               enable
        bitOffset: 8
        bitWidth: 1
      - name: CRCEN
        description: CRC clock enable
        bitOffset: 12
        bitWidth: 1
      - name: TSCEN
        description: Touch Sensing Controller clock               enable
        bitOffset: 16
        bitWidth: 1
      - name: DMA2DEN
        description: DMA2D clock enable
        bitOffset: 17
        bitWidth: 1
  - name: AHB2ENR
    displayName: AHB2ENR
    description: AHB2 peripheral clock enable           register
    addressOffset: 76
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: GPIOAEN
        description: IO port A clock enable
        bitOffset: 0
        bitWidth: 1
      - name: GPIOBEN
        description: IO port B clock enable
        bitOffset: 1
        bitWidth: 1
      - name: GPIOCEN
        description: IO port C clock enable
        bitOffset: 2
        bitWidth: 1
      - name: GPIODEN
        description: IO port D clock enable
        bitOffset: 3
        bitWidth: 1
      - name: GPIOEEN
        description: IO port E clock enable
        bitOffset: 4
        bitWidth: 1
      - name: GPIOFEN
        description: IO port F clock enable
        bitOffset: 5
        bitWidth: 1
      - name: GPIOGEN
        description: IO port G clock enable
        bitOffset: 6
        bitWidth: 1
      - name: GPIOHEN
        description: IO port H clock enable
        bitOffset: 7
        bitWidth: 1
      - name: GPIOIEN
        description: IO port I clock enable
        bitOffset: 8
        bitWidth: 1
      - name: OTGFSEN
        description: OTG full speed clock               enable
        bitOffset: 12
        bitWidth: 1
      - name: ADCEN
        description: ADC clock enable
        bitOffset: 13
        bitWidth: 1
      - name: DCMIEN
        description: DCMI clock enable
        bitOffset: 14
        bitWidth: 1
      - name: AESEN
        description: AES accelerator clock               enable
        bitOffset: 16
        bitWidth: 1
      - name: HASH1EN
        description: HASH clock enable
        bitOffset: 17
        bitWidth: 1
      - name: RNGEN
        description: Random Number Generator clock               enable
        bitOffset: 18
        bitWidth: 1
  - name: AHB3ENR
    displayName: AHB3ENR
    description: AHB3 peripheral clock enable           register
    addressOffset: 80
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: FMCEN
        description: Flexible memory controller clock               enable
        bitOffset: 0
        bitWidth: 1
      - name: QSPIEN
        description: QSPIEN
        bitOffset: 8
        bitWidth: 1
  - name: APB1ENR1
    displayName: APB1ENR1
    description: APB1ENR1
    addressOffset: 88
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TIM2EN
        description: TIM2 timer clock enable
        bitOffset: 0
        bitWidth: 1
      - name: TIM3EN
        description: TIM3 timer clock enable
        bitOffset: 1
        bitWidth: 1
      - name: TIM4EN
        description: TIM4 timer clock enable
        bitOffset: 2
        bitWidth: 1
      - name: TIM5EN
        description: TIM5 timer clock enable
        bitOffset: 3
        bitWidth: 1
      - name: TIM6EN
        description: TIM6 timer clock enable
        bitOffset: 4
        bitWidth: 1
      - name: TIM7EN
        description: TIM7 timer clock enable
        bitOffset: 5
        bitWidth: 1
      - name: LCDEN
        description: LCD clock enable
        bitOffset: 9
        bitWidth: 1
      - name: RTCAPBEN
        description: RTC APB clock enable
        bitOffset: 10
        bitWidth: 1
      - name: WWDGEN
        description: Window watchdog clock               enable
        bitOffset: 11
        bitWidth: 1
      - name: SPI2EN
        description: SPI2 clock enable
        bitOffset: 14
        bitWidth: 1
      - name: SP3EN
        description: SPI3 clock enable
        bitOffset: 15
        bitWidth: 1
      - name: USART2EN
        description: USART2 clock enable
        bitOffset: 17
        bitWidth: 1
      - name: USART3EN
        description: USART3 clock enable
        bitOffset: 18
        bitWidth: 1
      - name: UART4EN
        description: UART4 clock enable
        bitOffset: 19
        bitWidth: 1
      - name: UART5EN
        description: UART5 clock enable
        bitOffset: 20
        bitWidth: 1
      - name: I2C1EN
        description: I2C1 clock enable
        bitOffset: 21
        bitWidth: 1
      - name: I2C2EN
        description: I2C2 clock enable
        bitOffset: 22
        bitWidth: 1
      - name: I2C3EN
        description: I2C3 clock enable
        bitOffset: 23
        bitWidth: 1
      - name: CRSEN
        description: Clock Recovery System clock               enable
        bitOffset: 24
        bitWidth: 1
      - name: CAN1EN
        description: CAN1 clock enable
        bitOffset: 25
        bitWidth: 1
      - name: CAN2EN
        description: CAN2 clock enable
        bitOffset: 26
        bitWidth: 1
      - name: PWREN
        description: Power interface clock               enable
        bitOffset: 28
        bitWidth: 1
      - name: DAC1EN
        description: DAC1 interface clock               enable
        bitOffset: 29
        bitWidth: 1
      - name: OPAMPEN
        description: OPAMP interface clock               enable
        bitOffset: 30
        bitWidth: 1
      - name: LPTIM1EN
        description: Low power timer 1 clock               enable
        bitOffset: 31
        bitWidth: 1
  - name: APB1ENR2
    displayName: APB1ENR2
    description: APB1 peripheral clock enable register           2
    addressOffset: 92
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LPUART1EN
        description: Low power UART 1 clock               enable
        bitOffset: 0
        bitWidth: 1
      - name: I2C4EN
        description: I2C4 clock enable
        bitOffset: 1
        bitWidth: 1
      - name: SWPMI1EN
        description: Single wire protocol clock               enable
        bitOffset: 2
        bitWidth: 1
      - name: LPTIM2EN
        description: LPTIM2EN
        bitOffset: 5
        bitWidth: 1
  - name: APB2ENR
    displayName: APB2ENR
    description: APB2ENR
    addressOffset: 96
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SYSCFGEN
        description: SYSCFG clock enable
        bitOffset: 0
        bitWidth: 1
      - name: FIREWALLEN
        description: Firewall clock enable
        bitOffset: 7
        bitWidth: 1
      - name: SDMMCEN
        description: SDMMC clock enable
        bitOffset: 10
        bitWidth: 1
      - name: TIM1EN
        description: TIM1 timer clock enable
        bitOffset: 11
        bitWidth: 1
      - name: SPI1EN
        description: SPI1 clock enable
        bitOffset: 12
        bitWidth: 1
      - name: TIM8EN
        description: TIM8 timer clock enable
        bitOffset: 13
        bitWidth: 1
      - name: USART1EN
        description: USART1clock enable
        bitOffset: 14
        bitWidth: 1
      - name: TIM15EN
        description: TIM15 timer clock enable
        bitOffset: 16
        bitWidth: 1
      - name: TIM16EN
        description: TIM16 timer clock enable
        bitOffset: 17
        bitWidth: 1
      - name: TIM17EN
        description: TIM17 timer clock enable
        bitOffset: 18
        bitWidth: 1
      - name: SAI1EN
        description: SAI1 clock enable
        bitOffset: 21
        bitWidth: 1
      - name: SAI2EN
        description: SAI2 clock enable
        bitOffset: 22
        bitWidth: 1
      - name: DFSDMEN
        description: DFSDM timer clock enable
        bitOffset: 24
        bitWidth: 1
  - name: AHB1SMENR
    displayName: AHB1SMENR
    description: AHB1 peripheral clocks enable in Sleep and           Stop modes register
    addressOffset: 104
    size: 32
    access: read-write
    resetValue: 70403
    fields:
      - name: DMA1SMEN
        description: DMA1 clocks enable during Sleep and Stop               modes
        bitOffset: 0
        bitWidth: 1
      - name: DMA2SMEN
        description: DMA2 clocks enable during Sleep and Stop               modes
        bitOffset: 1
        bitWidth: 1
      - name: FLASHSMEN
        description: Flash memory interface clocks enable               during Sleep and Stop modes
        bitOffset: 8
        bitWidth: 1
      - name: SRAM1SMEN
        description: SRAM1 interface clocks enable during               Sleep and Stop modes
        bitOffset: 9
        bitWidth: 1
      - name: CRCSMEN
        description: CRCSMEN
        bitOffset: 12
        bitWidth: 1
      - name: TSCSMEN
        description: Touch Sensing Controller clocks enable               during Sleep and Stop modes
        bitOffset: 16
        bitWidth: 1
      - name: DMA2DSMEN
        description: DMA2D clock enable during Sleep and Stop               modes
        bitOffset: 17
        bitWidth: 1
  - name: AHB2SMENR
    displayName: AHB2SMENR
    description: AHB2 peripheral clocks enable in Sleep and           Stop modes register
    addressOffset: 108
    size: 32
    access: read-write
    resetValue: 340735
    fields:
      - name: GPIOASMEN
        description: IO port A clocks enable during Sleep and               Stop modes
        bitOffset: 0
        bitWidth: 1
      - name: GPIOBSMEN
        description: IO port B clocks enable during Sleep and               Stop modes
        bitOffset: 1
        bitWidth: 1
      - name: GPIOCSMEN
        description: IO port C clocks enable during Sleep and               Stop modes
        bitOffset: 2
        bitWidth: 1
      - name: GPIODSMEN
        description: IO port D clocks enable during Sleep and               Stop modes
        bitOffset: 3
        bitWidth: 1
      - name: GPIOESMEN
        description: IO port E clocks enable during Sleep and               Stop modes
        bitOffset: 4
        bitWidth: 1
      - name: GPIOFSMEN
        description: IO port F clocks enable during Sleep and               Stop modes
        bitOffset: 5
        bitWidth: 1
      - name: GPIOGSMEN
        description: IO port G clocks enable during Sleep and               Stop modes
        bitOffset: 6
        bitWidth: 1
      - name: GPIOHSMEN
        description: IO port H clocks enable during Sleep and               Stop modes
        bitOffset: 7
        bitWidth: 1
      - name: GPIOISMEN
        description: IO port I clocks enable during Sleep and               Stop modes
        bitOffset: 8
        bitWidth: 1
      - name: SRAM2SMEN
        description: SRAM2 interface clocks enable during               Sleep and Stop modes
        bitOffset: 9
        bitWidth: 1
      - name: OTGFSSMEN
        description: OTG full speed clocks enable during               Sleep and Stop modes
        bitOffset: 12
        bitWidth: 1
      - name: ADCFSSMEN
        description: ADC clocks enable during Sleep and Stop               modes
        bitOffset: 13
        bitWidth: 1
      - name: DCMISMEN
        description: DCMI clock enable during Sleep and Stop               modes
        bitOffset: 14
        bitWidth: 1
      - name: AESSMEN
        description: AES accelerator clocks enable during               Sleep and Stop modes
        bitOffset: 16
        bitWidth: 1
      - name: HASH1SMEN
        description: HASH clock enable during Sleep and Stop               modes
        bitOffset: 17
        bitWidth: 1
      - name: RNGSMEN
        description: Random Number Generator clocks enable               during Sleep and Stop modes
        bitOffset: 18
        bitWidth: 1
  - name: AHB3SMENR
    displayName: AHB3SMENR
    description: AHB3 peripheral clocks enable in Sleep and           Stop modes register
    addressOffset: 112
    size: 32
    access: read-write
    resetValue: 257
    fields:
      - name: FMCSMEN
        description: Flexible memory controller clocks enable               during Sleep and Stop modes
        bitOffset: 0
        bitWidth: 1
      - name: QSPISMEN
        description: QSPISMEN
        bitOffset: 8
        bitWidth: 1
  - name: APB1SMENR1
    displayName: APB1SMENR1
    description: APB1SMENR1
    addressOffset: 120
    size: 32
    access: read-write
    resetValue: 4076784191
    fields:
      - name: TIM2SMEN
        description: TIM2 timer clocks enable during Sleep               and Stop modes
        bitOffset: 0
        bitWidth: 1
      - name: TIM3SMEN
        description: TIM3 timer clocks enable during Sleep               and Stop modes
        bitOffset: 1
        bitWidth: 1
      - name: TIM4SMEN
        description: TIM4 timer clocks enable during Sleep               and Stop modes
        bitOffset: 2
        bitWidth: 1
      - name: TIM5SMEN
        description: TIM5 timer clocks enable during Sleep               and Stop modes
        bitOffset: 3
        bitWidth: 1
      - name: TIM6SMEN
        description: TIM6 timer clocks enable during Sleep               and Stop modes
        bitOffset: 4
        bitWidth: 1
      - name: TIM7SMEN
        description: TIM7 timer clocks enable during Sleep               and Stop modes
        bitOffset: 5
        bitWidth: 1
      - name: LCDSMEN
        description: LCD clocks enable during Sleep and Stop               modes
        bitOffset: 9
        bitWidth: 1
      - name: RTCAPBSMEN
        description: RTC APB clock enable during Sleep and               Stop modes
        bitOffset: 10
        bitWidth: 1
      - name: WWDGSMEN
        description: Window watchdog clocks enable during               Sleep and Stop modes
        bitOffset: 11
        bitWidth: 1
      - name: SPI2SMEN
        description: SPI2 clocks enable during Sleep and Stop               modes
        bitOffset: 14
        bitWidth: 1
      - name: SP3SMEN
        description: SPI3 clocks enable during Sleep and Stop               modes
        bitOffset: 15
        bitWidth: 1
      - name: USART2SMEN
        description: USART2 clocks enable during Sleep and               Stop modes
        bitOffset: 17
        bitWidth: 1
      - name: USART3SMEN
        description: USART3 clocks enable during Sleep and               Stop modes
        bitOffset: 18
        bitWidth: 1
      - name: UART4SMEN
        description: UART4 clocks enable during Sleep and               Stop modes
        bitOffset: 19
        bitWidth: 1
      - name: UART5SMEN
        description: UART5 clocks enable during Sleep and               Stop modes
        bitOffset: 20
        bitWidth: 1
      - name: I2C1SMEN
        description: I2C1 clocks enable during Sleep and Stop               modes
        bitOffset: 21
        bitWidth: 1
      - name: I2C2SMEN
        description: I2C2 clocks enable during Sleep and Stop               modes
        bitOffset: 22
        bitWidth: 1
      - name: I2C3SMEN
        description: I2C3 clocks enable during Sleep and Stop               modes
        bitOffset: 23
        bitWidth: 1
      - name: CAN1SMEN
        description: CAN1 clocks enable during Sleep and Stop               modes
        bitOffset: 25
        bitWidth: 1
      - name: CAN2SMEN
        description: CAN2 clocks enable during Sleep and Stop               modes
        bitOffset: 26
        bitWidth: 1
      - name: PWRSMEN
        description: Power interface clocks enable during               Sleep and Stop modes
        bitOffset: 28
        bitWidth: 1
      - name: DAC1SMEN
        description: DAC1 interface clocks enable during               Sleep and Stop modes
        bitOffset: 29
        bitWidth: 1
      - name: OPAMPSMEN
        description: OPAMP interface clocks enable during               Sleep and Stop modes
        bitOffset: 30
        bitWidth: 1
      - name: LPTIM1SMEN
        description: Low power timer 1 clocks enable during               Sleep and Stop modes
        bitOffset: 31
        bitWidth: 1
  - name: APB1SMENR2
    displayName: APB1SMENR2
    description: APB1 peripheral clocks enable in Sleep and           Stop modes register 2
    addressOffset: 124
    size: 32
    access: read-write
    resetValue: 37
    fields:
      - name: LPUART1SMEN
        description: Low power UART 1 clocks enable during               Sleep and Stop modes
        bitOffset: 0
        bitWidth: 1
      - name: I2C4SMEN
        description: I2C4 clocks enable during Sleep and Stop               modes
        bitOffset: 1
        bitWidth: 1
      - name: SWPMI1SMEN
        description: Single wire protocol clocks enable               during Sleep and Stop modes
        bitOffset: 2
        bitWidth: 1
      - name: LPTIM2SMEN
        description: LPTIM2SMEN
        bitOffset: 5
        bitWidth: 1
  - name: APB2SMENR
    displayName: APB2SMENR
    description: APB2SMENR
    addressOffset: 128
    size: 32
    access: read-write
    resetValue: 23559169
    fields:
      - name: SYSCFGSMEN
        description: SYSCFG clocks enable during Sleep and               Stop modes
        bitOffset: 0
        bitWidth: 1
      - name: SDMMCSMEN
        description: SDMMC clocks enable during Sleep and               Stop modes
        bitOffset: 10
        bitWidth: 1
      - name: TIM1SMEN
        description: TIM1 timer clocks enable during Sleep               and Stop modes
        bitOffset: 11
        bitWidth: 1
      - name: SPI1SMEN
        description: SPI1 clocks enable during Sleep and Stop               modes
        bitOffset: 12
        bitWidth: 1
      - name: TIM8SMEN
        description: TIM8 timer clocks enable during Sleep               and Stop modes
        bitOffset: 13
        bitWidth: 1
      - name: USART1SMEN
        description: USART1clocks enable during Sleep and               Stop modes
        bitOffset: 14
        bitWidth: 1
      - name: TIM15SMEN
        description: TIM15 timer clocks enable during Sleep               and Stop modes
        bitOffset: 16
        bitWidth: 1
      - name: TIM16SMEN
        description: TIM16 timer clocks enable during Sleep               and Stop modes
        bitOffset: 17
        bitWidth: 1
      - name: TIM17SMEN
        description: TIM17 timer clocks enable during Sleep               and Stop modes
        bitOffset: 18
        bitWidth: 1
      - name: SAI1SMEN
        description: SAI1 clocks enable during Sleep and Stop               modes
        bitOffset: 21
        bitWidth: 1
      - name: SAI2SMEN
        description: SAI2 clocks enable during Sleep and Stop               modes
        bitOffset: 22
        bitWidth: 1
      - name: DFSDMSMEN
        description: DFSDM timer clocks enable during Sleep               and Stop modes
        bitOffset: 24
        bitWidth: 1
  - name: CCIPR
    displayName: CCIPR
    description: CCIPR
    addressOffset: 136
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: USART1SEL
        description: USART1 clock source               selection
        bitOffset: 0
        bitWidth: 2
      - name: USART2SEL
        description: USART2 clock source               selection
        bitOffset: 2
        bitWidth: 2
      - name: USART3SEL
        description: USART3 clock source               selection
        bitOffset: 4
        bitWidth: 2
      - name: UART4SEL
        description: UART4 clock source               selection
        bitOffset: 6
        bitWidth: 2
      - name: UART5SEL
        description: UART5 clock source               selection
        bitOffset: 8
        bitWidth: 2
      - name: LPUART1SEL
        description: LPUART1 clock source               selection
        bitOffset: 10
        bitWidth: 2
      - name: I2C1SEL
        description: I2C1 clock source               selection
        bitOffset: 12
        bitWidth: 2
      - name: I2C2SEL
        description: I2C2 clock source               selection
        bitOffset: 14
        bitWidth: 2
      - name: I2C3SEL
        description: I2C3 clock source               selection
        bitOffset: 16
        bitWidth: 2
      - name: LPTIM1SEL
        description: Low power timer 1 clock source               selection
        bitOffset: 18
        bitWidth: 2
      - name: LPTIM2SEL
        description: Low power timer 2 clock source               selection
        bitOffset: 20
        bitWidth: 2
      - name: SAI1SEL
        description: SAI1 clock source               selection
        bitOffset: 22
        bitWidth: 2
      - name: SAI2SEL
        description: SAI2 clock source               selection
        bitOffset: 24
        bitWidth: 2
      - name: CLK48SEL
        description: 48 MHz clock source               selection
        bitOffset: 26
        bitWidth: 2
      - name: ADCSEL
        description: ADCs clock source               selection
        bitOffset: 28
        bitWidth: 2
      - name: SWPMI1SEL
        description: SWPMI1 clock source               selection
        bitOffset: 30
        bitWidth: 1
      - name: DFSDMSEL
        description: DFSDM clock source               selection
        bitOffset: 31
        bitWidth: 1
  - name: BDCR
    displayName: BDCR
    description: BDCR
    addressOffset: 144
    size: 32
    resetValue: 0
    fields:
      - name: LSEON
        description: LSE oscillator enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: LSERDY
        description: LSE oscillator ready
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: LSEBYP
        description: LSE oscillator bypass
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: LSEDRV
        description: SE oscillator drive               capability
        bitOffset: 3
        bitWidth: 2
        access: read-write
      - name: LSECSSON
        description: LSECSSON
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: LSECSSD
        description: LSECSSD
        bitOffset: 6
        bitWidth: 1
        access: read-only
      - name: RTCSEL
        description: RTC clock source selection
        bitOffset: 8
        bitWidth: 2
        access: read-write
      - name: RTCEN
        description: RTC clock enable
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: BDRST
        description: Backup domain software               reset
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: LSCOEN
        description: Low speed clock output               enable
        bitOffset: 24
        bitWidth: 1
        access: read-write
      - name: LSCOSEL
        description: Low speed clock output               selection
        bitOffset: 25
        bitWidth: 1
        access: read-write
  - name: CSR
    displayName: CSR
    description: CSR
    addressOffset: 148
    size: 32
    resetValue: 201328128
    fields:
      - name: LSION
        description: LSI oscillator enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: LSIRDY
        description: LSI oscillator ready
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: MSISRANGE
        description: SI range after Standby               mode
        bitOffset: 8
        bitWidth: 4
        access: read-write
      - name: RMVF
        description: Remove reset flag
        bitOffset: 23
        bitWidth: 1
        access: read-write
      - name: FIREWALLRSTF
        description: Firewall reset flag
        bitOffset: 24
        bitWidth: 1
        access: read-only
      - name: OBLRSTF
        description: Option byte loader reset               flag
        bitOffset: 25
        bitWidth: 1
        access: read-only
      - name: PINRSTF
        description: Pin reset flag
        bitOffset: 26
        bitWidth: 1
        access: read-only
      - name: BORRSTF
        description: BOR flag
        bitOffset: 27
        bitWidth: 1
        access: read-only
      - name: SFTRSTF
        description: Software reset flag
        bitOffset: 28
        bitWidth: 1
        access: read-only
      - name: IWDGRSTF
        description: Independent window watchdog reset               flag
        bitOffset: 29
        bitWidth: 1
        access: read-only
      - name: WWDGRSTF
        description: Window watchdog reset flag
        bitOffset: 30
        bitWidth: 1
        access: read-only
      - name: LPWRSTF
        description: Low-power reset flag
        bitOffset: 31
        bitWidth: 1
        access: read-only
interrupts:
  - name: INTR
    description: RCC global interrupt
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
