<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Portapack-Carnage: rccDisableADC1</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Portapack-Carnage
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="group__STM32L1xx__RCC.html">STM32L1xx RCC Support</a></li>  </ul>
</div>
</div><!-- top -->
<div class="contents">
<table cellspacing="0" cellpadding="0" border="0">
  <tr>
   <td valign="top">
      <div class="navtab">
        <table>
          <tr><td class="navtab"><a class="qindexHL" href="group__STM32L1xx__RCC_ga83c0cbc4663534dee9d1efa20f4b5496.html#ga83c0cbc4663534dee9d1efa20f4b5496">rccDisableADC1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_gaf5dceb5d3d40396ac3a75282a7e156ad.html#gaf5dceb5d3d40396ac3a75282a7e156ad">rccDisableAHB</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga7109de45cf5660144f5eafba94d40a1c.html#ga7109de45cf5660144f5eafba94d40a1c">rccDisableAPB1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga2ca0f1c34445b1eb1841fc4de2c3a5f8.html#ga2ca0f1c34445b1eb1841fc4de2c3a5f8">rccDisableAPB2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga4a17fb2000a5d2179f961d544c360454.html#ga4a17fb2000a5d2179f961d544c360454">rccDisableDMA1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga0696fa8ef3d023b52d96c184804f9108.html#ga0696fa8ef3d023b52d96c184804f9108">rccDisableI2C1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga909447936f6893333b9293619d95ead9.html#ga909447936f6893333b9293619d95ead9">rccDisableI2C2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_gac8b73d107d69ccfb2d32fc9e28697759.html#gac8b73d107d69ccfb2d32fc9e28697759">rccDisablePWRInterface</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga84bf6e4c034ff2fb0d9c51d8621bf3e7.html#ga84bf6e4c034ff2fb0d9c51d8621bf3e7">rccDisableSPI1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga649feacd720cbaa3b7c44b227507e954.html#ga649feacd720cbaa3b7c44b227507e954">rccDisableSPI2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga57181c3da491710e47b6f90c7ccfad59.html#ga57181c3da491710e47b6f90c7ccfad59">rccDisableTIM10</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga418fadf85193efe3850bab2c732d5e6b.html#ga418fadf85193efe3850bab2c732d5e6b">rccDisableTIM11</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga43833c00f6358305c5385cc48cf527c1.html#ga43833c00f6358305c5385cc48cf527c1">rccDisableTIM2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_gadfc4adbceb39ec3fc2b9786c3f2e70a3.html#gadfc4adbceb39ec3fc2b9786c3f2e70a3">rccDisableTIM3</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga4571ddc34860885242f3064abaa6fb64.html#ga4571ddc34860885242f3064abaa6fb64">rccDisableTIM4</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga06cc53ab177f070aa72ef00d67dfb362.html#ga06cc53ab177f070aa72ef00d67dfb362">rccDisableTIM9</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_gadc28b625c0ddbe0a6869e7f35e7ef909.html#gadc28b625c0ddbe0a6869e7f35e7ef909">rccDisableUSART1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga9ff087c30fa685d3b712987c9a0313f5.html#ga9ff087c30fa685d3b712987c9a0313f5">rccDisableUSART2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_gaf0865b2507ae86f3fbd832a98f9aa9ca.html#gaf0865b2507ae86f3fbd832a98f9aa9ca">rccDisableUSART3</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga9aeef0e100f36dd6e70d46d3fe5dae1d.html#ga9aeef0e100f36dd6e70d46d3fe5dae1d">rccDisableUSB</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_gafdefbc807f4a3e24583bb1bdace2c067.html#gafdefbc807f4a3e24583bb1bdace2c067">rccEnableADC1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga1004f17866ff80e223f078d61e8aacce.html#ga1004f17866ff80e223f078d61e8aacce">rccEnableAHB</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_gaafa687dc52b5eda8f4f313a71f84591e.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_gaec39939b8fca24f2cb80110309bcde33.html#gaec39939b8fca24f2cb80110309bcde33">rccEnableAPB2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_gaf8c09ac2912a6b387e10aaf6a466a855.html#gaf8c09ac2912a6b387e10aaf6a466a855">rccEnableDMA1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_gac57776fa3fce641e10d9b5a336d7eb0f.html#gac57776fa3fce641e10d9b5a336d7eb0f">rccEnableI2C1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga950216e1951a65fffbb5da0f2207909c.html#ga950216e1951a65fffbb5da0f2207909c">rccEnableI2C2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_gaf04440822c1098fc73a0a656b21436f2.html#gaf04440822c1098fc73a0a656b21436f2">rccEnablePWRInterface</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga32a7d290b6314e3d151b1ba8e429ec1d.html#ga32a7d290b6314e3d151b1ba8e429ec1d">rccEnableSPI1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga2f4b15e941d7fc57d79d6f88d9eb2660.html#ga2f4b15e941d7fc57d79d6f88d9eb2660">rccEnableSPI2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_gad184620b5eafbc99b9a3bc2196841414.html#gad184620b5eafbc99b9a3bc2196841414">rccEnableTIM10</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga9e67d8ef11d7b66b0dd0e183ddcce089.html#ga9e67d8ef11d7b66b0dd0e183ddcce089">rccEnableTIM11</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_gaeacda594e089b1ad1d461bbe00bf3968.html#gaeacda594e089b1ad1d461bbe00bf3968">rccEnableTIM2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga99793cd1a89368567e3be916eddf5f8b.html#ga99793cd1a89368567e3be916eddf5f8b">rccEnableTIM3</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga710945be38858fcc6cdcd37344adec56.html#ga710945be38858fcc6cdcd37344adec56">rccEnableTIM4</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_gaa65c1835818fceaa6f6a08b89a429678.html#gaa65c1835818fceaa6f6a08b89a429678">rccEnableTIM9</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_gaf7f82c9293b5cd47a0da99889d9da1b9.html#gaf7f82c9293b5cd47a0da99889d9da1b9">rccEnableUSART1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga219ed1246e851ae3bbc9899254cb5dd1.html#ga219ed1246e851ae3bbc9899254cb5dd1">rccEnableUSART2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga9d13d208e8c991890475d98c1d43984b.html#ga9d13d208e8c991890475d98c1d43984b">rccEnableUSART3</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga09878bafcd0998f5716bb90351a810b2.html#ga09878bafcd0998f5716bb90351a810b2">rccEnableUSB</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga584948fd6c97350af926c42891274e54.html#ga584948fd6c97350af926c42891274e54">rccResetADC1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga4f1bbedaab26ae56a94cda08806b7695.html#ga4f1bbedaab26ae56a94cda08806b7695">rccResetAHB</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga9952955eccb552dd5d2bb86383345296.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga7cd2fdf2327264051656ade6037427ed.html#ga7cd2fdf2327264051656ade6037427ed">rccResetAPB2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga31025d36af8c1854942fb421118b3f1f.html#ga31025d36af8c1854942fb421118b3f1f">rccResetDMA1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga5868bb00a63d03d7321bc06d5c00fc7a.html#ga5868bb00a63d03d7321bc06d5c00fc7a">rccResetI2C1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga105502b78411680e50ec9c1b3877973f.html#ga105502b78411680e50ec9c1b3877973f">rccResetI2C2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga6f9688987250c3fea5db46e534efec86.html#ga6f9688987250c3fea5db46e534efec86">rccResetPWRInterface</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga0928935b64555f138e37911bc3a6cd3d.html#ga0928935b64555f138e37911bc3a6cd3d">rccResetSPI1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_gab322c75195330d73b4bf77bfe2df6043.html#gab322c75195330d73b4bf77bfe2df6043">rccResetSPI2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga455009d70410f1583ef0eb43a0b70a5b.html#ga455009d70410f1583ef0eb43a0b70a5b">rccResetTIM10</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga26787fc61edafdd6e5e6a1fece1971bb.html#ga26787fc61edafdd6e5e6a1fece1971bb">rccResetTIM11</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga0741eb64aa5db31164a6c2d1521bef9e.html#ga0741eb64aa5db31164a6c2d1521bef9e">rccResetTIM2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_gacba1ac6d6f2b45a2c19659a0fad9ccce.html#gacba1ac6d6f2b45a2c19659a0fad9ccce">rccResetTIM3</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_gaf485cadb34263a4d8f608575b850fc78.html#gaf485cadb34263a4d8f608575b850fc78">rccResetTIM4</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga6d1f013d7b4d4f3db62edfacb9370c00.html#ga6d1f013d7b4d4f3db62edfacb9370c00">rccResetTIM9</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_gaa5422278c2febdbde3bd47f66b90ac6e.html#gaa5422278c2febdbde3bd47f66b90ac6e">rccResetUSART1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga70e67542700f88b13ebf6471e90362ae.html#ga70e67542700f88b13ebf6471e90362ae">rccResetUSART2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga16116df24b3195fc7e5cef080381c251.html#ga16116df24b3195fc7e5cef080381c251">rccResetUSART3</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32L1xx__RCC_ga237bc7b25b51c258f68483c5b02418c3.html#ga237bc7b25b51c258f68483c5b02418c3">rccResetUSB</a></td></tr>
        </table>
      </div>
   </td>
   <td valign="top" class="mempage">
<a id="ga83c0cbc4663534dee9d1efa20f4b5496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83c0cbc4663534dee9d1efa20f4b5496">&#9670;&nbsp;</a></span>rccDisableADC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define rccDisableADC1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">lp</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga2ca0f1c34445b1eb1841fc4de2c3a5f8.html#ga2ca0f1c34445b1eb1841fc4de2c3a5f8">rccDisableAPB2</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga57b9f50cb96a2e4ceba37728b4a32a42.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>, lp)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="STM32L1xx_2stm32__rcc_8h.html">firmware/chibios/os/hal/platforms/STM32L1xx/stm32_rcc.h</a>&gt;</code></p>

<p>Disables the ADC1 peripheral clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">lp</td><td>low power enable flag</td></tr>
  </table>
  </dd>
</dl>
<p>@api </p>

</div>
</div>
    </td>
  </tr>
</table>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
