module partsel_00452(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input [31:0] x1;
  input signed [31:0] x2;
  input signed [31:0] x3;
  wire [26:4] x4;
  wire [26:6] x5;
  wire [5:29] x6;
  wire [7:28] x7;
  wire [0:25] x8;
  wire signed [29:4] x9;
  wire signed [6:25] x10;
  wire signed [27:6] x11;
  wire [27:3] x12;
  wire signed [27:0] x13;
  wire signed [28:4] x14;
  wire [1:24] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire [31:0] y1;
  wire signed [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [28:5] p0 = 902007862;
  localparam signed [28:6] p1 = 20922438;
  localparam signed [6:27] p2 = 406944786;
  localparam [24:1] p3 = 589227043;
  assign x4 = {2{x0[21 + s0 +: 4]}};
  assign x5 = {2{{2{x3[12]}}}};
  assign x6 = x4;
  assign x7 = {2{x5[10 +: 3]}};
  assign x8 = ((!ctrl[1] && ctrl[0] || !ctrl[2] ? (({2{(p2 + x1[3 + s2 +: 2])}} | x4) - ((x6[17 + s0 -: 5] | x7) - x1[4 + s3])) : {{{2{p3[19 + s1 +: 4]}}, (ctrl[3] && ctrl[1] && ctrl[1] ? x5[10 + s0 +: 2] : p0[14 + s1])}, p0[19 + s3 +: 5]}) - (ctrl[3] || ctrl[3] && !ctrl[2] ? p1[13 + s2 -: 8] : p0[16 -: 4]));
  assign x9 = p1[3 + s2 +: 6];
  assign x10 = ((({2{x2[16 + s1 -: 3]}} ^ p2) + (({x6[22 -: 1], p2[19 +: 1]} ^ x2) | x8[14 +: 1])) + p3);
  assign x11 = x7[17 + s1 -: 4];
  assign x12 = x3[15 + s3 -: 8];
  assign x13 = x10[13 + s2 +: 2];
  assign x14 = {p0[10 +: 1], p0};
  assign x15 = ((ctrl[1] || ctrl[0] || !ctrl[0] ? ({2{(x7[18 + s3 +: 1] | x1[6 + s2 -: 4])}} + x7[18 -: 1]) : {2{p3[10 + s3 -: 4]}}) + p1);
  assign y0 = (p1[11] | (ctrl[1] && ctrl[0] || !ctrl[2] ? x12[9 +: 1] : x11[18 + s3]));
  assign y1 = p1[16];
  assign y2 = ((p3[12] & (x0 ^ p0[8 + s2 -: 7])) | (((x6[21 -: 3] ^ (ctrl[0] || ctrl[2] && !ctrl[1] ? x7[20 + s1 +: 5] : x9[9 + s3 +: 4])) | p1[14 +: 2]) - {(x0[17 +: 2] | p0[6 + s2 +: 2]), (x11[27 + s3 +: 7] ^ p3[15 + s1 +: 3])}));
  assign y3 = p1[16 +: 2];
endmodule
