{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 02 18:51:09 2021 " "Info: Processing started: Thu Dec 02 18:51:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off problem2_19101196 -c problem2_19101196 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off problem2_19101196 -c problem2_19101196 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Y.D_144 " "Warning: Node \"Y.D_144\" is a latch" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Y.C_125 " "Warning: Node \"Y.C_125\" is a latch" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Y.A_182 " "Warning: Node \"Y.A_182\" is a latch" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Y.B_162 " "Warning: Node \"Y.B_162\" is a latch" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Q\$latch " "Warning: Node \"Q\$latch\" is a latch" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "c\[1\]\$latch " "Warning: Node \"c\[1\]\$latch\" is a latch" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "c\[2\]\$latch " "Warning: Node \"c\[2\]\$latch\" is a latch" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 2 -1 0 } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/fall 2021/cse460/lab/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "w\[1\] " "Info: Assuming node \"w\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "w\[2\] " "Info: Assuming node \"w\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "y.B " "Info: Detected ripple clock \"y.B\" as buffer" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 6 -1 0 } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/fall 2021/cse460/lab/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "y.B" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Selector1~123 " "Info: Detected gated clock \"Selector1~123\" as buffer" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 11 -1 0 } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/fall 2021/cse460/lab/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector1~123" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Mux3~35 " "Info: Detected gated clock \"Mux3~35\" as buffer" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 29 -1 0 } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/fall 2021/cse460/lab/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux3~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "y.A " "Info: Detected ripple clock \"y.A\" as buffer" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 6 -1 0 } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/fall 2021/cse460/lab/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "y.A" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "y.C " "Info: Detected ripple clock \"y.C\" as buffer" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 6 -1 0 } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/fall 2021/cse460/lab/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "y.C" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "y.D " "Info: Detected ripple clock \"y.D\" as buffer" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 6 -1 0 } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/fall 2021/cse460/lab/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "y.D" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register Y.C_125 register y.C 285.88 MHz 3.498 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 285.88 MHz between source register \"Y.C_125\" and destination register \"y.C\" (period= 3.498 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.516 ns + Longest register register " "Info: + Longest register to register delay is 0.516 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Y.C_125 1 REG LCCOMB_X3_Y14_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X3_Y14_N20; Fanout = 1; REG Node = 'Y.C_125'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y.C_125 } "NODE_NAME" } } { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.309 ns) 0.516 ns y.C 2 REG LCFF_X3_Y14_N5 6 " "Info: 2: + IC(0.207 ns) + CELL(0.309 ns) = 0.516 ns; Loc. = LCFF_X3_Y14_N5; Fanout = 6; REG Node = 'y.C'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { Y.C_125 y.C } "NODE_NAME" } } { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 59.88 % ) " "Info: Total cell delay = 0.309 ns ( 59.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.207 ns ( 40.12 % ) " "Info: Total interconnect delay = 0.207 ns ( 40.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { Y.C_125 y.C } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "0.516 ns" { Y.C_125 {} y.C {} } { 0.000ns 0.207ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.143 ns - Smallest " "Info: - Smallest clock skew is -1.143 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.693 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns Clock 1 CLK PIN_W17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W17; Fanout = 4; CLK Node = 'Clock'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.618 ns) 2.693 ns y.C 2 REG LCFF_X3_Y14_N5 6 " "Info: 2: + IC(1.238 ns) + CELL(0.618 ns) = 2.693 ns; Loc. = LCFF_X3_Y14_N5; Fanout = 6; REG Node = 'y.C'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { Clock y.C } "NODE_NAME" } } { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.455 ns ( 54.03 % ) " "Info: Total cell delay = 1.455 ns ( 54.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.238 ns ( 45.97 % ) " "Info: Total interconnect delay = 1.238 ns ( 45.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { Clock y.C } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { Clock {} Clock~combout {} y.C {} } { 0.000ns 0.000ns 1.238ns } { 0.000ns 0.837ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 3.836 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 3.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns Clock 1 CLK PIN_W17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W17; Fanout = 4; CLK Node = 'Clock'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.712 ns) 2.787 ns y.A 2 REG LCFF_X3_Y14_N1 4 " "Info: 2: + IC(1.238 ns) + CELL(0.712 ns) = 2.787 ns; Loc. = LCFF_X3_Y14_N1; Fanout = 4; REG Node = 'y.A'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.950 ns" { Clock y.A } "NODE_NAME" } } { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.357 ns) 3.407 ns Selector1~123 3 COMB LCCOMB_X3_Y14_N24 1 " "Info: 3: + IC(0.263 ns) + CELL(0.357 ns) = 3.407 ns; Loc. = LCCOMB_X3_Y14_N24; Fanout = 1; COMB Node = 'Selector1~123'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { y.A Selector1~123 } "NODE_NAME" } } { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.204 ns) + CELL(0.225 ns) 3.836 ns Y.C_125 4 REG LCCOMB_X3_Y14_N20 1 " "Info: 4: + IC(0.204 ns) + CELL(0.225 ns) = 3.836 ns; Loc. = LCCOMB_X3_Y14_N20; Fanout = 1; REG Node = 'Y.C_125'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.429 ns" { Selector1~123 Y.C_125 } "NODE_NAME" } } { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.131 ns ( 55.55 % ) " "Info: Total cell delay = 2.131 ns ( 55.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.705 ns ( 44.45 % ) " "Info: Total interconnect delay = 1.705 ns ( 44.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.836 ns" { Clock y.A Selector1~123 Y.C_125 } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "3.836 ns" { Clock {} Clock~combout {} y.A {} Selector1~123 {} Y.C_125 {} } { 0.000ns 0.000ns 1.238ns 0.263ns 0.204ns } { 0.000ns 0.837ns 0.712ns 0.357ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { Clock y.C } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { Clock {} Clock~combout {} y.C {} } { 0.000ns 0.000ns 1.238ns } { 0.000ns 0.837ns 0.618ns } "" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.836 ns" { Clock y.A Selector1~123 Y.C_125 } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "3.836 ns" { Clock {} Clock~combout {} y.A {} Selector1~123 {} Y.C_125 {} } { 0.000ns 0.000ns 1.238ns 0.263ns 0.204ns } { 0.000ns 0.837ns 0.712ns 0.357ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } } { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { Y.C_125 y.C } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "0.516 ns" { Y.C_125 {} y.C {} } { 0.000ns 0.207ns } { 0.000ns 0.309ns } "" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { Clock y.C } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { Clock {} Clock~combout {} y.C {} } { 0.000ns 0.000ns 1.238ns } { 0.000ns 0.837ns 0.618ns } "" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.836 ns" { Clock y.A Selector1~123 Y.C_125 } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "3.836 ns" { Clock {} Clock~combout {} y.A {} Selector1~123 {} Y.C_125 {} } { 0.000ns 0.000ns 1.238ns 0.263ns 0.204ns } { 0.000ns 0.837ns 0.712ns 0.357ns 0.225ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Clock 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"Clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "y.B Y.C_125 Clock 347 ps " "Info: Found hold time violation between source  pin or register \"y.B\" and destination pin or register \"Y.C_125\" for clock \"Clock\" (Hold time is 347 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.143 ns + Largest " "Info: + Largest clock skew is 1.143 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 3.836 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 3.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns Clock 1 CLK PIN_W17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W17; Fanout = 4; CLK Node = 'Clock'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.712 ns) 2.787 ns y.A 2 REG LCFF_X3_Y14_N1 4 " "Info: 2: + IC(1.238 ns) + CELL(0.712 ns) = 2.787 ns; Loc. = LCFF_X3_Y14_N1; Fanout = 4; REG Node = 'y.A'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.950 ns" { Clock y.A } "NODE_NAME" } } { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.357 ns) 3.407 ns Selector1~123 3 COMB LCCOMB_X3_Y14_N24 1 " "Info: 3: + IC(0.263 ns) + CELL(0.357 ns) = 3.407 ns; Loc. = LCCOMB_X3_Y14_N24; Fanout = 1; COMB Node = 'Selector1~123'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { y.A Selector1~123 } "NODE_NAME" } } { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.204 ns) + CELL(0.225 ns) 3.836 ns Y.C_125 4 REG LCCOMB_X3_Y14_N20 1 " "Info: 4: + IC(0.204 ns) + CELL(0.225 ns) = 3.836 ns; Loc. = LCCOMB_X3_Y14_N20; Fanout = 1; REG Node = 'Y.C_125'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.429 ns" { Selector1~123 Y.C_125 } "NODE_NAME" } } { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.131 ns ( 55.55 % ) " "Info: Total cell delay = 2.131 ns ( 55.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.705 ns ( 44.45 % ) " "Info: Total interconnect delay = 1.705 ns ( 44.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.836 ns" { Clock y.A Selector1~123 Y.C_125 } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "3.836 ns" { Clock {} Clock~combout {} y.A {} Selector1~123 {} Y.C_125 {} } { 0.000ns 0.000ns 1.238ns 0.263ns 0.204ns } { 0.000ns 0.837ns 0.712ns 0.357ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.693 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to source register is 2.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns Clock 1 CLK PIN_W17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W17; Fanout = 4; CLK Node = 'Clock'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.618 ns) 2.693 ns y.B 2 REG LCFF_X3_Y14_N11 5 " "Info: 2: + IC(1.238 ns) + CELL(0.618 ns) = 2.693 ns; Loc. = LCFF_X3_Y14_N11; Fanout = 5; REG Node = 'y.B'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { Clock y.B } "NODE_NAME" } } { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.455 ns ( 54.03 % ) " "Info: Total cell delay = 1.455 ns ( 54.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.238 ns ( 45.97 % ) " "Info: Total interconnect delay = 1.238 ns ( 45.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { Clock y.B } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { Clock {} Clock~combout {} y.B {} } { 0.000ns 0.000ns 1.238ns } { 0.000ns 0.837ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.836 ns" { Clock y.A Selector1~123 Y.C_125 } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "3.836 ns" { Clock {} Clock~combout {} y.A {} Selector1~123 {} Y.C_125 {} } { 0.000ns 0.000ns 1.238ns 0.263ns 0.204ns } { 0.000ns 0.837ns 0.712ns 0.357ns 0.225ns } "" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { Clock y.B } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { Clock {} Clock~combout {} y.B {} } { 0.000ns 0.000ns 1.238ns } { 0.000ns 0.837ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.702 ns - Shortest register register " "Info: - Shortest register to register delay is 0.702 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y.B 1 REG LCFF_X3_Y14_N11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y14_N11; Fanout = 5; REG Node = 'y.B'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { y.B } "NODE_NAME" } } { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 0.277 ns Selector2~7 2 COMB LCCOMB_X3_Y14_N2 1 " "Info: 2: + IC(0.224 ns) + CELL(0.053 ns) = 0.277 ns; Loc. = LCCOMB_X3_Y14_N2; Fanout = 1; COMB Node = 'Selector2~7'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.277 ns" { y.B Selector2~7 } "NODE_NAME" } } { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.053 ns) 0.702 ns Y.C_125 3 REG LCCOMB_X3_Y14_N20 1 " "Info: 3: + IC(0.372 ns) + CELL(0.053 ns) = 0.702 ns; Loc. = LCCOMB_X3_Y14_N20; Fanout = 1; REG Node = 'Y.C_125'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.425 ns" { Selector2~7 Y.C_125 } "NODE_NAME" } } { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.106 ns ( 15.10 % ) " "Info: Total cell delay = 0.106 ns ( 15.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.596 ns ( 84.90 % ) " "Info: Total interconnect delay = 0.596 ns ( 84.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { y.B Selector2~7 Y.C_125 } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "0.702 ns" { y.B {} Selector2~7 {} Y.C_125 {} } { 0.000ns 0.224ns 0.372ns } { 0.000ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 6 -1 0 } } { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.836 ns" { Clock y.A Selector1~123 Y.C_125 } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "3.836 ns" { Clock {} Clock~combout {} y.A {} Selector1~123 {} Y.C_125 {} } { 0.000ns 0.000ns 1.238ns 0.263ns 0.204ns } { 0.000ns 0.837ns 0.712ns 0.357ns 0.225ns } "" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { Clock y.B } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { Clock {} Clock~combout {} y.B {} } { 0.000ns 0.000ns 1.238ns } { 0.000ns 0.837ns 0.618ns } "" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { y.B Selector2~7 Y.C_125 } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "0.702 ns" { y.B {} Selector2~7 {} Y.C_125 {} } { 0.000ns 0.224ns 0.372ns } { 0.000ns 0.053ns 0.053ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "Y.C_125 w\[2\] w\[2\] 3.935 ns register " "Info: tsu for register \"Y.C_125\" (data pin = \"w\[2\]\", clock pin = \"w\[2\]\") is 3.935 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.027 ns + Longest pin register " "Info: + Longest pin to register delay is 6.027 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns w\[2\] 1 CLK PIN_F16 9 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F16; Fanout = 9; CLK Node = 'w\[2\]'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[2] } "NODE_NAME" } } { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.409 ns) + CELL(0.366 ns) 5.602 ns Selector2~7 2 COMB LCCOMB_X3_Y14_N2 1 " "Info: 2: + IC(4.409 ns) + CELL(0.366 ns) = 5.602 ns; Loc. = LCCOMB_X3_Y14_N2; Fanout = 1; COMB Node = 'Selector2~7'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.775 ns" { w[2] Selector2~7 } "NODE_NAME" } } { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.053 ns) 6.027 ns Y.C_125 3 REG LCCOMB_X3_Y14_N20 1 " "Info: 3: + IC(0.372 ns) + CELL(0.053 ns) = 6.027 ns; Loc. = LCCOMB_X3_Y14_N20; Fanout = 1; REG Node = 'Y.C_125'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.425 ns" { Selector2~7 Y.C_125 } "NODE_NAME" } } { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.246 ns ( 20.67 % ) " "Info: Total cell delay = 1.246 ns ( 20.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.781 ns ( 79.33 % ) " "Info: Total interconnect delay = 4.781 ns ( 79.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.027 ns" { w[2] Selector2~7 Y.C_125 } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "6.027 ns" { w[2] {} w[2]~combout {} Selector2~7 {} Y.C_125 {} } { 0.000ns 0.000ns 4.409ns 0.372ns } { 0.000ns 0.827ns 0.366ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.693 ns + " "Info: + Micro setup delay of destination is 0.693 ns" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "w\[2\] destination 2.785 ns - Shortest register " "Info: - Shortest clock path from clock \"w\[2\]\" to destination register is 2.785 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns w\[2\] 1 CLK PIN_F16 9 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F16; Fanout = 9; CLK Node = 'w\[2\]'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[2] } "NODE_NAME" } } { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.272 ns) 2.356 ns Selector1~123 2 COMB LCCOMB_X3_Y14_N24 1 " "Info: 2: + IC(1.257 ns) + CELL(0.272 ns) = 2.356 ns; Loc. = LCCOMB_X3_Y14_N24; Fanout = 1; COMB Node = 'Selector1~123'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { w[2] Selector1~123 } "NODE_NAME" } } { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.204 ns) + CELL(0.225 ns) 2.785 ns Y.C_125 3 REG LCCOMB_X3_Y14_N20 1 " "Info: 3: + IC(0.204 ns) + CELL(0.225 ns) = 2.785 ns; Loc. = LCCOMB_X3_Y14_N20; Fanout = 1; REG Node = 'Y.C_125'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.429 ns" { Selector1~123 Y.C_125 } "NODE_NAME" } } { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 47.54 % ) " "Info: Total cell delay = 1.324 ns ( 47.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.461 ns ( 52.46 % ) " "Info: Total interconnect delay = 1.461 ns ( 52.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { w[2] Selector1~123 Y.C_125 } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { w[2] {} w[2]~combout {} Selector1~123 {} Y.C_125 {} } { 0.000ns 0.000ns 1.257ns 0.204ns } { 0.000ns 0.827ns 0.272ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.027 ns" { w[2] Selector2~7 Y.C_125 } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "6.027 ns" { w[2] {} w[2]~combout {} Selector2~7 {} Y.C_125 {} } { 0.000ns 0.000ns 4.409ns 0.372ns } { 0.000ns 0.827ns 0.366ns 0.053ns } "" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { w[2] Selector1~123 Y.C_125 } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { w[2] {} w[2]~combout {} Selector1~123 {} Y.C_125 {} } { 0.000ns 0.000ns 1.257ns 0.204ns } { 0.000ns 0.827ns 0.272ns 0.225ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "w\[2\] Q Q\$latch 8.655 ns register " "Info: tco from clock \"w\[2\]\" to destination pin \"Q\" through register \"Q\$latch\" is 8.655 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "w\[2\] source 4.589 ns + Longest register " "Info: + Longest clock path from clock \"w\[2\]\" to source register is 4.589 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns w\[2\] 1 CLK PIN_F16 9 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F16; Fanout = 9; CLK Node = 'w\[2\]'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[2] } "NODE_NAME" } } { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(0.366 ns) 2.469 ns Mux3~35 2 COMB LCCOMB_X3_Y14_N30 1 " "Info: 2: + IC(1.276 ns) + CELL(0.366 ns) = 2.469 ns; Loc. = LCCOMB_X3_Y14_N30; Fanout = 1; COMB Node = 'Mux3~35'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { w[2] Mux3~35 } "NODE_NAME" } } { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.084 ns) + CELL(0.000 ns) 3.553 ns Mux3~35clkctrl 3 COMB CLKCTRL_G0 6 " "Info: 3: + IC(1.084 ns) + CELL(0.000 ns) = 3.553 ns; Loc. = CLKCTRL_G0; Fanout = 6; COMB Node = 'Mux3~35clkctrl'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.084 ns" { Mux3~35 Mux3~35clkctrl } "NODE_NAME" } } { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.154 ns) 4.589 ns Q\$latch 4 REG LCCOMB_X3_Y16_N16 1 " "Info: 4: + IC(0.882 ns) + CELL(0.154 ns) = 4.589 ns; Loc. = LCCOMB_X3_Y16_N16; Fanout = 1; REG Node = 'Q\$latch'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.036 ns" { Mux3~35clkctrl Q$latch } "NODE_NAME" } } { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.347 ns ( 29.35 % ) " "Info: Total cell delay = 1.347 ns ( 29.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.242 ns ( 70.65 % ) " "Info: Total interconnect delay = 3.242 ns ( 70.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.589 ns" { w[2] Mux3~35 Mux3~35clkctrl Q$latch } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "4.589 ns" { w[2] {} w[2]~combout {} Mux3~35 {} Mux3~35clkctrl {} Q$latch {} } { 0.000ns 0.000ns 1.276ns 1.084ns 0.882ns } { 0.000ns 0.827ns 0.366ns 0.000ns 0.154ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.066 ns + Longest register pin " "Info: + Longest register to pin delay is 4.066 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q\$latch 1 REG LCCOMB_X3_Y16_N16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X3_Y16_N16; Fanout = 1; REG Node = 'Q\$latch'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q$latch } "NODE_NAME" } } { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.094 ns) + CELL(1.972 ns) 4.066 ns Q 2 PIN PIN_AA15 0 " "Info: 2: + IC(2.094 ns) + CELL(1.972 ns) = 4.066 ns; Loc. = PIN_AA15; Fanout = 0; PIN Node = 'Q'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.066 ns" { Q$latch Q } "NODE_NAME" } } { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.972 ns ( 48.50 % ) " "Info: Total cell delay = 1.972 ns ( 48.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.094 ns ( 51.50 % ) " "Info: Total interconnect delay = 2.094 ns ( 51.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.066 ns" { Q$latch Q } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "4.066 ns" { Q$latch {} Q {} } { 0.000ns 2.094ns } { 0.000ns 1.972ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.589 ns" { w[2] Mux3~35 Mux3~35clkctrl Q$latch } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "4.589 ns" { w[2] {} w[2]~combout {} Mux3~35 {} Mux3~35clkctrl {} Q$latch {} } { 0.000ns 0.000ns 1.276ns 1.084ns 0.882ns } { 0.000ns 0.827ns 0.366ns 0.000ns 0.154ns } "" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.066 ns" { Q$latch Q } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "4.066 ns" { Q$latch {} Q {} } { 0.000ns 2.094ns } { 0.000ns 1.972ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "Y.D_144 w\[1\] w\[2\] -1.330 ns register " "Info: th for register \"Y.D_144\" (data pin = \"w\[1\]\", clock pin = \"w\[2\]\") is -1.330 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "w\[2\] destination 4.504 ns + Longest register " "Info: + Longest clock path from clock \"w\[2\]\" to destination register is 4.504 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns w\[2\] 1 CLK PIN_F16 9 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F16; Fanout = 9; CLK Node = 'w\[2\]'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[2] } "NODE_NAME" } } { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(0.366 ns) 2.469 ns Mux3~35 2 COMB LCCOMB_X3_Y14_N30 1 " "Info: 2: + IC(1.276 ns) + CELL(0.366 ns) = 2.469 ns; Loc. = LCCOMB_X3_Y14_N30; Fanout = 1; COMB Node = 'Mux3~35'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { w[2] Mux3~35 } "NODE_NAME" } } { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.084 ns) + CELL(0.000 ns) 3.553 ns Mux3~35clkctrl 3 COMB CLKCTRL_G0 6 " "Info: 3: + IC(1.084 ns) + CELL(0.000 ns) = 3.553 ns; Loc. = CLKCTRL_G0; Fanout = 6; COMB Node = 'Mux3~35clkctrl'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.084 ns" { Mux3~35 Mux3~35clkctrl } "NODE_NAME" } } { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.053 ns) 4.504 ns Y.D_144 4 REG LCCOMB_X3_Y14_N8 1 " "Info: 4: + IC(0.898 ns) + CELL(0.053 ns) = 4.504 ns; Loc. = LCCOMB_X3_Y14_N8; Fanout = 1; REG Node = 'Y.D_144'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { Mux3~35clkctrl Y.D_144 } "NODE_NAME" } } { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.246 ns ( 27.66 % ) " "Info: Total cell delay = 1.246 ns ( 27.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.258 ns ( 72.34 % ) " "Info: Total interconnect delay = 3.258 ns ( 72.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.504 ns" { w[2] Mux3~35 Mux3~35clkctrl Y.D_144 } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "4.504 ns" { w[2] {} w[2]~combout {} Mux3~35 {} Mux3~35clkctrl {} Y.D_144 {} } { 0.000ns 0.000ns 1.276ns 1.084ns 0.898ns } { 0.000ns 0.827ns 0.366ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.834 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns w\[1\] 1 CLK PIN_N16 7 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_N16; Fanout = 7; CLK Node = 'w\[1\]'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[1] } "NODE_NAME" } } { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.228 ns) + CELL(0.228 ns) 5.236 ns Selector0~15 2 COMB LCCOMB_X3_Y14_N22 1 " "Info: 2: + IC(4.228 ns) + CELL(0.228 ns) = 5.236 ns; Loc. = LCCOMB_X3_Y14_N22; Fanout = 1; COMB Node = 'Selector0~15'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.456 ns" { w[1] Selector0~15 } "NODE_NAME" } } { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.346 ns) 5.834 ns Y.D_144 3 REG LCCOMB_X3_Y14_N8 1 " "Info: 3: + IC(0.252 ns) + CELL(0.346 ns) = 5.834 ns; Loc. = LCCOMB_X3_Y14_N8; Fanout = 1; REG Node = 'Y.D_144'" {  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.598 ns" { Selector0~15 Y.D_144 } "NODE_NAME" } } { "problem2_19101196.v" "" { Text "A:/FALL 2021/CSE460/Lab/LAB Assignment 2/Lab Task/problem2_19101196/problem2_19101196.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.354 ns ( 23.21 % ) " "Info: Total cell delay = 1.354 ns ( 23.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.480 ns ( 76.79 % ) " "Info: Total interconnect delay = 4.480 ns ( 76.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.834 ns" { w[1] Selector0~15 Y.D_144 } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "5.834 ns" { w[1] {} w[1]~combout {} Selector0~15 {} Y.D_144 {} } { 0.000ns 0.000ns 4.228ns 0.252ns } { 0.000ns 0.780ns 0.228ns 0.346ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.504 ns" { w[2] Mux3~35 Mux3~35clkctrl Y.D_144 } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "4.504 ns" { w[2] {} w[2]~combout {} Mux3~35 {} Mux3~35clkctrl {} Y.D_144 {} } { 0.000ns 0.000ns 1.276ns 1.084ns 0.898ns } { 0.000ns 0.827ns 0.366ns 0.000ns 0.053ns } "" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/fall 2021/cse460/lab/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.834 ns" { w[1] Selector0~15 Y.D_144 } "NODE_NAME" } } { "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "a:/fall 2021/cse460/lab/quartus/quartus/bin/Technology_Viewer.qrui" "5.834 ns" { w[1] {} w[1]~combout {} Selector0~15 {} Y.D_144 {} } { 0.000ns 0.000ns 4.228ns 0.252ns } { 0.000ns 0.780ns 0.228ns 0.346ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 02 18:51:09 2021 " "Info: Processing ended: Thu Dec 02 18:51:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
