<profile>

<section name = "Vivado HLS Report for 'duplicateMat_2762'" level="0">
<item name = "Date">Wed Mar 18 11:35:18 2020
</item>
<item name = "Version">2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)</item>
<item name = "Project">WeedD</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">50.00 ns, 7.268 ns, 6.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">174963, 924003, 8.748 ms, 46.200 ms, 174962, 923762, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="duplicateMat_2_Loop_1_U0">duplicateMat_2_Loop_1, 5, 923761, 0.250 us, 46.188 ms, 5, 923761, none</column>
<column name="xFDuplicate_2_U0">xFDuplicate_2, 174961, 174961, 8.748 ms, 8.748 ms, 174961, 174961, none</column>
<column name="duplicateMat_2_Loop_U0">duplicateMat_2_Loop_s, 2881, 923761, 0.144 ms, 46.188 ms, 2881, 923761, none</column>
<column name="duplicateMat_2_Block_U0">duplicateMat_2_Block, 0, 0, 0 ns, 0 ns, 0, 0, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 32, -</column>
<column name="FIFO">0, -, 35, 203, -</column>
<column name="Instance">-, -, 244, 726, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 7, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="duplicateMat_2_Block_U0">duplicateMat_2_Block, 0, 0, 3, 56, 0</column>
<column name="duplicateMat_2_Loop_1_U0">duplicateMat_2_Loop_1, 0, 0, 131, 295, 0</column>
<column name="duplicateMat_2_Loop_U0">duplicateMat_2_Loop_s, 0, 0, 54, 201, 0</column>
<column name="xFDuplicate_2_U0">xFDuplicate_2, 0, 0, 56, 174, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="dst1_V_V_U">0, 5, 0, -, 2, 24, 48</column>
<column name="dst_V_V_U">0, 5, 0, -, 2, 24, 48</column>
<column name="p_dst1_cols_c_i_U">0, 5, 0, -, 4, 12, 48</column>
<column name="p_dst1_rows_c_i_U">0, 5, 0, -, 4, 11, 44</column>
<column name="p_src_cols_load6_loc_1_U">0, 5, 0, -, 2, 12, 24</column>
<column name="p_src_cols_load6_loc_s_U">0, 5, 0, -, 2, 12, 24</column>
<column name="src_V_V_U">0, 5, 0, -, 2, 24, 48</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="duplicateMat_2_Block_U0_ap_ready_count">+, 0, 0, 10, 2, 1</column>
<column name="duplicateMat_2_Loop_U0_ap_ready_count">+, 0, 0, 10, 2, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="duplicateMat_2_Block_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="duplicateMat_2_Loop_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_duplicateMat_2_Block_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_duplicateMat_2_Loop_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_duplicateMat_2_Block_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_duplicateMat_2_Loop_U0_ap_ready">9, 2, 1, 2</column>
<column name="duplicateMat_2_Block_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="duplicateMat_2_Loop_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_duplicateMat_2_Block_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_duplicateMat_2_Loop_U0_ap_ready">1, 0, 1, 0</column>
<column name="duplicateMat_2_Block_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="duplicateMat_2_Loop_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_start">in, 1, ap_ctrl_hs, duplicateMat_2762, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, duplicateMat_2762, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, duplicateMat_2762, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, duplicateMat_2762, return value</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, duplicateMat_2762, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, duplicateMat_2762, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, duplicateMat_2762, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, duplicateMat_2762, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, duplicateMat_2762, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, duplicateMat_2762, return value</column>
<column name="p_src_cols_dout">in, 12, ap_fifo, p_src_cols, pointer</column>
<column name="p_src_cols_empty_n">in, 1, ap_fifo, p_src_cols, pointer</column>
<column name="p_src_cols_read">out, 1, ap_fifo, p_src_cols, pointer</column>
<column name="p_src_data_V_dout">in, 24, ap_fifo, p_src_data_V, pointer</column>
<column name="p_src_data_V_empty_n">in, 1, ap_fifo, p_src_data_V, pointer</column>
<column name="p_src_data_V_read">out, 1, ap_fifo, p_src_data_V, pointer</column>
<column name="p_dst1_rows">in, 11, ap_none, p_dst1_rows, pointer</column>
<column name="p_dst1_rows_ap_vld">in, 1, ap_none, p_dst1_rows, pointer</column>
<column name="p_dst1_cols">in, 12, ap_none, p_dst1_cols, pointer</column>
<column name="p_dst1_cols_ap_vld">in, 1, ap_none, p_dst1_cols, pointer</column>
<column name="p_dst1_data_V_din">out, 24, ap_fifo, p_dst1_data_V, pointer</column>
<column name="p_dst1_data_V_full_n">in, 1, ap_fifo, p_dst1_data_V, pointer</column>
<column name="p_dst1_data_V_write">out, 1, ap_fifo, p_dst1_data_V, pointer</column>
<column name="p_dst2_data_V_din">out, 24, ap_fifo, p_dst2_data_V, pointer</column>
<column name="p_dst2_data_V_full_n">in, 1, ap_fifo, p_dst2_data_V, pointer</column>
<column name="p_dst2_data_V_write">out, 1, ap_fifo, p_dst2_data_V, pointer</column>
</table>
</item>
</section>
</profile>
