;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 11/19/2018 5:45:02 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2003  	537133052
0x0004	0x3DAD0000  	15789
0x0008	0x3D650000  	15717
0x000C	0x3D650000  	15717
0x0010	0x3D650000  	15717
0x0014	0x3D650000  	15717
0x0018	0x3D650000  	15717
0x001C	0x3D650000  	15717
0x0020	0x3D650000  	15717
0x0024	0x3D650000  	15717
0x0028	0x3D650000  	15717
0x002C	0x3D650000  	15717
0x0030	0x3D650000  	15717
0x0034	0x3D650000  	15717
0x0038	0x3D650000  	15717
0x003C	0x3D650000  	15717
0x0040	0x3D650000  	15717
0x0044	0x3D650000  	15717
0x0048	0x3D650000  	15717
0x004C	0x3D650000  	15717
0x0050	0x3D650000  	15717
0x0054	0x3D650000  	15717
0x0058	0x3D650000  	15717
0x005C	0x3D650000  	15717
0x0060	0x3D650000  	15717
0x0064	0x3D650000  	15717
0x0068	0x3D650000  	15717
0x006C	0x3D650000  	15717
0x0070	0x3D650000  	15717
0x0074	0x3D650000  	15717
0x0078	0x3D650000  	15717
0x007C	0x3D650000  	15717
0x0080	0x3D650000  	15717
0x0084	0x3D650000  	15717
0x0088	0x3D650000  	15717
0x008C	0x3D650000  	15717
0x0090	0x3D650000  	15717
0x0094	0x3D650000  	15717
0x0098	0x3D650000  	15717
0x009C	0x3D650000  	15717
0x00A0	0x3D650000  	15717
0x00A4	0x3D650000  	15717
0x00A8	0x3D650000  	15717
0x00AC	0x3D650000  	15717
0x00B0	0x3D650000  	15717
0x00B4	0x3D650000  	15717
0x00B8	0x3D650000  	15717
0x00BC	0x3D650000  	15717
0x00C0	0x3D650000  	15717
0x00C4	0x3D650000  	15717
0x00C8	0x3D650000  	15717
0x00CC	0x3D650000  	15717
0x00D0	0x3D650000  	15717
0x00D4	0x3D650000  	15717
0x00D8	0x3D650000  	15717
0x00DC	0x3D650000  	15717
0x00E0	0x3D650000  	15717
0x00E4	0x3D650000  	15717
0x00E8	0x3D650000  	15717
0x00EC	0x3D650000  	15717
0x00F0	0x3D650000  	15717
0x00F4	0x3D650000  	15717
0x00F8	0x3D650000  	15717
0x00FC	0x3D650000  	15717
0x0100	0x3D650000  	15717
0x0104	0x3D650000  	15717
0x0108	0x3D650000  	15717
0x010C	0x3D650000  	15717
0x0110	0x3D650000  	15717
0x0114	0x3D650000  	15717
0x0118	0x3D650000  	15717
0x011C	0x3D650000  	15717
0x0120	0x3D650000  	15717
0x0124	0x3D650000  	15717
0x0128	0x3D650000  	15717
0x012C	0x3D650000  	15717
0x0130	0x3D650000  	15717
0x0134	0x3D650000  	15717
0x0138	0x3D650000  	15717
0x013C	0x3D650000  	15717
0x0140	0x3D650000  	15717
0x0144	0x3D650000  	15717
0x0148	0x3D650000  	15717
0x014C	0x3D650000  	15717
0x0150	0x3D650000  	15717
0x0154	0x3D650000  	15717
0x0158	0x3D650000  	15717
0x015C	0x3D650000  	15717
0x0160	0x3D650000  	15717
0x0164	0x3D650000  	15717
0x0168	0x3D650000  	15717
0x016C	0x3D650000  	15717
0x0170	0x3D650000  	15717
0x0174	0x3D650000  	15717
0x0178	0x3D650000  	15717
0x017C	0x3D650000  	15717
0x0180	0x3D650000  	15717
0x0184	0x3D650000  	15717
0x0188	0x3D650000  	15717
0x018C	0x3D650000  	15717
0x0190	0x3D650000  	15717
0x0194	0x3D650000  	15717
0x0198	0x3D650000  	15717
0x019C	0x3D650000  	15717
0x01A0	0x3D650000  	15717
0x01A4	0x3D650000  	15717
0x01A8	0x3D650000  	15717
0x01AC	0x3D650000  	15717
0x01B0	0x3D650000  	15717
0x01B4	0x3D650000  	15717
0x01B8	0x3D650000  	15717
0x01BC	0x3D650000  	15717
0x01C0	0x3D650000  	15717
0x01C4	0x3D650000  	15717
0x01C8	0x3D650000  	15717
0x01CC	0x3D650000  	15717
0x01D0	0x3D650000  	15717
0x01D4	0x3D650000  	15717
0x01D8	0x3D650000  	15717
0x01DC	0x3D650000  	15717
0x01E0	0x3D650000  	15717
0x01E4	0x3D650000  	15717
0x01E8	0x3D650000  	15717
0x01EC	0x3D650000  	15717
0x01F0	0x3D650000  	15717
0x01F4	0x3D650000  	15717
0x01F8	0x3D650000  	15717
0x01FC	0x3D650000  	15717
0x0200	0x3D650000  	15717
0x0204	0x3D650000  	15717
; end of ____SysVT
_main:
;Click_FM_TIVA.c, 487 :: 		void main( )
0x3DAC	0xF000F810  BL	15824
0x3DB0	0xF7FFFFDC  BL	15724
0x3DB4	0xF001F946  BL	20548
0x3DB8	0xF7FFFFEE  BL	15768
0x3DBC	0xF001F902  BL	20420
;Click_FM_TIVA.c, 489 :: 		systemInit( );
0x3DC0	0xF7FFFEAA  BL	_systemInit+0
;Click_FM_TIVA.c, 490 :: 		applicationInit( );
0x3DC4	0xF7FFFF84  BL	_applicationInit+0
;Click_FM_TIVA.c, 492 :: 		while (1)
L_main61:
;Click_FM_TIVA.c, 494 :: 		applicationTask( );
0x3DC8	0xF7FFFF12  BL	_applicationTask+0
;Click_FM_TIVA.c, 495 :: 		}
0x3DCC	0xE7FC    B	L_main61
;Click_FM_TIVA.c, 496 :: 		}
L_end_main:
L__main_end_loop:
0x3DCE	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System_TIVA.c, 19 :: 		
0x3BDC	0xB081    SUB	SP, SP, #4
;__Lib_System_TIVA.c, 21 :: 		
L_loopDW:
;__Lib_System_TIVA.c, 22 :: 		
0x3BDE	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_TIVA.c, 23 :: 		
0x3BE2	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_TIVA.c, 24 :: 		
0x3BE6	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_TIVA.c, 25 :: 		
0x3BEA	0xD1F8    BNE	L_loopDW
;__Lib_System_TIVA.c, 27 :: 		
L_end___CC2DW:
0x3BEC	0xB001    ADD	SP, SP, #4
0x3BEE	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_TIVA.c, 62 :: 		
0x3BA0	0xB081    SUB	SP, SP, #4
;__Lib_System_TIVA.c, 64 :: 		
0x3BA2	0xF04F0900  MOV	R9, #0
;__Lib_System_TIVA.c, 65 :: 		
0x3BA6	0xF04F0C00  MOV	R12, #0
;__Lib_System_TIVA.c, 66 :: 		
0x3BAA	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_TIVA.c, 67 :: 		
0x3BAE	0xDC04    BGT	L_loopFZs
;__Lib_System_TIVA.c, 68 :: 		
0x3BB0	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_TIVA.c, 69 :: 		
0x3BB4	0xDB01    BLT	L_loopFZs
;__Lib_System_TIVA.c, 70 :: 		
0x3BB6	0x46D4    MOV	R12, R10
;__Lib_System_TIVA.c, 71 :: 		
0x3BB8	0x46EA    MOV	R10, SP
;__Lib_System_TIVA.c, 72 :: 		
L_loopFZs:
;__Lib_System_TIVA.c, 73 :: 		
0x3BBA	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_TIVA.c, 74 :: 		
0x3BBE	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_TIVA.c, 75 :: 		
0x3BC2	0xD1FA    BNE	L_loopFZs
;__Lib_System_TIVA.c, 76 :: 		
0x3BC4	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_TIVA.c, 77 :: 		
0x3BC8	0xDD05    BLE	L_norep
;__Lib_System_TIVA.c, 78 :: 		
0x3BCA	0x46E2    MOV	R10, R12
;__Lib_System_TIVA.c, 79 :: 		
0x3BCC	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_TIVA.c, 80 :: 		
0x3BD0	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_TIVA.c, 81 :: 		
0x3BD4	0xE7F1    B	L_loopFZs
;__Lib_System_TIVA.c, 82 :: 		
L_norep:
;__Lib_System_TIVA.c, 85 :: 		
L_end___FillZeros:
0x3BD6	0xB001    ADD	SP, SP, #4
0x3BD8	0x4770    BX	LR
; end of ___FillZeros
_systemInit:
;Click_FM_TIVA.c, 360 :: 		void systemInit( )
0x3B18	0xB081    SUB	SP, SP, #4
0x3B1A	0xF8CDE000  STR	LR, [SP, #0]
;Click_FM_TIVA.c, 362 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_AN_PIN,  _GPIO_INPUT );
0x3B1E	0x2201    MOVS	R2, #1
0x3B20	0x2100    MOVS	R1, #0
0x3B22	0x2000    MOVS	R0, #0
0x3B24	0xF7FFFE24  BL	_mikrobus_gpioInit+0
;Click_FM_TIVA.c, 363 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_RST_PIN, _GPIO_OUTPUT );
0x3B28	0x2200    MOVS	R2, #0
0x3B2A	0x2101    MOVS	R1, #1
0x3B2C	0x2000    MOVS	R0, #0
0x3B2E	0xF7FFFE1F  BL	_mikrobus_gpioInit+0
;Click_FM_TIVA.c, 364 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_CS_PIN,  _GPIO_OUTPUT );
0x3B32	0x2200    MOVS	R2, #0
0x3B34	0x2102    MOVS	R1, #2
0x3B36	0x2000    MOVS	R0, #0
0x3B38	0xF7FFFE1A  BL	_mikrobus_gpioInit+0
;Click_FM_TIVA.c, 365 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_INT_PIN, _GPIO_INPUT );
0x3B3C	0x2201    MOVS	R2, #1
0x3B3E	0x2107    MOVS	R1, #7
0x3B40	0x2000    MOVS	R0, #0
0x3B42	0xF7FFFE15  BL	_mikrobus_gpioInit+0
;Click_FM_TIVA.c, 367 :: 		mikrobus_i2cInit( _MIKROBUS1, &_FM_I2C_CFG[0] );
0x3B46	0x4812    LDR	R0, [PC, #72]
0x3B48	0x4601    MOV	R1, R0
0x3B4A	0x2000    MOVS	R0, #0
0x3B4C	0xF7FFFF18  BL	_mikrobus_i2cInit+0
;Click_FM_TIVA.c, 369 :: 		mikrobus_logInit( _LOG_USBUART_A, 115200 );
0x3B50	0xF44F31E1  MOV	R1, #115200
0x3B54	0x2020    MOVS	R0, #32
0x3B56	0xF7FFFD67  BL	_mikrobus_logInit+0
;Click_FM_TIVA.c, 371 :: 		Delay_ms(100);
0x3B5A	0xF64007FE  MOVW	R7, #2302
0x3B5E	0xF2C0073D  MOVT	R7, #61
L_systemInit42:
0x3B62	0x1E7F    SUBS	R7, R7, #1
0x3B64	0xD1FD    BNE	L_systemInit42
0x3B66	0xBF00    NOP
0x3B68	0xBF00    NOP
0x3B6A	0xBF00    NOP
0x3B6C	0xBF00    NOP
0x3B6E	0xBF00    NOP
;Click_FM_TIVA.c, 373 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x3B70	0x4808    LDR	R0, [PC, #32]
0x3B72	0x2102    MOVS	R1, #2
0x3B74	0xF7FFFDC4  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 374 :: 		mikrobus_logWrite( "   *     system init done                   *  ", _LOG_LINE );
0x3B78	0x4807    LDR	R0, [PC, #28]
0x3B7A	0x2102    MOVS	R1, #2
0x3B7C	0xF7FFFDC0  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 375 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x3B80	0x4806    LDR	R0, [PC, #24]
0x3B82	0x2102    MOVS	R1, #2
0x3B84	0xF7FFFDBC  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 376 :: 		}
L_end_systemInit:
0x3B88	0xF8DDE000  LDR	LR, [SP, #0]
0x3B8C	0xB001    ADD	SP, SP, #4
0x3B8E	0x4770    BX	LR
0x3B90	0x17DC0000  	__FM_I2C_CFG+0
0x3B94	0x07FA2000  	?lstr83_Click_FM_TIVA+0
0x3B98	0x082A2000  	?lstr84_Click_FM_TIVA+0
0x3B9C	0x085A2000  	?lstr85_Click_FM_TIVA+0
; end of _systemInit
_mikrobus_gpioInit:
;easymx_v7_TM4C129XNCZAD.c, 162 :: 		T_mikrobus_ret mikrobus_gpioInit(T_mikrobus_soc bus, T_mikrobus_pin pin, T_gpio_dir direction)
; direction start address is: 8 (R2)
; pin start address is: 4 (R1)
; bus start address is: 0 (R0)
0x3770	0xB081    SUB	SP, SP, #4
0x3772	0xF8CDE000  STR	LR, [SP, #0]
0x3776	0xFA5FFA81  UXTB	R10, R1
0x377A	0xFA5FFB82  UXTB	R11, R2
; direction end address is: 8 (R2)
; pin end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; pin start address is: 40 (R10)
; direction start address is: 44 (R11)
;easymx_v7_TM4C129XNCZAD.c, 164 :: 		switch( bus )
0x377E	0xE00F    B	L_mikrobus_gpioInit78
; bus end address is: 0 (R0)
;easymx_v7_TM4C129XNCZAD.c, 167 :: 		case _MIKROBUS1 : return _gpioInit_1(pin, direction);
L_mikrobus_gpioInit80:
0x3780	0xFA5FF18B  UXTB	R1, R11
; direction end address is: 44 (R11)
0x3784	0xFA5FF08A  UXTB	R0, R10
; pin end address is: 40 (R10)
0x3788	0xF7FEFB78  BL	easymx_v7_TM4C129XNCZAD__gpioInit_1+0
0x378C	0xE00D    B	L_end_mikrobus_gpioInit
;easymx_v7_TM4C129XNCZAD.c, 170 :: 		case _MIKROBUS2 : return _gpioInit_2(pin, direction);
L_mikrobus_gpioInit81:
; direction start address is: 44 (R11)
; pin start address is: 40 (R10)
0x378E	0xFA5FF18B  UXTB	R1, R11
; direction end address is: 44 (R11)
0x3792	0xFA5FF08A  UXTB	R0, R10
; pin end address is: 40 (R10)
0x3796	0xF7FEFC49  BL	easymx_v7_TM4C129XNCZAD__gpioInit_2+0
0x379A	0xE006    B	L_end_mikrobus_gpioInit
;easymx_v7_TM4C129XNCZAD.c, 184 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_gpioInit82:
0x379C	0x2001    MOVS	R0, #1
0x379E	0xE004    B	L_end_mikrobus_gpioInit
;easymx_v7_TM4C129XNCZAD.c, 185 :: 		}
L_mikrobus_gpioInit78:
; direction start address is: 44 (R11)
; pin start address is: 40 (R10)
; bus start address is: 0 (R0)
0x37A0	0x2800    CMP	R0, #0
0x37A2	0xD0ED    BEQ	L_mikrobus_gpioInit80
0x37A4	0x2801    CMP	R0, #1
0x37A6	0xD0F2    BEQ	L_mikrobus_gpioInit81
; bus end address is: 0 (R0)
; pin end address is: 40 (R10)
; direction end address is: 44 (R11)
0x37A8	0xE7F8    B	L_mikrobus_gpioInit82
;easymx_v7_TM4C129XNCZAD.c, 187 :: 		}
L_end_mikrobus_gpioInit:
0x37AA	0xF8DDE000  LDR	LR, [SP, #0]
0x37AE	0xB001    ADD	SP, SP, #4
0x37B0	0x4770    BX	LR
; end of _mikrobus_gpioInit
easymx_v7_TM4C129XNCZAD__gpioInit_1:
;__em_c129_gpio.c, 81 :: 		static T_mikrobus_ret _gpioInit_1(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x1E7C	0xB081    SUB	SP, SP, #4
0x1E7E	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__em_c129_gpio.c, 83 :: 		switch( pin )
0x1E82	0xE091    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_10
; pin end address is: 0 (R0)
;__em_c129_gpio.c, 85 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTE_AHB, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORTE_AHB, _GPIO_PINMASK_4); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_12:
0x1E84	0x2901    CMP	R1, #1
0x1E86	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_13
; dir end address is: 4 (R1)
0x1E88	0x2110    MOVS	R1, #16
0x1E8A	0x485A    LDR	R0, [PC, #360]
0x1E8C	0xF7FFFDA0  BL	_GPIO_Digital_Input+0
0x1E90	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_14
L_easymx_v7_TM4C129XNCZAD__gpioInit_13:
0x1E92	0x2110    MOVS	R1, #16
0x1E94	0x4857    LDR	R0, [PC, #348]
0x1E96	0xF7FFFD71  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_14:
0x1E9A	0xE0A5    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 86 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTE_AHB, _GPIO_PINMASK_0); else GPIO_Digital_Output(&GPIO_PORTE_AHB, _GPIO_PINMASK_0); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_15:
; dir start address is: 4 (R1)
0x1E9C	0x2901    CMP	R1, #1
0x1E9E	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_16
; dir end address is: 4 (R1)
0x1EA0	0x2101    MOVS	R1, #1
0x1EA2	0x4854    LDR	R0, [PC, #336]
0x1EA4	0xF7FFFD94  BL	_GPIO_Digital_Input+0
0x1EA8	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_17
L_easymx_v7_TM4C129XNCZAD__gpioInit_16:
0x1EAA	0x2101    MOVS	R1, #1
0x1EAC	0x4851    LDR	R0, [PC, #324]
0x1EAE	0xF7FFFD65  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_17:
0x1EB2	0xE099    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 87 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTB_AHB, _GPIO_PINMASK_0); else GPIO_Digital_Output(&GPIO_PORTB_AHB, _GPIO_PINMASK_0); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_18:
; dir start address is: 4 (R1)
0x1EB4	0x2901    CMP	R1, #1
0x1EB6	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_19
; dir end address is: 4 (R1)
0x1EB8	0x2101    MOVS	R1, #1
0x1EBA	0x484F    LDR	R0, [PC, #316]
0x1EBC	0xF7FFFD88  BL	_GPIO_Digital_Input+0
0x1EC0	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_110
L_easymx_v7_TM4C129XNCZAD__gpioInit_19:
0x1EC2	0x2101    MOVS	R1, #1
0x1EC4	0x484C    LDR	R0, [PC, #304]
0x1EC6	0xF7FFFD59  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_110:
0x1ECA	0xE08D    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 88 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTA_AHB, _GPIO_PINMASK_2); else GPIO_Digital_Output(&GPIO_PORTA_AHB, _GPIO_PINMASK_2); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_111:
; dir start address is: 4 (R1)
0x1ECC	0x2901    CMP	R1, #1
0x1ECE	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_112
; dir end address is: 4 (R1)
0x1ED0	0x2104    MOVS	R1, #4
0x1ED2	0x484A    LDR	R0, [PC, #296]
0x1ED4	0xF7FFFD7C  BL	_GPIO_Digital_Input+0
0x1ED8	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_113
L_easymx_v7_TM4C129XNCZAD__gpioInit_112:
0x1EDA	0x2104    MOVS	R1, #4
0x1EDC	0x4847    LDR	R0, [PC, #284]
0x1EDE	0xF7FFFD4D  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_113:
0x1EE2	0xE081    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 89 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTA_AHB, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORTA_AHB, _GPIO_PINMASK_5); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_114:
; dir start address is: 4 (R1)
0x1EE4	0x2901    CMP	R1, #1
0x1EE6	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_115
; dir end address is: 4 (R1)
0x1EE8	0x2120    MOVS	R1, #32
0x1EEA	0x4844    LDR	R0, [PC, #272]
0x1EEC	0xF7FFFD70  BL	_GPIO_Digital_Input+0
0x1EF0	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_116
L_easymx_v7_TM4C129XNCZAD__gpioInit_115:
0x1EF2	0x2120    MOVS	R1, #32
0x1EF4	0x4841    LDR	R0, [PC, #260]
0x1EF6	0xF7FFFD41  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_116:
0x1EFA	0xE075    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 90 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTA_AHB, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORTA_AHB, _GPIO_PINMASK_4); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_117:
; dir start address is: 4 (R1)
0x1EFC	0x2901    CMP	R1, #1
0x1EFE	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_118
; dir end address is: 4 (R1)
0x1F00	0x2110    MOVS	R1, #16
0x1F02	0x483E    LDR	R0, [PC, #248]
0x1F04	0xF7FFFD64  BL	_GPIO_Digital_Input+0
0x1F08	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_119
L_easymx_v7_TM4C129XNCZAD__gpioInit_118:
0x1F0A	0x2110    MOVS	R1, #16
0x1F0C	0x483B    LDR	R0, [PC, #236]
0x1F0E	0xF7FFFD35  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_119:
0x1F12	0xE069    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 91 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTD_AHB, _GPIO_PINMASK_0); else GPIO_Digital_Output(&GPIO_PORTD_AHB, _GPIO_PINMASK_0); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_120:
; dir start address is: 4 (R1)
0x1F14	0x2901    CMP	R1, #1
0x1F16	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_121
; dir end address is: 4 (R1)
0x1F18	0x2101    MOVS	R1, #1
0x1F1A	0x4839    LDR	R0, [PC, #228]
0x1F1C	0xF7FFFD58  BL	_GPIO_Digital_Input+0
0x1F20	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_122
L_easymx_v7_TM4C129XNCZAD__gpioInit_121:
0x1F22	0x2101    MOVS	R1, #1
0x1F24	0x4836    LDR	R0, [PC, #216]
0x1F26	0xF7FFFD29  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_122:
0x1F2A	0xE05D    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 92 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTF_AHB, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORTF_AHB, _GPIO_PINMASK_4); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_123:
; dir start address is: 4 (R1)
0x1F2C	0x2901    CMP	R1, #1
0x1F2E	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_124
; dir end address is: 4 (R1)
0x1F30	0x2110    MOVS	R1, #16
0x1F32	0x4834    LDR	R0, [PC, #208]
0x1F34	0xF7FFFD4C  BL	_GPIO_Digital_Input+0
0x1F38	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_125
L_easymx_v7_TM4C129XNCZAD__gpioInit_124:
0x1F3A	0x2110    MOVS	R1, #16
0x1F3C	0x4831    LDR	R0, [PC, #196]
0x1F3E	0xF7FFFD1D  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_125:
0x1F42	0xE051    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 93 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTC_AHB, _GPIO_PINMASK_6); else GPIO_Digital_Output(&GPIO_PORTC_AHB, _GPIO_PINMASK_6); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_126:
; dir start address is: 4 (R1)
0x1F44	0x2901    CMP	R1, #1
0x1F46	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_127
; dir end address is: 4 (R1)
0x1F48	0x2140    MOVS	R1, #64
0x1F4A	0x482F    LDR	R0, [PC, #188]
0x1F4C	0xF7FFFD40  BL	_GPIO_Digital_Input+0
0x1F50	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_128
L_easymx_v7_TM4C129XNCZAD__gpioInit_127:
0x1F52	0x2140    MOVS	R1, #64
0x1F54	0x482C    LDR	R0, [PC, #176]
0x1F56	0xF7FFFD11  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_128:
0x1F5A	0xE045    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 94 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTC_AHB, _GPIO_PINMASK_7); else GPIO_Digital_Output(&GPIO_PORTC_AHB, _GPIO_PINMASK_7); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_129:
; dir start address is: 4 (R1)
0x1F5C	0x2901    CMP	R1, #1
0x1F5E	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_130
; dir end address is: 4 (R1)
0x1F60	0x2180    MOVS	R1, #128
0x1F62	0x4829    LDR	R0, [PC, #164]
0x1F64	0xF7FFFD34  BL	_GPIO_Digital_Input+0
0x1F68	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_131
L_easymx_v7_TM4C129XNCZAD__gpioInit_130:
0x1F6A	0x2180    MOVS	R1, #128
0x1F6C	0x4826    LDR	R0, [PC, #152]
0x1F6E	0xF7FFFD05  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_131:
0x1F72	0xE039    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 95 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTB_AHB, _GPIO_PINMASK_2); else GPIO_Digital_Output(&GPIO_PORTB_AHB, _GPIO_PINMASK_2); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_132:
; dir start address is: 4 (R1)
0x1F74	0x2901    CMP	R1, #1
0x1F76	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_133
; dir end address is: 4 (R1)
0x1F78	0x2104    MOVS	R1, #4
0x1F7A	0x481F    LDR	R0, [PC, #124]
0x1F7C	0xF7FFFD28  BL	_GPIO_Digital_Input+0
0x1F80	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_134
L_easymx_v7_TM4C129XNCZAD__gpioInit_133:
0x1F82	0x2104    MOVS	R1, #4
0x1F84	0x481C    LDR	R0, [PC, #112]
0x1F86	0xF7FFFCF9  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_134:
0x1F8A	0xE02D    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 96 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTB_AHB, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORTB_AHB, _GPIO_PINMASK_3); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_135:
; dir start address is: 4 (R1)
0x1F8C	0x2901    CMP	R1, #1
0x1F8E	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_136
; dir end address is: 4 (R1)
0x1F90	0x2108    MOVS	R1, #8
0x1F92	0x4819    LDR	R0, [PC, #100]
0x1F94	0xF7FFFD1C  BL	_GPIO_Digital_Input+0
0x1F98	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_137
L_easymx_v7_TM4C129XNCZAD__gpioInit_136:
0x1F9A	0x2108    MOVS	R1, #8
0x1F9C	0x4816    LDR	R0, [PC, #88]
0x1F9E	0xF7FFFCED  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_137:
0x1FA2	0xE021    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 97 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easymx_v7_TM4C129XNCZAD__gpioInit_138:
0x1FA4	0x2001    MOVS	R0, #1
0x1FA6	0xE020    B	L_end__gpioInit_1
;__em_c129_gpio.c, 98 :: 		}
L_easymx_v7_TM4C129XNCZAD__gpioInit_10:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x1FA8	0x2800    CMP	R0, #0
0x1FAA	0xF43FAF6B  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_12
0x1FAE	0x2801    CMP	R0, #1
0x1FB0	0xF43FAF74  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_15
0x1FB4	0x2802    CMP	R0, #2
0x1FB6	0xF43FAF7D  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_18
0x1FBA	0x2803    CMP	R0, #3
0x1FBC	0xF43FAF86  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_111
0x1FC0	0x2804    CMP	R0, #4
0x1FC2	0xF43FAF8F  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_114
0x1FC6	0x2805    CMP	R0, #5
0x1FC8	0xF43FAF98  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_117
0x1FCC	0x2806    CMP	R0, #6
0x1FCE	0xF43FAFA1  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_120
0x1FD2	0x2807    CMP	R0, #7
0x1FD4	0xD0AA    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_123
0x1FD6	0x2808    CMP	R0, #8
0x1FD8	0xD0B4    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_126
0x1FDA	0x2809    CMP	R0, #9
0x1FDC	0xD0BE    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_129
0x1FDE	0x280A    CMP	R0, #10
0x1FE0	0xD0C8    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_132
0x1FE2	0x280B    CMP	R0, #11
0x1FE4	0xD0D2    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_135
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x1FE6	0xE7DD    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_138
L_easymx_v7_TM4C129XNCZAD__gpioInit_11:
;__em_c129_gpio.c, 99 :: 		return _MIKROBUS_OK;
0x1FE8	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_c129_gpio.c, 100 :: 		}
L_end__gpioInit_1:
0x1FEA	0xF8DDE000  LDR	LR, [SP, #0]
0x1FEE	0xB001    ADD	SP, SP, #4
0x1FF0	0x4770    BX	LR
0x1FF2	0xBF00    NOP
0x1FF4	0xC0004005  	GPIO_PORTE_AHB+0
0x1FF8	0x90004005  	GPIO_PORTB_AHB+0
0x1FFC	0x80004005  	GPIO_PORTA_AHB+0
0x2000	0xB0004005  	GPIO_PORTD_AHB+0
0x2004	0xD0004005  	GPIO_PORTF_AHB+0
0x2008	0xA0004005  	GPIO_PORTC_AHB+0
; end of easymx_v7_TM4C129XNCZAD__gpioInit_1
_GPIO_Digital_Input:
;__Lib_GPIO_6.c, 529 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x19D0	0xB081    SUB	SP, SP, #4
0x19D2	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_6.c, 530 :: 		
0x19D6	0x2400    MOVS	R4, #0
0x19D8	0xF2400340  MOVW	R3, __GPIO_CFG_DRIVE_8mA
0x19DC	0xB21B    SXTH	R3, R3
0x19DE	0xF2401200  MOVW	R2, __GPIO_CFG_DIGITAL_ENABLE
0x19E2	0xB212    SXTH	R2, R2
0x19E4	0x431A    ORRS	R2, R3
0x19E6	0xB293    UXTH	R3, R2
0x19E8	0x2200    MOVS	R2, __GPIO_DIR_INPUT
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x19EA	0xB410    PUSH	(R4)
0x19EC	0xF7FFFB7C  BL	_GPIO_Config+0
0x19F0	0xB001    ADD	SP, SP, #4
;__Lib_GPIO_6.c, 531 :: 		
L_end_GPIO_Digital_Input:
0x19F2	0xF8DDE000  LDR	LR, [SP, #0]
0x19F6	0xB001    ADD	SP, SP, #4
0x19F8	0x4770    BX	LR
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO_6.c, 344 :: 		
; config start address is: 12 (R3)
; dir start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x10E8	0xB082    SUB	SP, SP, #8
0x10EA	0xF8CDE000  STR	LR, [SP, #0]
0x10EE	0xFA5FF881  UXTB	R8, R1
0x10F2	0xB2D5    UXTB	R5, R2
0x10F4	0xB29F    UXTH	R7, R3
; config end address is: 12 (R3)
; dir end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 32 (R8)
; dir start address is: 20 (R5)
; config start address is: 28 (R7)
; pin_code start address is: 12 (R3)
0x10F6	0xF89D3008  LDRB	R3, [SP, #8]
;__Lib_GPIO_6.c, 349 :: 		
0x10FA	0x4CF5    LDR	R4, [PC, #980]
0x10FC	0xEA000404  AND	R4, R0, R4, LSL #0
; port end address is: 0 (R0)
; port start address is: 36 (R9)
0x1100	0x46A1    MOV	R9, R4
;__Lib_GPIO_6.c, 351 :: 		
0x1102	0x4620    MOV	R0, R4
0x1104	0xF7FFF8DC  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_6.c, 353 :: 		
0x1108	0x4CF2    LDR	R4, [PC, #968]
0x110A	0x42A5    CMP	R5, R4
0x110C	0xD108    BNE	L_GPIO_Config46
; dir end address is: 20 (R5)
;__Lib_GPIO_6.c, 354 :: 		
0x110E	0xF5096680  ADD	R6, R9, #1024
0x1112	0xEA6F0508  MVN	R5, R8, LSL #0
0x1116	0xB2ED    UXTB	R5, R5
0x1118	0x6834    LDR	R4, [R6, #0]
0x111A	0x402C    ANDS	R4, R5
0x111C	0x6034    STR	R4, [R6, #0]
0x111E	0xE008    B	L_GPIO_Config47
L_GPIO_Config46:
;__Lib_GPIO_6.c, 355 :: 		
; dir start address is: 20 (R5)
0x1120	0x4CED    LDR	R4, [PC, #948]
0x1122	0x42A5    CMP	R5, R4
0x1124	0xD105    BNE	L_GPIO_Config48
; dir end address is: 20 (R5)
;__Lib_GPIO_6.c, 356 :: 		
0x1126	0xF5096580  ADD	R5, R9, #1024
0x112A	0x682C    LDR	R4, [R5, #0]
0x112C	0xEA440408  ORR	R4, R4, R8, LSL #0
0x1130	0x602C    STR	R4, [R5, #0]
L_GPIO_Config48:
L_GPIO_Config47:
;__Lib_GPIO_6.c, 358 :: 		
0x1132	0xF2400401  MOVW	R4, __GPIO_CFG_PULL_UP
0x1136	0xEA070404  AND	R4, R7, R4, LSL #0
0x113A	0xB2A4    UXTH	R4, R4
0x113C	0xB134    CBZ	R4, L_GPIO_Config49
;__Lib_GPIO_6.c, 359 :: 		
0x113E	0xF50965A2  ADD	R5, R9, #1296
0x1142	0x682C    LDR	R4, [R5, #0]
0x1144	0xEA440408  ORR	R4, R4, R8, LSL #0
0x1148	0x602C    STR	R4, [R5, #0]
0x114A	0xE007    B	L_GPIO_Config50
L_GPIO_Config49:
;__Lib_GPIO_6.c, 361 :: 		
0x114C	0xF50966A2  ADD	R6, R9, #1296
0x1150	0xEA6F0508  MVN	R5, R8, LSL #0
0x1154	0xB2ED    UXTB	R5, R5
0x1156	0x6834    LDR	R4, [R6, #0]
0x1158	0x402C    ANDS	R4, R5
0x115A	0x6034    STR	R4, [R6, #0]
L_GPIO_Config50:
;__Lib_GPIO_6.c, 363 :: 		
0x115C	0xF2400402  MOVW	R4, __GPIO_CFG_PULL_DOWN
0x1160	0xEA070404  AND	R4, R7, R4, LSL #0
0x1164	0xB2A4    UXTH	R4, R4
0x1166	0xB134    CBZ	R4, L_GPIO_Config51
;__Lib_GPIO_6.c, 364 :: 		
0x1168	0xF2095514  ADDW	R5, R9, #1300
0x116C	0x682C    LDR	R4, [R5, #0]
0x116E	0xEA440408  ORR	R4, R4, R8, LSL #0
0x1172	0x602C    STR	R4, [R5, #0]
0x1174	0xE007    B	L_GPIO_Config52
L_GPIO_Config51:
;__Lib_GPIO_6.c, 366 :: 		
0x1176	0xF2095614  ADDW	R6, R9, #1300
0x117A	0xEA6F0508  MVN	R5, R8, LSL #0
0x117E	0xB2ED    UXTB	R5, R5
0x1180	0x6834    LDR	R4, [R6, #0]
0x1182	0x402C    ANDS	R4, R5
0x1184	0x6034    STR	R4, [R6, #0]
L_GPIO_Config52:
;__Lib_GPIO_6.c, 369 :: 		
0x1186	0xF2400408  MOVW	R4, __GPIO_CFG_OPEN_DRAIN
0x118A	0xEA070404  AND	R4, R7, R4, LSL #0
0x118E	0xB2A4    UXTH	R4, R4
0x1190	0xB134    CBZ	R4, L_GPIO_Config53
;__Lib_GPIO_6.c, 370 :: 		
0x1192	0xF209550C  ADDW	R5, R9, #1292
0x1196	0x682C    LDR	R4, [R5, #0]
0x1198	0xEA440408  ORR	R4, R4, R8, LSL #0
0x119C	0x602C    STR	R4, [R5, #0]
0x119E	0xE007    B	L_GPIO_Config54
L_GPIO_Config53:
;__Lib_GPIO_6.c, 372 :: 		
0x11A0	0xF209560C  ADDW	R6, R9, #1292
0x11A4	0xEA6F0508  MVN	R5, R8, LSL #0
0x11A8	0xB2ED    UXTB	R5, R5
0x11AA	0x6834    LDR	R4, [R6, #0]
0x11AC	0x402C    ANDS	R4, R5
0x11AE	0x6034    STR	R4, [R6, #0]
L_GPIO_Config54:
;__Lib_GPIO_6.c, 375 :: 		
0x11B0	0xF2400410  MOVW	R4, __GPIO_CFG_DRIVE_2mA
0x11B4	0xEA070404  AND	R4, R7, R4, LSL #0
0x11B8	0xB2A4    UXTH	R4, R4
0x11BA	0xB134    CBZ	R4, L_GPIO_Config55
;__Lib_GPIO_6.c, 376 :: 		
0x11BC	0xF50965A0  ADD	R5, R9, #1280
0x11C0	0x682C    LDR	R4, [R5, #0]
0x11C2	0xEA440408  ORR	R4, R4, R8, LSL #0
0x11C6	0x602C    STR	R4, [R5, #0]
0x11C8	0xE007    B	L_GPIO_Config56
L_GPIO_Config55:
;__Lib_GPIO_6.c, 378 :: 		
0x11CA	0xF50966A0  ADD	R6, R9, #1280
0x11CE	0xEA6F0508  MVN	R5, R8, LSL #0
0x11D2	0xB2ED    UXTB	R5, R5
0x11D4	0x6834    LDR	R4, [R6, #0]
0x11D6	0x402C    ANDS	R4, R5
0x11D8	0x6034    STR	R4, [R6, #0]
L_GPIO_Config56:
;__Lib_GPIO_6.c, 381 :: 		
0x11DA	0xF2400420  MOVW	R4, __GPIO_CFG_DRIVE_4mA
0x11DE	0xEA070404  AND	R4, R7, R4, LSL #0
0x11E2	0xB2A4    UXTH	R4, R4
0x11E4	0xB134    CBZ	R4, L_GPIO_Config57
;__Lib_GPIO_6.c, 382 :: 		
0x11E6	0xF2095504  ADDW	R5, R9, #1284
0x11EA	0x682C    LDR	R4, [R5, #0]
0x11EC	0xEA440408  ORR	R4, R4, R8, LSL #0
0x11F0	0x602C    STR	R4, [R5, #0]
0x11F2	0xE007    B	L_GPIO_Config58
L_GPIO_Config57:
;__Lib_GPIO_6.c, 384 :: 		
0x11F4	0xF2095604  ADDW	R6, R9, #1284
0x11F8	0xEA6F0508  MVN	R5, R8, LSL #0
0x11FC	0xB2ED    UXTB	R5, R5
0x11FE	0x6834    LDR	R4, [R6, #0]
0x1200	0x402C    ANDS	R4, R5
0x1202	0x6034    STR	R4, [R6, #0]
L_GPIO_Config58:
;__Lib_GPIO_6.c, 387 :: 		
0x1204	0xF2400440  MOVW	R4, __GPIO_CFG_DRIVE_8mA
0x1208	0xEA070404  AND	R4, R7, R4, LSL #0
0x120C	0xB2A4    UXTH	R4, R4
0x120E	0xB134    CBZ	R4, L_GPIO_Config59
;__Lib_GPIO_6.c, 388 :: 		
0x1210	0xF50965A1  ADD	R5, R9, #1288
0x1214	0x682C    LDR	R4, [R5, #0]
0x1216	0xEA440408  ORR	R4, R4, R8, LSL #0
0x121A	0x602C    STR	R4, [R5, #0]
0x121C	0xE007    B	L_GPIO_Config60
L_GPIO_Config59:
;__Lib_GPIO_6.c, 390 :: 		
0x121E	0xF50966A1  ADD	R6, R9, #1288
0x1222	0xEA6F0508  MVN	R5, R8, LSL #0
0x1226	0xB2ED    UXTB	R5, R5
0x1228	0x6834    LDR	R4, [R6, #0]
0x122A	0x402C    ANDS	R4, R5
0x122C	0x6034    STR	R4, [R6, #0]
L_GPIO_Config60:
;__Lib_GPIO_6.c, 392 :: 		
0x122E	0xF2410400  MOVW	R4, __GPIO_CFG_DRIVE_6mA
0x1232	0xEA070404  AND	R4, R7, R4, LSL #0
0x1236	0xB2A4    UXTH	R4, R4
0x1238	0x2C01    CMP	R4, #1
0x123A	0xD013    BEQ	L__GPIO_Config116
0x123C	0xF2420400  MOVW	R4, __GPIO_CFG_DRIVE_10mA
0x1240	0xEA070404  AND	R4, R7, R4, LSL #0
0x1244	0xB2A4    UXTH	R4, R4
0x1246	0x2C01    CMP	R4, #1
0x1248	0xD00C    BEQ	L__GPIO_Config115
0x124A	0xF2440400  MOVW	R4, __GPIO_CFG_DRIVE_12mA
0x124E	0xEA070404  AND	R4, R7, R4, LSL #0
0x1252	0xB2A4    UXTH	R4, R4
0x1254	0x2C01    CMP	R4, #1
0x1256	0xD005    BEQ	L__GPIO_Config114
0x1258	0xB2DE    UXTB	R6, R3
0x125A	0x464B    MOV	R3, R9
0x125C	0xB2B8    UXTH	R0, R7
0x125E	0xFA5FF588  UXTB	R5, R8
0x1262	0xE03C    B	L_GPIO_Config63
L__GPIO_Config116:
L__GPIO_Config115:
L__GPIO_Config114:
;__Lib_GPIO_6.c, 394 :: 		
; tmp_code start address is: 0 (R0)
0x1264	0x2000    MOVS	R0, #0
;__Lib_GPIO_6.c, 395 :: 		
; i start address is: 24 (R6)
0x1266	0x2600    MOVS	R6, #0
; pin_mask end address is: 32 (R8)
; config end address is: 28 (R7)
; port end address is: 36 (R9)
; tmp_code end address is: 0 (R0)
; i end address is: 24 (R6)
; pin_code end address is: 12 (R3)
0x1268	0xB2DA    UXTB	R2, R3
0x126A	0xB2BB    UXTH	R3, R7
0x126C	0x4607    MOV	R7, R0
0x126E	0xFA5FF088  UXTB	R0, R8
0x1272	0x4649    MOV	R1, R9
L_GPIO_Config64:
; i start address is: 24 (R6)
; tmp_code start address is: 28 (R7)
; port start address is: 4 (R1)
; pin_code start address is: 8 (R2)
; config start address is: 12 (R3)
; pin_mask start address is: 0 (R0)
0x1274	0x2E08    CMP	R6, #8
0x1276	0xD213    BCS	L_GPIO_Config65
;__Lib_GPIO_6.c, 397 :: 		
0x1278	0xFA20F406  LSR	R4, R0, R6
0x127C	0xB2E4    UXTB	R4, R4
0x127E	0xF0040401  AND	R4, R4, #1
0x1282	0xB2E4    UXTB	R4, R4
0x1284	0xB14C    CBZ	R4, L__GPIO_Config117
;__Lib_GPIO_6.c, 399 :: 		
0x1286	0x0075    LSLS	R5, R6, #1
0x1288	0xB22D    SXTH	R5, R5
0x128A	0x2403    MOVS	R4, #3
0x128C	0xB224    SXTH	R4, R4
0x128E	0x40AC    LSLS	R4, R5
0x1290	0xB224    SXTH	R4, R4
0x1292	0xEA470504  ORR	R5, R7, R4, LSL #0
; tmp_code end address is: 28 (R7)
; tmp_code start address is: 20 (R5)
; tmp_code end address is: 20 (R5)
0x1296	0x462F    MOV	R7, R5
;__Lib_GPIO_6.c, 400 :: 		
0x1298	0xE7FF    B	L_GPIO_Config67
L__GPIO_Config117:
;__Lib_GPIO_6.c, 397 :: 		
;__Lib_GPIO_6.c, 400 :: 		
L_GPIO_Config67:
;__Lib_GPIO_6.c, 395 :: 		
; tmp_code start address is: 28 (R7)
0x129A	0x1C76    ADDS	R6, R6, #1
0x129C	0xB2F6    UXTB	R6, R6
;__Lib_GPIO_6.c, 401 :: 		
; i end address is: 24 (R6)
0x129E	0xE7E9    B	L_GPIO_Config64
L_GPIO_Config65:
;__Lib_GPIO_6.c, 402 :: 		
0x12A0	0xF60176C4  ADDW	R6, R1, #4036
0x12A4	0x43FD    MVN	R5, R7
; tmp_code end address is: 28 (R7)
0x12A6	0x6834    LDR	R4, [R6, #0]
0x12A8	0x402C    ANDS	R4, R5
0x12AA	0x6034    STR	R4, [R6, #0]
;__Lib_GPIO_6.c, 403 :: 		
0x12AC	0xF201563C  ADDW	R6, R1, #1340
0x12B0	0x43C5    MVN	R5, R0
0x12B2	0xB2ED    UXTB	R5, R5
0x12B4	0x6834    LDR	R4, [R6, #0]
0x12B6	0x402C    ANDS	R4, R5
0x12B8	0x6034    STR	R4, [R6, #0]
;__Lib_GPIO_6.c, 404 :: 		
0x12BA	0xF50166A1  ADD	R6, R1, #1288
0x12BE	0x43C5    MVN	R5, R0
0x12C0	0xB2ED    UXTB	R5, R5
0x12C2	0x6834    LDR	R4, [R6, #0]
0x12C4	0x402C    ANDS	R4, R5
0x12C6	0x6034    STR	R4, [R6, #0]
;__Lib_GPIO_6.c, 405 :: 		
0x12C8	0xF2015604  ADDW	R6, R1, #1284
0x12CC	0x43C5    MVN	R5, R0
0x12CE	0xB2ED    UXTB	R5, R5
0x12D0	0x6834    LDR	R4, [R6, #0]
0x12D2	0x402C    ANDS	R4, R5
0x12D4	0x6034    STR	R4, [R6, #0]
; pin_mask end address is: 0 (R0)
; config end address is: 12 (R3)
; port end address is: 4 (R1)
; pin_code end address is: 8 (R2)
0x12D6	0xB2C5    UXTB	R5, R0
0x12D8	0xB298    UXTH	R0, R3
0x12DA	0x460B    MOV	R3, R1
0x12DC	0xB2D6    UXTB	R6, R2
;__Lib_GPIO_6.c, 406 :: 		
L_GPIO_Config63:
;__Lib_GPIO_6.c, 408 :: 		
; pin_mask start address is: 20 (R5)
; config start address is: 0 (R0)
; pin_code start address is: 24 (R6)
; port start address is: 12 (R3)
; tmp_code start address is: 4 (R1)
0x12DE	0x2100    MOVS	R1, #0
;__Lib_GPIO_6.c, 410 :: 		
0x12E0	0xF2410400  MOVW	R4, __GPIO_CFG_DRIVE_6mA
0x12E4	0xEA000404  AND	R4, R0, R4, LSL #0
0x12E8	0xB2A4    UXTH	R4, R4
0x12EA	0xB33C    CBZ	R4, L__GPIO_Config119
;__Lib_GPIO_6.c, 412 :: 		
; i start address is: 8 (R2)
0x12EC	0x2200    MOVS	R2, #0
; pin_mask end address is: 20 (R5)
; tmp_code end address is: 4 (R1)
; port end address is: 12 (R3)
; pin_code end address is: 24 (R6)
; i end address is: 8 (R2)
; config end address is: 0 (R0)
0x12EE	0x460F    MOV	R7, R1
0x12F0	0xB2E9    UXTB	R1, R5
L_GPIO_Config69:
; i start address is: 8 (R2)
; tmp_code start address is: 28 (R7)
; port start address is: 12 (R3)
; pin_code start address is: 24 (R6)
; config start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
0x12F2	0x2A08    CMP	R2, #8
0x12F4	0xD213    BCS	L_GPIO_Config70
;__Lib_GPIO_6.c, 414 :: 		
0x12F6	0xFA21F402  LSR	R4, R1, R2
0x12FA	0xB2E4    UXTB	R4, R4
0x12FC	0xF0040401  AND	R4, R4, #1
0x1300	0xB2E4    UXTB	R4, R4
0x1302	0xB14C    CBZ	R4, L__GPIO_Config118
;__Lib_GPIO_6.c, 416 :: 		
0x1304	0x0055    LSLS	R5, R2, #1
0x1306	0xB22D    SXTH	R5, R5
0x1308	0x2401    MOVS	R4, #1
0x130A	0xB224    SXTH	R4, R4
0x130C	0x40AC    LSLS	R4, R5
0x130E	0xB224    SXTH	R4, R4
0x1310	0xEA470504  ORR	R5, R7, R4, LSL #0
; tmp_code end address is: 28 (R7)
; tmp_code start address is: 20 (R5)
; tmp_code end address is: 20 (R5)
0x1314	0x462F    MOV	R7, R5
;__Lib_GPIO_6.c, 417 :: 		
0x1316	0xE7FF    B	L_GPIO_Config72
L__GPIO_Config118:
;__Lib_GPIO_6.c, 414 :: 		
;__Lib_GPIO_6.c, 417 :: 		
L_GPIO_Config72:
;__Lib_GPIO_6.c, 412 :: 		
; tmp_code start address is: 28 (R7)
0x1318	0x1C52    ADDS	R2, R2, #1
0x131A	0xB2D2    UXTB	R2, R2
;__Lib_GPIO_6.c, 418 :: 		
; i end address is: 8 (R2)
0x131C	0xE7E9    B	L_GPIO_Config69
L_GPIO_Config70:
;__Lib_GPIO_6.c, 420 :: 		
0x131E	0xF60375C4  ADDW	R5, R3, #4036
0x1322	0x682C    LDR	R4, [R5, #0]
0x1324	0x433C    ORRS	R4, R7
0x1326	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 421 :: 		
0x1328	0xF50365A1  ADD	R5, R3, #1288
0x132C	0x682C    LDR	R4, [R5, #0]
0x132E	0x430C    ORRS	R4, R1
0x1330	0x602C    STR	R4, [R5, #0]
; port end address is: 12 (R3)
; pin_code end address is: 24 (R6)
; config end address is: 0 (R0)
; pin_mask end address is: 4 (R1)
; tmp_code end address is: 28 (R7)
0x1332	0x463D    MOV	R5, R7
0x1334	0x461F    MOV	R7, R3
0x1336	0xB283    UXTH	R3, R0
0x1338	0xB2C8    UXTB	R0, R1
;__Lib_GPIO_6.c, 422 :: 		
0x133A	0xE003    B	L_GPIO_Config68
L__GPIO_Config119:
;__Lib_GPIO_6.c, 410 :: 		
0x133C	0x461F    MOV	R7, R3
0x133E	0xB283    UXTH	R3, R0
0x1340	0xB2E8    UXTB	R0, R5
0x1342	0x460D    MOV	R5, R1
;__Lib_GPIO_6.c, 422 :: 		
L_GPIO_Config68:
;__Lib_GPIO_6.c, 425 :: 		
; tmp_code start address is: 20 (R5)
; port start address is: 28 (R7)
; pin_code start address is: 24 (R6)
; config start address is: 12 (R3)
; pin_mask start address is: 0 (R0)
0x1344	0xF2420400  MOVW	R4, __GPIO_CFG_DRIVE_10mA
0x1348	0xEA030404  AND	R4, R3, R4, LSL #0
0x134C	0xB2A4    UXTH	R4, R4
0x134E	0xB36C    CBZ	R4, L__GPIO_Config121
;__Lib_GPIO_6.c, 427 :: 		
; i start address is: 8 (R2)
0x1350	0x2200    MOVS	R2, #0
; port end address is: 28 (R7)
; pin_mask end address is: 0 (R0)
; config end address is: 12 (R3)
; pin_code end address is: 24 (R6)
; i end address is: 8 (R2)
; tmp_code end address is: 20 (R5)
0x1352	0x46A8    MOV	R8, R5
0x1354	0x4639    MOV	R1, R7
L_GPIO_Config74:
; i start address is: 8 (R2)
; pin_mask start address is: 0 (R0)
; config start address is: 12 (R3)
; pin_code start address is: 24 (R6)
; port start address is: 4 (R1)
; tmp_code start address is: 32 (R8)
0x1356	0x2A08    CMP	R2, #8
0x1358	0xD213    BCS	L_GPIO_Config75
;__Lib_GPIO_6.c, 429 :: 		
0x135A	0xFA20F402  LSR	R4, R0, R2
0x135E	0xB2E4    UXTB	R4, R4
0x1360	0xF0040401  AND	R4, R4, #1
0x1364	0xB2E4    UXTB	R4, R4
0x1366	0xB14C    CBZ	R4, L__GPIO_Config120
;__Lib_GPIO_6.c, 431 :: 		
0x1368	0x0055    LSLS	R5, R2, #1
0x136A	0xB22D    SXTH	R5, R5
0x136C	0x2403    MOVS	R4, #3
0x136E	0xB224    SXTH	R4, R4
0x1370	0x40AC    LSLS	R4, R5
0x1372	0xB224    SXTH	R4, R4
0x1374	0xEA480504  ORR	R5, R8, R4, LSL #0
; tmp_code end address is: 32 (R8)
; tmp_code start address is: 20 (R5)
; tmp_code end address is: 20 (R5)
0x1378	0x46A8    MOV	R8, R5
;__Lib_GPIO_6.c, 432 :: 		
0x137A	0xE7FF    B	L_GPIO_Config77
L__GPIO_Config120:
;__Lib_GPIO_6.c, 429 :: 		
;__Lib_GPIO_6.c, 432 :: 		
L_GPIO_Config77:
;__Lib_GPIO_6.c, 427 :: 		
; tmp_code start address is: 32 (R8)
0x137C	0x1C52    ADDS	R2, R2, #1
0x137E	0xB2D2    UXTB	R2, R2
;__Lib_GPIO_6.c, 433 :: 		
; i end address is: 8 (R2)
0x1380	0xE7E9    B	L_GPIO_Config74
L_GPIO_Config75:
;__Lib_GPIO_6.c, 437 :: 		
0x1382	0xF60175C4  ADDW	R5, R1, #4036
0x1386	0x682C    LDR	R4, [R5, #0]
0x1388	0xEA440408  ORR	R4, R4, R8, LSL #0
0x138C	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 438 :: 		
0x138E	0xF201553C  ADDW	R5, R1, #1340
0x1392	0x682C    LDR	R4, [R5, #0]
0x1394	0x4304    ORRS	R4, R0
0x1396	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 439 :: 		
0x1398	0xF50165A1  ADD	R5, R1, #1288
0x139C	0x682C    LDR	R4, [R5, #0]
0x139E	0x4304    ORRS	R4, R0
0x13A0	0x602C    STR	R4, [R5, #0]
; pin_mask end address is: 0 (R0)
; config end address is: 12 (R3)
; pin_code end address is: 24 (R6)
; port end address is: 4 (R1)
; tmp_code end address is: 32 (R8)
0x13A2	0xB2F7    UXTB	R7, R6
0x13A4	0x460E    MOV	R6, R1
0x13A6	0xB2C2    UXTB	R2, R0
0x13A8	0xB298    UXTH	R0, R3
;__Lib_GPIO_6.c, 440 :: 		
0x13AA	0xE005    B	L_GPIO_Config73
L__GPIO_Config121:
;__Lib_GPIO_6.c, 425 :: 		
0x13AC	0x9701    STR	R7, [SP, #4]
0x13AE	0xB2C2    UXTB	R2, R0
0x13B0	0xB298    UXTH	R0, R3
0x13B2	0xB2F7    UXTB	R7, R6
0x13B4	0x46A8    MOV	R8, R5
0x13B6	0x9E01    LDR	R6, [SP, #4]
;__Lib_GPIO_6.c, 440 :: 		
L_GPIO_Config73:
;__Lib_GPIO_6.c, 443 :: 		
; pin_mask start address is: 8 (R2)
; config start address is: 0 (R0)
; pin_code start address is: 28 (R7)
; port start address is: 24 (R6)
; tmp_code start address is: 32 (R8)
0x13B8	0xF2440400  MOVW	R4, __GPIO_CFG_DRIVE_12mA
0x13BC	0xEA000404  AND	R4, R0, R4, LSL #0
0x13C0	0xB2A4    UXTH	R4, R4
0x13C2	0xB384    CBZ	R4, L__GPIO_Config123
;__Lib_GPIO_6.c, 445 :: 		
; i start address is: 12 (R3)
0x13C4	0x2300    MOVS	R3, #0
; pin_mask end address is: 8 (R2)
; port end address is: 24 (R6)
; pin_code end address is: 28 (R7)
; tmp_code end address is: 32 (R8)
; config end address is: 0 (R0)
; i end address is: 12 (R3)
0x13C6	0xB2D1    UXTB	R1, R2
L_GPIO_Config79:
; i start address is: 12 (R3)
; tmp_code start address is: 32 (R8)
; port start address is: 24 (R6)
; pin_code start address is: 28 (R7)
; config start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
0x13C8	0x2B08    CMP	R3, #8
0x13CA	0xD214    BCS	L_GPIO_Config80
;__Lib_GPIO_6.c, 447 :: 		
0x13CC	0xFA21F403  LSR	R4, R1, R3
0x13D0	0xB2E4    UXTB	R4, R4
0x13D2	0xF0040401  AND	R4, R4, #1
0x13D6	0xB2E4    UXTB	R4, R4
0x13D8	0xB154    CBZ	R4, L__GPIO_Config122
;__Lib_GPIO_6.c, 449 :: 		
0x13DA	0x005D    LSLS	R5, R3, #1
0x13DC	0xB22D    SXTH	R5, R5
0x13DE	0x2403    MOVS	R4, #3
0x13E0	0xB224    SXTH	R4, R4
0x13E2	0x40AC    LSLS	R4, R5
0x13E4	0xB224    SXTH	R4, R4
0x13E6	0xEA480404  ORR	R4, R8, R4, LSL #0
; tmp_code end address is: 32 (R8)
; tmp_code start address is: 8 (R2)
0x13EA	0x4622    MOV	R2, R4
; tmp_code end address is: 8 (R2)
0x13EC	0x4690    MOV	R8, R2
;__Lib_GPIO_6.c, 450 :: 		
0x13EE	0xE7FF    B	L_GPIO_Config82
L__GPIO_Config122:
;__Lib_GPIO_6.c, 447 :: 		
;__Lib_GPIO_6.c, 450 :: 		
L_GPIO_Config82:
;__Lib_GPIO_6.c, 445 :: 		
; tmp_code start address is: 32 (R8)
0x13F0	0x1C5B    ADDS	R3, R3, #1
0x13F2	0xB2DB    UXTB	R3, R3
;__Lib_GPIO_6.c, 451 :: 		
; i end address is: 12 (R3)
0x13F4	0xE7E8    B	L_GPIO_Config79
L_GPIO_Config80:
;__Lib_GPIO_6.c, 454 :: 		
0x13F6	0xF60675C4  ADDW	R5, R6, #4036
0x13FA	0x682C    LDR	R4, [R5, #0]
0x13FC	0xEA440408  ORR	R4, R4, R8, LSL #0
; tmp_code end address is: 32 (R8)
0x1400	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 455 :: 		
0x1402	0xF206553C  ADDW	R5, R6, #1340
0x1406	0x682C    LDR	R4, [R5, #0]
0x1408	0x430C    ORRS	R4, R1
0x140A	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 456 :: 		
0x140C	0xF50665A1  ADD	R5, R6, #1288
0x1410	0x682C    LDR	R4, [R5, #0]
0x1412	0x430C    ORRS	R4, R1
0x1414	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 457 :: 		
0x1416	0xF2065504  ADDW	R5, R6, #1284
0x141A	0x682C    LDR	R4, [R5, #0]
0x141C	0x430C    ORRS	R4, R1
0x141E	0x602C    STR	R4, [R5, #0]
; port end address is: 24 (R6)
; pin_code end address is: 28 (R7)
; config end address is: 0 (R0)
; pin_mask end address is: 4 (R1)
0x1420	0xB2FB    UXTB	R3, R7
0x1422	0x4632    MOV	R2, R6
;__Lib_GPIO_6.c, 458 :: 		
0x1424	0xE002    B	L_GPIO_Config78
L__GPIO_Config123:
;__Lib_GPIO_6.c, 443 :: 		
0x1426	0xB2D1    UXTB	R1, R2
0x1428	0x4632    MOV	R2, R6
0x142A	0xB2FB    UXTB	R3, R7
;__Lib_GPIO_6.c, 458 :: 		
L_GPIO_Config78:
;__Lib_GPIO_6.c, 460 :: 		
; port start address is: 8 (R2)
; pin_code start address is: 12 (R3)
; config start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
0x142C	0xF2400480  MOVW	R4, __GPIO_CFG_SLEW_RATE
0x1430	0xEA000404  AND	R4, R0, R4, LSL #0
0x1434	0xB2A4    UXTH	R4, R4
0x1436	0xB174    CBZ	R4, L_GPIO_Config83
;__Lib_GPIO_6.c, 461 :: 		
0x1438	0xF2400440  MOVW	R4, __GPIO_CFG_DRIVE_8mA
0x143C	0xEA000404  AND	R4, R0, R4, LSL #0
0x1440	0xB2A4    UXTH	R4, R4
0x1442	0xB12C    CBZ	R4, L_GPIO_Config84
;__Lib_GPIO_6.c, 462 :: 		
0x1444	0xF50265A3  ADD	R5, R2, #1304
0x1448	0x682C    LDR	R4, [R5, #0]
0x144A	0x430C    ORRS	R4, R1
0x144C	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 463 :: 		
0x144E	0xE001    B	L_GPIO_Config85
; port end address is: 8 (R2)
; pin_code end address is: 12 (R3)
; config end address is: 0 (R0)
; pin_mask end address is: 4 (R1)
L_GPIO_Config84:
;__Lib_GPIO_6.c, 465 :: 		
0x1450	0x2001    MOVS	R0, #1
0x1452	0xE0FA    B	L_end_GPIO_Config
L_GPIO_Config85:
;__Lib_GPIO_6.c, 466 :: 		
; pin_mask start address is: 4 (R1)
; config start address is: 0 (R0)
; pin_code start address is: 12 (R3)
; port start address is: 8 (R2)
0x1454	0xE006    B	L_GPIO_Config86
L_GPIO_Config83:
;__Lib_GPIO_6.c, 468 :: 		
0x1456	0xF50266A3  ADD	R6, R2, #1304
0x145A	0x43CD    MVN	R5, R1
0x145C	0xB2ED    UXTB	R5, R5
0x145E	0x6834    LDR	R4, [R6, #0]
0x1460	0x402C    ANDS	R4, R5
0x1462	0x6034    STR	R4, [R6, #0]
L_GPIO_Config86:
;__Lib_GPIO_6.c, 470 :: 		
0x1464	0xF2401400  MOVW	R4, __GPIO_CFG_DIGITAL_ENABLE
0x1468	0xEA000404  AND	R4, R0, R4, LSL #0
0x146C	0xB2A4    UXTH	R4, R4
0x146E	0xB12C    CBZ	R4, L_GPIO_Config87
;__Lib_GPIO_6.c, 471 :: 		
0x1470	0xF202551C  ADDW	R5, R2, #1308
0x1474	0x682C    LDR	R4, [R5, #0]
0x1476	0x430C    ORRS	R4, R1
0x1478	0x602C    STR	R4, [R5, #0]
0x147A	0xE006    B	L_GPIO_Config88
L_GPIO_Config87:
;__Lib_GPIO_6.c, 473 :: 		
0x147C	0xF202561C  ADDW	R6, R2, #1308
0x1480	0x43CD    MVN	R5, R1
0x1482	0xB2ED    UXTB	R5, R5
0x1484	0x6834    LDR	R4, [R6, #0]
0x1486	0x402C    ANDS	R4, R5
0x1488	0x6034    STR	R4, [R6, #0]
L_GPIO_Config88:
;__Lib_GPIO_6.c, 476 :: 		
0x148A	0xF2402400  MOVW	R4, __GPIO_CFG_ISOLATION_DISABLE
0x148E	0xEA000404  AND	R4, R0, R4, LSL #0
0x1492	0xB2A4    UXTH	R4, R4
0x1494	0x2C00    CMP	R4, #0
0x1496	0xD03A    BEQ	L_GPIO_Config89
;__Lib_GPIO_6.c, 477 :: 		
0x1498	0x4C10    LDR	R4, [PC, #64]
0x149A	0x42A2    CMP	R2, R4
0x149C	0xF2400500  MOVW	R5, #0
0x14A0	0xD000    BEQ	L__GPIO_Config131
0x14A2	0x2501    MOVS	R5, #1
L__GPIO_Config131:
0x14A4	0x4C0E    LDR	R4, [PC, #56]
0x14A6	0x42A2    CMP	R2, R4
0x14A8	0xF2400400  MOVW	R4, #0
0x14AC	0xD000    BEQ	L__GPIO_Config132
0x14AE	0x2401    MOVS	R4, #1
L__GPIO_Config132:
0x14B0	0x4025    ANDS	R5, R4
0x14B2	0x4C0C    LDR	R4, [PC, #48]
0x14B4	0x42A2    CMP	R2, R4
0x14B6	0xF2400400  MOVW	R4, #0
0x14BA	0xD000    BEQ	L__GPIO_Config133
0x14BC	0x2401    MOVS	R4, #1
L__GPIO_Config133:
0x14BE	0x4025    ANDS	R5, R4
;__Lib_GPIO_6.c, 478 :: 		
0x14C0	0x4C09    LDR	R4, [PC, #36]
0x14C2	0x42A2    CMP	R2, R4
0x14C4	0xF2400400  MOVW	R4, #0
0x14C8	0xD000    BEQ	L__GPIO_Config134
0x14CA	0x2401    MOVS	R4, #1
L__GPIO_Config134:
0x14CC	0x4025    ANDS	R5, R4
0x14CE	0xE00D    B	#26
0x14D0	0xF000FFFF  	#-4096
0x14D4	0x00000000  	__GPIO_DIR_INPUT
0x14D8	0x00010000  	__GPIO_DIR_OUTPUT
0x14DC	0xC0004005  	#1074118656
0x14E0	0xB0004005  	#1074114560
0x14E4	0x90004005  	#1074106368
0x14E8	0x10004006  	#1074139136
0x14EC	0x4C59    LDR	R4, [PC, #356]
0x14EE	0x42A2    CMP	R2, R4
0x14F0	0xF2400400  MOVW	R4, #0
0x14F4	0xD000    BEQ	L__GPIO_Config135
0x14F6	0x2401    MOVS	R4, #1
L__GPIO_Config135:
0x14F8	0xEA050404  AND	R4, R5, R4, LSL #0
0x14FC	0xB10C    CBZ	R4, L_GPIO_Config90
; port end address is: 8 (R2)
; pin_code end address is: 12 (R3)
; config end address is: 0 (R0)
; pin_mask end address is: 4 (R1)
;__Lib_GPIO_6.c, 479 :: 		
0x14FE	0x2001    MOVS	R0, #1
0x1500	0xE0A3    B	L_end_GPIO_Config
L_GPIO_Config90:
;__Lib_GPIO_6.c, 481 :: 		
; pin_mask start address is: 4 (R1)
; config start address is: 0 (R0)
; pin_code start address is: 12 (R3)
; port start address is: 8 (R2)
0x1502	0xF50265A5  ADD	R5, R2, #1320
0x1506	0x682C    LDR	R4, [R5, #0]
0x1508	0x430C    ORRS	R4, R1
0x150A	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 483 :: 		
0x150C	0xE02A    B	L_GPIO_Config92
L_GPIO_Config89:
;__Lib_GPIO_6.c, 485 :: 		
0x150E	0x4C52    LDR	R4, [PC, #328]
0x1510	0x42A2    CMP	R2, R4
0x1512	0xF2400500  MOVW	R5, #0
0x1516	0xD100    BNE	L__GPIO_Config136
0x1518	0x2501    MOVS	R5, #1
L__GPIO_Config136:
0x151A	0x4C50    LDR	R4, [PC, #320]
0x151C	0x42A2    CMP	R2, R4
0x151E	0xF2400400  MOVW	R4, #0
0x1522	0xD100    BNE	L__GPIO_Config137
0x1524	0x2401    MOVS	R4, #1
L__GPIO_Config137:
0x1526	0x4325    ORRS	R5, R4
0x1528	0x4C4D    LDR	R4, [PC, #308]
0x152A	0x42A2    CMP	R2, R4
0x152C	0xF2400400  MOVW	R4, #0
0x1530	0xD100    BNE	L__GPIO_Config138
0x1532	0x2401    MOVS	R4, #1
L__GPIO_Config138:
0x1534	0x4325    ORRS	R5, R4
;__Lib_GPIO_6.c, 486 :: 		
0x1536	0x4C4B    LDR	R4, [PC, #300]
0x1538	0x42A2    CMP	R2, R4
0x153A	0xF2400400  MOVW	R4, #0
0x153E	0xD100    BNE	L__GPIO_Config139
0x1540	0x2401    MOVS	R4, #1
L__GPIO_Config139:
0x1542	0x4325    ORRS	R5, R4
0x1544	0x4C43    LDR	R4, [PC, #268]
0x1546	0x42A2    CMP	R2, R4
0x1548	0xF2400400  MOVW	R4, #0
0x154C	0xD100    BNE	L__GPIO_Config140
0x154E	0x2401    MOVS	R4, #1
L__GPIO_Config140:
0x1550	0xEA450404  ORR	R4, R5, R4, LSL #0
0x1554	0xB134    CBZ	R4, L_GPIO_Config93
;__Lib_GPIO_6.c, 487 :: 		
0x1556	0xF50266A5  ADD	R6, R2, #1320
0x155A	0x43CD    MVN	R5, R1
0x155C	0xB2ED    UXTB	R5, R5
0x155E	0x6834    LDR	R4, [R6, #0]
0x1560	0x402C    ANDS	R4, R5
0x1562	0x6034    STR	R4, [R6, #0]
L_GPIO_Config93:
;__Lib_GPIO_6.c, 488 :: 		
L_GPIO_Config92:
;__Lib_GPIO_6.c, 490 :: 		
0x1564	0xF6400400  MOVW	R4, __GPIO_CFG_ADC_SRC_TRIGGER
0x1568	0xEA000404  AND	R4, R0, R4, LSL #0
0x156C	0xB2A4    UXTH	R4, R4
0x156E	0xB12C    CBZ	R4, L_GPIO_Config94
;__Lib_GPIO_6.c, 491 :: 		
0x1570	0xF50265A6  ADD	R5, R2, #1328
0x1574	0x682C    LDR	R4, [R5, #0]
0x1576	0x430C    ORRS	R4, R1
0x1578	0x602C    STR	R4, [R5, #0]
0x157A	0xE006    B	L_GPIO_Config95
L_GPIO_Config94:
;__Lib_GPIO_6.c, 493 :: 		
0x157C	0xF50266A6  ADD	R6, R2, #1328
0x1580	0x43CD    MVN	R5, R1
0x1582	0xB2ED    UXTB	R5, R5
0x1584	0x6834    LDR	R4, [R6, #0]
0x1586	0x402C    ANDS	R4, R5
0x1588	0x6034    STR	R4, [R6, #0]
L_GPIO_Config95:
;__Lib_GPIO_6.c, 495 :: 		
0x158A	0xF2404400  MOVW	R4, __GPIO_CFG_ALT_FUNCTION
0x158E	0xEA000404  AND	R4, R0, R4, LSL #0
0x1592	0xB2A4    UXTH	R4, R4
; config end address is: 0 (R0)
0x1594	0xB12C    CBZ	R4, L_GPIO_Config96
;__Lib_GPIO_6.c, 496 :: 		
0x1596	0xF5026584  ADD	R5, R2, #1056
0x159A	0x682C    LDR	R4, [R5, #0]
0x159C	0x430C    ORRS	R4, R1
0x159E	0x602C    STR	R4, [R5, #0]
0x15A0	0xE006    B	L_GPIO_Config97
L_GPIO_Config96:
;__Lib_GPIO_6.c, 498 :: 		
0x15A2	0xF5026684  ADD	R6, R2, #1056
0x15A6	0x43CD    MVN	R5, R1
0x15A8	0xB2ED    UXTB	R5, R5
0x15AA	0x6834    LDR	R4, [R6, #0]
0x15AC	0x402C    ANDS	R4, R5
0x15AE	0x6034    STR	R4, [R6, #0]
L_GPIO_Config97:
;__Lib_GPIO_6.c, 501 :: 		
0x15B0	0xB90B    CBNZ	R3, L_GPIO_Config98
; port end address is: 8 (R2)
; pin_code end address is: 12 (R3)
; pin_mask end address is: 4 (R1)
;__Lib_GPIO_6.c, 502 :: 		
0x15B2	0x2000    MOVS	R0, #0
0x15B4	0xE049    B	L_end_GPIO_Config
L_GPIO_Config98:
;__Lib_GPIO_6.c, 503 :: 		
; pin_mask start address is: 4 (R1)
; pin_code start address is: 12 (R3)
; port start address is: 8 (R2)
0x15B6	0x2B0F    CMP	R3, #15
0x15B8	0xD901    BLS	L_GPIO_Config99
; port end address is: 8 (R2)
; pin_code end address is: 12 (R3)
; pin_mask end address is: 4 (R1)
;__Lib_GPIO_6.c, 504 :: 		
0x15BA	0x2001    MOVS	R0, #1
0x15BC	0xE045    B	L_end_GPIO_Config
L_GPIO_Config99:
;__Lib_GPIO_6.c, 506 :: 		
; tmp_code start address is: 28 (R7)
; pin_mask start address is: 4 (R1)
; pin_code start address is: 12 (R3)
; port start address is: 8 (R2)
0x15BE	0x2700    MOVS	R7, #0
;__Lib_GPIO_6.c, 507 :: 		
; i start address is: 0 (R0)
0x15C0	0x2000    MOVS	R0, #0
; port end address is: 8 (R2)
; pin_code end address is: 12 (R3)
; i end address is: 0 (R0)
; pin_mask end address is: 4 (R1)
; tmp_code end address is: 28 (R7)
0x15C2	0xF88D3004  STRB	R3, [SP, #4]
0x15C6	0xB2C3    UXTB	R3, R0
0x15C8	0x4610    MOV	R0, R2
0x15CA	0xF89D2004  LDRB	R2, [SP, #4]
L_GPIO_Config100:
; i start address is: 12 (R3)
; tmp_code start address is: 28 (R7)
; pin_mask start address is: 4 (R1)
; pin_code start address is: 8 (R2)
; port start address is: 0 (R0)
0x15CE	0x2B08    CMP	R3, #8
0x15D0	0xD212    BCS	L_GPIO_Config101
;__Lib_GPIO_6.c, 508 :: 		
0x15D2	0xFA21F403  LSR	R4, R1, R3
0x15D6	0xB2E4    UXTB	R4, R4
0x15D8	0xF0040401  AND	R4, R4, #1
0x15DC	0xB2E4    UXTB	R4, R4
0x15DE	0xB144    CBZ	R4, L__GPIO_Config124
;__Lib_GPIO_6.c, 509 :: 		
0x15E0	0x009D    LSLS	R5, R3, #2
0x15E2	0xB22D    SXTH	R5, R5
0x15E4	0xF04F040F  MOV	R4, #15
0x15E8	0x40AC    LSLS	R4, R5
0x15EA	0xEA470504  ORR	R5, R7, R4, LSL #0
; tmp_code end address is: 28 (R7)
; tmp_code start address is: 20 (R5)
; tmp_code end address is: 20 (R5)
0x15EE	0x462F    MOV	R7, R5
0x15F0	0xE7FF    B	L_GPIO_Config103
L__GPIO_Config124:
;__Lib_GPIO_6.c, 508 :: 		
;__Lib_GPIO_6.c, 509 :: 		
L_GPIO_Config103:
;__Lib_GPIO_6.c, 507 :: 		
; tmp_code start address is: 28 (R7)
0x15F2	0x1C5B    ADDS	R3, R3, #1
0x15F4	0xB2DB    UXTB	R3, R3
;__Lib_GPIO_6.c, 510 :: 		
; i end address is: 12 (R3)
0x15F6	0xE7EA    B	L_GPIO_Config100
L_GPIO_Config101:
;__Lib_GPIO_6.c, 511 :: 		
0x15F8	0xF200562C  ADDW	R6, R0, #1324
0x15FC	0x43FD    MVN	R5, R7
; tmp_code end address is: 28 (R7)
0x15FE	0x6834    LDR	R4, [R6, #0]
0x1600	0x402C    ANDS	R4, R5
0x1602	0x6034    STR	R4, [R6, #0]
;__Lib_GPIO_6.c, 512 :: 		
; tmp_code start address is: 24 (R6)
0x1604	0x2600    MOVS	R6, #0
;__Lib_GPIO_6.c, 513 :: 		
; i start address is: 12 (R3)
0x1606	0x2300    MOVS	R3, #0
; pin_mask end address is: 4 (R1)
; i end address is: 12 (R3)
; port end address is: 0 (R0)
; tmp_code end address is: 24 (R6)
0x1608	0xF88D3004  STRB	R3, [SP, #4]
0x160C	0xB2CB    UXTB	R3, R1
0x160E	0xF89D1004  LDRB	R1, [SP, #4]
L_GPIO_Config104:
; i start address is: 4 (R1)
; pin_mask start address is: 12 (R3)
; tmp_code start address is: 24 (R6)
; port start address is: 0 (R0)
; pin_code start address is: 8 (R2)
; pin_code end address is: 8 (R2)
; pin_mask start address is: 12 (R3)
; pin_mask end address is: 12 (R3)
0x1612	0x2908    CMP	R1, #8
0x1614	0xD213    BCS	L_GPIO_Config105
; pin_code end address is: 8 (R2)
; pin_mask end address is: 12 (R3)
;__Lib_GPIO_6.c, 514 :: 		
; pin_mask start address is: 12 (R3)
; pin_code start address is: 8 (R2)
0x1616	0xFA23F401  LSR	R4, R3, R1
0x161A	0xB2E4    UXTB	R4, R4
0x161C	0xF0040401  AND	R4, R4, #1
0x1620	0xB2E4    UXTB	R4, R4
0x1622	0xB14C    CBZ	R4, L__GPIO_Config125
;__Lib_GPIO_6.c, 515 :: 		
0x1624	0xB2D5    UXTB	R5, R2
0x1626	0x008C    LSLS	R4, R1, #2
0x1628	0xB224    SXTH	R4, R4
0x162A	0xFA05F404  LSL	R4, R5, R4
0x162E	0xEA460404  ORR	R4, R6, R4, LSL #0
; tmp_code end address is: 24 (R6)
; tmp_code start address is: 20 (R5)
0x1632	0x4625    MOV	R5, R4
; tmp_code end address is: 20 (R5)
0x1634	0x462E    MOV	R6, R5
0x1636	0xE7FF    B	L_GPIO_Config107
L__GPIO_Config125:
;__Lib_GPIO_6.c, 514 :: 		
;__Lib_GPIO_6.c, 515 :: 		
L_GPIO_Config107:
;__Lib_GPIO_6.c, 513 :: 		
; tmp_code start address is: 24 (R6)
0x1638	0x1C49    ADDS	R1, R1, #1
0x163A	0xB2C9    UXTB	R1, R1
;__Lib_GPIO_6.c, 516 :: 		
; pin_code end address is: 8 (R2)
; pin_mask end address is: 12 (R3)
; i end address is: 4 (R1)
0x163C	0xE7E9    B	L_GPIO_Config104
L_GPIO_Config105:
;__Lib_GPIO_6.c, 517 :: 		
0x163E	0xF200552C  ADDW	R5, R0, #1324
; port end address is: 0 (R0)
0x1642	0x682C    LDR	R4, [R5, #0]
0x1644	0x4334    ORRS	R4, R6
; tmp_code end address is: 24 (R6)
0x1646	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 519 :: 		
0x1648	0x2000    MOVS	R0, #0
;__Lib_GPIO_6.c, 520 :: 		
L_end_GPIO_Config:
0x164A	0xF8DDE000  LDR	LR, [SP, #0]
0x164E	0xB002    ADD	SP, SP, #8
0x1650	0x4770    BX	LR
0x1652	0xBF00    NOP
0x1654	0x50004006  	#1074155520
0x1658	0xC0004005  	#1074118656
0x165C	0xB0004005  	#1074114560
0x1660	0x90004005  	#1074106368
0x1664	0x10004006  	#1074139136
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_6.c, 5 :: 		
; port start address is: 0 (R0)
0x02C0	0xB081    SUB	SP, SP, #4
; port end address is: 0 (R0)
; port start address is: 0 (R0)
;__Lib_GPIO_6.c, 8 :: 		
0x02C2	0x4966    LDR	R1, [PC, #408]
0x02C4	0xEA000101  AND	R1, R0, R1, LSL #0
; port end address is: 0 (R0)
; _port start address is: 0 (R0)
0x02C8	0x4608    MOV	R0, R1
;__Lib_GPIO_6.c, 9 :: 		
0x02CA	0xE07D    B	L_GPIO_Clk_Enable0
; _port end address is: 0 (R0)
;__Lib_GPIO_6.c, 12 :: 		
L_GPIO_Clk_Enable2:
;__Lib_GPIO_6.c, 13 :: 		
0x02CC	0x4964    LDR	R1, [PC, #400]
0x02CE	0x6809    LDR	R1, [R1, #0]
0x02D0	0xF0410201  ORR	R2, R1, #1
0x02D4	0x4962    LDR	R1, [PC, #392]
0x02D6	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 14 :: 		
0x02D8	0xE0BE    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 18 :: 		
L_GPIO_Clk_Enable3:
;__Lib_GPIO_6.c, 19 :: 		
0x02DA	0x4961    LDR	R1, [PC, #388]
0x02DC	0x6809    LDR	R1, [R1, #0]
0x02DE	0xF0410202  ORR	R2, R1, #2
0x02E2	0x495F    LDR	R1, [PC, #380]
0x02E4	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 20 :: 		
0x02E6	0xE0B7    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 24 :: 		
L_GPIO_Clk_Enable4:
;__Lib_GPIO_6.c, 25 :: 		
0x02E8	0x495D    LDR	R1, [PC, #372]
0x02EA	0x6809    LDR	R1, [R1, #0]
0x02EC	0xF0410204  ORR	R2, R1, #4
0x02F0	0x495B    LDR	R1, [PC, #364]
0x02F2	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 26 :: 		
0x02F4	0xE0B0    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 30 :: 		
L_GPIO_Clk_Enable5:
;__Lib_GPIO_6.c, 31 :: 		
0x02F6	0x495A    LDR	R1, [PC, #360]
0x02F8	0x6809    LDR	R1, [R1, #0]
0x02FA	0xF0410208  ORR	R2, R1, #8
0x02FE	0x4958    LDR	R1, [PC, #352]
0x0300	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 32 :: 		
0x0302	0xE0A9    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 36 :: 		
L_GPIO_Clk_Enable6:
;__Lib_GPIO_6.c, 37 :: 		
0x0304	0x4956    LDR	R1, [PC, #344]
0x0306	0x6809    LDR	R1, [R1, #0]
0x0308	0xF0410210  ORR	R2, R1, #16
0x030C	0x4954    LDR	R1, [PC, #336]
0x030E	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 38 :: 		
0x0310	0xE0A2    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 42 :: 		
L_GPIO_Clk_Enable7:
;__Lib_GPIO_6.c, 43 :: 		
0x0312	0x4953    LDR	R1, [PC, #332]
0x0314	0x6809    LDR	R1, [R1, #0]
0x0316	0xF0410220  ORR	R2, R1, #32
0x031A	0x4951    LDR	R1, [PC, #324]
0x031C	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 44 :: 		
0x031E	0xE09B    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 48 :: 		
L_GPIO_Clk_Enable8:
;__Lib_GPIO_6.c, 49 :: 		
0x0320	0x494F    LDR	R1, [PC, #316]
0x0322	0x6809    LDR	R1, [R1, #0]
0x0324	0xF0410240  ORR	R2, R1, #64
0x0328	0x494D    LDR	R1, [PC, #308]
0x032A	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 50 :: 		
0x032C	0xE094    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 54 :: 		
L_GPIO_Clk_Enable9:
;__Lib_GPIO_6.c, 55 :: 		
0x032E	0x494C    LDR	R1, [PC, #304]
0x0330	0x6809    LDR	R1, [R1, #0]
0x0332	0xF0410280  ORR	R2, R1, #128
0x0336	0x494A    LDR	R1, [PC, #296]
0x0338	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 56 :: 		
0x033A	0xE08D    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 60 :: 		
L_GPIO_Clk_Enable10:
;__Lib_GPIO_6.c, 61 :: 		
0x033C	0x4948    LDR	R1, [PC, #288]
0x033E	0x6809    LDR	R1, [R1, #0]
0x0340	0xF4417280  ORR	R2, R1, #256
0x0344	0x4946    LDR	R1, [PC, #280]
0x0346	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 62 :: 		
0x0348	0xE086    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 66 :: 		
L_GPIO_Clk_Enable11:
;__Lib_GPIO_6.c, 67 :: 		
0x034A	0x4945    LDR	R1, [PC, #276]
0x034C	0x6809    LDR	R1, [R1, #0]
0x034E	0xF4417200  ORR	R2, R1, #512
0x0352	0x4943    LDR	R1, [PC, #268]
0x0354	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 68 :: 		
0x0356	0xE07F    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 72 :: 		
L_GPIO_Clk_Enable12:
;__Lib_GPIO_6.c, 73 :: 		
0x0358	0x4941    LDR	R1, [PC, #260]
0x035A	0x6809    LDR	R1, [R1, #0]
0x035C	0xF4416280  ORR	R2, R1, #1024
0x0360	0x493F    LDR	R1, [PC, #252]
0x0362	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 74 :: 		
0x0364	0xE078    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 78 :: 		
L_GPIO_Clk_Enable13:
;__Lib_GPIO_6.c, 79 :: 		
0x0366	0x493E    LDR	R1, [PC, #248]
0x0368	0x6809    LDR	R1, [R1, #0]
0x036A	0xF4416200  ORR	R2, R1, #2048
0x036E	0x493C    LDR	R1, [PC, #240]
0x0370	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 80 :: 		
0x0372	0xE071    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 84 :: 		
L_GPIO_Clk_Enable14:
;__Lib_GPIO_6.c, 85 :: 		
0x0374	0x493A    LDR	R1, [PC, #232]
0x0376	0x6809    LDR	R1, [R1, #0]
0x0378	0xF4415280  ORR	R2, R1, #4096
0x037C	0x4938    LDR	R1, [PC, #224]
0x037E	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 86 :: 		
0x0380	0xE06A    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 90 :: 		
L_GPIO_Clk_Enable15:
;__Lib_GPIO_6.c, 91 :: 		
0x0382	0x4937    LDR	R1, [PC, #220]
0x0384	0x6809    LDR	R1, [R1, #0]
0x0386	0xF4415200  ORR	R2, R1, #8192
0x038A	0x4935    LDR	R1, [PC, #212]
0x038C	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 92 :: 		
0x038E	0xE063    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 96 :: 		
L_GPIO_Clk_Enable16:
;__Lib_GPIO_6.c, 97 :: 		
0x0390	0x4933    LDR	R1, [PC, #204]
0x0392	0x6809    LDR	R1, [R1, #0]
0x0394	0xF4414280  ORR	R2, R1, #16384
0x0398	0x4931    LDR	R1, [PC, #196]
0x039A	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 98 :: 		
0x039C	0xE05C    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 102 :: 		
L_GPIO_Clk_Enable17:
;__Lib_GPIO_6.c, 103 :: 		
0x039E	0x4930    LDR	R1, [PC, #192]
0x03A0	0x6809    LDR	R1, [R1, #0]
0x03A2	0xF4414200  ORR	R2, R1, #32768
0x03A6	0x492E    LDR	R1, [PC, #184]
0x03A8	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 104 :: 		
0x03AA	0xE055    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 108 :: 		
L_GPIO_Clk_Enable18:
;__Lib_GPIO_6.c, 109 :: 		
0x03AC	0x492C    LDR	R1, [PC, #176]
0x03AE	0x6809    LDR	R1, [R1, #0]
0x03B0	0xF4413280  ORR	R2, R1, #65536
0x03B4	0x492A    LDR	R1, [PC, #168]
0x03B6	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 110 :: 		
0x03B8	0xE04E    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 114 :: 		
L_GPIO_Clk_Enable19:
;__Lib_GPIO_6.c, 115 :: 		
0x03BA	0x4929    LDR	R1, [PC, #164]
0x03BC	0x6809    LDR	R1, [R1, #0]
0x03BE	0xF4413200  ORR	R2, R1, #131072
0x03C2	0x4927    LDR	R1, [PC, #156]
0x03C4	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 116 :: 		
0x03C6	0xE047    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 119 :: 		
L_GPIO_Clk_Enable0:
; _port start address is: 0 (R0)
0x03C8	0x4926    LDR	R1, [PC, #152]
0x03CA	0x4288    CMP	R0, R1
0x03CC	0xF43FAF7E  BEQ	L_GPIO_Clk_Enable2
0x03D0	0x4925    LDR	R1, [PC, #148]
0x03D2	0x4288    CMP	R0, R1
0x03D4	0xF43FAF81  BEQ	L_GPIO_Clk_Enable3
0x03D8	0x4924    LDR	R1, [PC, #144]
0x03DA	0x4288    CMP	R0, R1
0x03DC	0xF43FAF84  BEQ	L_GPIO_Clk_Enable4
0x03E0	0x4923    LDR	R1, [PC, #140]
0x03E2	0x4288    CMP	R0, R1
0x03E4	0xF43FAF87  BEQ	L_GPIO_Clk_Enable5
0x03E8	0x4922    LDR	R1, [PC, #136]
0x03EA	0x4288    CMP	R0, R1
0x03EC	0xF43FAF8A  BEQ	L_GPIO_Clk_Enable6
0x03F0	0x4921    LDR	R1, [PC, #132]
0x03F2	0x4288    CMP	R0, R1
0x03F4	0xF43FAF8D  BEQ	L_GPIO_Clk_Enable7
0x03F8	0x4920    LDR	R1, [PC, #128]
0x03FA	0x4288    CMP	R0, R1
0x03FC	0xF43FAF90  BEQ	L_GPIO_Clk_Enable8
0x0400	0x491F    LDR	R1, [PC, #124]
0x0402	0x4288    CMP	R0, R1
0x0404	0xF43FAF93  BEQ	L_GPIO_Clk_Enable9
0x0408	0x491E    LDR	R1, [PC, #120]
0x040A	0x4288    CMP	R0, R1
0x040C	0xF43FAF96  BEQ	L_GPIO_Clk_Enable10
0x0410	0x491D    LDR	R1, [PC, #116]
0x0412	0x4288    CMP	R0, R1
0x0414	0xF43FAF99  BEQ	L_GPIO_Clk_Enable11
0x0418	0x491C    LDR	R1, [PC, #112]
0x041A	0x4288    CMP	R0, R1
0x041C	0xF43FAF9C  BEQ	L_GPIO_Clk_Enable12
0x0420	0x491B    LDR	R1, [PC, #108]
0x0422	0x4288    CMP	R0, R1
0x0424	0xF43FAF9F  BEQ	L_GPIO_Clk_Enable13
0x0428	0x491A    LDR	R1, [PC, #104]
0x042A	0x4288    CMP	R0, R1
0x042C	0xF43FAFA2  BEQ	L_GPIO_Clk_Enable14
0x0430	0x4919    LDR	R1, [PC, #100]
0x0432	0x4288    CMP	R0, R1
0x0434	0xF43FAFA5  BEQ	L_GPIO_Clk_Enable15
0x0438	0x4918    LDR	R1, [PC, #96]
0x043A	0x4288    CMP	R0, R1
0x043C	0xF43FAFA8  BEQ	L_GPIO_Clk_Enable16
0x0440	0x4917    LDR	R1, [PC, #92]
0x0442	0x4288    CMP	R0, R1
0x0444	0xF43FAFAB  BEQ	L_GPIO_Clk_Enable17
0x0448	0x4916    LDR	R1, [PC, #88]
0x044A	0x4288    CMP	R0, R1
0x044C	0xF43FAFAE  BEQ	L_GPIO_Clk_Enable18
0x0450	0x4915    LDR	R1, [PC, #84]
0x0452	0x4288    CMP	R0, R1
0x0454	0xF43FAFB1  BEQ	L_GPIO_Clk_Enable19
; _port end address is: 0 (R0)
;__Lib_GPIO_6.c, 120 :: 		
L_end_GPIO_Clk_Enable:
0x0458	0xB001    ADD	SP, SP, #4
0x045A	0x4770    BX	LR
0x045C	0xF000FFFF  	#-4096
0x0460	0xE608400F  	SYSCTL_RCGCGPIO+0
0x0464	0x80004005  	#1074102272
0x0468	0x90004005  	#1074106368
0x046C	0xA0004005  	#1074110464
0x0470	0xB0004005  	#1074114560
0x0474	0xC0004005  	#1074118656
0x0478	0xD0004005  	#1074122752
0x047C	0xE0004005  	#1074126848
0x0480	0xF0004005  	#1074130944
0x0484	0x00004006  	#1074135040
0x0488	0x10004006  	#1074139136
0x048C	0x20004006  	#1074143232
0x0490	0x30004006  	#1074147328
0x0494	0x40004006  	#1074151424
0x0498	0x50004006  	#1074155520
0x049C	0x60004006  	#1074159616
0x04A0	0x70004006  	#1074163712
0x04A4	0x80004006  	#1074167808
0x04A8	0x90004006  	#1074171904
; end of _GPIO_Clk_Enable
_GPIO_Digital_Output:
;__Lib_GPIO_6.c, 534 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x197C	0xB081    SUB	SP, SP, #4
0x197E	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_6.c, 535 :: 		
0x1982	0x2400    MOVS	R4, #0
0x1984	0xF2400340  MOVW	R3, __GPIO_CFG_DRIVE_8mA
0x1988	0xB21B    SXTH	R3, R3
0x198A	0xF2401200  MOVW	R2, __GPIO_CFG_DIGITAL_ENABLE
0x198E	0xB212    SXTH	R2, R2
0x1990	0x431A    ORRS	R2, R3
0x1992	0xB293    UXTH	R3, R2
0x1994	0x2201    MOVS	R2, __GPIO_DIR_OUTPUT
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x1996	0xB410    PUSH	(R4)
0x1998	0xF7FFFBA6  BL	_GPIO_Config+0
0x199C	0xB001    ADD	SP, SP, #4
;__Lib_GPIO_6.c, 536 :: 		
L_end_GPIO_Digital_Output:
0x199E	0xF8DDE000  LDR	LR, [SP, #0]
0x19A2	0xB001    ADD	SP, SP, #4
0x19A4	0x4770    BX	LR
; end of _GPIO_Digital_Output
easymx_v7_TM4C129XNCZAD__gpioInit_2:
;__em_c129_gpio.c, 102 :: 		static T_mikrobus_ret _gpioInit_2(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x202C	0xB081    SUB	SP, SP, #4
0x202E	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__em_c129_gpio.c, 104 :: 		switch( pin )
0x2032	0xE091    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_239
; pin end address is: 0 (R0)
;__em_c129_gpio.c, 106 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTE_AHB, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORTE_AHB, _GPIO_PINMASK_5); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_241:
0x2034	0x2901    CMP	R1, #1
0x2036	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_242
; dir end address is: 4 (R1)
0x2038	0x2120    MOVS	R1, #32
0x203A	0x485A    LDR	R0, [PC, #360]
0x203C	0xF7FFFCC8  BL	_GPIO_Digital_Input+0
0x2040	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_243
L_easymx_v7_TM4C129XNCZAD__gpioInit_242:
0x2042	0x2120    MOVS	R1, #32
0x2044	0x4857    LDR	R0, [PC, #348]
0x2046	0xF7FFFC99  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_243:
0x204A	0xE0A5    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 107 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTE_AHB, _GPIO_PINMASK_1); else GPIO_Digital_Output(&GPIO_PORTE_AHB, _GPIO_PINMASK_1); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_244:
; dir start address is: 4 (R1)
0x204C	0x2901    CMP	R1, #1
0x204E	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_245
; dir end address is: 4 (R1)
0x2050	0x2102    MOVS	R1, #2
0x2052	0x4854    LDR	R0, [PC, #336]
0x2054	0xF7FFFCBC  BL	_GPIO_Digital_Input+0
0x2058	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_246
L_easymx_v7_TM4C129XNCZAD__gpioInit_245:
0x205A	0x2102    MOVS	R1, #2
0x205C	0x4851    LDR	R0, [PC, #324]
0x205E	0xF7FFFC8D  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_246:
0x2062	0xE099    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 108 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTB_AHB, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORTB_AHB, _GPIO_PINMASK_5); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_247:
; dir start address is: 4 (R1)
0x2064	0x2901    CMP	R1, #1
0x2066	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_248
; dir end address is: 4 (R1)
0x2068	0x2120    MOVS	R1, #32
0x206A	0x484F    LDR	R0, [PC, #316]
0x206C	0xF7FFFCB0  BL	_GPIO_Digital_Input+0
0x2070	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_249
L_easymx_v7_TM4C129XNCZAD__gpioInit_248:
0x2072	0x2120    MOVS	R1, #32
0x2074	0x484C    LDR	R0, [PC, #304]
0x2076	0xF7FFFC81  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_249:
0x207A	0xE08D    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 109 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTA_AHB, _GPIO_PINMASK_2); else GPIO_Digital_Output(&GPIO_PORTA_AHB, _GPIO_PINMASK_2); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_250:
; dir start address is: 4 (R1)
0x207C	0x2901    CMP	R1, #1
0x207E	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_251
; dir end address is: 4 (R1)
0x2080	0x2104    MOVS	R1, #4
0x2082	0x484A    LDR	R0, [PC, #296]
0x2084	0xF7FFFCA4  BL	_GPIO_Digital_Input+0
0x2088	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_252
L_easymx_v7_TM4C129XNCZAD__gpioInit_251:
0x208A	0x2104    MOVS	R1, #4
0x208C	0x4847    LDR	R0, [PC, #284]
0x208E	0xF7FFFC75  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_252:
0x2092	0xE081    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 110 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTA_AHB, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORTA_AHB, _GPIO_PINMASK_5); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_253:
; dir start address is: 4 (R1)
0x2094	0x2901    CMP	R1, #1
0x2096	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_254
; dir end address is: 4 (R1)
0x2098	0x2120    MOVS	R1, #32
0x209A	0x4844    LDR	R0, [PC, #272]
0x209C	0xF7FFFC98  BL	_GPIO_Digital_Input+0
0x20A0	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_255
L_easymx_v7_TM4C129XNCZAD__gpioInit_254:
0x20A2	0x2120    MOVS	R1, #32
0x20A4	0x4841    LDR	R0, [PC, #260]
0x20A6	0xF7FFFC69  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_255:
0x20AA	0xE075    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 111 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTA_AHB, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORTA_AHB, _GPIO_PINMASK_4); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_256:
; dir start address is: 4 (R1)
0x20AC	0x2901    CMP	R1, #1
0x20AE	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_257
; dir end address is: 4 (R1)
0x20B0	0x2110    MOVS	R1, #16
0x20B2	0x483E    LDR	R0, [PC, #248]
0x20B4	0xF7FFFC8C  BL	_GPIO_Digital_Input+0
0x20B8	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_258
L_easymx_v7_TM4C129XNCZAD__gpioInit_257:
0x20BA	0x2110    MOVS	R1, #16
0x20BC	0x483B    LDR	R0, [PC, #236]
0x20BE	0xF7FFFC5D  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_258:
0x20C2	0xE069    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 112 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTD_AHB, _GPIO_PINMASK_1); else GPIO_Digital_Output(&GPIO_PORTD_AHB, _GPIO_PINMASK_1); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_259:
; dir start address is: 4 (R1)
0x20C4	0x2901    CMP	R1, #1
0x20C6	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_260
; dir end address is: 4 (R1)
0x20C8	0x2102    MOVS	R1, #2
0x20CA	0x4839    LDR	R0, [PC, #228]
0x20CC	0xF7FFFC80  BL	_GPIO_Digital_Input+0
0x20D0	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_261
L_easymx_v7_TM4C129XNCZAD__gpioInit_260:
0x20D2	0x2102    MOVS	R1, #2
0x20D4	0x4836    LDR	R0, [PC, #216]
0x20D6	0xF7FFFC51  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_261:
0x20DA	0xE05D    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 113 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTD_AHB, _GPIO_PINMASK_6); else GPIO_Digital_Output(&GPIO_PORTD_AHB, _GPIO_PINMASK_6); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_262:
; dir start address is: 4 (R1)
0x20DC	0x2901    CMP	R1, #1
0x20DE	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_263
; dir end address is: 4 (R1)
0x20E0	0x2140    MOVS	R1, #64
0x20E2	0x4833    LDR	R0, [PC, #204]
0x20E4	0xF7FFFC74  BL	_GPIO_Digital_Input+0
0x20E8	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_264
L_easymx_v7_TM4C129XNCZAD__gpioInit_263:
0x20EA	0x2140    MOVS	R1, #64
0x20EC	0x4830    LDR	R0, [PC, #192]
0x20EE	0xF7FFFC45  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_264:
0x20F2	0xE051    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 114 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTC_AHB, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORTC_AHB, _GPIO_PINMASK_4); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_265:
; dir start address is: 4 (R1)
0x20F4	0x2901    CMP	R1, #1
0x20F6	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_266
; dir end address is: 4 (R1)
0x20F8	0x2110    MOVS	R1, #16
0x20FA	0x482E    LDR	R0, [PC, #184]
0x20FC	0xF7FFFC68  BL	_GPIO_Digital_Input+0
0x2100	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_267
L_easymx_v7_TM4C129XNCZAD__gpioInit_266:
0x2102	0x2110    MOVS	R1, #16
0x2104	0x482B    LDR	R0, [PC, #172]
0x2106	0xF7FFFC39  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_267:
0x210A	0xE045    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 115 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTC_AHB, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORTC_AHB, _GPIO_PINMASK_5); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_268:
; dir start address is: 4 (R1)
0x210C	0x2901    CMP	R1, #1
0x210E	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_269
; dir end address is: 4 (R1)
0x2110	0x2120    MOVS	R1, #32
0x2112	0x4828    LDR	R0, [PC, #160]
0x2114	0xF7FFFC5C  BL	_GPIO_Digital_Input+0
0x2118	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_270
L_easymx_v7_TM4C129XNCZAD__gpioInit_269:
0x211A	0x2120    MOVS	R1, #32
0x211C	0x4825    LDR	R0, [PC, #148]
0x211E	0xF7FFFC2D  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_270:
0x2122	0xE039    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 116 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTB_AHB, _GPIO_PINMASK_2); else GPIO_Digital_Output(&GPIO_PORTB_AHB, _GPIO_PINMASK_2); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_271:
; dir start address is: 4 (R1)
0x2124	0x2901    CMP	R1, #1
0x2126	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_272
; dir end address is: 4 (R1)
0x2128	0x2104    MOVS	R1, #4
0x212A	0x481F    LDR	R0, [PC, #124]
0x212C	0xF7FFFC50  BL	_GPIO_Digital_Input+0
0x2130	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_273
L_easymx_v7_TM4C129XNCZAD__gpioInit_272:
0x2132	0x2104    MOVS	R1, #4
0x2134	0x481C    LDR	R0, [PC, #112]
0x2136	0xF7FFFC21  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_273:
0x213A	0xE02D    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 117 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTB_AHB, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORTB_AHB, _GPIO_PINMASK_3); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_274:
; dir start address is: 4 (R1)
0x213C	0x2901    CMP	R1, #1
0x213E	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_275
; dir end address is: 4 (R1)
0x2140	0x2108    MOVS	R1, #8
0x2142	0x4819    LDR	R0, [PC, #100]
0x2144	0xF7FFFC44  BL	_GPIO_Digital_Input+0
0x2148	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_276
L_easymx_v7_TM4C129XNCZAD__gpioInit_275:
0x214A	0x2108    MOVS	R1, #8
0x214C	0x4816    LDR	R0, [PC, #88]
0x214E	0xF7FFFC15  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_276:
0x2152	0xE021    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 118 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easymx_v7_TM4C129XNCZAD__gpioInit_277:
0x2154	0x2001    MOVS	R0, #1
0x2156	0xE020    B	L_end__gpioInit_2
;__em_c129_gpio.c, 119 :: 		}
L_easymx_v7_TM4C129XNCZAD__gpioInit_239:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x2158	0x2800    CMP	R0, #0
0x215A	0xF43FAF6B  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_241
0x215E	0x2801    CMP	R0, #1
0x2160	0xF43FAF74  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_244
0x2164	0x2802    CMP	R0, #2
0x2166	0xF43FAF7D  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_247
0x216A	0x2803    CMP	R0, #3
0x216C	0xF43FAF86  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_250
0x2170	0x2804    CMP	R0, #4
0x2172	0xF43FAF8F  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_253
0x2176	0x2805    CMP	R0, #5
0x2178	0xF43FAF98  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_256
0x217C	0x2806    CMP	R0, #6
0x217E	0xF43FAFA1  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_259
0x2182	0x2807    CMP	R0, #7
0x2184	0xD0AA    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_262
0x2186	0x2808    CMP	R0, #8
0x2188	0xD0B4    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_265
0x218A	0x2809    CMP	R0, #9
0x218C	0xD0BE    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_268
0x218E	0x280A    CMP	R0, #10
0x2190	0xD0C8    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_271
0x2192	0x280B    CMP	R0, #11
0x2194	0xD0D2    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_274
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x2196	0xE7DD    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_277
L_easymx_v7_TM4C129XNCZAD__gpioInit_240:
;__em_c129_gpio.c, 120 :: 		return _MIKROBUS_OK;
0x2198	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_c129_gpio.c, 121 :: 		}
L_end__gpioInit_2:
0x219A	0xF8DDE000  LDR	LR, [SP, #0]
0x219E	0xB001    ADD	SP, SP, #4
0x21A0	0x4770    BX	LR
0x21A2	0xBF00    NOP
0x21A4	0xC0004005  	GPIO_PORTE_AHB+0
0x21A8	0x90004005  	GPIO_PORTB_AHB+0
0x21AC	0x80004005  	GPIO_PORTA_AHB+0
0x21B0	0xB0004005  	GPIO_PORTD_AHB+0
0x21B4	0xA0004005  	GPIO_PORTC_AHB+0
; end of easymx_v7_TM4C129XNCZAD__gpioInit_2
_mikrobus_i2cInit:
;easymx_v7_TM4C129XNCZAD.c, 222 :: 		T_mikrobus_ret mikrobus_i2cInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x3980	0xB081    SUB	SP, SP, #4
0x3982	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 4 (R1)
;easymx_v7_TM4C129XNCZAD.c, 224 :: 		switch( bus )
0x3986	0xE009    B	L_mikrobus_i2cInit83
; bus end address is: 0 (R0)
;easymx_v7_TM4C129XNCZAD.c, 227 :: 		case _MIKROBUS1 : return _i2cInit_1( cfg );
L_mikrobus_i2cInit85:
0x3988	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x398A	0xF7FEFB3F  BL	easymx_v7_TM4C129XNCZAD__i2cInit_1+0
0x398E	0xE00A    B	L_end_mikrobus_i2cInit
;easymx_v7_TM4C129XNCZAD.c, 230 :: 		case _MIKROBUS2 : return _i2cInit_2( cfg );
L_mikrobus_i2cInit86:
; cfg start address is: 4 (R1)
0x3990	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x3992	0xF7FFF849  BL	easymx_v7_TM4C129XNCZAD__i2cInit_2+0
0x3996	0xE006    B	L_end_mikrobus_i2cInit
;easymx_v7_TM4C129XNCZAD.c, 244 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_i2cInit87:
0x3998	0x2001    MOVS	R0, #1
0x399A	0xE004    B	L_end_mikrobus_i2cInit
;easymx_v7_TM4C129XNCZAD.c, 245 :: 		}
L_mikrobus_i2cInit83:
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x399C	0x2800    CMP	R0, #0
0x399E	0xD0F3    BEQ	L_mikrobus_i2cInit85
0x39A0	0x2801    CMP	R0, #1
0x39A2	0xD0F5    BEQ	L_mikrobus_i2cInit86
; bus end address is: 0 (R0)
; cfg end address is: 4 (R1)
0x39A4	0xE7F8    B	L_mikrobus_i2cInit87
;easymx_v7_TM4C129XNCZAD.c, 248 :: 		}
L_end_mikrobus_i2cInit:
0x39A6	0xF8DDE000  LDR	LR, [SP, #0]
0x39AA	0xB001    ADD	SP, SP, #4
0x39AC	0x4770    BX	LR
; end of _mikrobus_i2cInit
easymx_v7_TM4C129XNCZAD__i2cInit_1:
;__em_c129_i2c.c, 29 :: 		static T_mikrobus_ret _i2cInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x200C	0xB081    SUB	SP, SP, #4
0x200E	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__em_c129_i2c.c, 31 :: 		I2C0_Init_Advanced( cfg[0], &_GPIO_MODULE_I2C0_B23_AHB );
0x2012	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x2014	0x4608    MOV	R0, R1
0x2016	0x4904    LDR	R1, [PC, #16]
0x2018	0xF7FFFC0A  BL	_I2C0_Init_Advanced+0
;__em_c129_i2c.c, 32 :: 		return _MIKROBUS_OK;
0x201C	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_c129_i2c.c, 33 :: 		}
L_end__i2cInit_1:
0x201E	0xF8DDE000  LDR	LR, [SP, #0]
0x2022	0xB001    ADD	SP, SP, #4
0x2024	0x4770    BX	LR
0x2026	0xBF00    NOP
0x2028	0x4E7C0000  	__GPIO_MODULE_I2C0_B23_AHB+0
; end of easymx_v7_TM4C129XNCZAD__i2cInit_1
_I2C0_Init_Advanced:
;__Lib_I2C_09.c, 683 :: 		
; module start address is: 4 (R1)
; bitrate start address is: 0 (R0)
0x1830	0xB081    SUB	SP, SP, #4
0x1832	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; bitrate end address is: 0 (R0)
; bitrate start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_I2C_09.c, 684 :: 		
0x1836	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x1838	0x4601    MOV	R1, R0
; bitrate end address is: 0 (R0)
0x183A	0x4803    LDR	R0, [PC, #12]
0x183C	0xF7FFFA58  BL	__Lib_I2C_09_I2Cx_Init_Advanced+0
;__Lib_I2C_09.c, 685 :: 		
L_end_I2C0_Init_Advanced:
0x1840	0xF8DDE000  LDR	LR, [SP, #0]
0x1844	0xB001    ADD	SP, SP, #4
0x1846	0x4770    BX	LR
0x1848	0x00004002  	I2C0_MSA+0
; end of _I2C0_Init_Advanced
__Lib_I2C_09_I2Cx_Init_Advanced:
;__Lib_I2C_09.c, 514 :: 		
; module start address is: 8 (R2)
; bitrate start address is: 4 (R1)
; i2cBase start address is: 0 (R0)
0x0CF0	0xB083    SUB	SP, SP, #12
0x0CF2	0xF8CDE000  STR	LR, [SP, #0]
0x0CF6	0x9201    STR	R2, [SP, #4]
0x0CF8	0x460A    MOV	R2, R1
0x0CFA	0x4601    MOV	R1, R0
0x0CFC	0x9801    LDR	R0, [SP, #4]
; module end address is: 8 (R2)
; bitrate end address is: 4 (R1)
; i2cBase end address is: 0 (R0)
; i2cBase start address is: 4 (R1)
; bitrate start address is: 8 (R2)
; module start address is: 0 (R0)
;__Lib_I2C_09.c, 518 :: 		
0x0CFE	0x4B5C    LDR	R3, [PC, #368]
0x0D00	0x4299    CMP	R1, R3
0x0D02	0xD116    BNE	L___Lib_I2C_09_I2Cx_Init_Advanced71
;__Lib_I2C_09.c, 519 :: 		
0x0D04	0x2400    MOVS	R4, #0
0x0D06	0x4B5B    LDR	R3, [PC, #364]
0x0D08	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 520 :: 		
0x0D0A	0x2401    MOVS	R4, #1
0x0D0C	0xB264    SXTB	R4, R4
0x0D0E	0x4B5A    LDR	R3, [PC, #360]
0x0D10	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 521 :: 		
0x0D12	0x4C5A    LDR	R4, [PC, #360]
0x0D14	0x4B5A    LDR	R3, [PC, #360]
0x0D16	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 522 :: 		
0x0D18	0x4C5A    LDR	R4, [PC, #360]
0x0D1A	0x4B5B    LDR	R3, [PC, #364]
0x0D1C	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 523 :: 		
0x0D1E	0x4C5B    LDR	R4, [PC, #364]
0x0D20	0x4B5B    LDR	R3, [PC, #364]
0x0D22	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 524 :: 		
0x0D24	0x4C5B    LDR	R4, [PC, #364]
0x0D26	0x4B5C    LDR	R3, [PC, #368]
0x0D28	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 525 :: 		
0x0D2A	0x4C5C    LDR	R4, [PC, #368]
0x0D2C	0x4B5C    LDR	R3, [PC, #368]
0x0D2E	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 526 :: 		
0x0D30	0xE165    B	L___Lib_I2C_09_I2Cx_Init_Advanced72
L___Lib_I2C_09_I2Cx_Init_Advanced71:
;__Lib_I2C_09.c, 527 :: 		
0x0D32	0x4B5C    LDR	R3, [PC, #368]
0x0D34	0x4299    CMP	R1, R3
0x0D36	0xD116    BNE	L___Lib_I2C_09_I2Cx_Init_Advanced73
;__Lib_I2C_09.c, 528 :: 		
0x0D38	0x2400    MOVS	R4, #0
0x0D3A	0x4B5B    LDR	R3, [PC, #364]
0x0D3C	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 529 :: 		
0x0D3E	0x2401    MOVS	R4, #1
0x0D40	0xB264    SXTB	R4, R4
0x0D42	0x4B5A    LDR	R3, [PC, #360]
0x0D44	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 530 :: 		
0x0D46	0x4C5A    LDR	R4, [PC, #360]
0x0D48	0x4B4D    LDR	R3, [PC, #308]
0x0D4A	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 531 :: 		
0x0D4C	0x4C59    LDR	R4, [PC, #356]
0x0D4E	0x4B4E    LDR	R3, [PC, #312]
0x0D50	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 532 :: 		
0x0D52	0x4C59    LDR	R4, [PC, #356]
0x0D54	0x4B4E    LDR	R3, [PC, #312]
0x0D56	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 533 :: 		
0x0D58	0x4C58    LDR	R4, [PC, #352]
0x0D5A	0x4B4F    LDR	R3, [PC, #316]
0x0D5C	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 534 :: 		
0x0D5E	0x4C58    LDR	R4, [PC, #352]
0x0D60	0x4B4F    LDR	R3, [PC, #316]
0x0D62	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 535 :: 		
0x0D64	0xE14B    B	L___Lib_I2C_09_I2Cx_Init_Advanced74
L___Lib_I2C_09_I2Cx_Init_Advanced73:
;__Lib_I2C_09.c, 536 :: 		
0x0D66	0x4B57    LDR	R3, [PC, #348]
0x0D68	0x4299    CMP	R1, R3
0x0D6A	0xD116    BNE	L___Lib_I2C_09_I2Cx_Init_Advanced75
;__Lib_I2C_09.c, 537 :: 		
0x0D6C	0x2400    MOVS	R4, #0
0x0D6E	0x4B56    LDR	R3, [PC, #344]
0x0D70	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 538 :: 		
0x0D72	0x2401    MOVS	R4, #1
0x0D74	0xB264    SXTB	R4, R4
0x0D76	0x4B55    LDR	R3, [PC, #340]
0x0D78	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 539 :: 		
0x0D7A	0x4C55    LDR	R4, [PC, #340]
0x0D7C	0x4B40    LDR	R3, [PC, #256]
0x0D7E	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 540 :: 		
0x0D80	0x4C54    LDR	R4, [PC, #336]
0x0D82	0x4B41    LDR	R3, [PC, #260]
0x0D84	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 541 :: 		
0x0D86	0x4C54    LDR	R4, [PC, #336]
0x0D88	0x4B41    LDR	R3, [PC, #260]
0x0D8A	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 542 :: 		
0x0D8C	0x4C53    LDR	R4, [PC, #332]
0x0D8E	0x4B42    LDR	R3, [PC, #264]
0x0D90	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 543 :: 		
0x0D92	0x4C53    LDR	R4, [PC, #332]
0x0D94	0x4B42    LDR	R3, [PC, #264]
0x0D96	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 544 :: 		
0x0D98	0xE131    B	L___Lib_I2C_09_I2Cx_Init_Advanced76
L___Lib_I2C_09_I2Cx_Init_Advanced75:
;__Lib_I2C_09.c, 545 :: 		
0x0D9A	0x4B52    LDR	R3, [PC, #328]
0x0D9C	0x4299    CMP	R1, R3
0x0D9E	0xD116    BNE	L___Lib_I2C_09_I2Cx_Init_Advanced77
;__Lib_I2C_09.c, 546 :: 		
0x0DA0	0x2400    MOVS	R4, #0
0x0DA2	0x4B51    LDR	R3, [PC, #324]
0x0DA4	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 547 :: 		
0x0DA6	0x2401    MOVS	R4, #1
0x0DA8	0xB264    SXTB	R4, R4
0x0DAA	0x4B50    LDR	R3, [PC, #320]
0x0DAC	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 548 :: 		
0x0DAE	0x4C50    LDR	R4, [PC, #320]
0x0DB0	0x4B33    LDR	R3, [PC, #204]
0x0DB2	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 549 :: 		
0x0DB4	0x4C4F    LDR	R4, [PC, #316]
0x0DB6	0x4B34    LDR	R3, [PC, #208]
0x0DB8	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 550 :: 		
0x0DBA	0x4C4F    LDR	R4, [PC, #316]
0x0DBC	0x4B34    LDR	R3, [PC, #208]
0x0DBE	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 551 :: 		
0x0DC0	0x4C4E    LDR	R4, [PC, #312]
0x0DC2	0x4B35    LDR	R3, [PC, #212]
0x0DC4	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 552 :: 		
0x0DC6	0x4C4E    LDR	R4, [PC, #312]
0x0DC8	0x4B35    LDR	R3, [PC, #212]
0x0DCA	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 553 :: 		
0x0DCC	0xE117    B	L___Lib_I2C_09_I2Cx_Init_Advanced78
L___Lib_I2C_09_I2Cx_Init_Advanced77:
;__Lib_I2C_09.c, 554 :: 		
0x0DCE	0x4B4D    LDR	R3, [PC, #308]
0x0DD0	0x4299    CMP	R1, R3
0x0DD2	0xD116    BNE	L___Lib_I2C_09_I2Cx_Init_Advanced79
;__Lib_I2C_09.c, 555 :: 		
0x0DD4	0x2400    MOVS	R4, #0
0x0DD6	0x4B4C    LDR	R3, [PC, #304]
0x0DD8	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 556 :: 		
0x0DDA	0x2401    MOVS	R4, #1
0x0DDC	0xB264    SXTB	R4, R4
0x0DDE	0x4B4B    LDR	R3, [PC, #300]
0x0DE0	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 557 :: 		
0x0DE2	0x4C4B    LDR	R4, [PC, #300]
0x0DE4	0x4B26    LDR	R3, [PC, #152]
0x0DE6	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 558 :: 		
0x0DE8	0x4C4A    LDR	R4, [PC, #296]
0x0DEA	0x4B27    LDR	R3, [PC, #156]
0x0DEC	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 559 :: 		
0x0DEE	0x4C4A    LDR	R4, [PC, #296]
0x0DF0	0x4B27    LDR	R3, [PC, #156]
0x0DF2	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 560 :: 		
0x0DF4	0x4C49    LDR	R4, [PC, #292]
0x0DF6	0x4B28    LDR	R3, [PC, #160]
0x0DF8	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 561 :: 		
0x0DFA	0x4C49    LDR	R4, [PC, #292]
0x0DFC	0x4B28    LDR	R3, [PC, #160]
0x0DFE	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 562 :: 		
0x0E00	0xE0FD    B	L___Lib_I2C_09_I2Cx_Init_Advanced80
L___Lib_I2C_09_I2Cx_Init_Advanced79:
;__Lib_I2C_09.c, 563 :: 		
0x0E02	0x4B48    LDR	R3, [PC, #288]
0x0E04	0x4299    CMP	R1, R3
0x0E06	0xD116    BNE	L___Lib_I2C_09_I2Cx_Init_Advanced81
;__Lib_I2C_09.c, 564 :: 		
0x0E08	0x2400    MOVS	R4, #0
0x0E0A	0x4B47    LDR	R3, [PC, #284]
0x0E0C	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 565 :: 		
0x0E0E	0x2401    MOVS	R4, #1
0x0E10	0xB264    SXTB	R4, R4
0x0E12	0x4B46    LDR	R3, [PC, #280]
0x0E14	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 566 :: 		
0x0E16	0x4C46    LDR	R4, [PC, #280]
0x0E18	0x4B19    LDR	R3, [PC, #100]
0x0E1A	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 567 :: 		
0x0E1C	0x4C45    LDR	R4, [PC, #276]
0x0E1E	0x4B1A    LDR	R3, [PC, #104]
0x0E20	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 568 :: 		
0x0E22	0x4C45    LDR	R4, [PC, #276]
0x0E24	0x4B1A    LDR	R3, [PC, #104]
0x0E26	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 569 :: 		
0x0E28	0x4C44    LDR	R4, [PC, #272]
0x0E2A	0x4B1B    LDR	R3, [PC, #108]
0x0E2C	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 570 :: 		
0x0E2E	0x4C44    LDR	R4, [PC, #272]
0x0E30	0x4B1B    LDR	R3, [PC, #108]
0x0E32	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 571 :: 		
0x0E34	0xE0E3    B	L___Lib_I2C_09_I2Cx_Init_Advanced82
L___Lib_I2C_09_I2Cx_Init_Advanced81:
;__Lib_I2C_09.c, 572 :: 		
0x0E36	0x4B43    LDR	R3, [PC, #268]
0x0E38	0x4299    CMP	R1, R3
0x0E3A	0xD116    BNE	L___Lib_I2C_09_I2Cx_Init_Advanced83
;__Lib_I2C_09.c, 573 :: 		
0x0E3C	0x2400    MOVS	R4, #0
0x0E3E	0x4B42    LDR	R3, [PC, #264]
0x0E40	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 574 :: 		
0x0E42	0x2401    MOVS	R4, #1
0x0E44	0xB264    SXTB	R4, R4
0x0E46	0x4B41    LDR	R3, [PC, #260]
0x0E48	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 575 :: 		
0x0E4A	0x4C41    LDR	R4, [PC, #260]
0x0E4C	0x4B0C    LDR	R3, [PC, #48]
0x0E4E	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 576 :: 		
0x0E50	0x4C40    LDR	R4, [PC, #256]
0x0E52	0x4B0D    LDR	R3, [PC, #52]
0x0E54	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 577 :: 		
0x0E56	0x4C40    LDR	R4, [PC, #256]
0x0E58	0x4B0D    LDR	R3, [PC, #52]
0x0E5A	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 578 :: 		
0x0E5C	0x4C3F    LDR	R4, [PC, #252]
0x0E5E	0x4B0E    LDR	R3, [PC, #56]
0x0E60	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 579 :: 		
0x0E62	0x4C3F    LDR	R4, [PC, #252]
0x0E64	0x4B0E    LDR	R3, [PC, #56]
0x0E66	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 580 :: 		
0x0E68	0xE0C9    B	L___Lib_I2C_09_I2Cx_Init_Advanced84
L___Lib_I2C_09_I2Cx_Init_Advanced83:
;__Lib_I2C_09.c, 581 :: 		
0x0E6A	0x4B3E    LDR	R3, [PC, #248]
0x0E6C	0x4299    CMP	R1, R3
0x0E6E	0xE07B    B	#246
0x0E70	0x00004002  	I2C0_MSA+0
0x0E74	0x0CC02000  	__Lib_I2C_09__I2C0_TIMEOUT+0
0x0E78	0xC40043FC  	SYSCTL_RCGCI2C+0
0x0E7C	0xFFFFFFFF  	_I2C0_Enable+0
0x0E80	0x0D5C2000  	_I2C_Enable_Ptr+0
0x0E84	0x09D10000  	_I2C0_Master_Slave_Addr_Set+0
0x0E88	0x0D602000  	_I2C_Master_Slave_Addr_Set_Ptr+0
0x0E8C	0x0BE50000  	_I2C0_Write+0
0x0E90	0x0D642000  	_I2C_Write_Ptr+0
0x0E94	0x08B90000  	_I2C0_Read+0
0x0E98	0x0D682000  	_I2C_Read_Ptr+0
0x0E9C	0xFFFFFFFF  	_I2C0_Disable+0
0x0EA0	0x0D6C2000  	_I2C_Disable_Ptr+0
0x0EA4	0x10004002  	I2C1_MSA+0
0x0EA8	0x0CC42000  	__Lib_I2C_09__I2C1_TIMEOUT+0
0x0EAC	0xC40443FC  	SYSCTL_RCGCI2C+0
0x0EB0	0xFFFFFFFF  	_I2C1_Enable+0
0x0EB4	0x09B50000  	_I2C1_Master_Slave_Addr_Set+0
0x0EB8	0x0BC90000  	_I2C1_Write+0
0x0EBC	0x090D0000  	_I2C1_Read+0
0x0EC0	0xFFFFFFFF  	_I2C1_Disable+0
0x0EC4	0x20004002  	I2C2_MSA+0
0x0EC8	0x0CC82000  	__Lib_I2C_09__I2C2_TIMEOUT+0
0x0ECC	0xC40843FC  	SYSCTL_RCGCI2C+0
0x0ED0	0xFFFFFFFF  	_I2C2_Enable+0
0x0ED4	0x09990000  	_I2C2_Master_Slave_Addr_Set+0
0x0ED8	0x0B3D0000  	_I2C2_Write+0
0x0EDC	0x09610000  	_I2C2_Read+0
0x0EE0	0xFFFFFFFF  	_I2C2_Disable+0
0x0EE4	0x30004002  	I2C3_MSA+0
0x0EE8	0x0CCC2000  	__Lib_I2C_09__I2C3_TIMEOUT+0
0x0EEC	0xC40C43FC  	SYSCTL_RCGCI2C+0
0x0EF0	0xFFFFFFFF  	_I2C3_Enable+0
0x0EF4	0x09ED0000  	_I2C3_Master_Slave_Addr_Set+0
0x0EF8	0x0AB10000  	_I2C3_Write+0
0x0EFC	0x09450000  	_I2C3_Read+0
0x0F00	0xFFFFFFFF  	_I2C3_Disable+0
0x0F04	0x0000400C  	I2C4_MSA+0
0x0F08	0x0CD02000  	__Lib_I2C_09__I2C4_TIMEOUT+0
0x0F0C	0xC41043FC  	SYSCTL_RCGCI2C+0
0x0F10	0xFFFFFFFF  	_I2C4_Enable+0
0x0F14	0x0A410000  	_I2C4_Master_Slave_Addr_Set+0
0x0F18	0x0A950000  	_I2C4_Write+0
0x0F1C	0x09290000  	_I2C4_Read+0
0x0F20	0xFFFFFFFF  	_I2C4_Disable+0
0x0F24	0x1000400C  	I2C5_MSA+0
0x0F28	0x0CD42000  	__Lib_I2C_09__I2C5_TIMEOUT+0
0x0F2C	0xC41443FC  	SYSCTL_RCGCI2C+0
0x0F30	0xFFFFFFFF  	_I2C5_Enable+0
0x0F34	0x0A250000  	_I2C5_Master_Slave_Addr_Set+0
0x0F38	0x0A790000  	_I2C5_Write+0
0x0F3C	0x0A5D0000  	_I2C5_Read+0
0x0F40	0xFFFFFFFF  	_I2C5_Disable+0
0x0F44	0x2000400C  	I2C6_MSA+0
0x0F48	0x0CD82000  	__Lib_I2C_09__I2C6_TIMEOUT+0
0x0F4C	0xC41843FC  	SYSCTL_RCGCI2C+0
0x0F50	0xFFFFFFFF  	_I2C6_Enable+0
0x0F54	0x0A090000  	_I2C6_Master_Slave_Addr_Set+0
0x0F58	0x0ACD0000  	_I2C6_Write+0
0x0F5C	0x0B910000  	_I2C6_Read+0
0x0F60	0xFFFFFFFF  	_I2C6_Disable+0
0x0F64	0x3000400C  	I2C7_MSA+0
0x0F68	0xD116    BNE	L___Lib_I2C_09_I2Cx_Init_Advanced85
;__Lib_I2C_09.c, 582 :: 		
0x0F6A	0x2400    MOVS	R4, #0
0x0F6C	0x4B41    LDR	R3, [PC, #260]
0x0F6E	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 583 :: 		
0x0F70	0x2401    MOVS	R4, #1
0x0F72	0xB264    SXTB	R4, R4
0x0F74	0x4B40    LDR	R3, [PC, #256]
0x0F76	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 584 :: 		
0x0F78	0x4C40    LDR	R4, [PC, #256]
0x0F7A	0x4B41    LDR	R3, [PC, #260]
0x0F7C	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 585 :: 		
0x0F7E	0x4C41    LDR	R4, [PC, #260]
0x0F80	0x4B41    LDR	R3, [PC, #260]
0x0F82	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 586 :: 		
0x0F84	0x4C41    LDR	R4, [PC, #260]
0x0F86	0x4B42    LDR	R3, [PC, #264]
0x0F88	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 587 :: 		
0x0F8A	0x4C42    LDR	R4, [PC, #264]
0x0F8C	0x4B42    LDR	R3, [PC, #264]
0x0F8E	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 588 :: 		
0x0F90	0x4C42    LDR	R4, [PC, #264]
0x0F92	0x4B43    LDR	R3, [PC, #268]
0x0F94	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 589 :: 		
0x0F96	0xE032    B	L___Lib_I2C_09_I2Cx_Init_Advanced86
L___Lib_I2C_09_I2Cx_Init_Advanced85:
;__Lib_I2C_09.c, 590 :: 		
0x0F98	0x4B42    LDR	R3, [PC, #264]
0x0F9A	0x4299    CMP	R1, R3
0x0F9C	0xD116    BNE	L___Lib_I2C_09_I2Cx_Init_Advanced87
;__Lib_I2C_09.c, 591 :: 		
0x0F9E	0x2400    MOVS	R4, #0
0x0FA0	0x4B41    LDR	R3, [PC, #260]
0x0FA2	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 592 :: 		
0x0FA4	0x2401    MOVS	R4, #1
0x0FA6	0xB264    SXTB	R4, R4
0x0FA8	0x4B40    LDR	R3, [PC, #256]
0x0FAA	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 593 :: 		
0x0FAC	0x4C40    LDR	R4, [PC, #256]
0x0FAE	0x4B34    LDR	R3, [PC, #208]
0x0FB0	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 594 :: 		
0x0FB2	0x4C40    LDR	R4, [PC, #256]
0x0FB4	0x4B34    LDR	R3, [PC, #208]
0x0FB6	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 595 :: 		
0x0FB8	0x4C3F    LDR	R4, [PC, #252]
0x0FBA	0x4B35    LDR	R3, [PC, #212]
0x0FBC	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 596 :: 		
0x0FBE	0x4C3F    LDR	R4, [PC, #252]
0x0FC0	0x4B35    LDR	R3, [PC, #212]
0x0FC2	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 597 :: 		
0x0FC4	0x4C3E    LDR	R4, [PC, #248]
0x0FC6	0x4B36    LDR	R3, [PC, #216]
0x0FC8	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 598 :: 		
0x0FCA	0xE018    B	L___Lib_I2C_09_I2Cx_Init_Advanced88
L___Lib_I2C_09_I2Cx_Init_Advanced87:
;__Lib_I2C_09.c, 599 :: 		
0x0FCC	0x4B3D    LDR	R3, [PC, #244]
0x0FCE	0x4299    CMP	R1, R3
0x0FD0	0xD115    BNE	L___Lib_I2C_09_I2Cx_Init_Advanced89
;__Lib_I2C_09.c, 600 :: 		
0x0FD2	0x2400    MOVS	R4, #0
0x0FD4	0x4B3C    LDR	R3, [PC, #240]
0x0FD6	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 601 :: 		
0x0FD8	0x2401    MOVS	R4, #1
0x0FDA	0xB264    SXTB	R4, R4
0x0FDC	0x4B3B    LDR	R3, [PC, #236]
0x0FDE	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 602 :: 		
0x0FE0	0x4C3B    LDR	R4, [PC, #236]
0x0FE2	0x4B27    LDR	R3, [PC, #156]
0x0FE4	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 603 :: 		
0x0FE6	0x4C3B    LDR	R4, [PC, #236]
0x0FE8	0x4B27    LDR	R3, [PC, #156]
0x0FEA	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 604 :: 		
0x0FEC	0x4C3A    LDR	R4, [PC, #232]
0x0FEE	0x4B28    LDR	R3, [PC, #160]
0x0FF0	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 605 :: 		
0x0FF2	0x4C3A    LDR	R4, [PC, #232]
0x0FF4	0x4B28    LDR	R3, [PC, #160]
0x0FF6	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 606 :: 		
0x0FF8	0x4C39    LDR	R4, [PC, #228]
0x0FFA	0x4B29    LDR	R3, [PC, #164]
0x0FFC	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_09.c, 607 :: 		
L___Lib_I2C_09_I2Cx_Init_Advanced89:
L___Lib_I2C_09_I2Cx_Init_Advanced88:
L___Lib_I2C_09_I2Cx_Init_Advanced86:
L___Lib_I2C_09_I2Cx_Init_Advanced84:
L___Lib_I2C_09_I2Cx_Init_Advanced82:
L___Lib_I2C_09_I2Cx_Init_Advanced80:
L___Lib_I2C_09_I2Cx_Init_Advanced78:
L___Lib_I2C_09_I2Cx_Init_Advanced76:
L___Lib_I2C_09_I2Cx_Init_Advanced74:
L___Lib_I2C_09_I2Cx_Init_Advanced72:
;__Lib_I2C_09.c, 608 :: 		
0x0FFE	0x9201    STR	R2, [SP, #4]
; module end address is: 0 (R0)
0x1000	0x9102    STR	R1, [SP, #8]
0x1002	0xF7FFF913  BL	_GPIO_Alternate_Function_Enable+0
0x1006	0x9902    LDR	R1, [SP, #8]
0x1008	0x9A01    LDR	R2, [SP, #4]
;__Lib_I2C_09.c, 610 :: 		
0x100A	0xF2010420  ADDW	R4, R1, #32
0x100E	0x2310    MOVS	R3, #16
0x1010	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_09.c, 613 :: 		
0x1012	0x4B34    LDR	R3, [PC, #208]
0x1014	0x429A    CMP	R2, R3
0x1016	0xD107    BNE	L___Lib_I2C_09_I2Cx_Init_Advanced90
;__Lib_I2C_09.c, 614 :: 		
; mul start address is: 24 (R6)
0x1018	0x2606    MOVS	R6, #6
;__Lib_I2C_09.c, 615 :: 		
0x101A	0x1D0D    ADDS	R5, R1, #4
0x101C	0x2401    MOVS	R4, #1
0x101E	0x682B    LDR	R3, [R5, #0]
0x1020	0xF3641304  BFI	R3, R4, #4, #1
0x1024	0x602B    STR	R3, [R5, #0]
;__Lib_I2C_09.c, 616 :: 		
; mul end address is: 24 (R6)
0x1026	0xE006    B	L___Lib_I2C_09_I2Cx_Init_Advanced91
L___Lib_I2C_09_I2Cx_Init_Advanced90:
;__Lib_I2C_09.c, 618 :: 		
; mul start address is: 24 (R6)
0x1028	0x2614    MOVS	R6, #20
;__Lib_I2C_09.c, 619 :: 		
0x102A	0x1D0D    ADDS	R5, R1, #4
0x102C	0x2400    MOVS	R4, #0
0x102E	0x682B    LDR	R3, [R5, #0]
0x1030	0xF3641304  BFI	R3, R4, #4, #1
0x1034	0x602B    STR	R3, [R5, #0]
; mul end address is: 24 (R6)
;__Lib_I2C_09.c, 620 :: 		
L___Lib_I2C_09_I2Cx_Init_Advanced91:
;__Lib_I2C_09.c, 622 :: 		
; mul start address is: 24 (R6)
0x1036	0xF7FFF8F3  BL	_Get_Fosc_kHz+0
0x103A	0xF24033E8  MOVW	R3, #1000
0x103E	0xFB00F503  MUL	R5, R0, R3
;__Lib_I2C_09.c, 623 :: 		
0x1042	0xFB06F402  MUL	R4, R6, R2
; bitrate end address is: 8 (R2)
; mul end address is: 24 (R6)
0x1046	0xFBB5F3F4  UDIV	R3, R5, R4
; tmp start address is: 0 (R0)
0x104A	0x4618    MOV	R0, R3
;__Lib_I2C_09.c, 624 :: 		
0x104C	0x4363    MULS	R3, R4, R3
0x104E	0x1AEB    SUB	R3, R5, R3
0x1050	0xB90B    CBNZ	R3, L___Lib_I2C_09_I2Cx_Init_Advanced112
;__Lib_I2C_09.c, 625 :: 		
0x1052	0x1E40    SUBS	R0, R0, #1
; tmp end address is: 0 (R0)
0x1054	0xE7FF    B	L___Lib_I2C_09_I2Cx_Init_Advanced92
L___Lib_I2C_09_I2Cx_Init_Advanced112:
;__Lib_I2C_09.c, 624 :: 		
;__Lib_I2C_09.c, 625 :: 		
L___Lib_I2C_09_I2Cx_Init_Advanced92:
;__Lib_I2C_09.c, 626 :: 		
; tmp start address is: 0 (R0)
0x1056	0x287F    CMP	R0, #127
0x1058	0xD901    BLS	L___Lib_I2C_09_I2Cx_Init_Advanced113
;__Lib_I2C_09.c, 627 :: 		
0x105A	0x207F    MOVS	R0, #127
; tmp end address is: 0 (R0)
0x105C	0xE7FF    B	L___Lib_I2C_09_I2Cx_Init_Advanced93
L___Lib_I2C_09_I2Cx_Init_Advanced113:
;__Lib_I2C_09.c, 626 :: 		
;__Lib_I2C_09.c, 627 :: 		
L___Lib_I2C_09_I2Cx_Init_Advanced93:
;__Lib_I2C_09.c, 628 :: 		
; tmp start address is: 0 (R0)
0x105E	0x2801    CMP	R0, #1
0x1060	0xD201    BCS	L___Lib_I2C_09_I2Cx_Init_Advanced114
;__Lib_I2C_09.c, 629 :: 		
0x1062	0x2001    MOVS	R0, #1
; tmp end address is: 0 (R0)
0x1064	0xE7FF    B	L___Lib_I2C_09_I2Cx_Init_Advanced94
L___Lib_I2C_09_I2Cx_Init_Advanced114:
;__Lib_I2C_09.c, 628 :: 		
;__Lib_I2C_09.c, 629 :: 		
L___Lib_I2C_09_I2Cx_Init_Advanced94:
;__Lib_I2C_09.c, 631 :: 		
; tmp start address is: 0 (R0)
0x1066	0xF201030C  ADDW	R3, R1, #12
; i2cBase end address is: 4 (R1)
0x106A	0x6018    STR	R0, [R3, #0]
; tmp end address is: 0 (R0)
;__Lib_I2C_09.c, 632 :: 		
L_end_I2Cx_Init_Advanced:
0x106C	0xF8DDE000  LDR	LR, [SP, #0]
0x1070	0xB003    ADD	SP, SP, #12
0x1072	0x4770    BX	LR
0x1074	0x0CDC2000  	__Lib_I2C_09__I2C7_TIMEOUT+0
0x1078	0xC41C43FC  	SYSCTL_RCGCI2C+0
0x107C	0xFFFFFFFF  	_I2C7_Enable+0
0x1080	0x0D5C2000  	_I2C_Enable_Ptr+0
0x1084	0x097D0000  	_I2C7_Master_Slave_Addr_Set+0
0x1088	0x0D602000  	_I2C_Master_Slave_Addr_Set_Ptr+0
0x108C	0x0B210000  	_I2C7_Write+0
0x1090	0x0D642000  	_I2C_Write_Ptr+0
0x1094	0x0B750000  	_I2C7_Read+0
0x1098	0x0D682000  	_I2C_Read_Ptr+0
0x109C	0xFFFFFFFF  	_I2C7_Disable+0
0x10A0	0x0D6C2000  	_I2C_Disable_Ptr+0
0x10A4	0x8000400B  	I2C8_MSA+0
0x10A8	0x0CE02000  	__Lib_I2C_09__I2C8_TIMEOUT+0
0x10AC	0xC42043FC  	SYSCTL_RCGCI2C+0
0x10B0	0xFFFFFFFF  	_I2C8_Enable+0
0x10B4	0x08F10000  	_I2C8_Master_Slave_Addr_Set+0
0x10B8	0x0B050000  	_I2C8_Write+0
0x10BC	0x0B590000  	_I2C8_Read+0
0x10C0	0xFFFFFFFF  	_I2C8_Disable+0
0x10C4	0x9000400B  	I2C9_MSA+0
0x10C8	0x0CE42000  	__Lib_I2C_09__I2C9_TIMEOUT+0
0x10CC	0xC42443FC  	SYSCTL_RCGCI2C+0
0x10D0	0xFFFFFFFF  	_I2C9_Enable+0
0x10D4	0x08D50000  	_I2C9_Master_Slave_Addr_Set+0
0x10D8	0x0AE90000  	_I2C9_Write+0
0x10DC	0x0BAD0000  	_I2C9_Read+0
0x10E0	0xFFFFFFFF  	_I2C9_Disable+0
0x10E4	0xCFD00032  	#3330000
; end of __Lib_I2C_09_I2Cx_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_6.c, 543 :: 		
; module start address is: 0 (R0)
0x022C	0xB081    SUB	SP, SP, #4
0x022E	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_6.c, 547 :: 		
; cnt start address is: 44 (R11)
0x0232	0xF2400B00  MOVW	R11, #0
; module end address is: 0 (R0)
; cnt end address is: 44 (R11)
0x0236	0x4682    MOV	R10, R0
L_GPIO_Alternate_Function_Enable108:
; cnt start address is: 44 (R11)
; module start address is: 40 (R10)
0x0238	0xF10A01D8  ADD	R1, R10, #216
0x023C	0x7809    LDRB	R1, [R1, #0]
0x023E	0x458B    CMP	R11, R1
0x0240	0xD239    BCS	L_GPIO_Alternate_Function_Enable109
;__Lib_GPIO_6.c, 548 :: 		
0x0242	0x210C    MOVS	R1, #12
0x0244	0xFB0BF101  MUL	R1, R11, R1
0x0248	0xEB0A0101  ADD	R1, R10, R1, LSL #0
; tmpPinDsc start address is: 48 (R12)
0x024C	0x468C    MOV	R12, R1
;__Lib_GPIO_6.c, 550 :: 		
0x024E	0xF10C0108  ADD	R1, R12, #8
0x0252	0x7809    LDRB	R1, [R1, #0]
0x0254	0xB9A9    CBNZ	R1, L_GPIO_Alternate_Function_Enable111
;__Lib_GPIO_6.c, 551 :: 		
0x0256	0xF10C0108  ADD	R1, R12, #8
0x025A	0x7809    LDRB	R1, [R1, #0]
0x025C	0xB2CC    UXTB	R4, R1
0x025E	0xF10C0106  ADD	R1, R12, #6
0x0262	0x8809    LDRH	R1, [R1, #0]
0x0264	0xB28B    UXTH	R3, R1
0x0266	0xF10C0104  ADD	R1, R12, #4
0x026A	0x7809    LDRB	R1, [R1, #0]
0x026C	0xB2CA    UXTB	R2, R1
0x026E	0xF8DC1000  LDR	R1, [R12, #0]
; tmpPinDsc end address is: 48 (R12)
0x0272	0x4608    MOV	R0, R1
0x0274	0xB2D1    UXTB	R1, R2
0x0276	0x2200    MOVS	R2, __GPIO_DIR_INPUT
0x0278	0xB410    PUSH	(R4)
0x027A	0xF000FF35  BL	_GPIO_Config+0
0x027E	0xB001    ADD	SP, SP, #4
0x0280	0xE014    B	L_GPIO_Alternate_Function_Enable112
L_GPIO_Alternate_Function_Enable111:
;__Lib_GPIO_6.c, 553 :: 		
; tmpPinDsc start address is: 48 (R12)
0x0282	0xF10C0108  ADD	R1, R12, #8
0x0286	0x7809    LDRB	R1, [R1, #0]
0x0288	0xB2CC    UXTB	R4, R1
0x028A	0xF10C0106  ADD	R1, R12, #6
0x028E	0x8809    LDRH	R1, [R1, #0]
0x0290	0xB28B    UXTH	R3, R1
0x0292	0xF10C0104  ADD	R1, R12, #4
0x0296	0x7809    LDRB	R1, [R1, #0]
0x0298	0xB2CA    UXTB	R2, R1
0x029A	0xF8DC1000  LDR	R1, [R12, #0]
; tmpPinDsc end address is: 48 (R12)
0x029E	0x4608    MOV	R0, R1
0x02A0	0xB2D1    UXTB	R1, R2
0x02A2	0x220F    MOVS	R2, __GPIO_DIR_NO_CHANGE
0x02A4	0xB410    PUSH	(R4)
0x02A6	0xF000FF1F  BL	_GPIO_Config+0
0x02AA	0xB001    ADD	SP, SP, #4
L_GPIO_Alternate_Function_Enable112:
;__Lib_GPIO_6.c, 547 :: 		
0x02AC	0xF10B0B01  ADD	R11, R11, #1
0x02B0	0xFA5FFB8B  UXTB	R11, R11
;__Lib_GPIO_6.c, 554 :: 		
; module end address is: 40 (R10)
; cnt end address is: 44 (R11)
0x02B4	0xE7C0    B	L_GPIO_Alternate_Function_Enable108
L_GPIO_Alternate_Function_Enable109:
;__Lib_GPIO_6.c, 555 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x02B6	0xF8DDE000  LDR	LR, [SP, #0]
0x02BA	0xB001    ADD	SP, SP, #4
0x02BC	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0220	0x4801    LDR	R0, [PC, #4]
0x0222	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x0224	0x4770    BX	LR
0x0226	0xBF00    NOP
0x0228	0x0D582000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
easymx_v7_TM4C129XNCZAD__i2cInit_2:
;__em_c129_i2c.c, 35 :: 		static T_mikrobus_ret _i2cInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x2A28	0xB081    SUB	SP, SP, #4
0x2A2A	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__em_c129_i2c.c, 37 :: 		I2C0_Init_Advanced( cfg[0], &_GPIO_MODULE_I2C0_B23_AHB );
0x2A2E	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x2A30	0x4608    MOV	R0, R1
0x2A32	0x4904    LDR	R1, [PC, #16]
0x2A34	0xF7FEFEFC  BL	_I2C0_Init_Advanced+0
;__em_c129_i2c.c, 38 :: 		return _MIKROBUS_OK;
0x2A38	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_c129_i2c.c, 39 :: 		}
L_end__i2cInit_2:
0x2A3A	0xF8DDE000  LDR	LR, [SP, #0]
0x2A3E	0xB001    ADD	SP, SP, #4
0x2A40	0x4770    BX	LR
0x2A42	0xBF00    NOP
0x2A44	0x4E7C0000  	__GPIO_MODULE_I2C0_B23_AHB+0
; end of easymx_v7_TM4C129XNCZAD__i2cInit_2
_mikrobus_logInit:
;easymx_v7_TM4C129XNCZAD.c, 283 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x3628	0xB081    SUB	SP, SP, #4
0x362A	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; baud start address is: 4 (R1)
;easymx_v7_TM4C129XNCZAD.c, 285 :: 		switch( port )
0x362E	0xE011    B	L_mikrobus_logInit88
; port end address is: 0 (R0)
;easymx_v7_TM4C129XNCZAD.c, 288 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit90:
0x3630	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x3632	0xF7FFFA75  BL	easymx_v7_TM4C129XNCZAD__log_init1+0
0x3636	0xE016    B	L_end_mikrobus_logInit
;easymx_v7_TM4C129XNCZAD.c, 291 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit91:
; baud start address is: 4 (R1)
0x3638	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x363A	0xF7FFF8E7  BL	easymx_v7_TM4C129XNCZAD__log_init2+0
0x363E	0xE012    B	L_end_mikrobus_logInit
;easymx_v7_TM4C129XNCZAD.c, 309 :: 		case _LOG_USBUART_A : return _log_initUartA( baud );
L_mikrobus_logInit92:
; baud start address is: 4 (R1)
0x3640	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x3642	0xF7FFF8B7  BL	easymx_v7_TM4C129XNCZAD__log_initUartA+0
0x3646	0xE00E    B	L_end_mikrobus_logInit
;easymx_v7_TM4C129XNCZAD.c, 312 :: 		case _LOG_USBUART_B : return _log_initUartB( baud );
L_mikrobus_logInit93:
; baud start address is: 4 (R1)
0x3648	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x364A	0xF7FFF8F1  BL	easymx_v7_TM4C129XNCZAD__log_initUartB+0
0x364E	0xE00A    B	L_end_mikrobus_logInit
;easymx_v7_TM4C129XNCZAD.c, 314 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit94:
0x3650	0x2001    MOVS	R0, #1
0x3652	0xE008    B	L_end_mikrobus_logInit
;easymx_v7_TM4C129XNCZAD.c, 315 :: 		}
L_mikrobus_logInit88:
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x3654	0x2800    CMP	R0, #0
0x3656	0xD0EB    BEQ	L_mikrobus_logInit90
0x3658	0x2801    CMP	R0, #1
0x365A	0xD0ED    BEQ	L_mikrobus_logInit91
0x365C	0x2820    CMP	R0, #32
0x365E	0xD0EF    BEQ	L_mikrobus_logInit92
0x3660	0x2830    CMP	R0, #48
0x3662	0xD0F1    BEQ	L_mikrobus_logInit93
; port end address is: 0 (R0)
; baud end address is: 4 (R1)
0x3664	0xE7F4    B	L_mikrobus_logInit94
;easymx_v7_TM4C129XNCZAD.c, 317 :: 		}
L_end_mikrobus_logInit:
0x3666	0xF8DDE000  LDR	LR, [SP, #0]
0x366A	0xB001    ADD	SP, SP, #4
0x366C	0x4770    BX	LR
; end of _mikrobus_logInit
easymx_v7_TM4C129XNCZAD__log_init1:
;__em_c129_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
0x2B20	0xB081    SUB	SP, SP, #4
0x2B22	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_c129_log.c, 25 :: 		UART5_Init( baud );
; baud end address is: 0 (R0)
0x2B26	0xF7FEFFE9  BL	_UART5_Init+0
;__em_c129_log.c, 26 :: 		logger = UART5_Write;
0x2B2A	0x4A04    LDR	R2, [PC, #16]
0x2B2C	0x4904    LDR	R1, [PC, #16]
0x2B2E	0x600A    STR	R2, [R1, #0]
;__em_c129_log.c, 27 :: 		return 0;
0x2B30	0x2000    MOVS	R0, #0
;__em_c129_log.c, 28 :: 		}
L_end__log_init1:
0x2B32	0xF8DDE000  LDR	LR, [SP, #0]
0x2B36	0xB001    ADD	SP, SP, #4
0x2B38	0x4770    BX	LR
0x2B3A	0xBF00    NOP
0x2B3C	0x1CE10000  	_UART5_Write+0
0x2B40	0x0D382000  	_logger+0
; end of easymx_v7_TM4C129XNCZAD__log_init1
_UART5_Init:
;__Lib_UART_07.c, 1146 :: 		
; baud_rate start address is: 0 (R0)
0x1AFC	0xB082    SUB	SP, SP, #8
0x1AFE	0xF8CDE000  STR	LR, [SP, #0]
0x1B02	0x4603    MOV	R3, R0
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 12 (R3)
;__Lib_UART_07.c, 1149 :: 		
0x1B04	0x4A21    LDR	R2, [PC, #132]
0x1B06	0x4922    LDR	R1, [PC, #136]
0x1B08	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1150 :: 		
0x1B0A	0x4A22    LDR	R2, [PC, #136]
0x1B0C	0x4922    LDR	R1, [PC, #136]
0x1B0E	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1151 :: 		
0x1B10	0x4A22    LDR	R2, [PC, #136]
0x1B12	0x4923    LDR	R1, [PC, #140]
0x1B14	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1152 :: 		
0x1B16	0x4A23    LDR	R2, [PC, #140]
0x1B18	0x4923    LDR	R1, [PC, #140]
0x1B1A	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1155 :: 		
0x1B1C	0x9301    STR	R3, [SP, #4]
0x1B1E	0x4823    LDR	R0, [PC, #140]
0x1B20	0xF7FEFB84  BL	_GPIO_Alternate_Function_Enable+0
0x1B24	0x9B01    LDR	R3, [SP, #4]
;__Lib_UART_07.c, 1157 :: 		
0x1B26	0x2201    MOVS	R2, #1
0x1B28	0xB252    SXTB	R2, R2
0x1B2A	0x4921    LDR	R1, [PC, #132]
0x1B2C	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1158 :: 		
0x1B2E	0xBF00    NOP
;__Lib_UART_07.c, 1159 :: 		
0x1B30	0xBF00    NOP
;__Lib_UART_07.c, 1160 :: 		
0x1B32	0xBF00    NOP
;__Lib_UART_07.c, 1168 :: 		
0x1B34	0xF7FFF894  BL	__Lib_UART_07_UART5_Disable+0
;__Lib_UART_07.c, 1170 :: 		
0x1B38	0xF7FEFB72  BL	_Get_Fosc_kHz+0
0x1B3C	0xF24031E8  MOVW	R1, #1000
0x1B40	0xFB00F201  MUL	R2, R0, R1
; UARTClk start address is: 0 (R0)
0x1B44	0x4610    MOV	R0, R2
;__Lib_UART_07.c, 1174 :: 		
0x1B46	0x0119    LSLS	R1, R3, #4
0x1B48	0x4291    CMP	R1, R2
0x1B4A	0xD905    BLS	L_UART5_Init105
;__Lib_UART_07.c, 1177 :: 		
0x1B4C	0x2201    MOVS	R2, #1
0x1B4E	0xB252    SXTB	R2, R2
0x1B50	0x4918    LDR	R1, [PC, #96]
0x1B52	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1181 :: 		
0x1B54	0x085A    LSRS	R2, R3, #1
; baud_rate end address is: 12 (R3)
; baud_rate start address is: 8 (R2)
;__Lib_UART_07.c, 1182 :: 		
; baud_rate end address is: 8 (R2)
0x1B56	0xE004    B	L_UART5_Init106
L_UART5_Init105:
;__Lib_UART_07.c, 1185 :: 		
; baud_rate start address is: 12 (R3)
0x1B58	0x2200    MOVS	R2, #0
0x1B5A	0xB252    SXTB	R2, R2
0x1B5C	0x4915    LDR	R1, [PC, #84]
0x1B5E	0x600A    STR	R2, [R1, #0]
; baud_rate end address is: 12 (R3)
0x1B60	0x461A    MOV	R2, R3
;__Lib_UART_07.c, 1186 :: 		
L_UART5_Init106:
;__Lib_UART_07.c, 1189 :: 		
; baud_rate start address is: 8 (R2)
0x1B62	0x00C1    LSLS	R1, R0, #3
; UARTClk end address is: 0 (R0)
0x1B64	0xFBB1F1F2  UDIV	R1, R1, R2
; baud_rate end address is: 8 (R2)
0x1B68	0x1C49    ADDS	R1, R1, #1
0x1B6A	0x084B    LSRS	R3, R1, #1
;__Lib_UART_07.c, 1192 :: 		
0x1B6C	0x099A    LSRS	R2, R3, #6
0x1B6E	0x4912    LDR	R1, [PC, #72]
0x1B70	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1193 :: 		
0x1B72	0xF003023F  AND	R2, R3, #63
0x1B76	0x4911    LDR	R1, [PC, #68]
0x1B78	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1197 :: 		
0x1B7A	0x2260    MOVS	R2, #96
0x1B7C	0x4910    LDR	R1, [PC, #64]
0x1B7E	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1203 :: 		
0x1B80	0xF7FFF85C  BL	__Lib_UART_07_UART5_Enable+0
;__Lib_UART_07.c, 1204 :: 		
L_end_UART5_Init:
0x1B84	0xF8DDE000  LDR	LR, [SP, #0]
0x1B88	0xB002    ADD	SP, SP, #8
0x1B8A	0x4770    BX	LR
0x1B8C	0x1CE10000  	_UART5_Write+0
0x1B90	0x0D982000  	_UART_Wr_Ptr+0
0x1B94	0x3A690000  	_UART5_Read+0
0x1B98	0x0D342000  	_UART_Rd_Ptr+0
0x1B9C	0x3A590000  	_UART5_Data_Ready+0
0x1BA0	0x0D302000  	_UART_Rdy_Ptr+0
0x1BA4	0x3A450000  	_UART5_Tx_Idle+0
0x1BA8	0x0D9C2000  	_UART_Tx_Idle_Ptr+0
0x1BAC	0x4CC40000  	__GPIO_MODULE_UART5_H67_AHB+0
0x1BB0	0xC31443FC  	SYSCTL_RCGCUART+0
0x1BB4	0x06144222  	UART5_CTL+0
0x1BB8	0x10244001  	UART5_IBRD+0
0x1BBC	0x10284001  	UART5_FBRD+0
0x1BC0	0x102C4001  	UART5_LCRH+0
; end of _UART5_Init
__Lib_UART_07_UART5_Disable:
;__Lib_UART_07.c, 1123 :: 		
0x0C60	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1131 :: 		
0x0C62	0x2100    MOVS	R1, #0
0x0C64	0xB249    SXTB	R1, R1
0x0C66	0x4804    LDR	R0, [PC, #16]
0x0C68	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1132 :: 		
0x0C6A	0x4804    LDR	R0, [PC, #16]
0x0C6C	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1133 :: 		
0x0C6E	0x4804    LDR	R0, [PC, #16]
0x0C70	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1134 :: 		
L_end_UART5_Disable:
0x0C72	0xB001    ADD	SP, SP, #4
0x0C74	0x4770    BX	LR
0x0C76	0xBF00    NOP
0x0C78	0x06004222  	UART5_CTL+0
0x0C7C	0x06204222  	UART5_CTL+0
0x0C80	0x06244222  	UART5_CTL+0
; end of __Lib_UART_07_UART5_Disable
__Lib_UART_07_UART5_Enable:
;__Lib_UART_07.c, 1136 :: 		
0x0C3C	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1141 :: 		
0x0C3E	0x2101    MOVS	R1, #1
0x0C40	0xB249    SXTB	R1, R1
0x0C42	0x4804    LDR	R0, [PC, #16]
0x0C44	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1142 :: 		
0x0C46	0x4804    LDR	R0, [PC, #16]
0x0C48	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1143 :: 		
0x0C4A	0x4804    LDR	R0, [PC, #16]
0x0C4C	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1144 :: 		
L_end_UART5_Enable:
0x0C4E	0xB001    ADD	SP, SP, #4
0x0C50	0x4770    BX	LR
0x0C52	0xBF00    NOP
0x0C54	0x06004222  	UART5_CTL+0
0x0C58	0x06204222  	UART5_CTL+0
0x0C5C	0x06244222  	UART5_CTL+0
; end of __Lib_UART_07_UART5_Enable
easymx_v7_TM4C129XNCZAD__log_init2:
;__em_c129_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
0x280C	0xB081    SUB	SP, SP, #4
0x280E	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_c129_log.c, 32 :: 		UART7_Init( baud );
; baud end address is: 0 (R0)
0x2812	0xF7FFF9D7  BL	_UART7_Init+0
;__em_c129_log.c, 33 :: 		logger = UART7_Write;
0x2816	0x4A04    LDR	R2, [PC, #16]
0x2818	0x4904    LDR	R1, [PC, #16]
0x281A	0x600A    STR	R2, [R1, #0]
;__em_c129_log.c, 34 :: 		return 0;
0x281C	0x2000    MOVS	R0, #0
;__em_c129_log.c, 35 :: 		}
L_end__log_init2:
0x281E	0xF8DDE000  LDR	LR, [SP, #0]
0x2822	0xB001    ADD	SP, SP, #4
0x2824	0x4770    BX	LR
0x2826	0xBF00    NOP
0x2828	0x1D190000  	_UART7_Write+0
0x282C	0x0D382000  	_logger+0
; end of easymx_v7_TM4C129XNCZAD__log_init2
_UART7_Init:
;__Lib_UART_07.c, 1556 :: 		
; baud_rate start address is: 0 (R0)
0x1BC4	0xB082    SUB	SP, SP, #8
0x1BC6	0xF8CDE000  STR	LR, [SP, #0]
0x1BCA	0x4603    MOV	R3, R0
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 12 (R3)
;__Lib_UART_07.c, 1559 :: 		
0x1BCC	0x4A21    LDR	R2, [PC, #132]
0x1BCE	0x4922    LDR	R1, [PC, #136]
0x1BD0	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1560 :: 		
0x1BD2	0x4A22    LDR	R2, [PC, #136]
0x1BD4	0x4922    LDR	R1, [PC, #136]
0x1BD6	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1561 :: 		
0x1BD8	0x4A22    LDR	R2, [PC, #136]
0x1BDA	0x4923    LDR	R1, [PC, #140]
0x1BDC	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1562 :: 		
0x1BDE	0x4A23    LDR	R2, [PC, #140]
0x1BE0	0x4923    LDR	R1, [PC, #140]
0x1BE2	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1565 :: 		
0x1BE4	0x9301    STR	R3, [SP, #4]
0x1BE6	0x4823    LDR	R0, [PC, #140]
0x1BE8	0xF7FEFB20  BL	_GPIO_Alternate_Function_Enable+0
0x1BEC	0x9B01    LDR	R3, [SP, #4]
;__Lib_UART_07.c, 1567 :: 		
0x1BEE	0x2201    MOVS	R2, #1
0x1BF0	0xB252    SXTB	R2, R2
0x1BF2	0x4921    LDR	R1, [PC, #132]
0x1BF4	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1568 :: 		
0x1BF6	0xBF00    NOP
;__Lib_UART_07.c, 1569 :: 		
0x1BF8	0xBF00    NOP
;__Lib_UART_07.c, 1570 :: 		
0x1BFA	0xBF00    NOP
;__Lib_UART_07.c, 1578 :: 		
0x1BFC	0xF7FFF80C  BL	__Lib_UART_07_UART7_Disable+0
;__Lib_UART_07.c, 1580 :: 		
0x1C00	0xF7FEFB0E  BL	_Get_Fosc_kHz+0
0x1C04	0xF24031E8  MOVW	R1, #1000
0x1C08	0xFB00F201  MUL	R2, R0, R1
; UARTClk start address is: 0 (R0)
0x1C0C	0x4610    MOV	R0, R2
;__Lib_UART_07.c, 1584 :: 		
0x1C0E	0x0119    LSLS	R1, R3, #4
0x1C10	0x4291    CMP	R1, R2
0x1C12	0xD905    BLS	L_UART7_Init141
;__Lib_UART_07.c, 1587 :: 		
0x1C14	0x2201    MOVS	R2, #1
0x1C16	0xB252    SXTB	R2, R2
0x1C18	0x4918    LDR	R1, [PC, #96]
0x1C1A	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1591 :: 		
0x1C1C	0x085A    LSRS	R2, R3, #1
; baud_rate end address is: 12 (R3)
; baud_rate start address is: 8 (R2)
;__Lib_UART_07.c, 1592 :: 		
; baud_rate end address is: 8 (R2)
0x1C1E	0xE004    B	L_UART7_Init142
L_UART7_Init141:
;__Lib_UART_07.c, 1595 :: 		
; baud_rate start address is: 12 (R3)
0x1C20	0x2200    MOVS	R2, #0
0x1C22	0xB252    SXTB	R2, R2
0x1C24	0x4915    LDR	R1, [PC, #84]
0x1C26	0x600A    STR	R2, [R1, #0]
; baud_rate end address is: 12 (R3)
0x1C28	0x461A    MOV	R2, R3
;__Lib_UART_07.c, 1596 :: 		
L_UART7_Init142:
;__Lib_UART_07.c, 1599 :: 		
; baud_rate start address is: 8 (R2)
0x1C2A	0x00C1    LSLS	R1, R0, #3
; UARTClk end address is: 0 (R0)
0x1C2C	0xFBB1F1F2  UDIV	R1, R1, R2
; baud_rate end address is: 8 (R2)
0x1C30	0x1C49    ADDS	R1, R1, #1
0x1C32	0x084B    LSRS	R3, R1, #1
;__Lib_UART_07.c, 1602 :: 		
0x1C34	0x099A    LSRS	R2, R3, #6
0x1C36	0x4912    LDR	R1, [PC, #72]
0x1C38	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1603 :: 		
0x1C3A	0xF003023F  AND	R2, R3, #63
0x1C3E	0x4911    LDR	R1, [PC, #68]
0x1C40	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1607 :: 		
0x1C42	0x2260    MOVS	R2, #96
0x1C44	0x4910    LDR	R1, [PC, #64]
0x1C46	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1613 :: 		
0x1C48	0xF7FFF840  BL	__Lib_UART_07_UART7_Enable+0
;__Lib_UART_07.c, 1614 :: 		
L_end_UART7_Init:
0x1C4C	0xF8DDE000  LDR	LR, [SP, #0]
0x1C50	0xB002    ADD	SP, SP, #8
0x1C52	0x4770    BX	LR
0x1C54	0x1D190000  	_UART7_Write+0
0x1C58	0x0D982000  	_UART_Wr_Ptr+0
0x1C5C	0x2C410000  	_UART7_Read+0
0x1C60	0x0D342000  	_UART_Rd_Ptr+0
0x1C64	0x2C5D0000  	_UART7_Data_Ready+0
0x1C68	0x0D302000  	_UART_Rdy_Ptr+0
0x1C6C	0x2C810000  	_UART7_Tx_Idle+0
0x1C70	0x0D9C2000  	_UART_Tx_Idle_Ptr+0
0x1C74	0x4BE80000  	__GPIO_MODULE_UART7_C45_AHB+0
0x1C78	0xC31C43FC  	SYSCTL_RCGCUART+0
0x1C7C	0x06144226  	UART7_CTL+0
0x1C80	0x30244001  	UART7_IBRD+0
0x1C84	0x30284001  	UART7_FBRD+0
0x1C88	0x302C4001  	UART7_LCRH+0
; end of _UART7_Init
__Lib_UART_07_UART7_Disable:
;__Lib_UART_07.c, 1533 :: 		
0x0C18	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1541 :: 		
0x0C1A	0x2100    MOVS	R1, #0
0x0C1C	0xB249    SXTB	R1, R1
0x0C1E	0x4804    LDR	R0, [PC, #16]
0x0C20	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1542 :: 		
0x0C22	0x4804    LDR	R0, [PC, #16]
0x0C24	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1543 :: 		
0x0C26	0x4804    LDR	R0, [PC, #16]
0x0C28	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1544 :: 		
L_end_UART7_Disable:
0x0C2A	0xB001    ADD	SP, SP, #4
0x0C2C	0x4770    BX	LR
0x0C2E	0xBF00    NOP
0x0C30	0x06004226  	UART7_CTL+0
0x0C34	0x06204226  	UART7_CTL+0
0x0C38	0x06244226  	UART7_CTL+0
; end of __Lib_UART_07_UART7_Disable
__Lib_UART_07_UART7_Enable:
;__Lib_UART_07.c, 1546 :: 		
0x0CCC	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1551 :: 		
0x0CCE	0x2101    MOVS	R1, #1
0x0CD0	0xB249    SXTB	R1, R1
0x0CD2	0x4804    LDR	R0, [PC, #16]
0x0CD4	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1552 :: 		
0x0CD6	0x4804    LDR	R0, [PC, #16]
0x0CD8	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1553 :: 		
0x0CDA	0x4804    LDR	R0, [PC, #16]
0x0CDC	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1554 :: 		
L_end_UART7_Enable:
0x0CDE	0xB001    ADD	SP, SP, #4
0x0CE0	0x4770    BX	LR
0x0CE2	0xBF00    NOP
0x0CE4	0x06004226  	UART7_CTL+0
0x0CE8	0x06204226  	UART7_CTL+0
0x0CEC	0x06244226  	UART7_CTL+0
; end of __Lib_UART_07_UART7_Enable
easymx_v7_TM4C129XNCZAD__log_initUartA:
;__em_c129_log.c, 37 :: 		static T_mikrobus_ret _log_initUartA(uint32_t baud)
; baud start address is: 0 (R0)
0x27B4	0xB081    SUB	SP, SP, #4
0x27B6	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_c129_log.c, 39 :: 		UART2_Init( baud );
; baud end address is: 0 (R0)
0x27BA	0xF7FFF93B  BL	_UART2_Init+0
;__em_c129_log.c, 40 :: 		logger = UART2_Write;
0x27BE	0x4A04    LDR	R2, [PC, #16]
0x27C0	0x4904    LDR	R1, [PC, #16]
0x27C2	0x600A    STR	R2, [R1, #0]
;__em_c129_log.c, 41 :: 		return 0;
0x27C4	0x2000    MOVS	R0, #0
;__em_c129_log.c, 42 :: 		}
L_end__log_initUartA:
0x27C6	0xF8DDE000  LDR	LR, [SP, #0]
0x27CA	0xB001    ADD	SP, SP, #4
0x27CC	0x4770    BX	LR
0x27CE	0xBF00    NOP
0x27D0	0x16690000  	_UART2_Write+0
0x27D4	0x0D382000  	_logger+0
; end of easymx_v7_TM4C129XNCZAD__log_initUartA
_UART2_Init:
;__Lib_UART_07.c, 531 :: 		
; baud_rate start address is: 0 (R0)
0x1A34	0xB082    SUB	SP, SP, #8
0x1A36	0xF8CDE000  STR	LR, [SP, #0]
0x1A3A	0x4603    MOV	R3, R0
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 12 (R3)
;__Lib_UART_07.c, 534 :: 		
0x1A3C	0x4A21    LDR	R2, [PC, #132]
0x1A3E	0x4922    LDR	R1, [PC, #136]
0x1A40	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 535 :: 		
0x1A42	0x4A22    LDR	R2, [PC, #136]
0x1A44	0x4922    LDR	R1, [PC, #136]
0x1A46	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 536 :: 		
0x1A48	0x4A22    LDR	R2, [PC, #136]
0x1A4A	0x4923    LDR	R1, [PC, #140]
0x1A4C	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 537 :: 		
0x1A4E	0x4A23    LDR	R2, [PC, #140]
0x1A50	0x4923    LDR	R1, [PC, #140]
0x1A52	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 540 :: 		
0x1A54	0x9301    STR	R3, [SP, #4]
0x1A56	0x4823    LDR	R0, [PC, #140]
0x1A58	0xF7FEFBE8  BL	_GPIO_Alternate_Function_Enable+0
0x1A5C	0x9B01    LDR	R3, [SP, #4]
;__Lib_UART_07.c, 542 :: 		
0x1A5E	0x2201    MOVS	R2, #1
0x1A60	0xB252    SXTB	R2, R2
0x1A62	0x4921    LDR	R1, [PC, #132]
0x1A64	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 543 :: 		
0x1A66	0xBF00    NOP
;__Lib_UART_07.c, 544 :: 		
0x1A68	0xBF00    NOP
;__Lib_UART_07.c, 545 :: 		
0x1A6A	0xBF00    NOP
;__Lib_UART_07.c, 553 :: 		
0x1A6C	0xF7FFF91C  BL	__Lib_UART_07_UART2_Disable+0
;__Lib_UART_07.c, 555 :: 		
0x1A70	0xF7FEFBD6  BL	_Get_Fosc_kHz+0
0x1A74	0xF24031E8  MOVW	R1, #1000
0x1A78	0xFB00F201  MUL	R2, R0, R1
; UARTClk start address is: 0 (R0)
0x1A7C	0x4610    MOV	R0, R2
;__Lib_UART_07.c, 559 :: 		
0x1A7E	0x0119    LSLS	R1, R3, #4
0x1A80	0x4291    CMP	R1, R2
0x1A82	0xD905    BLS	L_UART2_Init51
;__Lib_UART_07.c, 562 :: 		
0x1A84	0x2201    MOVS	R2, #1
0x1A86	0xB252    SXTB	R2, R2
0x1A88	0x4918    LDR	R1, [PC, #96]
0x1A8A	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 566 :: 		
0x1A8C	0x085A    LSRS	R2, R3, #1
; baud_rate end address is: 12 (R3)
; baud_rate start address is: 8 (R2)
;__Lib_UART_07.c, 567 :: 		
; baud_rate end address is: 8 (R2)
0x1A8E	0xE004    B	L_UART2_Init52
L_UART2_Init51:
;__Lib_UART_07.c, 570 :: 		
; baud_rate start address is: 12 (R3)
0x1A90	0x2200    MOVS	R2, #0
0x1A92	0xB252    SXTB	R2, R2
0x1A94	0x4915    LDR	R1, [PC, #84]
0x1A96	0x600A    STR	R2, [R1, #0]
; baud_rate end address is: 12 (R3)
0x1A98	0x461A    MOV	R2, R3
;__Lib_UART_07.c, 571 :: 		
L_UART2_Init52:
;__Lib_UART_07.c, 574 :: 		
; baud_rate start address is: 8 (R2)
0x1A9A	0x00C1    LSLS	R1, R0, #3
; UARTClk end address is: 0 (R0)
0x1A9C	0xFBB1F1F2  UDIV	R1, R1, R2
; baud_rate end address is: 8 (R2)
0x1AA0	0x1C49    ADDS	R1, R1, #1
0x1AA2	0x084B    LSRS	R3, R1, #1
;__Lib_UART_07.c, 577 :: 		
0x1AA4	0x099A    LSRS	R2, R3, #6
0x1AA6	0x4912    LDR	R1, [PC, #72]
0x1AA8	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 578 :: 		
0x1AAA	0xF003023F  AND	R2, R3, #63
0x1AAE	0x4911    LDR	R1, [PC, #68]
0x1AB0	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 582 :: 		
0x1AB2	0x2260    MOVS	R2, #96
0x1AB4	0x4910    LDR	R1, [PC, #64]
0x1AB6	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 588 :: 		
0x1AB8	0xF7FFF8E4  BL	__Lib_UART_07_UART2_Enable+0
;__Lib_UART_07.c, 589 :: 		
L_end_UART2_Init:
0x1ABC	0xF8DDE000  LDR	LR, [SP, #0]
0x1AC0	0xB002    ADD	SP, SP, #8
0x1AC2	0x4770    BX	LR
0x1AC4	0x16690000  	_UART2_Write+0
0x1AC8	0x0D982000  	_UART_Wr_Ptr+0
0x1ACC	0x3A950000  	_UART2_Read+0
0x1AD0	0x0D342000  	_UART_Rd_Ptr+0
0x1AD4	0x3AD50000  	_UART2_Data_Ready+0
0x1AD8	0x0D302000  	_UART_Rdy_Ptr+0
0x1ADC	0x3AE50000  	_UART2_Tx_Idle+0
0x1AE0	0x0D9C2000  	_UART_Tx_Idle_Ptr+0
0x1AE4	0x4DA00000  	__GPIO_MODULE_UART2_D45_AHB+0
0x1AE8	0xC30843FC  	SYSCTL_RCGCUART+0
0x1AEC	0x0614421C  	UART2_CTL+0
0x1AF0	0xE0244000  	UART2_IBRD+0
0x1AF4	0xE0284000  	UART2_FBRD+0
0x1AF8	0xE02C4000  	UART2_LCRH+0
; end of _UART2_Init
__Lib_UART_07_UART2_Disable:
;__Lib_UART_07.c, 508 :: 		
0x0CA8	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 516 :: 		
0x0CAA	0x2100    MOVS	R1, #0
0x0CAC	0xB249    SXTB	R1, R1
0x0CAE	0x4804    LDR	R0, [PC, #16]
0x0CB0	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 517 :: 		
0x0CB2	0x4804    LDR	R0, [PC, #16]
0x0CB4	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 518 :: 		
0x0CB6	0x4804    LDR	R0, [PC, #16]
0x0CB8	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 519 :: 		
L_end_UART2_Disable:
0x0CBA	0xB001    ADD	SP, SP, #4
0x0CBC	0x4770    BX	LR
0x0CBE	0xBF00    NOP
0x0CC0	0x0600421C  	UART2_CTL+0
0x0CC4	0x0620421C  	UART2_CTL+0
0x0CC8	0x0624421C  	UART2_CTL+0
; end of __Lib_UART_07_UART2_Disable
__Lib_UART_07_UART2_Enable:
;__Lib_UART_07.c, 521 :: 		
0x0C84	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 526 :: 		
0x0C86	0x2101    MOVS	R1, #1
0x0C88	0xB249    SXTB	R1, R1
0x0C8A	0x4804    LDR	R0, [PC, #16]
0x0C8C	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 527 :: 		
0x0C8E	0x4804    LDR	R0, [PC, #16]
0x0C90	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 528 :: 		
0x0C92	0x4804    LDR	R0, [PC, #16]
0x0C94	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 529 :: 		
L_end_UART2_Enable:
0x0C96	0xB001    ADD	SP, SP, #4
0x0C98	0x4770    BX	LR
0x0C9A	0xBF00    NOP
0x0C9C	0x0600421C  	UART2_CTL+0
0x0CA0	0x0620421C  	UART2_CTL+0
0x0CA4	0x0624421C  	UART2_CTL+0
; end of __Lib_UART_07_UART2_Enable
easymx_v7_TM4C129XNCZAD__log_initUartB:
;__em_c129_log.c, 44 :: 		static T_mikrobus_ret _log_initUartB(uint32_t baud)
; baud start address is: 0 (R0)
0x2830	0xB081    SUB	SP, SP, #4
0x2832	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_c129_log.c, 46 :: 		UART7_Init( baud );
; baud end address is: 0 (R0)
0x2836	0xF7FFF9C5  BL	_UART7_Init+0
;__em_c129_log.c, 47 :: 		logger = UART7_Write;
0x283A	0x4A04    LDR	R2, [PC, #16]
0x283C	0x4904    LDR	R1, [PC, #16]
0x283E	0x600A    STR	R2, [R1, #0]
;__em_c129_log.c, 48 :: 		return 0;
0x2840	0x2000    MOVS	R0, #0
;__em_c129_log.c, 49 :: 		}
L_end__log_initUartB:
0x2842	0xF8DDE000  LDR	LR, [SP, #0]
0x2846	0xB001    ADD	SP, SP, #4
0x2848	0x4770    BX	LR
0x284A	0xBF00    NOP
0x284C	0x1D190000  	_UART7_Write+0
0x2850	0x0D382000  	_logger+0
; end of easymx_v7_TM4C129XNCZAD__log_initUartB
_mikrobus_logWrite:
;easymx_v7_TM4C129XNCZAD.c, 319 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0x3700	0xB083    SUB	SP, SP, #12
0x3702	0xF8CDE000  STR	LR, [SP, #0]
0x3706	0x4602    MOV	R2, R0
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 8 (R2)
; format start address is: 4 (R1)
;easymx_v7_TM4C129XNCZAD.c, 321 :: 		uint8_t *ptr = data_;
; ptr start address is: 0 (R0)
0x3708	0x4610    MOV	R0, R2
; data_ end address is: 8 (R2)
;easymx_v7_TM4C129XNCZAD.c, 322 :: 		uint8_t row = 13;
0x370A	0x220D    MOVS	R2, #13
0x370C	0xF88D2008  STRB	R2, [SP, #8]
0x3710	0x220A    MOVS	R2, #10
0x3712	0xF88D2009  STRB	R2, [SP, #9]
;easymx_v7_TM4C129XNCZAD.c, 323 :: 		uint8_t line = 10;
;easymx_v7_TM4C129XNCZAD.c, 324 :: 		switch( format )
0x3716	0xE01F    B	L_mikrobus_logWrite95
; format end address is: 4 (R1)
;easymx_v7_TM4C129XNCZAD.c, 326 :: 		case _LOG_BYTE :
L_mikrobus_logWrite97:
;easymx_v7_TM4C129XNCZAD.c, 327 :: 		_log_write( ptr );
; ptr end address is: 0 (R0)
0x3718	0xF7FFF94E  BL	easymx_v7_TM4C129XNCZAD__log_write+0
;easymx_v7_TM4C129XNCZAD.c, 328 :: 		break;
0x371C	0xE023    B	L_mikrobus_logWrite96
;easymx_v7_TM4C129XNCZAD.c, 329 :: 		case _LOG_TEXT :
L_mikrobus_logWrite98:
;easymx_v7_TM4C129XNCZAD.c, 330 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite99:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x371E	0x7802    LDRB	R2, [R0, #0]
0x3720	0xB12A    CBZ	R2, L_mikrobus_logWrite100
;easymx_v7_TM4C129XNCZAD.c, 332 :: 		_log_write( ptr );
0x3722	0x9001    STR	R0, [SP, #4]
0x3724	0xF7FFF948  BL	easymx_v7_TM4C129XNCZAD__log_write+0
0x3728	0x9801    LDR	R0, [SP, #4]
;easymx_v7_TM4C129XNCZAD.c, 333 :: 		ptr++;
0x372A	0x1C40    ADDS	R0, R0, #1
;easymx_v7_TM4C129XNCZAD.c, 334 :: 		}
; ptr end address is: 0 (R0)
0x372C	0xE7F7    B	L_mikrobus_logWrite99
L_mikrobus_logWrite100:
;easymx_v7_TM4C129XNCZAD.c, 335 :: 		break;
0x372E	0xE01A    B	L_mikrobus_logWrite96
;easymx_v7_TM4C129XNCZAD.c, 336 :: 		case _LOG_LINE :
L_mikrobus_logWrite101:
;easymx_v7_TM4C129XNCZAD.c, 337 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite102:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x3730	0x7802    LDRB	R2, [R0, #0]
0x3732	0xB12A    CBZ	R2, L_mikrobus_logWrite103
;easymx_v7_TM4C129XNCZAD.c, 339 :: 		_log_write( ptr );
0x3734	0x9001    STR	R0, [SP, #4]
0x3736	0xF7FFF93F  BL	easymx_v7_TM4C129XNCZAD__log_write+0
0x373A	0x9801    LDR	R0, [SP, #4]
;easymx_v7_TM4C129XNCZAD.c, 340 :: 		ptr++;
0x373C	0x1C40    ADDS	R0, R0, #1
;easymx_v7_TM4C129XNCZAD.c, 341 :: 		}
; ptr end address is: 0 (R0)
0x373E	0xE7F7    B	L_mikrobus_logWrite102
L_mikrobus_logWrite103:
;easymx_v7_TM4C129XNCZAD.c, 342 :: 		_log_write( &row );
0x3740	0xAA02    ADD	R2, SP, #8
0x3742	0x4610    MOV	R0, R2
0x3744	0xF7FFF938  BL	easymx_v7_TM4C129XNCZAD__log_write+0
;easymx_v7_TM4C129XNCZAD.c, 343 :: 		_log_write( &line );
0x3748	0xF10D0209  ADD	R2, SP, #9
0x374C	0x4610    MOV	R0, R2
0x374E	0xF7FFF933  BL	easymx_v7_TM4C129XNCZAD__log_write+0
;easymx_v7_TM4C129XNCZAD.c, 344 :: 		break;
0x3752	0xE008    B	L_mikrobus_logWrite96
;easymx_v7_TM4C129XNCZAD.c, 345 :: 		default :
L_mikrobus_logWrite104:
;easymx_v7_TM4C129XNCZAD.c, 346 :: 		return _MIKROBUS_ERR_LOG;
0x3754	0x2006    MOVS	R0, #6
0x3756	0xE007    B	L_end_mikrobus_logWrite
;easymx_v7_TM4C129XNCZAD.c, 347 :: 		}
L_mikrobus_logWrite95:
; ptr start address is: 0 (R0)
; format start address is: 4 (R1)
0x3758	0x2900    CMP	R1, #0
0x375A	0xD0DD    BEQ	L_mikrobus_logWrite97
0x375C	0x2901    CMP	R1, #1
0x375E	0xD0DE    BEQ	L_mikrobus_logWrite98
0x3760	0x2902    CMP	R1, #2
0x3762	0xD0E5    BEQ	L_mikrobus_logWrite101
; format end address is: 4 (R1)
; ptr end address is: 0 (R0)
0x3764	0xE7F6    B	L_mikrobus_logWrite104
L_mikrobus_logWrite96:
;easymx_v7_TM4C129XNCZAD.c, 348 :: 		return 0;
0x3766	0x2000    MOVS	R0, #0
;easymx_v7_TM4C129XNCZAD.c, 349 :: 		}
L_end_mikrobus_logWrite:
0x3768	0xF8DDE000  LDR	LR, [SP, #0]
0x376C	0xB003    ADD	SP, SP, #12
0x376E	0x4770    BX	LR
; end of _mikrobus_logWrite
easymx_v7_TM4C129XNCZAD__log_write:
;__em_c129_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
0x29B8	0xB081    SUB	SP, SP, #4
0x29BA	0xF8CDE000  STR	LR, [SP, #0]
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__em_c129_log.c, 19 :: 		logger( *data_ );
0x29BE	0x7801    LDRB	R1, [R0, #0]
; data_ end address is: 0 (R0)
0x29C0	0xB2CC    UXTB	R4, R1
0x29C2	0xB2A0    UXTH	R0, R4
0x29C4	0x4C03    LDR	R4, [PC, #12]
0x29C6	0x6824    LDR	R4, [R4, #0]
0x29C8	0x47A0    BLX	R4
;__em_c129_log.c, 20 :: 		return 0;
0x29CA	0x2000    MOVS	R0, #0
;__em_c129_log.c, 21 :: 		}
L_end__log_write:
0x29CC	0xF8DDE000  LDR	LR, [SP, #0]
0x29D0	0xB001    ADD	SP, SP, #4
0x29D2	0x4770    BX	LR
0x29D4	0x0D382000  	_logger+0
; end of easymx_v7_TM4C129XNCZAD__log_write
_UART0_Write:
;__Lib_UART_07.c, 26 :: 		
; _data start address is: 0 (R0)
0x19FC	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 28 :: 		
L_UART0_Write0:
; _data start address is: 0 (R0)
0x19FE	0x4904    LDR	R1, [PC, #16]
0x1A00	0x6809    LDR	R1, [R1, #0]
0x1A02	0xB101    CBZ	R1, L_UART0_Write1
0x1A04	0xE7FB    B	L_UART0_Write0
L_UART0_Write1:
;__Lib_UART_07.c, 31 :: 		
0x1A06	0x4903    LDR	R1, [PC, #12]
0x1A08	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 32 :: 		
L_end_UART0_Write:
0x1A0A	0xB001    ADD	SP, SP, #4
0x1A0C	0x4770    BX	LR
0x1A0E	0xBF00    NOP
0x1A10	0x03144218  	UART0_FR+0
0x1A14	0xC0004000  	UART0_DR+0
; end of _UART0_Write
_UART1_Write:
;__Lib_UART_07.c, 222 :: 		
; _data start address is: 0 (R0)
0x1A18	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 224 :: 		
L_UART1_Write18:
; _data start address is: 0 (R0)
0x1A1A	0x4904    LDR	R1, [PC, #16]
0x1A1C	0x6809    LDR	R1, [R1, #0]
0x1A1E	0xB101    CBZ	R1, L_UART1_Write19
0x1A20	0xE7FB    B	L_UART1_Write18
L_UART1_Write19:
;__Lib_UART_07.c, 227 :: 		
0x1A22	0x4903    LDR	R1, [PC, #12]
0x1A24	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 228 :: 		
L_end_UART1_Write:
0x1A26	0xB001    ADD	SP, SP, #4
0x1A28	0x4770    BX	LR
0x1A2A	0xBF00    NOP
0x1A2C	0x0314421A  	UART1_FR+0
0x1A30	0xD0004000  	UART1_DR+0
; end of _UART1_Write
_UART2_Write:
;__Lib_UART_07.c, 437 :: 		
; _data start address is: 0 (R0)
0x1668	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 439 :: 		
L_UART2_Write36:
; _data start address is: 0 (R0)
0x166A	0x4904    LDR	R1, [PC, #16]
0x166C	0x6809    LDR	R1, [R1, #0]
0x166E	0xB101    CBZ	R1, L_UART2_Write37
0x1670	0xE7FB    B	L_UART2_Write36
L_UART2_Write37:
;__Lib_UART_07.c, 442 :: 		
0x1672	0x4903    LDR	R1, [PC, #12]
0x1674	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 443 :: 		
L_end_UART2_Write:
0x1676	0xB001    ADD	SP, SP, #4
0x1678	0x4770    BX	LR
0x167A	0xBF00    NOP
0x167C	0x0314421C  	UART2_FR+0
0x1680	0xE0004000  	UART2_DR+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_07.c, 642 :: 		
; _data start address is: 0 (R0)
0x17A8	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 644 :: 		
L_UART3_Write54:
; _data start address is: 0 (R0)
0x17AA	0x4904    LDR	R1, [PC, #16]
0x17AC	0x6809    LDR	R1, [R1, #0]
0x17AE	0xB101    CBZ	R1, L_UART3_Write55
0x17B0	0xE7FB    B	L_UART3_Write54
L_UART3_Write55:
;__Lib_UART_07.c, 647 :: 		
0x17B2	0x4903    LDR	R1, [PC, #12]
0x17B4	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 648 :: 		
L_end_UART3_Write:
0x17B6	0xB001    ADD	SP, SP, #4
0x17B8	0x4770    BX	LR
0x17BA	0xBF00    NOP
0x17BC	0x0314421E  	UART3_FR+0
0x17C0	0xF0004000  	UART3_DR+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_07.c, 847 :: 		
; _data start address is: 0 (R0)
0x1D4C	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 849 :: 		
L_UART4_Write72:
; _data start address is: 0 (R0)
0x1D4E	0x4904    LDR	R1, [PC, #16]
0x1D50	0x6809    LDR	R1, [R1, #0]
0x1D52	0xB101    CBZ	R1, L_UART4_Write73
0x1D54	0xE7FB    B	L_UART4_Write72
L_UART4_Write73:
;__Lib_UART_07.c, 852 :: 		
0x1D56	0x4903    LDR	R1, [PC, #12]
0x1D58	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 853 :: 		
L_end_UART4_Write:
0x1D5A	0xB001    ADD	SP, SP, #4
0x1D5C	0x4770    BX	LR
0x1D5E	0xBF00    NOP
0x1D60	0x03144220  	UART4_FR+0
0x1D64	0x00004001  	UART4_DR+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_07.c, 1052 :: 		
; _data start address is: 0 (R0)
0x1CE0	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 1054 :: 		
L_UART5_Write90:
; _data start address is: 0 (R0)
0x1CE2	0x4904    LDR	R1, [PC, #16]
0x1CE4	0x6809    LDR	R1, [R1, #0]
0x1CE6	0xB101    CBZ	R1, L_UART5_Write91
0x1CE8	0xE7FB    B	L_UART5_Write90
L_UART5_Write91:
;__Lib_UART_07.c, 1057 :: 		
0x1CEA	0x4903    LDR	R1, [PC, #12]
0x1CEC	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 1058 :: 		
L_end_UART5_Write:
0x1CEE	0xB001    ADD	SP, SP, #4
0x1CF0	0x4770    BX	LR
0x1CF2	0xBF00    NOP
0x1CF4	0x03144222  	UART5_FR+0
0x1CF8	0x10004001  	UART5_DR+0
; end of _UART5_Write
_UART6_Write:
;__Lib_UART_07.c, 1257 :: 		
; _data start address is: 0 (R0)
0x1CFC	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 1259 :: 		
L_UART6_Write108:
; _data start address is: 0 (R0)
0x1CFE	0x4904    LDR	R1, [PC, #16]
0x1D00	0x6809    LDR	R1, [R1, #0]
0x1D02	0xB101    CBZ	R1, L_UART6_Write109
0x1D04	0xE7FB    B	L_UART6_Write108
L_UART6_Write109:
;__Lib_UART_07.c, 1262 :: 		
0x1D06	0x4903    LDR	R1, [PC, #12]
0x1D08	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 1263 :: 		
L_end_UART6_Write:
0x1D0A	0xB001    ADD	SP, SP, #4
0x1D0C	0x4770    BX	LR
0x1D0E	0xBF00    NOP
0x1D10	0x03144224  	UART6_FR+0
0x1D14	0x20004001  	UART6_DR+0
; end of _UART6_Write
_UART7_Write:
;__Lib_UART_07.c, 1462 :: 		
; _data start address is: 0 (R0)
0x1D18	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 1464 :: 		
L_UART7_Write126:
; _data start address is: 0 (R0)
0x1D1A	0x4904    LDR	R1, [PC, #16]
0x1D1C	0x6809    LDR	R1, [R1, #0]
0x1D1E	0xB101    CBZ	R1, L_UART7_Write127
0x1D20	0xE7FB    B	L_UART7_Write126
L_UART7_Write127:
;__Lib_UART_07.c, 1467 :: 		
0x1D22	0x4903    LDR	R1, [PC, #12]
0x1D24	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 1468 :: 		
L_end_UART7_Write:
0x1D26	0xB001    ADD	SP, SP, #4
0x1D28	0x4770    BX	LR
0x1D2A	0xBF00    NOP
0x1D2C	0x03144226  	UART7_FR+0
0x1D30	0x30004001  	UART7_DR+0
; end of _UART7_Write
_applicationInit:
;Click_FM_TIVA.c, 378 :: 		void applicationInit( )
0x3CD0	0xB081    SUB	SP, SP, #4
0x3CD2	0xF8CDE000  STR	LR, [SP, #0]
;Click_FM_TIVA.c, 380 :: 		fm_i2cDriverInit( (T_FM_P)&_MIKROBUS1_GPIO, (T_FM_P)&_MIKROBUS1_I2C, 0x10 );
0x3CD6	0x2210    MOVS	R2, #16
0x3CD8	0x4919    LDR	R1, [PC, #100]
0x3CDA	0x481A    LDR	R0, [PC, #104]
0x3CDC	0xF7FFFE68  BL	_fm_i2cDriverInit+0
;Click_FM_TIVA.c, 382 :: 		Delay_ms(500);
0x3CE0	0xF64247FE  MOVW	R7, #11518
0x3CE4	0xF2C01731  MOVT	R7, #305
L_applicationInit44:
0x3CE8	0x1E7F    SUBS	R7, R7, #1
0x3CEA	0xD1FD    BNE	L_applicationInit44
0x3CEC	0xBF00    NOP
0x3CEE	0xBF00    NOP
0x3CF0	0xBF00    NOP
0x3CF2	0xBF00    NOP
0x3CF4	0xBF00    NOP
;Click_FM_TIVA.c, 384 :: 		fm_powerUp( );
0x3CF6	0xF7FFFCBB  BL	_fm_powerup+0
;Click_FM_TIVA.c, 386 :: 		fm_basicSettings( );
0x3CFA	0xF7FFFD5B  BL	_fm_basicSettings+0
;Click_FM_TIVA.c, 388 :: 		fm_setVolume( volumeLevel_ );
0x3CFE	0x4812    LDR	R0, [PC, #72]
0x3D00	0x7800    LDRB	R0, [R0, #0]
0x3D02	0xF7FFFC27  BL	_fm_setVolume+0
;Click_FM_TIVA.c, 390 :: 		fm_setSnrThreshold( snrThreshold_ );
0x3D06	0x4811    LDR	R0, [PC, #68]
0x3D08	0x7800    LDRB	R0, [R0, #0]
0x3D0A	0xF7FFFBFB  BL	_fm_setSnrThreshold+0
;Click_FM_TIVA.c, 392 :: 		fm_setSeekThreshold( seekThreshold_ );
0x3D0E	0x4810    LDR	R0, [PC, #64]
0x3D10	0x8800    LDRH	R0, [R0, #0]
0x3D12	0xF7FFFBD3  BL	_fm_setSeekThreshold+0
;Click_FM_TIVA.c, 394 :: 		fm_setSeekImpulseDetectionThreshold( impulseDetectionThreshold_ );
0x3D16	0x480F    LDR	R0, [PC, #60]
0x3D18	0x7800    LDRB	R0, [R0, #0]
0x3D1A	0xF7FFFC3F  BL	_fm_setSeekImpulseDetectionThreshold+0
;Click_FM_TIVA.c, 396 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x3D1E	0x480E    LDR	R0, [PC, #56]
0x3D20	0x2102    MOVS	R1, #2
0x3D22	0xF7FFFCED  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 397 :: 		mikrobus_logWrite( "   *     application init done              *  ", _LOG_LINE );
0x3D26	0x480D    LDR	R0, [PC, #52]
0x3D28	0x2102    MOVS	R1, #2
0x3D2A	0xF7FFFCE9  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 398 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x3D2E	0x480C    LDR	R0, [PC, #48]
0x3D30	0x2102    MOVS	R1, #2
0x3D32	0xF7FFFCE5  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 399 :: 		}
L_end_applicationInit:
0x3D36	0xF8DDE000  LDR	LR, [SP, #0]
0x3D3A	0xB001    ADD	SP, SP, #4
0x3D3C	0x4770    BX	LR
0x3D3E	0xBF00    NOP
0x3D40	0x4FB80000  	__MIKROBUS1_I2C+0
0x3D44	0x4F580000  	__MIKROBUS1_GPIO+0
0x3D48	0x0B902000  	_volumeLevel_+0
0x3D4C	0x0B912000  	_snrThreshold_+0
0x3D50	0x0B922000  	_seekThreshold_+0
0x3D54	0x0B942000  	_impulseDetectionThreshold_+0
0x3D58	0x0B952000  	?lstr86_Click_FM_TIVA+0
0x3D5C	0x0BC52000  	?lstr87_Click_FM_TIVA+0
0x3D60	0x0BF52000  	?lstr88_Click_FM_TIVA+0
; end of _applicationInit
_fm_i2cDriverInit:
;__fm_driver.c, 208 :: 		void fm_i2cDriverInit(T_FM_P gpioObj, T_FM_P i2cObj, uint8_t slave)
; slave start address is: 8 (R2)
; i2cObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x39B0	0xB081    SUB	SP, SP, #4
0x39B2	0xF8CDE000  STR	LR, [SP, #0]
0x39B6	0x4604    MOV	R4, R0
; slave end address is: 8 (R2)
; i2cObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 16 (R4)
; i2cObj start address is: 4 (R1)
; slave start address is: 8 (R2)
;__fm_driver.c, 210 :: 		_slaveAddress = slave;
0x39B8	0x4B05    LDR	R3, [PC, #20]
0x39BA	0x701A    STRB	R2, [R3, #0]
; slave end address is: 8 (R2)
;__fm_driver.c, 211 :: 		hal_i2cMap( (T_HAL_P)i2cObj );
0x39BC	0x4608    MOV	R0, R1
; i2cObj end address is: 4 (R1)
0x39BE	0xF7FFF89B  BL	__fm_driver_hal_i2cMap+0
;__fm_driver.c, 212 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x39C2	0x4620    MOV	R0, R4
; gpioObj end address is: 16 (R4)
0x39C4	0xF7FFF808  BL	__fm_driver_hal_gpioMap+0
;__fm_driver.c, 216 :: 		}
L_end_fm_i2cDriverInit:
0x39C8	0xF8DDE000  LDR	LR, [SP, #0]
0x39CC	0xB001    ADD	SP, SP, #4
0x39CE	0x4770    BX	LR
0x39D0	0x0D2F2000  	__fm_driver__slaveAddress+0
; end of _fm_i2cDriverInit
__fm_driver_hal_i2cMap:
;__hal_tiva.c, 90 :: 		static void hal_i2cMap(T_HAL_P i2cObj)
; i2cObj start address is: 0 (R0)
; i2cObj end address is: 0 (R0)
; i2cObj start address is: 0 (R0)
;__hal_tiva.c, 94 :: 		fp_i2cStart    = tmp->i2cStart;
0x2AF8	0x6802    LDR	R2, [R0, #0]
0x2AFA	0x4906    LDR	R1, [PC, #24]
0x2AFC	0x600A    STR	R2, [R1, #0]
;__hal_tiva.c, 95 :: 		fp_i2cWrite    = tmp->i2cWrite;
0x2AFE	0x1D01    ADDS	R1, R0, #4
0x2B00	0x680A    LDR	R2, [R1, #0]
0x2B02	0x4905    LDR	R1, [PC, #20]
0x2B04	0x600A    STR	R2, [R1, #0]
;__hal_tiva.c, 96 :: 		fp_i2cRead     = tmp->i2cRead;
0x2B06	0xF2000108  ADDW	R1, R0, #8
; i2cObj end address is: 0 (R0)
0x2B0A	0x680A    LDR	R2, [R1, #0]
0x2B0C	0x4903    LDR	R1, [PC, #12]
0x2B0E	0x600A    STR	R2, [R1, #0]
;__hal_tiva.c, 97 :: 		}
L_end_hal_i2cMap:
0x2B10	0x4770    BX	LR
0x2B12	0xBF00    NOP
0x2B14	0x0D3C2000  	__fm_driver_fp_i2cStart+0
0x2B18	0x0D542000  	__fm_driver_fp_i2cWrite+0
0x2B1C	0x0D402000  	__fm_driver_fp_i2cRead+0
; end of __fm_driver_hal_i2cMap
__fm_driver_hal_gpioMap:
;__fm_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
; gpioObj start address is: 0 (R0)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__fm_hal.c, 326 :: 		hal_gpio_anGet = tmp->gpioGet[ __AN_PIN_INPUT__ ];
0x29D8	0xF2000330  ADDW	R3, R0, #48
0x29DC	0x681A    LDR	R2, [R3, #0]
0x29DE	0x4908    LDR	R1, [PC, #32]
0x29E0	0x600A    STR	R2, [R1, #0]
;__fm_hal.c, 347 :: 		hal_gpio_intGet = tmp->gpioGet[ __INT_PIN_INPUT__ ];
0x29E2	0xF203011C  ADDW	R1, R3, #28
0x29E6	0x680A    LDR	R2, [R1, #0]
0x29E8	0x4906    LDR	R1, [PC, #24]
0x29EA	0x600A    STR	R2, [R1, #0]
;__fm_hal.c, 365 :: 		hal_gpio_csSet = tmp->gpioSet[ __CS_PIN_OUTPUT__ ];
0x29EC	0xF2000108  ADDW	R1, R0, #8
0x29F0	0x680A    LDR	R2, [R1, #0]
0x29F2	0x4905    LDR	R1, [PC, #20]
0x29F4	0x600A    STR	R2, [R1, #0]
;__fm_hal.c, 368 :: 		hal_gpio_rstSet = tmp->gpioSet[ __RST_PIN_OUTPUT__ ];
0x29F6	0x1D01    ADDS	R1, R0, #4
; gpioObj end address is: 0 (R0)
0x29F8	0x680A    LDR	R2, [R1, #0]
0x29FA	0x4904    LDR	R1, [PC, #16]
0x29FC	0x600A    STR	R2, [R1, #0]
;__fm_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x29FE	0x4770    BX	LR
0x2A00	0x0D4C2000  	__fm_driver_hal_gpio_anGet+0
0x2A04	0x0D502000  	__fm_driver_hal_gpio_intGet+0
0x2A08	0x0D482000  	__fm_driver_hal_gpio_csSet+0
0x2A0C	0x0D442000  	__fm_driver_hal_gpio_rstSet+0
; end of __fm_driver_hal_gpioMap
_fm_powerup:
;__fm_driver.c, 535 :: 		void fm_powerup( void )
0x3670	0xB089    SUB	SP, SP, #36
0x3672	0xF8CDE000  STR	LR, [SP, #0]
;__fm_driver.c, 539 :: 		fm_modeSelect( );
0x3676	0xF7FFF8AF  BL	__fm_driver_fm_modeSelect+0
;__fm_driver.c, 541 :: 		Delay_100ms( );    /* wait for device to settle */
0x367A	0xF7FFF941  BL	_Delay_100ms+0
;__fm_driver.c, 543 :: 		fm_readRegisters( regBuffer );
0x367E	0xA801    ADD	R0, SP, #4
0x3680	0xF7FFF8E8  BL	_fm_readRegisters+0
;__fm_driver.c, 545 :: 		fm_setBits( regBuffer,   _FM_TEST_1,   _FM_AUDIO_HIGH_Z_MASK,        _FM_AUDIO_HIGH_Z_DISABLE );
0x3684	0xA801    ADD	R0, SP, #4
0x3686	0xF2400300  MOVW	R3, #0
0x368A	0xF64B72FF  MOVW	R2, #49151
0x368E	0xF2400105  MOVW	R1, #5
0x3692	0xF7FFF9BD  BL	_fm_setBits+0
;__fm_driver.c, 546 :: 		fm_setBits( regBuffer,   _FM_TEST_1,   _FM_CRYSTAL_OSCYLATOR_MASK,   _FM_CRYSTAL_OSCYLATOR_ENABLE );
0x3696	0xA801    ADD	R0, SP, #4
0x3698	0xF2480300  MOVW	R3, #32768
0x369C	0xF64772FF  MOVW	R2, #32767
0x36A0	0xF2400105  MOVW	R1, #5
0x36A4	0xF7FFF9B4  BL	_fm_setBits+0
;__fm_driver.c, 548 :: 		fm_writeRegisters( regBuffer );
0x36A8	0xA801    ADD	R0, SP, #4
0x36AA	0xF7FFF9CD  BL	_fm_writeRegisters+0
;__fm_driver.c, 550 :: 		Delay_1sec( );     /* waiting for crystal oscylator to settle -- minimum 500 ms */
0x36AE	0xF7FEFB97  BL	_Delay_1sec+0
;__fm_driver.c, 552 :: 		fm_readRegisters( regBuffer );
0x36B2	0xA801    ADD	R0, SP, #4
0x36B4	0xF7FFF8CE  BL	_fm_readRegisters+0
;__fm_driver.c, 554 :: 		fm_setBits( regBuffer,   _FM_POWER_CONFIGURATION,   _FM_POWERUP_ENABLE_MASK,    _FM_POWERUP_ENABLE_HIGH );
0x36B8	0xA801    ADD	R0, SP, #4
0x36BA	0xF2400301  MOVW	R3, #1
0x36BE	0xF64F72FE  MOVW	R2, #65534
0x36C2	0xF2400100  MOVW	R1, #0
0x36C6	0xF7FFF9A3  BL	_fm_setBits+0
;__fm_driver.c, 555 :: 		fm_setBits( regBuffer,   _FM_POWER_CONFIGURATION,   _FM_POWERUP_DISABLE_MASK,   _FM_POWERUP_DISABLE_LOW );
0x36CA	0xA801    ADD	R0, SP, #4
0x36CC	0xF2400300  MOVW	R3, #0
0x36D0	0xF64F72BF  MOVW	R2, #65471
0x36D4	0xF2400100  MOVW	R1, #0
0x36D8	0xF7FFF99A  BL	_fm_setBits+0
;__fm_driver.c, 556 :: 		fm_setBits( regBuffer,   _FM_POWER_CONFIGURATION,   _FM_MUTE_MASK,              _FM_MUTE_DISABLE );
0x36DC	0xA801    ADD	R0, SP, #4
0x36DE	0xF2440300  MOVW	R3, #16384
0x36E2	0xF64B72FF  MOVW	R2, #49151
0x36E6	0xF2400100  MOVW	R1, #0
0x36EA	0xF7FFF991  BL	_fm_setBits+0
;__fm_driver.c, 558 :: 		fm_writeRegisters( regBuffer );
0x36EE	0xA801    ADD	R0, SP, #4
0x36F0	0xF7FFF9AA  BL	_fm_writeRegisters+0
;__fm_driver.c, 560 :: 		Delay_100ms( );    /* waiting for device to powerup */
0x36F4	0xF7FFF904  BL	_Delay_100ms+0
;__fm_driver.c, 561 :: 		}
L_end_fm_powerup:
0x36F8	0xF8DDE000  LDR	LR, [SP, #0]
0x36FC	0xB009    ADD	SP, SP, #36
0x36FE	0x4770    BX	LR
; end of _fm_powerup
__fm_driver_fm_modeSelect:
;__fm_driver.c, 182 :: 		static void fm_modeSelect( void )
0x27D8	0xB081    SUB	SP, SP, #4
0x27DA	0xF8CDE000  STR	LR, [SP, #0]
;__fm_driver.c, 184 :: 		hal_gpio_rstSet(0);
0x27DE	0x2000    MOVS	R0, #0
0x27E0	0x4C08    LDR	R4, [PC, #32]
0x27E2	0x6824    LDR	R4, [R4, #0]
0x27E4	0x47A0    BLX	R4
;__fm_driver.c, 186 :: 		hal_gpio_csSet(1);
0x27E6	0x2001    MOVS	R0, #1
0x27E8	0x4C07    LDR	R4, [PC, #28]
0x27EA	0x6824    LDR	R4, [R4, #0]
0x27EC	0x47A0    BLX	R4
;__fm_driver.c, 187 :: 		Delay_10ms( );
0x27EE	0xF7FEFFF7  BL	_Delay_10ms+0
;__fm_driver.c, 189 :: 		hal_gpio_rstSet(1);
0x27F2	0x2001    MOVS	R0, #1
0x27F4	0x4C03    LDR	R4, [PC, #12]
0x27F6	0x6824    LDR	R4, [R4, #0]
0x27F8	0x47A0    BLX	R4
;__fm_driver.c, 190 :: 		}
L_end_fm_modeSelect:
0x27FA	0xF8DDE000  LDR	LR, [SP, #0]
0x27FE	0xB001    ADD	SP, SP, #4
0x2800	0x4770    BX	LR
0x2802	0xBF00    NOP
0x2804	0x0D442000  	__fm_driver_hal_gpio_rstSet+0
0x2808	0x0D482000  	__fm_driver_hal_gpio_csSet+0
; end of __fm_driver_fm_modeSelect
easymx_v7_TM4C129XNCZAD__setAN_1:
;__em_c129_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value) 	{ GPIO_PORTE_AHB_DATA.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D40	0x4901    LDR	R1, [PC, #4]
0x1D42	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_1:
0x1D44	0x4770    BX	LR
0x1D46	0xBF00    NOP
0x1D48	0x7F9042B8  	GPIO_PORTE_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setAN_1
easymx_v7_TM4C129XNCZAD__setRST_1:
;__em_c129_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value) 	{ GPIO_PORTE_AHB_DATA.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D34	0x4901    LDR	R1, [PC, #4]
0x1D36	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_1:
0x1D38	0x4770    BX	LR
0x1D3A	0xBF00    NOP
0x1D3C	0x7F8042B8  	GPIO_PORTE_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setRST_1
easymx_v7_TM4C129XNCZAD__setCS_1:
;__em_c129_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value) 	{ GPIO_PORTB_AHB_DATA.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1CB0	0x4901    LDR	R1, [PC, #4]
0x1CB2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_1:
0x1CB4	0x4770    BX	LR
0x1CB6	0xBF00    NOP
0x1CB8	0x7F8042B2  	GPIO_PORTB_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setCS_1
easymx_v7_TM4C129XNCZAD__setSCK_1:
;__em_c129_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value) 	{ GPIO_PORTA_AHB_DATA.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1CA4	0x4901    LDR	R1, [PC, #4]
0x1CA6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_1:
0x1CA8	0x4770    BX	LR
0x1CAA	0xBF00    NOP
0x1CAC	0x7F8842B0  	GPIO_PORTA_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setSCK_1
easymx_v7_TM4C129XNCZAD__setMISO_1:
;__em_c129_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value) 	{ GPIO_PORTA_AHB_DATA.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1C98	0x4901    LDR	R1, [PC, #4]
0x1C9A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_1:
0x1C9C	0x4770    BX	LR
0x1C9E	0xBF00    NOP
0x1CA0	0x7F9442B0  	GPIO_PORTA_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setMISO_1
easymx_v7_TM4C129XNCZAD__setMOSI_1:
;__em_c129_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value) 	{ GPIO_PORTA_AHB_DATA.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1CD4	0x4901    LDR	R1, [PC, #4]
0x1CD6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_1:
0x1CD8	0x4770    BX	LR
0x1CDA	0xBF00    NOP
0x1CDC	0x7F9042B0  	GPIO_PORTA_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setMOSI_1
easymx_v7_TM4C129XNCZAD__setPWM_1:
;__em_c129_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value) 	{ GPIO_PORTD_AHB_DATA.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1CC8	0x4901    LDR	R1, [PC, #4]
0x1CCA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_1:
0x1CCC	0x4770    BX	LR
0x1CCE	0xBF00    NOP
0x1CD0	0x7F8042B6  	GPIO_PORTD_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setPWM_1
easymx_v7_TM4C129XNCZAD__setINT_1:
;__em_c129_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value) 	{ GPIO_PORTF_AHB_DATA.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1CBC	0x4901    LDR	R1, [PC, #4]
0x1CBE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_1:
0x1CC0	0x4770    BX	LR
0x1CC2	0xBF00    NOP
0x1CC4	0x7F9042BA  	GPIO_PORTF_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setINT_1
easymx_v7_TM4C129XNCZAD__setRX_1:
;__em_c129_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value) 	{ GPIO_PORTC_AHB_DATA.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D68	0x4901    LDR	R1, [PC, #4]
0x1D6A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_1:
0x1D6C	0x4770    BX	LR
0x1D6E	0xBF00    NOP
0x1D70	0x7F9842B4  	GPIO_PORTC_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setRX_1
easymx_v7_TM4C129XNCZAD__setTX_1:
;__em_c129_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value) 	{ GPIO_PORTC_AHB_DATA.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DC8	0x4901    LDR	R1, [PC, #4]
0x1DCA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_1:
0x1DCC	0x4770    BX	LR
0x1DCE	0xBF00    NOP
0x1DD0	0x7F9C42B4  	GPIO_PORTC_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setTX_1
easymx_v7_TM4C129XNCZAD__setSCL_1:
;__em_c129_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value) 	{ GPIO_PORTB_AHB_DATA.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DD4	0x4901    LDR	R1, [PC, #4]
0x1DD6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_1:
0x1DD8	0x4770    BX	LR
0x1DDA	0xBF00    NOP
0x1DDC	0x7F8842B2  	GPIO_PORTB_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setSCL_1
easymx_v7_TM4C129XNCZAD__setSDA_1:
;__em_c129_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value) 	{ GPIO_PORTB_AHB_DATA.B3 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DBC	0x4901    LDR	R1, [PC, #4]
0x1DBE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_1:
0x1DC0	0x4770    BX	LR
0x1DC2	0xBF00    NOP
0x1DC4	0x7F8C42B2  	GPIO_PORTB_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setSDA_1
easymx_v7_TM4C129XNCZAD__setAN_2:
;__em_c129_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value)   { GPIO_PORTE_AHB_DATA.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D8C	0x4901    LDR	R1, [PC, #4]
0x1D8E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_2:
0x1D90	0x4770    BX	LR
0x1D92	0xBF00    NOP
0x1D94	0x7F9442B8  	GPIO_PORTE_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setAN_2
easymx_v7_TM4C129XNCZAD__setRST_2:
;__em_c129_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value)   { GPIO_PORTE_AHB_DATA.B1 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D80	0x4901    LDR	R1, [PC, #4]
0x1D82	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_2:
0x1D84	0x4770    BX	LR
0x1D86	0xBF00    NOP
0x1D88	0x7F8442B8  	GPIO_PORTE_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setRST_2
easymx_v7_TM4C129XNCZAD__setCS_2:
;__em_c129_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value)   { GPIO_PORTB_AHB_DATA.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D74	0x4901    LDR	R1, [PC, #4]
0x1D76	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_2:
0x1D78	0x4770    BX	LR
0x1D7A	0xBF00    NOP
0x1D7C	0x7F9442B2  	GPIO_PORTB_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setCS_2
easymx_v7_TM4C129XNCZAD__setSCK_2:
;__em_c129_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value)   { GPIO_PORTA_AHB_DATA.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DB0	0x4901    LDR	R1, [PC, #4]
0x1DB2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_2:
0x1DB4	0x4770    BX	LR
0x1DB6	0xBF00    NOP
0x1DB8	0x7F8842B0  	GPIO_PORTA_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setSCK_2
easymx_v7_TM4C129XNCZAD__setMISO_2:
;__em_c129_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value)   { GPIO_PORTA_AHB_DATA.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DA4	0x4901    LDR	R1, [PC, #4]
0x1DA6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_2:
0x1DA8	0x4770    BX	LR
0x1DAA	0xBF00    NOP
0x1DAC	0x7F9442B0  	GPIO_PORTA_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setMISO_2
easymx_v7_TM4C129XNCZAD__setMOSI_2:
;__em_c129_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value)   { GPIO_PORTA_AHB_DATA.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D98	0x4901    LDR	R1, [PC, #4]
0x1D9A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_2:
0x1D9C	0x4770    BX	LR
0x1D9E	0xBF00    NOP
0x1DA0	0x7F9042B0  	GPIO_PORTA_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setMOSI_2
easymx_v7_TM4C129XNCZAD__setPWM_2:
;__em_c129_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value)   { GPIO_PORTD_AHB_DATA.B1 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1C8C	0x4901    LDR	R1, [PC, #4]
0x1C8E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_2:
0x1C90	0x4770    BX	LR
0x1C92	0xBF00    NOP
0x1C94	0x7F8442B6  	GPIO_PORTD_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setPWM_2
easymx_v7_TM4C129XNCZAD__setINT_2:
;__em_c129_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value)   { GPIO_PORTD_AHB_DATA.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x17C4	0x4901    LDR	R1, [PC, #4]
0x17C6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_2:
0x17C8	0x4770    BX	LR
0x17CA	0xBF00    NOP
0x17CC	0x7F9842B6  	GPIO_PORTD_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setINT_2
easymx_v7_TM4C129XNCZAD__setRX_2:
;__em_c129_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value)   { GPIO_PORTC_AHB_DATA.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x17D0	0x4901    LDR	R1, [PC, #4]
0x17D2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_2:
0x17D4	0x4770    BX	LR
0x17D6	0xBF00    NOP
0x17D8	0x7F9042B4  	GPIO_PORTC_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setRX_2
easymx_v7_TM4C129XNCZAD__setTX_2:
;__em_c129_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value)   { GPIO_PORTC_AHB_DATA.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1810	0x4901    LDR	R1, [PC, #4]
0x1812	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_2:
0x1814	0x4770    BX	LR
0x1816	0xBF00    NOP
0x1818	0x7F9442B4  	GPIO_PORTC_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setTX_2
easymx_v7_TM4C129XNCZAD__setSCL_2:
;__em_c129_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value)   { GPIO_PORTB_AHB_DATA.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1804	0x4901    LDR	R1, [PC, #4]
0x1806	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_2:
0x1808	0x4770    BX	LR
0x180A	0xBF00    NOP
0x180C	0x7F8842B2  	GPIO_PORTB_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setSCL_2
easymx_v7_TM4C129XNCZAD__setSDA_2:
;__em_c129_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value)   { GPIO_PORTB_AHB_DATA.B3 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x17F8	0x4901    LDR	R1, [PC, #4]
0x17FA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_2:
0x17FC	0x4770    BX	LR
0x17FE	0xBF00    NOP
0x1800	0x7F8C42B2  	GPIO_PORTB_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setSDA_2
_Delay_10ms:
;__Lib_Delays.c, 57 :: 		void Delay_10ms() {
;__Lib_Delays.c, 58 :: 		Delay_ms(10);
0x17E0	0xF641277E  MOVW	R7, #6782
0x17E4	0xF2C00706  MOVT	R7, #6
L_Delay_10ms22:
0x17E8	0x1E7F    SUBS	R7, R7, #1
0x17EA	0xD1FD    BNE	L_Delay_10ms22
0x17EC	0xBF00    NOP
0x17EE	0xBF00    NOP
0x17F0	0xBF00    NOP
0x17F2	0xBF00    NOP
0x17F4	0xBF00    NOP
;__Lib_Delays.c, 59 :: 		}
L_end_Delay_10ms:
0x17F6	0x4770    BX	LR
; end of _Delay_10ms
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x2900	0xF64007FE  MOVW	R7, #2302
0x2904	0xF2C0073D  MOVT	R7, #61
L_Delay_100ms20:
0x2908	0x1E7F    SUBS	R7, R7, #1
0x290A	0xD1FD    BNE	L_Delay_100ms20
0x290C	0xBF00    NOP
0x290E	0xBF00    NOP
0x2910	0xBF00    NOP
0x2912	0xBF00    NOP
0x2914	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x2916	0x4770    BX	LR
; end of _Delay_100ms
_fm_readRegisters:
;__fm_driver.c, 234 :: 		void fm_readRegisters( uint16_t *registerBuffer )
; registerBuffer start address is: 0 (R0)
0x2854	0xB092    SUB	SP, SP, #72
0x2856	0xF8CDE000  STR	LR, [SP, #0]
; registerBuffer end address is: 0 (R0)
; registerBuffer start address is: 0 (R0)
;__fm_driver.c, 242 :: 		hal_i2cStart( );
0x285A	0x9001    STR	R0, [SP, #4]
0x285C	0xF7FEFFDE  BL	__fm_driver_hal_i2cStart+0
;__fm_driver.c, 243 :: 		hal_i2cRead( _slaveAddress, auxBuffer1, 32, END_MODE_STOP );
0x2860	0xAA02    ADD	R2, SP, #8
0x2862	0x4925    LDR	R1, [PC, #148]
0x2864	0x7809    LDRB	R1, [R1, #0]
0x2866	0x2300    MOVS	R3, #0
0x2868	0xB2C8    UXTB	R0, R1
0x286A	0x4611    MOV	R1, R2
0x286C	0x2220    MOVS	R2, #32
0x286E	0xF7FEFF09  BL	__fm_driver_hal_i2cRead+0
0x2872	0x9801    LDR	R0, [SP, #4]
;__fm_driver.c, 245 :: 		for (i = 0; i < 16; i++)
; i start address is: 12 (R3)
0x2874	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
; registerBuffer end address is: 0 (R0)
L_fm_readRegisters16:
; i start address is: 12 (R3)
; registerBuffer start address is: 0 (R0)
0x2876	0x2B10    CMP	R3, #16
0x2878	0xD20B    BCS	L_fm_readRegisters17
;__fm_driver.c, 247 :: 		auxBuffer2[ i + 16 ] = auxBuffer1[ i ];
0x287A	0xF2030210  ADDW	R2, R3, #16
0x287E	0xB212    SXTH	R2, R2
0x2880	0xA90A    ADD	R1, SP, #40
0x2882	0x188A    ADDS	R2, R1, R2
0x2884	0xA902    ADD	R1, SP, #8
0x2886	0x18C9    ADDS	R1, R1, R3
0x2888	0x7809    LDRB	R1, [R1, #0]
0x288A	0x7011    STRB	R1, [R2, #0]
;__fm_driver.c, 245 :: 		for (i = 0; i < 16; i++)
0x288C	0x1C5B    ADDS	R3, R3, #1
0x288E	0xB2DB    UXTB	R3, R3
;__fm_driver.c, 248 :: 		}
; i end address is: 12 (R3)
0x2890	0xE7F1    B	L_fm_readRegisters16
L_fm_readRegisters17:
;__fm_driver.c, 249 :: 		for (i = 0; i < 16; i++)
; i start address is: 16 (R4)
0x2892	0x2400    MOVS	R4, #0
; i end address is: 16 (R4)
; registerBuffer end address is: 0 (R0)
L_fm_readRegisters19:
; i start address is: 16 (R4)
; registerBuffer start address is: 0 (R0)
0x2894	0x2C10    CMP	R4, #16
0x2896	0xD20B    BCS	L_fm_readRegisters20
;__fm_driver.c, 251 :: 		auxBuffer2[ i ] = auxBuffer1[ i + 16 ];
0x2898	0xA90A    ADD	R1, SP, #40
0x289A	0x190B    ADDS	R3, R1, R4
0x289C	0xF2040210  ADDW	R2, R4, #16
0x28A0	0xB212    SXTH	R2, R2
0x28A2	0xA902    ADD	R1, SP, #8
0x28A4	0x1889    ADDS	R1, R1, R2
0x28A6	0x7809    LDRB	R1, [R1, #0]
0x28A8	0x7019    STRB	R1, [R3, #0]
;__fm_driver.c, 249 :: 		for (i = 0; i < 16; i++)
0x28AA	0x1C64    ADDS	R4, R4, #1
0x28AC	0xB2E4    UXTB	R4, R4
;__fm_driver.c, 252 :: 		}
; i end address is: 16 (R4)
0x28AE	0xE7F1    B	L_fm_readRegisters19
L_fm_readRegisters20:
;__fm_driver.c, 254 :: 		j = 0;
; j start address is: 12 (R3)
0x28B0	0x2300    MOVS	R3, #0
;__fm_driver.c, 256 :: 		for (i = 0; i < 16; i ++)
; i start address is: 20 (R5)
0x28B2	0x2500    MOVS	R5, #0
; j end address is: 12 (R3)
; i end address is: 20 (R5)
L_fm_readRegisters22:
; i start address is: 20 (R5)
; j start address is: 12 (R3)
; registerBuffer start address is: 0 (R0)
; registerBuffer end address is: 0 (R0)
0x28B4	0x2D10    CMP	R5, #16
0x28B6	0xD21A    BCS	L_fm_readRegisters23
; registerBuffer end address is: 0 (R0)
;__fm_driver.c, 258 :: 		registerBuffer[ i ] = auxBuffer2[ j ];
; registerBuffer start address is: 0 (R0)
0x28B8	0x0069    LSLS	R1, R5, #1
0x28BA	0x1842    ADDS	R2, R0, R1
0x28BC	0xAC0A    ADD	R4, SP, #40
0x28BE	0x18E1    ADDS	R1, R4, R3
0x28C0	0x7809    LDRB	R1, [R1, #0]
0x28C2	0x8011    STRH	R1, [R2, #0]
;__fm_driver.c, 259 :: 		registerBuffer[ i ] <<= 8;
0x28C4	0x0069    LSLS	R1, R5, #1
0x28C6	0x1842    ADDS	R2, R0, R1
0x28C8	0x8811    LDRH	R1, [R2, #0]
0x28CA	0x0209    LSLS	R1, R1, #8
0x28CC	0x8011    STRH	R1, [R2, #0]
;__fm_driver.c, 260 :: 		j += 1;
0x28CE	0x1C5A    ADDS	R2, R3, #1
0x28D0	0xB212    SXTH	R2, R2
; j end address is: 12 (R3)
; j start address is: 24 (R6)
0x28D2	0xB2D6    UXTB	R6, R2
;__fm_driver.c, 261 :: 		registerBuffer[ i ] |= auxBuffer2[ j ];
0x28D4	0x0069    LSLS	R1, R5, #1
0x28D6	0x1843    ADDS	R3, R0, R1
0x28D8	0xB2D1    UXTB	R1, R2
0x28DA	0x1861    ADDS	R1, R4, R1
0x28DC	0x780A    LDRB	R2, [R1, #0]
0x28DE	0x8819    LDRH	R1, [R3, #0]
0x28E0	0x4311    ORRS	R1, R2
0x28E2	0x8019    STRH	R1, [R3, #0]
;__fm_driver.c, 262 :: 		j += 1;
0x28E4	0x1C71    ADDS	R1, R6, #1
; j end address is: 24 (R6)
; j start address is: 12 (R3)
0x28E6	0xB2CB    UXTB	R3, R1
;__fm_driver.c, 256 :: 		for (i = 0; i < 16; i ++)
0x28E8	0x1C6D    ADDS	R5, R5, #1
0x28EA	0xB2ED    UXTB	R5, R5
;__fm_driver.c, 263 :: 		}
; registerBuffer end address is: 0 (R0)
; j end address is: 12 (R3)
; i end address is: 20 (R5)
0x28EC	0xE7E2    B	L_fm_readRegisters22
L_fm_readRegisters23:
;__fm_driver.c, 264 :: 		}
L_end_fm_readRegisters:
0x28EE	0xF8DDE000  LDR	LR, [SP, #0]
0x28F2	0xB012    ADD	SP, SP, #72
0x28F4	0x4770    BX	LR
0x28F6	0xBF00    NOP
0x28F8	0x0D2F2000  	__fm_driver__slaveAddress+0
; end of _fm_readRegisters
__fm_driver_hal_i2cStart:
;__hal_tiva.c, 99 :: 		static int hal_i2cStart()
;__hal_tiva.c, 101 :: 		int res = 0;
; res start address is: 8 (R2)
0x181C	0xF2400200  MOVW	R2, #0
0x1820	0xB212    SXTH	R2, R2
;__hal_tiva.c, 102 :: 		startF = 1;
0x1822	0x2101    MOVS	R1, #1
0x1824	0x4801    LDR	R0, [PC, #4]
0x1826	0x7001    STRB	R1, [R0, #0]
;__hal_tiva.c, 103 :: 		return res;
0x1828	0xB210    SXTH	R0, R2
; res end address is: 8 (R2)
;__hal_tiva.c, 104 :: 		}
L_end_hal_i2cStart:
0x182A	0x4770    BX	LR
0x182C	0x0CB52000  	__fm_driver_startF+0
; end of __fm_driver_hal_i2cStart
__fm_driver_hal_i2cRead:
;__hal_tiva.c, 138 :: 		static int hal_i2cRead(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x1684	0xB085    SUB	SP, SP, #20
0x1686	0xF8CDE000  STR	LR, [SP, #0]
0x168A	0xF8AD200C  STRH	R2, [SP, #12]
0x168E	0x460A    MOV	R2, R1
0x1690	0xF88D3010  STRB	R3, [SP, #16]
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 8 (R2)
;__hal_tiva.c, 140 :: 		int res = 0;
0x1694	0xF2400400  MOVW	R4, #0
0x1698	0xF8AD4008  STRH	R4, [SP, #8]
;__hal_tiva.c, 141 :: 		uint8_t *ptr = pBuf;
; ptr start address is: 4 (R1)
0x169C	0x4611    MOV	R1, R2
; pBuf end address is: 8 (R2)
;__hal_tiva.c, 143 :: 		if( startF ) {
0x169E	0x4C3F    LDR	R4, [PC, #252]
0x16A0	0x7824    LDRB	R4, [R4, #0]
0x16A2	0xB154    CBZ	R4, L___fm_driver_hal_i2cRead8
;__hal_tiva.c, 144 :: 		fp_i2cStart(slaveAddress, _I2C_DIR_MASTER_RECEIVE);
0x16A4	0x9101    STR	R1, [SP, #4]
0x16A6	0x2101    MOVS	R1, #1
; slaveAddress end address is: 0 (R0)
0x16A8	0x4C3D    LDR	R4, [PC, #244]
0x16AA	0x6824    LDR	R4, [R4, #0]
0x16AC	0x47A0    BLX	R4
0x16AE	0x9901    LDR	R1, [SP, #4]
;__hal_tiva.c, 145 :: 		Delay_1ms();
0x16B0	0xF7FFFAA6  BL	_Delay_1ms+0
;__hal_tiva.c, 146 :: 		startF = 0;
0x16B4	0x2500    MOVS	R5, #0
0x16B6	0x4C39    LDR	R4, [PC, #228]
0x16B8	0x7025    STRB	R5, [R4, #0]
;__hal_tiva.c, 147 :: 		}
L___fm_driver_hal_i2cRead8:
;__hal_tiva.c, 148 :: 		if(nBytes == 1) {
0x16BA	0xF8BD400C  LDRH	R4, [SP, #12]
0x16BE	0x2C01    CMP	R4, #1
0x16C0	0xD10C    BNE	L___fm_driver_hal_i2cRead9
;__hal_tiva.c, 149 :: 		res |= fp_i2cRead(ptr, _I2C_MASTER_MODE_SINGLE_RECEIVE);
0x16C2	0x4608    MOV	R0, R1
0x16C4	0x2107    MOVS	R1, #7
; ptr end address is: 4 (R1)
0x16C6	0x4C37    LDR	R4, [PC, #220]
0x16C8	0x6824    LDR	R4, [R4, #0]
0x16CA	0x47A0    BLX	R4
0x16CC	0xF9BD4008  LDRSH	R4, [SP, #8]
0x16D0	0x4304    ORRS	R4, R0
0x16D2	0xF8AD4008  STRH	R4, [SP, #8]
;__hal_tiva.c, 150 :: 		Delay_1ms();
0x16D6	0xF7FFFA93  BL	_Delay_1ms+0
;__hal_tiva.c, 151 :: 		} else if(nBytes == 2) {
0x16DA	0xE051    B	L___fm_driver_hal_i2cRead10
L___fm_driver_hal_i2cRead9:
; ptr start address is: 4 (R1)
0x16DC	0xF8BD400C  LDRH	R4, [SP, #12]
0x16E0	0x2C02    CMP	R4, #2
0x16E2	0xD119    BNE	L___fm_driver_hal_i2cRead11
;__hal_tiva.c, 152 :: 		res |= fp_i2cRead(ptr++, _I2C_MASTER_MODE_BURST_RECEIVE_START);
0x16E4	0x9101    STR	R1, [SP, #4]
0x16E6	0x4608    MOV	R0, R1
0x16E8	0x210B    MOVS	R1, #11
0x16EA	0x4C2E    LDR	R4, [PC, #184]
0x16EC	0x6824    LDR	R4, [R4, #0]
0x16EE	0x47A0    BLX	R4
0x16F0	0x9901    LDR	R1, [SP, #4]
0x16F2	0xF9BD4008  LDRSH	R4, [SP, #8]
0x16F6	0x4304    ORRS	R4, R0
0x16F8	0xF8AD4008  STRH	R4, [SP, #8]
0x16FC	0x1C4C    ADDS	R4, R1, #1
; ptr end address is: 4 (R1)
; ptr start address is: 0 (R0)
0x16FE	0x4620    MOV	R0, R4
;__hal_tiva.c, 153 :: 		Delay_1ms();
0x1700	0xF7FFFA7E  BL	_Delay_1ms+0
;__hal_tiva.c, 154 :: 		res |= fp_i2cRead(ptr, _I2C_MASTER_MODE_BURST_RECEIVE_FINISH);
0x1704	0x2105    MOVS	R1, #5
; ptr end address is: 0 (R0)
0x1706	0x4C27    LDR	R4, [PC, #156]
0x1708	0x6824    LDR	R4, [R4, #0]
0x170A	0x47A0    BLX	R4
0x170C	0xF9BD4008  LDRSH	R4, [SP, #8]
0x1710	0x4304    ORRS	R4, R0
0x1712	0xF8AD4008  STRH	R4, [SP, #8]
;__hal_tiva.c, 155 :: 		} else {
0x1716	0xE033    B	L___fm_driver_hal_i2cRead12
L___fm_driver_hal_i2cRead11:
;__hal_tiva.c, 156 :: 		res |= fp_i2cRead(ptr++ , _I2C_MASTER_MODE_BURST_RECEIVE_START);
; ptr start address is: 4 (R1)
0x1718	0x9101    STR	R1, [SP, #4]
0x171A	0x4608    MOV	R0, R1
0x171C	0x210B    MOVS	R1, #11
0x171E	0x4C21    LDR	R4, [PC, #132]
0x1720	0x6824    LDR	R4, [R4, #0]
0x1722	0x47A0    BLX	R4
0x1724	0x9901    LDR	R1, [SP, #4]
0x1726	0xF9BD4008  LDRSH	R4, [SP, #8]
0x172A	0x4304    ORRS	R4, R0
0x172C	0xF8AD4008  STRH	R4, [SP, #8]
0x1730	0x1C4B    ADDS	R3, R1, #1
; ptr end address is: 4 (R1)
; ptr start address is: 12 (R3)
;__hal_tiva.c, 157 :: 		Delay_1ms();
0x1732	0xF7FFFA65  BL	_Delay_1ms+0
; ptr end address is: 12 (R3)
0x1736	0x4619    MOV	R1, R3
;__hal_tiva.c, 158 :: 		while(--nBytes > 1) {
L___fm_driver_hal_i2cRead13:
; ptr start address is: 4 (R1)
0x1738	0xF8BD400C  LDRH	R4, [SP, #12]
0x173C	0x1E64    SUBS	R4, R4, #1
0x173E	0xB2A4    UXTH	R4, R4
0x1740	0xF8AD400C  STRH	R4, [SP, #12]
0x1744	0x2C01    CMP	R4, #1
0x1746	0xD911    BLS	L___fm_driver_hal_i2cRead14
;__hal_tiva.c, 159 :: 		res |= fp_i2cRead(ptr++ , _I2C_MASTER_MODE_BURST_RECEIVE_CONT);
0x1748	0x9101    STR	R1, [SP, #4]
0x174A	0x4608    MOV	R0, R1
0x174C	0x2109    MOVS	R1, #9
0x174E	0x4C15    LDR	R4, [PC, #84]
0x1750	0x6824    LDR	R4, [R4, #0]
0x1752	0x47A0    BLX	R4
0x1754	0x9901    LDR	R1, [SP, #4]
0x1756	0xF9BD4008  LDRSH	R4, [SP, #8]
0x175A	0x4304    ORRS	R4, R0
0x175C	0xF8AD4008  STRH	R4, [SP, #8]
0x1760	0x1C4C    ADDS	R4, R1, #1
; ptr end address is: 4 (R1)
; ptr start address is: 12 (R3)
0x1762	0x4623    MOV	R3, R4
;__hal_tiva.c, 160 :: 		Delay_1ms();
0x1764	0xF7FFFA4C  BL	_Delay_1ms+0
;__hal_tiva.c, 161 :: 		}
0x1768	0x4619    MOV	R1, R3
; ptr end address is: 12 (R3)
0x176A	0xE7E5    B	L___fm_driver_hal_i2cRead13
L___fm_driver_hal_i2cRead14:
;__hal_tiva.c, 162 :: 		res |= fp_i2cRead(ptr, _I2C_MASTER_MODE_BURST_RECEIVE_FINISH);
; ptr start address is: 4 (R1)
0x176C	0x4608    MOV	R0, R1
0x176E	0x2105    MOVS	R1, #5
; ptr end address is: 4 (R1)
0x1770	0x4C0C    LDR	R4, [PC, #48]
0x1772	0x6824    LDR	R4, [R4, #0]
0x1774	0x47A0    BLX	R4
0x1776	0xF9BD4008  LDRSH	R4, [SP, #8]
0x177A	0x4304    ORRS	R4, R0
0x177C	0xF8AD4008  STRH	R4, [SP, #8]
;__hal_tiva.c, 163 :: 		}
L___fm_driver_hal_i2cRead12:
L___fm_driver_hal_i2cRead10:
;__hal_tiva.c, 164 :: 		if( endMode == END_MODE_RESTART ) {
0x1780	0xF89D4010  LDRB	R4, [SP, #16]
0x1784	0x2C01    CMP	R4, #1
0x1786	0xD102    BNE	L___fm_driver_hal_i2cRead15
;__hal_tiva.c, 165 :: 		startF = 1;
0x1788	0x2501    MOVS	R5, #1
0x178A	0x4C04    LDR	R4, [PC, #16]
0x178C	0x7025    STRB	R5, [R4, #0]
;__hal_tiva.c, 166 :: 		}
L___fm_driver_hal_i2cRead15:
;__hal_tiva.c, 167 :: 		return res;
0x178E	0xF9BD0008  LDRSH	R0, [SP, #8]
;__hal_tiva.c, 168 :: 		}
L_end_hal_i2cRead:
0x1792	0xF8DDE000  LDR	LR, [SP, #0]
0x1796	0xB005    ADD	SP, SP, #20
0x1798	0x4770    BX	LR
0x179A	0xBF00    NOP
0x179C	0x0CB52000  	__fm_driver_startF+0
0x17A0	0x0D3C2000  	__fm_driver_fp_i2cStart+0
0x17A4	0x0D402000  	__fm_driver_fp_i2cRead+0
; end of __fm_driver_hal_i2cRead
_I2C0_Master_Slave_Addr_Set:
;__Lib_I2C_09.c, 653 :: 		
; dir start address is: 4 (R1)
; slave_addr start address is: 0 (R0)
0x09D0	0xB081    SUB	SP, SP, #4
0x09D2	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; slave_addr end address is: 0 (R0)
; slave_addr start address is: 0 (R0)
; dir start address is: 4 (R1)
;__Lib_I2C_09.c, 654 :: 		
0x09D6	0xB2CA    UXTB	R2, R1
; dir end address is: 4 (R1)
0x09D8	0xB2C1    UXTB	R1, R0
; slave_addr end address is: 0 (R0)
0x09DA	0x4803    LDR	R0, [PC, #12]
0x09DC	0xF7FFFF64  BL	__Lib_I2C_09_I2Cx_Master_Slave_Addr_Set+0
;__Lib_I2C_09.c, 655 :: 		
L_end_I2C0_Master_Slave_Addr_Set:
0x09E0	0xF8DDE000  LDR	LR, [SP, #0]
0x09E4	0xB001    ADD	SP, SP, #4
0x09E6	0x4770    BX	LR
0x09E8	0x00004002  	I2C0_MSA+0
; end of _I2C0_Master_Slave_Addr_Set
__Lib_I2C_09_I2Cx_Master_Slave_Addr_Set:
;__Lib_I2C_09.c, 313 :: 		
; dir start address is: 8 (R2)
; slave_addr start address is: 4 (R1)
; i2cBase start address is: 0 (R0)
0x08A8	0xB081    SUB	SP, SP, #4
; dir end address is: 8 (R2)
; slave_addr end address is: 4 (R1)
; i2cBase end address is: 0 (R0)
; i2cBase start address is: 0 (R0)
; slave_addr start address is: 4 (R1)
; dir start address is: 8 (R2)
;__Lib_I2C_09.c, 314 :: 		
0x08AA	0x004B    LSLS	R3, R1, #1
0x08AC	0xB29B    UXTH	R3, R3
; slave_addr end address is: 4 (R1)
0x08AE	0x4313    ORRS	R3, R2
0x08B0	0xB29B    UXTH	R3, R3
; dir end address is: 8 (R2)
0x08B2	0x6003    STR	R3, [R0, #0]
; i2cBase end address is: 0 (R0)
;__Lib_I2C_09.c, 315 :: 		
L_end_I2Cx_Master_Slave_Addr_Set:
0x08B4	0xB001    ADD	SP, SP, #4
0x08B6	0x4770    BX	LR
; end of __Lib_I2C_09_I2Cx_Master_Slave_Addr_Set
_I2C1_Master_Slave_Addr_Set:
;__Lib_I2C_09.c, 712 :: 		
; dir start address is: 4 (R1)
; slave_addr start address is: 0 (R0)
0x09B4	0xB081    SUB	SP, SP, #4
0x09B6	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; slave_addr end address is: 0 (R0)
; slave_addr start address is: 0 (R0)
; dir start address is: 4 (R1)
;__Lib_I2C_09.c, 713 :: 		
0x09BA	0xB2CA    UXTB	R2, R1
; dir end address is: 4 (R1)
0x09BC	0xB2C1    UXTB	R1, R0
; slave_addr end address is: 0 (R0)
0x09BE	0x4803    LDR	R0, [PC, #12]
0x09C0	0xF7FFFF72  BL	__Lib_I2C_09_I2Cx_Master_Slave_Addr_Set+0
;__Lib_I2C_09.c, 714 :: 		
L_end_I2C1_Master_Slave_Addr_Set:
0x09C4	0xF8DDE000  LDR	LR, [SP, #0]
0x09C8	0xB001    ADD	SP, SP, #4
0x09CA	0x4770    BX	LR
0x09CC	0x10004002  	I2C1_MSA+0
; end of _I2C1_Master_Slave_Addr_Set
_I2C2_Master_Slave_Addr_Set:
;__Lib_I2C_09.c, 771 :: 		
; dir start address is: 4 (R1)
; slave_addr start address is: 0 (R0)
0x0998	0xB081    SUB	SP, SP, #4
0x099A	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; slave_addr end address is: 0 (R0)
; slave_addr start address is: 0 (R0)
; dir start address is: 4 (R1)
;__Lib_I2C_09.c, 772 :: 		
0x099E	0xB2CA    UXTB	R2, R1
; dir end address is: 4 (R1)
0x09A0	0xB2C1    UXTB	R1, R0
; slave_addr end address is: 0 (R0)
0x09A2	0x4803    LDR	R0, [PC, #12]
0x09A4	0xF7FFFF80  BL	__Lib_I2C_09_I2Cx_Master_Slave_Addr_Set+0
;__Lib_I2C_09.c, 773 :: 		
L_end_I2C2_Master_Slave_Addr_Set:
0x09A8	0xF8DDE000  LDR	LR, [SP, #0]
0x09AC	0xB001    ADD	SP, SP, #4
0x09AE	0x4770    BX	LR
0x09B0	0x20004002  	I2C2_MSA+0
; end of _I2C2_Master_Slave_Addr_Set
_I2C3_Master_Slave_Addr_Set:
;__Lib_I2C_09.c, 829 :: 		
; dir start address is: 4 (R1)
; slave_addr start address is: 0 (R0)
0x09EC	0xB081    SUB	SP, SP, #4
0x09EE	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; slave_addr end address is: 0 (R0)
; slave_addr start address is: 0 (R0)
; dir start address is: 4 (R1)
;__Lib_I2C_09.c, 830 :: 		
0x09F2	0xB2CA    UXTB	R2, R1
; dir end address is: 4 (R1)
0x09F4	0xB2C1    UXTB	R1, R0
; slave_addr end address is: 0 (R0)
0x09F6	0x4803    LDR	R0, [PC, #12]
0x09F8	0xF7FFFF56  BL	__Lib_I2C_09_I2Cx_Master_Slave_Addr_Set+0
;__Lib_I2C_09.c, 831 :: 		
L_end_I2C3_Master_Slave_Addr_Set:
0x09FC	0xF8DDE000  LDR	LR, [SP, #0]
0x0A00	0xB001    ADD	SP, SP, #4
0x0A02	0x4770    BX	LR
0x0A04	0x30004002  	I2C3_MSA+0
; end of _I2C3_Master_Slave_Addr_Set
_I2C4_Master_Slave_Addr_Set:
;__Lib_I2C_09.c, 888 :: 		
; dir start address is: 4 (R1)
; slave_addr start address is: 0 (R0)
0x0A40	0xB081    SUB	SP, SP, #4
0x0A42	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; slave_addr end address is: 0 (R0)
; slave_addr start address is: 0 (R0)
; dir start address is: 4 (R1)
;__Lib_I2C_09.c, 889 :: 		
0x0A46	0xB2CA    UXTB	R2, R1
; dir end address is: 4 (R1)
0x0A48	0xB2C1    UXTB	R1, R0
; slave_addr end address is: 0 (R0)
0x0A4A	0x4803    LDR	R0, [PC, #12]
0x0A4C	0xF7FFFF2C  BL	__Lib_I2C_09_I2Cx_Master_Slave_Addr_Set+0
;__Lib_I2C_09.c, 890 :: 		
L_end_I2C4_Master_Slave_Addr_Set:
0x0A50	0xF8DDE000  LDR	LR, [SP, #0]
0x0A54	0xB001    ADD	SP, SP, #4
0x0A56	0x4770    BX	LR
0x0A58	0x0000400C  	I2C4_MSA+0
; end of _I2C4_Master_Slave_Addr_Set
_I2C5_Master_Slave_Addr_Set:
;__Lib_I2C_09.c, 947 :: 		
; dir start address is: 4 (R1)
; slave_addr start address is: 0 (R0)
0x0A24	0xB081    SUB	SP, SP, #4
0x0A26	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; slave_addr end address is: 0 (R0)
; slave_addr start address is: 0 (R0)
; dir start address is: 4 (R1)
;__Lib_I2C_09.c, 948 :: 		
0x0A2A	0xB2CA    UXTB	R2, R1
; dir end address is: 4 (R1)
0x0A2C	0xB2C1    UXTB	R1, R0
; slave_addr end address is: 0 (R0)
0x0A2E	0x4803    LDR	R0, [PC, #12]
0x0A30	0xF7FFFF3A  BL	__Lib_I2C_09_I2Cx_Master_Slave_Addr_Set+0
;__Lib_I2C_09.c, 949 :: 		
L_end_I2C5_Master_Slave_Addr_Set:
0x0A34	0xF8DDE000  LDR	LR, [SP, #0]
0x0A38	0xB001    ADD	SP, SP, #4
0x0A3A	0x4770    BX	LR
0x0A3C	0x1000400C  	I2C5_MSA+0
; end of _I2C5_Master_Slave_Addr_Set
_I2C6_Master_Slave_Addr_Set:
;__Lib_I2C_09.c, 1006 :: 		
; dir start address is: 4 (R1)
; slave_addr start address is: 0 (R0)
0x0A08	0xB081    SUB	SP, SP, #4
0x0A0A	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; slave_addr end address is: 0 (R0)
; slave_addr start address is: 0 (R0)
; dir start address is: 4 (R1)
;__Lib_I2C_09.c, 1007 :: 		
0x0A0E	0xB2CA    UXTB	R2, R1
; dir end address is: 4 (R1)
0x0A10	0xB2C1    UXTB	R1, R0
; slave_addr end address is: 0 (R0)
0x0A12	0x4803    LDR	R0, [PC, #12]
0x0A14	0xF7FFFF48  BL	__Lib_I2C_09_I2Cx_Master_Slave_Addr_Set+0
;__Lib_I2C_09.c, 1008 :: 		
L_end_I2C6_Master_Slave_Addr_Set:
0x0A18	0xF8DDE000  LDR	LR, [SP, #0]
0x0A1C	0xB001    ADD	SP, SP, #4
0x0A1E	0x4770    BX	LR
0x0A20	0x2000400C  	I2C6_MSA+0
; end of _I2C6_Master_Slave_Addr_Set
_I2C7_Master_Slave_Addr_Set:
;__Lib_I2C_09.c, 1065 :: 		
; dir start address is: 4 (R1)
; slave_addr start address is: 0 (R0)
0x097C	0xB081    SUB	SP, SP, #4
0x097E	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; slave_addr end address is: 0 (R0)
; slave_addr start address is: 0 (R0)
; dir start address is: 4 (R1)
;__Lib_I2C_09.c, 1066 :: 		
0x0982	0xB2CA    UXTB	R2, R1
; dir end address is: 4 (R1)
0x0984	0xB2C1    UXTB	R1, R0
; slave_addr end address is: 0 (R0)
0x0986	0x4803    LDR	R0, [PC, #12]
0x0988	0xF7FFFF8E  BL	__Lib_I2C_09_I2Cx_Master_Slave_Addr_Set+0
;__Lib_I2C_09.c, 1067 :: 		
L_end_I2C7_Master_Slave_Addr_Set:
0x098C	0xF8DDE000  LDR	LR, [SP, #0]
0x0990	0xB001    ADD	SP, SP, #4
0x0992	0x4770    BX	LR
0x0994	0x3000400C  	I2C7_MSA+0
; end of _I2C7_Master_Slave_Addr_Set
_I2C8_Master_Slave_Addr_Set:
;__Lib_I2C_09.c, 1124 :: 		
; dir start address is: 4 (R1)
; slave_addr start address is: 0 (R0)
0x08F0	0xB081    SUB	SP, SP, #4
0x08F2	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; slave_addr end address is: 0 (R0)
; slave_addr start address is: 0 (R0)
; dir start address is: 4 (R1)
;__Lib_I2C_09.c, 1125 :: 		
0x08F6	0xB2CA    UXTB	R2, R1
; dir end address is: 4 (R1)
0x08F8	0xB2C1    UXTB	R1, R0
; slave_addr end address is: 0 (R0)
0x08FA	0x4803    LDR	R0, [PC, #12]
0x08FC	0xF7FFFFD4  BL	__Lib_I2C_09_I2Cx_Master_Slave_Addr_Set+0
;__Lib_I2C_09.c, 1126 :: 		
L_end_I2C8_Master_Slave_Addr_Set:
0x0900	0xF8DDE000  LDR	LR, [SP, #0]
0x0904	0xB001    ADD	SP, SP, #4
0x0906	0x4770    BX	LR
0x0908	0x8000400B  	I2C8_MSA+0
; end of _I2C8_Master_Slave_Addr_Set
_I2C9_Master_Slave_Addr_Set:
;__Lib_I2C_09.c, 1183 :: 		
; dir start address is: 4 (R1)
; slave_addr start address is: 0 (R0)
0x08D4	0xB081    SUB	SP, SP, #4
0x08D6	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; slave_addr end address is: 0 (R0)
; slave_addr start address is: 0 (R0)
; dir start address is: 4 (R1)
;__Lib_I2C_09.c, 1184 :: 		
0x08DA	0xB2CA    UXTB	R2, R1
; dir end address is: 4 (R1)
0x08DC	0xB2C1    UXTB	R1, R0
; slave_addr end address is: 0 (R0)
0x08DE	0x4803    LDR	R0, [PC, #12]
0x08E0	0xF7FFFFE2  BL	__Lib_I2C_09_I2Cx_Master_Slave_Addr_Set+0
;__Lib_I2C_09.c, 1185 :: 		
L_end_I2C9_Master_Slave_Addr_Set:
0x08E4	0xF8DDE000  LDR	LR, [SP, #0]
0x08E8	0xB001    ADD	SP, SP, #4
0x08EA	0x4770    BX	LR
0x08EC	0x9000400B  	I2C9_MSA+0
; end of _I2C9_Master_Slave_Addr_Set
_I2C0_Read:
;__Lib_I2C_09.c, 677 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x08B8	0xB081    SUB	SP, SP, #4
0x08BA	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 678 :: 		
0x08BE	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x08C0	0x4601    MOV	R1, R0
; dat end address is: 0 (R0)
0x08C2	0x4803    LDR	R0, [PC, #12]
0x08C4	0xF7FFFEEE  BL	__Lib_I2C_09_I2Cx_Read+0
;__Lib_I2C_09.c, 679 :: 		
L_end_I2C0_Read:
0x08C8	0xF8DDE000  LDR	LR, [SP, #0]
0x08CC	0xB001    ADD	SP, SP, #4
0x08CE	0x4770    BX	LR
0x08D0	0x00004002  	I2C0_MSA+0
; end of _I2C0_Read
__Lib_I2C_09_I2Cx_Read:
;__Lib_I2C_09.c, 422 :: 		
; mode start address is: 8 (R2)
; i2cBase start address is: 0 (R0)
0x06A4	0xB084    SUB	SP, SP, #16
0x06A6	0xF8CDE000  STR	LR, [SP, #0]
0x06AA	0x4604    MOV	R4, R0
0x06AC	0x9103    STR	R1, [SP, #12]
; mode end address is: 8 (R2)
; i2cBase end address is: 0 (R0)
; i2cBase start address is: 16 (R4)
; mode start address is: 8 (R2)
;__Lib_I2C_09.c, 423 :: 		
0x06AE	0xF04F0300  MOV	R3, #0
0x06B2	0x9302    STR	R3, [SP, #8]
;__Lib_I2C_09.c, 427 :: 		
0x06B4	0x4B5E    LDR	R3, [PC, #376]
0x06B6	0x429C    CMP	R4, R3
0x06B8	0xD106    BNE	L___Lib_I2C_09_I2Cx_Read35
;__Lib_I2C_09.c, 428 :: 		
0x06BA	0x4B5E    LDR	R3, [PC, #376]
0x06BC	0x681B    LDR	R3, [R3, #0]
0x06BE	0x9302    STR	R3, [SP, #8]
;__Lib_I2C_09.c, 429 :: 		
0x06C0	0x4B5D    LDR	R3, [PC, #372]
0x06C2	0x681B    LDR	R3, [R3, #0]
0x06C4	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 430 :: 		
0x06C6	0xE058    B	L___Lib_I2C_09_I2Cx_Read36
L___Lib_I2C_09_I2Cx_Read35:
;__Lib_I2C_09.c, 431 :: 		
0x06C8	0x4B5C    LDR	R3, [PC, #368]
0x06CA	0x429C    CMP	R4, R3
0x06CC	0xD106    BNE	L___Lib_I2C_09_I2Cx_Read37
;__Lib_I2C_09.c, 432 :: 		
0x06CE	0x4B5C    LDR	R3, [PC, #368]
0x06D0	0x681B    LDR	R3, [R3, #0]
0x06D2	0x9302    STR	R3, [SP, #8]
;__Lib_I2C_09.c, 433 :: 		
0x06D4	0x4B5B    LDR	R3, [PC, #364]
0x06D6	0x681B    LDR	R3, [R3, #0]
0x06D8	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 434 :: 		
0x06DA	0xE04E    B	L___Lib_I2C_09_I2Cx_Read38
L___Lib_I2C_09_I2Cx_Read37:
;__Lib_I2C_09.c, 435 :: 		
0x06DC	0x4B5A    LDR	R3, [PC, #360]
0x06DE	0x429C    CMP	R4, R3
0x06E0	0xD106    BNE	L___Lib_I2C_09_I2Cx_Read39
;__Lib_I2C_09.c, 436 :: 		
0x06E2	0x4B5A    LDR	R3, [PC, #360]
0x06E4	0x681B    LDR	R3, [R3, #0]
0x06E6	0x9302    STR	R3, [SP, #8]
;__Lib_I2C_09.c, 437 :: 		
0x06E8	0x4B59    LDR	R3, [PC, #356]
0x06EA	0x681B    LDR	R3, [R3, #0]
0x06EC	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 438 :: 		
0x06EE	0xE044    B	L___Lib_I2C_09_I2Cx_Read40
L___Lib_I2C_09_I2Cx_Read39:
;__Lib_I2C_09.c, 439 :: 		
0x06F0	0x4B58    LDR	R3, [PC, #352]
0x06F2	0x429C    CMP	R4, R3
0x06F4	0xD106    BNE	L___Lib_I2C_09_I2Cx_Read41
;__Lib_I2C_09.c, 440 :: 		
0x06F6	0x4B58    LDR	R3, [PC, #352]
0x06F8	0x681B    LDR	R3, [R3, #0]
0x06FA	0x9302    STR	R3, [SP, #8]
;__Lib_I2C_09.c, 441 :: 		
0x06FC	0x4B57    LDR	R3, [PC, #348]
0x06FE	0x681B    LDR	R3, [R3, #0]
0x0700	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 442 :: 		
0x0702	0xE03A    B	L___Lib_I2C_09_I2Cx_Read42
L___Lib_I2C_09_I2Cx_Read41:
;__Lib_I2C_09.c, 443 :: 		
0x0704	0x4B56    LDR	R3, [PC, #344]
0x0706	0x429C    CMP	R4, R3
0x0708	0xD106    BNE	L___Lib_I2C_09_I2Cx_Read43
;__Lib_I2C_09.c, 444 :: 		
0x070A	0x4B56    LDR	R3, [PC, #344]
0x070C	0x681B    LDR	R3, [R3, #0]
0x070E	0x9302    STR	R3, [SP, #8]
;__Lib_I2C_09.c, 445 :: 		
0x0710	0x4B55    LDR	R3, [PC, #340]
0x0712	0x681B    LDR	R3, [R3, #0]
0x0714	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 446 :: 		
0x0716	0xE030    B	L___Lib_I2C_09_I2Cx_Read44
L___Lib_I2C_09_I2Cx_Read43:
;__Lib_I2C_09.c, 447 :: 		
0x0718	0x4B54    LDR	R3, [PC, #336]
0x071A	0x429C    CMP	R4, R3
0x071C	0xD106    BNE	L___Lib_I2C_09_I2Cx_Read45
;__Lib_I2C_09.c, 448 :: 		
0x071E	0x4B54    LDR	R3, [PC, #336]
0x0720	0x681B    LDR	R3, [R3, #0]
0x0722	0x9302    STR	R3, [SP, #8]
;__Lib_I2C_09.c, 449 :: 		
0x0724	0x4B53    LDR	R3, [PC, #332]
0x0726	0x681B    LDR	R3, [R3, #0]
0x0728	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 450 :: 		
0x072A	0xE026    B	L___Lib_I2C_09_I2Cx_Read46
L___Lib_I2C_09_I2Cx_Read45:
;__Lib_I2C_09.c, 451 :: 		
0x072C	0x4B52    LDR	R3, [PC, #328]
0x072E	0x429C    CMP	R4, R3
0x0730	0xD106    BNE	L___Lib_I2C_09_I2Cx_Read47
;__Lib_I2C_09.c, 452 :: 		
0x0732	0x4B52    LDR	R3, [PC, #328]
0x0734	0x681B    LDR	R3, [R3, #0]
0x0736	0x9302    STR	R3, [SP, #8]
;__Lib_I2C_09.c, 453 :: 		
0x0738	0x4B51    LDR	R3, [PC, #324]
0x073A	0x681B    LDR	R3, [R3, #0]
0x073C	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 454 :: 		
0x073E	0xE01C    B	L___Lib_I2C_09_I2Cx_Read48
L___Lib_I2C_09_I2Cx_Read47:
;__Lib_I2C_09.c, 455 :: 		
0x0740	0x4B50    LDR	R3, [PC, #320]
0x0742	0x429C    CMP	R4, R3
0x0744	0xD106    BNE	L___Lib_I2C_09_I2Cx_Read49
;__Lib_I2C_09.c, 456 :: 		
0x0746	0x4B50    LDR	R3, [PC, #320]
0x0748	0x681B    LDR	R3, [R3, #0]
0x074A	0x9302    STR	R3, [SP, #8]
;__Lib_I2C_09.c, 457 :: 		
0x074C	0x4B4F    LDR	R3, [PC, #316]
0x074E	0x681B    LDR	R3, [R3, #0]
0x0750	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 458 :: 		
0x0752	0xE012    B	L___Lib_I2C_09_I2Cx_Read50
L___Lib_I2C_09_I2Cx_Read49:
;__Lib_I2C_09.c, 459 :: 		
0x0754	0x4B4E    LDR	R3, [PC, #312]
0x0756	0x429C    CMP	R4, R3
0x0758	0xD106    BNE	L___Lib_I2C_09_I2Cx_Read51
;__Lib_I2C_09.c, 460 :: 		
0x075A	0x4B4E    LDR	R3, [PC, #312]
0x075C	0x681B    LDR	R3, [R3, #0]
0x075E	0x9302    STR	R3, [SP, #8]
;__Lib_I2C_09.c, 461 :: 		
0x0760	0x4B4D    LDR	R3, [PC, #308]
0x0762	0x681B    LDR	R3, [R3, #0]
0x0764	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 462 :: 		
0x0766	0xE008    B	L___Lib_I2C_09_I2Cx_Read52
L___Lib_I2C_09_I2Cx_Read51:
;__Lib_I2C_09.c, 463 :: 		
0x0768	0x4B4C    LDR	R3, [PC, #304]
0x076A	0x429C    CMP	R4, R3
0x076C	0xD105    BNE	L___Lib_I2C_09_I2Cx_Read53
;__Lib_I2C_09.c, 464 :: 		
0x076E	0x4B4C    LDR	R3, [PC, #304]
0x0770	0x681B    LDR	R3, [R3, #0]
0x0772	0x9302    STR	R3, [SP, #8]
;__Lib_I2C_09.c, 465 :: 		
0x0774	0x4B4B    LDR	R3, [PC, #300]
0x0776	0x681B    LDR	R3, [R3, #0]
0x0778	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 466 :: 		
L___Lib_I2C_09_I2Cx_Read53:
L___Lib_I2C_09_I2Cx_Read52:
L___Lib_I2C_09_I2Cx_Read50:
L___Lib_I2C_09_I2Cx_Read48:
L___Lib_I2C_09_I2Cx_Read46:
L___Lib_I2C_09_I2Cx_Read44:
L___Lib_I2C_09_I2Cx_Read42:
L___Lib_I2C_09_I2Cx_Read40:
L___Lib_I2C_09_I2Cx_Read38:
L___Lib_I2C_09_I2Cx_Read36:
;__Lib_I2C_09.c, 468 :: 		
0x077A	0x2A07    CMP	R2, #7
0x077C	0xD003    BEQ	L___Lib_I2C_09_I2Cx_Read107
0x077E	0x2A0B    CMP	R2, #11
0x0780	0xD001    BEQ	L___Lib_I2C_09_I2Cx_Read106
0x0782	0x4620    MOV	R0, R4
0x0784	0xE017    B	L___Lib_I2C_09_I2Cx_Read56
L___Lib_I2C_09_I2Cx_Read107:
L___Lib_I2C_09_I2Cx_Read106:
;__Lib_I2C_09.c, 470 :: 		
; timeout start address is: 24 (R6)
0x0786	0x9E02    LDR	R6, [SP, #8]
; i2cBase end address is: 16 (R4)
; timeout end address is: 24 (R6)
; mode end address is: 8 (R2)
0x0788	0x4620    MOV	R0, R4
0x078A	0xB2D1    UXTB	R1, R2
;__Lib_I2C_09.c, 471 :: 		
L___Lib_I2C_09_I2Cx_Read57:
; timeout start address is: 24 (R6)
; mode start address is: 4 (R1)
; i2cBase start address is: 0 (R0)
0x078C	0x1D03    ADDS	R3, R0, #4
0x078E	0x681C    LDR	R4, [R3, #0]
0x0790	0xF3C41380  UBFX	R3, R4, #6, #1
0x0794	0xB173    CBZ	R3, L___Lib_I2C_09_I2Cx_Read58
;__Lib_I2C_09.c, 473 :: 		
0x0796	0x9B02    LDR	R3, [SP, #8]
0x0798	0xB14B    CBZ	R3, L___Lib_I2C_09_I2Cx_Read110
;__Lib_I2C_09.c, 474 :: 		
0x079A	0xB926    CBNZ	R6, L___Lib_I2C_09_I2Cx_Read60
; mode end address is: 4 (R1)
; timeout end address is: 24 (R6)
; i2cBase end address is: 0 (R0)
;__Lib_I2C_09.c, 475 :: 		
0x079C	0x2003    MOVS	R0, #3
0x079E	0x9C01    LDR	R4, [SP, #4]
0x07A0	0x47A0    BLX	R4
;__Lib_I2C_09.c, 476 :: 		
0x07A2	0x2001    MOVS	R0, #1
0x07A4	0xE040    B	L_end_I2Cx_Read
;__Lib_I2C_09.c, 477 :: 		
L___Lib_I2C_09_I2Cx_Read60:
;__Lib_I2C_09.c, 478 :: 		
; i2cBase start address is: 0 (R0)
; timeout start address is: 24 (R6)
; mode start address is: 4 (R1)
0x07A6	0x1E73    SUBS	R3, R6, #1
; timeout end address is: 24 (R6)
; timeout start address is: 8 (R2)
0x07A8	0x461A    MOV	R2, R3
; timeout end address is: 8 (R2)
0x07AA	0x4613    MOV	R3, R2
;__Lib_I2C_09.c, 479 :: 		
0x07AC	0xE000    B	L___Lib_I2C_09_I2Cx_Read59
L___Lib_I2C_09_I2Cx_Read110:
;__Lib_I2C_09.c, 473 :: 		
0x07AE	0x4633    MOV	R3, R6
;__Lib_I2C_09.c, 479 :: 		
L___Lib_I2C_09_I2Cx_Read59:
;__Lib_I2C_09.c, 480 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x07B0	0x461E    MOV	R6, R3
0x07B2	0xE7EB    B	L___Lib_I2C_09_I2Cx_Read57
L___Lib_I2C_09_I2Cx_Read58:
;__Lib_I2C_09.c, 481 :: 		
0x07B4	0xB2CA    UXTB	R2, R1
; i2cBase end address is: 0 (R0)
L___Lib_I2C_09_I2Cx_Read56:
; mode end address is: 4 (R1)
;__Lib_I2C_09.c, 483 :: 		
; i2cBase start address is: 0 (R0)
; mode start address is: 8 (R2)
0x07B6	0x1D03    ADDS	R3, R0, #4
0x07B8	0x601A    STR	R2, [R3, #0]
;__Lib_I2C_09.c, 484 :: 		
0x07BA	0xF7FFFD25  BL	_Delay_1us+0
;__Lib_I2C_09.c, 485 :: 		
0x07BE	0xF7FFFD23  BL	_Delay_1us+0
;__Lib_I2C_09.c, 486 :: 		
0x07C2	0xF7FFFD21  BL	_Delay_1us+0
;__Lib_I2C_09.c, 488 :: 		
; timeout start address is: 24 (R6)
0x07C6	0x9E02    LDR	R6, [SP, #8]
; timeout end address is: 24 (R6)
; mode end address is: 8 (R2)
; i2cBase end address is: 0 (R0)
;__Lib_I2C_09.c, 489 :: 		
L___Lib_I2C_09_I2Cx_Read61:
; timeout start address is: 24 (R6)
; mode start address is: 8 (R2)
; i2cBase start address is: 0 (R0)
0x07C8	0x1D03    ADDS	R3, R0, #4
0x07CA	0x681C    LDR	R4, [R3, #0]
0x07CC	0xF3C40300  UBFX	R3, R4, #0, #1
0x07D0	0xB163    CBZ	R3, L___Lib_I2C_09_I2Cx_Read62
;__Lib_I2C_09.c, 491 :: 		
0x07D2	0x9B02    LDR	R3, [SP, #8]
0x07D4	0xB13B    CBZ	R3, L___Lib_I2C_09_I2Cx_Read111
;__Lib_I2C_09.c, 492 :: 		
0x07D6	0xB926    CBNZ	R6, L___Lib_I2C_09_I2Cx_Read64
; timeout end address is: 24 (R6)
; mode end address is: 8 (R2)
; i2cBase end address is: 0 (R0)
;__Lib_I2C_09.c, 493 :: 		
0x07D8	0x2003    MOVS	R0, #3
0x07DA	0x9C01    LDR	R4, [SP, #4]
0x07DC	0x47A0    BLX	R4
;__Lib_I2C_09.c, 494 :: 		
0x07DE	0x2001    MOVS	R0, #1
0x07E0	0xE022    B	L_end_I2Cx_Read
;__Lib_I2C_09.c, 495 :: 		
L___Lib_I2C_09_I2Cx_Read64:
;__Lib_I2C_09.c, 496 :: 		
; i2cBase start address is: 0 (R0)
; mode start address is: 8 (R2)
; timeout start address is: 24 (R6)
0x07E2	0x1E71    SUBS	R1, R6, #1
; timeout end address is: 24 (R6)
; timeout start address is: 4 (R1)
; timeout end address is: 4 (R1)
;__Lib_I2C_09.c, 497 :: 		
0x07E4	0xE000    B	L___Lib_I2C_09_I2Cx_Read63
L___Lib_I2C_09_I2Cx_Read111:
;__Lib_I2C_09.c, 491 :: 		
0x07E6	0x4631    MOV	R1, R6
;__Lib_I2C_09.c, 497 :: 		
L___Lib_I2C_09_I2Cx_Read63:
;__Lib_I2C_09.c, 498 :: 		
; timeout start address is: 4 (R1)
; timeout end address is: 4 (R1)
0x07E8	0x460E    MOV	R6, R1
0x07EA	0xE7ED    B	L___Lib_I2C_09_I2Cx_Read61
L___Lib_I2C_09_I2Cx_Read62:
;__Lib_I2C_09.c, 500 :: 		
0x07EC	0x1D03    ADDS	R3, R0, #4
0x07EE	0x681C    LDR	R4, [R3, #0]
0x07F0	0xF3C40340  UBFX	R3, R4, #1, #1
0x07F4	0xB173    CBZ	R3, L___Lib_I2C_09_I2Cx_Read65
;__Lib_I2C_09.c, 501 :: 		
0x07F6	0x2A09    CMP	R2, #9
0x07F8	0xD002    BEQ	L___Lib_I2C_09_I2Cx_Read109
0x07FA	0x2A0B    CMP	R2, #11
0x07FC	0xD000    BEQ	L___Lib_I2C_09_I2Cx_Read108
; mode end address is: 8 (R2)
0x07FE	0xE008    B	L___Lib_I2C_09_I2Cx_Read68
L___Lib_I2C_09_I2Cx_Read109:
L___Lib_I2C_09_I2Cx_Read108:
;__Lib_I2C_09.c, 502 :: 		
0x0800	0x1D03    ADDS	R3, R0, #4
0x0802	0x681C    LDR	R4, [R3, #0]
0x0804	0xF3C41300  UBFX	R3, R4, #4, #1
0x0808	0xB91B    CBNZ	R3, L___Lib_I2C_09_I2Cx_Read69
;__Lib_I2C_09.c, 503 :: 		
0x080A	0x1D04    ADDS	R4, R0, #4
0x080C	0xF2400304  MOVW	R3, #4
0x0810	0x6023    STR	R3, [R4, #0]
L___Lib_I2C_09_I2Cx_Read69:
;__Lib_I2C_09.c, 504 :: 		
L___Lib_I2C_09_I2Cx_Read68:
;__Lib_I2C_09.c, 505 :: 		
0x0812	0xE004    B	L___Lib_I2C_09_I2Cx_Read70
L___Lib_I2C_09_I2Cx_Read65:
;__Lib_I2C_09.c, 507 :: 		
0x0814	0xF2000308  ADDW	R3, R0, #8
0x0818	0x681C    LDR	R4, [R3, #0]
0x081A	0x9B03    LDR	R3, [SP, #12]
0x081C	0x701C    STRB	R4, [R3, #0]
L___Lib_I2C_09_I2Cx_Read70:
;__Lib_I2C_09.c, 509 :: 		
0x081E	0x1D03    ADDS	R3, R0, #4
; i2cBase end address is: 0 (R0)
0x0820	0x681C    LDR	R4, [R3, #0]
0x0822	0xF3C40340  UBFX	R3, R4, #1, #1
0x0826	0xB2D8    UXTB	R0, R3
;__Lib_I2C_09.c, 510 :: 		
L_end_I2Cx_Read:
0x0828	0xF8DDE000  LDR	LR, [SP, #0]
0x082C	0xB004    ADD	SP, SP, #16
0x082E	0x4770    BX	LR
0x0830	0x00004002  	I2C0_MSA+0
0x0834	0x0CC02000  	__Lib_I2C_09__I2C0_TIMEOUT+0
0x0838	0x0D702000  	_I2C0_Timeout_Ptr+0
0x083C	0x10004002  	I2C1_MSA+0
0x0840	0x0CC42000  	__Lib_I2C_09__I2C1_TIMEOUT+0
0x0844	0x0D742000  	_I2C1_Timeout_Ptr+0
0x0848	0x20004002  	I2C2_MSA+0
0x084C	0x0CC82000  	__Lib_I2C_09__I2C2_TIMEOUT+0
0x0850	0x0D782000  	_I2C2_Timeout_Ptr+0
0x0854	0x30004002  	I2C3_MSA+0
0x0858	0x0CCC2000  	__Lib_I2C_09__I2C3_TIMEOUT+0
0x085C	0x0D7C2000  	_I2C3_Timeout_Ptr+0
0x0860	0x0000400C  	I2C4_MSA+0
0x0864	0x0CD02000  	__Lib_I2C_09__I2C4_TIMEOUT+0
0x0868	0x0D802000  	_I2C4_Timeout_Ptr+0
0x086C	0x1000400C  	I2C5_MSA+0
0x0870	0x0CD42000  	__Lib_I2C_09__I2C5_TIMEOUT+0
0x0874	0x0D842000  	_I2C5_Timeout_Ptr+0
0x0878	0x2000400C  	I2C6_MSA+0
0x087C	0x0CD82000  	__Lib_I2C_09__I2C6_TIMEOUT+0
0x0880	0x0D882000  	_I2C6_Timeout_Ptr+0
0x0884	0x3000400C  	I2C7_MSA+0
0x0888	0x0CDC2000  	__Lib_I2C_09__I2C7_TIMEOUT+0
0x088C	0x0D8C2000  	_I2C7_Timeout_Ptr+0
0x0890	0x8000400B  	I2C8_MSA+0
0x0894	0x0CE02000  	__Lib_I2C_09__I2C8_TIMEOUT+0
0x0898	0x0D902000  	_I2C8_Timeout_Ptr+0
0x089C	0x9000400B  	I2C9_MSA+0
0x08A0	0x0CE42000  	__Lib_I2C_09__I2C9_TIMEOUT+0
0x08A4	0x0D942000  	_I2C9_Timeout_Ptr+0
; end of __Lib_I2C_09_I2Cx_Read
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x0208	0xF2400726  MOVW	R7, #38
0x020C	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x0210	0x1E7F    SUBS	R7, R7, #1
0x0212	0xD1FD    BNE	L_Delay_1us0
0x0214	0xBF00    NOP
0x0216	0xBF00    NOP
0x0218	0xBF00    NOP
0x021A	0xBF00    NOP
0x021C	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x021E	0x4770    BX	LR
; end of _Delay_1us
_I2C1_Read:
;__Lib_I2C_09.c, 736 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x090C	0xB081    SUB	SP, SP, #4
0x090E	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 737 :: 		
0x0912	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0914	0x4601    MOV	R1, R0
; dat end address is: 0 (R0)
0x0916	0x4803    LDR	R0, [PC, #12]
0x0918	0xF7FFFEC4  BL	__Lib_I2C_09_I2Cx_Read+0
;__Lib_I2C_09.c, 738 :: 		
L_end_I2C1_Read:
0x091C	0xF8DDE000  LDR	LR, [SP, #0]
0x0920	0xB001    ADD	SP, SP, #4
0x0922	0x4770    BX	LR
0x0924	0x10004002  	I2C1_MSA+0
; end of _I2C1_Read
_I2C2_Read:
;__Lib_I2C_09.c, 795 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0960	0xB081    SUB	SP, SP, #4
0x0962	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 796 :: 		
0x0966	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0968	0x4601    MOV	R1, R0
; dat end address is: 0 (R0)
0x096A	0x4803    LDR	R0, [PC, #12]
0x096C	0xF7FFFE9A  BL	__Lib_I2C_09_I2Cx_Read+0
;__Lib_I2C_09.c, 797 :: 		
L_end_I2C2_Read:
0x0970	0xF8DDE000  LDR	LR, [SP, #0]
0x0974	0xB001    ADD	SP, SP, #4
0x0976	0x4770    BX	LR
0x0978	0x20004002  	I2C2_MSA+0
; end of _I2C2_Read
_I2C3_Read:
;__Lib_I2C_09.c, 853 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0944	0xB081    SUB	SP, SP, #4
0x0946	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 854 :: 		
0x094A	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x094C	0x4601    MOV	R1, R0
; dat end address is: 0 (R0)
0x094E	0x4803    LDR	R0, [PC, #12]
0x0950	0xF7FFFEA8  BL	__Lib_I2C_09_I2Cx_Read+0
;__Lib_I2C_09.c, 855 :: 		
L_end_I2C3_Read:
0x0954	0xF8DDE000  LDR	LR, [SP, #0]
0x0958	0xB001    ADD	SP, SP, #4
0x095A	0x4770    BX	LR
0x095C	0x30004002  	I2C3_MSA+0
; end of _I2C3_Read
_I2C4_Read:
;__Lib_I2C_09.c, 912 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0928	0xB081    SUB	SP, SP, #4
0x092A	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 913 :: 		
0x092E	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0930	0x4601    MOV	R1, R0
; dat end address is: 0 (R0)
0x0932	0x4803    LDR	R0, [PC, #12]
0x0934	0xF7FFFEB6  BL	__Lib_I2C_09_I2Cx_Read+0
;__Lib_I2C_09.c, 914 :: 		
L_end_I2C4_Read:
0x0938	0xF8DDE000  LDR	LR, [SP, #0]
0x093C	0xB001    ADD	SP, SP, #4
0x093E	0x4770    BX	LR
0x0940	0x0000400C  	I2C4_MSA+0
; end of _I2C4_Read
_I2C5_Read:
;__Lib_I2C_09.c, 971 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0A5C	0xB081    SUB	SP, SP, #4
0x0A5E	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 972 :: 		
0x0A62	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0A64	0x4601    MOV	R1, R0
; dat end address is: 0 (R0)
0x0A66	0x4803    LDR	R0, [PC, #12]
0x0A68	0xF7FFFE1C  BL	__Lib_I2C_09_I2Cx_Read+0
;__Lib_I2C_09.c, 973 :: 		
L_end_I2C5_Read:
0x0A6C	0xF8DDE000  LDR	LR, [SP, #0]
0x0A70	0xB001    ADD	SP, SP, #4
0x0A72	0x4770    BX	LR
0x0A74	0x1000400C  	I2C5_MSA+0
; end of _I2C5_Read
_I2C6_Read:
;__Lib_I2C_09.c, 1030 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0B90	0xB081    SUB	SP, SP, #4
0x0B92	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 1031 :: 		
0x0B96	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0B98	0x4601    MOV	R1, R0
; dat end address is: 0 (R0)
0x0B9A	0x4803    LDR	R0, [PC, #12]
0x0B9C	0xF7FFFD82  BL	__Lib_I2C_09_I2Cx_Read+0
;__Lib_I2C_09.c, 1032 :: 		
L_end_I2C6_Read:
0x0BA0	0xF8DDE000  LDR	LR, [SP, #0]
0x0BA4	0xB001    ADD	SP, SP, #4
0x0BA6	0x4770    BX	LR
0x0BA8	0x2000400C  	I2C6_MSA+0
; end of _I2C6_Read
_I2C7_Read:
;__Lib_I2C_09.c, 1089 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0B74	0xB081    SUB	SP, SP, #4
0x0B76	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 1090 :: 		
0x0B7A	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0B7C	0x4601    MOV	R1, R0
; dat end address is: 0 (R0)
0x0B7E	0x4803    LDR	R0, [PC, #12]
0x0B80	0xF7FFFD90  BL	__Lib_I2C_09_I2Cx_Read+0
;__Lib_I2C_09.c, 1091 :: 		
L_end_I2C7_Read:
0x0B84	0xF8DDE000  LDR	LR, [SP, #0]
0x0B88	0xB001    ADD	SP, SP, #4
0x0B8A	0x4770    BX	LR
0x0B8C	0x3000400C  	I2C7_MSA+0
; end of _I2C7_Read
_I2C8_Read:
;__Lib_I2C_09.c, 1148 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0B58	0xB081    SUB	SP, SP, #4
0x0B5A	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 1149 :: 		
0x0B5E	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0B60	0x4601    MOV	R1, R0
; dat end address is: 0 (R0)
0x0B62	0x4803    LDR	R0, [PC, #12]
0x0B64	0xF7FFFD9E  BL	__Lib_I2C_09_I2Cx_Read+0
;__Lib_I2C_09.c, 1150 :: 		
L_end_I2C8_Read:
0x0B68	0xF8DDE000  LDR	LR, [SP, #0]
0x0B6C	0xB001    ADD	SP, SP, #4
0x0B6E	0x4770    BX	LR
0x0B70	0x8000400B  	I2C8_MSA+0
; end of _I2C8_Read
_I2C9_Read:
;__Lib_I2C_09.c, 1207 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0BAC	0xB081    SUB	SP, SP, #4
0x0BAE	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 1208 :: 		
0x0BB2	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0BB4	0x4601    MOV	R1, R0
; dat end address is: 0 (R0)
0x0BB6	0x4803    LDR	R0, [PC, #12]
0x0BB8	0xF7FFFD74  BL	__Lib_I2C_09_I2Cx_Read+0
;__Lib_I2C_09.c, 1209 :: 		
L_end_I2C9_Read:
0x0BBC	0xF8DDE000  LDR	LR, [SP, #0]
0x0BC0	0xB001    ADD	SP, SP, #4
0x0BC2	0x4770    BX	LR
0x0BC4	0x9000400B  	I2C9_MSA+0
; end of _I2C9_Read
_Delay_1ms:
;__Lib_Delays.c, 41 :: 		void Delay_1ms() {
;__Lib_Delays.c, 42 :: 		Delay_ms(1);
0x0C00	0xF649473E  MOVW	R7, #39998
0x0C04	0xF2C00700  MOVT	R7, #0
L_Delay_1ms14:
0x0C08	0x1E7F    SUBS	R7, R7, #1
0x0C0A	0xD1FD    BNE	L_Delay_1ms14
0x0C0C	0xBF00    NOP
0x0C0E	0xBF00    NOP
0x0C10	0xBF00    NOP
0x0C12	0xBF00    NOP
0x0C14	0xBF00    NOP
;__Lib_Delays.c, 43 :: 		}
L_end_Delay_1ms:
0x0C16	0x4770    BX	LR
; end of _Delay_1ms
_fm_setBits:
;__fm_driver.c, 287 :: 		void fm_setBits( uint16_t *registerBuffer, uint16_t registerAddress, uint16_t bitsMask, uint16_t bitsValue )
; bitsValue start address is: 12 (R3)
; bitsMask start address is: 8 (R2)
; registerAddress start address is: 4 (R1)
; registerBuffer start address is: 0 (R0)
; bitsValue end address is: 12 (R3)
; bitsMask end address is: 8 (R2)
; registerAddress end address is: 4 (R1)
; registerBuffer end address is: 0 (R0)
; registerBuffer start address is: 0 (R0)
; registerAddress start address is: 4 (R1)
; bitsMask start address is: 8 (R2)
; bitsValue start address is: 12 (R3)
;__fm_driver.c, 289 :: 		registerBuffer[ registerAddress ] &= bitsMask;
0x2A10	0x004C    LSLS	R4, R1, #1
0x2A12	0x1905    ADDS	R5, R0, R4
0x2A14	0x882C    LDRH	R4, [R5, #0]
0x2A16	0x4014    ANDS	R4, R2
; bitsMask end address is: 8 (R2)
0x2A18	0x802C    STRH	R4, [R5, #0]
;__fm_driver.c, 290 :: 		registerBuffer[ registerAddress ] |= bitsValue;
0x2A1A	0x004C    LSLS	R4, R1, #1
; registerAddress end address is: 4 (R1)
0x2A1C	0x1905    ADDS	R5, R0, R4
; registerBuffer end address is: 0 (R0)
0x2A1E	0x882C    LDRH	R4, [R5, #0]
0x2A20	0x431C    ORRS	R4, R3
; bitsValue end address is: 12 (R3)
0x2A22	0x802C    STRH	R4, [R5, #0]
;__fm_driver.c, 291 :: 		}
L_end_fm_setBits:
0x2A24	0x4770    BX	LR
; end of _fm_setBits
_fm_writeRegisters:
;__fm_driver.c, 266 :: 		void fm_writeRegisters( uint16_t *registerBuffer )
; registerBuffer start address is: 0 (R0)
0x2A48	0xB089    SUB	SP, SP, #36
0x2A4A	0xF8CDE000  STR	LR, [SP, #0]
; registerBuffer end address is: 0 (R0)
; registerBuffer start address is: 0 (R0)
;__fm_driver.c, 273 :: 		j = 0;
; j start address is: 20 (R5)
0x2A4E	0x2500    MOVS	R5, #0
;__fm_driver.c, 275 :: 		for (i = 0; i < 16; i ++)
; i start address is: 16 (R4)
0x2A50	0x2400    MOVS	R4, #0
; j end address is: 20 (R5)
; i end address is: 16 (R4)
L_fm_writeRegisters25:
; i start address is: 16 (R4)
; j start address is: 20 (R5)
; registerBuffer start address is: 0 (R0)
; registerBuffer end address is: 0 (R0)
0x2A52	0x2C10    CMP	R4, #16
0x2A54	0xD214    BCS	L_fm_writeRegisters26
; registerBuffer end address is: 0 (R0)
;__fm_driver.c, 277 :: 		auxBuffer[ j ] = registerBuffer[ i ] >> 8;
; registerBuffer start address is: 0 (R0)
0x2A56	0xAB01    ADD	R3, SP, #4
0x2A58	0x195A    ADDS	R2, R3, R5
0x2A5A	0x0061    LSLS	R1, R4, #1
0x2A5C	0x1841    ADDS	R1, R0, R1
0x2A5E	0x8809    LDRH	R1, [R1, #0]
0x2A60	0x0A09    LSRS	R1, R1, #8
0x2A62	0x7011    STRB	R1, [R2, #0]
;__fm_driver.c, 278 :: 		j += 1;
0x2A64	0x1C69    ADDS	R1, R5, #1
0x2A66	0xB209    SXTH	R1, R1
0x2A68	0xB2CD    UXTB	R5, R1
;__fm_driver.c, 279 :: 		auxBuffer[ j ] = registerBuffer[ i ];
0x2A6A	0xB2C9    UXTB	R1, R1
0x2A6C	0x185A    ADDS	R2, R3, R1
0x2A6E	0x0061    LSLS	R1, R4, #1
0x2A70	0x1841    ADDS	R1, R0, R1
0x2A72	0x8809    LDRH	R1, [R1, #0]
0x2A74	0x7011    STRB	R1, [R2, #0]
;__fm_driver.c, 280 :: 		j += 1;
0x2A76	0x1C69    ADDS	R1, R5, #1
0x2A78	0xB2CD    UXTB	R5, R1
;__fm_driver.c, 275 :: 		for (i = 0; i < 16; i ++)
0x2A7A	0x1C64    ADDS	R4, R4, #1
0x2A7C	0xB2E4    UXTB	R4, R4
;__fm_driver.c, 281 :: 		}
; registerBuffer end address is: 0 (R0)
; j end address is: 20 (R5)
; i end address is: 16 (R4)
0x2A7E	0xE7E8    B	L_fm_writeRegisters25
L_fm_writeRegisters26:
;__fm_driver.c, 283 :: 		hal_i2cStart( );
0x2A80	0xF7FEFECC  BL	__fm_driver_hal_i2cStart+0
;__fm_driver.c, 284 :: 		hal_i2cWrite( _slaveAddress, auxBuffer, 32, END_MODE_STOP );
0x2A84	0xAA01    ADD	R2, SP, #4
0x2A86	0x4906    LDR	R1, [PC, #24]
0x2A88	0x7809    LDRB	R1, [R1, #0]
0x2A8A	0x2300    MOVS	R3, #0
0x2A8C	0xB2C8    UXTB	R0, R1
0x2A8E	0x4611    MOV	R1, R2
0x2A90	0x2220    MOVS	R2, #32
0x2A92	0xF7FEFEDB  BL	__fm_driver_hal_i2cWrite+0
;__fm_driver.c, 285 :: 		}
L_end_fm_writeRegisters:
0x2A96	0xF8DDE000  LDR	LR, [SP, #0]
0x2A9A	0xB009    ADD	SP, SP, #36
0x2A9C	0x4770    BX	LR
0x2A9E	0xBF00    NOP
0x2AA0	0x0D2F2000  	__fm_driver__slaveAddress+0
; end of _fm_writeRegisters
__fm_driver_hal_i2cWrite:
;__hal_tiva.c, 106 :: 		static int hal_i2cWrite(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x184C	0xB085    SUB	SP, SP, #20
0x184E	0xF8CDE000  STR	LR, [SP, #0]
0x1852	0xF8AD200C  STRH	R2, [SP, #12]
0x1856	0x460A    MOV	R2, R1
0x1858	0xF88D3010  STRB	R3, [SP, #16]
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 8 (R2)
;__hal_tiva.c, 108 :: 		int res = 0;
0x185C	0xF2400400  MOVW	R4, #0
0x1860	0xF8AD4008  STRH	R4, [SP, #8]
;__hal_tiva.c, 109 :: 		uint8_t *ptr = pBuf;
; ptr start address is: 4 (R1)
0x1864	0x4611    MOV	R1, R2
; pBuf end address is: 8 (R2)
;__hal_tiva.c, 111 :: 		if( startF ) {
0x1866	0x4C42    LDR	R4, [PC, #264]
0x1868	0x7824    LDRB	R4, [R4, #0]
0x186A	0xB154    CBZ	R4, L___fm_driver_hal_i2cWrite0
;__hal_tiva.c, 112 :: 		fp_i2cStart(slaveAddress, _I2C_DIR_MASTER_TRANSMIT);
0x186C	0x9101    STR	R1, [SP, #4]
0x186E	0x2100    MOVS	R1, #0
; slaveAddress end address is: 0 (R0)
0x1870	0x4C40    LDR	R4, [PC, #256]
0x1872	0x6824    LDR	R4, [R4, #0]
0x1874	0x47A0    BLX	R4
0x1876	0x9901    LDR	R1, [SP, #4]
;__hal_tiva.c, 113 :: 		Delay_1ms();
0x1878	0xF7FFF9C2  BL	_Delay_1ms+0
;__hal_tiva.c, 114 :: 		startF = 0;
0x187C	0x2500    MOVS	R5, #0
0x187E	0x4C3C    LDR	R4, [PC, #240]
0x1880	0x7025    STRB	R5, [R4, #0]
;__hal_tiva.c, 115 :: 		}
L___fm_driver_hal_i2cWrite0:
;__hal_tiva.c, 116 :: 		if(nBytes == 1) {
0x1882	0xF8BD400C  LDRH	R4, [SP, #12]
0x1886	0x2C01    CMP	R4, #1
0x1888	0xD10D    BNE	L___fm_driver_hal_i2cWrite1
;__hal_tiva.c, 117 :: 		res |= fp_i2cWrite( *ptr, _I2C_MASTER_MODE_SINGLE_SEND );
0x188A	0x780C    LDRB	R4, [R1, #0]
; ptr end address is: 4 (R1)
0x188C	0x2107    MOVS	R1, #7
0x188E	0xB2E0    UXTB	R0, R4
0x1890	0x4C39    LDR	R4, [PC, #228]
0x1892	0x6824    LDR	R4, [R4, #0]
0x1894	0x47A0    BLX	R4
0x1896	0xF9BD4008  LDRSH	R4, [SP, #8]
0x189A	0x4304    ORRS	R4, R0
0x189C	0xF8AD4008  STRH	R4, [SP, #8]
;__hal_tiva.c, 118 :: 		Delay_1ms();
0x18A0	0xF7FFF9AE  BL	_Delay_1ms+0
;__hal_tiva.c, 119 :: 		} else if(nBytes == 2) {
0x18A4	0xE057    B	L___fm_driver_hal_i2cWrite2
L___fm_driver_hal_i2cWrite1:
; ptr start address is: 4 (R1)
0x18A6	0xF8BD400C  LDRH	R4, [SP, #12]
0x18AA	0x2C02    CMP	R4, #2
0x18AC	0xD11C    BNE	L___fm_driver_hal_i2cWrite3
;__hal_tiva.c, 120 :: 		res |= fp_i2cWrite( *ptr++, _I2C_MASTER_MODE_BURST_SEND_START );
0x18AE	0x780C    LDRB	R4, [R1, #0]
0x18B0	0x9101    STR	R1, [SP, #4]
0x18B2	0x2103    MOVS	R1, #3
0x18B4	0xB2E0    UXTB	R0, R4
0x18B6	0x4C30    LDR	R4, [PC, #192]
0x18B8	0x6824    LDR	R4, [R4, #0]
0x18BA	0x47A0    BLX	R4
0x18BC	0x9901    LDR	R1, [SP, #4]
0x18BE	0xF9BD4008  LDRSH	R4, [SP, #8]
0x18C2	0x4304    ORRS	R4, R0
0x18C4	0xF8AD4008  STRH	R4, [SP, #8]
0x18C8	0x1C4C    ADDS	R4, R1, #1
; ptr end address is: 4 (R1)
; ptr start address is: 0 (R0)
0x18CA	0x4620    MOV	R0, R4
;__hal_tiva.c, 121 :: 		Delay_1ms();
0x18CC	0xF7FFF998  BL	_Delay_1ms+0
;__hal_tiva.c, 122 :: 		res |= fp_i2cWrite( *ptr, _I2C_MASTER_MODE_BURST_SEND_FINISH );
0x18D0	0x7804    LDRB	R4, [R0, #0]
; ptr end address is: 0 (R0)
0x18D2	0x2105    MOVS	R1, #5
0x18D4	0xB2E0    UXTB	R0, R4
0x18D6	0x4C28    LDR	R4, [PC, #160]
0x18D8	0x6824    LDR	R4, [R4, #0]
0x18DA	0x47A0    BLX	R4
0x18DC	0xF9BD4008  LDRSH	R4, [SP, #8]
0x18E0	0x4304    ORRS	R4, R0
0x18E2	0xF8AD4008  STRH	R4, [SP, #8]
;__hal_tiva.c, 123 :: 		} else {
0x18E6	0xE036    B	L___fm_driver_hal_i2cWrite4
L___fm_driver_hal_i2cWrite3:
;__hal_tiva.c, 124 :: 		res |= fp_i2cWrite( *ptr++, _I2C_MASTER_MODE_BURST_SEND_START );
; ptr start address is: 4 (R1)
0x18E8	0x780C    LDRB	R4, [R1, #0]
0x18EA	0x9101    STR	R1, [SP, #4]
0x18EC	0x2103    MOVS	R1, #3
0x18EE	0xB2E0    UXTB	R0, R4
0x18F0	0x4C21    LDR	R4, [PC, #132]
0x18F2	0x6824    LDR	R4, [R4, #0]
0x18F4	0x47A0    BLX	R4
0x18F6	0x9901    LDR	R1, [SP, #4]
0x18F8	0xF9BD4008  LDRSH	R4, [SP, #8]
0x18FC	0x4304    ORRS	R4, R0
0x18FE	0xF8AD4008  STRH	R4, [SP, #8]
0x1902	0x1C4B    ADDS	R3, R1, #1
; ptr end address is: 4 (R1)
; ptr start address is: 12 (R3)
;__hal_tiva.c, 125 :: 		Delay_1ms();
0x1904	0xF7FFF97C  BL	_Delay_1ms+0
; ptr end address is: 12 (R3)
0x1908	0x4619    MOV	R1, R3
;__hal_tiva.c, 126 :: 		while(--nBytes > 1) {
L___fm_driver_hal_i2cWrite5:
; ptr start address is: 4 (R1)
0x190A	0xF8BD400C  LDRH	R4, [SP, #12]
0x190E	0x1E64    SUBS	R4, R4, #1
0x1910	0xB2A4    UXTH	R4, R4
0x1912	0xF8AD400C  STRH	R4, [SP, #12]
0x1916	0x2C01    CMP	R4, #1
0x1918	0xD912    BLS	L___fm_driver_hal_i2cWrite6
;__hal_tiva.c, 127 :: 		res |= fp_i2cWrite( *ptr++, _I2C_MASTER_MODE_BURST_SEND_CONT );
0x191A	0x780C    LDRB	R4, [R1, #0]
0x191C	0x9101    STR	R1, [SP, #4]
0x191E	0x2101    MOVS	R1, #1
0x1920	0xB2E0    UXTB	R0, R4
0x1922	0x4C15    LDR	R4, [PC, #84]
0x1924	0x6824    LDR	R4, [R4, #0]
0x1926	0x47A0    BLX	R4
0x1928	0x9901    LDR	R1, [SP, #4]
0x192A	0xF9BD4008  LDRSH	R4, [SP, #8]
0x192E	0x4304    ORRS	R4, R0
0x1930	0xF8AD4008  STRH	R4, [SP, #8]
0x1934	0x1C4C    ADDS	R4, R1, #1
; ptr end address is: 4 (R1)
; ptr start address is: 12 (R3)
0x1936	0x4623    MOV	R3, R4
;__hal_tiva.c, 128 :: 		Delay_1ms();
0x1938	0xF7FFF962  BL	_Delay_1ms+0
;__hal_tiva.c, 129 :: 		}
0x193C	0x4619    MOV	R1, R3
; ptr end address is: 12 (R3)
0x193E	0xE7E4    B	L___fm_driver_hal_i2cWrite5
L___fm_driver_hal_i2cWrite6:
;__hal_tiva.c, 130 :: 		res |= fp_i2cWrite( *ptr, _I2C_MASTER_MODE_BURST_SEND_FINISH );
; ptr start address is: 4 (R1)
0x1940	0x780C    LDRB	R4, [R1, #0]
; ptr end address is: 4 (R1)
0x1942	0x2105    MOVS	R1, #5
0x1944	0xB2E0    UXTB	R0, R4
0x1946	0x4C0C    LDR	R4, [PC, #48]
0x1948	0x6824    LDR	R4, [R4, #0]
0x194A	0x47A0    BLX	R4
0x194C	0xF9BD4008  LDRSH	R4, [SP, #8]
0x1950	0x4304    ORRS	R4, R0
0x1952	0xF8AD4008  STRH	R4, [SP, #8]
;__hal_tiva.c, 131 :: 		}
L___fm_driver_hal_i2cWrite4:
L___fm_driver_hal_i2cWrite2:
;__hal_tiva.c, 132 :: 		if( endMode == END_MODE_RESTART ){
0x1956	0xF89D4010  LDRB	R4, [SP, #16]
0x195A	0x2C01    CMP	R4, #1
0x195C	0xD102    BNE	L___fm_driver_hal_i2cWrite7
;__hal_tiva.c, 133 :: 		startF = 1;
0x195E	0x2501    MOVS	R5, #1
0x1960	0x4C03    LDR	R4, [PC, #12]
0x1962	0x7025    STRB	R5, [R4, #0]
;__hal_tiva.c, 134 :: 		}
L___fm_driver_hal_i2cWrite7:
;__hal_tiva.c, 135 :: 		return res;
0x1964	0xF9BD0008  LDRSH	R0, [SP, #8]
;__hal_tiva.c, 136 :: 		}
L_end_hal_i2cWrite:
0x1968	0xF8DDE000  LDR	LR, [SP, #0]
0x196C	0xB005    ADD	SP, SP, #20
0x196E	0x4770    BX	LR
0x1970	0x0CB52000  	__fm_driver_startF+0
0x1974	0x0D3C2000  	__fm_driver_fp_i2cStart+0
0x1978	0x0D542000  	__fm_driver_fp_i2cWrite+0
; end of __fm_driver_hal_i2cWrite
_I2C0_Write:
;__Lib_I2C_09.c, 671 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0BE4	0xB081    SUB	SP, SP, #4
0x0BE6	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 672 :: 		
0x0BEA	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0BEC	0xB2C1    UXTB	R1, R0
; dat end address is: 0 (R0)
0x0BEE	0x4803    LDR	R0, [PC, #12]
0x0BF0	0xF7FFFC5C  BL	__Lib_I2C_09_I2Cx_Write+0
;__Lib_I2C_09.c, 673 :: 		
L_end_I2C0_Write:
0x0BF4	0xF8DDE000  LDR	LR, [SP, #0]
0x0BF8	0xB001    ADD	SP, SP, #4
0x0BFA	0x4770    BX	LR
0x0BFC	0x00004002  	I2C0_MSA+0
; end of _I2C0_Write
__Lib_I2C_09_I2Cx_Write:
;__Lib_I2C_09.c, 331 :: 		
; mode start address is: 8 (R2)
; dat start address is: 4 (R1)
; i2cBase start address is: 0 (R0)
0x04AC	0xB082    SUB	SP, SP, #8
0x04AE	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 8 (R2)
; dat end address is: 4 (R1)
; i2cBase end address is: 0 (R0)
; i2cBase start address is: 0 (R0)
; dat start address is: 4 (R1)
; mode start address is: 8 (R2)
;__Lib_I2C_09.c, 332 :: 		
; I2Cx_TIMEOUT start address is: 16 (R4)
0x04B2	0xF04F0400  MOV	R4, #0
;__Lib_I2C_09.c, 336 :: 		
0x04B6	0x4B5D    LDR	R3, [PC, #372]
0x04B8	0x4298    CMP	R0, R3
0x04BA	0xD105    BNE	L___Lib_I2C_09_I2Cx_Write0
; I2Cx_TIMEOUT end address is: 16 (R4)
;__Lib_I2C_09.c, 337 :: 		
0x04BC	0x4B5C    LDR	R3, [PC, #368]
; I2Cx_TIMEOUT start address is: 20 (R5)
0x04BE	0x681D    LDR	R5, [R3, #0]
;__Lib_I2C_09.c, 338 :: 		
0x04C0	0x4B5C    LDR	R3, [PC, #368]
0x04C2	0x681B    LDR	R3, [R3, #0]
0x04C4	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 339 :: 		
; I2Cx_TIMEOUT end address is: 20 (R5)
0x04C6	0xE05B    B	L___Lib_I2C_09_I2Cx_Write1
L___Lib_I2C_09_I2Cx_Write0:
;__Lib_I2C_09.c, 340 :: 		
; I2Cx_TIMEOUT start address is: 16 (R4)
0x04C8	0x4B5B    LDR	R3, [PC, #364]
0x04CA	0x4298    CMP	R0, R3
0x04CC	0xD106    BNE	L___Lib_I2C_09_I2Cx_Write2
; I2Cx_TIMEOUT end address is: 16 (R4)
;__Lib_I2C_09.c, 341 :: 		
0x04CE	0x4B5B    LDR	R3, [PC, #364]
; I2Cx_TIMEOUT start address is: 16 (R4)
0x04D0	0x681C    LDR	R4, [R3, #0]
;__Lib_I2C_09.c, 342 :: 		
0x04D2	0x4B5B    LDR	R3, [PC, #364]
0x04D4	0x681B    LDR	R3, [R3, #0]
0x04D6	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 343 :: 		
0x04D8	0x4625    MOV	R5, R4
0x04DA	0xE051    B	L___Lib_I2C_09_I2Cx_Write3
L___Lib_I2C_09_I2Cx_Write2:
;__Lib_I2C_09.c, 344 :: 		
0x04DC	0x4B59    LDR	R3, [PC, #356]
0x04DE	0x4298    CMP	R0, R3
0x04E0	0xD106    BNE	L___Lib_I2C_09_I2Cx_Write4
; I2Cx_TIMEOUT end address is: 16 (R4)
;__Lib_I2C_09.c, 345 :: 		
0x04E2	0x4B59    LDR	R3, [PC, #356]
; I2Cx_TIMEOUT start address is: 16 (R4)
0x04E4	0x681C    LDR	R4, [R3, #0]
;__Lib_I2C_09.c, 346 :: 		
0x04E6	0x4B59    LDR	R3, [PC, #356]
0x04E8	0x681B    LDR	R3, [R3, #0]
0x04EA	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 347 :: 		
0x04EC	0x4623    MOV	R3, R4
0x04EE	0xE046    B	L___Lib_I2C_09_I2Cx_Write5
L___Lib_I2C_09_I2Cx_Write4:
;__Lib_I2C_09.c, 348 :: 		
0x04F0	0x4B57    LDR	R3, [PC, #348]
0x04F2	0x4298    CMP	R0, R3
0x04F4	0xD106    BNE	L___Lib_I2C_09_I2Cx_Write6
; I2Cx_TIMEOUT end address is: 16 (R4)
;__Lib_I2C_09.c, 349 :: 		
0x04F6	0x4B57    LDR	R3, [PC, #348]
; I2Cx_TIMEOUT start address is: 16 (R4)
0x04F8	0x681C    LDR	R4, [R3, #0]
;__Lib_I2C_09.c, 350 :: 		
0x04FA	0x4B57    LDR	R3, [PC, #348]
0x04FC	0x681B    LDR	R3, [R3, #0]
0x04FE	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 351 :: 		
0x0500	0x4623    MOV	R3, R4
0x0502	0xE03C    B	L___Lib_I2C_09_I2Cx_Write7
L___Lib_I2C_09_I2Cx_Write6:
;__Lib_I2C_09.c, 352 :: 		
0x0504	0x4B55    LDR	R3, [PC, #340]
0x0506	0x4298    CMP	R0, R3
0x0508	0xD106    BNE	L___Lib_I2C_09_I2Cx_Write8
; I2Cx_TIMEOUT end address is: 16 (R4)
;__Lib_I2C_09.c, 353 :: 		
0x050A	0x4B55    LDR	R3, [PC, #340]
; I2Cx_TIMEOUT start address is: 16 (R4)
0x050C	0x681C    LDR	R4, [R3, #0]
;__Lib_I2C_09.c, 354 :: 		
0x050E	0x4B55    LDR	R3, [PC, #340]
0x0510	0x681B    LDR	R3, [R3, #0]
0x0512	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 355 :: 		
0x0514	0x4623    MOV	R3, R4
0x0516	0xE032    B	L___Lib_I2C_09_I2Cx_Write9
L___Lib_I2C_09_I2Cx_Write8:
;__Lib_I2C_09.c, 356 :: 		
0x0518	0x4B53    LDR	R3, [PC, #332]
0x051A	0x4298    CMP	R0, R3
0x051C	0xD106    BNE	L___Lib_I2C_09_I2Cx_Write10
; I2Cx_TIMEOUT end address is: 16 (R4)
;__Lib_I2C_09.c, 357 :: 		
0x051E	0x4B53    LDR	R3, [PC, #332]
; I2Cx_TIMEOUT start address is: 16 (R4)
0x0520	0x681C    LDR	R4, [R3, #0]
;__Lib_I2C_09.c, 358 :: 		
0x0522	0x4B53    LDR	R3, [PC, #332]
0x0524	0x681B    LDR	R3, [R3, #0]
0x0526	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 359 :: 		
0x0528	0x4623    MOV	R3, R4
0x052A	0xE028    B	L___Lib_I2C_09_I2Cx_Write11
L___Lib_I2C_09_I2Cx_Write10:
;__Lib_I2C_09.c, 360 :: 		
0x052C	0x4B51    LDR	R3, [PC, #324]
0x052E	0x4298    CMP	R0, R3
0x0530	0xD106    BNE	L___Lib_I2C_09_I2Cx_Write12
; I2Cx_TIMEOUT end address is: 16 (R4)
;__Lib_I2C_09.c, 361 :: 		
0x0532	0x4B51    LDR	R3, [PC, #324]
; I2Cx_TIMEOUT start address is: 16 (R4)
0x0534	0x681C    LDR	R4, [R3, #0]
;__Lib_I2C_09.c, 362 :: 		
0x0536	0x4B51    LDR	R3, [PC, #324]
0x0538	0x681B    LDR	R3, [R3, #0]
0x053A	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 363 :: 		
0x053C	0x4623    MOV	R3, R4
0x053E	0xE01E    B	L___Lib_I2C_09_I2Cx_Write13
L___Lib_I2C_09_I2Cx_Write12:
;__Lib_I2C_09.c, 364 :: 		
0x0540	0x4B4F    LDR	R3, [PC, #316]
0x0542	0x4298    CMP	R0, R3
0x0544	0xD106    BNE	L___Lib_I2C_09_I2Cx_Write14
; I2Cx_TIMEOUT end address is: 16 (R4)
;__Lib_I2C_09.c, 365 :: 		
0x0546	0x4B4F    LDR	R3, [PC, #316]
; I2Cx_TIMEOUT start address is: 16 (R4)
0x0548	0x681C    LDR	R4, [R3, #0]
;__Lib_I2C_09.c, 366 :: 		
0x054A	0x4B4F    LDR	R3, [PC, #316]
0x054C	0x681B    LDR	R3, [R3, #0]
0x054E	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 367 :: 		
0x0550	0x4623    MOV	R3, R4
0x0552	0xE014    B	L___Lib_I2C_09_I2Cx_Write15
L___Lib_I2C_09_I2Cx_Write14:
;__Lib_I2C_09.c, 368 :: 		
0x0554	0x4B4D    LDR	R3, [PC, #308]
0x0556	0x4298    CMP	R0, R3
0x0558	0xD106    BNE	L___Lib_I2C_09_I2Cx_Write16
; I2Cx_TIMEOUT end address is: 16 (R4)
;__Lib_I2C_09.c, 369 :: 		
0x055A	0x4B4D    LDR	R3, [PC, #308]
; I2Cx_TIMEOUT start address is: 16 (R4)
0x055C	0x681C    LDR	R4, [R3, #0]
;__Lib_I2C_09.c, 370 :: 		
0x055E	0x4B4D    LDR	R3, [PC, #308]
0x0560	0x681B    LDR	R3, [R3, #0]
0x0562	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 371 :: 		
0x0564	0x4623    MOV	R3, R4
0x0566	0xE00A    B	L___Lib_I2C_09_I2Cx_Write17
L___Lib_I2C_09_I2Cx_Write16:
;__Lib_I2C_09.c, 372 :: 		
0x0568	0x4B4B    LDR	R3, [PC, #300]
0x056A	0x4298    CMP	R0, R3
0x056C	0xD106    BNE	L___Lib_I2C_09_I2Cx_Write101
; I2Cx_TIMEOUT end address is: 16 (R4)
;__Lib_I2C_09.c, 373 :: 		
0x056E	0x4B4B    LDR	R3, [PC, #300]
; I2Cx_TIMEOUT start address is: 16 (R4)
0x0570	0x681C    LDR	R4, [R3, #0]
;__Lib_I2C_09.c, 374 :: 		
0x0572	0x4B4B    LDR	R3, [PC, #300]
0x0574	0x681B    LDR	R3, [R3, #0]
0x0576	0x9301    STR	R3, [SP, #4]
; I2Cx_TIMEOUT end address is: 16 (R4)
0x0578	0x4623    MOV	R3, R4
;__Lib_I2C_09.c, 375 :: 		
0x057A	0xE000    B	L___Lib_I2C_09_I2Cx_Write18
L___Lib_I2C_09_I2Cx_Write101:
;__Lib_I2C_09.c, 372 :: 		
0x057C	0x4623    MOV	R3, R4
;__Lib_I2C_09.c, 375 :: 		
L___Lib_I2C_09_I2Cx_Write18:
; I2Cx_TIMEOUT start address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 12 (R3)
L___Lib_I2C_09_I2Cx_Write17:
; I2Cx_TIMEOUT start address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 12 (R3)
L___Lib_I2C_09_I2Cx_Write15:
; I2Cx_TIMEOUT start address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 12 (R3)
L___Lib_I2C_09_I2Cx_Write13:
; I2Cx_TIMEOUT start address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 12 (R3)
L___Lib_I2C_09_I2Cx_Write11:
; I2Cx_TIMEOUT start address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 12 (R3)
L___Lib_I2C_09_I2Cx_Write9:
; I2Cx_TIMEOUT start address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 12 (R3)
L___Lib_I2C_09_I2Cx_Write7:
; I2Cx_TIMEOUT start address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 12 (R3)
L___Lib_I2C_09_I2Cx_Write5:
; I2Cx_TIMEOUT start address is: 12 (R3)
0x057E	0x461D    MOV	R5, R3
; I2Cx_TIMEOUT end address is: 12 (R3)
L___Lib_I2C_09_I2Cx_Write3:
; I2Cx_TIMEOUT start address is: 20 (R5)
; I2Cx_TIMEOUT end address is: 20 (R5)
L___Lib_I2C_09_I2Cx_Write1:
;__Lib_I2C_09.c, 377 :: 		
; I2Cx_TIMEOUT start address is: 20 (R5)
0x0580	0xF2000308  ADDW	R3, R0, #8
0x0584	0x6019    STR	R1, [R3, #0]
; dat end address is: 4 (R1)
;__Lib_I2C_09.c, 378 :: 		
0x0586	0x2A07    CMP	R2, #7
0x0588	0xD005    BEQ	L___Lib_I2C_09_I2Cx_Write98
0x058A	0x2A03    CMP	R2, #3
0x058C	0xD003    BEQ	L___Lib_I2C_09_I2Cx_Write97
0x058E	0x4604    MOV	R4, R0
0x0590	0x4628    MOV	R0, R5
0x0592	0xB2D1    UXTB	R1, R2
0x0594	0xE015    B	L___Lib_I2C_09_I2Cx_Write21
L___Lib_I2C_09_I2Cx_Write98:
L___Lib_I2C_09_I2Cx_Write97:
;__Lib_I2C_09.c, 380 :: 		
; timeout start address is: 24 (R6)
0x0596	0x462E    MOV	R6, R5
; i2cBase end address is: 0 (R0)
; mode end address is: 8 (R2)
; I2Cx_TIMEOUT end address is: 20 (R5)
; timeout end address is: 24 (R6)
0x0598	0xB2D1    UXTB	R1, R2
0x059A	0x4602    MOV	R2, R0
0x059C	0x4628    MOV	R0, R5
;__Lib_I2C_09.c, 381 :: 		
L___Lib_I2C_09_I2Cx_Write22:
; timeout start address is: 24 (R6)
; I2Cx_TIMEOUT start address is: 0 (R0)
; mode start address is: 4 (R1)
; i2cBase start address is: 8 (R2)
0x059E	0x1D13    ADDS	R3, R2, #4
0x05A0	0x681C    LDR	R4, [R3, #0]
0x05A2	0xF3C41380  UBFX	R3, R4, #6, #1
0x05A6	0xB15B    CBZ	R3, L___Lib_I2C_09_I2Cx_Write23
;__Lib_I2C_09.c, 383 :: 		
0x05A8	0xB148    CBZ	R0, L___Lib_I2C_09_I2Cx_Write102
;__Lib_I2C_09.c, 384 :: 		
0x05AA	0xB926    CBNZ	R6, L___Lib_I2C_09_I2Cx_Write25
; i2cBase end address is: 8 (R2)
; timeout end address is: 24 (R6)
; I2Cx_TIMEOUT end address is: 0 (R0)
; mode end address is: 4 (R1)
;__Lib_I2C_09.c, 385 :: 		
0x05AC	0x2004    MOVS	R0, #4
0x05AE	0x9C01    LDR	R4, [SP, #4]
0x05B0	0x47A0    BLX	R4
;__Lib_I2C_09.c, 386 :: 		
0x05B2	0x2001    MOVS	R0, #1
0x05B4	0xE036    B	L_end_I2Cx_Write
;__Lib_I2C_09.c, 387 :: 		
L___Lib_I2C_09_I2Cx_Write25:
;__Lib_I2C_09.c, 388 :: 		
; mode start address is: 4 (R1)
; I2Cx_TIMEOUT start address is: 0 (R0)
; timeout start address is: 24 (R6)
; i2cBase start address is: 8 (R2)
0x05B6	0x1E73    SUBS	R3, R6, #1
; timeout end address is: 24 (R6)
; timeout start address is: 16 (R4)
0x05B8	0x461C    MOV	R4, R3
; timeout end address is: 16 (R4)
0x05BA	0x4626    MOV	R6, R4
;__Lib_I2C_09.c, 389 :: 		
0x05BC	0xE7FF    B	L___Lib_I2C_09_I2Cx_Write24
L___Lib_I2C_09_I2Cx_Write102:
;__Lib_I2C_09.c, 383 :: 		
;__Lib_I2C_09.c, 389 :: 		
L___Lib_I2C_09_I2Cx_Write24:
;__Lib_I2C_09.c, 390 :: 		
; timeout start address is: 24 (R6)
; timeout end address is: 24 (R6)
0x05BE	0xE7EE    B	L___Lib_I2C_09_I2Cx_Write22
L___Lib_I2C_09_I2Cx_Write23:
;__Lib_I2C_09.c, 391 :: 		
; I2Cx_TIMEOUT end address is: 0 (R0)
; mode end address is: 4 (R1)
0x05C0	0x4614    MOV	R4, R2
L___Lib_I2C_09_I2Cx_Write21:
; i2cBase end address is: 8 (R2)
;__Lib_I2C_09.c, 393 :: 		
; i2cBase start address is: 16 (R4)
; mode start address is: 4 (R1)
; I2Cx_TIMEOUT start address is: 0 (R0)
0x05C2	0x1D23    ADDS	R3, R4, #4
0x05C4	0x6019    STR	R1, [R3, #0]
;__Lib_I2C_09.c, 394 :: 		
0x05C6	0xF7FFFE1F  BL	_Delay_1us+0
;__Lib_I2C_09.c, 395 :: 		
0x05CA	0xF7FFFE1D  BL	_Delay_1us+0
;__Lib_I2C_09.c, 396 :: 		
0x05CE	0xF7FFFE1B  BL	_Delay_1us+0
;__Lib_I2C_09.c, 398 :: 		
; timeout start address is: 8 (R2)
0x05D2	0x4602    MOV	R2, R0
; i2cBase end address is: 16 (R4)
; mode end address is: 4 (R1)
; timeout end address is: 8 (R2)
0x05D4	0x4625    MOV	R5, R4
;__Lib_I2C_09.c, 399 :: 		
L___Lib_I2C_09_I2Cx_Write26:
; timeout start address is: 8 (R2)
; I2Cx_TIMEOUT start address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 0 (R0)
; mode start address is: 4 (R1)
; i2cBase start address is: 20 (R5)
0x05D6	0x1D2B    ADDS	R3, R5, #4
0x05D8	0x681C    LDR	R4, [R3, #0]
0x05DA	0xF3C40300  UBFX	R3, R4, #0, #1
0x05DE	0xB14B    CBZ	R3, L___Lib_I2C_09_I2Cx_Write27
; I2Cx_TIMEOUT end address is: 0 (R0)
;__Lib_I2C_09.c, 401 :: 		
; I2Cx_TIMEOUT start address is: 0 (R0)
0x05E0	0xB138    CBZ	R0, L___Lib_I2C_09_I2Cx_Write103
;__Lib_I2C_09.c, 402 :: 		
0x05E2	0xB922    CBNZ	R2, L___Lib_I2C_09_I2Cx_Write29
; I2Cx_TIMEOUT end address is: 0 (R0)
; mode end address is: 4 (R1)
; i2cBase end address is: 20 (R5)
; timeout end address is: 8 (R2)
;__Lib_I2C_09.c, 403 :: 		
0x05E4	0x2004    MOVS	R0, #4
0x05E6	0x9C01    LDR	R4, [SP, #4]
0x05E8	0x47A0    BLX	R4
;__Lib_I2C_09.c, 404 :: 		
0x05EA	0x2001    MOVS	R0, #1
0x05EC	0xE01A    B	L_end_I2Cx_Write
;__Lib_I2C_09.c, 405 :: 		
L___Lib_I2C_09_I2Cx_Write29:
;__Lib_I2C_09.c, 406 :: 		
; timeout start address is: 8 (R2)
; i2cBase start address is: 20 (R5)
; mode start address is: 4 (R1)
; I2Cx_TIMEOUT start address is: 0 (R0)
0x05EE	0x1E52    SUBS	R2, R2, #1
; timeout end address is: 8 (R2)
;__Lib_I2C_09.c, 407 :: 		
0x05F0	0xE7FF    B	L___Lib_I2C_09_I2Cx_Write28
L___Lib_I2C_09_I2Cx_Write103:
;__Lib_I2C_09.c, 401 :: 		
;__Lib_I2C_09.c, 407 :: 		
L___Lib_I2C_09_I2Cx_Write28:
;__Lib_I2C_09.c, 408 :: 		
; timeout start address is: 8 (R2)
; I2Cx_TIMEOUT end address is: 0 (R0)
; timeout end address is: 8 (R2)
0x05F2	0xE7F0    B	L___Lib_I2C_09_I2Cx_Write26
L___Lib_I2C_09_I2Cx_Write27:
;__Lib_I2C_09.c, 410 :: 		
0x05F4	0x1D2B    ADDS	R3, R5, #4
0x05F6	0x681C    LDR	R4, [R3, #0]
0x05F8	0xF3C40340  UBFX	R3, R4, #1, #1
0x05FC	0xB16B    CBZ	R3, L___Lib_I2C_09_I2Cx_Write30
;__Lib_I2C_09.c, 411 :: 		
0x05FE	0x2901    CMP	R1, #1
0x0600	0xD002    BEQ	L___Lib_I2C_09_I2Cx_Write100
0x0602	0x2903    CMP	R1, #3
0x0604	0xD000    BEQ	L___Lib_I2C_09_I2Cx_Write99
; mode end address is: 4 (R1)
0x0606	0xE008    B	L___Lib_I2C_09_I2Cx_Write33
L___Lib_I2C_09_I2Cx_Write100:
L___Lib_I2C_09_I2Cx_Write99:
;__Lib_I2C_09.c, 412 :: 		
0x0608	0x1D2B    ADDS	R3, R5, #4
0x060A	0x681C    LDR	R4, [R3, #0]
0x060C	0xF3C41300  UBFX	R3, R4, #4, #1
0x0610	0xB91B    CBNZ	R3, L___Lib_I2C_09_I2Cx_Write34
;__Lib_I2C_09.c, 413 :: 		
0x0612	0x1D2C    ADDS	R4, R5, #4
0x0614	0xF2400304  MOVW	R3, #4
0x0618	0x6023    STR	R3, [R4, #0]
L___Lib_I2C_09_I2Cx_Write34:
;__Lib_I2C_09.c, 414 :: 		
L___Lib_I2C_09_I2Cx_Write33:
;__Lib_I2C_09.c, 415 :: 		
L___Lib_I2C_09_I2Cx_Write30:
;__Lib_I2C_09.c, 417 :: 		
0x061A	0x1D2B    ADDS	R3, R5, #4
; i2cBase end address is: 20 (R5)
0x061C	0x681C    LDR	R4, [R3, #0]
0x061E	0xF3C40340  UBFX	R3, R4, #1, #1
0x0622	0xB2D8    UXTB	R0, R3
;__Lib_I2C_09.c, 418 :: 		
L_end_I2Cx_Write:
0x0624	0xF8DDE000  LDR	LR, [SP, #0]
0x0628	0xB002    ADD	SP, SP, #8
0x062A	0x4770    BX	LR
0x062C	0x00004002  	I2C0_MSA+0
0x0630	0x0CC02000  	__Lib_I2C_09__I2C0_TIMEOUT+0
0x0634	0x0D702000  	_I2C0_Timeout_Ptr+0
0x0638	0x10004002  	I2C1_MSA+0
0x063C	0x0CC42000  	__Lib_I2C_09__I2C1_TIMEOUT+0
0x0640	0x0D742000  	_I2C1_Timeout_Ptr+0
0x0644	0x20004002  	I2C2_MSA+0
0x0648	0x0CC82000  	__Lib_I2C_09__I2C2_TIMEOUT+0
0x064C	0x0D782000  	_I2C2_Timeout_Ptr+0
0x0650	0x30004002  	I2C3_MSA+0
0x0654	0x0CCC2000  	__Lib_I2C_09__I2C3_TIMEOUT+0
0x0658	0x0D7C2000  	_I2C3_Timeout_Ptr+0
0x065C	0x0000400C  	I2C4_MSA+0
0x0660	0x0CD02000  	__Lib_I2C_09__I2C4_TIMEOUT+0
0x0664	0x0D802000  	_I2C4_Timeout_Ptr+0
0x0668	0x1000400C  	I2C5_MSA+0
0x066C	0x0CD42000  	__Lib_I2C_09__I2C5_TIMEOUT+0
0x0670	0x0D842000  	_I2C5_Timeout_Ptr+0
0x0674	0x2000400C  	I2C6_MSA+0
0x0678	0x0CD82000  	__Lib_I2C_09__I2C6_TIMEOUT+0
0x067C	0x0D882000  	_I2C6_Timeout_Ptr+0
0x0680	0x3000400C  	I2C7_MSA+0
0x0684	0x0CDC2000  	__Lib_I2C_09__I2C7_TIMEOUT+0
0x0688	0x0D8C2000  	_I2C7_Timeout_Ptr+0
0x068C	0x8000400B  	I2C8_MSA+0
0x0690	0x0CE02000  	__Lib_I2C_09__I2C8_TIMEOUT+0
0x0694	0x0D902000  	_I2C8_Timeout_Ptr+0
0x0698	0x9000400B  	I2C9_MSA+0
0x069C	0x0CE42000  	__Lib_I2C_09__I2C9_TIMEOUT+0
0x06A0	0x0D942000  	_I2C9_Timeout_Ptr+0
; end of __Lib_I2C_09_I2Cx_Write
_I2C1_Write:
;__Lib_I2C_09.c, 730 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0BC8	0xB081    SUB	SP, SP, #4
0x0BCA	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 731 :: 		
0x0BCE	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0BD0	0xB2C1    UXTB	R1, R0
; dat end address is: 0 (R0)
0x0BD2	0x4803    LDR	R0, [PC, #12]
0x0BD4	0xF7FFFC6A  BL	__Lib_I2C_09_I2Cx_Write+0
;__Lib_I2C_09.c, 732 :: 		
L_end_I2C1_Write:
0x0BD8	0xF8DDE000  LDR	LR, [SP, #0]
0x0BDC	0xB001    ADD	SP, SP, #4
0x0BDE	0x4770    BX	LR
0x0BE0	0x10004002  	I2C1_MSA+0
; end of _I2C1_Write
_I2C2_Write:
;__Lib_I2C_09.c, 789 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0B3C	0xB081    SUB	SP, SP, #4
0x0B3E	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 790 :: 		
0x0B42	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0B44	0xB2C1    UXTB	R1, R0
; dat end address is: 0 (R0)
0x0B46	0x4803    LDR	R0, [PC, #12]
0x0B48	0xF7FFFCB0  BL	__Lib_I2C_09_I2Cx_Write+0
;__Lib_I2C_09.c, 791 :: 		
L_end_I2C2_Write:
0x0B4C	0xF8DDE000  LDR	LR, [SP, #0]
0x0B50	0xB001    ADD	SP, SP, #4
0x0B52	0x4770    BX	LR
0x0B54	0x20004002  	I2C2_MSA+0
; end of _I2C2_Write
_I2C3_Write:
;__Lib_I2C_09.c, 847 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0AB0	0xB081    SUB	SP, SP, #4
0x0AB2	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 848 :: 		
0x0AB6	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0AB8	0xB2C1    UXTB	R1, R0
; dat end address is: 0 (R0)
0x0ABA	0x4803    LDR	R0, [PC, #12]
0x0ABC	0xF7FFFCF6  BL	__Lib_I2C_09_I2Cx_Write+0
;__Lib_I2C_09.c, 849 :: 		
L_end_I2C3_Write:
0x0AC0	0xF8DDE000  LDR	LR, [SP, #0]
0x0AC4	0xB001    ADD	SP, SP, #4
0x0AC6	0x4770    BX	LR
0x0AC8	0x30004002  	I2C3_MSA+0
; end of _I2C3_Write
_I2C4_Write:
;__Lib_I2C_09.c, 906 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0A94	0xB081    SUB	SP, SP, #4
0x0A96	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 907 :: 		
0x0A9A	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0A9C	0xB2C1    UXTB	R1, R0
; dat end address is: 0 (R0)
0x0A9E	0x4803    LDR	R0, [PC, #12]
0x0AA0	0xF7FFFD04  BL	__Lib_I2C_09_I2Cx_Write+0
;__Lib_I2C_09.c, 908 :: 		
L_end_I2C4_Write:
0x0AA4	0xF8DDE000  LDR	LR, [SP, #0]
0x0AA8	0xB001    ADD	SP, SP, #4
0x0AAA	0x4770    BX	LR
0x0AAC	0x0000400C  	I2C4_MSA+0
; end of _I2C4_Write
_I2C5_Write:
;__Lib_I2C_09.c, 965 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0A78	0xB081    SUB	SP, SP, #4
0x0A7A	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 966 :: 		
0x0A7E	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0A80	0xB2C1    UXTB	R1, R0
; dat end address is: 0 (R0)
0x0A82	0x4803    LDR	R0, [PC, #12]
0x0A84	0xF7FFFD12  BL	__Lib_I2C_09_I2Cx_Write+0
;__Lib_I2C_09.c, 967 :: 		
L_end_I2C5_Write:
0x0A88	0xF8DDE000  LDR	LR, [SP, #0]
0x0A8C	0xB001    ADD	SP, SP, #4
0x0A8E	0x4770    BX	LR
0x0A90	0x1000400C  	I2C5_MSA+0
; end of _I2C5_Write
_I2C6_Write:
;__Lib_I2C_09.c, 1024 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0ACC	0xB081    SUB	SP, SP, #4
0x0ACE	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 1025 :: 		
0x0AD2	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0AD4	0xB2C1    UXTB	R1, R0
; dat end address is: 0 (R0)
0x0AD6	0x4803    LDR	R0, [PC, #12]
0x0AD8	0xF7FFFCE8  BL	__Lib_I2C_09_I2Cx_Write+0
;__Lib_I2C_09.c, 1026 :: 		
L_end_I2C6_Write:
0x0ADC	0xF8DDE000  LDR	LR, [SP, #0]
0x0AE0	0xB001    ADD	SP, SP, #4
0x0AE2	0x4770    BX	LR
0x0AE4	0x2000400C  	I2C6_MSA+0
; end of _I2C6_Write
_I2C7_Write:
;__Lib_I2C_09.c, 1083 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0B20	0xB081    SUB	SP, SP, #4
0x0B22	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 1084 :: 		
0x0B26	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0B28	0xB2C1    UXTB	R1, R0
; dat end address is: 0 (R0)
0x0B2A	0x4803    LDR	R0, [PC, #12]
0x0B2C	0xF7FFFCBE  BL	__Lib_I2C_09_I2Cx_Write+0
;__Lib_I2C_09.c, 1085 :: 		
L_end_I2C7_Write:
0x0B30	0xF8DDE000  LDR	LR, [SP, #0]
0x0B34	0xB001    ADD	SP, SP, #4
0x0B36	0x4770    BX	LR
0x0B38	0x3000400C  	I2C7_MSA+0
; end of _I2C7_Write
_I2C8_Write:
;__Lib_I2C_09.c, 1142 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0B04	0xB081    SUB	SP, SP, #4
0x0B06	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 1143 :: 		
0x0B0A	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0B0C	0xB2C1    UXTB	R1, R0
; dat end address is: 0 (R0)
0x0B0E	0x4803    LDR	R0, [PC, #12]
0x0B10	0xF7FFFCCC  BL	__Lib_I2C_09_I2Cx_Write+0
;__Lib_I2C_09.c, 1144 :: 		
L_end_I2C8_Write:
0x0B14	0xF8DDE000  LDR	LR, [SP, #0]
0x0B18	0xB001    ADD	SP, SP, #4
0x0B1A	0x4770    BX	LR
0x0B1C	0x8000400B  	I2C8_MSA+0
; end of _I2C8_Write
_I2C9_Write:
;__Lib_I2C_09.c, 1201 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0AE8	0xB081    SUB	SP, SP, #4
0x0AEA	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 1202 :: 		
0x0AEE	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0AF0	0xB2C1    UXTB	R1, R0
; dat end address is: 0 (R0)
0x0AF2	0x4803    LDR	R0, [PC, #12]
0x0AF4	0xF7FFFCDA  BL	__Lib_I2C_09_I2Cx_Write+0
;__Lib_I2C_09.c, 1203 :: 		
L_end_I2C9_Write:
0x0AF8	0xF8DDE000  LDR	LR, [SP, #0]
0x0AFC	0xB001    ADD	SP, SP, #4
0x0AFE	0x4770    BX	LR
0x0B00	0x9000400B  	I2C9_MSA+0
; end of _I2C9_Write
_Delay_1sec:
;__Lib_Delays.c, 62 :: 		void Delay_1sec() {
;__Lib_Delays.c, 63 :: 		Delay_ms(1000);
0x1DE0	0xF64517FE  MOVW	R7, #23038
0x1DE4	0xF2C02762  MOVT	R7, #610
L_Delay_1sec24:
0x1DE8	0x1E7F    SUBS	R7, R7, #1
0x1DEA	0xD1FD    BNE	L_Delay_1sec24
0x1DEC	0xBF00    NOP
0x1DEE	0xBF00    NOP
0x1DF0	0xBF00    NOP
0x1DF2	0xBF00    NOP
0x1DF4	0xBF00    NOP
;__Lib_Delays.c, 64 :: 		}
L_end_Delay_1sec:
0x1DF6	0x4770    BX	LR
; end of _Delay_1sec
_fm_basicSettings:
;__fm_driver.c, 563 :: 		void fm_basicSettings( void )
0x37B4	0xB089    SUB	SP, SP, #36
0x37B6	0xF8CDE000  STR	LR, [SP, #0]
;__fm_driver.c, 567 :: 		fm_readRegisters( regBuffer );
0x37BA	0xA801    ADD	R0, SP, #4
0x37BC	0xF7FFF84A  BL	_fm_readRegisters+0
;__fm_driver.c, 569 :: 		fm_setBits( regBuffer,   _FM_POWER_CONFIGURATION,   _FM_SOFTMUTE_MASK,          _FM_SOFTMUTE_DISABLE );
0x37C0	0xA801    ADD	R0, SP, #4
0x37C2	0xF2480300  MOVW	R3, #32768
0x37C6	0xF64772FF  MOVW	R2, #32767
0x37CA	0xF2400100  MOVW	R1, #0
0x37CE	0xF7FFF91F  BL	_fm_setBits+0
;__fm_driver.c, 570 :: 		fm_setBits( regBuffer,   _FM_POWER_CONFIGURATION,   _FM_MUTE_MASK,              _FM_MUTE_DISABLE );
0x37D2	0xA801    ADD	R0, SP, #4
0x37D4	0xF2440300  MOVW	R3, #16384
0x37D8	0xF64B72FF  MOVW	R2, #49151
0x37DC	0xF2400100  MOVW	R1, #0
0x37E0	0xF7FFF916  BL	_fm_setBits+0
;__fm_driver.c, 571 :: 		fm_setBits( regBuffer,   _FM_POWER_CONFIGURATION,   _FM_STEREO_MASK,            _FM_STEREO );
0x37E4	0xA801    ADD	R0, SP, #4
0x37E6	0xF2400300  MOVW	R3, #0
0x37EA	0xF64D72FF  MOVW	R2, #57343
0x37EE	0xF2400100  MOVW	R1, #0
0x37F2	0xF7FFF90D  BL	_fm_setBits+0
;__fm_driver.c, 572 :: 		fm_setBits( regBuffer,   _FM_POWER_CONFIGURATION,   _FM_RDS_MODE_MASK,          _FM_RDS_MODE_STANDARD );
0x37F6	0xA801    ADD	R0, SP, #4
0x37F8	0xF2400300  MOVW	R3, #0
0x37FC	0xF24F72FF  MOVW	R2, #63487
0x3800	0xF2400100  MOVW	R1, #0
0x3804	0xF7FFF904  BL	_fm_setBits+0
;__fm_driver.c, 573 :: 		fm_setBits( regBuffer,   _FM_POWER_CONFIGURATION,   _FM_SEEK_MODE_MASK,         _FM_SEEK_MODE_WRAP );
0x3808	0xA801    ADD	R0, SP, #4
0x380A	0xF2400300  MOVW	R3, #0
0x380E	0xF64F32FF  MOVW	R2, #64511
0x3812	0xF2400100  MOVW	R1, #0
0x3816	0xF7FFF8FB  BL	_fm_setBits+0
;__fm_driver.c, 574 :: 		fm_setBits( regBuffer,   _FM_POWER_CONFIGURATION,   _FM_SEEK_DIRECTION_MASK,    _FM_SEEK_DIRECTION_UP );
0x381A	0xA801    ADD	R0, SP, #4
0x381C	0xF2402300  MOVW	R3, #512
0x3820	0xF64F52FF  MOVW	R2, #65023
0x3824	0xF2400100  MOVW	R1, #0
0x3828	0xF7FFF8F2  BL	_fm_setBits+0
;__fm_driver.c, 575 :: 		fm_setBits( regBuffer,   _FM_POWER_CONFIGURATION,   _FM_SEEK_MASK,              _FM_SEEK_DISABLE );
0x382C	0xA801    ADD	R0, SP, #4
0x382E	0xF2400300  MOVW	R3, #0
0x3832	0xF64F62FF  MOVW	R2, #65279
0x3836	0xF2400100  MOVW	R1, #0
0x383A	0xF7FFF8E9  BL	_fm_setBits+0
;__fm_driver.c, 576 :: 		fm_setBits( regBuffer,   _FM_POWER_CONFIGURATION,   _FM_POWERUP_DISABLE_MASK,   _FM_POWERUP_DISABLE_LOW );
0x383E	0xA801    ADD	R0, SP, #4
0x3840	0xF2400300  MOVW	R3, #0
0x3844	0xF64F72BF  MOVW	R2, #65471
0x3848	0xF2400100  MOVW	R1, #0
0x384C	0xF7FFF8E0  BL	_fm_setBits+0
;__fm_driver.c, 577 :: 		fm_setBits( regBuffer,   _FM_POWER_CONFIGURATION,   _FM_POWERUP_ENABLE_MASK,    _FM_POWERUP_ENABLE_HIGH );
0x3850	0xA801    ADD	R0, SP, #4
0x3852	0xF2400301  MOVW	R3, #1
0x3856	0xF64F72FE  MOVW	R2, #65534
0x385A	0xF2400100  MOVW	R1, #0
0x385E	0xF7FFF8D7  BL	_fm_setBits+0
;__fm_driver.c, 579 :: 		fm_setBits( regBuffer,   _FM_CHANNEL,   _FM_TUNE_MASK,   _FM_TUNE_DISABLE );
0x3862	0xA801    ADD	R0, SP, #4
0x3864	0xF2400300  MOVW	R3, #0
0x3868	0xF64772FF  MOVW	R2, #32767
0x386C	0xF2400101  MOVW	R1, #1
0x3870	0xF7FFF8CE  BL	_fm_setBits+0
;__fm_driver.c, 581 :: 		fm_setBits( regBuffer,   _FM_SYSTEM_CONFIGURATION_1,   _FM_RDS_INTERRUPT_MASK,                _FM_RDS_INTERRUPT_DISABLE );
0x3874	0xA801    ADD	R0, SP, #4
0x3876	0xF2400300  MOVW	R3, #0
0x387A	0xF64772FF  MOVW	R2, #32767
0x387E	0xF2400102  MOVW	R1, #2
0x3882	0xF7FFF8C5  BL	_fm_setBits+0
;__fm_driver.c, 582 :: 		fm_setBits( regBuffer,   _FM_SYSTEM_CONFIGURATION_1,   _FM_SEEK_TUNE_COMPLETE_INTERRUPT_MASK, _FM_SEEK_TUNE_COMPLETE_INTERRUPT_ENABLE );
0x3886	0xA801    ADD	R0, SP, #4
0x3888	0xF2440300  MOVW	R3, #16384
0x388C	0xF64B72FF  MOVW	R2, #49151
0x3890	0xF2400102  MOVW	R1, #2
0x3894	0xF7FFF8BC  BL	_fm_setBits+0
;__fm_driver.c, 583 :: 		fm_setBits( regBuffer,   _FM_SYSTEM_CONFIGURATION_1,   _FM_RDS_MASK,                          _FM_RDS_DISABLE );
0x3898	0xA801    ADD	R0, SP, #4
0x389A	0xF2400300  MOVW	R3, #0
0x389E	0xF64E72FF  MOVW	R2, #61439
0x38A2	0xF2400102  MOVW	R1, #2
0x38A6	0xF7FFF8B3  BL	_fm_setBits+0
;__fm_driver.c, 584 :: 		fm_setBits( regBuffer,   _FM_SYSTEM_CONFIGURATION_1,   _FM_DE_EMPHASIS_MASK,                  _FM_DE_EMPHASIS_EUROPE_AUSTRALIA_JAPAN );
0x38AA	0xA801    ADD	R0, SP, #4
0x38AC	0xF6400300  MOVW	R3, #2048
0x38B0	0xF24F72FF  MOVW	R2, #63487
0x38B4	0xF2400102  MOVW	R1, #2
0x38B8	0xF7FFF8AA  BL	_fm_setBits+0
;__fm_driver.c, 585 :: 		fm_setBits( regBuffer,   _FM_SYSTEM_CONFIGURATION_1,   _FM_AGC_MASK,                          _FM_AGC_ENABLE );
0x38BC	0xA801    ADD	R0, SP, #4
0x38BE	0xF2400300  MOVW	R3, #0
0x38C2	0xF64F32FF  MOVW	R2, #64511
0x38C6	0xF2400102  MOVW	R1, #2
0x38CA	0xF7FFF8A1  BL	_fm_setBits+0
;__fm_driver.c, 586 :: 		fm_setBits( regBuffer,   _FM_SYSTEM_CONFIGURATION_1,   _FM_STEREO_MONO_BLEND_LEVEL_MASK,      _FM_STEREO_MONO_BLEND_LEVEL_31_49_RSSI );
0x38CE	0xA801    ADD	R0, SP, #4
0x38D0	0xF2400300  MOVW	R3, #0
0x38D4	0xF64F723F  MOVW	R2, #65343
0x38D8	0xF2400102  MOVW	R1, #2
0x38DC	0xF7FFF898  BL	_fm_setBits+0
;__fm_driver.c, 587 :: 		fm_setBits( regBuffer,   _FM_SYSTEM_CONFIGURATION_1,   _FM_GPIO3_MASK,                        _FM_GPIO3_HIGH_IMPENDANCE );
0x38E0	0xA801    ADD	R0, SP, #4
0x38E2	0xF2400300  MOVW	R3, #0
0x38E6	0xF64F72CF  MOVW	R2, #65487
0x38EA	0xF2400102  MOVW	R1, #2
0x38EE	0xF7FFF88F  BL	_fm_setBits+0
;__fm_driver.c, 588 :: 		fm_setBits( regBuffer,   _FM_SYSTEM_CONFIGURATION_1,   _FM_GPIO2_MASK,                        _FM_GPIO2_STC_RDS_INTERRUPT );
0x38F2	0xA801    ADD	R0, SP, #4
0x38F4	0xF2400304  MOVW	R3, #4
0x38F8	0xF64F72F3  MOVW	R2, #65523
0x38FC	0xF2400102  MOVW	R1, #2
0x3900	0xF7FFF886  BL	_fm_setBits+0
;__fm_driver.c, 589 :: 		fm_setBits( regBuffer,   _FM_SYSTEM_CONFIGURATION_1,   _FM_GPIO1_MASK,                        _FM_GPIO1_HIGH_IMPEDANCE );
0x3904	0xA801    ADD	R0, SP, #4
0x3906	0xF2400300  MOVW	R3, #0
0x390A	0xF64F72FC  MOVW	R2, #65532
0x390E	0xF2400102  MOVW	R1, #2
0x3912	0xF7FFF87D  BL	_fm_setBits+0
;__fm_driver.c, 591 :: 		fm_setBits( regBuffer,   _FM_SYSTEM_CONFIGURATION_2,   _FM_BAND_MASK,                         _FM_BAND_USA_EUROPE_87P5_108_MHZ );
0x3916	0xA801    ADD	R0, SP, #4
0x3918	0xF2400300  MOVW	R3, #0
0x391C	0xF64F723F  MOVW	R2, #65343
0x3920	0xF2400103  MOVW	R1, #3
0x3924	0xF7FFF874  BL	_fm_setBits+0
;__fm_driver.c, 592 :: 		fm_setBits( regBuffer,   _FM_SYSTEM_CONFIGURATION_2,   _FM_CHANNEL_SPACING_MASK,              _FM_CHANNEL_SPACING_EUROPE_JAPAN_100_KHZ );
0x3928	0xA801    ADD	R0, SP, #4
0x392A	0xF2400310  MOVW	R3, #16
0x392E	0xF64F72CF  MOVW	R2, #65487
0x3932	0xF2400103  MOVW	R1, #3
0x3936	0xF7FFF86B  BL	_fm_setBits+0
;__fm_driver.c, 594 :: 		fm_setBits( regBuffer,   _FM_SYSTEM_CONFIGURATION_3,   _FM_SOFTMUTE_ATTACK_RECOVER_RATE_MASK, _FM_SOFTMUTE_ATTACK_RECOVER_RATE_FASTEST );
0x393A	0xA801    ADD	R0, SP, #4
0x393C	0xF2400300  MOVW	R3, #0
0x3940	0xF64372FF  MOVW	R2, #16383
0x3944	0xF2400104  MOVW	R1, #4
0x3948	0xF7FFF862  BL	_fm_setBits+0
;__fm_driver.c, 595 :: 		fm_setBits( regBuffer,   _FM_SYSTEM_CONFIGURATION_3,   _FM_SOFTMUTE_ATTENUATION_MASK,         _FM_SOFTMUTE_ATTENUATION_16_DB );
0x394C	0xA801    ADD	R0, SP, #4
0x394E	0xF2400300  MOVW	R3, #0
0x3952	0xF64C72FF  MOVW	R2, #53247
0x3956	0xF2400104  MOVW	R1, #4
0x395A	0xF7FFF859  BL	_fm_setBits+0
;__fm_driver.c, 596 :: 		fm_setBits( regBuffer,   _FM_SYSTEM_CONFIGURATION_3,   _FM_EXTENDED_VOLUME_RANGE_MASK,        _FM_EXTENDED_VOLUME_RANGE_DISABLED );
0x395E	0xA801    ADD	R0, SP, #4
0x3960	0xF2400300  MOVW	R3, #0
0x3964	0xF64F62FF  MOVW	R2, #65279
0x3968	0xF2400104  MOVW	R1, #4
0x396C	0xF7FFF850  BL	_fm_setBits+0
;__fm_driver.c, 598 :: 		fm_writeRegisters( regBuffer );
0x3970	0xA801    ADD	R0, SP, #4
0x3972	0xF7FFF869  BL	_fm_writeRegisters+0
;__fm_driver.c, 599 :: 		}
L_end_fm_basicSettings:
0x3976	0xF8DDE000  LDR	LR, [SP, #0]
0x397A	0xB009    ADD	SP, SP, #36
0x397C	0x4770    BX	LR
; end of _fm_basicSettings
_fm_setVolume:
;__fm_driver.c, 315 :: 		uint8_t fm_setVolume( uint8_t volumeLevel )
; volumeLevel start address is: 0 (R0)
0x3554	0xB08A    SUB	SP, SP, #40
0x3556	0xF8CDE000  STR	LR, [SP, #0]
; volumeLevel end address is: 0 (R0)
; volumeLevel start address is: 0 (R0)
;__fm_driver.c, 319 :: 		if (volumeLevel < 16)
0x355A	0x2810    CMP	R0, #16
0x355C	0xD218    BCS	L_fm_setVolume30
;__fm_driver.c, 321 :: 		fm_readRegisters( regBuffer );
0x355E	0xA902    ADD	R1, SP, #8
0x3560	0xF88D0004  STRB	R0, [SP, #4]
0x3564	0x4608    MOV	R0, R1
0x3566	0xF7FFF975  BL	_fm_readRegisters+0
0x356A	0xF89D0004  LDRB	R0, [SP, #4]
;__fm_driver.c, 323 :: 		regBuffer[_FM_SYSTEM_CONFIGURATION_2] &= 0xFFF0;
0x356E	0xAC02    ADD	R4, SP, #8
0x3570	0x1DA3    ADDS	R3, R4, #6
0x3572	0x881A    LDRH	R2, [R3, #0]
0x3574	0xF64F71F0  MOVW	R1, #65520
0x3578	0xEA020101  AND	R1, R2, R1, LSL #0
0x357C	0x8019    STRH	R1, [R3, #0]
;__fm_driver.c, 324 :: 		regBuffer[_FM_SYSTEM_CONFIGURATION_2] |= volumeLevel;
0x357E	0x1DA2    ADDS	R2, R4, #6
0x3580	0x8811    LDRH	R1, [R2, #0]
0x3582	0x4301    ORRS	R1, R0
; volumeLevel end address is: 0 (R0)
0x3584	0x8011    STRH	R1, [R2, #0]
;__fm_driver.c, 326 :: 		fm_writeRegisters( regBuffer );
0x3586	0x4620    MOV	R0, R4
0x3588	0xF7FFFA5E  BL	_fm_writeRegisters+0
;__fm_driver.c, 328 :: 		return 0;
0x358C	0x2000    MOVS	R0, #0
0x358E	0xE000    B	L_end_fm_setVolume
;__fm_driver.c, 329 :: 		}
L_fm_setVolume30:
;__fm_driver.c, 332 :: 		return 1;
0x3590	0x2001    MOVS	R0, #1
;__fm_driver.c, 334 :: 		}
L_end_fm_setVolume:
0x3592	0xF8DDE000  LDR	LR, [SP, #0]
0x3596	0xB00A    ADD	SP, SP, #40
0x3598	0x4770    BX	LR
; end of _fm_setVolume
_fm_setSnrThreshold:
;__fm_driver.c, 336 :: 		uint8_t fm_setSnrThreshold( uint8_t snrThreshold )
; snrThreshold start address is: 0 (R0)
0x3504	0xB08A    SUB	SP, SP, #40
0x3506	0xF8CDE000  STR	LR, [SP, #0]
; snrThreshold end address is: 0 (R0)
; snrThreshold start address is: 0 (R0)
;__fm_driver.c, 340 :: 		if (snrThreshold < 8)
0x350A	0x2808    CMP	R0, #8
0x350C	0xD21D    BCS	L_fm_setSnrThreshold32
;__fm_driver.c, 342 :: 		fm_readRegisters( regBuffer );
0x350E	0xA902    ADD	R1, SP, #8
0x3510	0xF88D0004  STRB	R0, [SP, #4]
0x3514	0x4608    MOV	R0, R1
0x3516	0xF7FFF99D  BL	_fm_readRegisters+0
0x351A	0xF89D0004  LDRB	R0, [SP, #4]
;__fm_driver.c, 344 :: 		regBuffer[_FM_SYSTEM_CONFIGURATION_3] &= 0xFF0F;
0x351E	0xAC02    ADD	R4, SP, #8
0x3520	0xF2040308  ADDW	R3, R4, #8
0x3524	0x881A    LDRH	R2, [R3, #0]
0x3526	0xF64F710F  MOVW	R1, #65295
0x352A	0xEA020101  AND	R1, R2, R1, LSL #0
0x352E	0x8019    STRH	R1, [R3, #0]
;__fm_driver.c, 345 :: 		snrThreshold <<= 4;
0x3530	0x0101    LSLS	R1, R0, #4
; snrThreshold end address is: 0 (R0)
;__fm_driver.c, 346 :: 		regBuffer[_FM_SYSTEM_CONFIGURATION_3] |= snrThreshold;
0x3532	0xF2040308  ADDW	R3, R4, #8
0x3536	0x881A    LDRH	R2, [R3, #0]
0x3538	0xB2C9    UXTB	R1, R1
0x353A	0xEA420101  ORR	R1, R2, R1, LSL #0
0x353E	0x8019    STRH	R1, [R3, #0]
;__fm_driver.c, 348 :: 		fm_writeRegisters( regBuffer );
0x3540	0x4620    MOV	R0, R4
0x3542	0xF7FFFA81  BL	_fm_writeRegisters+0
;__fm_driver.c, 350 :: 		return 0;
0x3546	0x2000    MOVS	R0, #0
0x3548	0xE000    B	L_end_fm_setSnrThreshold
;__fm_driver.c, 351 :: 		}
L_fm_setSnrThreshold32:
;__fm_driver.c, 354 :: 		return 1;
0x354A	0x2001    MOVS	R0, #1
;__fm_driver.c, 356 :: 		}
L_end_fm_setSnrThreshold:
0x354C	0xF8DDE000  LDR	LR, [SP, #0]
0x3550	0xB00A    ADD	SP, SP, #40
0x3552	0x4770    BX	LR
; end of _fm_setSnrThreshold
_fm_setSeekThreshold:
;__fm_driver.c, 293 :: 		uint8_t fm_setSeekThreshold( uint16_t seekThreshold )
; seekThreshold start address is: 0 (R0)
0x34BC	0xB08A    SUB	SP, SP, #40
0x34BE	0xF8CDE000  STR	LR, [SP, #0]
; seekThreshold end address is: 0 (R0)
; seekThreshold start address is: 0 (R0)
;__fm_driver.c, 297 :: 		if (seekThreshold < 128)
0x34C2	0x2880    CMP	R0, #128
0x34C4	0xD218    BCS	L_fm_setSeekThreshold28
;__fm_driver.c, 299 :: 		fm_readRegisters( regBuffer );
0x34C6	0xA902    ADD	R1, SP, #8
0x34C8	0xF8AD0004  STRH	R0, [SP, #4]
0x34CC	0x4608    MOV	R0, R1
0x34CE	0xF7FFF9C1  BL	_fm_readRegisters+0
0x34D2	0xF8BD0004  LDRH	R0, [SP, #4]
;__fm_driver.c, 301 :: 		regBuffer[_FM_SYSTEM_CONFIGURATION_2] &= 0x00FF;
0x34D6	0xAC02    ADD	R4, SP, #8
0x34D8	0x1DA2    ADDS	R2, R4, #6
0x34DA	0x8811    LDRH	R1, [R2, #0]
0x34DC	0xF00101FF  AND	R1, R1, #255
0x34E0	0x8011    STRH	R1, [R2, #0]
;__fm_driver.c, 302 :: 		seekThreshold <<= 8;
0x34E2	0x0203    LSLS	R3, R0, #8
0x34E4	0xB29B    UXTH	R3, R3
; seekThreshold end address is: 0 (R0)
;__fm_driver.c, 303 :: 		regBuffer[_FM_SYSTEM_CONFIGURATION_2] |= seekThreshold;
0x34E6	0x1DA2    ADDS	R2, R4, #6
0x34E8	0x8811    LDRH	R1, [R2, #0]
0x34EA	0x4319    ORRS	R1, R3
0x34EC	0x8011    STRH	R1, [R2, #0]
;__fm_driver.c, 305 :: 		fm_writeRegisters( regBuffer );
0x34EE	0x4620    MOV	R0, R4
0x34F0	0xF7FFFAAA  BL	_fm_writeRegisters+0
;__fm_driver.c, 307 :: 		return 0;
0x34F4	0x2000    MOVS	R0, #0
0x34F6	0xE000    B	L_end_fm_setSeekThreshold
;__fm_driver.c, 308 :: 		}
L_fm_setSeekThreshold28:
;__fm_driver.c, 311 :: 		return 1;
0x34F8	0x2001    MOVS	R0, #1
;__fm_driver.c, 313 :: 		}
L_end_fm_setSeekThreshold:
0x34FA	0xF8DDE000  LDR	LR, [SP, #0]
0x34FE	0xB00A    ADD	SP, SP, #40
0x3500	0x4770    BX	LR
; end of _fm_setSeekThreshold
_fm_setSeekImpulseDetectionThreshold:
;__fm_driver.c, 358 :: 		uint8_t fm_setSeekImpulseDetectionThreshold( uint8_t impulseDetectionThreshold )
; impulseDetectionThreshold start address is: 0 (R0)
0x359C	0xB08A    SUB	SP, SP, #40
0x359E	0xF8CDE000  STR	LR, [SP, #0]
; impulseDetectionThreshold end address is: 0 (R0)
; impulseDetectionThreshold start address is: 0 (R0)
;__fm_driver.c, 362 :: 		if (impulseDetectionThreshold < 16)
0x35A2	0x2810    CMP	R0, #16
0x35A4	0xD21A    BCS	L_fm_setSeekImpulseDetectionThreshold34
;__fm_driver.c, 364 :: 		fm_readRegisters( regBuffer );
0x35A6	0xA902    ADD	R1, SP, #8
0x35A8	0xF88D0004  STRB	R0, [SP, #4]
0x35AC	0x4608    MOV	R0, R1
0x35AE	0xF7FFF951  BL	_fm_readRegisters+0
0x35B2	0xF89D0004  LDRB	R0, [SP, #4]
;__fm_driver.c, 366 :: 		regBuffer[_FM_SYSTEM_CONFIGURATION_3] &= 0xFFF0;
0x35B6	0xAC02    ADD	R4, SP, #8
0x35B8	0xF2040308  ADDW	R3, R4, #8
0x35BC	0x881A    LDRH	R2, [R3, #0]
0x35BE	0xF64F71F0  MOVW	R1, #65520
0x35C2	0xEA020101  AND	R1, R2, R1, LSL #0
0x35C6	0x8019    STRH	R1, [R3, #0]
;__fm_driver.c, 367 :: 		regBuffer[_FM_SYSTEM_CONFIGURATION_3] |= impulseDetectionThreshold;
0x35C8	0xF2040208  ADDW	R2, R4, #8
0x35CC	0x8811    LDRH	R1, [R2, #0]
0x35CE	0x4301    ORRS	R1, R0
; impulseDetectionThreshold end address is: 0 (R0)
0x35D0	0x8011    STRH	R1, [R2, #0]
;__fm_driver.c, 369 :: 		fm_writeRegisters( regBuffer );
0x35D2	0x4620    MOV	R0, R4
0x35D4	0xF7FFFA38  BL	_fm_writeRegisters+0
;__fm_driver.c, 371 :: 		return 0;
0x35D8	0x2000    MOVS	R0, #0
0x35DA	0xE000    B	L_end_fm_setSeekImpulseDetectionThreshold
;__fm_driver.c, 372 :: 		}
L_fm_setSeekImpulseDetectionThreshold34:
;__fm_driver.c, 375 :: 		return 1;
0x35DC	0x2001    MOVS	R0, #1
;__fm_driver.c, 377 :: 		}
L_end_fm_setSeekImpulseDetectionThreshold:
0x35DE	0xF8DDE000  LDR	LR, [SP, #0]
0x35E2	0xB00A    ADD	SP, SP, #40
0x35E4	0x4770    BX	LR
; end of _fm_setSeekImpulseDetectionThreshold
_applicationTask:
;Click_FM_TIVA.c, 401 :: 		void applicationTask( )
0x3BF0	0xB081    SUB	SP, SP, #4
0x3BF2	0xF8CDE000  STR	LR, [SP, #0]
;Click_FM_TIVA.c, 403 :: 		dataReady = UART_Rdy_Ptr( );
0x3BF6	0x4C32    LDR	R4, [PC, #200]
0x3BF8	0x6824    LDR	R4, [R4, #0]
0x3BFA	0x47A0    BLX	R4
0x3BFC	0x4931    LDR	R1, [PC, #196]
0x3BFE	0x7008    STRB	R0, [R1, #0]
;Click_FM_TIVA.c, 405 :: 		if (dataReady != 0)
0x3C00	0xB2C4    UXTB	R4, R0
0x3C02	0x2C00    CMP	R4, #0
0x3C04	0xF0008057  BEQ	L_applicationTask46
;Click_FM_TIVA.c, 407 :: 		receivedData = UART_Rd_Ptr( );
0x3C08	0x4C2F    LDR	R4, [PC, #188]
0x3C0A	0x6824    LDR	R4, [R4, #0]
0x3C0C	0x47A0    BLX	R4
0x3C0E	0x492F    LDR	R1, [PC, #188]
0x3C10	0x7008    STRB	R0, [R1, #0]
;Click_FM_TIVA.c, 409 :: 		switch (receivedData)
0x3C12	0xE023    B	L_applicationTask47
;Click_FM_TIVA.c, 411 :: 		case '+' :
L_applicationTask49:
;Click_FM_TIVA.c, 413 :: 		fm_casePlus( );
0x3C14	0xF7FEFF9E  BL	_fm_casePlus+0
;Click_FM_TIVA.c, 415 :: 		break;
0x3C18	0xE04D    B	L_applicationTask48
;Click_FM_TIVA.c, 417 :: 		case '-' :
L_applicationTask50:
;Click_FM_TIVA.c, 419 :: 		fm_caseMinus( );
0x3C1A	0xF7FEFFCF  BL	_fm_caseMinus+0
;Click_FM_TIVA.c, 421 :: 		break;
0x3C1E	0xE04A    B	L_applicationTask48
;Click_FM_TIVA.c, 423 :: 		case 's' :
L_applicationTask51:
;Click_FM_TIVA.c, 425 :: 		fm_caseSeek( );
0x3C20	0xF7FFFAF2  BL	_fm_caseSeek+0
;Click_FM_TIVA.c, 427 :: 		break;
0x3C24	0xE047    B	L_applicationTask48
;Click_FM_TIVA.c, 429 :: 		case 't' :
L_applicationTask52:
;Click_FM_TIVA.c, 431 :: 		fm_caseTune( );
0x3C26	0xF7FFF91F  BL	_fm_caseTune+0
;Click_FM_TIVA.c, 433 :: 		break;
0x3C2A	0xE044    B	L_applicationTask48
;Click_FM_TIVA.c, 435 :: 		case 'm' :
L_applicationTask53:
;Click_FM_TIVA.c, 437 :: 		fm_caseMemorize( );
0x3C2C	0xF7FFF9D4  BL	_fm_caseMemorize+0
;Click_FM_TIVA.c, 439 :: 		break;
0x3C30	0xE041    B	L_applicationTask48
;Click_FM_TIVA.c, 441 :: 		case 'i' :
L_applicationTask54:
;Click_FM_TIVA.c, 443 :: 		fm_caseMute( );
0x3C32	0xF7FFF991  BL	_fm_caseMute+0
;Click_FM_TIVA.c, 445 :: 		break;
0x3C36	0xE03E    B	L_applicationTask48
;Click_FM_TIVA.c, 447 :: 		case '1' :
L_applicationTask55:
;Click_FM_TIVA.c, 449 :: 		fm_caseStation1( );
0x3C38	0xF7FFF82E  BL	_fm_caseStation1+0
;Click_FM_TIVA.c, 451 :: 		break;
0x3C3C	0xE03B    B	L_applicationTask48
;Click_FM_TIVA.c, 453 :: 		case '2' :
L_applicationTask56:
;Click_FM_TIVA.c, 455 :: 		fm_caseStation2( );
0x3C3E	0xF7FFFBCB  BL	_fm_caseStation2+0
;Click_FM_TIVA.c, 457 :: 		break;
0x3C42	0xE038    B	L_applicationTask48
;Click_FM_TIVA.c, 459 :: 		case '3' :
L_applicationTask57:
;Click_FM_TIVA.c, 461 :: 		fm_caseStation3( );
0x3C44	0xF7FFFA54  BL	_fm_caseStation3+0
;Click_FM_TIVA.c, 463 :: 		break;
0x3C48	0xE035    B	L_applicationTask48
;Click_FM_TIVA.c, 465 :: 		case '.' :
L_applicationTask58:
;Click_FM_TIVA.c, 467 :: 		fm_caseTuneUp( );
0x3C4A	0xF7FFF899  BL	_fm_caseTuneUp+0
;Click_FM_TIVA.c, 469 :: 		break;
0x3C4E	0xE032    B	L_applicationTask48
;Click_FM_TIVA.c, 471 :: 		case ',' :
L_applicationTask59:
;Click_FM_TIVA.c, 473 :: 		fm_caseTuneDown( );
0x3C50	0xF7FFFB4E  BL	_fm_caseTuneDown+0
;Click_FM_TIVA.c, 475 :: 		break;
0x3C54	0xE02F    B	L_applicationTask48
;Click_FM_TIVA.c, 477 :: 		default :
L_applicationTask60:
;Click_FM_TIVA.c, 479 :: 		fm_caseWrongCommand( );
0x3C56	0xF7FFFABD  BL	_fm_caseWrongCommand+0
;Click_FM_TIVA.c, 481 :: 		break;
0x3C5A	0xE02C    B	L_applicationTask48
;Click_FM_TIVA.c, 483 :: 		}
L_applicationTask47:
0x3C5C	0x481B    LDR	R0, [PC, #108]
0x3C5E	0x7800    LDRB	R0, [R0, #0]
0x3C60	0x282B    CMP	R0, #43
0x3C62	0xD0D7    BEQ	L_applicationTask49
0x3C64	0x4819    LDR	R0, [PC, #100]
0x3C66	0x7800    LDRB	R0, [R0, #0]
0x3C68	0x282D    CMP	R0, #45
0x3C6A	0xD0D6    BEQ	L_applicationTask50
0x3C6C	0x4817    LDR	R0, [PC, #92]
0x3C6E	0x7800    LDRB	R0, [R0, #0]
0x3C70	0x2873    CMP	R0, #115
0x3C72	0xD0D5    BEQ	L_applicationTask51
0x3C74	0x4815    LDR	R0, [PC, #84]
0x3C76	0x7800    LDRB	R0, [R0, #0]
0x3C78	0x2874    CMP	R0, #116
0x3C7A	0xD0D4    BEQ	L_applicationTask52
0x3C7C	0x4813    LDR	R0, [PC, #76]
0x3C7E	0x7800    LDRB	R0, [R0, #0]
0x3C80	0x286D    CMP	R0, #109
0x3C82	0xD0D3    BEQ	L_applicationTask53
0x3C84	0x4811    LDR	R0, [PC, #68]
0x3C86	0x7800    LDRB	R0, [R0, #0]
0x3C88	0x2869    CMP	R0, #105
0x3C8A	0xD0D2    BEQ	L_applicationTask54
0x3C8C	0x480F    LDR	R0, [PC, #60]
0x3C8E	0x7800    LDRB	R0, [R0, #0]
0x3C90	0x2831    CMP	R0, #49
0x3C92	0xD0D1    BEQ	L_applicationTask55
0x3C94	0x480D    LDR	R0, [PC, #52]
0x3C96	0x7800    LDRB	R0, [R0, #0]
0x3C98	0x2832    CMP	R0, #50
0x3C9A	0xD0D0    BEQ	L_applicationTask56
0x3C9C	0x480B    LDR	R0, [PC, #44]
0x3C9E	0x7800    LDRB	R0, [R0, #0]
0x3CA0	0x2833    CMP	R0, #51
0x3CA2	0xD0CF    BEQ	L_applicationTask57
0x3CA4	0x4809    LDR	R0, [PC, #36]
0x3CA6	0x7800    LDRB	R0, [R0, #0]
0x3CA8	0x282E    CMP	R0, #46
0x3CAA	0xD0CE    BEQ	L_applicationTask58
0x3CAC	0x4807    LDR	R0, [PC, #28]
0x3CAE	0x7800    LDRB	R0, [R0, #0]
0x3CB0	0x282C    CMP	R0, #44
0x3CB2	0xD0CD    BEQ	L_applicationTask59
0x3CB4	0xE7CF    B	L_applicationTask60
L_applicationTask48:
;Click_FM_TIVA.c, 484 :: 		}
L_applicationTask46:
;Click_FM_TIVA.c, 485 :: 		}
L_end_applicationTask:
0x3CB6	0xF8DDE000  LDR	LR, [SP, #0]
0x3CBA	0xB001    ADD	SP, SP, #4
0x3CBC	0x4770    BX	LR
0x3CBE	0xBF00    NOP
0x3CC0	0x0D302000  	_UART_Rdy_Ptr+0
0x3CC4	0x0D2D2000  	_dataReady+0
0x3CC8	0x0D342000  	_UART_Rd_Ptr+0
0x3CCC	0x0D2E2000  	_receivedData+0
; end of _applicationTask
_UART0_Read:
;__Lib_UART_07.c, 45 :: 		
0x360C	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 47 :: 		
L_UART0_Read4:
0x360E	0x4804    LDR	R0, [PC, #16]
0x3610	0x6800    LDR	R0, [R0, #0]
0x3612	0xB100    CBZ	R0, L_UART0_Read5
0x3614	0xE7FB    B	L_UART0_Read4
L_UART0_Read5:
;__Lib_UART_07.c, 50 :: 		
0x3616	0x4803    LDR	R0, [PC, #12]
0x3618	0x6800    LDR	R0, [R0, #0]
;__Lib_UART_07.c, 51 :: 		
L_end_UART0_Read:
0x361A	0xB001    ADD	SP, SP, #4
0x361C	0x4770    BX	LR
0x361E	0xBF00    NOP
0x3620	0x03104218  	UART0_FR+0
0x3624	0xC0004000  	UART0_DR+0
; end of _UART0_Read
_UART0_Data_Ready:
;__Lib_UART_07.c, 53 :: 		
0x35FC	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 55 :: 		
0x35FE	0x4802    LDR	R0, [PC, #8]
0x3600	0x6800    LDR	R0, [R0, #0]
;__Lib_UART_07.c, 56 :: 		
L_end_UART0_Data_Ready:
0x3602	0xB001    ADD	SP, SP, #4
0x3604	0x4770    BX	LR
0x3606	0xBF00    NOP
0x3608	0x03184218  	UART0_FR+0
; end of _UART0_Data_Ready
_UART0_Tx_Idle:
;__Lib_UART_07.c, 91 :: 		
0x35E8	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 94 :: 		
0x35EA	0x4803    LDR	R0, [PC, #12]
0x35EC	0x6800    LDR	R0, [R0, #0]
0x35EE	0xF0800001  EOR	R0, R0, #1
0x35F2	0xB2C0    UXTB	R0, R0
;__Lib_UART_07.c, 95 :: 		
L_end_UART0_Tx_Idle:
0x35F4	0xB001    ADD	SP, SP, #4
0x35F6	0x4770    BX	LR
0x35F8	0x030C4218  	UART0_FR+0
; end of _UART0_Tx_Idle
_UART1_Read:
;__Lib_UART_07.c, 241 :: 		
0x39D4	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 243 :: 		
L_UART1_Read22:
0x39D6	0x4804    LDR	R0, [PC, #16]
0x39D8	0x6800    LDR	R0, [R0, #0]
0x39DA	0xB100    CBZ	R0, L_UART1_Read23
0x39DC	0xE7FB    B	L_UART1_Read22
L_UART1_Read23:
;__Lib_UART_07.c, 246 :: 		
0x39DE	0x4803    LDR	R0, [PC, #12]
0x39E0	0x6800    LDR	R0, [R0, #0]
;__Lib_UART_07.c, 247 :: 		
L_end_UART1_Read:
0x39E2	0xB001    ADD	SP, SP, #4
0x39E4	0x4770    BX	LR
0x39E6	0xBF00    NOP
0x39E8	0x0310421A  	UART1_FR+0
0x39EC	0xD0004000  	UART1_DR+0
; end of _UART1_Read
_UART1_Data_Ready:
;__Lib_UART_07.c, 249 :: 		
0x3AC4	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 251 :: 		
0x3AC6	0x4802    LDR	R0, [PC, #8]
0x3AC8	0x6800    LDR	R0, [R0, #0]
;__Lib_UART_07.c, 252 :: 		
L_end_UART1_Data_Ready:
0x3ACA	0xB001    ADD	SP, SP, #4
0x3ACC	0x4770    BX	LR
0x3ACE	0xBF00    NOP
0x3AD0	0x0318421A  	UART1_FR+0
; end of _UART1_Data_Ready
_UART1_Tx_Idle:
;__Lib_UART_07.c, 287 :: 		
0x3AB0	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 290 :: 		
0x3AB2	0x4803    LDR	R0, [PC, #12]
0x3AB4	0x6800    LDR	R0, [R0, #0]
0x3AB6	0xF0800001  EOR	R0, R0, #1
0x3ABA	0xB2C0    UXTB	R0, R0
;__Lib_UART_07.c, 291 :: 		
L_end_UART1_Tx_Idle:
0x3ABC	0xB001    ADD	SP, SP, #4
0x3ABE	0x4770    BX	LR
0x3AC0	0x030C421A  	UART1_FR+0
; end of _UART1_Tx_Idle
_UART2_Read:
;__Lib_UART_07.c, 456 :: 		
0x3A94	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 458 :: 		
L_UART2_Read40:
0x3A96	0x4804    LDR	R0, [PC, #16]
0x3A98	0x6800    LDR	R0, [R0, #0]
0x3A9A	0xB100    CBZ	R0, L_UART2_Read41
0x3A9C	0xE7FB    B	L_UART2_Read40
L_UART2_Read41:
;__Lib_UART_07.c, 461 :: 		
0x3A9E	0x4803    LDR	R0, [PC, #12]
0x3AA0	0x6800    LDR	R0, [R0, #0]
;__Lib_UART_07.c, 462 :: 		
L_end_UART2_Read:
0x3AA2	0xB001    ADD	SP, SP, #4
0x3AA4	0x4770    BX	LR
0x3AA6	0xBF00    NOP
0x3AA8	0x0310421C  	UART2_FR+0
0x3AAC	0xE0004000  	UART2_DR+0
; end of _UART2_Read
_UART2_Data_Ready:
;__Lib_UART_07.c, 464 :: 		
0x3AD4	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 466 :: 		
0x3AD6	0x4802    LDR	R0, [PC, #8]
0x3AD8	0x6800    LDR	R0, [R0, #0]
;__Lib_UART_07.c, 467 :: 		
L_end_UART2_Data_Ready:
0x3ADA	0xB001    ADD	SP, SP, #4
0x3ADC	0x4770    BX	LR
0x3ADE	0xBF00    NOP
0x3AE0	0x0318421C  	UART2_FR+0
; end of _UART2_Data_Ready
_UART2_Tx_Idle:
;__Lib_UART_07.c, 502 :: 		
0x3AE4	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 505 :: 		
0x3AE6	0x4803    LDR	R0, [PC, #12]
0x3AE8	0x6800    LDR	R0, [R0, #0]
0x3AEA	0xF0800001  EOR	R0, R0, #1
0x3AEE	0xB2C0    UXTB	R0, R0
;__Lib_UART_07.c, 506 :: 		
L_end_UART2_Tx_Idle:
0x3AF0	0xB001    ADD	SP, SP, #4
0x3AF2	0x4770    BX	LR
0x3AF4	0x030C421C  	UART2_FR+0
; end of _UART2_Tx_Idle
_UART3_Read:
;__Lib_UART_07.c, 661 :: 		
0x3AF8	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 663 :: 		
L_UART3_Read58:
0x3AFA	0x4804    LDR	R0, [PC, #16]
0x3AFC	0x6800    LDR	R0, [R0, #0]
0x3AFE	0xB100    CBZ	R0, L_UART3_Read59
0x3B00	0xE7FB    B	L_UART3_Read58
L_UART3_Read59:
;__Lib_UART_07.c, 666 :: 		
0x3B02	0x4803    LDR	R0, [PC, #12]
0x3B04	0x6800    LDR	R0, [R0, #0]
;__Lib_UART_07.c, 667 :: 		
L_end_UART3_Read:
0x3B06	0xB001    ADD	SP, SP, #4
0x3B08	0x4770    BX	LR
0x3B0A	0xBF00    NOP
0x3B0C	0x0310421E  	UART3_FR+0
0x3B10	0xF0004000  	UART3_DR+0
; end of _UART3_Read
_UART3_Data_Ready:
;__Lib_UART_07.c, 669 :: 		
0x3A84	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 671 :: 		
0x3A86	0x4802    LDR	R0, [PC, #8]
0x3A88	0x6800    LDR	R0, [R0, #0]
;__Lib_UART_07.c, 672 :: 		
L_end_UART3_Data_Ready:
0x3A8A	0xB001    ADD	SP, SP, #4
0x3A8C	0x4770    BX	LR
0x3A8E	0xBF00    NOP
0x3A90	0x0318421E  	UART3_FR+0
; end of _UART3_Data_Ready
_UART3_Tx_Idle:
;__Lib_UART_07.c, 707 :: 		
0x3A1C	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 710 :: 		
0x3A1E	0x4803    LDR	R0, [PC, #12]
0x3A20	0x6800    LDR	R0, [R0, #0]
0x3A22	0xF0800001  EOR	R0, R0, #1
0x3A26	0xB2C0    UXTB	R0, R0
;__Lib_UART_07.c, 711 :: 		
L_end_UART3_Tx_Idle:
0x3A28	0xB001    ADD	SP, SP, #4
0x3A2A	0x4770    BX	LR
0x3A2C	0x030C421E  	UART3_FR+0
; end of _UART3_Tx_Idle
_UART4_Read:
;__Lib_UART_07.c, 866 :: 		
0x3A00	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 868 :: 		
L_UART4_Read76:
0x3A02	0x4804    LDR	R0, [PC, #16]
0x3A04	0x6800    LDR	R0, [R0, #0]
0x3A06	0xB100    CBZ	R0, L_UART4_Read77
0x3A08	0xE7FB    B	L_UART4_Read76
L_UART4_Read77:
;__Lib_UART_07.c, 871 :: 		
0x3A0A	0x4803    LDR	R0, [PC, #12]
0x3A0C	0x6800    LDR	R0, [R0, #0]
;__Lib_UART_07.c, 872 :: 		
L_end_UART4_Read:
0x3A0E	0xB001    ADD	SP, SP, #4
0x3A10	0x4770    BX	LR
0x3A12	0xBF00    NOP
0x3A14	0x03104220  	UART4_FR+0
0x3A18	0x00004001  	UART4_DR+0
; end of _UART4_Read
_UART4_Data_Ready:
;__Lib_UART_07.c, 874 :: 		
0x39F0	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 876 :: 		
0x39F2	0x4802    LDR	R0, [PC, #8]
0x39F4	0x6800    LDR	R0, [R0, #0]
;__Lib_UART_07.c, 877 :: 		
L_end_UART4_Data_Ready:
0x39F6	0xB001    ADD	SP, SP, #4
0x39F8	0x4770    BX	LR
0x39FA	0xBF00    NOP
0x39FC	0x03184220  	UART4_FR+0
; end of _UART4_Data_Ready
_UART4_Tx_Idle:
;__Lib_UART_07.c, 912 :: 		
0x3A30	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 915 :: 		
0x3A32	0x4803    LDR	R0, [PC, #12]
0x3A34	0x6800    LDR	R0, [R0, #0]
0x3A36	0xF0800001  EOR	R0, R0, #1
0x3A3A	0xB2C0    UXTB	R0, R0
;__Lib_UART_07.c, 916 :: 		
L_end_UART4_Tx_Idle:
0x3A3C	0xB001    ADD	SP, SP, #4
0x3A3E	0x4770    BX	LR
0x3A40	0x030C4220  	UART4_FR+0
; end of _UART4_Tx_Idle
_UART5_Read:
;__Lib_UART_07.c, 1071 :: 		
0x3A68	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1073 :: 		
L_UART5_Read94:
0x3A6A	0x4804    LDR	R0, [PC, #16]
0x3A6C	0x6800    LDR	R0, [R0, #0]
0x3A6E	0xB100    CBZ	R0, L_UART5_Read95
0x3A70	0xE7FB    B	L_UART5_Read94
L_UART5_Read95:
;__Lib_UART_07.c, 1076 :: 		
0x3A72	0x4803    LDR	R0, [PC, #12]
0x3A74	0x6800    LDR	R0, [R0, #0]
;__Lib_UART_07.c, 1077 :: 		
L_end_UART5_Read:
0x3A76	0xB001    ADD	SP, SP, #4
0x3A78	0x4770    BX	LR
0x3A7A	0xBF00    NOP
0x3A7C	0x03104222  	UART5_FR+0
0x3A80	0x10004001  	UART5_DR+0
; end of _UART5_Read
_UART5_Data_Ready:
;__Lib_UART_07.c, 1079 :: 		
0x3A58	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1081 :: 		
0x3A5A	0x4802    LDR	R0, [PC, #8]
0x3A5C	0x6800    LDR	R0, [R0, #0]
;__Lib_UART_07.c, 1082 :: 		
L_end_UART5_Data_Ready:
0x3A5E	0xB001    ADD	SP, SP, #4
0x3A60	0x4770    BX	LR
0x3A62	0xBF00    NOP
0x3A64	0x03184222  	UART5_FR+0
; end of _UART5_Data_Ready
_UART5_Tx_Idle:
;__Lib_UART_07.c, 1117 :: 		
0x3A44	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1120 :: 		
0x3A46	0x4803    LDR	R0, [PC, #12]
0x3A48	0x6800    LDR	R0, [R0, #0]
0x3A4A	0xF0800001  EOR	R0, R0, #1
0x3A4E	0xB2C0    UXTB	R0, R0
;__Lib_UART_07.c, 1121 :: 		
L_end_UART5_Tx_Idle:
0x3A50	0xB001    ADD	SP, SP, #4
0x3A52	0x4770    BX	LR
0x3A54	0x030C4222  	UART5_FR+0
; end of _UART5_Tx_Idle
_UART6_Read:
;__Lib_UART_07.c, 1276 :: 		
0x2C24	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1278 :: 		
L_UART6_Read112:
0x2C26	0x4804    LDR	R0, [PC, #16]
0x2C28	0x6800    LDR	R0, [R0, #0]
0x2C2A	0xB100    CBZ	R0, L_UART6_Read113
0x2C2C	0xE7FB    B	L_UART6_Read112
L_UART6_Read113:
;__Lib_UART_07.c, 1281 :: 		
0x2C2E	0x4803    LDR	R0, [PC, #12]
0x2C30	0x6800    LDR	R0, [R0, #0]
;__Lib_UART_07.c, 1282 :: 		
L_end_UART6_Read:
0x2C32	0xB001    ADD	SP, SP, #4
0x2C34	0x4770    BX	LR
0x2C36	0xBF00    NOP
0x2C38	0x03104224  	UART6_FR+0
0x2C3C	0x20004001  	UART6_DR+0
; end of _UART6_Read
_UART6_Data_Ready:
;__Lib_UART_07.c, 1284 :: 		
0x2B44	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1286 :: 		
0x2B46	0x4802    LDR	R0, [PC, #8]
0x2B48	0x6800    LDR	R0, [R0, #0]
;__Lib_UART_07.c, 1287 :: 		
L_end_UART6_Data_Ready:
0x2B4A	0xB001    ADD	SP, SP, #4
0x2B4C	0x4770    BX	LR
0x2B4E	0xBF00    NOP
0x2B50	0x03184224  	UART6_FR+0
; end of _UART6_Data_Ready
_UART6_Tx_Idle:
;__Lib_UART_07.c, 1322 :: 		
0x2C6C	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1325 :: 		
0x2C6E	0x4803    LDR	R0, [PC, #12]
0x2C70	0x6800    LDR	R0, [R0, #0]
0x2C72	0xF0800001  EOR	R0, R0, #1
0x2C76	0xB2C0    UXTB	R0, R0
;__Lib_UART_07.c, 1326 :: 		
L_end_UART6_Tx_Idle:
0x2C78	0xB001    ADD	SP, SP, #4
0x2C7A	0x4770    BX	LR
0x2C7C	0x030C4224  	UART6_FR+0
; end of _UART6_Tx_Idle
_UART7_Read:
;__Lib_UART_07.c, 1481 :: 		
0x2C40	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1483 :: 		
L_UART7_Read130:
0x2C42	0x4804    LDR	R0, [PC, #16]
0x2C44	0x6800    LDR	R0, [R0, #0]
0x2C46	0xB100    CBZ	R0, L_UART7_Read131
0x2C48	0xE7FB    B	L_UART7_Read130
L_UART7_Read131:
;__Lib_UART_07.c, 1486 :: 		
0x2C4A	0x4803    LDR	R0, [PC, #12]
0x2C4C	0x6800    LDR	R0, [R0, #0]
;__Lib_UART_07.c, 1487 :: 		
L_end_UART7_Read:
0x2C4E	0xB001    ADD	SP, SP, #4
0x2C50	0x4770    BX	LR
0x2C52	0xBF00    NOP
0x2C54	0x03104226  	UART7_FR+0
0x2C58	0x30004001  	UART7_DR+0
; end of _UART7_Read
_UART7_Data_Ready:
;__Lib_UART_07.c, 1489 :: 		
0x2C5C	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1491 :: 		
0x2C5E	0x4802    LDR	R0, [PC, #8]
0x2C60	0x6800    LDR	R0, [R0, #0]
;__Lib_UART_07.c, 1492 :: 		
L_end_UART7_Data_Ready:
0x2C62	0xB001    ADD	SP, SP, #4
0x2C64	0x4770    BX	LR
0x2C66	0xBF00    NOP
0x2C68	0x03184226  	UART7_FR+0
; end of _UART7_Data_Ready
_UART7_Tx_Idle:
;__Lib_UART_07.c, 1527 :: 		
0x2C80	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1530 :: 		
0x2C82	0x4803    LDR	R0, [PC, #12]
0x2C84	0x6800    LDR	R0, [R0, #0]
0x2C86	0xF0800001  EOR	R0, R0, #1
0x2C8A	0xB2C0    UXTB	R0, R0
;__Lib_UART_07.c, 1531 :: 		
L_end_UART7_Tx_Idle:
0x2C8C	0xB001    ADD	SP, SP, #4
0x2C8E	0x4770    BX	LR
0x2C90	0x030C4226  	UART7_FR+0
; end of _UART7_Tx_Idle
_fm_casePlus:
;Click_FM_TIVA.c, 54 :: 		void fm_casePlus( )
0x2B54	0xB081    SUB	SP, SP, #4
0x2B56	0xF8CDE000  STR	LR, [SP, #0]
;Click_FM_TIVA.c, 56 :: 		errorFlag = fm_volumeUp( );
0x2B5A	0xF7FFFC9B  BL	_fm_volumeUp+0
0x2B5E	0x4910    LDR	R1, [PC, #64]
0x2B60	0x7008    STRB	R0, [R1, #0]
;Click_FM_TIVA.c, 58 :: 		if (errorFlag == 0)
0x2B62	0xB960    CBNZ	R0, L_fm_casePlus0
;Click_FM_TIVA.c, 60 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x2B64	0x480F    LDR	R0, [PC, #60]
0x2B66	0x2102    MOVS	R1, #2
0x2B68	0xF000FDCA  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 61 :: 		mikrobus_logWrite( "   *     volume up                          *  ", _LOG_LINE );
0x2B6C	0x480E    LDR	R0, [PC, #56]
0x2B6E	0x2102    MOVS	R1, #2
0x2B70	0xF000FDC6  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 62 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x2B74	0x480D    LDR	R0, [PC, #52]
0x2B76	0x2102    MOVS	R1, #2
0x2B78	0xF000FDC2  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 63 :: 		}
0x2B7C	0xE00B    B	L_fm_casePlus1
L_fm_casePlus0:
;Click_FM_TIVA.c, 66 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x2B7E	0x480C    LDR	R0, [PC, #48]
0x2B80	0x2102    MOVS	R1, #2
0x2B82	0xF000FDBD  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 67 :: 		mikrobus_logWrite( "   *     volume max                         *  ", _LOG_LINE );
0x2B86	0x480B    LDR	R0, [PC, #44]
0x2B88	0x2102    MOVS	R1, #2
0x2B8A	0xF000FDB9  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 68 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x2B8E	0x480A    LDR	R0, [PC, #40]
0x2B90	0x2102    MOVS	R1, #2
0x2B92	0xF000FDB5  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 69 :: 		}
L_fm_casePlus1:
;Click_FM_TIVA.c, 70 :: 		}
L_end_fm_casePlus:
0x2B96	0xF8DDE000  LDR	LR, [SP, #0]
0x2B9A	0xB001    ADD	SP, SP, #4
0x2B9C	0x4770    BX	LR
0x2B9E	0xBF00    NOP
0x2BA0	0x0D2C2000  	_errorFlag+0
0x2BA4	0x09502000  	?lstr1_Click_FM_TIVA+0
0x2BA8	0x09802000  	?lstr2_Click_FM_TIVA+0
0x2BAC	0x09B02000  	?lstr3_Click_FM_TIVA+0
0x2BB0	0x09E02000  	?lstr4_Click_FM_TIVA+0
0x2BB4	0x0A102000  	?lstr5_Click_FM_TIVA+0
0x2BB8	0x0A402000  	?lstr6_Click_FM_TIVA+0
; end of _fm_casePlus
_fm_volumeUp:
;__fm_driver.c, 756 :: 		uint8_t fm_volumeUp( void )
0x2494	0xB089    SUB	SP, SP, #36
0x2496	0xF8CDE000  STR	LR, [SP, #0]
;__fm_driver.c, 761 :: 		fm_readRegisters( regBuffer );
0x249A	0xA801    ADD	R0, SP, #4
0x249C	0xF000F9DA  BL	_fm_readRegisters+0
;__fm_driver.c, 763 :: 		volumeLevel  = regBuffer[ _FM_SYSTEM_CONFIGURATION_2 ];
0x24A0	0xA801    ADD	R0, SP, #4
0x24A2	0x1D80    ADDS	R0, R0, #6
0x24A4	0x8800    LDRH	R0, [R0, #0]
;__fm_driver.c, 764 :: 		volumeLevel &= 0x000F;
0x24A6	0xB2C0    UXTB	R0, R0
0x24A8	0xF000000F  AND	R0, R0, #15
0x24AC	0xB2C0    UXTB	R0, R0
; volumeLevel start address is: 4 (R1)
0x24AE	0xB2C1    UXTB	R1, R0
;__fm_driver.c, 766 :: 		if (volumeLevel < 15)
0x24B0	0x280F    CMP	R0, #15
0x24B2	0xD212    BCS	L_fm_volumeUp58
;__fm_driver.c, 768 :: 		volumeLevel += 1;
0x24B4	0x1C48    ADDS	R0, R1, #1
; volumeLevel end address is: 4 (R1)
; volumeLevel start address is: 16 (R4)
0x24B6	0xB2C4    UXTB	R4, R0
;__fm_driver.c, 770 :: 		regBuffer[_FM_SYSTEM_CONFIGURATION_2] &= 0xFFF0;
0x24B8	0xAB01    ADD	R3, SP, #4
0x24BA	0x1D9A    ADDS	R2, R3, #6
0x24BC	0x8811    LDRH	R1, [R2, #0]
0x24BE	0xF64F70F0  MOVW	R0, #65520
0x24C2	0xEA010000  AND	R0, R1, R0, LSL #0
0x24C6	0x8010    STRH	R0, [R2, #0]
;__fm_driver.c, 771 :: 		regBuffer[_FM_SYSTEM_CONFIGURATION_2] |= volumeLevel;
0x24C8	0x1D99    ADDS	R1, R3, #6
0x24CA	0x8808    LDRH	R0, [R1, #0]
0x24CC	0x4320    ORRS	R0, R4
; volumeLevel end address is: 16 (R4)
0x24CE	0x8008    STRH	R0, [R1, #0]
;__fm_driver.c, 773 :: 		fm_writeRegisters( regBuffer );
0x24D0	0x4618    MOV	R0, R3
0x24D2	0xF000FAB9  BL	_fm_writeRegisters+0
;__fm_driver.c, 775 :: 		return 0;
0x24D6	0x2000    MOVS	R0, #0
0x24D8	0xE000    B	L_end_fm_volumeUp
;__fm_driver.c, 776 :: 		}
L_fm_volumeUp58:
;__fm_driver.c, 779 :: 		return 1;
0x24DA	0x2001    MOVS	R0, #1
;__fm_driver.c, 781 :: 		}
L_end_fm_volumeUp:
0x24DC	0xF8DDE000  LDR	LR, [SP, #0]
0x24E0	0xB009    ADD	SP, SP, #36
0x24E2	0x4770    BX	LR
; end of _fm_volumeUp
_fm_caseMinus:
;Click_FM_TIVA.c, 72 :: 		void fm_caseMinus( )
0x2BBC	0xB081    SUB	SP, SP, #4
0x2BBE	0xF8CDE000  STR	LR, [SP, #0]
;Click_FM_TIVA.c, 74 :: 		errorFlag = fm_volumeDown( );
0x2BC2	0xF7FFFC2D  BL	_fm_volumeDown+0
0x2BC6	0x4910    LDR	R1, [PC, #64]
0x2BC8	0x7008    STRB	R0, [R1, #0]
;Click_FM_TIVA.c, 76 :: 		if (errorFlag == 0)
0x2BCA	0xB960    CBNZ	R0, L_fm_caseMinus2
;Click_FM_TIVA.c, 78 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x2BCC	0x480F    LDR	R0, [PC, #60]
0x2BCE	0x2102    MOVS	R1, #2
0x2BD0	0xF000FD96  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 79 :: 		mikrobus_logWrite( "   *     volume down                        *  ", _LOG_LINE );
0x2BD4	0x480E    LDR	R0, [PC, #56]
0x2BD6	0x2102    MOVS	R1, #2
0x2BD8	0xF000FD92  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 80 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x2BDC	0x480D    LDR	R0, [PC, #52]
0x2BDE	0x2102    MOVS	R1, #2
0x2BE0	0xF000FD8E  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 81 :: 		}
0x2BE4	0xE00B    B	L_fm_caseMinus3
L_fm_caseMinus2:
;Click_FM_TIVA.c, 84 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x2BE6	0x480C    LDR	R0, [PC, #48]
0x2BE8	0x2102    MOVS	R1, #2
0x2BEA	0xF000FD89  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 85 :: 		mikrobus_logWrite( "   *     volume min                         *  ", _LOG_LINE );
0x2BEE	0x480B    LDR	R0, [PC, #44]
0x2BF0	0x2102    MOVS	R1, #2
0x2BF2	0xF000FD85  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 86 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x2BF6	0x480A    LDR	R0, [PC, #40]
0x2BF8	0x2102    MOVS	R1, #2
0x2BFA	0xF000FD81  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 87 :: 		}
L_fm_caseMinus3:
;Click_FM_TIVA.c, 88 :: 		}
L_end_fm_caseMinus:
0x2BFE	0xF8DDE000  LDR	LR, [SP, #0]
0x2C02	0xB001    ADD	SP, SP, #4
0x2C04	0x4770    BX	LR
0x2C06	0xBF00    NOP
0x2C08	0x0D2C2000  	_errorFlag+0
0x2C0C	0x0A702000  	?lstr7_Click_FM_TIVA+0
0x2C10	0x0AA02000  	?lstr8_Click_FM_TIVA+0
0x2C14	0x0AD02000  	?lstr9_Click_FM_TIVA+0
0x2C18	0x0B002000  	?lstr10_Click_FM_TIVA+0
0x2C1C	0x0B302000  	?lstr11_Click_FM_TIVA+0
0x2C20	0x0B602000  	?lstr12_Click_FM_TIVA+0
; end of _fm_caseMinus
_fm_volumeDown:
;__fm_driver.c, 783 :: 		uint8_t fm_volumeDown( void )
0x2420	0xB089    SUB	SP, SP, #36
0x2422	0xF8CDE000  STR	LR, [SP, #0]
;__fm_driver.c, 788 :: 		fm_readRegisters( regBuffer );
0x2426	0xA801    ADD	R0, SP, #4
0x2428	0xF000FA14  BL	_fm_readRegisters+0
;__fm_driver.c, 790 :: 		volumeLevel  = regBuffer[ _FM_SYSTEM_CONFIGURATION_2 ];
0x242C	0xA801    ADD	R0, SP, #4
0x242E	0x1D80    ADDS	R0, R0, #6
0x2430	0x8800    LDRH	R0, [R0, #0]
;__fm_driver.c, 791 :: 		volumeLevel &= 0x000F;
0x2432	0xB2C0    UXTB	R0, R0
0x2434	0xF000000F  AND	R0, R0, #15
0x2438	0xB2C0    UXTB	R0, R0
; volumeLevel start address is: 4 (R1)
0x243A	0xB2C1    UXTB	R1, R0
;__fm_driver.c, 793 :: 		if (volumeLevel > 0)
0x243C	0x2800    CMP	R0, #0
0x243E	0xD912    BLS	L_fm_volumeDown60
;__fm_driver.c, 795 :: 		volumeLevel -= 1;
0x2440	0x1E48    SUBS	R0, R1, #1
; volumeLevel end address is: 4 (R1)
; volumeLevel start address is: 16 (R4)
0x2442	0xB2C4    UXTB	R4, R0
;__fm_driver.c, 797 :: 		regBuffer[_FM_SYSTEM_CONFIGURATION_2] &= 0xFFF0;
0x2444	0xAB01    ADD	R3, SP, #4
0x2446	0x1D9A    ADDS	R2, R3, #6
0x2448	0x8811    LDRH	R1, [R2, #0]
0x244A	0xF64F70F0  MOVW	R0, #65520
0x244E	0xEA010000  AND	R0, R1, R0, LSL #0
0x2452	0x8010    STRH	R0, [R2, #0]
;__fm_driver.c, 798 :: 		regBuffer[_FM_SYSTEM_CONFIGURATION_2] |= volumeLevel;
0x2454	0x1D99    ADDS	R1, R3, #6
0x2456	0x8808    LDRH	R0, [R1, #0]
0x2458	0x4320    ORRS	R0, R4
; volumeLevel end address is: 16 (R4)
0x245A	0x8008    STRH	R0, [R1, #0]
;__fm_driver.c, 800 :: 		fm_writeRegisters( regBuffer );
0x245C	0x4618    MOV	R0, R3
0x245E	0xF000FAF3  BL	_fm_writeRegisters+0
;__fm_driver.c, 802 :: 		return 0;
0x2462	0x2000    MOVS	R0, #0
0x2464	0xE000    B	L_end_fm_volumeDown
;__fm_driver.c, 803 :: 		}
L_fm_volumeDown60:
;__fm_driver.c, 806 :: 		return 1;
0x2466	0x2001    MOVS	R0, #1
;__fm_driver.c, 808 :: 		}
L_end_fm_volumeDown:
0x2468	0xF8DDE000  LDR	LR, [SP, #0]
0x246C	0xB009    ADD	SP, SP, #36
0x246E	0x4770    BX	LR
; end of _fm_volumeDown
_fm_caseSeek:
;Click_FM_TIVA.c, 90 :: 		void fm_caseSeek( )
0x3208	0xB081    SUB	SP, SP, #4
0x320A	0xF8CDE000  STR	LR, [SP, #0]
;Click_FM_TIVA.c, 92 :: 		fm_seek( );
0x320E	0xF7FEFDF3  BL	_fm_seek+0
;Click_FM_TIVA.c, 94 :: 		Delay_ms(100);
0x3212	0xF64007FE  MOVW	R7, #2302
0x3216	0xF2C0073D  MOVT	R7, #61
L_fm_caseSeek4:
0x321A	0x1E7F    SUBS	R7, R7, #1
0x321C	0xD1FD    BNE	L_fm_caseSeek4
0x321E	0xBF00    NOP
0x3220	0xBF00    NOP
0x3222	0xBF00    NOP
0x3224	0xBF00    NOP
0x3226	0xBF00    NOP
;Click_FM_TIVA.c, 96 :: 		fm_endSeek( );
0x3228	0xF7FEFDFC  BL	_fm_endSeek+0
;Click_FM_TIVA.c, 98 :: 		Delay_ms(10);
0x322C	0xF641277E  MOVW	R7, #6782
0x3230	0xF2C00706  MOVT	R7, #6
0x3234	0xBF00    NOP
0x3236	0xBF00    NOP
L_fm_caseSeek6:
0x3238	0x1E7F    SUBS	R7, R7, #1
0x323A	0xD1FD    BNE	L_fm_caseSeek6
0x323C	0xBF00    NOP
0x323E	0xBF00    NOP
0x3240	0xBF00    NOP
;Click_FM_TIVA.c, 100 :: 		receivedSignalStrengthIndicator = fm_getReceivedSignalStrengthIndicator( );
0x3242	0xF7FFFA57  BL	_fm_getReceivedSignalStrengthIndicator+0
0x3246	0x491F    LDR	R1, [PC, #124]
0x3248	0x8008    STRH	R0, [R1, #0]
;Click_FM_TIVA.c, 101 :: 		channelFrequency_ = fm_getChannelFrequency( );
0x324A	0xF7FFF9E9  BL	_fm_getChannelFrequency+0
0x324E	0x481E    LDR	R0, [PC, #120]
0x3250	0xED000A00  VSTR.32	S0, [R0, #0]
;Click_FM_TIVA.c, 102 :: 		stationFrequency = fm_getChannel( );
0x3254	0xF7FFF90C  BL	_fm_getChannel+0
0x3258	0x491C    LDR	R1, [PC, #112]
0x325A	0x8008    STRH	R0, [R1, #0]
;Click_FM_TIVA.c, 104 :: 		WordToStr( receivedSignalStrengthIndicator, text );
0x325C	0x4819    LDR	R0, [PC, #100]
0x325E	0x8800    LDRH	R0, [R0, #0]
0x3260	0x491B    LDR	R1, [PC, #108]
0x3262	0xF7FEFFBF  BL	_WordToStr+0
;Click_FM_TIVA.c, 105 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x3266	0x481B    LDR	R0, [PC, #108]
0x3268	0x2102    MOVS	R1, #2
0x326A	0xF000FA49  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 106 :: 		mikrobus_logWrite( "   *     station found                      *  ", _LOG_LINE );
0x326E	0x481A    LDR	R0, [PC, #104]
0x3270	0x2102    MOVS	R1, #2
0x3272	0xF000FA45  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 107 :: 		mikrobus_logWrite( "   *     rssi:", _LOG_TEXT );
0x3276	0x4819    LDR	R0, [PC, #100]
0x3278	0x2101    MOVS	R1, #1
0x327A	0xF000FA41  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 108 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0x327E	0x2101    MOVS	R1, #1
0x3280	0x4813    LDR	R0, [PC, #76]
0x3282	0xF000FA3D  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 109 :: 		mikrobus_logWrite( " dBuV", _LOG_LINE );
0x3286	0x4816    LDR	R0, [PC, #88]
0x3288	0x2102    MOVS	R1, #2
0x328A	0xF000FA39  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 111 :: 		FloatToStr( channelFrequency_, text );
0x328E	0x480E    LDR	R0, [PC, #56]
0x3290	0xED100A00  VLDR.32	S0, [R0, #0]
0x3294	0x480E    LDR	R0, [PC, #56]
0x3296	0xF7FEFFCD  BL	_FloatToStr+0
;Click_FM_TIVA.c, 112 :: 		mikrobus_logWrite( "   *     channel frequency:", _LOG_TEXT );
0x329A	0x4812    LDR	R0, [PC, #72]
0x329C	0x2101    MOVS	R1, #1
0x329E	0xF000FA2F  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 113 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0x32A2	0x2101    MOVS	R1, #1
0x32A4	0x480A    LDR	R0, [PC, #40]
0x32A6	0xF000FA2B  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 114 :: 		mikrobus_logWrite( " MHz", _LOG_LINE );
0x32AA	0x480F    LDR	R0, [PC, #60]
0x32AC	0x2102    MOVS	R1, #2
0x32AE	0xF000FA27  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 115 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x32B2	0x480E    LDR	R0, [PC, #56]
0x32B4	0x2102    MOVS	R1, #2
0x32B6	0xF000FA23  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 116 :: 		}
L_end_fm_caseSeek:
0x32BA	0xF8DDE000  LDR	LR, [SP, #0]
0x32BE	0xB001    ADD	SP, SP, #4
0x32C0	0x4770    BX	LR
0x32C2	0xBF00    NOP
0x32C4	0x0CE82000  	_receivedSignalStrengthIndicator+0
0x32C8	0x0CEC2000  	_channelFrequency_+0
0x32CC	0x0CEA2000  	_stationFrequency+0
0x32D0	0x0CF02000  	_text+0
0x32D4	0x088A2000  	?lstr13_Click_FM_TIVA+0
0x32D8	0x08BA2000  	?lstr14_Click_FM_TIVA+0
0x32DC	0x08EA2000  	?lstr15_Click_FM_TIVA+0
0x32E0	0x08F92000  	?lstr16_Click_FM_TIVA+0
0x32E4	0x08FF2000  	?lstr17_Click_FM_TIVA+0
0x32E8	0x091B2000  	?lstr18_Click_FM_TIVA+0
0x32EC	0x09202000  	?lstr19_Click_FM_TIVA+0
; end of _fm_caseSeek
_fm_seek:
;__fm_driver.c, 734 :: 		void fm_seek( void )
0x1DF8	0xB089    SUB	SP, SP, #36
0x1DFA	0xF8CDE000  STR	LR, [SP, #0]
;__fm_driver.c, 738 :: 		fm_readRegisters( regBuffer );
0x1DFE	0xA801    ADD	R0, SP, #4
0x1E00	0xF000FD28  BL	_fm_readRegisters+0
;__fm_driver.c, 740 :: 		fm_setBits( regBuffer, _FM_POWER_CONFIGURATION, _FM_SEEK_MASK, _FM_SEEK_ENABLE );
0x1E04	0xA801    ADD	R0, SP, #4
0x1E06	0xF2401300  MOVW	R3, #256
0x1E0A	0xF64F62FF  MOVW	R2, #65279
0x1E0E	0xF2400100  MOVW	R1, #0
0x1E12	0xF000FDFD  BL	_fm_setBits+0
;__fm_driver.c, 742 :: 		fm_writeRegisters( regBuffer );
0x1E16	0xA801    ADD	R0, SP, #4
0x1E18	0xF000FE16  BL	_fm_writeRegisters+0
;__fm_driver.c, 743 :: 		}
L_end_fm_seek:
0x1E1C	0xF8DDE000  LDR	LR, [SP, #0]
0x1E20	0xB009    ADD	SP, SP, #36
0x1E22	0x4770    BX	LR
; end of _fm_seek
_fm_endSeek:
;__fm_driver.c, 745 :: 		void fm_endSeek( void )
0x1E24	0xB089    SUB	SP, SP, #36
0x1E26	0xF8CDE000  STR	LR, [SP, #0]
;__fm_driver.c, 749 :: 		fm_readRegisters( regBuffer );
0x1E2A	0xA801    ADD	R0, SP, #4
0x1E2C	0xF000FD12  BL	_fm_readRegisters+0
;__fm_driver.c, 751 :: 		fm_setBits( regBuffer, _FM_POWER_CONFIGURATION, _FM_SEEK_MASK, _FM_SEEK_DISABLE);
0x1E30	0xA801    ADD	R0, SP, #4
0x1E32	0xF2400300  MOVW	R3, #0
0x1E36	0xF64F62FF  MOVW	R2, #65279
0x1E3A	0xF2400100  MOVW	R1, #0
0x1E3E	0xF000FDE7  BL	_fm_setBits+0
;__fm_driver.c, 753 :: 		fm_writeRegisters( regBuffer );
0x1E42	0xA801    ADD	R0, SP, #4
0x1E44	0xF000FE00  BL	_fm_writeRegisters+0
;__fm_driver.c, 754 :: 		}
L_end_fm_endSeek:
0x1E48	0xF8DDE000  LDR	LR, [SP, #0]
0x1E4C	0xB009    ADD	SP, SP, #36
0x1E4E	0x4770    BX	LR
; end of _fm_endSeek
_fm_getReceivedSignalStrengthIndicator:
;__fm_driver.c, 399 :: 		uint8_t fm_getReceivedSignalStrengthIndicator( void )
0x26F4	0xB089    SUB	SP, SP, #36
0x26F6	0xF8CDE000  STR	LR, [SP, #0]
;__fm_driver.c, 406 :: 		fm_readRegisters( regBuffer );
0x26FA	0xA801    ADD	R0, SP, #4
0x26FC	0xF000F8AA  BL	_fm_readRegisters+0
;__fm_driver.c, 408 :: 		auxVariable = regBuffer[_FM_STATUS_RSSI];
0x2700	0xA801    ADD	R0, SP, #4
0x2702	0x3010    ADDS	R0, #16
0x2704	0x8800    LDRH	R0, [R0, #0]
;__fm_driver.c, 410 :: 		auxVariable &= 0x00FF;
0x2706	0xF00000FF  AND	R0, R0, #255
;__fm_driver.c, 414 :: 		return rssiValue;
0x270A	0xB2C0    UXTB	R0, R0
;__fm_driver.c, 415 :: 		}
L_end_fm_getReceivedSignalStrengthIndicator:
0x270C	0xF8DDE000  LDR	LR, [SP, #0]
0x2710	0xB009    ADD	SP, SP, #36
0x2712	0x4770    BX	LR
; end of _fm_getReceivedSignalStrengthIndicator
_fm_getChannelFrequency:
;__fm_driver.c, 477 :: 		float fm_getChannelFrequency( void )
0x2620	0xB08B    SUB	SP, SP, #44
0x2622	0xF8CDE000  STR	LR, [SP, #0]
;__fm_driver.c, 487 :: 		fm_readRegisters( regBuffer );
0x2626	0xA801    ADD	R0, SP, #4
0x2628	0xF000F914  BL	_fm_readRegisters+0
;__fm_driver.c, 489 :: 		b = regBuffer[ _FM_SYSTEM_CONFIGURATION_2 ];
0x262C	0xAA01    ADD	R2, SP, #4
0x262E	0x1D90    ADDS	R0, R2, #6
0x2630	0x8800    LDRH	R0, [R0, #0]
;__fm_driver.c, 490 :: 		b &= 0x00C0;
0x2632	0xF00000C0  AND	R0, R0, #192
0x2636	0xB280    UXTH	R0, R0
;__fm_driver.c, 491 :: 		b >>= 6;
0x2638	0x0980    LSRS	R0, R0, #6
0x263A	0xB280    UXTH	R0, R0
;__fm_driver.c, 492 :: 		b &= 0x0003;
0x263C	0xF0000103  AND	R1, R0, #3
0x2640	0xB289    UXTH	R1, R1
; b start address is: 12 (R3)
0x2642	0xB28B    UXTH	R3, R1
;__fm_driver.c, 494 :: 		s = regBuffer[ _FM_SYSTEM_CONFIGURATION_2 ];
0x2644	0x1D90    ADDS	R0, R2, #6
0x2646	0x8800    LDRH	R0, [R0, #0]
;__fm_driver.c, 495 :: 		s &= 0x0030;
0x2648	0xF0000030  AND	R0, R0, #48
0x264C	0xB280    UXTH	R0, R0
;__fm_driver.c, 496 :: 		s >>= 4;
0x264E	0x0900    LSRS	R0, R0, #4
0x2650	0xB280    UXTH	R0, R0
;__fm_driver.c, 497 :: 		s &= 0x0003;
0x2652	0xF0000003  AND	R0, R0, #3
; s start address is: 8 (R2)
0x2656	0xB282    UXTH	R2, R0
;__fm_driver.c, 499 :: 		if (b == 0)
0x2658	0xB929    CBNZ	R1, L_fm_getChannelFrequency36
; b end address is: 12 (R3)
;__fm_driver.c, 501 :: 		band_ = 87.5;
0x265A	0x4821    LDR	R0, [PC, #132]
0x265C	0xEE000A10  VMOV	S0, R0
0x2660	0xED8D0A09  VSTR.32	S0, [SP, #36]
;__fm_driver.c, 502 :: 		}
0x2664	0xE00E    B	L_fm_getChannelFrequency37
L_fm_getChannelFrequency36:
;__fm_driver.c, 503 :: 		else if (b == 1)
; b start address is: 12 (R3)
0x2666	0x2B01    CMP	R3, #1
0x2668	0xD105    BNE	L_fm_getChannelFrequency38
; b end address is: 12 (R3)
;__fm_driver.c, 505 :: 		band_ = 76.0;
0x266A	0x481E    LDR	R0, [PC, #120]
0x266C	0xEE000A10  VMOV	S0, R0
0x2670	0xED8D0A09  VSTR.32	S0, [SP, #36]
;__fm_driver.c, 506 :: 		}
0x2674	0xE006    B	L_fm_getChannelFrequency39
L_fm_getChannelFrequency38:
;__fm_driver.c, 507 :: 		else if (b == 2)
; b start address is: 12 (R3)
0x2676	0x2B02    CMP	R3, #2
0x2678	0xD104    BNE	L_fm_getChannelFrequency40
; b end address is: 12 (R3)
;__fm_driver.c, 509 :: 		band_ = 76.0;
0x267A	0x481A    LDR	R0, [PC, #104]
0x267C	0xEE000A10  VMOV	S0, R0
0x2680	0xED8D0A09  VSTR.32	S0, [SP, #36]
;__fm_driver.c, 510 :: 		}
L_fm_getChannelFrequency40:
L_fm_getChannelFrequency39:
L_fm_getChannelFrequency37:
;__fm_driver.c, 512 :: 		if (s == 0)
0x2684	0xB92A    CBNZ	R2, L_fm_getChannelFrequency41
; s end address is: 8 (R2)
;__fm_driver.c, 514 :: 		space_ = 0.2;
0x2686	0x4818    LDR	R0, [PC, #96]
0x2688	0xEE000A10  VMOV	S0, R0
0x268C	0xED8D0A0A  VSTR.32	S0, [SP, #40]
;__fm_driver.c, 515 :: 		}
0x2690	0xE00E    B	L_fm_getChannelFrequency42
L_fm_getChannelFrequency41:
;__fm_driver.c, 516 :: 		else if (s == 1)
; s start address is: 8 (R2)
0x2692	0x2A01    CMP	R2, #1
0x2694	0xD105    BNE	L_fm_getChannelFrequency43
; s end address is: 8 (R2)
;__fm_driver.c, 518 :: 		space_ = 0.1;
0x2696	0x4815    LDR	R0, [PC, #84]
0x2698	0xEE000A10  VMOV	S0, R0
0x269C	0xED8D0A0A  VSTR.32	S0, [SP, #40]
;__fm_driver.c, 519 :: 		}
0x26A0	0xE006    B	L_fm_getChannelFrequency44
L_fm_getChannelFrequency43:
;__fm_driver.c, 520 :: 		else if (s == 2)
; s start address is: 8 (R2)
0x26A2	0x2A02    CMP	R2, #2
0x26A4	0xD104    BNE	L_fm_getChannelFrequency45
; s end address is: 8 (R2)
;__fm_driver.c, 522 :: 		space_ = 0.05;
0x26A6	0x4812    LDR	R0, [PC, #72]
0x26A8	0xEE000A10  VMOV	S0, R0
0x26AC	0xED8D0A0A  VSTR.32	S0, [SP, #40]
;__fm_driver.c, 523 :: 		}
L_fm_getChannelFrequency45:
L_fm_getChannelFrequency44:
L_fm_getChannelFrequency42:
;__fm_driver.c, 525 :: 		channel_ = regBuffer[_FM_READ_CHANNEL];
0x26B0	0xA801    ADD	R0, SP, #4
0x26B2	0x3012    ADDS	R0, #18
0x26B4	0x8801    LDRH	R1, [R0, #0]
;__fm_driver.c, 527 :: 		channel_ &= 0x03FF;
0x26B6	0xF24030FF  MOVW	R0, #1023
0x26BA	0xEA010000  AND	R0, R1, R0, LSL #0
0x26BE	0xB280    UXTH	R0, R0
;__fm_driver.c, 529 :: 		channelFrequency_  = channel_ * space_;
0x26C0	0xEE000A90  VMOV	S1, R0
0x26C4	0xEEF80A60  VCVT.F32.U32	S1, S1
0x26C8	0xED9D0A0A  VLDR.32	S0, [SP, #40]
0x26CC	0xEE600A80  VMUL.F32	S1, S1, S0
;__fm_driver.c, 530 :: 		channelFrequency_ += band_;
0x26D0	0xED9D0A09  VLDR.32	S0, [SP, #36]
0x26D4	0xEE300A80  VADD.F32	S0, S1, S0
;__fm_driver.c, 532 :: 		return channelFrequency_;
;__fm_driver.c, 533 :: 		}
L_end_fm_getChannelFrequency:
0x26D8	0xF8DDE000  LDR	LR, [SP, #0]
0x26DC	0xB00B    ADD	SP, SP, #44
0x26DE	0x4770    BX	LR
0x26E0	0x000042AF  	#1118765056
0x26E4	0x00004298  	#1117257728
0x26E8	0xCCCD3E4C  	#1045220557
0x26EC	0xCCCD3DCC  	#1036831949
0x26F0	0xCCCD3D4C  	#1028443341
; end of _fm_getChannelFrequency
_fm_getChannel:
;__fm_driver.c, 623 :: 		uint16_t fm_getChannel( void )
0x2470	0xB089    SUB	SP, SP, #36
0x2472	0xF8CDE000  STR	LR, [SP, #0]
;__fm_driver.c, 628 :: 		fm_readRegisters( regBuffer );
0x2476	0xA801    ADD	R0, SP, #4
0x2478	0xF000F9EC  BL	_fm_readRegisters+0
;__fm_driver.c, 630 :: 		channel_ = regBuffer[_FM_READ_CHANNEL];
0x247C	0xA801    ADD	R0, SP, #4
0x247E	0x3012    ADDS	R0, #18
0x2480	0x8801    LDRH	R1, [R0, #0]
;__fm_driver.c, 632 :: 		channel_ &= 0x03FF;
0x2482	0xF24030FF  MOVW	R0, #1023
0x2486	0xEA010000  AND	R0, R1, R0, LSL #0
;__fm_driver.c, 634 :: 		return channel_;
;__fm_driver.c, 635 :: 		}
L_end_fm_getChannel:
0x248A	0xF8DDE000  LDR	LR, [SP, #0]
0x248E	0xB009    ADD	SP, SP, #36
0x2490	0x4770    BX	LR
; end of _fm_getChannel
_WordToStr:
;__Lib_Conversions.c, 114 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x21E4	0xB081    SUB	SP, SP, #4
0x21E6	0x460A    MOV	R2, R1
0x21E8	0xB281    UXTH	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 119 :: 		
; len start address is: 0 (R0)
0x21EA	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x21EC	0xB28D    UXTH	R5, R1
0x21EE	0x4611    MOV	R1, R2
L_WordToStr11:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0x21F0	0x2805    CMP	R0, #5
0x21F2	0xD205    BCS	L_WordToStr12
;__Lib_Conversions.c, 120 :: 		
0x21F4	0x180B    ADDS	R3, R1, R0
0x21F6	0x2220    MOVS	R2, #32
0x21F8	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 119 :: 		
0x21FA	0x1C40    ADDS	R0, R0, #1
0x21FC	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 120 :: 		
0x21FE	0xE7F7    B	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		
0x2200	0x180B    ADDS	R3, R1, R0
0x2202	0x2200    MOVS	R2, #0
0x2204	0x701A    STRB	R2, [R3, #0]
0x2206	0x1E40    SUBS	R0, R0, #1
0x2208	0xB2C0    UXTB	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 123 :: 		
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x220A	0x180C    ADDS	R4, R1, R0
0x220C	0x230A    MOVS	R3, #10
0x220E	0xFBB5F2F3  UDIV	R2, R5, R3
0x2212	0xFB035212  MLS	R2, R3, R2, R5
0x2216	0xB292    UXTH	R2, R2
0x2218	0x3230    ADDS	R2, #48
0x221A	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 125 :: 		
0x221C	0x220A    MOVS	R2, #10
0x221E	0xFBB5F2F2  UDIV	R2, R5, R2
0x2222	0xB292    UXTH	R2, R2
0x2224	0xB295    UXTH	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 126 :: 		
0x2226	0xB902    CBNZ	R2, L_WordToStr16
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 127 :: 		
0x2228	0xE002    B	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x222A	0x1E40    SUBS	R0, R0, #1
0x222C	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 129 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0x222E	0xE7EC    B	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		
L_end_WordToStr:
0x2230	0xB001    ADD	SP, SP, #4
0x2232	0x4770    BX	LR
; end of _WordToStr
_FloatToStr:
;__Lib_Conversions.c, 631 :: 		
; str start address is: 0 (R0)
0x2234	0xB083    SUB	SP, SP, #12
0x2236	0xF8CDE000  STR	LR, [SP, #0]
; fnum start address is: 0 (S0)
0x223A	0x4604    MOV	R4, R0
; str end address is: 0 (R0)
; fnum end address is: 0 (S0)
; fnum start address is: 0 (S0)
; str start address is: 16 (R4)
;__Lib_Conversions.c, 633 :: 		
; bpoint start address is: 0 (R0)
0x223C	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 635 :: 		
; dexpon start address is: 12 (R3)
0x223E	0x2300    MOVS	R3, #0
0x2240	0xB25B    SXTB	R3, R3
;__Lib_Conversions.c, 638 :: 		
0x2242	0xED8D0A02  VSTR.32	S0, [SP, #8]
; fnum end address is: 0 (S0)
;__Lib_Conversions.c, 639 :: 		
0x2246	0x9902    LDR	R1, [SP, #8]
0x2248	0xF1B13FFF  CMP	R1, #-1
0x224C	0xD105    BNE	L_FloatToStr117
; bpoint end address is: 0 (R0)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 640 :: 		
0x224E	0x4970    LDR	R1, [PC, #448]
0x2250	0x4620    MOV	R0, R4
; str end address is: 16 (R4)
0x2252	0xF7FFFBA9  BL	_strcpy+0
;__Lib_Conversions.c, 641 :: 		
0x2256	0x2003    MOVS	R0, #3
0x2258	0xE0D5    B	L_end_FloatToStr
;__Lib_Conversions.c, 642 :: 		
L_FloatToStr117:
;__Lib_Conversions.c, 643 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 16 (R4)
; i start address is: 20 (R5)
; bpoint start address is: 0 (R0)
0x225A	0x2501    MOVS	R5, #1
;__Lib_Conversions.c, 644 :: 		
0x225C	0xA902    ADD	R1, SP, #8
0x225E	0x1CC9    ADDS	R1, R1, #3
0x2260	0x7809    LDRB	R1, [R1, #0]
0x2262	0xF0010180  AND	R1, R1, #128
0x2266	0xB2C9    UXTB	R1, R1
0x2268	0xB169    CBZ	R1, L__FloatToStr179
;__Lib_Conversions.c, 645 :: 		
0x226A	0xA902    ADD	R1, SP, #8
0x226C	0x1CCA    ADDS	R2, R1, #3
0x226E	0x7811    LDRB	R1, [R2, #0]
0x2270	0xF0810180  EOR	R1, R1, #128
0x2274	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 646 :: 		
0x2276	0x1C69    ADDS	R1, R5, #1
; i end address is: 20 (R5)
; i start address is: 8 (R2)
0x2278	0xB2CA    UXTB	R2, R1
;__Lib_Conversions.c, 647 :: 		
0x227A	0x212D    MOVS	R1, #45
0x227C	0x7021    STRB	R1, [R4, #0]
0x227E	0x1C64    ADDS	R4, R4, #1
; i end address is: 8 (R2)
; str end address is: 16 (R4)
0x2280	0xB2D7    UXTB	R7, R2
0x2282	0x4626    MOV	R6, R4
;__Lib_Conversions.c, 648 :: 		
0x2284	0xE001    B	L_FloatToStr118
L__FloatToStr179:
;__Lib_Conversions.c, 644 :: 		
0x2286	0x4626    MOV	R6, R4
0x2288	0xB2EF    UXTB	R7, R5
;__Lib_Conversions.c, 648 :: 		
L_FloatToStr118:
;__Lib_Conversions.c, 649 :: 		
; str start address is: 24 (R6)
; i start address is: 28 (R7)
0x228A	0x9902    LDR	R1, [SP, #8]
0x228C	0xB929    CBNZ	R1, L_FloatToStr119
; bpoint end address is: 0 (R0)
; i end address is: 28 (R7)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 650 :: 		
0x228E	0x4961    LDR	R1, [PC, #388]
0x2290	0x4630    MOV	R0, R6
; str end address is: 24 (R6)
0x2292	0xF7FFFB89  BL	_strcpy+0
;__Lib_Conversions.c, 651 :: 		
0x2296	0x2000    MOVS	R0, #0
0x2298	0xE0B5    B	L_end_FloatToStr
;__Lib_Conversions.c, 652 :: 		
L_FloatToStr119:
;__Lib_Conversions.c, 653 :: 		
; dexpon start address is: 12 (R3)
; i start address is: 28 (R7)
; str start address is: 24 (R6)
; bpoint start address is: 0 (R0)
0x229A	0x9902    LDR	R1, [SP, #8]
0x229C	0xF1B14FFF  CMP	R1, #2139095040
0x22A0	0xD105    BNE	L_FloatToStr120
; bpoint end address is: 0 (R0)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 654 :: 		
0x22A2	0x495D    LDR	R1, [PC, #372]
0x22A4	0x4630    MOV	R0, R6
; str end address is: 24 (R6)
0x22A6	0xF7FFFB7F  BL	_strcpy+0
;__Lib_Conversions.c, 655 :: 		
0x22AA	0xB2F8    UXTB	R0, R7
; i end address is: 28 (R7)
0x22AC	0xE0AB    B	L_end_FloatToStr
;__Lib_Conversions.c, 656 :: 		
L_FloatToStr120:
;__Lib_Conversions.c, 664 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 24 (R6)
; bpoint start address is: 0 (R0)
0x22AE	0xF88D3004  STRB	R3, [SP, #4]
; str end address is: 24 (R6)
; dexpon end address is: 12 (R3)
0x22B2	0xB2C3    UXTB	R3, R0
0x22B4	0x4634    MOV	R4, R6
0x22B6	0xF99D0004  LDRSB	R0, [SP, #4]
L_FloatToStr121:
; bpoint end address is: 0 (R0)
; str start address is: 16 (R4)
; dexpon start address is: 0 (R0)
; bpoint start address is: 12 (R3)
0x22BA	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x22BE	0xEEB70A00  VMOV.F32	S0, #1
0x22C2	0xEEF40AC0  VCMPE.F32	S1, S0
0x22C6	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x22CA	0xDA0A    BGE	L_FloatToStr122
;__Lib_Conversions.c, 665 :: 		
0x22CC	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x22D0	0xEEB20A04  VMOV.F32	S0, #10
0x22D4	0xEE200A80  VMUL.F32	S0, S1, S0
0x22D8	0xED8D0A02  VSTR.32	S0, [SP, #8]
;__Lib_Conversions.c, 666 :: 		
0x22DC	0x1E40    SUBS	R0, R0, #1
0x22DE	0xB240    SXTB	R0, R0
;__Lib_Conversions.c, 667 :: 		
0x22E0	0xE7EB    B	L_FloatToStr121
L_FloatToStr122:
;__Lib_Conversions.c, 672 :: 		
; bpoint end address is: 12 (R3)
; dexpon end address is: 0 (R0)
L_FloatToStr123:
; str end address is: 16 (R4)
; bpoint start address is: 12 (R3)
; dexpon start address is: 0 (R0)
; str start address is: 16 (R4)
0x22E2	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x22E6	0xEEB20A04  VMOV.F32	S0, #10
0x22EA	0xEEF40AC0  VCMPE.F32	S1, S0
0x22EE	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x22F2	0xDB0B    BLT	L_FloatToStr124
;__Lib_Conversions.c, 673 :: 		
0x22F4	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x22F8	0x4948    LDR	R1, [PC, #288]
0x22FA	0xEE001A10  VMOV	S0, R1
0x22FE	0xEE200A80  VMUL.F32	S0, S1, S0
0x2302	0xED8D0A02  VSTR.32	S0, [SP, #8]
;__Lib_Conversions.c, 674 :: 		
0x2306	0x1C40    ADDS	R0, R0, #1
0x2308	0xB240    SXTB	R0, R0
;__Lib_Conversions.c, 675 :: 		
0x230A	0xE7EA    B	L_FloatToStr123
L_FloatToStr124:
;__Lib_Conversions.c, 680 :: 		
0x230C	0x9902    LDR	R1, [SP, #8]
0x230E	0x0049    LSLS	R1, R1, #1
0x2310	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 689 :: 		
0x2312	0xA902    ADD	R1, SP, #8
0x2314	0x1CC9    ADDS	R1, R1, #3
0x2316	0x7809    LDRB	R1, [R1, #0]
0x2318	0x397F    SUBS	R1, #127
; d start address is: 20 (R5)
0x231A	0xB2CD    UXTB	R5, R1
;__Lib_Conversions.c, 692 :: 		
0x231C	0xA902    ADD	R1, SP, #8
0x231E	0x1CCA    ADDS	R2, R1, #3
0x2320	0x2101    MOVS	R1, #1
0x2322	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 693 :: 		
0x2324	0x9902    LDR	R1, [SP, #8]
0x2326	0x40A9    LSLS	R1, R5
; d end address is: 20 (R5)
0x2328	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 694 :: 		
0x232A	0xA902    ADD	R1, SP, #8
0x232C	0x1CC9    ADDS	R1, R1, #3
0x232E	0x7809    LDRB	R1, [R1, #0]
0x2330	0x3130    ADDS	R1, #48
0x2332	0x7021    STRB	R1, [R4, #0]
0x2334	0x1C62    ADDS	R2, R4, #1
; str end address is: 16 (R4)
; str start address is: 8 (R2)
;__Lib_Conversions.c, 695 :: 		
0x2336	0x2801    CMP	R0, #1
0x2338	0xDB03    BLT	L__FloatToStr178
0x233A	0x2806    CMP	R0, #6
0x233C	0xDC01    BGT	L__FloatToStr177
0x233E	0x4615    MOV	R5, R2
; bpoint end address is: 12 (R3)
0x2340	0xE003    B	L_FloatToStr127
L__FloatToStr178:
L__FloatToStr177:
;__Lib_Conversions.c, 696 :: 		
0x2342	0x212E    MOVS	R1, #46
0x2344	0x7011    STRB	R1, [R2, #0]
0x2346	0x1C55    ADDS	R5, R2, #1
; str end address is: 8 (R2)
; str start address is: 20 (R5)
;__Lib_Conversions.c, 697 :: 		
; bpoint start address is: 12 (R3)
0x2348	0x2301    MOVS	R3, #1
; str end address is: 20 (R5)
; bpoint end address is: 12 (R3)
;__Lib_Conversions.c, 698 :: 		
L_FloatToStr127:
;__Lib_Conversions.c, 699 :: 		
; bpoint start address is: 12 (R3)
; str start address is: 20 (R5)
; d start address is: 4 (R1)
0x234A	0x2106    MOVS	R1, #6
; d end address is: 4 (R1)
; str end address is: 20 (R5)
; bpoint end address is: 12 (R3)
; dexpon end address is: 0 (R0)
0x234C	0xB244    SXTB	R4, R0
0x234E	0xB2C8    UXTB	R0, R1
L_FloatToStr128:
; d start address is: 0 (R0)
; str start address is: 20 (R5)
; bpoint start address is: 12 (R3)
; dexpon start address is: 16 (R4)
0x2350	0xB310    CBZ	R0, L_FloatToStr129
;__Lib_Conversions.c, 700 :: 		
0x2352	0xA902    ADD	R1, SP, #8
0x2354	0x1CCA    ADDS	R2, R1, #3
0x2356	0x2100    MOVS	R1, #0
0x2358	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 701 :: 		
0x235A	0x9902    LDR	R1, [SP, #8]
0x235C	0x008A    LSLS	R2, R1, #2
0x235E	0x9902    LDR	R1, [SP, #8]
0x2360	0x1889    ADDS	R1, R1, R2
0x2362	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 702 :: 		
0x2364	0x9902    LDR	R1, [SP, #8]
0x2366	0x0049    LSLS	R1, R1, #1
0x2368	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 703 :: 		
0x236A	0xA902    ADD	R1, SP, #8
0x236C	0x1CC9    ADDS	R1, R1, #3
0x236E	0x7809    LDRB	R1, [R1, #0]
0x2370	0x3130    ADDS	R1, #48
0x2372	0x7029    STRB	R1, [R5, #0]
0x2374	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 704 :: 		
0x2376	0xB963    CBNZ	R3, L__FloatToStr181
;__Lib_Conversions.c, 705 :: 		
0x2378	0x1E61    SUBS	R1, R4, #1
0x237A	0xB249    SXTB	R1, R1
; dexpon end address is: 16 (R4)
; dexpon start address is: 8 (R2)
0x237C	0xB24A    SXTB	R2, R1
0x237E	0xB921    CBNZ	R1, L__FloatToStr180
; bpoint end address is: 12 (R3)
;__Lib_Conversions.c, 706 :: 		
0x2380	0x212E    MOVS	R1, #46
0x2382	0x7029    STRB	R1, [R5, #0]
0x2384	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 707 :: 		
; bpoint start address is: 4 (R1)
0x2386	0x2101    MOVS	R1, #1
; bpoint end address is: 4 (R1)
; str end address is: 20 (R5)
;__Lib_Conversions.c, 708 :: 		
0x2388	0xE000    B	L_FloatToStr132
L__FloatToStr180:
;__Lib_Conversions.c, 705 :: 		
0x238A	0xB2D9    UXTB	R1, R3
;__Lib_Conversions.c, 708 :: 		
L_FloatToStr132:
; bpoint start address is: 4 (R1)
; str start address is: 20 (R5)
0x238C	0xB254    SXTB	R4, R2
; dexpon end address is: 8 (R2)
; bpoint end address is: 4 (R1)
; str end address is: 20 (R5)
0x238E	0xB2CB    UXTB	R3, R1
0x2390	0xE7FF    B	L_FloatToStr131
L__FloatToStr181:
;__Lib_Conversions.c, 704 :: 		
;__Lib_Conversions.c, 708 :: 		
L_FloatToStr131:
;__Lib_Conversions.c, 699 :: 		
; str start address is: 20 (R5)
; bpoint start address is: 12 (R3)
; dexpon start address is: 16 (R4)
0x2392	0x1E40    SUBS	R0, R0, #1
0x2394	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 709 :: 		
; bpoint end address is: 12 (R3)
; d end address is: 0 (R0)
0x2396	0xE7DB    B	L_FloatToStr128
L_FloatToStr129:
;__Lib_Conversions.c, 710 :: 		
0x2398	0x462A    MOV	R2, R5
; dexpon end address is: 16 (R4)
0x239A	0xB260    SXTB	R0, R4
L_FloatToStr133:
; str end address is: 20 (R5)
; dexpon start address is: 0 (R0)
; str start address is: 8 (R2)
0x239C	0x1E51    SUBS	R1, R2, #1
0x239E	0x7809    LDRB	R1, [R1, #0]
0x23A0	0x2930    CMP	R1, #48
0x23A2	0xD101    BNE	L_FloatToStr134
;__Lib_Conversions.c, 711 :: 		
0x23A4	0x1E52    SUBS	R2, R2, #1
0x23A6	0xE7F9    B	L_FloatToStr133
L_FloatToStr134:
;__Lib_Conversions.c, 712 :: 		
0x23A8	0x1E51    SUBS	R1, R2, #1
0x23AA	0x7809    LDRB	R1, [R1, #0]
0x23AC	0x292E    CMP	R1, #46
0x23AE	0xD101    BNE	L__FloatToStr182
;__Lib_Conversions.c, 713 :: 		
0x23B0	0x1E52    SUBS	R2, R2, #1
; str end address is: 8 (R2)
0x23B2	0xE7FF    B	L_FloatToStr135
L__FloatToStr182:
;__Lib_Conversions.c, 712 :: 		
;__Lib_Conversions.c, 713 :: 		
L_FloatToStr135:
;__Lib_Conversions.c, 714 :: 		
; str start address is: 8 (R2)
0x23B4	0xB318    CBZ	R0, L__FloatToStr185
;__Lib_Conversions.c, 715 :: 		
0x23B6	0x2165    MOVS	R1, #101
0x23B8	0x7011    STRB	R1, [R2, #0]
0x23BA	0x1C52    ADDS	R2, R2, #1
;__Lib_Conversions.c, 716 :: 		
0x23BC	0x2800    CMP	R0, #0
0x23BE	0xDA06    BGE	L__FloatToStr183
;__Lib_Conversions.c, 717 :: 		
0x23C0	0x212D    MOVS	R1, #45
0x23C2	0x7011    STRB	R1, [R2, #0]
0x23C4	0x1C52    ADDS	R2, R2, #1
;__Lib_Conversions.c, 718 :: 		
0x23C6	0x4241    RSBS	R1, R0, #0
0x23C8	0xB248    SXTB	R0, R1
; dexpon end address is: 0 (R0)
; str end address is: 8 (R2)
0x23CA	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 719 :: 		
0x23CC	0xE000    B	L_FloatToStr137
L__FloatToStr183:
;__Lib_Conversions.c, 716 :: 		
0x23CE	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 719 :: 		
L_FloatToStr137:
;__Lib_Conversions.c, 720 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 8 (R2)
; d start address is: 0 (R0)
0x23D0	0xB2D8    UXTB	R0, R3
;__Lib_Conversions.c, 721 :: 		
0x23D2	0xB2D9    UXTB	R1, R3
; dexpon end address is: 12 (R3)
0x23D4	0x2909    CMP	R1, #9
0x23D6	0xD907    BLS	L__FloatToStr184
;__Lib_Conversions.c, 722 :: 		
0x23D8	0x210A    MOVS	R1, #10
0x23DA	0xFBB0F1F1  UDIV	R1, R0, R1
0x23DE	0xB2C9    UXTB	R1, R1
0x23E0	0x3130    ADDS	R1, #48
0x23E2	0x7011    STRB	R1, [R2, #0]
0x23E4	0x1C53    ADDS	R3, R2, #1
; str end address is: 8 (R2)
; str start address is: 12 (R3)
; str end address is: 12 (R3)
0x23E6	0xE000    B	L_FloatToStr138
L__FloatToStr184:
;__Lib_Conversions.c, 721 :: 		
0x23E8	0x4613    MOV	R3, R2
;__Lib_Conversions.c, 722 :: 		
L_FloatToStr138:
;__Lib_Conversions.c, 723 :: 		
; str start address is: 12 (R3)
0x23EA	0x220A    MOVS	R2, #10
0x23EC	0xFBB0F1F2  UDIV	R1, R0, R2
0x23F0	0xFB020111  MLS	R1, R2, R1, R0
0x23F4	0xB2C9    UXTB	R1, R1
; d end address is: 0 (R0)
0x23F6	0x3130    ADDS	R1, #48
0x23F8	0x7019    STRB	R1, [R3, #0]
0x23FA	0x1C58    ADDS	R0, R3, #1
; str end address is: 12 (R3)
; str start address is: 0 (R0)
; str end address is: 0 (R0)
;__Lib_Conversions.c, 724 :: 		
0x23FC	0xE000    B	L_FloatToStr136
L__FloatToStr185:
;__Lib_Conversions.c, 714 :: 		
0x23FE	0x4610    MOV	R0, R2
;__Lib_Conversions.c, 724 :: 		
L_FloatToStr136:
;__Lib_Conversions.c, 725 :: 		
; str start address is: 0 (R0)
0x2400	0x2100    MOVS	R1, #0
0x2402	0x7001    STRB	R1, [R0, #0]
; str end address is: 0 (R0)
;__Lib_Conversions.c, 726 :: 		
0x2404	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 727 :: 		
L_end_FloatToStr:
0x2406	0xF8DDE000  LDR	LR, [SP, #0]
0x240A	0xB003    ADD	SP, SP, #12
0x240C	0x4770    BX	LR
0x240E	0xBF00    NOP
0x2410	0x0CB62000  	?lstr1___Lib_Conversions+0
0x2414	0x0CBA2000  	?lstr2___Lib_Conversions+0
0x2418	0x0CBC2000  	?lstr3___Lib_Conversions+0
0x241C	0xCCCD3DCC  	#1036831949
; end of _FloatToStr
_strcpy:
;__Lib_CString.c, 133 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x19A8	0xB081    SUB	SP, SP, #4
0x19AA	0x9100    STR	R1, [SP, #0]
0x19AC	0x4601    MOV	R1, R0
0x19AE	0x9800    LDR	R0, [SP, #0]
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 4 (R1)
; from start address is: 0 (R0)
;__Lib_CString.c, 136 :: 		
; cp start address is: 12 (R3)
0x19B0	0x460B    MOV	R3, R1
; cp end address is: 12 (R3)
; to end address is: 4 (R1)
;__Lib_CString.c, 137 :: 		
L_strcpy34:
; cp start address is: 20 (R5)
; cp start address is: 12 (R3)
; from start address is: 0 (R0)
; to start address is: 4 (R1)
0x19B2	0x461C    MOV	R4, R3
0x19B4	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x19B6	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0x19B8	0x4603    MOV	R3, R0
0x19BA	0x1C42    ADDS	R2, R0, #1
0x19BC	0x4610    MOV	R0, R2
; from end address is: 0 (R0)
0x19BE	0x781A    LDRB	R2, [R3, #0]
0x19C0	0x7022    STRB	R2, [R4, #0]
0x19C2	0x7822    LDRB	R2, [R4, #0]
0x19C4	0xB10A    CBZ	R2, L_strcpy35
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
;__Lib_CString.c, 138 :: 		
; from start address is: 0 (R0)
; cp start address is: 20 (R5)
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
0x19C6	0x462B    MOV	R3, R5
0x19C8	0xE7F3    B	L_strcpy34
L_strcpy35:
;__Lib_CString.c, 139 :: 		
0x19CA	0x4608    MOV	R0, R1
; to end address is: 4 (R1)
;__Lib_CString.c, 140 :: 		
L_end_strcpy:
0x19CC	0xB001    ADD	SP, SP, #4
0x19CE	0x4770    BX	LR
; end of _strcpy
_fm_caseTune:
;Click_FM_TIVA.c, 118 :: 		void fm_caseTune( )
0x2E68	0xB081    SUB	SP, SP, #4
0x2E6A	0xF8CDE000  STR	LR, [SP, #0]
;Click_FM_TIVA.c, 120 :: 		fm_tune( 90.9 );
0x2E6E	0x482E    LDR	R0, [PC, #184]
0x2E70	0xEE000A10  VMOV	S0, R0
0x2E74	0xF7FFFB36  BL	_fm_tune+0
;Click_FM_TIVA.c, 122 :: 		Delay_ms(100);
0x2E78	0xF64007FE  MOVW	R7, #2302
0x2E7C	0xF2C0073D  MOVT	R7, #61
L_fm_caseTune8:
0x2E80	0x1E7F    SUBS	R7, R7, #1
0x2E82	0xD1FD    BNE	L_fm_caseTune8
0x2E84	0xBF00    NOP
0x2E86	0xBF00    NOP
0x2E88	0xBF00    NOP
0x2E8A	0xBF00    NOP
0x2E8C	0xBF00    NOP
;Click_FM_TIVA.c, 124 :: 		fm_endTune( );
0x2E8E	0xF7FFFBB1  BL	_fm_endTune+0
;Click_FM_TIVA.c, 126 :: 		Delay_ms(10);
0x2E92	0xF641277E  MOVW	R7, #6782
0x2E96	0xF2C00706  MOVT	R7, #6
L_fm_caseTune10:
0x2E9A	0x1E7F    SUBS	R7, R7, #1
0x2E9C	0xD1FD    BNE	L_fm_caseTune10
0x2E9E	0xBF00    NOP
0x2EA0	0xBF00    NOP
0x2EA2	0xBF00    NOP
0x2EA4	0xBF00    NOP
0x2EA6	0xBF00    NOP
;Click_FM_TIVA.c, 128 :: 		receivedSignalStrengthIndicator = fm_getReceivedSignalStrengthIndicator( );
0x2EA8	0xF7FFFC24  BL	_fm_getReceivedSignalStrengthIndicator+0
0x2EAC	0x491F    LDR	R1, [PC, #124]
0x2EAE	0x8008    STRH	R0, [R1, #0]
;Click_FM_TIVA.c, 129 :: 		tunedFrequency_ = fm_getChannelFrequency( );
0x2EB0	0xF7FFFBB6  BL	_fm_getChannelFrequency+0
0x2EB4	0x481E    LDR	R0, [PC, #120]
0x2EB6	0xED000A00  VSTR.32	S0, [R0, #0]
;Click_FM_TIVA.c, 130 :: 		stationFrequency = fm_getChannel( );
0x2EBA	0xF7FFFAD9  BL	_fm_getChannel+0
0x2EBE	0x491D    LDR	R1, [PC, #116]
0x2EC0	0x8008    STRH	R0, [R1, #0]
;Click_FM_TIVA.c, 132 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x2EC2	0x481D    LDR	R0, [PC, #116]
0x2EC4	0x2102    MOVS	R1, #2
0x2EC6	0xF000FC1B  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 133 :: 		mikrobus_logWrite( "   *     tune complete                      *  ", _LOG_LINE );
0x2ECA	0x481C    LDR	R0, [PC, #112]
0x2ECC	0x2102    MOVS	R1, #2
0x2ECE	0xF000FC17  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 135 :: 		WordToStr( receivedSignalStrengthIndicator, text );
0x2ED2	0x4816    LDR	R0, [PC, #88]
0x2ED4	0x8800    LDRH	R0, [R0, #0]
0x2ED6	0x491A    LDR	R1, [PC, #104]
0x2ED8	0xF7FFF984  BL	_WordToStr+0
;Click_FM_TIVA.c, 136 :: 		mikrobus_logWrite( "   *     rssi:", _LOG_TEXT );
0x2EDC	0x4819    LDR	R0, [PC, #100]
0x2EDE	0x2101    MOVS	R1, #1
0x2EE0	0xF000FC0E  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 137 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0x2EE4	0x2101    MOVS	R1, #1
0x2EE6	0x4816    LDR	R0, [PC, #88]
0x2EE8	0xF000FC0A  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 138 :: 		mikrobus_logWrite( " dBuV", _LOG_LINE );
0x2EEC	0x4816    LDR	R0, [PC, #88]
0x2EEE	0x2102    MOVS	R1, #2
0x2EF0	0xF000FC06  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 140 :: 		FloatToStr( tunedFrequency_, text );
0x2EF4	0x480E    LDR	R0, [PC, #56]
0x2EF6	0xED100A00  VLDR.32	S0, [R0, #0]
0x2EFA	0x4811    LDR	R0, [PC, #68]
0x2EFC	0xF7FFF99A  BL	_FloatToStr+0
;Click_FM_TIVA.c, 141 :: 		mikrobus_logWrite( "   *     tuned frequency:", _LOG_TEXT );
0x2F00	0x4812    LDR	R0, [PC, #72]
0x2F02	0x2101    MOVS	R1, #1
0x2F04	0xF000FBFC  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 142 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0x2F08	0x2101    MOVS	R1, #1
0x2F0A	0x480D    LDR	R0, [PC, #52]
0x2F0C	0xF000FBF8  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 143 :: 		mikrobus_logWrite( " MHz", _LOG_LINE );
0x2F10	0x480F    LDR	R0, [PC, #60]
0x2F12	0x2102    MOVS	R1, #2
0x2F14	0xF000FBF4  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 144 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x2F18	0x480E    LDR	R0, [PC, #56]
0x2F1A	0x2102    MOVS	R1, #2
0x2F1C	0xF000FBF0  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 145 :: 		}
L_end_fm_caseTune:
0x2F20	0xF8DDE000  LDR	LR, [SP, #0]
0x2F24	0xB001    ADD	SP, SP, #4
0x2F26	0x4770    BX	LR
0x2F28	0xCCCD42B5  	#1119210701
0x2F2C	0x0CE82000  	_receivedSignalStrengthIndicator+0
0x2F30	0x0D242000  	_tunedFrequency_+0
0x2F34	0x0CEA2000  	_stationFrequency+0
0x2F38	0x01E52000  	?lstr20_Click_FM_TIVA+0
0x2F3C	0x02152000  	?lstr21_Click_FM_TIVA+0
0x2F40	0x0CF02000  	_text+0
0x2F44	0x02452000  	?lstr22_Click_FM_TIVA+0
0x2F48	0x02542000  	?lstr23_Click_FM_TIVA+0
0x2F4C	0x025A2000  	?lstr24_Click_FM_TIVA+0
0x2F50	0x02742000  	?lstr25_Click_FM_TIVA+0
0x2F54	0x02792000  	?lstr26_Click_FM_TIVA+0
; end of _fm_caseTune
_fm_tune:
;__fm_driver.c, 653 :: 		uint8_t fm_tune( float channelFrequency )
0x24E4	0xB08C    SUB	SP, SP, #48
0x24E6	0xF8CDE000  STR	LR, [SP, #0]
; channelFrequency start address is: 0 (S0)
0x24EA	0xEEB01A40  VMOV.F32	S2, S0
; channelFrequency end address is: 0 (S0)
; channelFrequency start address is: 8 (S2)
;__fm_driver.c, 663 :: 		fm_readRegisters( regBuffer );
0x24EE	0xA902    ADD	R1, SP, #8
0x24F0	0xED8D1A01  VSTR.32	S2, [SP, #4]
0x24F4	0x4608    MOV	R0, R1
0x24F6	0xF000F9AD  BL	_fm_readRegisters+0
0x24FA	0xED9D1A01  VLDR.32	S2, [SP, #4]
;__fm_driver.c, 665 :: 		b = regBuffer[ _FM_SYSTEM_CONFIGURATION_2 ];
0x24FE	0xAB02    ADD	R3, SP, #8
0x2500	0x1D99    ADDS	R1, R3, #6
0x2502	0x8809    LDRH	R1, [R1, #0]
;__fm_driver.c, 666 :: 		b &= 0x00C0;
0x2504	0xF00101C0  AND	R1, R1, #192
0x2508	0xB289    UXTH	R1, R1
;__fm_driver.c, 667 :: 		b >>= 6;
0x250A	0x0989    LSRS	R1, R1, #6
0x250C	0xB289    UXTH	R1, R1
;__fm_driver.c, 668 :: 		b &= 0x0003;
0x250E	0xF0010203  AND	R2, R1, #3
0x2512	0xB292    UXTH	R2, R2
; b start address is: 0 (R0)
0x2514	0xB290    UXTH	R0, R2
;__fm_driver.c, 670 :: 		s = regBuffer[ _FM_SYSTEM_CONFIGURATION_2 ];
0x2516	0x1D99    ADDS	R1, R3, #6
0x2518	0x8809    LDRH	R1, [R1, #0]
;__fm_driver.c, 671 :: 		s &= 0x0030;
0x251A	0xF0010130  AND	R1, R1, #48
0x251E	0xB289    UXTH	R1, R1
;__fm_driver.c, 672 :: 		s >>= 4;
0x2520	0x0909    LSRS	R1, R1, #4
0x2522	0xB289    UXTH	R1, R1
;__fm_driver.c, 673 :: 		s &= 0x0003;
0x2524	0xF0010103  AND	R1, R1, #3
; s start address is: 12 (R3)
0x2528	0xB28B    UXTH	R3, R1
;__fm_driver.c, 675 :: 		if (b == 0)
0x252A	0xB92A    CBNZ	R2, L_fm_tune46
; b end address is: 0 (R0)
;__fm_driver.c, 677 :: 		band_ = 87.5;
0x252C	0x492C    LDR	R1, [PC, #176]
0x252E	0xEE001A10  VMOV	S0, R1
0x2532	0xED8D0A0B  VSTR.32	S0, [SP, #44]
;__fm_driver.c, 678 :: 		}
0x2536	0xE00E    B	L_fm_tune47
L_fm_tune46:
;__fm_driver.c, 679 :: 		else if (b == 1)
; b start address is: 0 (R0)
0x2538	0x2801    CMP	R0, #1
0x253A	0xD105    BNE	L_fm_tune48
; b end address is: 0 (R0)
;__fm_driver.c, 681 :: 		band_ = 76.0;
0x253C	0x4929    LDR	R1, [PC, #164]
0x253E	0xEE001A10  VMOV	S0, R1
0x2542	0xED8D0A0B  VSTR.32	S0, [SP, #44]
;__fm_driver.c, 682 :: 		}
0x2546	0xE006    B	L_fm_tune49
L_fm_tune48:
;__fm_driver.c, 683 :: 		else if (b == 2)
; b start address is: 0 (R0)
0x2548	0x2802    CMP	R0, #2
0x254A	0xD104    BNE	L_fm_tune50
; b end address is: 0 (R0)
;__fm_driver.c, 685 :: 		band_ = 76.0;
0x254C	0x4925    LDR	R1, [PC, #148]
0x254E	0xEE001A10  VMOV	S0, R1
0x2552	0xED8D0A0B  VSTR.32	S0, [SP, #44]
;__fm_driver.c, 686 :: 		}
L_fm_tune50:
L_fm_tune49:
L_fm_tune47:
;__fm_driver.c, 688 :: 		if (s == 0)
0x2556	0xB92B    CBNZ	R3, L_fm_tune51
; s end address is: 12 (R3)
;__fm_driver.c, 690 :: 		space_ = 0.2;
0x2558	0x4923    LDR	R1, [PC, #140]
0x255A	0xEE001A10  VMOV	S0, R1
0x255E	0xED8D0A0A  VSTR.32	S0, [SP, #40]
;__fm_driver.c, 691 :: 		}
0x2562	0xE00E    B	L_fm_tune52
L_fm_tune51:
;__fm_driver.c, 692 :: 		else if (s == 1)
; s start address is: 12 (R3)
0x2564	0x2B01    CMP	R3, #1
0x2566	0xD105    BNE	L_fm_tune53
; s end address is: 12 (R3)
;__fm_driver.c, 694 :: 		space_ = 0.1;
0x2568	0x4920    LDR	R1, [PC, #128]
0x256A	0xEE001A10  VMOV	S0, R1
0x256E	0xED8D0A0A  VSTR.32	S0, [SP, #40]
;__fm_driver.c, 695 :: 		}
0x2572	0xE006    B	L_fm_tune54
L_fm_tune53:
;__fm_driver.c, 696 :: 		else if (s == 2)
; s start address is: 12 (R3)
0x2574	0x2B02    CMP	R3, #2
0x2576	0xD104    BNE	L_fm_tune55
; s end address is: 12 (R3)
;__fm_driver.c, 698 :: 		space_ = 0.05;
0x2578	0x491D    LDR	R1, [PC, #116]
0x257A	0xEE001A10  VMOV	S0, R1
0x257E	0xED8D0A0A  VSTR.32	S0, [SP, #40]
;__fm_driver.c, 699 :: 		}
L_fm_tune55:
L_fm_tune54:
L_fm_tune52:
;__fm_driver.c, 701 :: 		aux_  = channelFrequency - band_;
0x2582	0xED9D0A0B  VLDR.32	S0, [SP, #44]
0x2586	0xEE710A40  VSUB.F32	S1, S2, S0
; channelFrequency end address is: 8 (S2)
;__fm_driver.c, 702 :: 		aux_ /= space_;
0x258A	0xED9D0A0A  VLDR.32	S0, [SP, #40]
0x258E	0xEE800A80  VDIV.F32	S0, S1, S0
;__fm_driver.c, 704 :: 		channel_ = (uint16_t)(aux_);
0x2592	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x2596	0xEE101A10  VMOV	R1, S0
0x259A	0xB289    UXTH	R1, R1
; channel_ start address is: 0 (R0)
0x259C	0xB288    UXTH	R0, R1
;__fm_driver.c, 706 :: 		if (channel_ < 1024)
0x259E	0xF5B16F80  CMP	R1, #1024
0x25A2	0xD218    BCS	L_fm_tune56
;__fm_driver.c, 708 :: 		regBuffer[_FM_CHANNEL] &= 0x0000;
0x25A4	0xAB02    ADD	R3, SP, #8
0x25A6	0x1C9A    ADDS	R2, R3, #2
0x25A8	0x8811    LDRH	R1, [R2, #0]
0x25AA	0xF0010100  AND	R1, R1, #0
0x25AE	0x8011    STRH	R1, [R2, #0]
;__fm_driver.c, 709 :: 		regBuffer[_FM_CHANNEL] |= channel_;
0x25B0	0x1C9A    ADDS	R2, R3, #2
0x25B2	0x8811    LDRH	R1, [R2, #0]
0x25B4	0x4301    ORRS	R1, R0
; channel_ end address is: 0 (R0)
0x25B6	0x8011    STRH	R1, [R2, #0]
;__fm_driver.c, 711 :: 		fm_setBits( regBuffer, _FM_CHANNEL, _FM_TUNE_MASK, _FM_TUNE_ENABLE );
0x25B8	0xF64772FF  MOVW	R2, #32767
0x25BC	0xF2400101  MOVW	R1, #1
0x25C0	0x4618    MOV	R0, R3
0x25C2	0xF2480300  MOVW	R3, #32768
0x25C6	0xF000FA23  BL	_fm_setBits+0
;__fm_driver.c, 713 :: 		fm_writeRegisters( regBuffer );
0x25CA	0xA902    ADD	R1, SP, #8
0x25CC	0x4608    MOV	R0, R1
0x25CE	0xF000FA3B  BL	_fm_writeRegisters+0
;__fm_driver.c, 715 :: 		return 0;
0x25D2	0x2000    MOVS	R0, #0
0x25D4	0xE000    B	L_end_fm_tune
;__fm_driver.c, 716 :: 		}
L_fm_tune56:
;__fm_driver.c, 719 :: 		return 1;
0x25D6	0x2001    MOVS	R0, #1
;__fm_driver.c, 721 :: 		}
L_end_fm_tune:
0x25D8	0xF8DDE000  LDR	LR, [SP, #0]
0x25DC	0xB00C    ADD	SP, SP, #48
0x25DE	0x4770    BX	LR
0x25E0	0x000042AF  	#1118765056
0x25E4	0x00004298  	#1117257728
0x25E8	0xCCCD3E4C  	#1045220557
0x25EC	0xCCCD3DCC  	#1036831949
0x25F0	0xCCCD3D4C  	#1028443341
; end of _fm_tune
_fm_endTune:
;__fm_driver.c, 723 :: 		void fm_endTune( void )
0x25F4	0xB089    SUB	SP, SP, #36
0x25F6	0xF8CDE000  STR	LR, [SP, #0]
;__fm_driver.c, 727 :: 		fm_readRegisters( regBuffer );
0x25FA	0xA801    ADD	R0, SP, #4
0x25FC	0xF000F92A  BL	_fm_readRegisters+0
;__fm_driver.c, 729 :: 		fm_setBits( regBuffer, _FM_CHANNEL, _FM_TUNE_MASK, _FM_TUNE_DISABLE );
0x2600	0xA801    ADD	R0, SP, #4
0x2602	0xF2400300  MOVW	R3, #0
0x2606	0xF64772FF  MOVW	R2, #32767
0x260A	0xF2400101  MOVW	R1, #1
0x260E	0xF000F9FF  BL	_fm_setBits+0
;__fm_driver.c, 731 :: 		fm_writeRegisters( regBuffer );
0x2612	0xA801    ADD	R0, SP, #4
0x2614	0xF000FA18  BL	_fm_writeRegisters+0
;__fm_driver.c, 732 :: 		}
L_end_fm_endTune:
0x2618	0xF8DDE000  LDR	LR, [SP, #0]
0x261C	0xB009    ADD	SP, SP, #36
0x261E	0x4770    BX	LR
; end of _fm_endTune
_fm_caseMemorize:
;Click_FM_TIVA.c, 147 :: 		void fm_caseMemorize( )
0x2FD8	0xB081    SUB	SP, SP, #4
0x2FDA	0xF8CDE000  STR	LR, [SP, #0]
;Click_FM_TIVA.c, 149 :: 		if (memory_ == 0)
0x2FDE	0x4832    LDR	R0, [PC, #200]
0x2FE0	0x7800    LDRB	R0, [R0, #0]
0x2FE2	0xB9A0    CBNZ	R0, L_fm_caseMemorize12
;Click_FM_TIVA.c, 151 :: 		station1 = stationFrequency;
0x2FE4	0x4831    LDR	R0, [PC, #196]
0x2FE6	0x8801    LDRH	R1, [R0, #0]
0x2FE8	0x4831    LDR	R0, [PC, #196]
0x2FEA	0x8001    STRH	R1, [R0, #0]
;Click_FM_TIVA.c, 152 :: 		memory_ += 1;
0x2FEC	0x492E    LDR	R1, [PC, #184]
0x2FEE	0x7808    LDRB	R0, [R1, #0]
0x2FF0	0x1C40    ADDS	R0, R0, #1
0x2FF2	0x7008    STRB	R0, [R1, #0]
;Click_FM_TIVA.c, 154 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x2FF4	0x482F    LDR	R0, [PC, #188]
0x2FF6	0x2102    MOVS	R1, #2
0x2FF8	0xF000FB82  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 155 :: 		mikrobus_logWrite( "   *     station 1 memorized                *  ", _LOG_LINE );
0x2FFC	0x482E    LDR	R0, [PC, #184]
0x2FFE	0x2102    MOVS	R1, #2
0x3000	0xF000FB7E  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 156 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x3004	0x482D    LDR	R0, [PC, #180]
0x3006	0x2102    MOVS	R1, #2
0x3008	0xF000FB7A  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 157 :: 		}
0x300C	0xE048    B	L_fm_caseMemorize13
L_fm_caseMemorize12:
;Click_FM_TIVA.c, 158 :: 		else if (memory_ == 1)
0x300E	0x4826    LDR	R0, [PC, #152]
0x3010	0x7800    LDRB	R0, [R0, #0]
0x3012	0x2801    CMP	R0, #1
0x3014	0xD114    BNE	L_fm_caseMemorize14
;Click_FM_TIVA.c, 160 :: 		station2 = stationFrequency;
0x3016	0x4825    LDR	R0, [PC, #148]
0x3018	0x8801    LDRH	R1, [R0, #0]
0x301A	0x4829    LDR	R0, [PC, #164]
0x301C	0x8001    STRH	R1, [R0, #0]
;Click_FM_TIVA.c, 161 :: 		memory_ += 1;
0x301E	0x4922    LDR	R1, [PC, #136]
0x3020	0x7808    LDRB	R0, [R1, #0]
0x3022	0x1C40    ADDS	R0, R0, #1
0x3024	0x7008    STRB	R0, [R1, #0]
;Click_FM_TIVA.c, 163 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x3026	0x4827    LDR	R0, [PC, #156]
0x3028	0x2102    MOVS	R1, #2
0x302A	0xF000FB69  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 164 :: 		mikrobus_logWrite( "   *     station 2 memorized                *  ", _LOG_LINE );
0x302E	0x4826    LDR	R0, [PC, #152]
0x3030	0x2102    MOVS	R1, #2
0x3032	0xF000FB65  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 165 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x3036	0x4825    LDR	R0, [PC, #148]
0x3038	0x2102    MOVS	R1, #2
0x303A	0xF000FB61  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 166 :: 		}
0x303E	0xE02F    B	L_fm_caseMemorize15
L_fm_caseMemorize14:
;Click_FM_TIVA.c, 167 :: 		else if (memory_ == 2)
0x3040	0x4819    LDR	R0, [PC, #100]
0x3042	0x7800    LDRB	R0, [R0, #0]
0x3044	0x2802    CMP	R0, #2
0x3046	0xD114    BNE	L_fm_caseMemorize16
;Click_FM_TIVA.c, 169 :: 		station3 = stationFrequency;
0x3048	0x4818    LDR	R0, [PC, #96]
0x304A	0x8801    LDRH	R1, [R0, #0]
0x304C	0x4820    LDR	R0, [PC, #128]
0x304E	0x8001    STRH	R1, [R0, #0]
;Click_FM_TIVA.c, 170 :: 		memory_ += 1;
0x3050	0x4915    LDR	R1, [PC, #84]
0x3052	0x7808    LDRB	R0, [R1, #0]
0x3054	0x1C40    ADDS	R0, R0, #1
0x3056	0x7008    STRB	R0, [R1, #0]
;Click_FM_TIVA.c, 172 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x3058	0x481E    LDR	R0, [PC, #120]
0x305A	0x2102    MOVS	R1, #2
0x305C	0xF000FB50  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 173 :: 		mikrobus_logWrite( "   *     station 3 memorized                *  ", _LOG_LINE );
0x3060	0x481D    LDR	R0, [PC, #116]
0x3062	0x2102    MOVS	R1, #2
0x3064	0xF000FB4C  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 174 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x3068	0x481C    LDR	R0, [PC, #112]
0x306A	0x2102    MOVS	R1, #2
0x306C	0xF000FB48  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 175 :: 		}
0x3070	0xE016    B	L_fm_caseMemorize17
L_fm_caseMemorize16:
;Click_FM_TIVA.c, 176 :: 		else if (memory_ == 3)
0x3072	0x480D    LDR	R0, [PC, #52]
0x3074	0x7800    LDRB	R0, [R0, #0]
0x3076	0x2803    CMP	R0, #3
0x3078	0xD112    BNE	L_fm_caseMemorize18
;Click_FM_TIVA.c, 178 :: 		station1 = stationFrequency;
0x307A	0x480C    LDR	R0, [PC, #48]
0x307C	0x8801    LDRH	R1, [R0, #0]
0x307E	0x480C    LDR	R0, [PC, #48]
0x3080	0x8001    STRH	R1, [R0, #0]
;Click_FM_TIVA.c, 179 :: 		memory_ = 1;
0x3082	0x2101    MOVS	R1, #1
0x3084	0x4808    LDR	R0, [PC, #32]
0x3086	0x7001    STRB	R1, [R0, #0]
;Click_FM_TIVA.c, 181 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x3088	0x4815    LDR	R0, [PC, #84]
0x308A	0x2102    MOVS	R1, #2
0x308C	0xF000FB38  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 182 :: 		mikrobus_logWrite( "   *     station 1 memorized                *  ", _LOG_LINE );
0x3090	0x4814    LDR	R0, [PC, #80]
0x3092	0x2102    MOVS	R1, #2
0x3094	0xF000FB34  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 183 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x3098	0x4813    LDR	R0, [PC, #76]
0x309A	0x2102    MOVS	R1, #2
0x309C	0xF000FB30  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 184 :: 		}
L_fm_caseMemorize18:
L_fm_caseMemorize17:
L_fm_caseMemorize15:
L_fm_caseMemorize13:
;Click_FM_TIVA.c, 185 :: 		}
L_end_fm_caseMemorize:
0x30A0	0xF8DDE000  LDR	LR, [SP, #0]
0x30A4	0xB001    ADD	SP, SP, #4
0x30A6	0x4770    BX	LR
0x30A8	0x02A92000  	_memory_+0
0x30AC	0x0CEA2000  	_stationFrequency+0
0x30B0	0x0D222000  	_station1+0
0x30B4	0x02AA2000  	?lstr27_Click_FM_TIVA+0
0x30B8	0x02DA2000  	?lstr28_Click_FM_TIVA+0
0x30BC	0x030A2000  	?lstr29_Click_FM_TIVA+0
0x30C0	0x0D282000  	_station2+0
0x30C4	0x033A2000  	?lstr30_Click_FM_TIVA+0
0x30C8	0x036A2000  	?lstr31_Click_FM_TIVA+0
0x30CC	0x039A2000  	?lstr32_Click_FM_TIVA+0
0x30D0	0x0D2A2000  	_station3+0
0x30D4	0x03CA2000  	?lstr33_Click_FM_TIVA+0
0x30D8	0x03FA2000  	?lstr34_Click_FM_TIVA+0
0x30DC	0x042A2000  	?lstr35_Click_FM_TIVA+0
0x30E0	0x045A2000  	?lstr36_Click_FM_TIVA+0
0x30E4	0x048A2000  	?lstr37_Click_FM_TIVA+0
0x30E8	0x04BA2000  	?lstr38_Click_FM_TIVA+0
; end of _fm_caseMemorize
_fm_caseMute:
;Click_FM_TIVA.c, 187 :: 		void fm_caseMute( )
0x2F58	0xB081    SUB	SP, SP, #4
0x2F5A	0xF8CDE000  STR	LR, [SP, #0]
;Click_FM_TIVA.c, 189 :: 		if (mute_ == 0)
0x2F5E	0x4817    LDR	R0, [PC, #92]
0x2F60	0x7800    LDRB	R0, [R0, #0]
0x2F62	0xB988    CBNZ	R0, L_fm_caseMute19
;Click_FM_TIVA.c, 191 :: 		fm_muteEnable( );
0x2F64	0xF7FFF928  BL	_fm_muteEnable+0
;Click_FM_TIVA.c, 193 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x2F68	0x4815    LDR	R0, [PC, #84]
0x2F6A	0x2102    MOVS	R1, #2
0x2F6C	0xF000FBC8  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 194 :: 		mikrobus_logWrite( "   *     mute enabled                       *  ", _LOG_LINE );
0x2F70	0x4814    LDR	R0, [PC, #80]
0x2F72	0x2102    MOVS	R1, #2
0x2F74	0xF000FBC4  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 195 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x2F78	0x4813    LDR	R0, [PC, #76]
0x2F7A	0x2102    MOVS	R1, #2
0x2F7C	0xF000FBC0  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 197 :: 		mute_ = 1;
0x2F80	0x2101    MOVS	R1, #1
0x2F82	0x480E    LDR	R0, [PC, #56]
0x2F84	0x7001    STRB	R1, [R0, #0]
;Click_FM_TIVA.c, 198 :: 		}
0x2F86	0xE014    B	L_fm_caseMute20
L_fm_caseMute19:
;Click_FM_TIVA.c, 199 :: 		else if (mute_ == 1)
0x2F88	0x480C    LDR	R0, [PC, #48]
0x2F8A	0x7800    LDRB	R0, [R0, #0]
0x2F8C	0x2801    CMP	R0, #1
0x2F8E	0xD110    BNE	L_fm_caseMute21
;Click_FM_TIVA.c, 201 :: 		fm_muteDisable( );
0x2F90	0xF7FEFF5E  BL	_fm_muteDisable+0
;Click_FM_TIVA.c, 203 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x2F94	0x480D    LDR	R0, [PC, #52]
0x2F96	0x2102    MOVS	R1, #2
0x2F98	0xF000FBB2  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 204 :: 		mikrobus_logWrite( "   *     mute disabled                      *  ", _LOG_LINE );
0x2F9C	0x480C    LDR	R0, [PC, #48]
0x2F9E	0x2102    MOVS	R1, #2
0x2FA0	0xF000FBAE  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 205 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x2FA4	0x480B    LDR	R0, [PC, #44]
0x2FA6	0x2102    MOVS	R1, #2
0x2FA8	0xF000FBAA  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 207 :: 		mute_ = 0;
0x2FAC	0x2100    MOVS	R1, #0
0x2FAE	0x4803    LDR	R0, [PC, #12]
0x2FB0	0x7001    STRB	R1, [R0, #0]
;Click_FM_TIVA.c, 208 :: 		}
L_fm_caseMute21:
L_fm_caseMute20:
;Click_FM_TIVA.c, 209 :: 		}
L_end_fm_caseMute:
0x2FB2	0xF8DDE000  LDR	LR, [SP, #0]
0x2FB6	0xB001    ADD	SP, SP, #4
0x2FB8	0x4770    BX	LR
0x2FBA	0xBF00    NOP
0x2FBC	0x00C42000  	_mute_+0
0x2FC0	0x00C52000  	?lstr39_Click_FM_TIVA+0
0x2FC4	0x00F52000  	?lstr40_Click_FM_TIVA+0
0x2FC8	0x01252000  	?lstr41_Click_FM_TIVA+0
0x2FCC	0x01552000  	?lstr42_Click_FM_TIVA+0
0x2FD0	0x01852000  	?lstr43_Click_FM_TIVA+0
0x2FD4	0x01B52000  	?lstr44_Click_FM_TIVA+0
; end of _fm_caseMute
_fm_muteEnable:
;__fm_driver.c, 810 :: 		void fm_muteEnable( void )
0x21B8	0xB089    SUB	SP, SP, #36
0x21BA	0xF8CDE000  STR	LR, [SP, #0]
;__fm_driver.c, 814 :: 		fm_readRegisters( regBuffer );
0x21BE	0xA801    ADD	R0, SP, #4
0x21C0	0xF000FB48  BL	_fm_readRegisters+0
;__fm_driver.c, 816 :: 		fm_setBits( regBuffer, _FM_POWER_CONFIGURATION, _FM_MUTE_MASK, _FM_MUTE_ENABLE );
0x21C4	0xA801    ADD	R0, SP, #4
0x21C6	0xF2400300  MOVW	R3, #0
0x21CA	0xF64B72FF  MOVW	R2, #49151
0x21CE	0xF2400100  MOVW	R1, #0
0x21D2	0xF000FC1D  BL	_fm_setBits+0
;__fm_driver.c, 818 :: 		fm_writeRegisters( regBuffer );
0x21D6	0xA801    ADD	R0, SP, #4
0x21D8	0xF000FC36  BL	_fm_writeRegisters+0
;__fm_driver.c, 819 :: 		}
L_end_fm_muteEnable:
0x21DC	0xF8DDE000  LDR	LR, [SP, #0]
0x21E0	0xB009    ADD	SP, SP, #36
0x21E2	0x4770    BX	LR
; end of _fm_muteEnable
_fm_muteDisable:
;__fm_driver.c, 821 :: 		void fm_muteDisable( void )
0x1E50	0xB089    SUB	SP, SP, #36
0x1E52	0xF8CDE000  STR	LR, [SP, #0]
;__fm_driver.c, 825 :: 		fm_readRegisters( regBuffer );
0x1E56	0xA801    ADD	R0, SP, #4
0x1E58	0xF000FCFC  BL	_fm_readRegisters+0
;__fm_driver.c, 827 :: 		fm_setBits( regBuffer, _FM_POWER_CONFIGURATION, _FM_MUTE_MASK, _FM_MUTE_DISABLE );
0x1E5C	0xA801    ADD	R0, SP, #4
0x1E5E	0xF2440300  MOVW	R3, #16384
0x1E62	0xF64B72FF  MOVW	R2, #49151
0x1E66	0xF2400100  MOVW	R1, #0
0x1E6A	0xF000FDD1  BL	_fm_setBits+0
;__fm_driver.c, 829 :: 		fm_writeRegisters( regBuffer );
0x1E6E	0xA801    ADD	R0, SP, #4
0x1E70	0xF000FDEA  BL	_fm_writeRegisters+0
;__fm_driver.c, 830 :: 		}
L_end_fm_muteDisable:
0x1E74	0xF8DDE000  LDR	LR, [SP, #0]
0x1E78	0xB009    ADD	SP, SP, #36
0x1E7A	0x4770    BX	LR
; end of _fm_muteDisable
_fm_caseStation1:
;Click_FM_TIVA.c, 211 :: 		void fm_caseStation1( )
0x2C98	0xB081    SUB	SP, SP, #4
0x2C9A	0xF8CDE000  STR	LR, [SP, #0]
;Click_FM_TIVA.c, 213 :: 		fm_tuneChannel( station1 );
0x2C9E	0x482C    LDR	R0, [PC, #176]
0x2CA0	0x8800    LDRH	R0, [R0, #0]
0x2CA2	0xF7FFFEFF  BL	_fm_tuneChannel+0
;Click_FM_TIVA.c, 215 :: 		Delay_ms(100);
0x2CA6	0xF64007FE  MOVW	R7, #2302
0x2CAA	0xF2C0073D  MOVT	R7, #61
0x2CAE	0xBF00    NOP
0x2CB0	0xBF00    NOP
L_fm_caseStation122:
0x2CB2	0x1E7F    SUBS	R7, R7, #1
0x2CB4	0xD1FD    BNE	L_fm_caseStation122
0x2CB6	0xBF00    NOP
0x2CB8	0xBF00    NOP
0x2CBA	0xBF00    NOP
;Click_FM_TIVA.c, 217 :: 		fm_endTune( );
0x2CBC	0xF7FFFC9A  BL	_fm_endTune+0
;Click_FM_TIVA.c, 219 :: 		Delay_ms(10);
0x2CC0	0xF641277E  MOVW	R7, #6782
0x2CC4	0xF2C00706  MOVT	R7, #6
L_fm_caseStation124:
0x2CC8	0x1E7F    SUBS	R7, R7, #1
0x2CCA	0xD1FD    BNE	L_fm_caseStation124
0x2CCC	0xBF00    NOP
0x2CCE	0xBF00    NOP
0x2CD0	0xBF00    NOP
0x2CD2	0xBF00    NOP
0x2CD4	0xBF00    NOP
;Click_FM_TIVA.c, 221 :: 		receivedSignalStrengthIndicator = fm_getReceivedSignalStrengthIndicator( );
0x2CD6	0xF7FFFD0D  BL	_fm_getReceivedSignalStrengthIndicator+0
0x2CDA	0x491E    LDR	R1, [PC, #120]
0x2CDC	0x8008    STRH	R0, [R1, #0]
;Click_FM_TIVA.c, 222 :: 		channelFrequency_ = fm_getChannelFrequency( );
0x2CDE	0xF7FFFC9F  BL	_fm_getChannelFrequency+0
0x2CE2	0x481D    LDR	R0, [PC, #116]
0x2CE4	0xED000A00  VSTR.32	S0, [R0, #0]
;Click_FM_TIVA.c, 224 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x2CE8	0x481C    LDR	R0, [PC, #112]
0x2CEA	0x2102    MOVS	R1, #2
0x2CEC	0xF000FD08  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 225 :: 		mikrobus_logWrite( "   *     station 1 tuned                    *  ", _LOG_LINE );
0x2CF0	0x481B    LDR	R0, [PC, #108]
0x2CF2	0x2102    MOVS	R1, #2
0x2CF4	0xF000FD04  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 227 :: 		WordToStr( receivedSignalStrengthIndicator, text );
0x2CF8	0x4816    LDR	R0, [PC, #88]
0x2CFA	0x8800    LDRH	R0, [R0, #0]
0x2CFC	0x4919    LDR	R1, [PC, #100]
0x2CFE	0xF7FFFA71  BL	_WordToStr+0
;Click_FM_TIVA.c, 228 :: 		mikrobus_logWrite( "   *     rssi:", _LOG_TEXT );
0x2D02	0x4819    LDR	R0, [PC, #100]
0x2D04	0x2101    MOVS	R1, #1
0x2D06	0xF000FCFB  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 229 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0x2D0A	0x2101    MOVS	R1, #1
0x2D0C	0x4815    LDR	R0, [PC, #84]
0x2D0E	0xF000FCF7  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 230 :: 		mikrobus_logWrite( " dBuV", _LOG_LINE );
0x2D12	0x4816    LDR	R0, [PC, #88]
0x2D14	0x2102    MOVS	R1, #2
0x2D16	0xF000FCF3  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 232 :: 		FloatToStr( channelFrequency_, text );
0x2D1A	0x480F    LDR	R0, [PC, #60]
0x2D1C	0xED100A00  VLDR.32	S0, [R0, #0]
0x2D20	0x4810    LDR	R0, [PC, #64]
0x2D22	0xF7FFFA87  BL	_FloatToStr+0
;Click_FM_TIVA.c, 233 :: 		mikrobus_logWrite( "   *     tuned frequency:", _LOG_TEXT );
0x2D26	0x4812    LDR	R0, [PC, #72]
0x2D28	0x2101    MOVS	R1, #1
0x2D2A	0xF000FCE9  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 234 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0x2D2E	0x2101    MOVS	R1, #1
0x2D30	0x480C    LDR	R0, [PC, #48]
0x2D32	0xF000FCE5  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 235 :: 		mikrobus_logWrite( " MHz", _LOG_LINE );
0x2D36	0x480F    LDR	R0, [PC, #60]
0x2D38	0x2102    MOVS	R1, #2
0x2D3A	0xF000FCE1  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 236 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x2D3E	0x480E    LDR	R0, [PC, #56]
0x2D40	0x2102    MOVS	R1, #2
0x2D42	0xF000FCDD  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 237 :: 		}
L_end_fm_caseStation1:
0x2D46	0xF8DDE000  LDR	LR, [SP, #0]
0x2D4A	0xB001    ADD	SP, SP, #4
0x2D4C	0x4770    BX	LR
0x2D4E	0xBF00    NOP
0x2D50	0x0D222000  	_station1+0
0x2D54	0x0CE82000  	_receivedSignalStrengthIndicator+0
0x2D58	0x0CEC2000  	_channelFrequency_+0
0x2D5C	0x04EA2000  	?lstr45_Click_FM_TIVA+0
0x2D60	0x051A2000  	?lstr46_Click_FM_TIVA+0
0x2D64	0x0CF02000  	_text+0
0x2D68	0x054A2000  	?lstr47_Click_FM_TIVA+0
0x2D6C	0x05592000  	?lstr48_Click_FM_TIVA+0
0x2D70	0x055F2000  	?lstr49_Click_FM_TIVA+0
0x2D74	0x05792000  	?lstr50_Click_FM_TIVA+0
0x2D78	0x057E2000  	?lstr51_Click_FM_TIVA+0
; end of _fm_caseStation1
_fm_tuneChannel:
;__fm_driver.c, 637 :: 		void fm_tuneChannel( uint16_t channel_ )
; channel_ start address is: 0 (R0)
0x2AA4	0xB08A    SUB	SP, SP, #40
0x2AA6	0xF8CDE000  STR	LR, [SP, #0]
; channel_ end address is: 0 (R0)
; channel_ start address is: 0 (R0)
;__fm_driver.c, 641 :: 		fm_readRegisters( regBuffer );
0x2AAA	0xA902    ADD	R1, SP, #8
0x2AAC	0xF8AD0004  STRH	R0, [SP, #4]
0x2AB0	0x4608    MOV	R0, R1
0x2AB2	0xF7FFFECF  BL	_fm_readRegisters+0
0x2AB6	0xF8BD0004  LDRH	R0, [SP, #4]
;__fm_driver.c, 643 :: 		channel_ &= 0x03FF;
0x2ABA	0xF24031FF  MOVW	R1, #1023
0x2ABE	0x4008    ANDS	R0, R1
0x2AC0	0xB280    UXTH	R0, R0
;__fm_driver.c, 645 :: 		regBuffer[_FM_CHANNEL] &= 0x0000;
0x2AC2	0xAB02    ADD	R3, SP, #8
0x2AC4	0x1C9A    ADDS	R2, R3, #2
0x2AC6	0x8811    LDRH	R1, [R2, #0]
0x2AC8	0xF0010100  AND	R1, R1, #0
0x2ACC	0x8011    STRH	R1, [R2, #0]
;__fm_driver.c, 646 :: 		regBuffer[_FM_CHANNEL] |= channel_;
0x2ACE	0x1C9A    ADDS	R2, R3, #2
0x2AD0	0x8811    LDRH	R1, [R2, #0]
0x2AD2	0x4301    ORRS	R1, R0
; channel_ end address is: 0 (R0)
0x2AD4	0x8011    STRH	R1, [R2, #0]
;__fm_driver.c, 648 :: 		fm_setBits( regBuffer, _FM_CHANNEL, _FM_TUNE_MASK, _FM_TUNE_ENABLE );
0x2AD6	0xF64772FF  MOVW	R2, #32767
0x2ADA	0xF2400101  MOVW	R1, #1
0x2ADE	0x4618    MOV	R0, R3
0x2AE0	0xF2480300  MOVW	R3, #32768
0x2AE4	0xF7FFFF94  BL	_fm_setBits+0
;__fm_driver.c, 650 :: 		fm_writeRegisters( regBuffer );
0x2AE8	0xA902    ADD	R1, SP, #8
0x2AEA	0x4608    MOV	R0, R1
0x2AEC	0xF7FFFFAC  BL	_fm_writeRegisters+0
;__fm_driver.c, 651 :: 		}
L_end_fm_tuneChannel:
0x2AF0	0xF8DDE000  LDR	LR, [SP, #0]
0x2AF4	0xB00A    ADD	SP, SP, #40
0x2AF6	0x4770    BX	LR
; end of _fm_tuneChannel
_fm_caseStation2:
;Click_FM_TIVA.c, 239 :: 		void fm_caseStation2( )
0x33D8	0xB081    SUB	SP, SP, #4
0x33DA	0xF8CDE000  STR	LR, [SP, #0]
;Click_FM_TIVA.c, 241 :: 		fm_tuneChannel( station2 );
0x33DE	0x482C    LDR	R0, [PC, #176]
0x33E0	0x8800    LDRH	R0, [R0, #0]
0x33E2	0xF7FFFB5F  BL	_fm_tuneChannel+0
;Click_FM_TIVA.c, 243 :: 		Delay_ms(100);
0x33E6	0xF64007FE  MOVW	R7, #2302
0x33EA	0xF2C0073D  MOVT	R7, #61
0x33EE	0xBF00    NOP
0x33F0	0xBF00    NOP
L_fm_caseStation226:
0x33F2	0x1E7F    SUBS	R7, R7, #1
0x33F4	0xD1FD    BNE	L_fm_caseStation226
0x33F6	0xBF00    NOP
0x33F8	0xBF00    NOP
0x33FA	0xBF00    NOP
;Click_FM_TIVA.c, 245 :: 		fm_endTune( );
0x33FC	0xF7FFF8FA  BL	_fm_endTune+0
;Click_FM_TIVA.c, 247 :: 		Delay_ms(10);
0x3400	0xF641277E  MOVW	R7, #6782
0x3404	0xF2C00706  MOVT	R7, #6
L_fm_caseStation228:
0x3408	0x1E7F    SUBS	R7, R7, #1
0x340A	0xD1FD    BNE	L_fm_caseStation228
0x340C	0xBF00    NOP
0x340E	0xBF00    NOP
0x3410	0xBF00    NOP
0x3412	0xBF00    NOP
0x3414	0xBF00    NOP
;Click_FM_TIVA.c, 249 :: 		receivedSignalStrengthIndicator = fm_getReceivedSignalStrengthIndicator( );
0x3416	0xF7FFF96D  BL	_fm_getReceivedSignalStrengthIndicator+0
0x341A	0x491E    LDR	R1, [PC, #120]
0x341C	0x8008    STRH	R0, [R1, #0]
;Click_FM_TIVA.c, 250 :: 		channelFrequency_ = fm_getChannelFrequency( );
0x341E	0xF7FFF8FF  BL	_fm_getChannelFrequency+0
0x3422	0x481D    LDR	R0, [PC, #116]
0x3424	0xED000A00  VSTR.32	S0, [R0, #0]
;Click_FM_TIVA.c, 252 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x3428	0x481C    LDR	R0, [PC, #112]
0x342A	0x2102    MOVS	R1, #2
0x342C	0xF000F968  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 253 :: 		mikrobus_logWrite( "   *     station 2 tuned                    *  ", _LOG_LINE );
0x3430	0x481B    LDR	R0, [PC, #108]
0x3432	0x2102    MOVS	R1, #2
0x3434	0xF000F964  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 255 :: 		WordToStr( receivedSignalStrengthIndicator, text );
0x3438	0x4816    LDR	R0, [PC, #88]
0x343A	0x8800    LDRH	R0, [R0, #0]
0x343C	0x4919    LDR	R1, [PC, #100]
0x343E	0xF7FEFED1  BL	_WordToStr+0
;Click_FM_TIVA.c, 256 :: 		mikrobus_logWrite( "   *     rssi:", _LOG_TEXT );
0x3442	0x4819    LDR	R0, [PC, #100]
0x3444	0x2101    MOVS	R1, #1
0x3446	0xF000F95B  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 257 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0x344A	0x2101    MOVS	R1, #1
0x344C	0x4815    LDR	R0, [PC, #84]
0x344E	0xF000F957  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 258 :: 		mikrobus_logWrite( " dBuV", _LOG_LINE );
0x3452	0x4816    LDR	R0, [PC, #88]
0x3454	0x2102    MOVS	R1, #2
0x3456	0xF000F953  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 260 :: 		FloatToStr( channelFrequency_, text );
0x345A	0x480F    LDR	R0, [PC, #60]
0x345C	0xED100A00  VLDR.32	S0, [R0, #0]
0x3460	0x4810    LDR	R0, [PC, #64]
0x3462	0xF7FEFEE7  BL	_FloatToStr+0
;Click_FM_TIVA.c, 261 :: 		mikrobus_logWrite( "   *     tuned frequency:", _LOG_TEXT );
0x3466	0x4812    LDR	R0, [PC, #72]
0x3468	0x2101    MOVS	R1, #1
0x346A	0xF000F949  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 262 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0x346E	0x2101    MOVS	R1, #1
0x3470	0x480C    LDR	R0, [PC, #48]
0x3472	0xF000F945  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 263 :: 		mikrobus_logWrite( " MHz", _LOG_LINE );
0x3476	0x480F    LDR	R0, [PC, #60]
0x3478	0x2102    MOVS	R1, #2
0x347A	0xF000F941  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 264 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x347E	0x480E    LDR	R0, [PC, #56]
0x3480	0x2102    MOVS	R1, #2
0x3482	0xF000F93D  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 265 :: 		}
L_end_fm_caseStation2:
0x3486	0xF8DDE000  LDR	LR, [SP, #0]
0x348A	0xB001    ADD	SP, SP, #4
0x348C	0x4770    BX	LR
0x348E	0xBF00    NOP
0x3490	0x0D282000  	_station2+0
0x3494	0x0CE82000  	_receivedSignalStrengthIndicator+0
0x3498	0x0CEC2000  	_channelFrequency_+0
0x349C	0x05AE2000  	?lstr52_Click_FM_TIVA+0
0x34A0	0x05DE2000  	?lstr53_Click_FM_TIVA+0
0x34A4	0x0CF02000  	_text+0
0x34A8	0x060E2000  	?lstr54_Click_FM_TIVA+0
0x34AC	0x061D2000  	?lstr55_Click_FM_TIVA+0
0x34B0	0x06232000  	?lstr56_Click_FM_TIVA+0
0x34B4	0x063D2000  	?lstr57_Click_FM_TIVA+0
0x34B8	0x06422000  	?lstr58_Click_FM_TIVA+0
; end of _fm_caseStation2
_fm_caseStation3:
;Click_FM_TIVA.c, 267 :: 		void fm_caseStation3( )
0x30F0	0xB081    SUB	SP, SP, #4
0x30F2	0xF8CDE000  STR	LR, [SP, #0]
;Click_FM_TIVA.c, 269 :: 		fm_tuneChannel( station3 );
0x30F6	0x482C    LDR	R0, [PC, #176]
0x30F8	0x8800    LDRH	R0, [R0, #0]
0x30FA	0xF7FFFCD3  BL	_fm_tuneChannel+0
;Click_FM_TIVA.c, 271 :: 		Delay_ms(100);
0x30FE	0xF64007FE  MOVW	R7, #2302
0x3102	0xF2C0073D  MOVT	R7, #61
0x3106	0xBF00    NOP
0x3108	0xBF00    NOP
L_fm_caseStation330:
0x310A	0x1E7F    SUBS	R7, R7, #1
0x310C	0xD1FD    BNE	L_fm_caseStation330
0x310E	0xBF00    NOP
0x3110	0xBF00    NOP
0x3112	0xBF00    NOP
;Click_FM_TIVA.c, 273 :: 		fm_endTune( );
0x3114	0xF7FFFA6E  BL	_fm_endTune+0
;Click_FM_TIVA.c, 275 :: 		Delay_ms(10);
0x3118	0xF641277E  MOVW	R7, #6782
0x311C	0xF2C00706  MOVT	R7, #6
L_fm_caseStation332:
0x3120	0x1E7F    SUBS	R7, R7, #1
0x3122	0xD1FD    BNE	L_fm_caseStation332
0x3124	0xBF00    NOP
0x3126	0xBF00    NOP
0x3128	0xBF00    NOP
0x312A	0xBF00    NOP
0x312C	0xBF00    NOP
;Click_FM_TIVA.c, 277 :: 		receivedSignalStrengthIndicator = fm_getReceivedSignalStrengthIndicator( );
0x312E	0xF7FFFAE1  BL	_fm_getReceivedSignalStrengthIndicator+0
0x3132	0x491E    LDR	R1, [PC, #120]
0x3134	0x8008    STRH	R0, [R1, #0]
;Click_FM_TIVA.c, 278 :: 		channelFrequency_ = fm_getChannelFrequency( );
0x3136	0xF7FFFA73  BL	_fm_getChannelFrequency+0
0x313A	0x481D    LDR	R0, [PC, #116]
0x313C	0xED000A00  VSTR.32	S0, [R0, #0]
;Click_FM_TIVA.c, 280 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x3140	0x481C    LDR	R0, [PC, #112]
0x3142	0x2102    MOVS	R1, #2
0x3144	0xF000FADC  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 281 :: 		mikrobus_logWrite( "   *     station 3 tuned                    *  ", _LOG_LINE );
0x3148	0x481B    LDR	R0, [PC, #108]
0x314A	0x2102    MOVS	R1, #2
0x314C	0xF000FAD8  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 283 :: 		WordToStr( receivedSignalStrengthIndicator, text );
0x3150	0x4816    LDR	R0, [PC, #88]
0x3152	0x8800    LDRH	R0, [R0, #0]
0x3154	0x4919    LDR	R1, [PC, #100]
0x3156	0xF7FFF845  BL	_WordToStr+0
;Click_FM_TIVA.c, 284 :: 		mikrobus_logWrite( "   *     rssi:", _LOG_TEXT );
0x315A	0x4819    LDR	R0, [PC, #100]
0x315C	0x2101    MOVS	R1, #1
0x315E	0xF000FACF  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 285 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0x3162	0x2101    MOVS	R1, #1
0x3164	0x4815    LDR	R0, [PC, #84]
0x3166	0xF000FACB  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 286 :: 		mikrobus_logWrite( " dBuV", _LOG_LINE );
0x316A	0x4816    LDR	R0, [PC, #88]
0x316C	0x2102    MOVS	R1, #2
0x316E	0xF000FAC7  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 288 :: 		FloatToStr( channelFrequency_, text );
0x3172	0x480F    LDR	R0, [PC, #60]
0x3174	0xED100A00  VLDR.32	S0, [R0, #0]
0x3178	0x4810    LDR	R0, [PC, #64]
0x317A	0xF7FFF85B  BL	_FloatToStr+0
;Click_FM_TIVA.c, 289 :: 		mikrobus_logWrite( "   *     tuned frequency:", _LOG_TEXT );
0x317E	0x4812    LDR	R0, [PC, #72]
0x3180	0x2101    MOVS	R1, #1
0x3182	0xF000FABD  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 290 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0x3186	0x2101    MOVS	R1, #1
0x3188	0x480C    LDR	R0, [PC, #48]
0x318A	0xF000FAB9  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 291 :: 		mikrobus_logWrite( " MHz", _LOG_LINE );
0x318E	0x480F    LDR	R0, [PC, #60]
0x3190	0x2102    MOVS	R1, #2
0x3192	0xF000FAB5  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 292 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x3196	0x480E    LDR	R0, [PC, #56]
0x3198	0x2102    MOVS	R1, #2
0x319A	0xF000FAB1  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 293 :: 		}
L_end_fm_caseStation3:
0x319E	0xF8DDE000  LDR	LR, [SP, #0]
0x31A2	0xB001    ADD	SP, SP, #4
0x31A4	0x4770    BX	LR
0x31A6	0xBF00    NOP
0x31A8	0x0D2A2000  	_station3+0
0x31AC	0x0CE82000  	_receivedSignalStrengthIndicator+0
0x31B0	0x0CEC2000  	_channelFrequency_+0
0x31B4	0x07362000  	?lstr59_Click_FM_TIVA+0
0x31B8	0x07662000  	?lstr60_Click_FM_TIVA+0
0x31BC	0x0CF02000  	_text+0
0x31C0	0x07962000  	?lstr61_Click_FM_TIVA+0
0x31C4	0x07A52000  	?lstr62_Click_FM_TIVA+0
0x31C8	0x07AB2000  	?lstr63_Click_FM_TIVA+0
0x31CC	0x07C52000  	?lstr64_Click_FM_TIVA+0
0x31D0	0x07CA2000  	?lstr65_Click_FM_TIVA+0
; end of _fm_caseStation3
_fm_caseTuneUp:
;Click_FM_TIVA.c, 295 :: 		void fm_caseTuneUp( )
0x2D80	0xB081    SUB	SP, SP, #4
0x2D82	0xF8CDE000  STR	LR, [SP, #0]
;Click_FM_TIVA.c, 297 :: 		fm_fineTuneUp( );
0x2D86	0xF7FFFCC5  BL	_fm_fineTuneUp+0
;Click_FM_TIVA.c, 299 :: 		Delay_ms(100);
0x2D8A	0xF64007FE  MOVW	R7, #2302
0x2D8E	0xF2C0073D  MOVT	R7, #61
L_fm_caseTuneUp34:
0x2D92	0x1E7F    SUBS	R7, R7, #1
0x2D94	0xD1FD    BNE	L_fm_caseTuneUp34
0x2D96	0xBF00    NOP
0x2D98	0xBF00    NOP
0x2D9A	0xBF00    NOP
0x2D9C	0xBF00    NOP
0x2D9E	0xBF00    NOP
;Click_FM_TIVA.c, 301 :: 		fm_endTune( );
0x2DA0	0xF7FFFC28  BL	_fm_endTune+0
;Click_FM_TIVA.c, 303 :: 		Delay_ms(10);
0x2DA4	0xF641277E  MOVW	R7, #6782
0x2DA8	0xF2C00706  MOVT	R7, #6
0x2DAC	0xBF00    NOP
0x2DAE	0xBF00    NOP
L_fm_caseTuneUp36:
0x2DB0	0x1E7F    SUBS	R7, R7, #1
0x2DB2	0xD1FD    BNE	L_fm_caseTuneUp36
0x2DB4	0xBF00    NOP
0x2DB6	0xBF00    NOP
0x2DB8	0xBF00    NOP
;Click_FM_TIVA.c, 305 :: 		receivedSignalStrengthIndicator = fm_getReceivedSignalStrengthIndicator( );
0x2DBA	0xF7FFFC9B  BL	_fm_getReceivedSignalStrengthIndicator+0
0x2DBE	0x491F    LDR	R1, [PC, #124]
0x2DC0	0x8008    STRH	R0, [R1, #0]
;Click_FM_TIVA.c, 306 :: 		channelFrequency_ = fm_getChannelFrequency( );
0x2DC2	0xF7FFFC2D  BL	_fm_getChannelFrequency+0
0x2DC6	0x481E    LDR	R0, [PC, #120]
0x2DC8	0xED000A00  VSTR.32	S0, [R0, #0]
;Click_FM_TIVA.c, 307 :: 		stationFrequency = fm_getChannel( );
0x2DCC	0xF7FFFB50  BL	_fm_getChannel+0
0x2DD0	0x491C    LDR	R1, [PC, #112]
0x2DD2	0x8008    STRH	R0, [R1, #0]
;Click_FM_TIVA.c, 309 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x2DD4	0x481C    LDR	R0, [PC, #112]
0x2DD6	0x2102    MOVS	R1, #2
0x2DD8	0xF000FC92  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 310 :: 		mikrobus_logWrite( "   *     tune up                            *  ", _LOG_LINE );
0x2DDC	0x481B    LDR	R0, [PC, #108]
0x2DDE	0x2102    MOVS	R1, #2
0x2DE0	0xF000FC8E  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 312 :: 		WordToStr( receivedSignalStrengthIndicator, text );
0x2DE4	0x4815    LDR	R0, [PC, #84]
0x2DE6	0x8800    LDRH	R0, [R0, #0]
0x2DE8	0x4919    LDR	R1, [PC, #100]
0x2DEA	0xF7FFF9FB  BL	_WordToStr+0
;Click_FM_TIVA.c, 313 :: 		mikrobus_logWrite( "   *     rssi:", _LOG_TEXT );
0x2DEE	0x4819    LDR	R0, [PC, #100]
0x2DF0	0x2101    MOVS	R1, #1
0x2DF2	0xF000FC85  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 314 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0x2DF6	0x2101    MOVS	R1, #1
0x2DF8	0x4815    LDR	R0, [PC, #84]
0x2DFA	0xF000FC81  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 315 :: 		mikrobus_logWrite( " dBuV", _LOG_LINE );
0x2DFE	0x4816    LDR	R0, [PC, #88]
0x2E00	0x2102    MOVS	R1, #2
0x2E02	0xF000FC7D  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 317 :: 		FloatToStr( channelFrequency_, text );
0x2E06	0x480E    LDR	R0, [PC, #56]
0x2E08	0xED100A00  VLDR.32	S0, [R0, #0]
0x2E0C	0x4810    LDR	R0, [PC, #64]
0x2E0E	0xF7FFFA11  BL	_FloatToStr+0
;Click_FM_TIVA.c, 318 :: 		mikrobus_logWrite( "   *     tuned frequency:", _LOG_TEXT );
0x2E12	0x4812    LDR	R0, [PC, #72]
0x2E14	0x2101    MOVS	R1, #1
0x2E16	0xF000FC73  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 319 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0x2E1A	0x2101    MOVS	R1, #1
0x2E1C	0x480C    LDR	R0, [PC, #48]
0x2E1E	0xF000FC6F  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 320 :: 		mikrobus_logWrite( " MHz", _LOG_LINE );
0x2E22	0x480F    LDR	R0, [PC, #60]
0x2E24	0x2102    MOVS	R1, #2
0x2E26	0xF000FC6B  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 321 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x2E2A	0x480E    LDR	R0, [PC, #56]
0x2E2C	0x2102    MOVS	R1, #2
0x2E2E	0xF000FC67  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 322 :: 		}
L_end_fm_caseTuneUp:
0x2E32	0xF8DDE000  LDR	LR, [SP, #0]
0x2E36	0xB001    ADD	SP, SP, #4
0x2E38	0x4770    BX	LR
0x2E3A	0xBF00    NOP
0x2E3C	0x0CE82000  	_receivedSignalStrengthIndicator+0
0x2E40	0x0CEC2000  	_channelFrequency_+0
0x2E44	0x0CEA2000  	_stationFrequency+0
0x2E48	0x06722000  	?lstr66_Click_FM_TIVA+0
0x2E4C	0x06A22000  	?lstr67_Click_FM_TIVA+0
0x2E50	0x0CF02000  	_text+0
0x2E54	0x06D22000  	?lstr68_Click_FM_TIVA+0
0x2E58	0x06E12000  	?lstr69_Click_FM_TIVA+0
0x2E5C	0x06E72000  	?lstr70_Click_FM_TIVA+0
0x2E60	0x07012000  	?lstr71_Click_FM_TIVA+0
0x2E64	0x07062000  	?lstr72_Click_FM_TIVA+0
; end of _fm_caseTuneUp
_fm_fineTuneUp:
;__fm_driver.c, 832 :: 		uint8_t fm_fineTuneUp( void )
0x2714	0xB08A    SUB	SP, SP, #40
0x2716	0xF8CDE000  STR	LR, [SP, #0]
;__fm_driver.c, 840 :: 		fm_readRegisters( regBuffer );
0x271A	0xA801    ADD	R0, SP, #4
0x271C	0xF000F89A  BL	_fm_readRegisters+0
;__fm_driver.c, 842 :: 		s = regBuffer[ _FM_SYSTEM_CONFIGURATION_2 ];
0x2720	0xA901    ADD	R1, SP, #4
0x2722	0x1D88    ADDS	R0, R1, #6
0x2724	0x8800    LDRH	R0, [R0, #0]
;__fm_driver.c, 843 :: 		s &= 0x0030;
0x2726	0xF0000030  AND	R0, R0, #48
0x272A	0xB280    UXTH	R0, R0
;__fm_driver.c, 844 :: 		s >>= 4;
0x272C	0x0900    LSRS	R0, R0, #4
0x272E	0xB280    UXTH	R0, R0
;__fm_driver.c, 845 :: 		s &= 0x0003;
0x2730	0xF0000203  AND	R2, R0, #3
0x2734	0xB292    UXTH	R2, R2
; s start address is: 12 (R3)
0x2736	0xB293    UXTH	R3, R2
;__fm_driver.c, 847 :: 		currentChannel  = regBuffer[_FM_READ_CHANNEL];
0x2738	0xF2010012  ADDW	R0, R1, #18
0x273C	0x8801    LDRH	R1, [R0, #0]
;__fm_driver.c, 848 :: 		currentChannel &= 0x03FF;
0x273E	0xF24030FF  MOVW	R0, #1023
0x2742	0xEA010000  AND	R0, R1, R0, LSL #0
; currentChannel start address is: 4 (R1)
0x2746	0xB281    UXTH	R1, R0
;__fm_driver.c, 850 :: 		if (s == 0)
0x2748	0xB91A    CBNZ	R2, L_fm_fineTuneUp62
; s end address is: 12 (R3)
;__fm_driver.c, 852 :: 		increment = 1;
0x274A	0x2001    MOVS	R0, #1
0x274C	0xF8AD0024  STRH	R0, [SP, #36]
;__fm_driver.c, 853 :: 		}
0x2750	0xE00A    B	L_fm_fineTuneUp63
L_fm_fineTuneUp62:
;__fm_driver.c, 854 :: 		else if (s == 1)
; s start address is: 12 (R3)
0x2752	0x2B01    CMP	R3, #1
0x2754	0xD103    BNE	L_fm_fineTuneUp64
; s end address is: 12 (R3)
;__fm_driver.c, 856 :: 		increment = 1;
0x2756	0x2001    MOVS	R0, #1
0x2758	0xF8AD0024  STRH	R0, [SP, #36]
;__fm_driver.c, 857 :: 		}
0x275C	0xE004    B	L_fm_fineTuneUp65
L_fm_fineTuneUp64:
;__fm_driver.c, 858 :: 		else if (s == 2)
; s start address is: 12 (R3)
0x275E	0x2B02    CMP	R3, #2
0x2760	0xD102    BNE	L_fm_fineTuneUp66
; s end address is: 12 (R3)
;__fm_driver.c, 860 :: 		increment = 2;
0x2762	0x2002    MOVS	R0, #2
0x2764	0xF8AD0024  STRH	R0, [SP, #36]
;__fm_driver.c, 861 :: 		}
L_fm_fineTuneUp66:
L_fm_fineTuneUp65:
L_fm_fineTuneUp63:
;__fm_driver.c, 863 :: 		channel_ = currentChannel + increment;
0x2768	0xF8BD0024  LDRH	R0, [SP, #36]
0x276C	0x1808    ADDS	R0, R1, R0
0x276E	0xB280    UXTH	R0, R0
; currentChannel end address is: 4 (R1)
; channel_ start address is: 12 (R3)
0x2770	0xB283    UXTH	R3, R0
;__fm_driver.c, 865 :: 		if (channel_ < 1024)
0x2772	0xF5B06F80  CMP	R0, #1024
0x2776	0xD217    BCS	L_fm_fineTuneUp67
;__fm_driver.c, 867 :: 		regBuffer[_FM_CHANNEL] &= 0x0000;
0x2778	0xAA01    ADD	R2, SP, #4
0x277A	0x1C91    ADDS	R1, R2, #2
0x277C	0x8808    LDRH	R0, [R1, #0]
0x277E	0xF0000000  AND	R0, R0, #0
0x2782	0x8008    STRH	R0, [R1, #0]
;__fm_driver.c, 868 :: 		regBuffer[_FM_CHANNEL] |= channel_;
0x2784	0x1C91    ADDS	R1, R2, #2
0x2786	0x8808    LDRH	R0, [R1, #0]
0x2788	0x4318    ORRS	R0, R3
; channel_ end address is: 12 (R3)
0x278A	0x8008    STRH	R0, [R1, #0]
;__fm_driver.c, 870 :: 		fm_setBits( regBuffer, _FM_CHANNEL, _FM_TUNE_MASK, _FM_TUNE_ENABLE );
0x278C	0xF2480300  MOVW	R3, #32768
0x2790	0xF2400101  MOVW	R1, #1
0x2794	0x4610    MOV	R0, R2
0x2796	0xF64772FF  MOVW	R2, #32767
0x279A	0xF000F939  BL	_fm_setBits+0
;__fm_driver.c, 872 :: 		fm_writeRegisters( regBuffer );
0x279E	0xA801    ADD	R0, SP, #4
0x27A0	0xF000F952  BL	_fm_writeRegisters+0
;__fm_driver.c, 874 :: 		return 0;
0x27A4	0x2000    MOVS	R0, #0
0x27A6	0xE000    B	L_end_fm_fineTuneUp
;__fm_driver.c, 875 :: 		}
L_fm_fineTuneUp67:
;__fm_driver.c, 878 :: 		return 1;
0x27A8	0x2001    MOVS	R0, #1
;__fm_driver.c, 880 :: 		}
L_end_fm_fineTuneUp:
0x27AA	0xF8DDE000  LDR	LR, [SP, #0]
0x27AE	0xB00A    ADD	SP, SP, #40
0x27B0	0x4770    BX	LR
; end of _fm_fineTuneUp
_fm_caseTuneDown:
;Click_FM_TIVA.c, 324 :: 		void fm_caseTuneDown( )
0x32F0	0xB081    SUB	SP, SP, #4
0x32F2	0xF8CDE000  STR	LR, [SP, #0]
;Click_FM_TIVA.c, 326 :: 		fm_fineTuneDown( );
0x32F6	0xF7FFFB0F  BL	_fm_fineTuneDown+0
;Click_FM_TIVA.c, 328 :: 		Delay_ms(100);
0x32FA	0xF64007FE  MOVW	R7, #2302
0x32FE	0xF2C0073D  MOVT	R7, #61
L_fm_caseTuneDown38:
0x3302	0x1E7F    SUBS	R7, R7, #1
0x3304	0xD1FD    BNE	L_fm_caseTuneDown38
0x3306	0xBF00    NOP
0x3308	0xBF00    NOP
0x330A	0xBF00    NOP
0x330C	0xBF00    NOP
0x330E	0xBF00    NOP
;Click_FM_TIVA.c, 330 :: 		fm_endTune( );
0x3310	0xF7FFF970  BL	_fm_endTune+0
;Click_FM_TIVA.c, 332 :: 		Delay_ms(10);
0x3314	0xF641277E  MOVW	R7, #6782
0x3318	0xF2C00706  MOVT	R7, #6
0x331C	0xBF00    NOP
0x331E	0xBF00    NOP
L_fm_caseTuneDown40:
0x3320	0x1E7F    SUBS	R7, R7, #1
0x3322	0xD1FD    BNE	L_fm_caseTuneDown40
0x3324	0xBF00    NOP
0x3326	0xBF00    NOP
0x3328	0xBF00    NOP
;Click_FM_TIVA.c, 334 :: 		receivedSignalStrengthIndicator = fm_getReceivedSignalStrengthIndicator( );
0x332A	0xF7FFF9E3  BL	_fm_getReceivedSignalStrengthIndicator+0
0x332E	0x491F    LDR	R1, [PC, #124]
0x3330	0x8008    STRH	R0, [R1, #0]
;Click_FM_TIVA.c, 335 :: 		channelFrequency_ = fm_getChannelFrequency( );
0x3332	0xF7FFF975  BL	_fm_getChannelFrequency+0
0x3336	0x481E    LDR	R0, [PC, #120]
0x3338	0xED000A00  VSTR.32	S0, [R0, #0]
;Click_FM_TIVA.c, 336 :: 		stationFrequency = fm_getChannel( );
0x333C	0xF7FFF898  BL	_fm_getChannel+0
0x3340	0x491C    LDR	R1, [PC, #112]
0x3342	0x8008    STRH	R0, [R1, #0]
;Click_FM_TIVA.c, 338 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x3344	0x481C    LDR	R0, [PC, #112]
0x3346	0x2102    MOVS	R1, #2
0x3348	0xF000F9DA  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 339 :: 		mikrobus_logWrite( "   *     tune down                          *  ", _LOG_LINE );
0x334C	0x481B    LDR	R0, [PC, #108]
0x334E	0x2102    MOVS	R1, #2
0x3350	0xF000F9D6  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 341 :: 		WordToStr( receivedSignalStrengthIndicator, text );
0x3354	0x4815    LDR	R0, [PC, #84]
0x3356	0x8800    LDRH	R0, [R0, #0]
0x3358	0x4919    LDR	R1, [PC, #100]
0x335A	0xF7FEFF43  BL	_WordToStr+0
;Click_FM_TIVA.c, 342 :: 		mikrobus_logWrite( "   *     rssi:", _LOG_TEXT );
0x335E	0x4819    LDR	R0, [PC, #100]
0x3360	0x2101    MOVS	R1, #1
0x3362	0xF000F9CD  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 343 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0x3366	0x2101    MOVS	R1, #1
0x3368	0x4815    LDR	R0, [PC, #84]
0x336A	0xF000F9C9  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 344 :: 		mikrobus_logWrite( " dBuV", _LOG_LINE );
0x336E	0x4816    LDR	R0, [PC, #88]
0x3370	0x2102    MOVS	R1, #2
0x3372	0xF000F9C5  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 346 :: 		FloatToStr( channelFrequency_, text );
0x3376	0x480E    LDR	R0, [PC, #56]
0x3378	0xED100A00  VLDR.32	S0, [R0, #0]
0x337C	0x4810    LDR	R0, [PC, #64]
0x337E	0xF7FEFF59  BL	_FloatToStr+0
;Click_FM_TIVA.c, 347 :: 		mikrobus_logWrite( "   *     tuned frequency:", _LOG_TEXT );
0x3382	0x4812    LDR	R0, [PC, #72]
0x3384	0x2101    MOVS	R1, #1
0x3386	0xF000F9BB  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 348 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0x338A	0x2101    MOVS	R1, #1
0x338C	0x480C    LDR	R0, [PC, #48]
0x338E	0xF000F9B7  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 349 :: 		mikrobus_logWrite( " MHz", _LOG_LINE );
0x3392	0x480F    LDR	R0, [PC, #60]
0x3394	0x2102    MOVS	R1, #2
0x3396	0xF000F9B3  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 350 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x339A	0x480E    LDR	R0, [PC, #56]
0x339C	0x2102    MOVS	R1, #2
0x339E	0xF000F9AF  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 351 :: 		}
L_end_fm_caseTuneDown:
0x33A2	0xF8DDE000  LDR	LR, [SP, #0]
0x33A6	0xB001    ADD	SP, SP, #4
0x33A8	0x4770    BX	LR
0x33AA	0xBF00    NOP
0x33AC	0x0CE82000  	_receivedSignalStrengthIndicator+0
0x33B0	0x0CEC2000  	_channelFrequency_+0
0x33B4	0x0CEA2000  	_stationFrequency+0
0x33B8	0x00002000  	?lstr73_Click_FM_TIVA+0
0x33BC	0x00302000  	?lstr74_Click_FM_TIVA+0
0x33C0	0x0CF02000  	_text+0
0x33C4	0x00602000  	?lstr75_Click_FM_TIVA+0
0x33C8	0x006F2000  	?lstr76_Click_FM_TIVA+0
0x33CC	0x00752000  	?lstr77_Click_FM_TIVA+0
0x33D0	0x008F2000  	?lstr78_Click_FM_TIVA+0
0x33D4	0x00942000  	?lstr79_Click_FM_TIVA+0
; end of _fm_caseTuneDown
_fm_fineTuneDown:
;__fm_driver.c, 882 :: 		uint8_t fm_fineTuneDown( void )
0x2918	0xB08A    SUB	SP, SP, #40
0x291A	0xF8CDE000  STR	LR, [SP, #0]
;__fm_driver.c, 890 :: 		fm_readRegisters( regBuffer );
0x291E	0xA801    ADD	R0, SP, #4
0x2920	0xF7FFFF98  BL	_fm_readRegisters+0
;__fm_driver.c, 892 :: 		s = regBuffer[ _FM_SYSTEM_CONFIGURATION_2 ];
0x2924	0xA901    ADD	R1, SP, #4
0x2926	0x1D88    ADDS	R0, R1, #6
0x2928	0x8800    LDRH	R0, [R0, #0]
;__fm_driver.c, 893 :: 		s &= 0x0030;
0x292A	0xF0000030  AND	R0, R0, #48
0x292E	0xB280    UXTH	R0, R0
;__fm_driver.c, 894 :: 		s >>= 4;
0x2930	0x0900    LSRS	R0, R0, #4
0x2932	0xB280    UXTH	R0, R0
;__fm_driver.c, 895 :: 		s &= 0x0003;
0x2934	0xF0000203  AND	R2, R0, #3
0x2938	0xB292    UXTH	R2, R2
; s start address is: 12 (R3)
0x293A	0xB293    UXTH	R3, R2
;__fm_driver.c, 897 :: 		currentChannel  = regBuffer[_FM_READ_CHANNEL];
0x293C	0xF2010012  ADDW	R0, R1, #18
0x2940	0x8801    LDRH	R1, [R0, #0]
;__fm_driver.c, 898 :: 		currentChannel &= 0x03FF;
0x2942	0xF24030FF  MOVW	R0, #1023
0x2946	0xEA010000  AND	R0, R1, R0, LSL #0
; currentChannel start address is: 4 (R1)
0x294A	0xB281    UXTH	R1, R0
;__fm_driver.c, 900 :: 		if (s == 0)
0x294C	0xB91A    CBNZ	R2, L_fm_fineTuneDown69
; s end address is: 12 (R3)
;__fm_driver.c, 902 :: 		decrement = 1;
0x294E	0x2001    MOVS	R0, #1
0x2950	0xF8AD0024  STRH	R0, [SP, #36]
;__fm_driver.c, 903 :: 		}
0x2954	0xE00A    B	L_fm_fineTuneDown70
L_fm_fineTuneDown69:
;__fm_driver.c, 904 :: 		else if (s == 1)
; s start address is: 12 (R3)
0x2956	0x2B01    CMP	R3, #1
0x2958	0xD103    BNE	L_fm_fineTuneDown71
; s end address is: 12 (R3)
;__fm_driver.c, 906 :: 		decrement = 1;
0x295A	0x2001    MOVS	R0, #1
0x295C	0xF8AD0024  STRH	R0, [SP, #36]
;__fm_driver.c, 907 :: 		}
0x2960	0xE004    B	L_fm_fineTuneDown72
L_fm_fineTuneDown71:
;__fm_driver.c, 908 :: 		else if (s == 2)
; s start address is: 12 (R3)
0x2962	0x2B02    CMP	R3, #2
0x2964	0xD102    BNE	L_fm_fineTuneDown73
; s end address is: 12 (R3)
;__fm_driver.c, 910 :: 		decrement = 2;
0x2966	0x2002    MOVS	R0, #2
0x2968	0xF8AD0024  STRH	R0, [SP, #36]
;__fm_driver.c, 911 :: 		}
L_fm_fineTuneDown73:
L_fm_fineTuneDown72:
L_fm_fineTuneDown70:
;__fm_driver.c, 913 :: 		channel_ = currentChannel - decrement;
0x296C	0xF8BD0024  LDRH	R0, [SP, #36]
0x2970	0x1A08    SUB	R0, R1, R0
0x2972	0xB280    UXTH	R0, R0
; currentChannel end address is: 4 (R1)
; channel_ start address is: 12 (R3)
0x2974	0xB283    UXTH	R3, R0
;__fm_driver.c, 915 :: 		if (channel_ < 1024)
0x2976	0xF5B06F80  CMP	R0, #1024
0x297A	0xD217    BCS	L_fm_fineTuneDown74
;__fm_driver.c, 917 :: 		regBuffer[_FM_CHANNEL] &= 0x0000;
0x297C	0xAA01    ADD	R2, SP, #4
0x297E	0x1C91    ADDS	R1, R2, #2
0x2980	0x8808    LDRH	R0, [R1, #0]
0x2982	0xF0000000  AND	R0, R0, #0
0x2986	0x8008    STRH	R0, [R1, #0]
;__fm_driver.c, 918 :: 		regBuffer[_FM_CHANNEL] |= channel_;
0x2988	0x1C91    ADDS	R1, R2, #2
0x298A	0x8808    LDRH	R0, [R1, #0]
0x298C	0x4318    ORRS	R0, R3
; channel_ end address is: 12 (R3)
0x298E	0x8008    STRH	R0, [R1, #0]
;__fm_driver.c, 920 :: 		fm_setBits( regBuffer, _FM_CHANNEL, _FM_TUNE_MASK, _FM_TUNE_ENABLE );
0x2990	0xF2480300  MOVW	R3, #32768
0x2994	0xF2400101  MOVW	R1, #1
0x2998	0x4610    MOV	R0, R2
0x299A	0xF64772FF  MOVW	R2, #32767
0x299E	0xF000F837  BL	_fm_setBits+0
;__fm_driver.c, 922 :: 		fm_writeRegisters( regBuffer );
0x29A2	0xA801    ADD	R0, SP, #4
0x29A4	0xF000F850  BL	_fm_writeRegisters+0
;__fm_driver.c, 924 :: 		return 0;
0x29A8	0x2000    MOVS	R0, #0
0x29AA	0xE000    B	L_end_fm_fineTuneDown
;__fm_driver.c, 925 :: 		}
L_fm_fineTuneDown74:
;__fm_driver.c, 928 :: 		return 1;
0x29AC	0x2001    MOVS	R0, #1
;__fm_driver.c, 930 :: 		}
L_end_fm_fineTuneDown:
0x29AE	0xF8DDE000  LDR	LR, [SP, #0]
0x29B2	0xB00A    ADD	SP, SP, #40
0x29B4	0x4770    BX	LR
; end of _fm_fineTuneDown
_fm_caseWrongCommand:
;Click_FM_TIVA.c, 353 :: 		void fm_caseWrongCommand( )
0x31D4	0xB081    SUB	SP, SP, #4
0x31D6	0xF8CDE000  STR	LR, [SP, #0]
;Click_FM_TIVA.c, 355 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x31DA	0x4808    LDR	R0, [PC, #32]
0x31DC	0x2102    MOVS	R1, #2
0x31DE	0xF000FA8F  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 356 :: 		mikrobus_logWrite( "   *     wrong command                      *  ", _LOG_LINE );
0x31E2	0x4807    LDR	R0, [PC, #28]
0x31E4	0x2102    MOVS	R1, #2
0x31E6	0xF000FA8B  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 357 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x31EA	0x4806    LDR	R0, [PC, #24]
0x31EC	0x2102    MOVS	R1, #2
0x31EE	0xF000FA87  BL	_mikrobus_logWrite+0
;Click_FM_TIVA.c, 358 :: 		}
L_end_fm_caseWrongCommand:
0x31F2	0xF8DDE000  LDR	LR, [SP, #0]
0x31F6	0xB001    ADD	SP, SP, #4
0x31F8	0x4770    BX	LR
0x31FA	0xBF00    NOP
0x31FC	0x0C252000  	?lstr80_Click_FM_TIVA+0
0x3200	0x0C552000  	?lstr81_Click_FM_TIVA+0
0x3204	0x0C852000  	?lstr82_Click_FM_TIVA+0
; end of _fm_caseWrongCommand
__Lib_System_TIVA_InitialSetUpRCCRCC2:
;__Lib_System_TIVA.c, 318 :: 		
0x3DD0	0xB081    SUB	SP, SP, #4
0x3DD2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_TIVA.c, 322 :: 		
; ulRSCLKCFG start address is: 8 (R2)
0x3DD6	0x4A34    LDR	R2, [PC, #208]
;__Lib_System_TIVA.c, 323 :: 		
; ulMOSCCTL start address is: 12 (R3)
0x3DD8	0x4B34    LDR	R3, [PC, #208]
;__Lib_System_TIVA.c, 324 :: 		
; ulPLLFREQ0 start address is: 16 (R4)
0x3DDA	0x4C35    LDR	R4, [PC, #212]
;__Lib_System_TIVA.c, 325 :: 		
; ulPLLFREQ1 start address is: 20 (R5)
0x3DDC	0x4D35    LDR	R5, [PC, #212]
;__Lib_System_TIVA.c, 326 :: 		
; Fosc_kHz start address is: 24 (R6)
0x3DDE	0x4E36    LDR	R6, [PC, #216]
;__Lib_System_TIVA.c, 329 :: 		
0x3DE0	0xF04F1130  MOV	R1, #3145776
0x3DE4	0x4835    LDR	R0, [PC, #212]
0x3DE6	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 330 :: 		
0x3DE8	0x2100    MOVS	R1, #0
0x3DEA	0x4835    LDR	R0, [PC, #212]
0x3DEC	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 333 :: 		
0x3DEE	0xF06F0001  MVN	R0, #1
0x3DF2	0xEA030100  AND	R1, R3, R0, LSL #0
0x3DF6	0x4833    LDR	R0, [PC, #204]
0x3DF8	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 334 :: 		
0x3DFA	0xF3C300C0  UBFX	R0, R3, #3, #1
0x3DFE	0xB918    CBNZ	R0, L___Lib_System_TIVA_InitialSetUpRCCRCC228
;__Lib_System_TIVA.c, 337 :: 		
0x3E00	0xF7FDFCEE  BL	_Delay_10ms+0
;__Lib_System_TIVA.c, 338 :: 		
0x3E04	0xF7FDFCEC  BL	_Delay_10ms+0
;__Lib_System_TIVA.c, 339 :: 		
L___Lib_System_TIVA_InitialSetUpRCCRCC228:
;__Lib_System_TIVA.c, 340 :: 		
0x3E08	0xF3C30000  UBFX	R0, R3, #0, #1
; ulMOSCCTL end address is: 12 (R3)
0x3E0C	0xB118    CBZ	R0, L___Lib_System_TIVA_InitialSetUpRCCRCC229
;__Lib_System_TIVA.c, 341 :: 		
0x3E0E	0x2101    MOVS	R1, #1
0x3E10	0xB249    SXTB	R1, R1
0x3E12	0x482D    LDR	R0, [PC, #180]
0x3E14	0x6001    STR	R1, [R0, #0]
L___Lib_System_TIVA_InitialSetUpRCCRCC229:
;__Lib_System_TIVA.c, 343 :: 		
0x3E16	0x482D    LDR	R0, [PC, #180]
0x3E18	0x4286    CMP	R6, R0
0x3E1A	0xD903    BLS	L___Lib_System_TIVA_InitialSetUpRCCRCC230
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_TIVA.c, 344 :: 		
0x3E1C	0x492C    LDR	R1, [PC, #176]
0x3E1E	0x4827    LDR	R0, [PC, #156]
0x3E20	0x6001    STR	R1, [R0, #0]
0x3E22	0xE021    B	L___Lib_System_TIVA_InitialSetUpRCCRCC231
L___Lib_System_TIVA_InitialSetUpRCCRCC230:
;__Lib_System_TIVA.c, 345 :: 		
; Fosc_kHz start address is: 24 (R6)
0x3E24	0x482B    LDR	R0, [PC, #172]
0x3E26	0x4286    CMP	R6, R0
0x3E28	0xD903    BLS	L___Lib_System_TIVA_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_TIVA.c, 346 :: 		
0x3E2A	0x492B    LDR	R1, [PC, #172]
0x3E2C	0x4823    LDR	R0, [PC, #140]
0x3E2E	0x6001    STR	R1, [R0, #0]
0x3E30	0xE01A    B	L___Lib_System_TIVA_InitialSetUpRCCRCC233
L___Lib_System_TIVA_InitialSetUpRCCRCC232:
;__Lib_System_TIVA.c, 347 :: 		
; Fosc_kHz start address is: 24 (R6)
0x3E32	0xF24C3050  MOVW	R0, #50000
0x3E36	0x4286    CMP	R6, R0
0x3E38	0xD903    BLS	L___Lib_System_TIVA_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_TIVA.c, 348 :: 		
0x3E3A	0x4928    LDR	R1, [PC, #160]
0x3E3C	0x481F    LDR	R0, [PC, #124]
0x3E3E	0x6001    STR	R1, [R0, #0]
0x3E40	0xE012    B	L___Lib_System_TIVA_InitialSetUpRCCRCC235
L___Lib_System_TIVA_InitialSetUpRCCRCC234:
;__Lib_System_TIVA.c, 349 :: 		
; Fosc_kHz start address is: 24 (R6)
0x3E42	0xF2475030  MOVW	R0, #30000
0x3E46	0x4286    CMP	R6, R0
0x3E48	0xD903    BLS	L___Lib_System_TIVA_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_TIVA.c, 350 :: 		
0x3E4A	0x4925    LDR	R1, [PC, #148]
0x3E4C	0x481B    LDR	R0, [PC, #108]
0x3E4E	0x6001    STR	R1, [R0, #0]
0x3E50	0xE00A    B	L___Lib_System_TIVA_InitialSetUpRCCRCC237
L___Lib_System_TIVA_InitialSetUpRCCRCC236:
;__Lib_System_TIVA.c, 351 :: 		
; Fosc_kHz start address is: 24 (R6)
0x3E52	0xF5B65F7A  CMP	R6, #16000
0x3E56	0xD903    BLS	L___Lib_System_TIVA_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_TIVA.c, 352 :: 		
0x3E58	0x4922    LDR	R1, [PC, #136]
0x3E5A	0x4818    LDR	R0, [PC, #96]
0x3E5C	0x6001    STR	R1, [R0, #0]
0x3E5E	0xE003    B	L___Lib_System_TIVA_InitialSetUpRCCRCC239
L___Lib_System_TIVA_InitialSetUpRCCRCC238:
;__Lib_System_TIVA.c, 354 :: 		
0x3E60	0xF04F1130  MOV	R1, #3145776
0x3E64	0x4815    LDR	R0, [PC, #84]
0x3E66	0x6001    STR	R1, [R0, #0]
L___Lib_System_TIVA_InitialSetUpRCCRCC239:
L___Lib_System_TIVA_InitialSetUpRCCRCC237:
L___Lib_System_TIVA_InitialSetUpRCCRCC235:
L___Lib_System_TIVA_InitialSetUpRCCRCC233:
L___Lib_System_TIVA_InitialSetUpRCCRCC231:
;__Lib_System_TIVA.c, 356 :: 		
0x3E68	0x481F    LDR	R0, [PC, #124]
0x3E6A	0x6004    STR	R4, [R0, #0]
; ulPLLFREQ0 end address is: 16 (R4)
;__Lib_System_TIVA.c, 357 :: 		
0x3E6C	0x481F    LDR	R0, [PC, #124]
0x3E6E	0x6005    STR	R5, [R0, #0]
; ulPLLFREQ1 end address is: 20 (R5)
;__Lib_System_TIVA.c, 359 :: 		
0x3E70	0xF06F5080  MVN	R0, #268435456
0x3E74	0xEA020100  AND	R1, R2, R0, LSL #0
0x3E78	0x4811    LDR	R0, [PC, #68]
0x3E7A	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 361 :: 		
0x3E7C	0x2101    MOVS	R1, #1
0x3E7E	0xB249    SXTB	R1, R1
0x3E80	0x481B    LDR	R0, [PC, #108]
0x3E82	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 362 :: 		
0x3E84	0x481B    LDR	R0, [PC, #108]
0x3E86	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 364 :: 		
0x3E88	0xF0025080  AND	R0, R2, #268435456
; ulRSCLKCFG end address is: 8 (R2)
0x3E8C	0xB138    CBZ	R0, L___Lib_System_TIVA_InitialSetUpRCCRCC240
;__Lib_System_TIVA.c, 365 :: 		
L___Lib_System_TIVA_InitialSetUpRCCRCC241:
0x3E8E	0x481A    LDR	R0, [PC, #104]
0x3E90	0x6800    LDR	R0, [R0, #0]
0x3E92	0xB900    CBNZ	R0, L___Lib_System_TIVA_InitialSetUpRCCRCC242
;__Lib_System_TIVA.c, 366 :: 		
0x3E94	0xE7FB    B	L___Lib_System_TIVA_InitialSetUpRCCRCC241
L___Lib_System_TIVA_InitialSetUpRCCRCC242:
;__Lib_System_TIVA.c, 367 :: 		
0x3E96	0x2101    MOVS	R1, #1
0x3E98	0xB249    SXTB	R1, R1
0x3E9A	0x4818    LDR	R0, [PC, #96]
0x3E9C	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 368 :: 		
L___Lib_System_TIVA_InitialSetUpRCCRCC240:
;__Lib_System_TIVA.c, 369 :: 		
L_end_InitialSetUpRCCRCC2:
0x3E9E	0xF8DDE000  LDR	LR, [SP, #0]
0x3EA2	0xB001    ADD	SP, SP, #4
0x3EA4	0x4770    BX	LR
0x3EA6	0xBF00    NOP
0x3EA8	0x00043330  	#858783748
0x3EAC	0x00110000  	#17
0x3EB0	0x00180080  	#8388632
0x3EB4	0x00000000  	#0
0x3EB8	0xD4C00001  	#120000
0x3EBC	0xE0C0400F  	SYSCTL_MEMTIM0+0
0x3EC0	0xE0B0400F  	SYSCTL_RSCLKCFG+0
0x3EC4	0xE07C400F  	SYSCTL_MOSCCTL+0
0x3EC8	0x0F8043FC  	SYSCTL_MOSCCTL+0
0x3ECC	0x86A00001  	#100000
0x3ED0	0x01960030  	#3146134
0x3ED4	0x38800001  	#80000
0x3ED8	0x01550030  	#3146069
0x3EDC	0x00D30030  	#3145939
0x3EE0	0x00B20030  	#3145906
0x3EE4	0x00710030  	#3145841
0x3EE8	0xE160400F  	SYSCTL_PLLFREQ0+0
0x3EEC	0xE164400F  	SYSCTL_PLLFREQ1+0
0x3EF0	0x167C43FC  	SYSCTL_RSCLKCFG+0
0x3EF4	0x167843FC  	SYSCTL_RSCLKCFG+0
0x3EF8	0x2D0043FC  	SYSCTL_PLLSTAT+0
0x3EFC	0x167043FC  	SYSCTL_RSCLKCFG+0
; end of __Lib_System_TIVA_InitialSetUpRCCRCC2
__Lib_System_TIVA_InitialSetUpFosc:
;__Lib_System_TIVA.c, 314 :: 		
0x3D98	0xB081    SUB	SP, SP, #4
;__Lib_System_TIVA.c, 315 :: 		
0x3D9A	0x4902    LDR	R1, [PC, #8]
0x3D9C	0x4802    LDR	R0, [PC, #8]
0x3D9E	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 316 :: 		
L_end_InitialSetUpFosc:
0x3DA0	0xB001    ADD	SP, SP, #4
0x3DA2	0x4770    BX	LR
0x3DA4	0xD4C00001  	#120000
0x3DA8	0x0D582000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_TIVA_InitialSetUpFosc
___GenExcept:
;__Lib_System_TIVA.c, 281 :: 		
0x3D64	0xB081    SUB	SP, SP, #4
;__Lib_System_TIVA.c, 282 :: 		
L___GenExcept24:
;__Lib_System_TIVA.c, 283 :: 		
0x3D66	0xE7FE    B	L___GenExcept24
;__Lib_System_TIVA.c, 284 :: 		
L_end___GenExcept:
0x3D68	0xB001    ADD	SP, SP, #4
0x3D6A	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_TIVA.c, 87 :: 		
0x3D6C	0xB081    SUB	SP, SP, #4
;__Lib_System_TIVA.c, 90 :: 		
0x3D6E	0xF64E5088  MOVW	R0, #60808
;__Lib_System_TIVA.c, 91 :: 		
0x3D72	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_TIVA.c, 93 :: 		
0x3D76	0x6801    LDR	R1, [R0, #0]
;__Lib_System_TIVA.c, 95 :: 		
0x3D78	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_TIVA.c, 97 :: 		
0x3D7C	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 99 :: 		
0x3D7E	0xBF00    NOP
;__Lib_System_TIVA.c, 100 :: 		
0x3D80	0xBF00    NOP
;__Lib_System_TIVA.c, 101 :: 		
0x3D82	0xBF00    NOP
;__Lib_System_TIVA.c, 102 :: 		
0x3D84	0xBF00    NOP
;__Lib_System_TIVA.c, 104 :: 		
0x3D86	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_TIVA.c, 105 :: 		
0x3D8A	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_TIVA.c, 106 :: 		
0x3D8E	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_TIVA.c, 107 :: 		
L_end___EnableFPU:
0x3D92	0xB001    ADD	SP, SP, #4
0x3D94	0x4770    BX	LR
; end of ___EnableFPU
0x4FC4	0xB500    PUSH	(R14)
0x4FC6	0xF8DFB014  LDR	R11, [PC, #20]
0x4FCA	0xF8DFA014  LDR	R10, [PC, #20]
0x4FCE	0xF8DFC014  LDR	R12, [PC, #20]
0x4FD2	0xF7FEFE03  BL	15324
0x4FD6	0xBD00    POP	(R15)
0x4FD8	0x4770    BX	LR
0x4FDA	0xBF00    NOP
0x4FDC	0x00002000  	#536870912
0x4FE0	0x0CE82000  	#536874216
0x4FE4	0x3F000000  	#16128
0x5044	0xB500    PUSH	(R14)
0x5046	0xF8DFB010  LDR	R11, [PC, #16]
0x504A	0xF8DFA010  LDR	R10, [PC, #16]
0x504E	0xF7FEFDA7  BL	15264
0x5052	0xBD00    POP	(R15)
0x5054	0x4770    BX	LR
0x5056	0xBF00    NOP
0x5058	0x00002000  	#536870912
0x505C	0x0DA02000  	#536874400
;Click_FM_TIVA.c,3 :: __FM_I2C_CFG [4]
0x17DC	0x000186A0 ;__FM_I2C_CFG+0
; end of __FM_I2C_CFG
;Click_FM_TIVA.c,0 :: ?ICS?lstr73_Click_FM_TIVA [48]
0x3F00	0x2A202020 ;?ICS?lstr73_Click_FM_TIVA+0
0x3F04	0x2A2A2A2A ;?ICS?lstr73_Click_FM_TIVA+4
0x3F08	0x2A2A2A2A ;?ICS?lstr73_Click_FM_TIVA+8
0x3F0C	0x2A2A2A2A ;?ICS?lstr73_Click_FM_TIVA+12
0x3F10	0x2A2A2A2A ;?ICS?lstr73_Click_FM_TIVA+16
0x3F14	0x2A2A2A2A ;?ICS?lstr73_Click_FM_TIVA+20
0x3F18	0x2A2A2A2A ;?ICS?lstr73_Click_FM_TIVA+24
0x3F1C	0x2A2A2A2A ;?ICS?lstr73_Click_FM_TIVA+28
0x3F20	0x2A2A2A2A ;?ICS?lstr73_Click_FM_TIVA+32
0x3F24	0x2A2A2A2A ;?ICS?lstr73_Click_FM_TIVA+36
0x3F28	0x2A2A2A2A ;?ICS?lstr73_Click_FM_TIVA+40
0x3F2C	0x0020202A ;?ICS?lstr73_Click_FM_TIVA+44
; end of ?ICS?lstr73_Click_FM_TIVA
;Click_FM_TIVA.c,0 :: ?ICS?lstr74_Click_FM_TIVA [48]
0x3F30	0x2A202020 ;?ICS?lstr74_Click_FM_TIVA+0
0x3F34	0x20202020 ;?ICS?lstr74_Click_FM_TIVA+4
0x3F38	0x6E757420 ;?ICS?lstr74_Click_FM_TIVA+8
0x3F3C	0x6F642065 ;?ICS?lstr74_Click_FM_TIVA+12
0x3F40	0x20206E77 ;?ICS?lstr74_Click_FM_TIVA+16
0x3F44	0x20202020 ;?ICS?lstr74_Click_FM_TIVA+20
0x3F48	0x20202020 ;?ICS?lstr74_Click_FM_TIVA+24
0x3F4C	0x20202020 ;?ICS?lstr74_Click_FM_TIVA+28
0x3F50	0x20202020 ;?ICS?lstr74_Click_FM_TIVA+32
0x3F54	0x20202020 ;?ICS?lstr74_Click_FM_TIVA+36
0x3F58	0x20202020 ;?ICS?lstr74_Click_FM_TIVA+40
0x3F5C	0x0020202A ;?ICS?lstr74_Click_FM_TIVA+44
; end of ?ICS?lstr74_Click_FM_TIVA
;,0 :: _initBlock_3 [52]
; Containing: ?ICS?lstr75_Click_FM_TIVA [15]
;             ?ICS?lstr76_Click_FM_TIVA [6]
;             ?ICS?lstr77_Click_FM_TIVA [26]
;             ?ICS?lstr78_Click_FM_TIVA [5]
0x3F60	0x2A202020 ;_initBlock_3+0 : ?ICS?lstr75_Click_FM_TIVA at 0x3F60
0x3F64	0x20202020 ;_initBlock_3+4
0x3F68	0x73737220 ;_initBlock_3+8
0x3F6C	0x20003A69 ;_initBlock_3+12 : ?ICS?lstr76_Click_FM_TIVA at 0x3F6F
0x3F70	0x56754264 ;_initBlock_3+16
0x3F74	0x20202000 ;_initBlock_3+20 : ?ICS?lstr77_Click_FM_TIVA at 0x3F75
0x3F78	0x2020202A ;_initBlock_3+24
0x3F7C	0x75742020 ;_initBlock_3+28
0x3F80	0x2064656E ;_initBlock_3+32
0x3F84	0x71657266 ;_initBlock_3+36
0x3F88	0x636E6575 ;_initBlock_3+40
0x3F8C	0x20003A79 ;_initBlock_3+44 : ?ICS?lstr78_Click_FM_TIVA at 0x3F8F
0x3F90	0x007A484D ;_initBlock_3+48
; end of _initBlock_3
;Click_FM_TIVA.c,0 :: ?ICS?lstr79_Click_FM_TIVA [48]
0x3F94	0x2A202020 ;?ICS?lstr79_Click_FM_TIVA+0
0x3F98	0x2A2A2A2A ;?ICS?lstr79_Click_FM_TIVA+4
0x3F9C	0x2A2A2A2A ;?ICS?lstr79_Click_FM_TIVA+8
0x3FA0	0x2A2A2A2A ;?ICS?lstr79_Click_FM_TIVA+12
0x3FA4	0x2A2A2A2A ;?ICS?lstr79_Click_FM_TIVA+16
0x3FA8	0x2A2A2A2A ;?ICS?lstr79_Click_FM_TIVA+20
0x3FAC	0x2A2A2A2A ;?ICS?lstr79_Click_FM_TIVA+24
0x3FB0	0x2A2A2A2A ;?ICS?lstr79_Click_FM_TIVA+28
0x3FB4	0x2A2A2A2A ;?ICS?lstr79_Click_FM_TIVA+32
0x3FB8	0x2A2A2A2A ;?ICS?lstr79_Click_FM_TIVA+36
0x3FBC	0x2A2A2A2A ;?ICS?lstr79_Click_FM_TIVA+40
0x3FC0	0x0020202A ;?ICS?lstr79_Click_FM_TIVA+44
; end of ?ICS?lstr79_Click_FM_TIVA
;,0 :: _initBlock_5 [400]
; Containing: ?ICS_mute_ [1]
;             ?ICS?lstr39_Click_FM_TIVA [48]
;             ?ICS?lstr40_Click_FM_TIVA [48]
;             ?ICS?lstr41_Click_FM_TIVA [48]
;             ?ICS?lstr42_Click_FM_TIVA [48]
;             ?ICS?lstr43_Click_FM_TIVA [48]
;             ?ICS?lstr44_Click_FM_TIVA [48]
;             ?ICS?lstr20_Click_FM_TIVA [48]
;             ?ICS?lstr21_Click_FM_TIVA [48]
;             ?ICS?lstr22_Click_FM_TIVA [15]
0x3FC4	0x20202000 ;_initBlock_5+0 : ?ICS_mute_ at 0x3FC4 : ?ICS?lstr39_Click_FM_TIVA at 0x3FC5
0x3FC8	0x2A2A2A2A ;_initBlock_5+4
0x3FCC	0x2A2A2A2A ;_initBlock_5+8
0x3FD0	0x2A2A2A2A ;_initBlock_5+12
0x3FD4	0x2A2A2A2A ;_initBlock_5+16
0x3FD8	0x2A2A2A2A ;_initBlock_5+20
0x3FDC	0x2A2A2A2A ;_initBlock_5+24
0x3FE0	0x2A2A2A2A ;_initBlock_5+28
0x3FE4	0x2A2A2A2A ;_initBlock_5+32
0x3FE8	0x2A2A2A2A ;_initBlock_5+36
0x3FEC	0x2A2A2A2A ;_initBlock_5+40
0x3FF0	0x20202A2A ;_initBlock_5+44
0x3FF4	0x20202000 ;_initBlock_5+48 : ?ICS?lstr40_Click_FM_TIVA at 0x3FF5
0x3FF8	0x2020202A ;_initBlock_5+52
0x3FFC	0x756D2020 ;_initBlock_5+56
0x4000	0x65206574 ;_initBlock_5+60
0x4004	0x6C62616E ;_initBlock_5+64
0x4008	0x20206465 ;_initBlock_5+68
0x400C	0x20202020 ;_initBlock_5+72
0x4010	0x20202020 ;_initBlock_5+76
0x4014	0x20202020 ;_initBlock_5+80
0x4018	0x20202020 ;_initBlock_5+84
0x401C	0x20202020 ;_initBlock_5+88
0x4020	0x20202A20 ;_initBlock_5+92
0x4024	0x20202000 ;_initBlock_5+96 : ?ICS?lstr41_Click_FM_TIVA at 0x4025
0x4028	0x2A2A2A2A ;_initBlock_5+100
0x402C	0x2A2A2A2A ;_initBlock_5+104
0x4030	0x2A2A2A2A ;_initBlock_5+108
0x4034	0x2A2A2A2A ;_initBlock_5+112
0x4038	0x2A2A2A2A ;_initBlock_5+116
0x403C	0x2A2A2A2A ;_initBlock_5+120
0x4040	0x2A2A2A2A ;_initBlock_5+124
0x4044	0x2A2A2A2A ;_initBlock_5+128
0x4048	0x2A2A2A2A ;_initBlock_5+132
0x404C	0x2A2A2A2A ;_initBlock_5+136
0x4050	0x20202A2A ;_initBlock_5+140
0x4054	0x20202000 ;_initBlock_5+144 : ?ICS?lstr42_Click_FM_TIVA at 0x4055
0x4058	0x2A2A2A2A ;_initBlock_5+148
0x405C	0x2A2A2A2A ;_initBlock_5+152
0x4060	0x2A2A2A2A ;_initBlock_5+156
0x4064	0x2A2A2A2A ;_initBlock_5+160
0x4068	0x2A2A2A2A ;_initBlock_5+164
0x406C	0x2A2A2A2A ;_initBlock_5+168
0x4070	0x2A2A2A2A ;_initBlock_5+172
0x4074	0x2A2A2A2A ;_initBlock_5+176
0x4078	0x2A2A2A2A ;_initBlock_5+180
0x407C	0x2A2A2A2A ;_initBlock_5+184
0x4080	0x20202A2A ;_initBlock_5+188
0x4084	0x20202000 ;_initBlock_5+192 : ?ICS?lstr43_Click_FM_TIVA at 0x4085
0x4088	0x2020202A ;_initBlock_5+196
0x408C	0x756D2020 ;_initBlock_5+200
0x4090	0x64206574 ;_initBlock_5+204
0x4094	0x62617369 ;_initBlock_5+208
0x4098	0x2064656C ;_initBlock_5+212
0x409C	0x20202020 ;_initBlock_5+216
0x40A0	0x20202020 ;_initBlock_5+220
0x40A4	0x20202020 ;_initBlock_5+224
0x40A8	0x20202020 ;_initBlock_5+228
0x40AC	0x20202020 ;_initBlock_5+232
0x40B0	0x20202A20 ;_initBlock_5+236
0x40B4	0x20202000 ;_initBlock_5+240 : ?ICS?lstr44_Click_FM_TIVA at 0x40B5
0x40B8	0x2A2A2A2A ;_initBlock_5+244
0x40BC	0x2A2A2A2A ;_initBlock_5+248
0x40C0	0x2A2A2A2A ;_initBlock_5+252
0x40C4	0x2A2A2A2A ;_initBlock_5+256
0x40C8	0x2A2A2A2A ;_initBlock_5+260
0x40CC	0x2A2A2A2A ;_initBlock_5+264
0x40D0	0x2A2A2A2A ;_initBlock_5+268
0x40D4	0x2A2A2A2A ;_initBlock_5+272
0x40D8	0x2A2A2A2A ;_initBlock_5+276
0x40DC	0x2A2A2A2A ;_initBlock_5+280
0x40E0	0x20202A2A ;_initBlock_5+284
0x40E4	0x20202000 ;_initBlock_5+288 : ?ICS?lstr20_Click_FM_TIVA at 0x40E5
0x40E8	0x2A2A2A2A ;_initBlock_5+292
0x40EC	0x2A2A2A2A ;_initBlock_5+296
0x40F0	0x2A2A2A2A ;_initBlock_5+300
0x40F4	0x2A2A2A2A ;_initBlock_5+304
0x40F8	0x2A2A2A2A ;_initBlock_5+308
0x40FC	0x2A2A2A2A ;_initBlock_5+312
0x4100	0x2A2A2A2A ;_initBlock_5+316
0x4104	0x2A2A2A2A ;_initBlock_5+320
0x4108	0x2A2A2A2A ;_initBlock_5+324
0x410C	0x2A2A2A2A ;_initBlock_5+328
0x4110	0x20202A2A ;_initBlock_5+332
0x4114	0x20202000 ;_initBlock_5+336 : ?ICS?lstr21_Click_FM_TIVA at 0x4115
0x4118	0x2020202A ;_initBlock_5+340
0x411C	0x75742020 ;_initBlock_5+344
0x4120	0x6320656E ;_initBlock_5+348
0x4124	0x6C706D6F ;_initBlock_5+352
0x4128	0x20657465 ;_initBlock_5+356
0x412C	0x20202020 ;_initBlock_5+360
0x4130	0x20202020 ;_initBlock_5+364
0x4134	0x20202020 ;_initBlock_5+368
0x4138	0x20202020 ;_initBlock_5+372
0x413C	0x20202020 ;_initBlock_5+376
0x4140	0x20202A20 ;_initBlock_5+380
0x4144	0x20202000 ;_initBlock_5+384 : ?ICS?lstr22_Click_FM_TIVA at 0x4145
0x4148	0x2020202A ;_initBlock_5+388
0x414C	0x73722020 ;_initBlock_5+392
0x4150	0x003A6973 ;_initBlock_5+396
; end of _initBlock_5
;Click_FM_TIVA.c,0 :: ?ICS?lstr23_Click_FM_TIVA [6]
0x4154	0x75426420 ;?ICS?lstr23_Click_FM_TIVA+0
0x4158	0x0056 ;?ICS?lstr23_Click_FM_TIVA+4
; end of ?ICS?lstr23_Click_FM_TIVA
;Click_FM_TIVA.c,0 :: ?ICS?lstr24_Click_FM_TIVA [26]
0x415A	0x2A202020 ;?ICS?lstr24_Click_FM_TIVA+0
0x415E	0x20202020 ;?ICS?lstr24_Click_FM_TIVA+4
0x4162	0x6E757420 ;?ICS?lstr24_Click_FM_TIVA+8
0x4166	0x66206465 ;?ICS?lstr24_Click_FM_TIVA+12
0x416A	0x75716572 ;?ICS?lstr24_Click_FM_TIVA+16
0x416E	0x79636E65 ;?ICS?lstr24_Click_FM_TIVA+20
0x4172	0x003A ;?ICS?lstr24_Click_FM_TIVA+24
; end of ?ICS?lstr24_Click_FM_TIVA
;,0 :: _initBlock_8 [54]
; Containing: ?ICS?lstr25_Click_FM_TIVA [5]
;             ?ICS?lstr26_Click_FM_TIVA [48]
;             ?ICS_memory_ [1]
0x4174	0x7A484D20 ;_initBlock_8+0 : ?ICS?lstr25_Click_FM_TIVA at 0x4174
0x4178	0x20202000 ;_initBlock_8+4 : ?ICS?lstr26_Click_FM_TIVA at 0x4179
0x417C	0x2A2A2A2A ;_initBlock_8+8
0x4180	0x2A2A2A2A ;_initBlock_8+12
0x4184	0x2A2A2A2A ;_initBlock_8+16
0x4188	0x2A2A2A2A ;_initBlock_8+20
0x418C	0x2A2A2A2A ;_initBlock_8+24
0x4190	0x2A2A2A2A ;_initBlock_8+28
0x4194	0x2A2A2A2A ;_initBlock_8+32
0x4198	0x2A2A2A2A ;_initBlock_8+36
0x419C	0x2A2A2A2A ;_initBlock_8+40
0x41A0	0x2A2A2A2A ;_initBlock_8+44
0x41A4	0x20202A2A ;_initBlock_8+48
0x41A8	0x0000 ;_initBlock_8+52 : ?ICS_memory_ at 0x41A9
; end of _initBlock_8
;Click_FM_TIVA.c,0 :: ?ICS?lstr27_Click_FM_TIVA [48]
0x41AA	0x2A202020 ;?ICS?lstr27_Click_FM_TIVA+0
0x41AE	0x2A2A2A2A ;?ICS?lstr27_Click_FM_TIVA+4
0x41B2	0x2A2A2A2A ;?ICS?lstr27_Click_FM_TIVA+8
0x41B6	0x2A2A2A2A ;?ICS?lstr27_Click_FM_TIVA+12
0x41BA	0x2A2A2A2A ;?ICS?lstr27_Click_FM_TIVA+16
0x41BE	0x2A2A2A2A ;?ICS?lstr27_Click_FM_TIVA+20
0x41C2	0x2A2A2A2A ;?ICS?lstr27_Click_FM_TIVA+24
0x41C6	0x2A2A2A2A ;?ICS?lstr27_Click_FM_TIVA+28
0x41CA	0x2A2A2A2A ;?ICS?lstr27_Click_FM_TIVA+32
0x41CE	0x2A2A2A2A ;?ICS?lstr27_Click_FM_TIVA+36
0x41D2	0x2A2A2A2A ;?ICS?lstr27_Click_FM_TIVA+40
0x41D6	0x0020202A ;?ICS?lstr27_Click_FM_TIVA+44
; end of ?ICS?lstr27_Click_FM_TIVA
;Click_FM_TIVA.c,0 :: ?ICS?lstr28_Click_FM_TIVA [48]
0x41DA	0x2A202020 ;?ICS?lstr28_Click_FM_TIVA+0
0x41DE	0x20202020 ;?ICS?lstr28_Click_FM_TIVA+4
0x41E2	0x61747320 ;?ICS?lstr28_Click_FM_TIVA+8
0x41E6	0x6E6F6974 ;?ICS?lstr28_Click_FM_TIVA+12
0x41EA	0x6D203120 ;?ICS?lstr28_Click_FM_TIVA+16
0x41EE	0x726F6D65 ;?ICS?lstr28_Click_FM_TIVA+20
0x41F2	0x64657A69 ;?ICS?lstr28_Click_FM_TIVA+24
0x41F6	0x20202020 ;?ICS?lstr28_Click_FM_TIVA+28
0x41FA	0x20202020 ;?ICS?lstr28_Click_FM_TIVA+32
0x41FE	0x20202020 ;?ICS?lstr28_Click_FM_TIVA+36
0x4202	0x20202020 ;?ICS?lstr28_Click_FM_TIVA+40
0x4206	0x0020202A ;?ICS?lstr28_Click_FM_TIVA+44
; end of ?ICS?lstr28_Click_FM_TIVA
;Click_FM_TIVA.c,0 :: ?ICS?lstr29_Click_FM_TIVA [48]
0x420A	0x2A202020 ;?ICS?lstr29_Click_FM_TIVA+0
0x420E	0x2A2A2A2A ;?ICS?lstr29_Click_FM_TIVA+4
0x4212	0x2A2A2A2A ;?ICS?lstr29_Click_FM_TIVA+8
0x4216	0x2A2A2A2A ;?ICS?lstr29_Click_FM_TIVA+12
0x421A	0x2A2A2A2A ;?ICS?lstr29_Click_FM_TIVA+16
0x421E	0x2A2A2A2A ;?ICS?lstr29_Click_FM_TIVA+20
0x4222	0x2A2A2A2A ;?ICS?lstr29_Click_FM_TIVA+24
0x4226	0x2A2A2A2A ;?ICS?lstr29_Click_FM_TIVA+28
0x422A	0x2A2A2A2A ;?ICS?lstr29_Click_FM_TIVA+32
0x422E	0x2A2A2A2A ;?ICS?lstr29_Click_FM_TIVA+36
0x4232	0x2A2A2A2A ;?ICS?lstr29_Click_FM_TIVA+40
0x4236	0x0020202A ;?ICS?lstr29_Click_FM_TIVA+44
; end of ?ICS?lstr29_Click_FM_TIVA
;Click_FM_TIVA.c,0 :: ?ICS?lstr30_Click_FM_TIVA [48]
0x423A	0x2A202020 ;?ICS?lstr30_Click_FM_TIVA+0
0x423E	0x2A2A2A2A ;?ICS?lstr30_Click_FM_TIVA+4
0x4242	0x2A2A2A2A ;?ICS?lstr30_Click_FM_TIVA+8
0x4246	0x2A2A2A2A ;?ICS?lstr30_Click_FM_TIVA+12
0x424A	0x2A2A2A2A ;?ICS?lstr30_Click_FM_TIVA+16
0x424E	0x2A2A2A2A ;?ICS?lstr30_Click_FM_TIVA+20
0x4252	0x2A2A2A2A ;?ICS?lstr30_Click_FM_TIVA+24
0x4256	0x2A2A2A2A ;?ICS?lstr30_Click_FM_TIVA+28
0x425A	0x2A2A2A2A ;?ICS?lstr30_Click_FM_TIVA+32
0x425E	0x2A2A2A2A ;?ICS?lstr30_Click_FM_TIVA+36
0x4262	0x2A2A2A2A ;?ICS?lstr30_Click_FM_TIVA+40
0x4266	0x0020202A ;?ICS?lstr30_Click_FM_TIVA+44
; end of ?ICS?lstr30_Click_FM_TIVA
;Click_FM_TIVA.c,0 :: ?ICS?lstr31_Click_FM_TIVA [48]
0x426A	0x2A202020 ;?ICS?lstr31_Click_FM_TIVA+0
0x426E	0x20202020 ;?ICS?lstr31_Click_FM_TIVA+4
0x4272	0x61747320 ;?ICS?lstr31_Click_FM_TIVA+8
0x4276	0x6E6F6974 ;?ICS?lstr31_Click_FM_TIVA+12
0x427A	0x6D203220 ;?ICS?lstr31_Click_FM_TIVA+16
0x427E	0x726F6D65 ;?ICS?lstr31_Click_FM_TIVA+20
0x4282	0x64657A69 ;?ICS?lstr31_Click_FM_TIVA+24
0x4286	0x20202020 ;?ICS?lstr31_Click_FM_TIVA+28
0x428A	0x20202020 ;?ICS?lstr31_Click_FM_TIVA+32
0x428E	0x20202020 ;?ICS?lstr31_Click_FM_TIVA+36
0x4292	0x20202020 ;?ICS?lstr31_Click_FM_TIVA+40
0x4296	0x0020202A ;?ICS?lstr31_Click_FM_TIVA+44
; end of ?ICS?lstr31_Click_FM_TIVA
;Click_FM_TIVA.c,0 :: ?ICS?lstr32_Click_FM_TIVA [48]
0x429A	0x2A202020 ;?ICS?lstr32_Click_FM_TIVA+0
0x429E	0x2A2A2A2A ;?ICS?lstr32_Click_FM_TIVA+4
0x42A2	0x2A2A2A2A ;?ICS?lstr32_Click_FM_TIVA+8
0x42A6	0x2A2A2A2A ;?ICS?lstr32_Click_FM_TIVA+12
0x42AA	0x2A2A2A2A ;?ICS?lstr32_Click_FM_TIVA+16
0x42AE	0x2A2A2A2A ;?ICS?lstr32_Click_FM_TIVA+20
0x42B2	0x2A2A2A2A ;?ICS?lstr32_Click_FM_TIVA+24
0x42B6	0x2A2A2A2A ;?ICS?lstr32_Click_FM_TIVA+28
0x42BA	0x2A2A2A2A ;?ICS?lstr32_Click_FM_TIVA+32
0x42BE	0x2A2A2A2A ;?ICS?lstr32_Click_FM_TIVA+36
0x42C2	0x2A2A2A2A ;?ICS?lstr32_Click_FM_TIVA+40
0x42C6	0x0020202A ;?ICS?lstr32_Click_FM_TIVA+44
; end of ?ICS?lstr32_Click_FM_TIVA
;Click_FM_TIVA.c,0 :: ?ICS?lstr33_Click_FM_TIVA [48]
0x42CA	0x2A202020 ;?ICS?lstr33_Click_FM_TIVA+0
0x42CE	0x2A2A2A2A ;?ICS?lstr33_Click_FM_TIVA+4
0x42D2	0x2A2A2A2A ;?ICS?lstr33_Click_FM_TIVA+8
0x42D6	0x2A2A2A2A ;?ICS?lstr33_Click_FM_TIVA+12
0x42DA	0x2A2A2A2A ;?ICS?lstr33_Click_FM_TIVA+16
0x42DE	0x2A2A2A2A ;?ICS?lstr33_Click_FM_TIVA+20
0x42E2	0x2A2A2A2A ;?ICS?lstr33_Click_FM_TIVA+24
0x42E6	0x2A2A2A2A ;?ICS?lstr33_Click_FM_TIVA+28
0x42EA	0x2A2A2A2A ;?ICS?lstr33_Click_FM_TIVA+32
0x42EE	0x2A2A2A2A ;?ICS?lstr33_Click_FM_TIVA+36
0x42F2	0x2A2A2A2A ;?ICS?lstr33_Click_FM_TIVA+40
0x42F6	0x0020202A ;?ICS?lstr33_Click_FM_TIVA+44
; end of ?ICS?lstr33_Click_FM_TIVA
;Click_FM_TIVA.c,0 :: ?ICS?lstr34_Click_FM_TIVA [48]
0x42FA	0x2A202020 ;?ICS?lstr34_Click_FM_TIVA+0
0x42FE	0x20202020 ;?ICS?lstr34_Click_FM_TIVA+4
0x4302	0x61747320 ;?ICS?lstr34_Click_FM_TIVA+8
0x4306	0x6E6F6974 ;?ICS?lstr34_Click_FM_TIVA+12
0x430A	0x6D203320 ;?ICS?lstr34_Click_FM_TIVA+16
0x430E	0x726F6D65 ;?ICS?lstr34_Click_FM_TIVA+20
0x4312	0x64657A69 ;?ICS?lstr34_Click_FM_TIVA+24
0x4316	0x20202020 ;?ICS?lstr34_Click_FM_TIVA+28
0x431A	0x20202020 ;?ICS?lstr34_Click_FM_TIVA+32
0x431E	0x20202020 ;?ICS?lstr34_Click_FM_TIVA+36
0x4322	0x20202020 ;?ICS?lstr34_Click_FM_TIVA+40
0x4326	0x0020202A ;?ICS?lstr34_Click_FM_TIVA+44
; end of ?ICS?lstr34_Click_FM_TIVA
;Click_FM_TIVA.c,0 :: ?ICS?lstr35_Click_FM_TIVA [48]
0x432A	0x2A202020 ;?ICS?lstr35_Click_FM_TIVA+0
0x432E	0x2A2A2A2A ;?ICS?lstr35_Click_FM_TIVA+4
0x4332	0x2A2A2A2A ;?ICS?lstr35_Click_FM_TIVA+8
0x4336	0x2A2A2A2A ;?ICS?lstr35_Click_FM_TIVA+12
0x433A	0x2A2A2A2A ;?ICS?lstr35_Click_FM_TIVA+16
0x433E	0x2A2A2A2A ;?ICS?lstr35_Click_FM_TIVA+20
0x4342	0x2A2A2A2A ;?ICS?lstr35_Click_FM_TIVA+24
0x4346	0x2A2A2A2A ;?ICS?lstr35_Click_FM_TIVA+28
0x434A	0x2A2A2A2A ;?ICS?lstr35_Click_FM_TIVA+32
0x434E	0x2A2A2A2A ;?ICS?lstr35_Click_FM_TIVA+36
0x4352	0x2A2A2A2A ;?ICS?lstr35_Click_FM_TIVA+40
0x4356	0x0020202A ;?ICS?lstr35_Click_FM_TIVA+44
; end of ?ICS?lstr35_Click_FM_TIVA
;Click_FM_TIVA.c,0 :: ?ICS?lstr36_Click_FM_TIVA [48]
0x435A	0x2A202020 ;?ICS?lstr36_Click_FM_TIVA+0
0x435E	0x2A2A2A2A ;?ICS?lstr36_Click_FM_TIVA+4
0x4362	0x2A2A2A2A ;?ICS?lstr36_Click_FM_TIVA+8
0x4366	0x2A2A2A2A ;?ICS?lstr36_Click_FM_TIVA+12
0x436A	0x2A2A2A2A ;?ICS?lstr36_Click_FM_TIVA+16
0x436E	0x2A2A2A2A ;?ICS?lstr36_Click_FM_TIVA+20
0x4372	0x2A2A2A2A ;?ICS?lstr36_Click_FM_TIVA+24
0x4376	0x2A2A2A2A ;?ICS?lstr36_Click_FM_TIVA+28
0x437A	0x2A2A2A2A ;?ICS?lstr36_Click_FM_TIVA+32
0x437E	0x2A2A2A2A ;?ICS?lstr36_Click_FM_TIVA+36
0x4382	0x2A2A2A2A ;?ICS?lstr36_Click_FM_TIVA+40
0x4386	0x0020202A ;?ICS?lstr36_Click_FM_TIVA+44
; end of ?ICS?lstr36_Click_FM_TIVA
;Click_FM_TIVA.c,0 :: ?ICS?lstr37_Click_FM_TIVA [48]
0x438A	0x2A202020 ;?ICS?lstr37_Click_FM_TIVA+0
0x438E	0x20202020 ;?ICS?lstr37_Click_FM_TIVA+4
0x4392	0x61747320 ;?ICS?lstr37_Click_FM_TIVA+8
0x4396	0x6E6F6974 ;?ICS?lstr37_Click_FM_TIVA+12
0x439A	0x6D203120 ;?ICS?lstr37_Click_FM_TIVA+16
0x439E	0x726F6D65 ;?ICS?lstr37_Click_FM_TIVA+20
0x43A2	0x64657A69 ;?ICS?lstr37_Click_FM_TIVA+24
0x43A6	0x20202020 ;?ICS?lstr37_Click_FM_TIVA+28
0x43AA	0x20202020 ;?ICS?lstr37_Click_FM_TIVA+32
0x43AE	0x20202020 ;?ICS?lstr37_Click_FM_TIVA+36
0x43B2	0x20202020 ;?ICS?lstr37_Click_FM_TIVA+40
0x43B6	0x0020202A ;?ICS?lstr37_Click_FM_TIVA+44
; end of ?ICS?lstr37_Click_FM_TIVA
;Click_FM_TIVA.c,0 :: ?ICS?lstr38_Click_FM_TIVA [48]
0x43BA	0x2A202020 ;?ICS?lstr38_Click_FM_TIVA+0
0x43BE	0x2A2A2A2A ;?ICS?lstr38_Click_FM_TIVA+4
0x43C2	0x2A2A2A2A ;?ICS?lstr38_Click_FM_TIVA+8
0x43C6	0x2A2A2A2A ;?ICS?lstr38_Click_FM_TIVA+12
0x43CA	0x2A2A2A2A ;?ICS?lstr38_Click_FM_TIVA+16
0x43CE	0x2A2A2A2A ;?ICS?lstr38_Click_FM_TIVA+20
0x43D2	0x2A2A2A2A ;?ICS?lstr38_Click_FM_TIVA+24
0x43D6	0x2A2A2A2A ;?ICS?lstr38_Click_FM_TIVA+28
0x43DA	0x2A2A2A2A ;?ICS?lstr38_Click_FM_TIVA+32
0x43DE	0x2A2A2A2A ;?ICS?lstr38_Click_FM_TIVA+36
0x43E2	0x2A2A2A2A ;?ICS?lstr38_Click_FM_TIVA+40
0x43E6	0x0020202A ;?ICS?lstr38_Click_FM_TIVA+44
; end of ?ICS?lstr38_Click_FM_TIVA
;Click_FM_TIVA.c,0 :: ?ICS?lstr45_Click_FM_TIVA [48]
0x43EA	0x2A202020 ;?ICS?lstr45_Click_FM_TIVA+0
0x43EE	0x2A2A2A2A ;?ICS?lstr45_Click_FM_TIVA+4
0x43F2	0x2A2A2A2A ;?ICS?lstr45_Click_FM_TIVA+8
0x43F6	0x2A2A2A2A ;?ICS?lstr45_Click_FM_TIVA+12
0x43FA	0x2A2A2A2A ;?ICS?lstr45_Click_FM_TIVA+16
0x43FE	0x2A2A2A2A ;?ICS?lstr45_Click_FM_TIVA+20
0x4402	0x2A2A2A2A ;?ICS?lstr45_Click_FM_TIVA+24
0x4406	0x2A2A2A2A ;?ICS?lstr45_Click_FM_TIVA+28
0x440A	0x2A2A2A2A ;?ICS?lstr45_Click_FM_TIVA+32
0x440E	0x2A2A2A2A ;?ICS?lstr45_Click_FM_TIVA+36
0x4412	0x2A2A2A2A ;?ICS?lstr45_Click_FM_TIVA+40
0x4416	0x0020202A ;?ICS?lstr45_Click_FM_TIVA+44
; end of ?ICS?lstr45_Click_FM_TIVA
;Click_FM_TIVA.c,0 :: ?ICS?lstr46_Click_FM_TIVA [48]
0x441A	0x2A202020 ;?ICS?lstr46_Click_FM_TIVA+0
0x441E	0x20202020 ;?ICS?lstr46_Click_FM_TIVA+4
0x4422	0x61747320 ;?ICS?lstr46_Click_FM_TIVA+8
0x4426	0x6E6F6974 ;?ICS?lstr46_Click_FM_TIVA+12
0x442A	0x74203120 ;?ICS?lstr46_Click_FM_TIVA+16
0x442E	0x64656E75 ;?ICS?lstr46_Click_FM_TIVA+20
0x4432	0x20202020 ;?ICS?lstr46_Click_FM_TIVA+24
0x4436	0x20202020 ;?ICS?lstr46_Click_FM_TIVA+28
0x443A	0x20202020 ;?ICS?lstr46_Click_FM_TIVA+32
0x443E	0x20202020 ;?ICS?lstr46_Click_FM_TIVA+36
0x4442	0x20202020 ;?ICS?lstr46_Click_FM_TIVA+40
0x4446	0x0020202A ;?ICS?lstr46_Click_FM_TIVA+44
; end of ?ICS?lstr46_Click_FM_TIVA
;,0 :: _initBlock_23 [52]
; Containing: ?ICS?lstr47_Click_FM_TIVA [15]
;             ?ICS?lstr48_Click_FM_TIVA [6]
;             ?ICS?lstr49_Click_FM_TIVA [26]
;             ?ICS?lstr50_Click_FM_TIVA [5]
0x444A	0x2A202020 ;_initBlock_23+0 : ?ICS?lstr47_Click_FM_TIVA at 0x444A
0x444E	0x20202020 ;_initBlock_23+4
0x4452	0x73737220 ;_initBlock_23+8
0x4456	0x20003A69 ;_initBlock_23+12 : ?ICS?lstr48_Click_FM_TIVA at 0x4459
0x445A	0x56754264 ;_initBlock_23+16
0x445E	0x20202000 ;_initBlock_23+20 : ?ICS?lstr49_Click_FM_TIVA at 0x445F
0x4462	0x2020202A ;_initBlock_23+24
0x4466	0x75742020 ;_initBlock_23+28
0x446A	0x2064656E ;_initBlock_23+32
0x446E	0x71657266 ;_initBlock_23+36
0x4472	0x636E6575 ;_initBlock_23+40
0x4476	0x20003A79 ;_initBlock_23+44 : ?ICS?lstr50_Click_FM_TIVA at 0x4479
0x447A	0x007A484D ;_initBlock_23+48
; end of _initBlock_23
;Click_FM_TIVA.c,0 :: ?ICS?lstr51_Click_FM_TIVA [48]
0x447E	0x2A202020 ;?ICS?lstr51_Click_FM_TIVA+0
0x4482	0x2A2A2A2A ;?ICS?lstr51_Click_FM_TIVA+4
0x4486	0x2A2A2A2A ;?ICS?lstr51_Click_FM_TIVA+8
0x448A	0x2A2A2A2A ;?ICS?lstr51_Click_FM_TIVA+12
0x448E	0x2A2A2A2A ;?ICS?lstr51_Click_FM_TIVA+16
0x4492	0x2A2A2A2A ;?ICS?lstr51_Click_FM_TIVA+20
0x4496	0x2A2A2A2A ;?ICS?lstr51_Click_FM_TIVA+24
0x449A	0x2A2A2A2A ;?ICS?lstr51_Click_FM_TIVA+28
0x449E	0x2A2A2A2A ;?ICS?lstr51_Click_FM_TIVA+32
0x44A2	0x2A2A2A2A ;?ICS?lstr51_Click_FM_TIVA+36
0x44A6	0x2A2A2A2A ;?ICS?lstr51_Click_FM_TIVA+40
0x44AA	0x0020202A ;?ICS?lstr51_Click_FM_TIVA+44
; end of ?ICS?lstr51_Click_FM_TIVA
;Click_FM_TIVA.c,0 :: ?ICS?lstr52_Click_FM_TIVA [48]
0x44AE	0x2A202020 ;?ICS?lstr52_Click_FM_TIVA+0
0x44B2	0x2A2A2A2A ;?ICS?lstr52_Click_FM_TIVA+4
0x44B6	0x2A2A2A2A ;?ICS?lstr52_Click_FM_TIVA+8
0x44BA	0x2A2A2A2A ;?ICS?lstr52_Click_FM_TIVA+12
0x44BE	0x2A2A2A2A ;?ICS?lstr52_Click_FM_TIVA+16
0x44C2	0x2A2A2A2A ;?ICS?lstr52_Click_FM_TIVA+20
0x44C6	0x2A2A2A2A ;?ICS?lstr52_Click_FM_TIVA+24
0x44CA	0x2A2A2A2A ;?ICS?lstr52_Click_FM_TIVA+28
0x44CE	0x2A2A2A2A ;?ICS?lstr52_Click_FM_TIVA+32
0x44D2	0x2A2A2A2A ;?ICS?lstr52_Click_FM_TIVA+36
0x44D6	0x2A2A2A2A ;?ICS?lstr52_Click_FM_TIVA+40
0x44DA	0x0020202A ;?ICS?lstr52_Click_FM_TIVA+44
; end of ?ICS?lstr52_Click_FM_TIVA
;Click_FM_TIVA.c,0 :: ?ICS?lstr53_Click_FM_TIVA [48]
0x44DE	0x2A202020 ;?ICS?lstr53_Click_FM_TIVA+0
0x44E2	0x20202020 ;?ICS?lstr53_Click_FM_TIVA+4
0x44E6	0x61747320 ;?ICS?lstr53_Click_FM_TIVA+8
0x44EA	0x6E6F6974 ;?ICS?lstr53_Click_FM_TIVA+12
0x44EE	0x74203220 ;?ICS?lstr53_Click_FM_TIVA+16
0x44F2	0x64656E75 ;?ICS?lstr53_Click_FM_TIVA+20
0x44F6	0x20202020 ;?ICS?lstr53_Click_FM_TIVA+24
0x44FA	0x20202020 ;?ICS?lstr53_Click_FM_TIVA+28
0x44FE	0x20202020 ;?ICS?lstr53_Click_FM_TIVA+32
0x4502	0x20202020 ;?ICS?lstr53_Click_FM_TIVA+36
0x4506	0x20202020 ;?ICS?lstr53_Click_FM_TIVA+40
0x450A	0x0020202A ;?ICS?lstr53_Click_FM_TIVA+44
; end of ?ICS?lstr53_Click_FM_TIVA
;,0 :: _initBlock_27 [52]
; Containing: ?ICS?lstr54_Click_FM_TIVA [15]
;             ?ICS?lstr55_Click_FM_TIVA [6]
;             ?ICS?lstr56_Click_FM_TIVA [26]
;             ?ICS?lstr57_Click_FM_TIVA [5]
0x450E	0x2A202020 ;_initBlock_27+0 : ?ICS?lstr54_Click_FM_TIVA at 0x450E
0x4512	0x20202020 ;_initBlock_27+4
0x4516	0x73737220 ;_initBlock_27+8
0x451A	0x20003A69 ;_initBlock_27+12 : ?ICS?lstr55_Click_FM_TIVA at 0x451D
0x451E	0x56754264 ;_initBlock_27+16
0x4522	0x20202000 ;_initBlock_27+20 : ?ICS?lstr56_Click_FM_TIVA at 0x4523
0x4526	0x2020202A ;_initBlock_27+24
0x452A	0x75742020 ;_initBlock_27+28
0x452E	0x2064656E ;_initBlock_27+32
0x4532	0x71657266 ;_initBlock_27+36
0x4536	0x636E6575 ;_initBlock_27+40
0x453A	0x20003A79 ;_initBlock_27+44 : ?ICS?lstr57_Click_FM_TIVA at 0x453D
0x453E	0x007A484D ;_initBlock_27+48
; end of _initBlock_27
;Click_FM_TIVA.c,0 :: ?ICS?lstr58_Click_FM_TIVA [48]
0x4542	0x2A202020 ;?ICS?lstr58_Click_FM_TIVA+0
0x4546	0x2A2A2A2A ;?ICS?lstr58_Click_FM_TIVA+4
0x454A	0x2A2A2A2A ;?ICS?lstr58_Click_FM_TIVA+8
0x454E	0x2A2A2A2A ;?ICS?lstr58_Click_FM_TIVA+12
0x4552	0x2A2A2A2A ;?ICS?lstr58_Click_FM_TIVA+16
0x4556	0x2A2A2A2A ;?ICS?lstr58_Click_FM_TIVA+20
0x455A	0x2A2A2A2A ;?ICS?lstr58_Click_FM_TIVA+24
0x455E	0x2A2A2A2A ;?ICS?lstr58_Click_FM_TIVA+28
0x4562	0x2A2A2A2A ;?ICS?lstr58_Click_FM_TIVA+32
0x4566	0x2A2A2A2A ;?ICS?lstr58_Click_FM_TIVA+36
0x456A	0x2A2A2A2A ;?ICS?lstr58_Click_FM_TIVA+40
0x456E	0x0020202A ;?ICS?lstr58_Click_FM_TIVA+44
; end of ?ICS?lstr58_Click_FM_TIVA
;Click_FM_TIVA.c,0 :: ?ICS?lstr66_Click_FM_TIVA [48]
0x4572	0x2A202020 ;?ICS?lstr66_Click_FM_TIVA+0
0x4576	0x2A2A2A2A ;?ICS?lstr66_Click_FM_TIVA+4
0x457A	0x2A2A2A2A ;?ICS?lstr66_Click_FM_TIVA+8
0x457E	0x2A2A2A2A ;?ICS?lstr66_Click_FM_TIVA+12
0x4582	0x2A2A2A2A ;?ICS?lstr66_Click_FM_TIVA+16
0x4586	0x2A2A2A2A ;?ICS?lstr66_Click_FM_TIVA+20
0x458A	0x2A2A2A2A ;?ICS?lstr66_Click_FM_TIVA+24
0x458E	0x2A2A2A2A ;?ICS?lstr66_Click_FM_TIVA+28
0x4592	0x2A2A2A2A ;?ICS?lstr66_Click_FM_TIVA+32
0x4596	0x2A2A2A2A ;?ICS?lstr66_Click_FM_TIVA+36
0x459A	0x2A2A2A2A ;?ICS?lstr66_Click_FM_TIVA+40
0x459E	0x0020202A ;?ICS?lstr66_Click_FM_TIVA+44
; end of ?ICS?lstr66_Click_FM_TIVA
;Click_FM_TIVA.c,0 :: ?ICS?lstr67_Click_FM_TIVA [48]
0x45A2	0x2A202020 ;?ICS?lstr67_Click_FM_TIVA+0
0x45A6	0x20202020 ;?ICS?lstr67_Click_FM_TIVA+4
0x45AA	0x6E757420 ;?ICS?lstr67_Click_FM_TIVA+8
0x45AE	0x70752065 ;?ICS?lstr67_Click_FM_TIVA+12
0x45B2	0x20202020 ;?ICS?lstr67_Click_FM_TIVA+16
0x45B6	0x20202020 ;?ICS?lstr67_Click_FM_TIVA+20
0x45BA	0x20202020 ;?ICS?lstr67_Click_FM_TIVA+24
0x45BE	0x20202020 ;?ICS?lstr67_Click_FM_TIVA+28
0x45C2	0x20202020 ;?ICS?lstr67_Click_FM_TIVA+32
0x45C6	0x20202020 ;?ICS?lstr67_Click_FM_TIVA+36
0x45CA	0x20202020 ;?ICS?lstr67_Click_FM_TIVA+40
0x45CE	0x0020202A ;?ICS?lstr67_Click_FM_TIVA+44
; end of ?ICS?lstr67_Click_FM_TIVA
;,0 :: _initBlock_31 [52]
; Containing: ?ICS?lstr68_Click_FM_TIVA [15]
;             ?ICS?lstr69_Click_FM_TIVA [6]
;             ?ICS?lstr70_Click_FM_TIVA [26]
;             ?ICS?lstr71_Click_FM_TIVA [5]
0x45D2	0x2A202020 ;_initBlock_31+0 : ?ICS?lstr68_Click_FM_TIVA at 0x45D2
0x45D6	0x20202020 ;_initBlock_31+4
0x45DA	0x73737220 ;_initBlock_31+8
0x45DE	0x20003A69 ;_initBlock_31+12 : ?ICS?lstr69_Click_FM_TIVA at 0x45E1
0x45E2	0x56754264 ;_initBlock_31+16
0x45E6	0x20202000 ;_initBlock_31+20 : ?ICS?lstr70_Click_FM_TIVA at 0x45E7
0x45EA	0x2020202A ;_initBlock_31+24
0x45EE	0x75742020 ;_initBlock_31+28
0x45F2	0x2064656E ;_initBlock_31+32
0x45F6	0x71657266 ;_initBlock_31+36
0x45FA	0x636E6575 ;_initBlock_31+40
0x45FE	0x20003A79 ;_initBlock_31+44 : ?ICS?lstr71_Click_FM_TIVA at 0x4601
0x4602	0x007A484D ;_initBlock_31+48
; end of _initBlock_31
;Click_FM_TIVA.c,0 :: ?ICS?lstr72_Click_FM_TIVA [48]
0x4606	0x2A202020 ;?ICS?lstr72_Click_FM_TIVA+0
0x460A	0x2A2A2A2A ;?ICS?lstr72_Click_FM_TIVA+4
0x460E	0x2A2A2A2A ;?ICS?lstr72_Click_FM_TIVA+8
0x4612	0x2A2A2A2A ;?ICS?lstr72_Click_FM_TIVA+12
0x4616	0x2A2A2A2A ;?ICS?lstr72_Click_FM_TIVA+16
0x461A	0x2A2A2A2A ;?ICS?lstr72_Click_FM_TIVA+20
0x461E	0x2A2A2A2A ;?ICS?lstr72_Click_FM_TIVA+24
0x4622	0x2A2A2A2A ;?ICS?lstr72_Click_FM_TIVA+28
0x4626	0x2A2A2A2A ;?ICS?lstr72_Click_FM_TIVA+32
0x462A	0x2A2A2A2A ;?ICS?lstr72_Click_FM_TIVA+36
0x462E	0x2A2A2A2A ;?ICS?lstr72_Click_FM_TIVA+40
0x4632	0x0020202A ;?ICS?lstr72_Click_FM_TIVA+44
; end of ?ICS?lstr72_Click_FM_TIVA
;Click_FM_TIVA.c,0 :: ?ICS?lstr59_Click_FM_TIVA [48]
0x4636	0x2A202020 ;?ICS?lstr59_Click_FM_TIVA+0
0x463A	0x2A2A2A2A ;?ICS?lstr59_Click_FM_TIVA+4
0x463E	0x2A2A2A2A ;?ICS?lstr59_Click_FM_TIVA+8
0x4642	0x2A2A2A2A ;?ICS?lstr59_Click_FM_TIVA+12
0x4646	0x2A2A2A2A ;?ICS?lstr59_Click_FM_TIVA+16
0x464A	0x2A2A2A2A ;?ICS?lstr59_Click_FM_TIVA+20
0x464E	0x2A2A2A2A ;?ICS?lstr59_Click_FM_TIVA+24
0x4652	0x2A2A2A2A ;?ICS?lstr59_Click_FM_TIVA+28
0x4656	0x2A2A2A2A ;?ICS?lstr59_Click_FM_TIVA+32
0x465A	0x2A2A2A2A ;?ICS?lstr59_Click_FM_TIVA+36
0x465E	0x2A2A2A2A ;?ICS?lstr59_Click_FM_TIVA+40
0x4662	0x0020202A ;?ICS?lstr59_Click_FM_TIVA+44
; end of ?ICS?lstr59_Click_FM_TIVA
;Click_FM_TIVA.c,0 :: ?ICS?lstr60_Click_FM_TIVA [48]
0x4666	0x2A202020 ;?ICS?lstr60_Click_FM_TIVA+0
0x466A	0x20202020 ;?ICS?lstr60_Click_FM_TIVA+4
0x466E	0x61747320 ;?ICS?lstr60_Click_FM_TIVA+8
0x4672	0x6E6F6974 ;?ICS?lstr60_Click_FM_TIVA+12
0x4676	0x74203320 ;?ICS?lstr60_Click_FM_TIVA+16
0x467A	0x64656E75 ;?ICS?lstr60_Click_FM_TIVA+20
0x467E	0x20202020 ;?ICS?lstr60_Click_FM_TIVA+24
0x4682	0x20202020 ;?ICS?lstr60_Click_FM_TIVA+28
0x4686	0x20202020 ;?ICS?lstr60_Click_FM_TIVA+32
0x468A	0x20202020 ;?ICS?lstr60_Click_FM_TIVA+36
0x468E	0x20202020 ;?ICS?lstr60_Click_FM_TIVA+40
0x4692	0x0020202A ;?ICS?lstr60_Click_FM_TIVA+44
; end of ?ICS?lstr60_Click_FM_TIVA
;,0 :: _initBlock_35 [52]
; Containing: ?ICS?lstr61_Click_FM_TIVA [15]
;             ?ICS?lstr62_Click_FM_TIVA [6]
;             ?ICS?lstr63_Click_FM_TIVA [26]
;             ?ICS?lstr64_Click_FM_TIVA [5]
0x4696	0x2A202020 ;_initBlock_35+0 : ?ICS?lstr61_Click_FM_TIVA at 0x4696
0x469A	0x20202020 ;_initBlock_35+4
0x469E	0x73737220 ;_initBlock_35+8
0x46A2	0x20003A69 ;_initBlock_35+12 : ?ICS?lstr62_Click_FM_TIVA at 0x46A5
0x46A6	0x56754264 ;_initBlock_35+16
0x46AA	0x20202000 ;_initBlock_35+20 : ?ICS?lstr63_Click_FM_TIVA at 0x46AB
0x46AE	0x2020202A ;_initBlock_35+24
0x46B2	0x75742020 ;_initBlock_35+28
0x46B6	0x2064656E ;_initBlock_35+32
0x46BA	0x71657266 ;_initBlock_35+36
0x46BE	0x636E6575 ;_initBlock_35+40
0x46C2	0x20003A79 ;_initBlock_35+44 : ?ICS?lstr64_Click_FM_TIVA at 0x46C5
0x46C6	0x007A484D ;_initBlock_35+48
; end of _initBlock_35
;Click_FM_TIVA.c,0 :: ?ICS?lstr65_Click_FM_TIVA [48]
0x46CA	0x2A202020 ;?ICS?lstr65_Click_FM_TIVA+0
0x46CE	0x2A2A2A2A ;?ICS?lstr65_Click_FM_TIVA+4
0x46D2	0x2A2A2A2A ;?ICS?lstr65_Click_FM_TIVA+8
0x46D6	0x2A2A2A2A ;?ICS?lstr65_Click_FM_TIVA+12
0x46DA	0x2A2A2A2A ;?ICS?lstr65_Click_FM_TIVA+16
0x46DE	0x2A2A2A2A ;?ICS?lstr65_Click_FM_TIVA+20
0x46E2	0x2A2A2A2A ;?ICS?lstr65_Click_FM_TIVA+24
0x46E6	0x2A2A2A2A ;?ICS?lstr65_Click_FM_TIVA+28
0x46EA	0x2A2A2A2A ;?ICS?lstr65_Click_FM_TIVA+32
0x46EE	0x2A2A2A2A ;?ICS?lstr65_Click_FM_TIVA+36
0x46F2	0x2A2A2A2A ;?ICS?lstr65_Click_FM_TIVA+40
0x46F6	0x0020202A ;?ICS?lstr65_Click_FM_TIVA+44
; end of ?ICS?lstr65_Click_FM_TIVA
;Click_FM_TIVA.c,0 :: ?ICS?lstr83_Click_FM_TIVA [48]
0x46FA	0x2A202020 ;?ICS?lstr83_Click_FM_TIVA+0
0x46FE	0x2A2A2A2A ;?ICS?lstr83_Click_FM_TIVA+4
0x4702	0x2A2A2A2A ;?ICS?lstr83_Click_FM_TIVA+8
0x4706	0x2A2A2A2A ;?ICS?lstr83_Click_FM_TIVA+12
0x470A	0x2A2A2A2A ;?ICS?lstr83_Click_FM_TIVA+16
0x470E	0x2A2A2A2A ;?ICS?lstr83_Click_FM_TIVA+20
0x4712	0x2A2A2A2A ;?ICS?lstr83_Click_FM_TIVA+24
0x4716	0x2A2A2A2A ;?ICS?lstr83_Click_FM_TIVA+28
0x471A	0x2A2A2A2A ;?ICS?lstr83_Click_FM_TIVA+32
0x471E	0x2A2A2A2A ;?ICS?lstr83_Click_FM_TIVA+36
0x4722	0x2A2A2A2A ;?ICS?lstr83_Click_FM_TIVA+40
0x4726	0x0020202A ;?ICS?lstr83_Click_FM_TIVA+44
; end of ?ICS?lstr83_Click_FM_TIVA
;Click_FM_TIVA.c,0 :: ?ICS?lstr84_Click_FM_TIVA [48]
0x472A	0x2A202020 ;?ICS?lstr84_Click_FM_TIVA+0
0x472E	0x20202020 ;?ICS?lstr84_Click_FM_TIVA+4
0x4732	0x73797320 ;?ICS?lstr84_Click_FM_TIVA+8
0x4736	0x206D6574 ;?ICS?lstr84_Click_FM_TIVA+12
0x473A	0x74696E69 ;?ICS?lstr84_Click_FM_TIVA+16
0x473E	0x6E6F6420 ;?ICS?lstr84_Click_FM_TIVA+20
0x4742	0x20202065 ;?ICS?lstr84_Click_FM_TIVA+24
0x4746	0x20202020 ;?ICS?lstr84_Click_FM_TIVA+28
0x474A	0x20202020 ;?ICS?lstr84_Click_FM_TIVA+32
0x474E	0x20202020 ;?ICS?lstr84_Click_FM_TIVA+36
0x4752	0x20202020 ;?ICS?lstr84_Click_FM_TIVA+40
0x4756	0x0020202A ;?ICS?lstr84_Click_FM_TIVA+44
; end of ?ICS?lstr84_Click_FM_TIVA
;Click_FM_TIVA.c,0 :: ?ICS?lstr85_Click_FM_TIVA [48]
0x475A	0x2A202020 ;?ICS?lstr85_Click_FM_TIVA+0
0x475E	0x2A2A2A2A ;?ICS?lstr85_Click_FM_TIVA+4
0x4762	0x2A2A2A2A ;?ICS?lstr85_Click_FM_TIVA+8
0x4766	0x2A2A2A2A ;?ICS?lstr85_Click_FM_TIVA+12
0x476A	0x2A2A2A2A ;?ICS?lstr85_Click_FM_TIVA+16
0x476E	0x2A2A2A2A ;?ICS?lstr85_Click_FM_TIVA+20
0x4772	0x2A2A2A2A ;?ICS?lstr85_Click_FM_TIVA+24
0x4776	0x2A2A2A2A ;?ICS?lstr85_Click_FM_TIVA+28
0x477A	0x2A2A2A2A ;?ICS?lstr85_Click_FM_TIVA+32
0x477E	0x2A2A2A2A ;?ICS?lstr85_Click_FM_TIVA+36
0x4782	0x2A2A2A2A ;?ICS?lstr85_Click_FM_TIVA+40
0x4786	0x0020202A ;?ICS?lstr85_Click_FM_TIVA+44
; end of ?ICS?lstr85_Click_FM_TIVA
;Click_FM_TIVA.c,0 :: ?ICS?lstr13_Click_FM_TIVA [48]
0x478A	0x2A202020 ;?ICS?lstr13_Click_FM_TIVA+0
0x478E	0x2A2A2A2A ;?ICS?lstr13_Click_FM_TIVA+4
0x4792	0x2A2A2A2A ;?ICS?lstr13_Click_FM_TIVA+8
0x4796	0x2A2A2A2A ;?ICS?lstr13_Click_FM_TIVA+12
0x479A	0x2A2A2A2A ;?ICS?lstr13_Click_FM_TIVA+16
0x479E	0x2A2A2A2A ;?ICS?lstr13_Click_FM_TIVA+20
0x47A2	0x2A2A2A2A ;?ICS?lstr13_Click_FM_TIVA+24
0x47A6	0x2A2A2A2A ;?ICS?lstr13_Click_FM_TIVA+28
0x47AA	0x2A2A2A2A ;?ICS?lstr13_Click_FM_TIVA+32
0x47AE	0x2A2A2A2A ;?ICS?lstr13_Click_FM_TIVA+36
0x47B2	0x2A2A2A2A ;?ICS?lstr13_Click_FM_TIVA+40
0x47B6	0x0020202A ;?ICS?lstr13_Click_FM_TIVA+44
; end of ?ICS?lstr13_Click_FM_TIVA
;Click_FM_TIVA.c,0 :: ?ICS?lstr14_Click_FM_TIVA [48]
0x47BA	0x2A202020 ;?ICS?lstr14_Click_FM_TIVA+0
0x47BE	0x20202020 ;?ICS?lstr14_Click_FM_TIVA+4
0x47C2	0x61747320 ;?ICS?lstr14_Click_FM_TIVA+8
0x47C6	0x6E6F6974 ;?ICS?lstr14_Click_FM_TIVA+12
0x47CA	0x756F6620 ;?ICS?lstr14_Click_FM_TIVA+16
0x47CE	0x2020646E ;?ICS?lstr14_Click_FM_TIVA+20
0x47D2	0x20202020 ;?ICS?lstr14_Click_FM_TIVA+24
0x47D6	0x20202020 ;?ICS?lstr14_Click_FM_TIVA+28
0x47DA	0x20202020 ;?ICS?lstr14_Click_FM_TIVA+32
0x47DE	0x20202020 ;?ICS?lstr14_Click_FM_TIVA+36
0x47E2	0x20202020 ;?ICS?lstr14_Click_FM_TIVA+40
0x47E6	0x0020202A ;?ICS?lstr14_Click_FM_TIVA+44
; end of ?ICS?lstr14_Click_FM_TIVA
;,0 :: _initBlock_42 [54]
; Containing: ?ICS?lstr15_Click_FM_TIVA [15]
;             ?ICS?lstr16_Click_FM_TIVA [6]
;             ?ICS?lstr17_Click_FM_TIVA [28]
;             ?ICS?lstr18_Click_FM_TIVA [5]
0x47EA	0x2A202020 ;_initBlock_42+0 : ?ICS?lstr15_Click_FM_TIVA at 0x47EA
0x47EE	0x20202020 ;_initBlock_42+4
0x47F2	0x73737220 ;_initBlock_42+8
0x47F6	0x20003A69 ;_initBlock_42+12 : ?ICS?lstr16_Click_FM_TIVA at 0x47F9
0x47FA	0x56754264 ;_initBlock_42+16
0x47FE	0x20202000 ;_initBlock_42+20 : ?ICS?lstr17_Click_FM_TIVA at 0x47FF
0x4802	0x2020202A ;_initBlock_42+24
0x4806	0x68632020 ;_initBlock_42+28
0x480A	0x656E6E61 ;_initBlock_42+32
0x480E	0x7266206C ;_initBlock_42+36
0x4812	0x65757165 ;_initBlock_42+40
0x4816	0x3A79636E ;_initBlock_42+44
0x481A	0x484D2000 ;_initBlock_42+48 : ?ICS?lstr18_Click_FM_TIVA at 0x481B
0x481E	0x007A ;_initBlock_42+52
; end of _initBlock_42
;Click_FM_TIVA.c,0 :: ?ICS?lstr19_Click_FM_TIVA [48]
0x4820	0x2A202020 ;?ICS?lstr19_Click_FM_TIVA+0
0x4824	0x2A2A2A2A ;?ICS?lstr19_Click_FM_TIVA+4
0x4828	0x2A2A2A2A ;?ICS?lstr19_Click_FM_TIVA+8
0x482C	0x2A2A2A2A ;?ICS?lstr19_Click_FM_TIVA+12
0x4830	0x2A2A2A2A ;?ICS?lstr19_Click_FM_TIVA+16
0x4834	0x2A2A2A2A ;?ICS?lstr19_Click_FM_TIVA+20
0x4838	0x2A2A2A2A ;?ICS?lstr19_Click_FM_TIVA+24
0x483C	0x2A2A2A2A ;?ICS?lstr19_Click_FM_TIVA+28
0x4840	0x2A2A2A2A ;?ICS?lstr19_Click_FM_TIVA+32
0x4844	0x2A2A2A2A ;?ICS?lstr19_Click_FM_TIVA+36
0x4848	0x2A2A2A2A ;?ICS?lstr19_Click_FM_TIVA+40
0x484C	0x0020202A ;?ICS?lstr19_Click_FM_TIVA+44
; end of ?ICS?lstr19_Click_FM_TIVA
;Click_FM_TIVA.c,0 :: ?ICS?lstr1_Click_FM_TIVA [48]
0x4850	0x2A202020 ;?ICS?lstr1_Click_FM_TIVA+0
0x4854	0x2A2A2A2A ;?ICS?lstr1_Click_FM_TIVA+4
0x4858	0x2A2A2A2A ;?ICS?lstr1_Click_FM_TIVA+8
0x485C	0x2A2A2A2A ;?ICS?lstr1_Click_FM_TIVA+12
0x4860	0x2A2A2A2A ;?ICS?lstr1_Click_FM_TIVA+16
0x4864	0x2A2A2A2A ;?ICS?lstr1_Click_FM_TIVA+20
0x4868	0x2A2A2A2A ;?ICS?lstr1_Click_FM_TIVA+24
0x486C	0x2A2A2A2A ;?ICS?lstr1_Click_FM_TIVA+28
0x4870	0x2A2A2A2A ;?ICS?lstr1_Click_FM_TIVA+32
0x4874	0x2A2A2A2A ;?ICS?lstr1_Click_FM_TIVA+36
0x4878	0x2A2A2A2A ;?ICS?lstr1_Click_FM_TIVA+40
0x487C	0x0020202A ;?ICS?lstr1_Click_FM_TIVA+44
; end of ?ICS?lstr1_Click_FM_TIVA
;Click_FM_TIVA.c,0 :: ?ICS?lstr2_Click_FM_TIVA [48]
0x4880	0x2A202020 ;?ICS?lstr2_Click_FM_TIVA+0
0x4884	0x20202020 ;?ICS?lstr2_Click_FM_TIVA+4
0x4888	0x6C6F7620 ;?ICS?lstr2_Click_FM_TIVA+8
0x488C	0x20656D75 ;?ICS?lstr2_Click_FM_TIVA+12
0x4890	0x20207075 ;?ICS?lstr2_Click_FM_TIVA+16
0x4894	0x20202020 ;?ICS?lstr2_Click_FM_TIVA+20
0x4898	0x20202020 ;?ICS?lstr2_Click_FM_TIVA+24
0x489C	0x20202020 ;?ICS?lstr2_Click_FM_TIVA+28
0x48A0	0x20202020 ;?ICS?lstr2_Click_FM_TIVA+32
0x48A4	0x20202020 ;?ICS?lstr2_Click_FM_TIVA+36
0x48A8	0x20202020 ;?ICS?lstr2_Click_FM_TIVA+40
0x48AC	0x0020202A ;?ICS?lstr2_Click_FM_TIVA+44
; end of ?ICS?lstr2_Click_FM_TIVA
;Click_FM_TIVA.c,0 :: ?ICS?lstr3_Click_FM_TIVA [48]
0x48B0	0x2A202020 ;?ICS?lstr3_Click_FM_TIVA+0
0x48B4	0x2A2A2A2A ;?ICS?lstr3_Click_FM_TIVA+4
0x48B8	0x2A2A2A2A ;?ICS?lstr3_Click_FM_TIVA+8
0x48BC	0x2A2A2A2A ;?ICS?lstr3_Click_FM_TIVA+12
0x48C0	0x2A2A2A2A ;?ICS?lstr3_Click_FM_TIVA+16
0x48C4	0x2A2A2A2A ;?ICS?lstr3_Click_FM_TIVA+20
0x48C8	0x2A2A2A2A ;?ICS?lstr3_Click_FM_TIVA+24
0x48CC	0x2A2A2A2A ;?ICS?lstr3_Click_FM_TIVA+28
0x48D0	0x2A2A2A2A ;?ICS?lstr3_Click_FM_TIVA+32
0x48D4	0x2A2A2A2A ;?ICS?lstr3_Click_FM_TIVA+36
0x48D8	0x2A2A2A2A ;?ICS?lstr3_Click_FM_TIVA+40
0x48DC	0x0020202A ;?ICS?lstr3_Click_FM_TIVA+44
; end of ?ICS?lstr3_Click_FM_TIVA
;Click_FM_TIVA.c,0 :: ?ICS?lstr4_Click_FM_TIVA [48]
0x48E0	0x2A202020 ;?ICS?lstr4_Click_FM_TIVA+0
0x48E4	0x2A2A2A2A ;?ICS?lstr4_Click_FM_TIVA+4
0x48E8	0x2A2A2A2A ;?ICS?lstr4_Click_FM_TIVA+8
0x48EC	0x2A2A2A2A ;?ICS?lstr4_Click_FM_TIVA+12
0x48F0	0x2A2A2A2A ;?ICS?lstr4_Click_FM_TIVA+16
0x48F4	0x2A2A2A2A ;?ICS?lstr4_Click_FM_TIVA+20
0x48F8	0x2A2A2A2A ;?ICS?lstr4_Click_FM_TIVA+24
0x48FC	0x2A2A2A2A ;?ICS?lstr4_Click_FM_TIVA+28
0x4900	0x2A2A2A2A ;?ICS?lstr4_Click_FM_TIVA+32
0x4904	0x2A2A2A2A ;?ICS?lstr4_Click_FM_TIVA+36
0x4908	0x2A2A2A2A ;?ICS?lstr4_Click_FM_TIVA+40
0x490C	0x0020202A ;?ICS?lstr4_Click_FM_TIVA+44
; end of ?ICS?lstr4_Click_FM_TIVA
;Click_FM_TIVA.c,0 :: ?ICS?lstr5_Click_FM_TIVA [48]
0x4910	0x2A202020 ;?ICS?lstr5_Click_FM_TIVA+0
0x4914	0x20202020 ;?ICS?lstr5_Click_FM_TIVA+4
0x4918	0x6C6F7620 ;?ICS?lstr5_Click_FM_TIVA+8
0x491C	0x20656D75 ;?ICS?lstr5_Click_FM_TIVA+12
0x4920	0x2078616D ;?ICS?lstr5_Click_FM_TIVA+16
0x4924	0x20202020 ;?ICS?lstr5_Click_FM_TIVA+20
0x4928	0x20202020 ;?ICS?lstr5_Click_FM_TIVA+24
0x492C	0x20202020 ;?ICS?lstr5_Click_FM_TIVA+28
0x4930	0x20202020 ;?ICS?lstr5_Click_FM_TIVA+32
0x4934	0x20202020 ;?ICS?lstr5_Click_FM_TIVA+36
0x4938	0x20202020 ;?ICS?lstr5_Click_FM_TIVA+40
0x493C	0x0020202A ;?ICS?lstr5_Click_FM_TIVA+44
; end of ?ICS?lstr5_Click_FM_TIVA
;Click_FM_TIVA.c,0 :: ?ICS?lstr6_Click_FM_TIVA [48]
0x4940	0x2A202020 ;?ICS?lstr6_Click_FM_TIVA+0
0x4944	0x2A2A2A2A ;?ICS?lstr6_Click_FM_TIVA+4
0x4948	0x2A2A2A2A ;?ICS?lstr6_Click_FM_TIVA+8
0x494C	0x2A2A2A2A ;?ICS?lstr6_Click_FM_TIVA+12
0x4950	0x2A2A2A2A ;?ICS?lstr6_Click_FM_TIVA+16
0x4954	0x2A2A2A2A ;?ICS?lstr6_Click_FM_TIVA+20
0x4958	0x2A2A2A2A ;?ICS?lstr6_Click_FM_TIVA+24
0x495C	0x2A2A2A2A ;?ICS?lstr6_Click_FM_TIVA+28
0x4960	0x2A2A2A2A ;?ICS?lstr6_Click_FM_TIVA+32
0x4964	0x2A2A2A2A ;?ICS?lstr6_Click_FM_TIVA+36
0x4968	0x2A2A2A2A ;?ICS?lstr6_Click_FM_TIVA+40
0x496C	0x0020202A ;?ICS?lstr6_Click_FM_TIVA+44
; end of ?ICS?lstr6_Click_FM_TIVA
;Click_FM_TIVA.c,0 :: ?ICS?lstr7_Click_FM_TIVA [48]
0x4970	0x2A202020 ;?ICS?lstr7_Click_FM_TIVA+0
0x4974	0x2A2A2A2A ;?ICS?lstr7_Click_FM_TIVA+4
0x4978	0x2A2A2A2A ;?ICS?lstr7_Click_FM_TIVA+8
0x497C	0x2A2A2A2A ;?ICS?lstr7_Click_FM_TIVA+12
0x4980	0x2A2A2A2A ;?ICS?lstr7_Click_FM_TIVA+16
0x4984	0x2A2A2A2A ;?ICS?lstr7_Click_FM_TIVA+20
0x4988	0x2A2A2A2A ;?ICS?lstr7_Click_FM_TIVA+24
0x498C	0x2A2A2A2A ;?ICS?lstr7_Click_FM_TIVA+28
0x4990	0x2A2A2A2A ;?ICS?lstr7_Click_FM_TIVA+32
0x4994	0x2A2A2A2A ;?ICS?lstr7_Click_FM_TIVA+36
0x4998	0x2A2A2A2A ;?ICS?lstr7_Click_FM_TIVA+40
0x499C	0x0020202A ;?ICS?lstr7_Click_FM_TIVA+44
; end of ?ICS?lstr7_Click_FM_TIVA
;Click_FM_TIVA.c,0 :: ?ICS?lstr8_Click_FM_TIVA [48]
0x49A0	0x2A202020 ;?ICS?lstr8_Click_FM_TIVA+0
0x49A4	0x20202020 ;?ICS?lstr8_Click_FM_TIVA+4
0x49A8	0x6C6F7620 ;?ICS?lstr8_Click_FM_TIVA+8
0x49AC	0x20656D75 ;?ICS?lstr8_Click_FM_TIVA+12
0x49B0	0x6E776F64 ;?ICS?lstr8_Click_FM_TIVA+16
0x49B4	0x20202020 ;?ICS?lstr8_Click_FM_TIVA+20
0x49B8	0x20202020 ;?ICS?lstr8_Click_FM_TIVA+24
0x49BC	0x20202020 ;?ICS?lstr8_Click_FM_TIVA+28
0x49C0	0x20202020 ;?ICS?lstr8_Click_FM_TIVA+32
0x49C4	0x20202020 ;?ICS?lstr8_Click_FM_TIVA+36
0x49C8	0x20202020 ;?ICS?lstr8_Click_FM_TIVA+40
0x49CC	0x0020202A ;?ICS?lstr8_Click_FM_TIVA+44
; end of ?ICS?lstr8_Click_FM_TIVA
;Click_FM_TIVA.c,0 :: ?ICS?lstr9_Click_FM_TIVA [48]
0x49D0	0x2A202020 ;?ICS?lstr9_Click_FM_TIVA+0
0x49D4	0x2A2A2A2A ;?ICS?lstr9_Click_FM_TIVA+4
0x49D8	0x2A2A2A2A ;?ICS?lstr9_Click_FM_TIVA+8
0x49DC	0x2A2A2A2A ;?ICS?lstr9_Click_FM_TIVA+12
0x49E0	0x2A2A2A2A ;?ICS?lstr9_Click_FM_TIVA+16
0x49E4	0x2A2A2A2A ;?ICS?lstr9_Click_FM_TIVA+20
0x49E8	0x2A2A2A2A ;?ICS?lstr9_Click_FM_TIVA+24
0x49EC	0x2A2A2A2A ;?ICS?lstr9_Click_FM_TIVA+28
0x49F0	0x2A2A2A2A ;?ICS?lstr9_Click_FM_TIVA+32
0x49F4	0x2A2A2A2A ;?ICS?lstr9_Click_FM_TIVA+36
0x49F8	0x2A2A2A2A ;?ICS?lstr9_Click_FM_TIVA+40
0x49FC	0x0020202A ;?ICS?lstr9_Click_FM_TIVA+44
; end of ?ICS?lstr9_Click_FM_TIVA
;Click_FM_TIVA.c,0 :: ?ICS?lstr10_Click_FM_TIVA [48]
0x4A00	0x2A202020 ;?ICS?lstr10_Click_FM_TIVA+0
0x4A04	0x2A2A2A2A ;?ICS?lstr10_Click_FM_TIVA+4
0x4A08	0x2A2A2A2A ;?ICS?lstr10_Click_FM_TIVA+8
0x4A0C	0x2A2A2A2A ;?ICS?lstr10_Click_FM_TIVA+12
0x4A10	0x2A2A2A2A ;?ICS?lstr10_Click_FM_TIVA+16
0x4A14	0x2A2A2A2A ;?ICS?lstr10_Click_FM_TIVA+20
0x4A18	0x2A2A2A2A ;?ICS?lstr10_Click_FM_TIVA+24
0x4A1C	0x2A2A2A2A ;?ICS?lstr10_Click_FM_TIVA+28
0x4A20	0x2A2A2A2A ;?ICS?lstr10_Click_FM_TIVA+32
0x4A24	0x2A2A2A2A ;?ICS?lstr10_Click_FM_TIVA+36
0x4A28	0x2A2A2A2A ;?ICS?lstr10_Click_FM_TIVA+40
0x4A2C	0x0020202A ;?ICS?lstr10_Click_FM_TIVA+44
; end of ?ICS?lstr10_Click_FM_TIVA
;Click_FM_TIVA.c,0 :: ?ICS?lstr11_Click_FM_TIVA [48]
0x4A30	0x2A202020 ;?ICS?lstr11_Click_FM_TIVA+0
0x4A34	0x20202020 ;?ICS?lstr11_Click_FM_TIVA+4
0x4A38	0x6C6F7620 ;?ICS?lstr11_Click_FM_TIVA+8
0x4A3C	0x20656D75 ;?ICS?lstr11_Click_FM_TIVA+12
0x4A40	0x206E696D ;?ICS?lstr11_Click_FM_TIVA+16
0x4A44	0x20202020 ;?ICS?lstr11_Click_FM_TIVA+20
0x4A48	0x20202020 ;?ICS?lstr11_Click_FM_TIVA+24
0x4A4C	0x20202020 ;?ICS?lstr11_Click_FM_TIVA+28
0x4A50	0x20202020 ;?ICS?lstr11_Click_FM_TIVA+32
0x4A54	0x20202020 ;?ICS?lstr11_Click_FM_TIVA+36
0x4A58	0x20202020 ;?ICS?lstr11_Click_FM_TIVA+40
0x4A5C	0x0020202A ;?ICS?lstr11_Click_FM_TIVA+44
; end of ?ICS?lstr11_Click_FM_TIVA
;Click_FM_TIVA.c,0 :: ?ICS?lstr12_Click_FM_TIVA [48]
0x4A60	0x2A202020 ;?ICS?lstr12_Click_FM_TIVA+0
0x4A64	0x2A2A2A2A ;?ICS?lstr12_Click_FM_TIVA+4
0x4A68	0x2A2A2A2A ;?ICS?lstr12_Click_FM_TIVA+8
0x4A6C	0x2A2A2A2A ;?ICS?lstr12_Click_FM_TIVA+12
0x4A70	0x2A2A2A2A ;?ICS?lstr12_Click_FM_TIVA+16
0x4A74	0x2A2A2A2A ;?ICS?lstr12_Click_FM_TIVA+20
0x4A78	0x2A2A2A2A ;?ICS?lstr12_Click_FM_TIVA+24
0x4A7C	0x2A2A2A2A ;?ICS?lstr12_Click_FM_TIVA+28
0x4A80	0x2A2A2A2A ;?ICS?lstr12_Click_FM_TIVA+32
0x4A84	0x2A2A2A2A ;?ICS?lstr12_Click_FM_TIVA+36
0x4A88	0x2A2A2A2A ;?ICS?lstr12_Click_FM_TIVA+40
0x4A8C	0x0020202A ;?ICS?lstr12_Click_FM_TIVA+44
; end of ?ICS?lstr12_Click_FM_TIVA
;,0 :: _initBlock_56 [2]
; Containing: ?ICS_volumeLevel_ [1]
;             ?ICS_snrThreshold_ [1]
0x4A90	0x040A ;_initBlock_56+0 : ?ICS_volumeLevel_ at 0x4A90 : ?ICS_snrThreshold_ at 0x4A91
; end of _initBlock_56
;Click_FM_TIVA.c,0 :: ?ICS_seekThreshold_ [2]
0x4A92	0x0019 ;?ICS_seekThreshold_+0
; end of ?ICS_seekThreshold_
;,0 :: _initBlock_58 [290]
; Containing: ?ICS_impulseDetectionThreshold_ [1]
;             ?ICS?lstr86_Click_FM_TIVA [48]
;             ?ICS?lstr87_Click_FM_TIVA [48]
;             ?ICS?lstr88_Click_FM_TIVA [48]
;             ?ICS?lstr80_Click_FM_TIVA [48]
;             ?ICS?lstr81_Click_FM_TIVA [48]
;             ?ICS?lstr82_Click_FM_TIVA [48]
;             ?ICS__fm_driver_startF [1]
0x4A94	0x20202008 ;_initBlock_58+0 : ?ICS_impulseDetectionThreshold_ at 0x4A94 : ?ICS?lstr86_Click_FM_TIVA at 0x4A95
0x4A98	0x2A2A2A2A ;_initBlock_58+4
0x4A9C	0x2A2A2A2A ;_initBlock_58+8
0x4AA0	0x2A2A2A2A ;_initBlock_58+12
0x4AA4	0x2A2A2A2A ;_initBlock_58+16
0x4AA8	0x2A2A2A2A ;_initBlock_58+20
0x4AAC	0x2A2A2A2A ;_initBlock_58+24
0x4AB0	0x2A2A2A2A ;_initBlock_58+28
0x4AB4	0x2A2A2A2A ;_initBlock_58+32
0x4AB8	0x2A2A2A2A ;_initBlock_58+36
0x4ABC	0x2A2A2A2A ;_initBlock_58+40
0x4AC0	0x20202A2A ;_initBlock_58+44
0x4AC4	0x20202000 ;_initBlock_58+48 : ?ICS?lstr87_Click_FM_TIVA at 0x4AC5
0x4AC8	0x2020202A ;_initBlock_58+52
0x4ACC	0x70612020 ;_initBlock_58+56
0x4AD0	0x63696C70 ;_initBlock_58+60
0x4AD4	0x6F697461 ;_initBlock_58+64
0x4AD8	0x6E69206E ;_initBlock_58+68
0x4ADC	0x64207469 ;_initBlock_58+72
0x4AE0	0x20656E6F ;_initBlock_58+76
0x4AE4	0x20202020 ;_initBlock_58+80
0x4AE8	0x20202020 ;_initBlock_58+84
0x4AEC	0x20202020 ;_initBlock_58+88
0x4AF0	0x20202A20 ;_initBlock_58+92
0x4AF4	0x20202000 ;_initBlock_58+96 : ?ICS?lstr88_Click_FM_TIVA at 0x4AF5
0x4AF8	0x2A2A2A2A ;_initBlock_58+100
0x4AFC	0x2A2A2A2A ;_initBlock_58+104
0x4B00	0x2A2A2A2A ;_initBlock_58+108
0x4B04	0x2A2A2A2A ;_initBlock_58+112
0x4B08	0x2A2A2A2A ;_initBlock_58+116
0x4B0C	0x2A2A2A2A ;_initBlock_58+120
0x4B10	0x2A2A2A2A ;_initBlock_58+124
0x4B14	0x2A2A2A2A ;_initBlock_58+128
0x4B18	0x2A2A2A2A ;_initBlock_58+132
0x4B1C	0x2A2A2A2A ;_initBlock_58+136
0x4B20	0x20202A2A ;_initBlock_58+140
0x4B24	0x20202000 ;_initBlock_58+144 : ?ICS?lstr80_Click_FM_TIVA at 0x4B25
0x4B28	0x2A2A2A2A ;_initBlock_58+148
0x4B2C	0x2A2A2A2A ;_initBlock_58+152
0x4B30	0x2A2A2A2A ;_initBlock_58+156
0x4B34	0x2A2A2A2A ;_initBlock_58+160
0x4B38	0x2A2A2A2A ;_initBlock_58+164
0x4B3C	0x2A2A2A2A ;_initBlock_58+168
0x4B40	0x2A2A2A2A ;_initBlock_58+172
0x4B44	0x2A2A2A2A ;_initBlock_58+176
0x4B48	0x2A2A2A2A ;_initBlock_58+180
0x4B4C	0x2A2A2A2A ;_initBlock_58+184
0x4B50	0x20202A2A ;_initBlock_58+188
0x4B54	0x20202000 ;_initBlock_58+192 : ?ICS?lstr81_Click_FM_TIVA at 0x4B55
0x4B58	0x2020202A ;_initBlock_58+196
0x4B5C	0x72772020 ;_initBlock_58+200
0x4B60	0x20676E6F ;_initBlock_58+204
0x4B64	0x6D6D6F63 ;_initBlock_58+208
0x4B68	0x20646E61 ;_initBlock_58+212
0x4B6C	0x20202020 ;_initBlock_58+216
0x4B70	0x20202020 ;_initBlock_58+220
0x4B74	0x20202020 ;_initBlock_58+224
0x4B78	0x20202020 ;_initBlock_58+228
0x4B7C	0x20202020 ;_initBlock_58+232
0x4B80	0x20202A20 ;_initBlock_58+236
0x4B84	0x20202000 ;_initBlock_58+240 : ?ICS?lstr82_Click_FM_TIVA at 0x4B85
0x4B88	0x2A2A2A2A ;_initBlock_58+244
0x4B8C	0x2A2A2A2A ;_initBlock_58+248
0x4B90	0x2A2A2A2A ;_initBlock_58+252
0x4B94	0x2A2A2A2A ;_initBlock_58+256
0x4B98	0x2A2A2A2A ;_initBlock_58+260
0x4B9C	0x2A2A2A2A ;_initBlock_58+264
0x4BA0	0x2A2A2A2A ;_initBlock_58+268
0x4BA4	0x2A2A2A2A ;_initBlock_58+272
0x4BA8	0x2A2A2A2A ;_initBlock_58+276
0x4BAC	0x2A2A2A2A ;_initBlock_58+280
0x4BB0	0x20202A2A ;_initBlock_58+284
0x4BB4	0x0000 ;_initBlock_58+288 : ?ICS__fm_driver_startF at 0x4BB5
; end of _initBlock_58
;__Lib_Conversions.c,0 :: ?ICS?lstr1___Lib_Conversions [4]
0x4BB6	0x004E614E ;?ICS?lstr1___Lib_Conversions+0
; end of ?ICS?lstr1___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr2___Lib_Conversions [2]
0x4BBA	0x0030 ;?ICS?lstr2___Lib_Conversions+0
; end of ?ICS?lstr2___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr3___Lib_Conversions [4]
0x4BBC	0x00464E49 ;?ICS?lstr3___Lib_Conversions+0
; end of ?ICS?lstr3___Lib_Conversions
;__Lib_I2C_09.c,0 :: ?ICS__Lib_I2C_09__I2C0_TIMEOUT [4]
0x4BC0	0x00000000 ;?ICS__Lib_I2C_09__I2C0_TIMEOUT+0
; end of ?ICS__Lib_I2C_09__I2C0_TIMEOUT
;__Lib_I2C_09.c,0 :: ?ICS__Lib_I2C_09__I2C1_TIMEOUT [4]
0x4BC4	0x00000000 ;?ICS__Lib_I2C_09__I2C1_TIMEOUT+0
; end of ?ICS__Lib_I2C_09__I2C1_TIMEOUT
;__Lib_I2C_09.c,0 :: ?ICS__Lib_I2C_09__I2C2_TIMEOUT [4]
0x4BC8	0x00000000 ;?ICS__Lib_I2C_09__I2C2_TIMEOUT+0
; end of ?ICS__Lib_I2C_09__I2C2_TIMEOUT
;__Lib_I2C_09.c,0 :: ?ICS__Lib_I2C_09__I2C3_TIMEOUT [4]
0x4BCC	0x00000000 ;?ICS__Lib_I2C_09__I2C3_TIMEOUT+0
; end of ?ICS__Lib_I2C_09__I2C3_TIMEOUT
;__Lib_I2C_09.c,0 :: ?ICS__Lib_I2C_09__I2C4_TIMEOUT [4]
0x4BD0	0x00000000 ;?ICS__Lib_I2C_09__I2C4_TIMEOUT+0
; end of ?ICS__Lib_I2C_09__I2C4_TIMEOUT
;__Lib_I2C_09.c,0 :: ?ICS__Lib_I2C_09__I2C5_TIMEOUT [4]
0x4BD4	0x00000000 ;?ICS__Lib_I2C_09__I2C5_TIMEOUT+0
; end of ?ICS__Lib_I2C_09__I2C5_TIMEOUT
;__Lib_I2C_09.c,0 :: ?ICS__Lib_I2C_09__I2C6_TIMEOUT [4]
0x4BD8	0x00000000 ;?ICS__Lib_I2C_09__I2C6_TIMEOUT+0
; end of ?ICS__Lib_I2C_09__I2C6_TIMEOUT
;__Lib_I2C_09.c,0 :: ?ICS__Lib_I2C_09__I2C7_TIMEOUT [4]
0x4BDC	0x00000000 ;?ICS__Lib_I2C_09__I2C7_TIMEOUT+0
; end of ?ICS__Lib_I2C_09__I2C7_TIMEOUT
;__Lib_I2C_09.c,0 :: ?ICS__Lib_I2C_09__I2C8_TIMEOUT [4]
0x4BE0	0x00000000 ;?ICS__Lib_I2C_09__I2C8_TIMEOUT+0
; end of ?ICS__Lib_I2C_09__I2C8_TIMEOUT
;__Lib_I2C_09.c,0 :: ?ICS__Lib_I2C_09__I2C9_TIMEOUT [4]
0x4BE4	0x00000000 ;?ICS__Lib_I2C_09__I2C9_TIMEOUT+0
; end of ?ICS__Lib_I2C_09__I2C9_TIMEOUT
;__Lib_GPIO_6_Defs.c,264 :: __GPIO_MODULE_UART7_C45_AHB [220]
0x4BE8	0x4005A000 ;__GPIO_MODULE_UART7_C45_AHB+0
0x4BEC	0x05400010 ;__GPIO_MODULE_UART7_C45_AHB+4
0x4BF0	0x00000001 ;__GPIO_MODULE_UART7_C45_AHB+8
0x4BF4	0x4005A000 ;__GPIO_MODULE_UART7_C45_AHB+12
0x4BF8	0x05400020 ;__GPIO_MODULE_UART7_C45_AHB+16
0x4BFC	0x00000001 ;__GPIO_MODULE_UART7_C45_AHB+20
0x4C00	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+24
0x4C04	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+28
0x4C08	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+32
0x4C0C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+36
0x4C10	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+40
0x4C14	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+44
0x4C18	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+48
0x4C1C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+52
0x4C20	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+56
0x4C24	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+60
0x4C28	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+64
0x4C2C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+68
0x4C30	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+72
0x4C34	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+76
0x4C38	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+80
0x4C3C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+84
0x4C40	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+88
0x4C44	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+92
0x4C48	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+96
0x4C4C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+100
0x4C50	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+104
0x4C54	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+108
0x4C58	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+112
0x4C5C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+116
0x4C60	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+120
0x4C64	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+124
0x4C68	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+128
0x4C6C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+132
0x4C70	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+136
0x4C74	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+140
0x4C78	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+144
0x4C7C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+148
0x4C80	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+152
0x4C84	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+156
0x4C88	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+160
0x4C8C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+164
0x4C90	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+168
0x4C94	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+172
0x4C98	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+176
0x4C9C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+180
0x4CA0	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+184
0x4CA4	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+188
0x4CA8	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+192
0x4CAC	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+196
0x4CB0	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+200
0x4CB4	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+204
0x4CB8	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+208
0x4CBC	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+212
0x4CC0	0x00000002 ;__GPIO_MODULE_UART7_C45_AHB+216
; end of __GPIO_MODULE_UART7_C45_AHB
;__Lib_GPIO_6_Defs.c,268 :: __GPIO_MODULE_UART5_H67_AHB [220]
0x4CC4	0x4005F000 ;__GPIO_MODULE_UART5_H67_AHB+0
0x4CC8	0x05400040 ;__GPIO_MODULE_UART5_H67_AHB+4
0x4CCC	0x00000001 ;__GPIO_MODULE_UART5_H67_AHB+8
0x4CD0	0x4005F000 ;__GPIO_MODULE_UART5_H67_AHB+12
0x4CD4	0x05400080 ;__GPIO_MODULE_UART5_H67_AHB+16
0x4CD8	0x00000001 ;__GPIO_MODULE_UART5_H67_AHB+20
0x4CDC	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+24
0x4CE0	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+28
0x4CE4	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+32
0x4CE8	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+36
0x4CEC	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+40
0x4CF0	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+44
0x4CF4	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+48
0x4CF8	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+52
0x4CFC	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+56
0x4D00	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+60
0x4D04	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+64
0x4D08	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+68
0x4D0C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+72
0x4D10	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+76
0x4D14	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+80
0x4D18	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+84
0x4D1C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+88
0x4D20	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+92
0x4D24	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+96
0x4D28	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+100
0x4D2C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+104
0x4D30	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+108
0x4D34	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+112
0x4D38	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+116
0x4D3C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+120
0x4D40	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+124
0x4D44	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+128
0x4D48	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+132
0x4D4C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+136
0x4D50	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+140
0x4D54	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+144
0x4D58	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+148
0x4D5C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+152
0x4D60	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+156
0x4D64	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+160
0x4D68	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+164
0x4D6C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+168
0x4D70	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+172
0x4D74	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+176
0x4D78	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+180
0x4D7C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+184
0x4D80	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+188
0x4D84	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+192
0x4D88	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+196
0x4D8C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+200
0x4D90	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+204
0x4D94	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+208
0x4D98	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+212
0x4D9C	0x00000002 ;__GPIO_MODULE_UART5_H67_AHB+216
; end of __GPIO_MODULE_UART5_H67_AHB
;__Lib_GPIO_6_Defs.c,266 :: __GPIO_MODULE_UART2_D45_AHB [220]
0x4DA0	0x4005B000 ;__GPIO_MODULE_UART2_D45_AHB+0
0x4DA4	0x05400010 ;__GPIO_MODULE_UART2_D45_AHB+4
0x4DA8	0x00000001 ;__GPIO_MODULE_UART2_D45_AHB+8
0x4DAC	0x4005B000 ;__GPIO_MODULE_UART2_D45_AHB+12
0x4DB0	0x05400020 ;__GPIO_MODULE_UART2_D45_AHB+16
0x4DB4	0x00000001 ;__GPIO_MODULE_UART2_D45_AHB+20
0x4DB8	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+24
0x4DBC	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+28
0x4DC0	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+32
0x4DC4	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+36
0x4DC8	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+40
0x4DCC	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+44
0x4DD0	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+48
0x4DD4	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+52
0x4DD8	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+56
0x4DDC	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+60
0x4DE0	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+64
0x4DE4	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+68
0x4DE8	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+72
0x4DEC	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+76
0x4DF0	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+80
0x4DF4	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+84
0x4DF8	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+88
0x4DFC	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+92
0x4E00	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+96
0x4E04	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+100
0x4E08	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+104
0x4E0C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+108
0x4E10	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+112
0x4E14	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+116
0x4E18	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+120
0x4E1C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+124
0x4E20	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+128
0x4E24	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+132
0x4E28	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+136
0x4E2C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+140
0x4E30	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+144
0x4E34	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+148
0x4E38	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+152
0x4E3C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+156
0x4E40	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+160
0x4E44	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+164
0x4E48	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+168
0x4E4C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+172
0x4E50	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+176
0x4E54	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+180
0x4E58	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+184
0x4E5C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+188
0x4E60	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+192
0x4E64	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+196
0x4E68	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+200
0x4E6C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+204
0x4E70	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+208
0x4E74	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+212
0x4E78	0x00000002 ;__GPIO_MODULE_UART2_D45_AHB+216
; end of __GPIO_MODULE_UART2_D45_AHB
;__Lib_GPIO_6_Defs.c,189 :: __GPIO_MODULE_I2C0_B23_AHB [220]
0x4E7C	0x40059000 ;__GPIO_MODULE_I2C0_B23_AHB+0
0x4E80	0x05400004 ;__GPIO_MODULE_I2C0_B23_AHB+4
0x4E84	0x00000002 ;__GPIO_MODULE_I2C0_B23_AHB+8
0x4E88	0x40059000 ;__GPIO_MODULE_I2C0_B23_AHB+12
0x4E8C	0x05080008 ;__GPIO_MODULE_I2C0_B23_AHB+16
0x4E90	0x00000002 ;__GPIO_MODULE_I2C0_B23_AHB+20
0x4E94	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+24
0x4E98	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+28
0x4E9C	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+32
0x4EA0	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+36
0x4EA4	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+40
0x4EA8	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+44
0x4EAC	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+48
0x4EB0	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+52
0x4EB4	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+56
0x4EB8	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+60
0x4EBC	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+64
0x4EC0	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+68
0x4EC4	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+72
0x4EC8	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+76
0x4ECC	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+80
0x4ED0	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+84
0x4ED4	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+88
0x4ED8	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+92
0x4EDC	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+96
0x4EE0	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+100
0x4EE4	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+104
0x4EE8	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+108
0x4EEC	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+112
0x4EF0	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+116
0x4EF4	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+120
0x4EF8	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+124
0x4EFC	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+128
0x4F00	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+132
0x4F04	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+136
0x4F08	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+140
0x4F0C	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+144
0x4F10	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+148
0x4F14	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+152
0x4F18	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+156
0x4F1C	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+160
0x4F20	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+164
0x4F24	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+168
0x4F28	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+172
0x4F2C	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+176
0x4F30	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+180
0x4F34	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+184
0x4F38	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+188
0x4F3C	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+192
0x4F40	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+196
0x4F44	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+200
0x4F48	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+204
0x4F4C	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+208
0x4F50	0x00000000 ;__GPIO_MODULE_I2C0_B23_AHB+212
0x4F54	0x00000002 ;__GPIO_MODULE_I2C0_B23_AHB+216
; end of __GPIO_MODULE_I2C0_B23_AHB
;easymx_v7_TM4C129XNCZAD.c,47 :: __MIKROBUS1_GPIO [96]
0x4F58	0x00001D41 ;__MIKROBUS1_GPIO+0
0x4F5C	0x00001D35 ;__MIKROBUS1_GPIO+4
0x4F60	0x00001CB1 ;__MIKROBUS1_GPIO+8
0x4F64	0x00001CA5 ;__MIKROBUS1_GPIO+12
0x4F68	0x00001C99 ;__MIKROBUS1_GPIO+16
0x4F6C	0x00001CD5 ;__MIKROBUS1_GPIO+20
0x4F70	0x00001CC9 ;__MIKROBUS1_GPIO+24
0x4F74	0x00001CBD ;__MIKROBUS1_GPIO+28
0x4F78	0x00001D69 ;__MIKROBUS1_GPIO+32
0x4F7C	0x00001DC9 ;__MIKROBUS1_GPIO+36
0x4F80	0x00001DD5 ;__MIKROBUS1_GPIO+40
0x4F84	0x00001DBD ;__MIKROBUS1_GPIO+44
0x4F88	0xFFFFFFFF ;__MIKROBUS1_GPIO+48
0x4F8C	0xFFFFFFFF ;__MIKROBUS1_GPIO+52
0x4F90	0xFFFFFFFF ;__MIKROBUS1_GPIO+56
0x4F94	0xFFFFFFFF ;__MIKROBUS1_GPIO+60
0x4F98	0xFFFFFFFF ;__MIKROBUS1_GPIO+64
0x4F9C	0xFFFFFFFF ;__MIKROBUS1_GPIO+68
0x4FA0	0xFFFFFFFF ;__MIKROBUS1_GPIO+72
0x4FA4	0xFFFFFFFF ;__MIKROBUS1_GPIO+76
0x4FA8	0xFFFFFFFF ;__MIKROBUS1_GPIO+80
0x4FAC	0xFFFFFFFF ;__MIKROBUS1_GPIO+84
0x4FB0	0xFFFFFFFF ;__MIKROBUS1_GPIO+88
0x4FB4	0xFFFFFFFF ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;easymx_v7_TM4C129XNCZAD.c,15 :: __MIKROBUS1_I2C [12]
0x4FB8	0x000009D1 ;__MIKROBUS1_I2C+0
0x4FBC	0x00000BE5 ;__MIKROBUS1_I2C+4
0x4FC0	0x000008B9 ;__MIKROBUS1_I2C+8
; end of __MIKROBUS1_I2C
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0208      [24]    _Delay_1us
0x0220      [12]    _Get_Fosc_kHz
0x022C     [146]    _GPIO_Alternate_Function_Enable
0x02C0     [492]    _GPIO_Clk_Enable
0x04AC     [504]    __Lib_I2C_09_I2Cx_Write
0x06A4     [516]    __Lib_I2C_09_I2Cx_Read
0x08A8      [16]    __Lib_I2C_09_I2Cx_Master_Slave_Addr_Set
0x08B8      [28]    _I2C0_Read
0x08D4      [28]    _I2C9_Master_Slave_Addr_Set
0x08F0      [28]    _I2C8_Master_Slave_Addr_Set
0x090C      [28]    _I2C1_Read
0x0928      [28]    _I2C4_Read
0x0944      [28]    _I2C3_Read
0x0960      [28]    _I2C2_Read
0x097C      [28]    _I2C7_Master_Slave_Addr_Set
0x0998      [28]    _I2C2_Master_Slave_Addr_Set
0x09B4      [28]    _I2C1_Master_Slave_Addr_Set
0x09D0      [28]    _I2C0_Master_Slave_Addr_Set
0x09EC      [28]    _I2C3_Master_Slave_Addr_Set
0x0A08      [28]    _I2C6_Master_Slave_Addr_Set
0x0A24      [28]    _I2C5_Master_Slave_Addr_Set
0x0A40      [28]    _I2C4_Master_Slave_Addr_Set
0x0A5C      [28]    _I2C5_Read
0x0A78      [28]    _I2C5_Write
0x0A94      [28]    _I2C4_Write
0x0AB0      [28]    _I2C3_Write
0x0ACC      [28]    _I2C6_Write
0x0AE8      [28]    _I2C9_Write
0x0B04      [28]    _I2C8_Write
0x0B20      [28]    _I2C7_Write
0x0B3C      [28]    _I2C2_Write
0x0B58      [28]    _I2C8_Read
0x0B74      [28]    _I2C7_Read
0x0B90      [28]    _I2C6_Read
0x0BAC      [28]    _I2C9_Read
0x0BC8      [28]    _I2C1_Write
0x0BE4      [28]    _I2C0_Write
0x0C00      [24]    _Delay_1ms
0x0C18      [36]    __Lib_UART_07_UART7_Disable
0x0C3C      [36]    __Lib_UART_07_UART5_Enable
0x0C60      [36]    __Lib_UART_07_UART5_Disable
0x0C84      [36]    __Lib_UART_07_UART2_Enable
0x0CA8      [36]    __Lib_UART_07_UART2_Disable
0x0CCC      [36]    __Lib_UART_07_UART7_Enable
0x0CF0    [1016]    __Lib_I2C_09_I2Cx_Init_Advanced
0x10E8    [1408]    _GPIO_Config
0x1668      [28]    _UART2_Write
0x1684     [292]    __fm_driver_hal_i2cRead
0x17A8      [28]    _UART3_Write
0x17C4      [12]    easymx_v7_TM4C129XNCZAD__setINT_2
0x17D0      [12]    easymx_v7_TM4C129XNCZAD__setRX_2
0x17E0      [24]    _Delay_10ms
0x17F8      [12]    easymx_v7_TM4C129XNCZAD__setSDA_2
0x1804      [12]    easymx_v7_TM4C129XNCZAD__setSCL_2
0x1810      [12]    easymx_v7_TM4C129XNCZAD__setTX_2
0x181C      [20]    __fm_driver_hal_i2cStart
0x1830      [28]    _I2C0_Init_Advanced
0x184C     [304]    __fm_driver_hal_i2cWrite
0x197C      [42]    _GPIO_Digital_Output
0x19A8      [40]    _strcpy
0x19D0      [42]    _GPIO_Digital_Input
0x19FC      [28]    _UART0_Write
0x1A18      [28]    _UART1_Write
0x1A34     [200]    _UART2_Init
0x1AFC     [200]    _UART5_Init
0x1BC4     [200]    _UART7_Init
0x1C8C      [12]    easymx_v7_TM4C129XNCZAD__setPWM_2
0x1C98      [12]    easymx_v7_TM4C129XNCZAD__setMISO_1
0x1CA4      [12]    easymx_v7_TM4C129XNCZAD__setSCK_1
0x1CB0      [12]    easymx_v7_TM4C129XNCZAD__setCS_1
0x1CBC      [12]    easymx_v7_TM4C129XNCZAD__setINT_1
0x1CC8      [12]    easymx_v7_TM4C129XNCZAD__setPWM_1
0x1CD4      [12]    easymx_v7_TM4C129XNCZAD__setMOSI_1
0x1CE0      [28]    _UART5_Write
0x1CFC      [28]    _UART6_Write
0x1D18      [28]    _UART7_Write
0x1D34      [12]    easymx_v7_TM4C129XNCZAD__setRST_1
0x1D40      [12]    easymx_v7_TM4C129XNCZAD__setAN_1
0x1D4C      [28]    _UART4_Write
0x1D68      [12]    easymx_v7_TM4C129XNCZAD__setRX_1
0x1D74      [12]    easymx_v7_TM4C129XNCZAD__setCS_2
0x1D80      [12]    easymx_v7_TM4C129XNCZAD__setRST_2
0x1D8C      [12]    easymx_v7_TM4C129XNCZAD__setAN_2
0x1D98      [12]    easymx_v7_TM4C129XNCZAD__setMOSI_2
0x1DA4      [12]    easymx_v7_TM4C129XNCZAD__setMISO_2
0x1DB0      [12]    easymx_v7_TM4C129XNCZAD__setSCK_2
0x1DBC      [12]    easymx_v7_TM4C129XNCZAD__setSDA_1
0x1DC8      [12]    easymx_v7_TM4C129XNCZAD__setTX_1
0x1DD4      [12]    easymx_v7_TM4C129XNCZAD__setSCL_1
0x1DE0      [24]    _Delay_1sec
0x1DF8      [44]    _fm_seek
0x1E24      [44]    _fm_endSeek
0x1E50      [44]    _fm_muteDisable
0x1E7C     [400]    easymx_v7_TM4C129XNCZAD__gpioInit_1
0x200C      [32]    easymx_v7_TM4C129XNCZAD__i2cInit_1
0x202C     [396]    easymx_v7_TM4C129XNCZAD__gpioInit_2
0x21B8      [44]    _fm_muteEnable
0x21E4      [80]    _WordToStr
0x2234     [492]    _FloatToStr
0x2420      [80]    _fm_volumeDown
0x2470      [34]    _fm_getChannel
0x2494      [80]    _fm_volumeUp
0x24E4     [272]    _fm_tune
0x25F4      [44]    _fm_endTune
0x2620     [212]    _fm_getChannelFrequency
0x26F4      [32]    _fm_getReceivedSignalStrengthIndicator
0x2714     [158]    _fm_fineTuneUp
0x27B4      [36]    easymx_v7_TM4C129XNCZAD__log_initUartA
0x27D8      [52]    __fm_driver_fm_modeSelect
0x280C      [36]    easymx_v7_TM4C129XNCZAD__log_init2
0x2830      [36]    easymx_v7_TM4C129XNCZAD__log_initUartB
0x2854     [168]    _fm_readRegisters
0x2900      [24]    _Delay_100ms
0x2918     [158]    _fm_fineTuneDown
0x29B8      [32]    easymx_v7_TM4C129XNCZAD__log_write
0x29D8      [56]    __fm_driver_hal_gpioMap
0x2A10      [22]    _fm_setBits
0x2A28      [32]    easymx_v7_TM4C129XNCZAD__i2cInit_2
0x2A48      [92]    _fm_writeRegisters
0x2AA4      [84]    _fm_tuneChannel
0x2AF8      [40]    __fm_driver_hal_i2cMap
0x2B20      [36]    easymx_v7_TM4C129XNCZAD__log_init1
0x2B44      [16]    _UART6_Data_Ready
0x2B54     [104]    _fm_casePlus
0x2BBC     [104]    _fm_caseMinus
0x2C24      [28]    _UART6_Read
0x2C40      [28]    _UART7_Read
0x2C5C      [16]    _UART7_Data_Ready
0x2C6C      [20]    _UART6_Tx_Idle
0x2C80      [20]    _UART7_Tx_Idle
0x2C98     [228]    _fm_caseStation1
0x2D80     [232]    _fm_caseTuneUp
0x2E68     [240]    _fm_caseTune
0x2F58     [128]    _fm_caseMute
0x2FD8     [276]    _fm_caseMemorize
0x30F0     [228]    _fm_caseStation3
0x31D4      [52]    _fm_caseWrongCommand
0x3208     [232]    _fm_caseSeek
0x32F0     [232]    _fm_caseTuneDown
0x33D8     [228]    _fm_caseStation2
0x34BC      [70]    _fm_setSeekThreshold
0x3504      [80]    _fm_setSnrThreshold
0x3554      [70]    _fm_setVolume
0x359C      [74]    _fm_setSeekImpulseDetectionThreshold
0x35E8      [20]    _UART0_Tx_Idle
0x35FC      [16]    _UART0_Data_Ready
0x360C      [28]    _UART0_Read
0x3628      [70]    _mikrobus_logInit
0x3670     [144]    _fm_powerup
0x3700     [112]    _mikrobus_logWrite
0x3770      [66]    _mikrobus_gpioInit
0x37B4     [458]    _fm_basicSettings
0x3980      [46]    _mikrobus_i2cInit
0x39B0      [36]    _fm_i2cDriverInit
0x39D4      [28]    _UART1_Read
0x39F0      [16]    _UART4_Data_Ready
0x3A00      [28]    _UART4_Read
0x3A1C      [20]    _UART3_Tx_Idle
0x3A30      [20]    _UART4_Tx_Idle
0x3A44      [20]    _UART5_Tx_Idle
0x3A58      [16]    _UART5_Data_Ready
0x3A68      [28]    _UART5_Read
0x3A84      [16]    _UART3_Data_Ready
0x3A94      [28]    _UART2_Read
0x3AB0      [20]    _UART1_Tx_Idle
0x3AC4      [16]    _UART1_Data_Ready
0x3AD4      [16]    _UART2_Data_Ready
0x3AE4      [20]    _UART2_Tx_Idle
0x3AF8      [28]    _UART3_Read
0x3B18     [136]    _systemInit
0x3BA0      [58]    ___FillZeros
0x3BDC      [20]    ___CC2DW
0x3BF0     [224]    _applicationTask
0x3CD0     [148]    _applicationInit
0x3D64       [8]    ___GenExcept
0x3D6C      [42]    ___EnableFPU
0x3D98      [20]    __Lib_System_TIVA_InitialSetUpFosc
0x3DAC      [36]    _main
0x3DD0     [304]    __Lib_System_TIVA_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_fm_tune_channelFrequency
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x0000       [4]    FARG_FloatToStr_fnum
0x20000000      [48]    ?lstr73_Click_FM_TIVA
0x20000030      [48]    ?lstr74_Click_FM_TIVA
0x20000060      [15]    ?lstr75_Click_FM_TIVA
0x2000006F       [6]    ?lstr76_Click_FM_TIVA
0x20000075      [26]    ?lstr77_Click_FM_TIVA
0x2000008F       [5]    ?lstr78_Click_FM_TIVA
0x20000094      [48]    ?lstr79_Click_FM_TIVA
0x200000C4       [1]    _mute_
0x200000C5      [48]    ?lstr39_Click_FM_TIVA
0x200000F5      [48]    ?lstr40_Click_FM_TIVA
0x20000125      [48]    ?lstr41_Click_FM_TIVA
0x20000155      [48]    ?lstr42_Click_FM_TIVA
0x20000185      [48]    ?lstr43_Click_FM_TIVA
0x200001B5      [48]    ?lstr44_Click_FM_TIVA
0x200001E5      [48]    ?lstr20_Click_FM_TIVA
0x20000215      [48]    ?lstr21_Click_FM_TIVA
0x20000245      [15]    ?lstr22_Click_FM_TIVA
0x20000254       [6]    ?lstr23_Click_FM_TIVA
0x2000025A      [26]    ?lstr24_Click_FM_TIVA
0x20000274       [5]    ?lstr25_Click_FM_TIVA
0x20000279      [48]    ?lstr26_Click_FM_TIVA
0x200002A9       [1]    _memory_
0x200002AA      [48]    ?lstr27_Click_FM_TIVA
0x200002DA      [48]    ?lstr28_Click_FM_TIVA
0x2000030A      [48]    ?lstr29_Click_FM_TIVA
0x2000033A      [48]    ?lstr30_Click_FM_TIVA
0x2000036A      [48]    ?lstr31_Click_FM_TIVA
0x2000039A      [48]    ?lstr32_Click_FM_TIVA
0x200003CA      [48]    ?lstr33_Click_FM_TIVA
0x200003FA      [48]    ?lstr34_Click_FM_TIVA
0x2000042A      [48]    ?lstr35_Click_FM_TIVA
0x2000045A      [48]    ?lstr36_Click_FM_TIVA
0x2000048A      [48]    ?lstr37_Click_FM_TIVA
0x200004BA      [48]    ?lstr38_Click_FM_TIVA
0x200004EA      [48]    ?lstr45_Click_FM_TIVA
0x2000051A      [48]    ?lstr46_Click_FM_TIVA
0x2000054A      [15]    ?lstr47_Click_FM_TIVA
0x20000559       [6]    ?lstr48_Click_FM_TIVA
0x2000055F      [26]    ?lstr49_Click_FM_TIVA
0x20000579       [5]    ?lstr50_Click_FM_TIVA
0x2000057E      [48]    ?lstr51_Click_FM_TIVA
0x200005AE      [48]    ?lstr52_Click_FM_TIVA
0x200005DE      [48]    ?lstr53_Click_FM_TIVA
0x2000060E      [15]    ?lstr54_Click_FM_TIVA
0x2000061D       [6]    ?lstr55_Click_FM_TIVA
0x20000623      [26]    ?lstr56_Click_FM_TIVA
0x2000063D       [5]    ?lstr57_Click_FM_TIVA
0x20000642      [48]    ?lstr58_Click_FM_TIVA
0x20000672      [48]    ?lstr66_Click_FM_TIVA
0x200006A2      [48]    ?lstr67_Click_FM_TIVA
0x200006D2      [15]    ?lstr68_Click_FM_TIVA
0x200006E1       [6]    ?lstr69_Click_FM_TIVA
0x200006E7      [26]    ?lstr70_Click_FM_TIVA
0x20000701       [5]    ?lstr71_Click_FM_TIVA
0x20000706      [48]    ?lstr72_Click_FM_TIVA
0x20000736      [48]    ?lstr59_Click_FM_TIVA
0x20000766      [48]    ?lstr60_Click_FM_TIVA
0x20000796      [15]    ?lstr61_Click_FM_TIVA
0x200007A5       [6]    ?lstr62_Click_FM_TIVA
0x200007AB      [26]    ?lstr63_Click_FM_TIVA
0x200007C5       [5]    ?lstr64_Click_FM_TIVA
0x200007CA      [48]    ?lstr65_Click_FM_TIVA
0x200007FA      [48]    ?lstr83_Click_FM_TIVA
0x2000082A      [48]    ?lstr84_Click_FM_TIVA
0x2000085A      [48]    ?lstr85_Click_FM_TIVA
0x2000088A      [48]    ?lstr13_Click_FM_TIVA
0x200008BA      [48]    ?lstr14_Click_FM_TIVA
0x200008EA      [15]    ?lstr15_Click_FM_TIVA
0x200008F9       [6]    ?lstr16_Click_FM_TIVA
0x200008FF      [28]    ?lstr17_Click_FM_TIVA
0x2000091B       [5]    ?lstr18_Click_FM_TIVA
0x20000920      [48]    ?lstr19_Click_FM_TIVA
0x20000950      [48]    ?lstr1_Click_FM_TIVA
0x20000980      [48]    ?lstr2_Click_FM_TIVA
0x200009B0      [48]    ?lstr3_Click_FM_TIVA
0x200009E0      [48]    ?lstr4_Click_FM_TIVA
0x20000A10      [48]    ?lstr5_Click_FM_TIVA
0x20000A40      [48]    ?lstr6_Click_FM_TIVA
0x20000A70      [48]    ?lstr7_Click_FM_TIVA
0x20000AA0      [48]    ?lstr8_Click_FM_TIVA
0x20000AD0      [48]    ?lstr9_Click_FM_TIVA
0x20000B00      [48]    ?lstr10_Click_FM_TIVA
0x20000B30      [48]    ?lstr11_Click_FM_TIVA
0x20000B60      [48]    ?lstr12_Click_FM_TIVA
0x20000B90       [1]    _volumeLevel_
0x20000B91       [1]    _snrThreshold_
0x20000B92       [2]    _seekThreshold_
0x20000B94       [1]    _impulseDetectionThreshold_
0x20000B95      [48]    ?lstr86_Click_FM_TIVA
0x20000BC5      [48]    ?lstr87_Click_FM_TIVA
0x20000BF5      [48]    ?lstr88_Click_FM_TIVA
0x20000C25      [48]    ?lstr80_Click_FM_TIVA
0x20000C55      [48]    ?lstr81_Click_FM_TIVA
0x20000C85      [48]    ?lstr82_Click_FM_TIVA
0x20000CB5       [1]    __fm_driver_startF
0x20000CB6       [4]    ?lstr1___Lib_Conversions
0x20000CBA       [2]    ?lstr2___Lib_Conversions
0x20000CBC       [4]    ?lstr3___Lib_Conversions
0x20000CC0       [4]    __Lib_I2C_09__I2C0_TIMEOUT
0x20000CC4       [4]    __Lib_I2C_09__I2C1_TIMEOUT
0x20000CC8       [4]    __Lib_I2C_09__I2C2_TIMEOUT
0x20000CCC       [4]    __Lib_I2C_09__I2C3_TIMEOUT
0x20000CD0       [4]    __Lib_I2C_09__I2C4_TIMEOUT
0x20000CD4       [4]    __Lib_I2C_09__I2C5_TIMEOUT
0x20000CD8       [4]    __Lib_I2C_09__I2C6_TIMEOUT
0x20000CDC       [4]    __Lib_I2C_09__I2C7_TIMEOUT
0x20000CE0       [4]    __Lib_I2C_09__I2C8_TIMEOUT
0x20000CE4       [4]    __Lib_I2C_09__I2C9_TIMEOUT
0x20000CE8       [2]    _receivedSignalStrengthIndicator
0x20000CEA       [2]    _stationFrequency
0x20000CEC       [4]    _channelFrequency_
0x20000CF0      [50]    _text
0x20000D22       [2]    _station1
0x20000D24       [4]    _tunedFrequency_
0x20000D28       [2]    _station2
0x20000D2A       [2]    _station3
0x20000D2C       [1]    _errorFlag
0x20000D2D       [1]    _dataReady
0x20000D2E       [1]    _receivedData
0x20000D2F       [1]    __fm_driver__slaveAddress
0x20000D30       [4]    _UART_Rdy_Ptr
0x20000D34       [4]    _UART_Rd_Ptr
0x20000D38       [4]    _logger
0x20000D3C       [4]    __fm_driver_fp_i2cStart
0x20000D40       [4]    __fm_driver_fp_i2cRead
0x20000D44       [4]    __fm_driver_hal_gpio_rstSet
0x20000D48       [4]    __fm_driver_hal_gpio_csSet
0x20000D4C       [4]    __fm_driver_hal_gpio_anGet
0x20000D50       [4]    __fm_driver_hal_gpio_intGet
0x20000D54       [4]    __fm_driver_fp_i2cWrite
0x20000D58       [4]    ___System_CLOCK_IN_KHZ
0x20000D5C       [4]    _I2C_Enable_Ptr
0x20000D60       [4]    _I2C_Master_Slave_Addr_Set_Ptr
0x20000D64       [4]    _I2C_Write_Ptr
0x20000D68       [4]    _I2C_Read_Ptr
0x20000D6C       [4]    _I2C_Disable_Ptr
0x20000D70       [4]    _I2C0_Timeout_Ptr
0x20000D74       [4]    _I2C1_Timeout_Ptr
0x20000D78       [4]    _I2C2_Timeout_Ptr
0x20000D7C       [4]    _I2C3_Timeout_Ptr
0x20000D80       [4]    _I2C4_Timeout_Ptr
0x20000D84       [4]    _I2C5_Timeout_Ptr
0x20000D88       [4]    _I2C6_Timeout_Ptr
0x20000D8C       [4]    _I2C7_Timeout_Ptr
0x20000D90       [4]    _I2C8_Timeout_Ptr
0x20000D94       [4]    _I2C9_Timeout_Ptr
0x20000D98       [4]    _UART_Wr_Ptr
0x20000D9C       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x17DC       [4]    __FM_I2C_CFG
0x3F00      [48]    ?ICS?lstr73_Click_FM_TIVA
0x3F30      [48]    ?ICS?lstr74_Click_FM_TIVA
0x3F60      [15]    ?ICS?lstr75_Click_FM_TIVA
0x3F6F       [6]    ?ICS?lstr76_Click_FM_TIVA
0x3F75      [26]    ?ICS?lstr77_Click_FM_TIVA
0x3F8F       [5]    ?ICS?lstr78_Click_FM_TIVA
0x3F94      [48]    ?ICS?lstr79_Click_FM_TIVA
0x3FC4       [1]    ?ICS_mute_
0x3FC5      [48]    ?ICS?lstr39_Click_FM_TIVA
0x3FF5      [48]    ?ICS?lstr40_Click_FM_TIVA
0x4025      [48]    ?ICS?lstr41_Click_FM_TIVA
0x4055      [48]    ?ICS?lstr42_Click_FM_TIVA
0x4085      [48]    ?ICS?lstr43_Click_FM_TIVA
0x40B5      [48]    ?ICS?lstr44_Click_FM_TIVA
0x40E5      [48]    ?ICS?lstr20_Click_FM_TIVA
0x4115      [48]    ?ICS?lstr21_Click_FM_TIVA
0x4145      [15]    ?ICS?lstr22_Click_FM_TIVA
0x4154       [6]    ?ICS?lstr23_Click_FM_TIVA
0x415A      [26]    ?ICS?lstr24_Click_FM_TIVA
0x4174       [5]    ?ICS?lstr25_Click_FM_TIVA
0x4179      [48]    ?ICS?lstr26_Click_FM_TIVA
0x41A9       [1]    ?ICS_memory_
0x41AA      [48]    ?ICS?lstr27_Click_FM_TIVA
0x41DA      [48]    ?ICS?lstr28_Click_FM_TIVA
0x420A      [48]    ?ICS?lstr29_Click_FM_TIVA
0x423A      [48]    ?ICS?lstr30_Click_FM_TIVA
0x426A      [48]    ?ICS?lstr31_Click_FM_TIVA
0x429A      [48]    ?ICS?lstr32_Click_FM_TIVA
0x42CA      [48]    ?ICS?lstr33_Click_FM_TIVA
0x42FA      [48]    ?ICS?lstr34_Click_FM_TIVA
0x432A      [48]    ?ICS?lstr35_Click_FM_TIVA
0x435A      [48]    ?ICS?lstr36_Click_FM_TIVA
0x438A      [48]    ?ICS?lstr37_Click_FM_TIVA
0x43BA      [48]    ?ICS?lstr38_Click_FM_TIVA
0x43EA      [48]    ?ICS?lstr45_Click_FM_TIVA
0x441A      [48]    ?ICS?lstr46_Click_FM_TIVA
0x444A      [15]    ?ICS?lstr47_Click_FM_TIVA
0x4459       [6]    ?ICS?lstr48_Click_FM_TIVA
0x445F      [26]    ?ICS?lstr49_Click_FM_TIVA
0x4479       [5]    ?ICS?lstr50_Click_FM_TIVA
0x447E      [48]    ?ICS?lstr51_Click_FM_TIVA
0x44AE      [48]    ?ICS?lstr52_Click_FM_TIVA
0x44DE      [48]    ?ICS?lstr53_Click_FM_TIVA
0x450E      [15]    ?ICS?lstr54_Click_FM_TIVA
0x451D       [6]    ?ICS?lstr55_Click_FM_TIVA
0x4523      [26]    ?ICS?lstr56_Click_FM_TIVA
0x453D       [5]    ?ICS?lstr57_Click_FM_TIVA
0x4542      [48]    ?ICS?lstr58_Click_FM_TIVA
0x4572      [48]    ?ICS?lstr66_Click_FM_TIVA
0x45A2      [48]    ?ICS?lstr67_Click_FM_TIVA
0x45D2      [15]    ?ICS?lstr68_Click_FM_TIVA
0x45E1       [6]    ?ICS?lstr69_Click_FM_TIVA
0x45E7      [26]    ?ICS?lstr70_Click_FM_TIVA
0x4601       [5]    ?ICS?lstr71_Click_FM_TIVA
0x4606      [48]    ?ICS?lstr72_Click_FM_TIVA
0x4636      [48]    ?ICS?lstr59_Click_FM_TIVA
0x4666      [48]    ?ICS?lstr60_Click_FM_TIVA
0x4696      [15]    ?ICS?lstr61_Click_FM_TIVA
0x46A5       [6]    ?ICS?lstr62_Click_FM_TIVA
0x46AB      [26]    ?ICS?lstr63_Click_FM_TIVA
0x46C5       [5]    ?ICS?lstr64_Click_FM_TIVA
0x46CA      [48]    ?ICS?lstr65_Click_FM_TIVA
0x46FA      [48]    ?ICS?lstr83_Click_FM_TIVA
0x472A      [48]    ?ICS?lstr84_Click_FM_TIVA
0x475A      [48]    ?ICS?lstr85_Click_FM_TIVA
0x478A      [48]    ?ICS?lstr13_Click_FM_TIVA
0x47BA      [48]    ?ICS?lstr14_Click_FM_TIVA
0x47EA      [15]    ?ICS?lstr15_Click_FM_TIVA
0x47F9       [6]    ?ICS?lstr16_Click_FM_TIVA
0x47FF      [28]    ?ICS?lstr17_Click_FM_TIVA
0x481B       [5]    ?ICS?lstr18_Click_FM_TIVA
0x4820      [48]    ?ICS?lstr19_Click_FM_TIVA
0x4850      [48]    ?ICS?lstr1_Click_FM_TIVA
0x4880      [48]    ?ICS?lstr2_Click_FM_TIVA
0x48B0      [48]    ?ICS?lstr3_Click_FM_TIVA
0x48E0      [48]    ?ICS?lstr4_Click_FM_TIVA
0x4910      [48]    ?ICS?lstr5_Click_FM_TIVA
0x4940      [48]    ?ICS?lstr6_Click_FM_TIVA
0x4970      [48]    ?ICS?lstr7_Click_FM_TIVA
0x49A0      [48]    ?ICS?lstr8_Click_FM_TIVA
0x49D0      [48]    ?ICS?lstr9_Click_FM_TIVA
0x4A00      [48]    ?ICS?lstr10_Click_FM_TIVA
0x4A30      [48]    ?ICS?lstr11_Click_FM_TIVA
0x4A60      [48]    ?ICS?lstr12_Click_FM_TIVA
0x4A90       [1]    ?ICS_volumeLevel_
0x4A91       [1]    ?ICS_snrThreshold_
0x4A92       [2]    ?ICS_seekThreshold_
0x4A94       [1]    ?ICS_impulseDetectionThreshold_
0x4A95      [48]    ?ICS?lstr86_Click_FM_TIVA
0x4AC5      [48]    ?ICS?lstr87_Click_FM_TIVA
0x4AF5      [48]    ?ICS?lstr88_Click_FM_TIVA
0x4B25      [48]    ?ICS?lstr80_Click_FM_TIVA
0x4B55      [48]    ?ICS?lstr81_Click_FM_TIVA
0x4B85      [48]    ?ICS?lstr82_Click_FM_TIVA
0x4BB5       [1]    ?ICS__fm_driver_startF
0x4BB6       [4]    ?ICS?lstr1___Lib_Conversions
0x4BBA       [2]    ?ICS?lstr2___Lib_Conversions
0x4BBC       [4]    ?ICS?lstr3___Lib_Conversions
0x4BC0       [4]    ?ICS__Lib_I2C_09__I2C0_TIMEOUT
0x4BC4       [4]    ?ICS__Lib_I2C_09__I2C1_TIMEOUT
0x4BC8       [4]    ?ICS__Lib_I2C_09__I2C2_TIMEOUT
0x4BCC       [4]    ?ICS__Lib_I2C_09__I2C3_TIMEOUT
0x4BD0       [4]    ?ICS__Lib_I2C_09__I2C4_TIMEOUT
0x4BD4       [4]    ?ICS__Lib_I2C_09__I2C5_TIMEOUT
0x4BD8       [4]    ?ICS__Lib_I2C_09__I2C6_TIMEOUT
0x4BDC       [4]    ?ICS__Lib_I2C_09__I2C7_TIMEOUT
0x4BE0       [4]    ?ICS__Lib_I2C_09__I2C8_TIMEOUT
0x4BE4       [4]    ?ICS__Lib_I2C_09__I2C9_TIMEOUT
0x4BE8     [220]    __GPIO_MODULE_UART7_C45_AHB
0x4CC4     [220]    __GPIO_MODULE_UART5_H67_AHB
0x4DA0     [220]    __GPIO_MODULE_UART2_D45_AHB
0x4E7C     [220]    __GPIO_MODULE_I2C0_B23_AHB
0x4F58      [96]    __MIKROBUS1_GPIO
0x4FB8      [12]    __MIKROBUS1_I2C
