
---------- Begin Simulation Statistics ----------
final_tick                               235070168000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  85638                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738304                       # Number of bytes of host memory used
host_op_rate                                    85953                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3332.67                       # Real time elapsed on the host
host_tick_rate                               70535132                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   285402717                       # Number of instructions simulated
sim_ops                                     286452112                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.235070                       # Number of seconds simulated
sim_ticks                                235070168000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.284606                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               57370795                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            67269813                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13116447                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         62943685                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           4726415                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        4737051                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           10636                       # Number of indirect misses.
system.cpu0.branchPred.lookups               77839840                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6916                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        262440                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7066045                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  37545112                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1447082                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         787807                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      130998132                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           243860735                       # Number of instructions committed
system.cpu0.commit.committedOps             244123156                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    449902622                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.542613                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.034864                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    312118548     69.37%     69.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     72505138     16.12%     85.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     41274936      9.17%     94.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     17035969      3.79%     98.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2503336      0.56%     99.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2308009      0.51%     99.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       137034      0.03%     99.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       572570      0.13%     99.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1447082      0.32%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    449902622                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  26214481                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             7441206                       # Number of function calls committed.
system.cpu0.commit.int_insts                231987360                       # Number of committed integer instructions.
system.cpu0.commit.loads                     23476419                       # Number of loads committed
system.cpu0.commit.membars                     524896                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       524905      0.22%      0.22% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       184459409     75.56%     75.77% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          18424      0.01%     75.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           32816      0.01%     75.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       7340032      3.01%     78.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp      11010054      4.51%     83.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       3932176      1.61%     84.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      3670016      1.50%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       23476693      9.62%     96.04% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       9396428      3.85%     99.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead       262166      0.11%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           29      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        244123156                       # Class of committed instruction
system.cpu0.commit.refs                      33135316                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  243860735                       # Number of Instructions Simulated
system.cpu0.committedOps                    244123156                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.926773                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.926773                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            163011907                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6051583                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            50297883                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             406061094                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                74930661                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                218447862                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7066817                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12140220                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5569158                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   77839840                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 56331234                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    391162236                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               473435                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          130                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     459306713                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  42                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          180                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26234494                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.165664                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          64746570                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          62097210                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.977530                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         469026405                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.979837                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.281309                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               211899643     45.18%     45.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               151278698     32.25%     77.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                57896383     12.34%     89.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                23450848      5.00%     94.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8889102      1.90%     96.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7100333      1.51%     98.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 8501110      1.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    1712      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8576      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           469026405                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 57171860                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                17852236                       # number of floating regfile writes
system.cpu0.idleCycles                         837938                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7757478                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                54573442                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.733776                       # Inst execution rate
system.cpu0.iew.exec_refs                    51323094                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  12897865                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              147197147                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             39734136                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            263214                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1875921                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            16037909                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          375119177                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             38425229                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6834076                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            344775285                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                504311                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents               465667                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7066817                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              1960308                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        24902                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         1332248                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         8685                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1278                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          309                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     16257717                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6379012                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1278                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       317757                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7439721                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                264788994                       # num instructions consuming a value
system.cpu0.iew.wb_count                    342176538                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.820214                       # average fanout of values written-back
system.cpu0.iew.wb_producers                217183711                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.728245                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     342590015                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               395097107                       # number of integer regfile reads
system.cpu0.int_regfile_writes              262217243                       # number of integer regfile writes
system.cpu0.ipc                              0.519002                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.519002                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           525077      0.15%      0.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            265658986     75.56%     75.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               18563      0.01%     75.71% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                33044      0.01%     75.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            8605672      2.45%     78.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp           15687617      4.46%     82.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            4731499      1.35%     83.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           4299573      1.22%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     85.20% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            38806896     11.04%     96.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           12917815      3.67%     99.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead         324583      0.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            29      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             351609362                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               33652868                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           67301849                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     33539809                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          43619019                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2138978                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006083                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2008588     93.90%     93.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  9073      0.42%     94.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                  18267      0.85%     95.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 1922      0.09%     95.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                 1922      0.09%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                   37      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 92204      4.31%     99.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 6959      0.33%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             319570395                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1108491168                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    308636729                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        462496948                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 374330960                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                351609362                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             788217                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      130996017                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1408911                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           410                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     39775338                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    469026405                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.749658                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.159074                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          266687404     56.86%     56.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          117399115     25.03%     81.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           53755773     11.46%     93.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           13477096      2.87%     96.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8440768      1.80%     98.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5306992      1.13%     99.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2217995      0.47%     99.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1268685      0.27%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             472577      0.10%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      469026405                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.748321                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2330488                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          796283                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            39734136                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           16037909                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               50421164                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              25952286                       # number of misc regfile writes
system.cpu0.numCycles                       469864343                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      275995                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              156516954                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            200377184                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4749974                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                88135280                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                808831                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                36686                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            516766124                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             392949867                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          318398585                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                209727530                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                507704                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7066817                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              7555474                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               118021396                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         60002436                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       456763688                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         24350                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               560                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 11619362                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           560                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   823575060                       # The number of ROB reads
system.cpu0.rob.rob_writes                  769367527                       # The number of ROB writes
system.cpu0.timesIdled                          14848                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  142                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.383978                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                3725954                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3865740                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           650294                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4922032                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             44784                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          53541                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            8757                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5994424                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4806                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        262262                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           619310                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   3421731                       # Number of branches committed
system.cpu1.commit.bw_lim_events                85829                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         787033                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        5743330                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            14300279                       # Number of instructions committed
system.cpu1.commit.committedOps              14562603                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    112712173                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.129202                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.581175                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    105121215     93.27%     93.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      3980452      3.53%     96.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1496872      1.33%     98.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1406904      1.25%     99.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       470725      0.42%     99.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       114109      0.10%     99.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        24851      0.02%     99.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        11216      0.01%     99.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        85829      0.08%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    112712173                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               60639                       # Number of function calls committed.
system.cpu1.commit.int_insts                 13508049                       # Number of committed integer instructions.
system.cpu1.commit.loads                      3738011                       # Number of loads committed
system.cpu1.commit.membars                     524542                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       524542      3.60%      3.60% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         8716427     59.85%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            638      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              30      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4000267     27.47%     90.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1320675      9.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         14562603                       # Class of committed instruction
system.cpu1.commit.refs                       5320966                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   14300279                       # Number of Instructions Simulated
system.cpu1.committedOps                     14562603                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              7.963926                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        7.963926                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             96836143                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                31746                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             3443601                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              22727536                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3647901                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 11865090                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                619698                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                56134                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               791191                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5994424                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  2837442                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    109936016                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               189012                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      23800570                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1301364                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.052635                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           3173324                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3770738                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.208985                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         113760023                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.211526                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.608971                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                97187218     85.43%     85.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                11714141     10.30%     95.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3243905      2.85%     98.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  970973      0.85%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  345049      0.30%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  238255      0.21%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   52902      0.05%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1187      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    6393      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           113760023                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                       9                       # number of floating regfile writes
system.cpu1.idleCycles                         126338                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              644021                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4099723                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.159757                       # Inst execution rate
system.cpu1.iew.exec_refs                     6387790                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1956261                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               89377116                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              4957535                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            262780                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           572758                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2307449                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           20303785                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              4431529                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           771833                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             18194181                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                108544                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               260367                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                619698                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles               771025                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        13126                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          152454                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6649                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          806                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          301                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1219524                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       724494                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           806                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       298673                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        345348                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  8504101                       # num instructions consuming a value
system.cpu1.iew.wb_count                     17788867                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.779049                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  6625115                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.156198                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      17812319                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                22843089                       # number of integer regfile reads
system.cpu1.int_regfile_writes               11530338                       # number of integer regfile writes
system.cpu1.ipc                              0.125566                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.125566                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           524623      2.77%      2.77% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             11777274     62.10%     64.86% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 646      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   30      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             4888885     25.78%     90.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1774523      9.36%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead             15      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              18966014                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     39                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 72                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           27                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                30                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     134887                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007112                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  45012     33.37%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     33.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 84581     62.71%     96.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 5288      3.92%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              18576239                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         151873567                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     17788840                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         26045348                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  19516413                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 18966014                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             787372                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        5741181                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            46701                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           339                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2976861                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    113760023                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.166719                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.555174                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          101013098     88.79%     88.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8783889      7.72%     96.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2472751      2.17%     98.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             967811      0.85%     99.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             386777      0.34%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              57393      0.05%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              57371      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              12573      0.01%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               8360      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      113760023                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.166535                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2257007                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          740401                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             4957535                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2307449                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     81                       # number of misc regfile reads
system.cpu1.numCycles                       113886361                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   356246615                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               94208991                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              9325595                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2173682                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4262316                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                194252                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 1235                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             27936988                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              21827664                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           13725751                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 11756608                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                273847                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                619698                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              2904113                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4400156                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        27936970                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          8297                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               308                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3953755                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           303                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   132931783                       # The number of ROB reads
system.cpu1.rob.rob_writes                   41660850                       # The number of ROB writes
system.cpu1.timesIdled                           6540                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            94.647022                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                3462932                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3658786                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           603736                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4603394                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             42521                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          49994                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            7473                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5569216                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         4614                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        262261                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           575450                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3223620                       # Number of branches committed
system.cpu2.commit.bw_lim_events                81445                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         787011                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        5224917                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            13674373                       # Number of instructions committed
system.cpu2.commit.committedOps              13936701                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    111067371                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.125480                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.573259                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    103808464     93.46%     93.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3803756      3.42%     96.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1427055      1.28%     98.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1350355      1.22%     99.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       449974      0.41%     99.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       112298      0.10%     99.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        23344      0.02%     99.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        10680      0.01%     99.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        81445      0.07%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    111067371                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               58998                       # Number of function calls committed.
system.cpu2.commit.int_insts                 12931331                       # Number of committed integer instructions.
system.cpu2.commit.loads                      3595071                       # Number of loads committed
system.cpu2.commit.membars                     524552                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       524552      3.76%      3.76% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         8301363     59.56%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            638      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              30      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        3857326     27.68%     91.01% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1252768      8.99%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         13936701                       # Class of committed instruction
system.cpu2.commit.refs                       5110118                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   13674373                       # Number of Instructions Simulated
system.cpu2.committedOps                     13936701                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              8.202215                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        8.202215                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             96352599                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                28789                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3206223                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              21420041                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3366943                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 10958245                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                575819                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                52694                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               773693                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5569216                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2608116                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    108491733                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               172060                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      22380645                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1208210                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.049654                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           2931431                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           3505453                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.199542                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         112027299                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.202123                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.601002                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                96579423     86.21%     86.21% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                10808391      9.65%     95.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3068682      2.74%     98.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  951276      0.85%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  329599      0.29%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  228938      0.20%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   53119      0.05%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    1084      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    6787      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           112027299                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                       9                       # number of floating regfile writes
system.cpu2.idleCycles                         132852                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              598039                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3832036                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.153667                       # Inst execution rate
system.cpu2.iew.exec_refs                     6092448                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1861555                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               88991658                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              4698004                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            262716                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           530603                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2179488                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           19159791                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              4230893                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           713719                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             17235368                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                108714                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               247518                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                575819                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles               756839                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        12863                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          145271                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         6120                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          816                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          281                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      1102933                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       664441                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           816                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       276859                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        321180                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  8199167                       # num instructions consuming a value
system.cpu2.iew.wb_count                     16862223                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.781127                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  6404589                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.150341                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      16880823                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                21675523                       # number of integer regfile reads
system.cpu2.int_regfile_writes               10960722                       # number of integer regfile writes
system.cpu2.ipc                              0.121918                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.121918                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           524618      2.92%      2.92% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             11076782     61.71%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 645      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   30      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.64% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             4673580     26.04%     90.68% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1673395      9.32%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead             19      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              17949087                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     43                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 80                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           27                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                30                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     130615                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007277                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  44320     33.93%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     33.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 82072     62.84%     96.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 4217      3.23%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              17555041                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         148098750                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     16862196                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24383249                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  18372479                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 17949087                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             787312                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        5223089                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            42742                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           301                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      2706213                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    112027299                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.160221                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.546797                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          100019935     89.28%     89.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            8229113      7.35%     96.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2351830      2.10%     98.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             919873      0.82%     99.55% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             378699      0.34%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              52767      0.05%     99.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              55263      0.05%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              12066      0.01%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               7753      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      112027299                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.160031                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          2162236                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          693854                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             4698004                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2179488                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                     66                       # number of misc regfile reads
system.cpu2.numCycles                       112160151                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   357975055                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               93797355                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps              8964871                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2171310                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3965830                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                158415                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 1209                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             26365957                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              20584731                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           12996652                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 10898483                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                233527                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                575819                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              2781430                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 4031781                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        26365939                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          8382                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               252                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  3852637                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           253                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   130147245                       # The number of ROB reads
system.cpu2.rob.rob_writes                   39284158                       # The number of ROB writes
system.cpu2.timesIdled                           6659                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.679900                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                3428291                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3620928                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           594393                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          4563278                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             41588                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          48432                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            6844                       # Number of indirect misses.
system.cpu3.branchPred.lookups                5508529                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         4675                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        262265                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           567710                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3190925                       # Number of branches committed
system.cpu3.commit.bw_lim_events                81256                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         787028                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        5166192                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            13567330                       # Number of instructions committed
system.cpu3.commit.committedOps              13829652                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    110960702                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.124636                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.571571                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    103754947     93.51%     93.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3781590      3.41%     96.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1413310      1.27%     98.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1338039      1.21%     99.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       445516      0.40%     99.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       112005      0.10%     99.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        23085      0.02%     99.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        10954      0.01%     99.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        81256      0.07%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    110960702                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               59020                       # Number of function calls committed.
system.cpu3.commit.int_insts                 12831450                       # Number of committed integer instructions.
system.cpu3.commit.loads                      3572549                       # Number of loads committed
system.cpu3.commit.membars                     524541                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       524541      3.79%      3.79% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         8231651     59.52%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            638      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              30      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        3834808     27.73%     91.05% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1237960      8.95%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         13829652                       # Class of committed instruction
system.cpu3.commit.refs                       5072792                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   13567330                       # Number of Instructions Simulated
system.cpu3.committedOps                     13829652                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              8.258160                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        8.258160                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             96432410                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                27184                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             3172465                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              21229101                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3317166                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 10822369                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                568093                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                49629                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               769055                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    5508529                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2566726                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    108423157                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               169133                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      22179024                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1189552                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.049165                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2891159                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           3469879                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.197954                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         111909093                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.200534                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.598613                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                96592553     86.31%     86.31% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                10699888      9.56%     95.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3090451      2.76%     98.64% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  909764      0.81%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  327211      0.29%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  227562      0.20%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   53646      0.05%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    1128      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    6890      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           111909093                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                       8                       # number of floating regfile writes
system.cpu3.idleCycles                         132085                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              589971                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3788482                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.152557                       # Inst execution rate
system.cpu3.iew.exec_refs                     6046667                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1843188                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               89116380                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              4663875                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            262737                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           522848                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2156941                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           18994148                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4203479                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           703377                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             17092617                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                108830                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               215535                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                568093                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles               725183                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        12959                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          143125                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         5764                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          833                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          274                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      1091326                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       656698                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           833                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       272903                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        317068                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  8162932                       # num instructions consuming a value
system.cpu3.iew.wb_count                     16722925                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.781591                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  6380071                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.149257                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      16741200                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                21501155                       # number of integer regfile reads
system.cpu3.int_regfile_writes               10883046                       # number of integer regfile writes
system.cpu3.ipc                              0.121092                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.121092                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           524623      2.95%      2.95% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10971735     61.65%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 643      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   30      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             4644953     26.10%     90.71% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1653978      9.29%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              17795994                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     38                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 70                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           26                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                34                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     130920                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007357                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  45272     34.58%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     34.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 81633     62.35%     96.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 4009      3.06%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17402253                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         147675610                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     16722899                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         24159020                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  18206822                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 17795994                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             787326                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        5164495                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            43679                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           298                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      2678727                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    111909093                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.159022                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.545472                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          100016810     89.37%     89.37% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            8141823      7.28%     96.65% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2334958      2.09%     98.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             909545      0.81%     99.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             377846      0.34%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              52011      0.05%     99.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              56419      0.05%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              11781      0.01%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               7900      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      111909093                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.158834                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          2148258                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          686425                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             4663875                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2156941                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                     82                       # number of misc regfile reads
system.cpu3.numCycles                       112041178                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   358093370                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               93892713                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps              8905371                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2137961                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3880472                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                154288                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1720                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             26141497                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              20404491                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           12895765                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 10747744                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                252732                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                568093                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              2811130                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 3990394                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        26141479                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          8941                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               289                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  3888013                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           288                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   129874770                       # The number of ROB reads
system.cpu3.rob.rob_writes                   38941005                       # The number of ROB writes
system.cpu3.timesIdled                           6788                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2965771                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5852454                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       291106                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        85935                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3777651                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2876633                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7578370                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2962568                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 235070168000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1615340                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1812562                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1073926                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              420                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            229                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1349945                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1349928                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1615340                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            32                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8817722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8817722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    305781120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               305781120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              601                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2965966                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2965966    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2965966                       # Request fanout histogram
system.membus.respLayer1.occupancy        15716014250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         13999712002                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                 85                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           43                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    4153943872.093023                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   26829362007.061539                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           42     97.67%     97.67% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.5e+11-2e+11            1      2.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        51500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 175988370000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             43                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    56450581500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 178619586500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 235070168000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2596506                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2596506                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2596506                       # number of overall hits
system.cpu2.icache.overall_hits::total        2596506                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        11610                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         11610                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        11610                       # number of overall misses
system.cpu2.icache.overall_misses::total        11610                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    221465500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    221465500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    221465500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    221465500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2608116                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2608116                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2608116                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2608116                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004451                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004451                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004451                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004451                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 19075.409130                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 19075.409130                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 19075.409130                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 19075.409130                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          220                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           55                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         9872                       # number of writebacks
system.cpu2.icache.writebacks::total             9872                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1706                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1706                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1706                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1706                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         9904                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         9904                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         9904                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         9904                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    190404500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    190404500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    190404500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    190404500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003797                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003797                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003797                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003797                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 19225.010097                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 19225.010097                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 19225.010097                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 19225.010097                       # average overall mshr miss latency
system.cpu2.icache.replacements                  9872                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2596506                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2596506                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        11610                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        11610                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    221465500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    221465500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2608116                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2608116                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004451                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004451                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 19075.409130                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 19075.409130                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1706                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1706                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         9904                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         9904                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    190404500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    190404500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003797                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003797                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 19225.010097                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 19225.010097                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 235070168000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.200519                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2550327                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             9872                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           258.339445                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        370601500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.200519                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.975016                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.975016                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5226136                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5226136                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 235070168000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4589504                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4589504                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4589504                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4589504                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       683965                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        683965                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       683965                       # number of overall misses
system.cpu2.dcache.overall_misses::total       683965                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data  61008336162                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  61008336162                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data  61008336162                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  61008336162                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5273469                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5273469                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5273469                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5273469                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.129699                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.129699                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.129699                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.129699                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 89198.038148                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 89198.038148                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 89198.038148                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 89198.038148                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       791474                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       339561                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            11172                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           2317                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    70.844433                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   146.552007                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       554208                       # number of writebacks
system.cpu2.dcache.writebacks::total           554208                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       347726                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       347726                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       347726                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       347726                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       336239                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       336239                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       336239                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       336239                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  30399478931                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  30399478931                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  30399478931                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  30399478931                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.063760                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.063760                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.063760                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.063760                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 90410.329947                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 90410.329947                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 90410.329947                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 90410.329947                       # average overall mshr miss latency
system.cpu2.dcache.replacements                554208                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      3548285                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3548285                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       472530                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       472530                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  39243084500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  39243084500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4020815                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4020815                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.117521                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.117521                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 83048.874146                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 83048.874146                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       277878                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       277878                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       194652                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       194652                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  15011847500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  15011847500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.048411                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.048411                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 77121.465487                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 77121.465487                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1041219                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1041219                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       211435                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       211435                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  21765251662                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  21765251662                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1252654                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1252654                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.168790                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.168790                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 102940.627909                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 102940.627909                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        69848                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        69848                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       141587                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       141587                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  15387631431                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  15387631431                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.113030                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.113030                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 108679.691151                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 108679.691151                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          118                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          118                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           50                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           50                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      1261500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      1261500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.297619                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.297619                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data        25230                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        25230                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           35                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           35                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           15                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       121000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       121000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.089286                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.089286                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  8066.666667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8066.666667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           71                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           71                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           51                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           51                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       322000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       322000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          122                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          122                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.418033                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.418033                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6313.725490                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6313.725490                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           51                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           51                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       275000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       275000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.418033                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.418033                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5392.156863                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5392.156863                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data        62000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        62000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data        58000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        58000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         9118                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           9118                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       253143                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       253143                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  21977100000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  21977100000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       262261                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       262261                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.965233                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.965233                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 86816.937462                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 86816.937462                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       253143                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       253143                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  21723957000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  21723957000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.965233                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.965233                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 85816.937462                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 85816.937462                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 235070168000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.644076                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5188015                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           589284                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             8.803930                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        370613000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.644076                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.988877                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.988877                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         11661353                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        11661353                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 83                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           42                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4254106107.142857                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   27146629792.065609                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           41     97.62%     97.62% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            1      2.38%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        54500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 175988992000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             42                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    56397711500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 178672456500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 235070168000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2554925                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2554925                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2554925                       # number of overall hits
system.cpu3.icache.overall_hits::total        2554925                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        11801                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         11801                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        11801                       # number of overall misses
system.cpu3.icache.overall_misses::total        11801                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    220540000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    220540000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    220540000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    220540000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2566726                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2566726                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2566726                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2566726                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004598                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004598                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004598                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004598                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 18688.246759                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 18688.246759                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 18688.246759                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 18688.246759                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          113                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    56.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        10108                       # number of writebacks
system.cpu3.icache.writebacks::total            10108                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1661                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1661                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1661                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1661                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        10140                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        10140                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        10140                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        10140                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    190647500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    190647500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    190647500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    190647500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003951                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003951                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003951                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003951                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 18801.528600                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 18801.528600                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 18801.528600                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 18801.528600                       # average overall mshr miss latency
system.cpu3.icache.replacements                 10108                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2554925                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2554925                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        11801                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        11801                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    220540000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    220540000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2566726                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2566726                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004598                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004598                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 18688.246759                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 18688.246759                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1661                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1661                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        10140                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        10140                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    190647500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    190647500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003951                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003951                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 18801.528600                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 18801.528600                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 235070168000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.948434                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2512606                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            10108                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           248.575979                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        377217500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.948434                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.998389                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998389                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          5143592                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         5143592                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 235070168000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4549797                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4549797                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4549797                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4549797                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       683836                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        683836                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       683836                       # number of overall misses
system.cpu3.dcache.overall_misses::total       683836                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data  61609883437                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  61609883437                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data  61609883437                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  61609883437                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5233633                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5233633                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5233633                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5233633                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.130662                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.130662                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.130662                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.130662                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 90094.530614                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 90094.530614                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 90094.530614                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 90094.530614                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       781997                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       366924                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            10994                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           2613                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    71.129434                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   140.422503                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       554010                       # number of writebacks
system.cpu3.dcache.writebacks::total           554010                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       347862                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       347862                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       347862                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       347862                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       335974                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       335974                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       335974                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       335974                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  30413414960                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  30413414960                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  30413414960                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  30413414960                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.064195                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.064195                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.064195                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.064195                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 90523.120718                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 90523.120718                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 90523.120718                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 90523.120718                       # average overall mshr miss latency
system.cpu3.dcache.replacements                554010                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      3522279                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3522279                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       473516                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       473516                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  40070470500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  40070470500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      3995795                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3995795                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.118504                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.118504                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 84623.266162                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 84623.266162                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       279176                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       279176                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       194340                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       194340                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  15059515000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  15059515000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.048636                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.048636                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 77490.557785                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 77490.557785                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1027518                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1027518                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       210320                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       210320                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  21539412937                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  21539412937                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1237838                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1237838                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.169909                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.169909                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 102412.575775                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 102412.575775                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        68686                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        68686                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       141634                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       141634                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  15353899960                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  15353899960                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.114420                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.114420                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 108405.467331                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 108405.467331                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          120                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          120                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           58                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           58                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      1336000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1336000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.325843                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.325843                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 23034.482759                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 23034.482759                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           41                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           41                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           17                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data        94000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        94000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.095506                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.095506                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  5529.411765                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5529.411765                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           73                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           73                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           58                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           58                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       478500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       478500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          131                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          131                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.442748                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.442748                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data         8250                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         8250                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           58                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           58                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       423500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       423500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.442748                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.442748                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7301.724138                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7301.724138                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data        86000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        86000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        83000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        83000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         9045                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           9045                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       253220                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       253220                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  21980977500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  21980977500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       262265                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       262265                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.965512                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.965512                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 86805.850644                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 86805.850644                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       253220                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       253220                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  21727757500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  21727757500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.965512                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.965512                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 85805.850644                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 85805.850644                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 235070168000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.183217                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5148079                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           589084                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.739125                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        377229000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.183217                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.943226                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.943226                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         11581527                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        11581527                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    19714428.571429                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   28265992.885192                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        21500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     70553500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   234932167000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    138001000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 235070168000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     56310033                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        56310033                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     56310033                       # number of overall hits
system.cpu0.icache.overall_hits::total       56310033                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        21201                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         21201                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        21201                       # number of overall misses
system.cpu0.icache.overall_misses::total        21201                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    819182994                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    819182994                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    819182994                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    819182994                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     56331234                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     56331234                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     56331234                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     56331234                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000376                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000376                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000376                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000376                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 38638.884675                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 38638.884675                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 38638.884675                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 38638.884675                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3847                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    64.116667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        18531                       # number of writebacks
system.cpu0.icache.writebacks::total            18531                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         2636                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2636                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         2636                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2636                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        18565                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        18565                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        18565                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        18565                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    735370496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    735370496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    735370496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    735370496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000330                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000330                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000330                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000330                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 39610.584218                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 39610.584218                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 39610.584218                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 39610.584218                       # average overall mshr miss latency
system.cpu0.icache.replacements                 18531                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     56310033                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       56310033                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        21201                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        21201                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    819182994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    819182994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     56331234                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     56331234                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000376                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000376                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 38638.884675                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 38638.884675                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         2636                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2636                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        18565                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        18565                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    735370496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    735370496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000330                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000330                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 39610.584218                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 39610.584218                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 235070168000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999738                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           56328507                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            18531                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3039.690627                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999738                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999992                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        112681031                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       112681031                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 235070168000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     39385188                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        39385188                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     39385188                       # number of overall hits
system.cpu0.dcache.overall_hits::total       39385188                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6992905                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6992905                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6992905                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6992905                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 355853678072                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 355853678072                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 355853678072                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 355853678072                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     46378093                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     46378093                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     46378093                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     46378093                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.150780                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.150780                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.150780                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.150780                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 50887.818163                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50887.818163                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 50887.818163                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50887.818163                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      1589560                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       231530                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            24336                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1612                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    65.317226                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   143.629032                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2002858                       # number of writebacks
system.cpu0.dcache.writebacks::total          2002858                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5207633                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5207633                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5207633                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5207633                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1785272                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1785272                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1785272                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1785272                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 104516099316                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 104516099316                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 104516099316                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 104516099316                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.038494                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.038494                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.038494                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.038494                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 58543.515675                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 58543.515675                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 58543.515675                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 58543.515675                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2002858                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     30336657                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       30336657                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6645299                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6645299                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 324492489000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 324492489000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     36981956                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     36981956                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.179690                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.179690                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 48830.382049                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48830.382049                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5054684                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5054684                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1590615                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1590615                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  85298146500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  85298146500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.043011                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.043011                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 53625.890929                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 53625.890929                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      9048531                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       9048531                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       347606                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       347606                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  31361189072                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  31361189072                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      9396137                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9396137                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.036995                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.036995                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 90220.505607                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 90220.505607                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       152949                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       152949                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       194657                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       194657                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  19217952816                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  19217952816                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.020717                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.020717                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 98727.262909                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 98727.262909                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          271                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          271                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           72                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           72                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      2045000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      2045000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.209913                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.209913                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 28402.777778                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 28402.777778                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           55                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           55                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1008000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1008000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.049563                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.049563                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 59294.117647                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 59294.117647                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          243                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          243                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           77                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           77                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       432500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       432500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          320                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          320                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.240625                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.240625                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5616.883117                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5616.883117                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           76                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           76                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       356500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       356500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.237500                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.237500                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4690.789474                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4690.789474                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         9406                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           9406                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       253034                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       253034                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  21934818500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  21934818500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       262440                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       262440                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.964159                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.964159                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86687.237683                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86687.237683                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       253034                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       253034                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  21681784500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  21681784500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.964159                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.964159                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85687.237683                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85687.237683                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 235070168000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.765737                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           41433320                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2038140                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            20.328986                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.765737                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992679                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992679                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         95320563                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        95320563                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 235070168000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               11638                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              459671                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9155                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               83073                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                9191                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               82864                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                9449                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               83431                       # number of demand (read+write) hits
system.l2.demand_hits::total                   748472                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              11638                       # number of overall hits
system.l2.overall_hits::.cpu0.data             459671                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9155                       # number of overall hits
system.l2.overall_hits::.cpu1.data              83073                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               9191                       # number of overall hits
system.l2.overall_hits::.cpu2.data              82864                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               9449                       # number of overall hits
system.l2.overall_hits::.cpu3.data              83431                       # number of overall hits
system.l2.overall_hits::total                  748472                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              6926                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1543397                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               691                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            476004                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst               713                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            471289                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst               691                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            470349                       # number of demand (read+write) misses
system.l2.demand_misses::total                2970060                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             6926                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1543397                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              691                       # number of overall misses
system.l2.overall_misses::.cpu1.data           476004                       # number of overall misses
system.l2.overall_misses::.cpu2.inst              713                       # number of overall misses
system.l2.overall_misses::.cpu2.data           471289                       # number of overall misses
system.l2.overall_misses::.cpu3.inst              691                       # number of overall misses
system.l2.overall_misses::.cpu3.data           470349                       # number of overall misses
system.l2.overall_misses::total               2970060                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    574677000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 117981072000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     64326000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  50592189500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst     69217500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  50119819000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst     66112000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  50129088500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     269596501500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    574677000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 117981072000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     64326000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  50592189500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst     69217500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  50119819000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst     66112000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  50129088500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    269596501500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           18564                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2003068                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            9846                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          559077                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            9904                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          554153                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           10140                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          553780                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3718532                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          18564                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2003068                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           9846                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         559077                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           9904                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         554153                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          10140                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         553780                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3718532                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.373088                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.770517                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.070181                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.851410                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.071991                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.850467                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.068146                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.849343                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.798718                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.373088                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.770517                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.070181                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.851410                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.071991                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.850467                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.068146                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.849343                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.798718                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82973.866590                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 76442.465548                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93091.172214                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 106285.219242                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 97079.242637                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 106346.252512                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 95675.832127                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 106578.494905                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90771.399063                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82973.866590                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 76442.465548                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93091.172214                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 106285.219242                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 97079.242637                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 106346.252512                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 95675.832127                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 106578.494905                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90771.399063                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1812562                       # number of writebacks
system.l2.writebacks::total                   1812562                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           1081                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             97                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           1149                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            124                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           1123                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst             72                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           1132                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                4788                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          1081                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            97                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          1149                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           124                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          1123                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst            72                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          1132                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               4788                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         6916                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1542316                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          594                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       474855                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          589                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       470166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          619                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       469217                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2965272                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         6916                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1542316                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          594                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       474855                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          589                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       470166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          619                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       469217                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2965272                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    505125000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 102504252000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     51434000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  45782803501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     53428500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  45360779000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     55122500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  45379036500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 239691981001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    505125000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 102504252000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     51434000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  45782803501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     53428500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  45360779000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     55122500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  45379036500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 239691981001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.372549                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.769977                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.060329                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.849355                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.059471                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.848441                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.061045                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.847299                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.797431                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.372549                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.769977                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.060329                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.849355                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.059471                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.848441                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.061045                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.847299                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.797431                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73037.160208                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 66461.251780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86589.225589                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 96414.281204                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 90710.526316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 96478.220458                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 89050.888530                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 96712.259999                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80833.050392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73037.160208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 66461.251780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86589.225589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 96414.281204                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 90710.526316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 96478.220458                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 89050.888530                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 96712.259999                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80833.050392                       # average overall mshr miss latency
system.l2.replacements                        5841595                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2311786                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2311786                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2311786                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2311786                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1204145                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1204145                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1204145                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1204145                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   17                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 43                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        60000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        60000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               60                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.950000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.615385                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.533333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.716667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3157.894737                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1395.348837                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       382500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       165500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       165000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       160500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       873500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.950000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.615385                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.533333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.716667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20131.578947                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20687.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20625                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20062.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20313.953488                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu3.data        93500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        93500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.428571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.740741                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 15583.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         4675                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        81000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       148000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        64000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data        98500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       391500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.428571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.625000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.703704                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21142.857143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        19700                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20605.263158                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            42841                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            33315                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            33244                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            33502                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                142902                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         369974                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         327218                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         326502                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         326236                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1349930                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  39577260500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  36080128000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  36016699000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  35984419000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  147658506500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       412815                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       360533                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       359746                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       359738                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1492832                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.896222                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.907595                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.907590                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.906871                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.904275                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 106973.085947                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 110263.274025                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 110310.806672                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 110301.802989                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109382.343159                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       369974                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       327218                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       326502                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       326236                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1349930                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  35877520500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  32807947501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  32751679000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  32722059000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 134159206001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.896222                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.907595                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.907590                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.906871                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.904275                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 96973.085947                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 100263.272500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 100310.806672                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 100301.802989                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99382.342789                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         11638                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9155                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          9191                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          9449                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              39433                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         6926                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          691                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst          713                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst          691                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9021                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    574677000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     64326000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst     69217500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst     66112000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    774332500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        18564                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         9846                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         9904                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        10140                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          48454                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.373088                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.070181                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.071991                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.068146                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.186177                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82973.866590                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93091.172214                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 97079.242637                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 95675.832127                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85836.658907                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           97                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          124                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst           72                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           303                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         6916                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          594                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          589                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          619                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         8718                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    505125000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     51434000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     53428500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     55122500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    665110000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.372549                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.060329                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.059471                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.061045                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.179923                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73037.160208                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86589.225589                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 90710.526316                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 89050.888530                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76291.580638                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       416830                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        49758                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        49620                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        49929                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            566137                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1173423                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       148786                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       144787                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       144113                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1611109                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  78403811500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  14512061500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  14103120000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  14144669500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 121163662500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1590253                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       198544                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       194407                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       194042                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2177246                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.737884                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.749386                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.744762                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.742690                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.739976                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 66816.324122                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 97536.471845                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 97405.982581                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 98149.851158                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75205.130441                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         1081                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1149                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         1123                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         1132                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         4485                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1172342                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       147637                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       143664                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       142981                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1606624                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  66626731500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  12974856000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  12609100000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  12656977500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 104867665000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.737205                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.743598                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.738986                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.736856                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.737916                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 56832.162884                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 87883.498039                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 87767.986413                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 88522.093845                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65272.064279                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            5                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              32                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           18                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            5                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            35                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.833333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.914286                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           32                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       293000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        96500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       154500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        77500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       621500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.833333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.914286                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19533.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19300                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19312.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19375                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19421.875000                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 235070168000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999595                       # Cycle average of tags in use
system.l2.tags.total_refs                     7212463                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5841598                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.234673                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      49.083825                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.287714                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.663616                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.081519                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.581436                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.089365                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.515078                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.103043                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.594001                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.766935                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.082621                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.119744                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.009085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001396                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.008048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.009281                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999994                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  63718342                       # Number of tag accesses
system.l2.tags.data_accesses                 63718342                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 235070168000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        442560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      98708032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         38016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      30390720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         37696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      30090624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         39616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      30029888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          189777152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       442560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        38016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        37696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        39616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        557888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    116003968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       116003968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           6915                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1542313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         474855                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            589                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         470166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            619                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         469217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2965268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1812562                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1812562                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1882672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        419908799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           161722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        129283610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           160361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        128006987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           168528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        127748613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             807321293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1882672                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       161722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       160361                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       168528                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2373283                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      493486558                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            493486558                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      493486558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1882672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       419908799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          161722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       129283610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          160361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       128006987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          168528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       127748613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1300807851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1807062.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      6915.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1110232.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       594.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    465020.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       589.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    460624.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       619.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    459630.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002031311250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       110147                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       110147                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5888323                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1701937                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2965268                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1812562                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2965268                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1812562                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 461045                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5500                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             74873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             74149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             78835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            165954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            168755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            178906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            174262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            214505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            402159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            482659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           104466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            80163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            80117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            72181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            76611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            75628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             66211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             64417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             69260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             70857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            101509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            119180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            139599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            160830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            279160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            305297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            89915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            71614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            70893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            63806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            67696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            66794                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  74525113000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12521115000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            121479294250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29759.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48509.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1310850                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1193910                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 52.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2965268                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1812562                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1064474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  623375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  468648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  240240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   53209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   18683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   10245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  30969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  52439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  88440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 119897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 128364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 128130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 126917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 125664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 125718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 129951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 122527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 120175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 117088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 114723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 113381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 113722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1806488                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    152.737112                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    97.460192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   222.894868                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1251206     69.26%     69.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       325274     18.01%     87.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        69205      3.83%     91.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        30110      1.67%     92.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        18863      1.04%     93.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13368      0.74%     94.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10377      0.57%     95.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7801      0.43%     95.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        80284      4.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1806488                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       110147                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.734827                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    101.434461                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       110146    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        110147                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       110147                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.405694                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.383487                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.883306                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            89393     81.16%     81.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1297      1.18%     82.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15913     14.45%     96.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2851      2.59%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              528      0.48%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              119      0.11%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               28      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               13      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        110147                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              160270272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                29506880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               115650432                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               189777152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            116003968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       681.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       491.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    807.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    493.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  235070078500                       # Total gap between requests
system.mem_ctrls.avgGap                      49200.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       442560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     71054848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        38016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     29761280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        37696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     29479936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        39616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     29416320                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    115650432                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1882671.900757734664                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 302270801.116711676121                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 161721.924663788057                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 126605941.762886732817                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 160360.629001634952                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 125409090.616721734405                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 168528.402974553552                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 125138465.039085686207                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 491982598.149161994457                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         6915                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1542313                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          594                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       474855                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          589                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       470166                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          619                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       469217                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1812562                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    219507000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  43298334500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     26452250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  26094517000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     28634000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  25862491250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     29097000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  25920261250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5686886753500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31743.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     28073.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44532.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54952.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     48614.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     55007.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     47006.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     55241.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3137485.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    58.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6405879480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3404782920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9810245760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5299213500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      18555981600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     100374849390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5740755840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       149591708490                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        636.370450                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  13951011750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7849400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 213269756250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6492537660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3450839040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8069906460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4133524860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      18555981600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      69899328000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      31404352800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       142006470420                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        604.102476                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  80956098750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7849400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 146264669250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 85                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           43                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4134033732.558139                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   26832336953.752213                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           42     97.67%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      2.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        36000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 175989477000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             43                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    57306717500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 177763450500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 235070168000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2825847                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2825847                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2825847                       # number of overall hits
system.cpu1.icache.overall_hits::total        2825847                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11595                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11595                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11595                       # number of overall misses
system.cpu1.icache.overall_misses::total        11595                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    219561500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    219561500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    219561500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    219561500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2837442                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2837442                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2837442                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2837442                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004086                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004086                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004086                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004086                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 18935.877533                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18935.877533                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 18935.877533                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18935.877533                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          114                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          114                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         9814                       # number of writebacks
system.cpu1.icache.writebacks::total             9814                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1749                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1749                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1749                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1749                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         9846                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         9846                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         9846                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         9846                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    184818000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    184818000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    184818000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    184818000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003470                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003470                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003470                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003470                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 18770.871420                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18770.871420                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 18770.871420                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18770.871420                       # average overall mshr miss latency
system.cpu1.icache.replacements                  9814                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2825847                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2825847                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11595                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11595                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    219561500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    219561500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2837442                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2837442                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004086                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004086                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 18935.877533                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18935.877533                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1749                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1749                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         9846                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         9846                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    184818000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    184818000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003470                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003470                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 18770.871420                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18770.871420                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 235070168000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.452630                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2748640                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9814                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           280.073365                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        363632500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.452630                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.951645                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.951645                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          5684730                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         5684730                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 235070168000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4817840                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4817840                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4817840                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4817840                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       711750                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        711750                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       711750                       # number of overall misses
system.cpu1.dcache.overall_misses::total       711750                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  63282176629                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  63282176629                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  63282176629                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  63282176629                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      5529590                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5529590                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      5529590                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5529590                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.128717                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.128717                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.128717                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.128717                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 88910.680195                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 88910.680195                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 88910.680195                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 88910.680195                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       799415                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       360065                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            11166                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2581                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    71.593677                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   139.506005                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       559112                       # number of writebacks
system.cpu1.dcache.writebacks::total           559112                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       370610                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       370610                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       370610                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       370610                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       341140                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       341140                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       341140                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       341140                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  30851824003                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  30851824003                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  30851824003                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  30851824003                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.061694                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.061694                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.061694                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.061694                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 90437.427458                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90437.427458                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 90437.427458                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90437.427458                       # average overall mshr miss latency
system.cpu1.dcache.replacements                559112                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3710871                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3710871                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       498174                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       498174                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  41620667500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  41620667500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4209045                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4209045                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.118358                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.118358                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 83546.446623                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 83546.446623                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       299376                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       299376                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       198798                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       198798                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  15430207500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  15430207500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.047231                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.047231                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 77617.518788                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 77617.518788                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1106969                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1106969                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       213576                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       213576                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  21661509129                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  21661509129                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1320545                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1320545                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.161733                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.161733                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 101422.955430                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 101422.955430                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        71234                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        71234                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       142342                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       142342                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  15421616503                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  15421616503                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.107790                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.107790                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 108341.996761                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108341.996761                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          134                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          134                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           55                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           55                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data       796000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       796000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.291005                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.291005                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 14472.727273                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 14472.727273                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           30                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           30                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           25                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           25                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       141000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       141000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.132275                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.132275                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         5640                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5640                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           75                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           75                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           64                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           64                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       452500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       452500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          139                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          139                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.460432                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.460432                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7070.312500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7070.312500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           64                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           64                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       393500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       393500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.460432                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.460432                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6148.437500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6148.437500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       108500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       108500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       103500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       103500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         9107                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           9107                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       253155                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       253155                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  22010764000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  22010764000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       262262                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       262262                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.965275                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.965275                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 86945.800004                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 86945.800004                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       253155                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       253155                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  21757609000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  21757609000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.965275                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.965275                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 85945.800004                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 85945.800004                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 235070168000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.136064                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5421322                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           594208                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.123610                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        363644000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.136064                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.941752                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.941752                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         12178596                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        12178596                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 235070168000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2226703                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4124348                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1406625                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4029033                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             434                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           237                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            671                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           12                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1632535                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1632535                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         48454                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2178251                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           35                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           35                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        55658                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      6044343                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        29506                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1712578                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        29680                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1697816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        30388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1697053                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11297022                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2374016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    256377472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1258240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     71562816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1265664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     70933632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1295872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     70896576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              475964288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5982899                       # Total snoops (count)
system.tol2bus.snoopTraffic                 125010048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9701553                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.367956                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.555219                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6388700     65.85%     65.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3145381     32.42%     98.27% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  98954      1.02%     99.29% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  47613      0.49%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  20905      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9701553                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7507599493                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         885337350                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          14935814                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         885063832                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          15259879                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3058630423                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27861465                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         892716869                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          14831851                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               617521181500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  69753                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740352                       # Number of bytes of host memory used
host_op_rate                                    69851                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11273.23                       # Real time elapsed on the host
host_tick_rate                               33925601                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   786345614                       # Number of instructions simulated
sim_ops                                     787448323                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.382451                       # Number of seconds simulated
sim_ticks                                382451013500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.578265                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               21555458                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            21646750                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           722043                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         22179094                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             37165                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          46442                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            9277                       # Number of indirect misses.
system.cpu0.branchPred.lookups               22533485                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6927                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         12664                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           714346                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  17513010                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1373751                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          43512                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       14588037                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           125340744                       # Number of instructions committed
system.cpu0.commit.committedOps             125353491                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    747292346                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.167744                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.961877                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    714696366     95.64%     95.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     13524839      1.81%     97.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1598143      0.21%     97.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       632439      0.08%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       501063      0.07%     97.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       405984      0.05%     97.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     10207458      1.37%     99.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4352303      0.58%     99.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1373751      0.18%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    747292346                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  38123523                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               80164                       # Number of function calls committed.
system.cpu0.commit.int_insts                105924681                       # Number of committed integer instructions.
system.cpu0.commit.loads                     34828731                       # Number of loads committed
system.cpu0.commit.membars                      23784                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        24267      0.02%      0.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        68593731     54.72%     54.74% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6500      0.01%     54.74% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             796      0.00%     54.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      17028867     13.58%     68.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           466      0.00%     68.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       1773995      1.42%     69.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       454082      0.36%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv        589873      0.47%     70.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc       591661      0.47%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       18404444     14.68%     85.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        200230      0.16%     85.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     16436951     13.11%     99.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      1247628      1.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        125353491                       # Class of committed instruction
system.cpu0.commit.refs                      36289253                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  125340744                       # Number of Instructions Simulated
system.cpu0.committedOps                    125353491                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              6.045749                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        6.045749                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            710532135                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 7755                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            19258793                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             145645233                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 8382791                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 17925156                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                740224                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                12901                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             11979171                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   22533485                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  2356632                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    744508997                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                24732                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           75                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     161821445                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           21                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1495848                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.029736                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           4302436                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          21592623                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.213547                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         749559477                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.215914                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.635682                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               638649382     85.20%     85.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                86452096     11.53%     96.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 3413082      0.46%     97.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                18941855      2.53%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  489832      0.07%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   25793      0.00%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1471700      0.20%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  107809      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    7928      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           749559477                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 39474258                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                37358357                       # number of floating regfile writes
system.cpu0.idleCycles                        8219181                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              739738                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                18587620                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.358457                       # Inst execution rate
system.cpu0.iew.exec_refs                   179172163                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1488966                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              293193851                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             38971204                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             22342                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           359387                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1606655                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          139765953                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            177683197                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           641593                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            271631343                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2339062                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            246345121                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                740224                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            251513800                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     13567263                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           25353                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          140                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        25547                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      4142473                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       146133                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         25547                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       203612                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        536126                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                106474281                       # num instructions consuming a value
system.cpu0.iew.wb_count                    129308087                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.877075                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 93385937                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.170641                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     129433510                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               286398236                       # number of integer regfile reads
system.cpu0.int_regfile_writes               72044854                       # number of integer regfile writes
system.cpu0.ipc                              0.165405                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.165405                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            26671      0.01%      0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             71877826     26.40%     26.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6576      0.00%     26.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  799      0.00%     26.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           17143088      6.30%     32.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                466      0.00%     32.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            2083211      0.77%     33.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            454986      0.17%     33.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     33.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv             589873      0.22%     33.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            609751      0.22%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           107386261     39.44%     73.52% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             205252      0.08%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       70614516     25.94%     99.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       1273659      0.47%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             272272935                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              104477039                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads          197322496                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     38630916                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          46968919                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   39681283                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.145741                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1385908      3.49%      3.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      3.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                  132      0.00%      3.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 2005      0.01%      3.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                  10      0.00%      3.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv              2839026      7.15%     10.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                 816      0.00%     10.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     10.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     10.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     10.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     10.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     10.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     10.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     10.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     10.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     10.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     10.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     10.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     10.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     10.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     10.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     10.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     10.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     10.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     10.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     10.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     10.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     10.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     10.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     10.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     10.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     10.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     10.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     10.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     10.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     10.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     10.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     10.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     10.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     10.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              26580410     66.98%     77.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7475      0.02%     77.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead          8865414     22.34%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              86      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             207450508                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1137023284                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     90677171                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        107235043                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 139715394                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                272272935                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              50559                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       14412465                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           559149                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          7047                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     14398359                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    749559477                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.363244                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.156306                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          659496323     87.98%     87.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           26672851      3.56%     91.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           13530794      1.81%     93.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            8896563      1.19%     94.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           22949719      3.06%     97.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           12720979      1.70%     99.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2350600      0.31%     99.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1191748      0.16%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            1749900      0.23%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      749559477                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.359304                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           638938                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          403608                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            38971204                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1606655                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               39642921                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              20438944                       # number of misc regfile writes
system.cpu0.numCycles                       757778658                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7123484                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              569315835                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            106418419                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              37348112                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                12866790                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             124286762                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               710758                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            202045948                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             142346904                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          121067477                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 23141283                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                504159                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                740224                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            143216584                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                14649063                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         44527642                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       157518306                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        278761                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              7715                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 79181501                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          7551                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   885832719                       # The number of ROB reads
system.cpu0.rob.rob_writes                  282152091                       # The number of ROB writes
system.cpu0.timesIdled                          78973                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2401                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.744010                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21598970                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            21654403                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           707998                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22155874                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             22213                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          24580                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2367                       # Number of indirect misses.
system.cpu1.branchPred.lookups               22460062                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1411                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         12140                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           703101                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  17450605                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1354441                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          41715                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14524945                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           125157556                       # Number of instructions committed
system.cpu1.commit.committedOps             125171168                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    746206613                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.167743                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.963645                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    713908711     95.67%     95.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     13307544      1.78%     97.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1529708      0.20%     97.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       589091      0.08%     97.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       470847      0.06%     97.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       397994      0.05%     97.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     10209890      1.37%     99.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      4438387      0.59%     99.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1354441      0.18%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    746206613                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  38299582                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               45766                       # Number of function calls committed.
system.cpu1.commit.int_insts                105658684                       # Number of committed integer instructions.
system.cpu1.commit.loads                     34840668                       # Number of loads committed
system.cpu1.commit.membars                      24888                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        24888      0.02%      0.02% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        68470343     54.70%     54.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            262      0.00%     54.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             320      0.00%     54.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      17118947     13.68%     68.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     68.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       1772764      1.42%     69.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       452892      0.36%     70.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv        589824      0.47%     70.65% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc       591254      0.47%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       18325953     14.64%     85.76% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         49820      0.04%     85.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     16526855     13.20%     99.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      1247046      1.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        125171168                       # Class of committed instruction
system.cpu1.commit.refs                      36149674                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  125157556                       # Number of Instructions Simulated
system.cpu1.committedOps                    125171168                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.990026                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.990026                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            711263512                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 4937                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19276708                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             145378885                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 7034900                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 17397236                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                727390                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                12749                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             12031413                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   22460062                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  2232137                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    744902209                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                16644                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     161657140                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1464574                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.029959                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           2819955                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21621183                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.215630                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         748454451                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.216021                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.634817                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               637522826     85.18%     85.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                86536958     11.56%     96.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3334090      0.45%     97.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                19017382      2.54%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  463020      0.06%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   14319      0.00%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1460959      0.20%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  103694      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1203      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           748454451                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 39641868                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                37529176                       # number of floating regfile writes
system.cpu1.idleCycles                        1242508                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              727418                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18518332                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.361662                       # Inst execution rate
system.cpu1.iew.exec_refs                   178751082                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1335805                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              292783865                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             38971845                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             20024                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           355247                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1448341                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          139517772                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            177415277                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           630857                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            271137076                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2329380                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            246609544                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                727390                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            251751267                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     13555380                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           18284                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           87                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        24933                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4131177                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       139335                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         24933                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       195745                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        531673                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                106741673                       # num instructions consuming a value
system.cpu1.iew.wb_count                    129083708                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.877389                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 93653948                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.172181                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     129205875                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               285750334                       # number of integer regfile reads
system.cpu1.int_regfile_writes               71848581                       # number of integer regfile writes
system.cpu1.ipc                              0.166944                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166944                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            26432      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             71722433     26.39%     26.40% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 271      0.00%     26.40% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  320      0.00%     26.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           17231287      6.34%     32.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     32.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            2078829      0.76%     33.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            453718      0.17%     33.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     33.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv             589824      0.22%     33.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            608749      0.22%     34.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     34.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     34.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     34.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     34.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     34.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     34.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     34.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     34.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     34.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     34.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     34.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     34.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     34.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     34.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     34.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     34.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     34.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     34.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     34.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     34.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     34.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     34.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     34.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     34.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     34.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     34.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     34.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     34.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     34.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     34.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     34.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     34.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     34.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     34.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     34.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     34.11% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           107051813     39.39%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              52818      0.02%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       70679531     26.01%     99.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       1271908      0.47%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             271767933                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              104616981                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads          197610264                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     38799133                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          47116934                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                   39614783                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.145767                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1401439      3.54%      3.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                  103      0.00%      3.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 2168      0.01%      3.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                  10      0.00%      3.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv              2836661      7.16%     10.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                 756      0.00%     10.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     10.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     10.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     10.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     10.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     10.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     10.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     10.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     10.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     10.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     10.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     10.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     10.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     10.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     10.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     10.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     10.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     10.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     10.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     10.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     10.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     10.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     10.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     10.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     10.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     10.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     10.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     10.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     10.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     10.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     10.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     10.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     10.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     10.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              26510094     66.92%     77.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  115      0.00%     77.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead          8863332     22.37%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite             105      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             206739303                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1134560170                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     90284575                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        106772375                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 139468497                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                271767933                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              49275                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14346604                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           565334                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved          7560                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14371035                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    748454451                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.363106                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.157384                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          658826754     88.02%     88.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26331118      3.52%     91.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13471441      1.80%     93.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            8924949      1.19%     94.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           22871495      3.06%     97.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           12696028      1.70%     99.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2356457      0.31%     99.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1195448      0.16%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            1780761      0.24%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      748454451                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.362504                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           634875                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          400433                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            38971845                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1448341                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               39809935                       # number of misc regfile reads
system.cpu1.misc_regfile_writes              20525681                       # number of misc regfile writes
system.cpu1.numCycles                       749696959                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    15071757                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              569099829                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            106429719                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              37408756                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11527869                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             125454279                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               737672                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            201800894                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             142087995                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          121031208                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 22654037                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                388649                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                727390                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            144246028                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14601489                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         44688375                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       157112519                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        199298                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              6024                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 79527166                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          5990                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   884538600                       # The number of ROB reads
system.cpu1.rob.rob_writes                  281641848                       # The number of ROB writes
system.cpu1.timesIdled                          15719                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.769165                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               21597936                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            21647907                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           702744                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         22146478                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             21649                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          23902                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            2253                       # Number of indirect misses.
system.cpu2.branchPred.lookups               22447246                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1307                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         12034                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           698109                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  17476628                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1343714                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          41231                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       14397240                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           125342145                       # Number of instructions committed
system.cpu2.commit.committedOps             125355644                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    745703703                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.168104                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.964804                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    713386478     95.67%     95.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13295426      1.78%     97.45% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1533560      0.21%     97.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       584519      0.08%     97.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       479834      0.06%     97.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       397049      0.05%     97.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6     10196613      1.37%     99.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      4486510      0.60%     99.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1343714      0.18%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    745703703                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                  38345535                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               45334                       # Number of function calls committed.
system.cpu2.commit.int_insts                105824031                       # Number of committed integer instructions.
system.cpu2.commit.loads                     34896573                       # Number of loads committed
system.cpu2.commit.membars                      24761                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        24761      0.02%      0.02% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        68584479     54.71%     54.73% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            240      0.00%     54.73% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             320      0.00%     54.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      17145101     13.68%     68.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     68.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt       1768310      1.41%     69.82% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       450991      0.36%     70.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv        589824      0.47%     70.65% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc       589027      0.47%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       18351144     14.64%     85.76% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         49165      0.04%     85.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     16557463     13.21%     99.01% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite      1244819      0.99%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        125355644                       # Class of committed instruction
system.cpu2.commit.refs                      36202591                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  125342145                       # Number of Instructions Simulated
system.cpu2.committedOps                    125355644                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.977238                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.977238                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            710968658                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 4657                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            19289120                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             145393067                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6997443                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 17186850                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                721663                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                11418                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles             12055995                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   22447246                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2210319                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    744416599                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                15917                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     161577075                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                1452596                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.029962                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           2787712                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          21619585                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.215666                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         747930609                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.216064                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.634409                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               636997585     85.17%     85.17% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                86553629     11.57%     96.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3331429      0.45%     97.19% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                19023470      2.54%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  460871      0.06%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   13375      0.00%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1449227      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   99829      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1194      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           747930609                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                 39677134                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                37570188                       # number of floating regfile writes
system.cpu2.idleCycles                        1269278                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              721633                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                18531591                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.361641                       # Inst execution rate
system.cpu2.iew.exec_refs                   178466605                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1332177                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              291940698                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             38993511                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             19452                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           350370                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1441730                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          139576326                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            177134428                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           626933                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            270941168                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               2343775                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            246751293                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                721663                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            251902293                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked     13530544                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           18217                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           83                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation        24215                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4096938                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       135712                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents         24215                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       193191                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        528442                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                106942016                       # num instructions consuming a value
system.cpu2.iew.wb_count                    129213274                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.877355                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 93826121                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.172468                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     129333931                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               285582262                       # number of integer regfile reads
system.cpu2.int_regfile_writes               71925131                       # number of integer regfile writes
system.cpu2.ipc                              0.167301                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.167301                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            26175      0.01%      0.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             71796469     26.44%     26.45% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 250      0.00%     26.45% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  320      0.00%     26.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           17256057      6.35%     32.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     32.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt            2070677      0.76%     33.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            451823      0.17%     33.73% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     33.73% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv             589824      0.22%     33.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            606141      0.22%     34.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     34.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     34.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     34.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     34.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     34.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     34.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     34.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     34.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     34.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     34.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     34.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     34.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     34.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     34.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     34.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     34.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     34.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     34.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     34.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     34.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     34.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     34.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     34.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     34.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     34.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     34.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     34.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     34.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     34.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     34.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     34.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     34.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     34.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     34.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     34.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     34.17% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           106872352     39.35%     73.52% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              51948      0.02%     73.54% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead       70576866     25.99%     99.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite       1269199      0.47%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             271568101                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses              104483286                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads          197381730                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses     38837515                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          47074765                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                   39523373                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.145538                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                1413986      3.58%      3.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      3.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      3.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                  106      0.00%      3.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      3.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                 1425      0.00%      3.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                  19      0.00%      3.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      3.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv              2814074      7.12%     10.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                 705      0.00%     10.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     10.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     10.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     10.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     10.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     10.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     10.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     10.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     10.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     10.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     10.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     10.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     10.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     10.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     10.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     10.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     10.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     10.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     10.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     10.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     10.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     10.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     10.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     10.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     10.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     10.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     10.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     10.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     10.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     10.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     10.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     10.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     10.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     10.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              26446601     66.91%     77.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   87      0.00%     77.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead          8846269     22.38%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite             101      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             206582013                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1133769704                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     90375759                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        106746458                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 139528103                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                271568101                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded              48223                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       14220682                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           561250                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved          6992                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14269711                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    747930609                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.363093                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.157655                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          658392321     88.03%     88.03% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           26296666      3.52%     91.54% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           13461842      1.80%     93.34% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            8927335      1.19%     94.54% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           22836042      3.05%     97.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5           12659069      1.69%     99.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2364099      0.32%     99.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            1204241      0.16%     99.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            1788994      0.24%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      747930609                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.362477                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           629584                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          397225                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            38993511                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1441730                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads               39845041                       # number of misc regfile reads
system.cpu2.misc_regfile_writes              20543253                       # number of misc regfile writes
system.cpu2.numCycles                       749199887                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    15565993                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              568442771                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            106590792                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              37473816                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                11486066                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents             125798183                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               737507                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            201855971                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             142122768                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          121066703                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 22479545                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                340904                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                721663                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles            144597666                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                14475911                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         44666463                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       157189508                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        202898                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              5683                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 79720032                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          5655                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   884104553                       # The number of ROB reads
system.cpu2.rob.rob_writes                  281734407                       # The number of ROB writes
system.cpu2.timesIdled                          15421                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.756327                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               21551329                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            21603972                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           700219                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         22099770                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             22046                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          24627                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2581                       # Number of indirect misses.
system.cpu3.branchPred.lookups               22403450                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1501                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         12072                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           695893                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  17443686                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1343003                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          41549                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       14361384                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           125102452                       # Number of instructions committed
system.cpu3.commit.committedOps             125115908                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    745589231                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.167808                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.963883                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    713322161     95.67%     95.67% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     13285252      1.78%     97.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1526505      0.20%     97.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       580520      0.08%     97.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       479979      0.06%     97.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       395548      0.05%     97.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6     10199435      1.37%     99.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      4456828      0.60%     99.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1343003      0.18%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    745589231                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                  38268151                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               45806                       # Number of function calls committed.
system.cpu3.commit.int_insts                105625530                       # Number of committed integer instructions.
system.cpu3.commit.loads                     34828206                       # Number of loads committed
system.cpu3.commit.membars                      24616                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        24616      0.02%      0.02% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        68456773     54.71%     54.73% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            266      0.00%     54.73% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             320      0.00%     54.73% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      17108973     13.67%     68.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     68.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt       1764954      1.41%     69.82% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       449667      0.36%     70.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv        589680      0.47%     70.65% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc       587421      0.47%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       18315875     14.64%     85.76% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         49907      0.04%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     16524403     13.21%     99.01% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite      1243053      0.99%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        125115908                       # Class of committed instruction
system.cpu3.commit.refs                      36133238                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  125102452                       # Number of Instructions Simulated
system.cpu3.committedOps                    125115908                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.987094                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.987094                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            710958886                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 4367                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            19251012                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             145121000                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6978338                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 17107186                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                719902                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                11387                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles             12047053                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   22403450                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2218721                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    744287973                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                16504                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     161238772                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                1448456                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.029911                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2799164                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          21573375                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.215272                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         747811365                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.215647                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.633975                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               637122312     85.20%     85.20% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                86354268     11.55%     96.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3340114      0.45%     97.19% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                18970428      2.54%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  459582      0.06%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   13238      0.00%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1448624      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  101521      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1278      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           747811365                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                 39599218                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                37498453                       # number of floating regfile writes
system.cpu3.idleCycles                        1188832                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              719654                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                18496776                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.361540                       # Inst execution rate
system.cpu3.iew.exec_refs                   178489670                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1331839                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              292087668                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             38911679                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             19945                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           351036                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1442925                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          139302116                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts            177157831                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           623901                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            270793710                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               2350461                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            246630504                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                719902                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            251780757                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked     13533904                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           18260                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           72                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation        24474                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      4083473                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       137893                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents         24474                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       192621                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        527033                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                106743467                       # num instructions consuming a value
system.cpu3.iew.wb_count                    128975927                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.877363                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 93652780                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.172197                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     129097872                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               285407538                       # number of integer regfile reads
system.cpu3.int_regfile_writes               71796866                       # number of integer regfile writes
system.cpu3.ipc                              0.167026                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.167026                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            26272      0.01%      0.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             71665104     26.40%     26.41% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 269      0.00%     26.41% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  320      0.00%     26.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           17221276      6.34%     32.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     32.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt            2068761      0.76%     33.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            450535      0.17%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv             589680      0.22%     33.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            604669      0.22%     34.13% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     34.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     34.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     34.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     34.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     34.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     34.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     34.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     34.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     34.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     34.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     34.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     34.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     34.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     34.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     34.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     34.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     34.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     34.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     34.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     34.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     34.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     34.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     34.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     34.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     34.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     34.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     34.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     34.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     34.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     34.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     34.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     34.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     34.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     34.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     34.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     34.13% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead           106883039     39.38%     73.51% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              52589      0.02%     73.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead       70587003     26.01%     99.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite       1268094      0.47%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             271417611                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses              104455933                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads          197323289                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses     38764693                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          46991913                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                   39541586                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.145685                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1409972      3.57%      3.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      3.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      3.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                  100      0.00%      3.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      3.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                 1421      0.00%      3.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   8      0.00%      3.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      3.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv              2816648      7.12%     10.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                 706      0.00%     10.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     10.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     10.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     10.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     10.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     10.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     10.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     10.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     10.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     10.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     10.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     10.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     10.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     10.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     10.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     10.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     10.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     10.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     10.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     10.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     10.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     10.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     10.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     10.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     10.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     10.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     10.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     10.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     10.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     10.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     10.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     10.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     10.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     10.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead              26465556     66.93%     77.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  143      0.00%     77.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead          8846927     22.37%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite             105      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             206476992                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1133423830                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     90211234                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        106520885                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 139253395                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                271417611                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded              48721                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       14186208                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           558946                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved          7172                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     14220464                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    747811365                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.362949                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.157424                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          658346602     88.04%     88.04% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           26249333      3.51%     91.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           13446485      1.80%     93.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            8926084      1.19%     94.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           22829659      3.05%     97.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5           12663841      1.69%     99.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            2368712      0.32%     99.60% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            1198249      0.16%     99.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            1782400      0.24%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      747811365                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.362373                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           630376                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          398409                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            38911679                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1442925                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads               39769532                       # number of misc regfile reads
system.cpu3.misc_regfile_writes              20500695                       # number of misc regfile writes
system.cpu3.numCycles                       749000197                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    15766342                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              568500612                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            106385646                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              37380170                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                11463229                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents             125656332                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               723041                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            201461656                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             141849963                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          120828711                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 22399822                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                398104                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                719902                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles            144505356                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                14443065                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         44586987                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       156874669                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        222444                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              6083                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 79646965                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          6058                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   883712455                       # The number of ROB reads
system.cpu3.rob.rob_writes                  281178469                       # The number of ROB writes
system.cpu3.timesIdled                          14675                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     51328841                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      97787394                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      8869481                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      4831631                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     59453680                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     46341712                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    120489757                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       51173343                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 382451013500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           51003943                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       759134                       # Transaction distribution
system.membus.trans_dist::WritebackClean           45                       # Transaction distribution
system.membus.trans_dist::CleanEvict         45700250                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            12977                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5144                       # Transaction distribution
system.membus.trans_dist::ReadExReq            305900                       # Transaction distribution
system.membus.trans_dist::ReadExResp           304868                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      51003944                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    149096205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              149096205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3332351360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3332351360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            15072                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          51327965                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                51327965    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            51327965                       # Request fanout histogram
system.membus.respLayer1.occupancy       261677559988                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             68.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        119632907907                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              31.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1596                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          799                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    9826619.524406                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   12627990.124496                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          799    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     70639000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            799                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   374599544500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   7851469000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 382451013500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2192775                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2192775                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2192775                       # number of overall hits
system.cpu2.icache.overall_hits::total        2192775                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        17544                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         17544                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        17544                       # number of overall misses
system.cpu2.icache.overall_misses::total        17544                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1110887500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1110887500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1110887500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1110887500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2210319                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2210319                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2210319                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2210319                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.007937                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.007937                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.007937                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.007937                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 63320.080939                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 63320.080939                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 63320.080939                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 63320.080939                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          199                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    49.750000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        16528                       # number of writebacks
system.cpu2.icache.writebacks::total            16528                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1016                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1016                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1016                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1016                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        16528                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        16528                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        16528                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        16528                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1037698000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1037698000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1037698000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1037698000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.007478                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.007478                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.007478                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.007478                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 62784.244918                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 62784.244918                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 62784.244918                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 62784.244918                       # average overall mshr miss latency
system.cpu2.icache.replacements                 16528                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2192775                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2192775                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        17544                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        17544                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1110887500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1110887500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2210319                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2210319                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.007937                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.007937                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 63320.080939                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 63320.080939                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1016                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1016                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        16528                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        16528                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1037698000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1037698000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.007478                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.007478                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 62784.244918                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 62784.244918                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 382451013500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2265386                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            16560                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           136.798671                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4437166                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4437166                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 382451013500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     12899012                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        12899012                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     12899012                       # number of overall hits
system.cpu2.dcache.overall_hits::total       12899012                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     24402091                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      24402091                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     24402091                       # number of overall misses
system.cpu2.dcache.overall_misses::total     24402091                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 2008726975748                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 2008726975748                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 2008726975748                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 2008726975748                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     37301103                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     37301103                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     37301103                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     37301103                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.654192                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.654192                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.654192                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.654192                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 82317.821688                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 82317.821688                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 82317.821688                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 82317.821688                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    631826714                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        98857                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs         13638892                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1510                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    46.325370                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    65.468212                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     15012799                       # number of writebacks
system.cpu2.dcache.writebacks::total         15012799                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      9388786                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      9388786                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      9388786                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      9388786                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data     15013305                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     15013305                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data     15013305                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     15013305                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 1399832134580                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 1399832134580                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 1399832134580                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 1399832134580                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.402490                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.402490                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.402490                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.402490                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 93239.438923                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 93239.438923                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 93239.438923                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 93239.438923                       # average overall mshr miss latency
system.cpu2.dcache.replacements              15012799                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     12102718                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       12102718                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     23907423                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     23907423                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1975037035000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1975037035000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     36010141                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     36010141                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.663908                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.663908                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 82611.874772                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 82611.874772                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      8977718                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      8977718                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data     14929705                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     14929705                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 1392762575500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1392762575500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.414597                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.414597                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 93288.017111                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 93288.017111                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       796294                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        796294                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       494668                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       494668                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  33689940748                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  33689940748                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1290962                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1290962                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.383178                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.383178                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 68106.165646                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 68106.165646                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       411068                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       411068                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        83600                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        83600                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   7069559080                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   7069559080                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.064758                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.064758                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 84564.103828                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 84564.103828                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         3036                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3036                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          656                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          656                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     24281500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     24281500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         3692                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         3692                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.177681                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.177681                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 37014.481707                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 37014.481707                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          268                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          268                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          388                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          388                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      5105500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      5105500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.105092                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.105092                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 13158.505155                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13158.505155                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         1603                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1603                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1224                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1224                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     10829000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     10829000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         2827                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2827                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.432968                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.432968                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8847.222222                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8847.222222                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1207                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1207                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      9716000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      9716000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.426954                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.426954                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  8049.710025                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8049.710025                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1626000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1626000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1532000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1532000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1148                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1148                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        10886                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        10886                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    502554500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    502554500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        12034                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        12034                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.904604                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.904604                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 46165.212199                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 46165.212199                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            4                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            4                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        10882                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        10882                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    491668500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    491668500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.904271                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.904271                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 45181.814005                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 45181.814005                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 382451013500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.879511                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           27932061                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         15021879                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.859425                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.879511                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.996235                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.996235                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         89661162                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        89661162                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1660                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          831                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    9568388.688327                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   13472540.901259                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          831    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         6000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     70639500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            831                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   374499682500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   7951331000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 382451013500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2201068                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2201068                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2201068                       # number of overall hits
system.cpu3.icache.overall_hits::total        2201068                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        17653                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         17653                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        17653                       # number of overall misses
system.cpu3.icache.overall_misses::total        17653                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1076997500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1076997500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1076997500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1076997500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2218721                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2218721                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2218721                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2218721                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.007956                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.007956                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.007956                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.007956                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 61009.318529                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 61009.318529                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 61009.318529                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 61009.318529                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           97                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    48.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        16433                       # number of writebacks
system.cpu3.icache.writebacks::total            16433                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1220                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1220                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1220                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1220                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        16433                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16433                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        16433                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16433                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    996630500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    996630500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    996630500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    996630500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.007407                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.007407                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.007407                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.007407                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 60648.116595                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 60648.116595                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 60648.116595                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 60648.116595                       # average overall mshr miss latency
system.cpu3.icache.replacements                 16433                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2201068                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2201068                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        17653                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        17653                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1076997500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1076997500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2218721                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2218721                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.007956                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.007956                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 61009.318529                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 61009.318529                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1220                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1220                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        16433                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16433                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    996630500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    996630500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.007407                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.007407                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 60648.116595                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 60648.116595                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 382451013500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2269960                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16465                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           137.865776                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4453875                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4453875                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 382451013500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     12913676                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        12913676                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     12913676                       # number of overall hits
system.cpu3.dcache.overall_hits::total       12913676                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     24318606                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      24318606                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     24318606                       # number of overall misses
system.cpu3.dcache.overall_misses::total     24318606                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 2005409292846                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 2005409292846                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 2005409292846                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 2005409292846                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     37232282                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     37232282                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     37232282                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     37232282                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.653159                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.653159                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.653159                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.653159                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 82463.990446                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 82463.990446                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 82463.990446                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 82463.990446                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    632003427                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        82367                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs         13642017                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1368                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    46.327711                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    60.209795                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     15004085                       # number of writebacks
system.cpu3.dcache.writebacks::total         15004085                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      9313542                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      9313542                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      9313542                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      9313542                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data     15005064                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     15005064                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data     15005064                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     15005064                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 1399582330088                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 1399582330088                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 1399582330088                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 1399582330088                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.403012                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.403012                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.403012                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.403012                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 93273.999370                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 93273.999370                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 93273.999370                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 93273.999370                       # average overall mshr miss latency
system.cpu3.dcache.replacements              15004084                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     12099098                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       12099098                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     23843429                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     23843429                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 1973282425000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1973282425000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     35942527                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     35942527                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.663377                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.663377                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 82760.010106                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 82760.010106                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      8923087                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      8923087                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data     14920342                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     14920342                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 1392603801500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 1392603801500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.415117                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.415117                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 93335.916931                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 93335.916931                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       814578                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        814578                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       475177                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       475177                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  32126867846                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  32126867846                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1289755                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1289755                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.368424                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.368424                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 67610.317515                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 67610.317515                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       390455                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       390455                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        84722                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        84722                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   6978528588                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   6978528588                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.065688                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.065688                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 82369.733812                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 82369.733812                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         3222                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         3222                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          712                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          712                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     15815500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     15815500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         3934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         3934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.180986                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.180986                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 22212.780899                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 22212.780899                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          330                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          330                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          382                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          382                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2500500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2500500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.097102                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.097102                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6545.811518                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6545.811518                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         1550                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1550                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1447                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1447                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     11170500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     11170500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         2997                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2997                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.482816                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.482816                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7719.765031                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7719.765031                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1410                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1410                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      9847500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      9847500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.470470                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.470470                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6984.042553                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6984.042553                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1618000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1618000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1531000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1531000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1116                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1116                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        10956                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        10956                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    505769500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    505769500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        12072                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        12072                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.907555                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.907555                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 46163.700256                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 46163.700256                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        10955                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        10955                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    494813500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    494813500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.907472                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.907472                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 45167.822912                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 45167.822912                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 382451013500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.893796                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           27938831                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         15013223                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.860948                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.893796                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.996681                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.996681                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         89515764                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        89515764                       # Number of data accesses
system.cpu0.numPwrStateTransitions                706                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          353                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    10090420.679887                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   14645366.891227                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          353    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     46317500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            353                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   378889095000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3561918500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 382451013500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      2277472                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2277472                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2277472                       # number of overall hits
system.cpu0.icache.overall_hits::total        2277472                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        79159                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         79159                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        79159                       # number of overall misses
system.cpu0.icache.overall_misses::total        79159                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6003748499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6003748499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6003748499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6003748499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2356631                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2356631                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2356631                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2356631                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.033590                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.033590                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.033590                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.033590                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75844.168054                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75844.168054                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75844.168054                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75844.168054                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2758                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    45.966667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        73995                       # number of writebacks
system.cpu0.icache.writebacks::total            73995                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5164                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5164                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5164                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5164                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        73995                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        73995                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        73995                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        73995                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5609672499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5609672499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5609672499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5609672499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.031399                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.031399                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.031399                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.031399                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75811.507521                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75811.507521                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75811.507521                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75811.507521                       # average overall mshr miss latency
system.cpu0.icache.replacements                 73995                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2277472                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2277472                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        79159                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        79159                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6003748499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6003748499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2356631                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2356631                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.033590                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.033590                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75844.168054                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75844.168054                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5164                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5164                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        73995                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        73995                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5609672499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5609672499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.031399                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.031399                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75811.507521                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75811.507521                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 382451013500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2351556                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            74027                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            31.766193                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4787257                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4787257                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 382451013500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     13298914                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        13298914                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     13298914                       # number of overall hits
system.cpu0.dcache.overall_hits::total       13298914                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     24113996                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      24113996                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     24113996                       # number of overall misses
system.cpu0.dcache.overall_misses::total     24113996                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1993893678342                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1993893678342                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1993893678342                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1993893678342                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     37412910                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     37412910                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     37412910                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     37412910                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.644537                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.644537                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.644537                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.644537                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 82686.157796                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82686.157796                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 82686.157796                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82686.157796                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    633480422                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        89923                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         13676430                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1398                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.319136                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    64.322604                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15052915                       # number of writebacks
system.cpu0.dcache.writebacks::total         15052915                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9061681                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9061681                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9061681                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9061681                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15052315                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15052315                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15052315                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15052315                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1402419800785                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1402419800785                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1402419800785                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1402419800785                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.402329                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.402329                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.402329                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.402329                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 93169.708499                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 93169.708499                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 93169.708499                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 93169.708499                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15052914                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     12388056                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       12388056                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     23581176                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     23581176                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1957565391000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1957565391000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     35969232                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     35969232                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.655593                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.655593                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 83013.900197                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83013.900197                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8629823                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8629823                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     14951353                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     14951353                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1393964002500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1393964002500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.415671                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.415671                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 93233.301528                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 93233.301528                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       910858                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        910858                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       532820                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       532820                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  36328287342                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  36328287342                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1443678                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1443678                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.369071                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.369071                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68181.163136                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68181.163136                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       431858                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       431858                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       100962                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       100962                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   8455798285                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   8455798285                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.069934                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.069934                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 83752.285860                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 83752.285860                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3587                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3587                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1184                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1184                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     32315500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     32315500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4771                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4771                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.248166                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.248166                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 27293.496622                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 27293.496622                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1036                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1036                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          148                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          148                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1367500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1367500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.031021                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.031021                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9239.864865                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9239.864865                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2535                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2535                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1602                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1602                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      9857500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      9857500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4137                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4137                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.387237                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.387237                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6153.245943                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6153.245943                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1567                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1567                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      8326500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      8326500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.378777                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.378777                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5313.656669                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5313.656669                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       257000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       257000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       221000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       221000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2050                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2050                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        10614                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        10614                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    495097500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    495097500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        12664                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        12664                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.838124                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.838124                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 46645.703787                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 46645.703787                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        10614                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        10614                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    484483500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    484483500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.838124                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.838124                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 45645.703787                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 45645.703787                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 382451013500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.961112                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           28373832                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15059512                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             1.884114                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.961112                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998785                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998785                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         89928445                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        89928445                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 382451013500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                8482                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2041035                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6225                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             2031522                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                5919                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             2028036                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                5993                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             2025186                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8152398                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               8482                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2041035                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6225                       # number of overall hits
system.l2.overall_hits::.cpu1.data            2031522                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               5919                       # number of overall hits
system.l2.overall_hits::.cpu2.data            2028036                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               5993                       # number of overall hits
system.l2.overall_hits::.cpu3.data            2025186                       # number of overall hits
system.l2.overall_hits::total                 8152398                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             65514                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          12995482                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10770                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          12980507                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             10609                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data          12972896                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             10440                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data          12965786                       # number of demand (read+write) misses
system.l2.demand_misses::total               52012004                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            65514                       # number of overall misses
system.l2.overall_misses::.cpu0.data         12995482                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10770                       # number of overall misses
system.l2.overall_misses::.cpu1.data         12980507                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            10609                       # number of overall misses
system.l2.overall_misses::.cpu2.data         12972896                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            10440                       # number of overall misses
system.l2.overall_misses::.cpu3.data         12965786                       # number of overall misses
system.l2.overall_misses::total              52012004                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5392344000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1349678298846                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    935158500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1348977414351                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    941209000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 1347369144356                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    898950500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 1347158894849                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     5401351414402                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5392344000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1349678298846                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    935158500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1348977414351                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    941209000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 1347369144356                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    898950500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 1347158894849                       # number of overall miss cycles
system.l2.overall_miss_latency::total    5401351414402                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           73996                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15036517                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           16995                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        15012029                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           16528                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data        15000932                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           16433                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data        14990972                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             60164402                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          73996                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15036517                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          16995                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       15012029                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          16528                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data       15000932                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          16433                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data       14990972                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            60164402                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.885372                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.864261                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.633716                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.864674                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.641880                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.864806                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.635307                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.864906                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.864498                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.885372                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.864261                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.633716                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.864674                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.641880                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.864806                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.635307                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.864906                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.864498                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82308.269988                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103857.502080                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86829.944290                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103923.322437                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 88717.975304                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 103860.321115                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 86106.369732                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 103901.058898                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103848.169634                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82308.269988                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103857.502080                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86829.944290                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103923.322437                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 88717.975304                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 103860.321115                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 86106.369732                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 103901.058898                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103848.169634                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              759129                       # number of writebacks
system.l2.writebacks::total                    759129                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            564                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         174251                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           1656                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         173437                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           1597                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         175576                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           1484                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         174081                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              702646                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           564                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        174251                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          1656                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        173437                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          1597                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        175576                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          1484                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        174081                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             702646                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        64950                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     12821231                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         9114                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     12807070                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         9012                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data     12797320                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         8956                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data     12791705                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          51309358                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        64950                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     12821231                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         9114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     12807070                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         9012                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data     12797320                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         8956                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data     12791705                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         51309358                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4710226025                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1211364992394                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    735340502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1210874988887                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    739872505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 1209218161886                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    710212503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 1209214566880                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 4847568361582                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4710226025                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1211364992394                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    735340502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1210874988887                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    739872505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 1209218161886                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    710212503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 1209214566880                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 4847568361582                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.877750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.852673                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.536275                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.853121                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.545257                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.853102                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.545001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.853294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.852819                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.877750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.852673                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.536275                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.853121                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.545257                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.853102                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.545001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.853294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.852819                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72520.801001                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94481.176760                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80682.521615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94547.385849                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 82098.591323                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 94489.952731                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 79300.190152                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 94531.148653                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94477.275697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72520.801001                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94481.176760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80682.521615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94547.385849                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 82098.591323                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 94489.952731                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 79300.190152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 94531.148653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94477.275697                       # average overall mshr miss latency
system.l2.replacements                       97629001                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1009344                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1009344                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            5                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              5                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      1009349                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1009349                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000005                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000005                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            5                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            5                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     51188525                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51188525                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           45                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             45                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     51188570                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51188570                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           45                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           45                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data             181                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             164                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             186                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             160                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  691                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           870                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           684                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           655                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           686                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2895                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      4024000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      2325000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      2023500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      3325500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     11698000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         1051                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          848                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          841                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          846                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3586                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.827783                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.806604                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.778835                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.810875                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.807306                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4625.287356                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3399.122807                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  3089.312977                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  4847.667638                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4040.759931                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           32                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           20                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           24                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           34                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             110                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          838                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          664                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          631                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          652                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2785                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     17845000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     13620997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     13123497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     14104998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     58694492                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.797336                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.783019                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.750297                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.770686                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.776631                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21294.749403                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20513.549699                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20797.935024                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 21633.432515                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21075.221544                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            28                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 88                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          117                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          173                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          202                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          186                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              678                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       537500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       756000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       782500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      1176000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      3252000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          135                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          191                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          230                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          210                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            766                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.866667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.905759                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.878261                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.885714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.885117                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4594.017094                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4369.942197                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  3873.762376                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  6322.580645                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4796.460177                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            11                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          117                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          170                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          199                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          181                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          667                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2369500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3429000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      4176500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      3663499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     13638499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.866667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.890052                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.865217                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.861905                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.870757                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20252.136752                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20170.588235                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20987.437186                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20240.325967                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20447.524738                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            18215                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            17092                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            16534                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            17087                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 68928                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          86672                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          72893                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          72937                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          72880                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              305382                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   8369611500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   7139571999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   7056355500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   6959440000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   29524978999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       104887                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        89985                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        89471                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        89967                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            374310                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.826337                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.810057                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.815203                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.810075                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.815853                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96566.497831                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 97945.920719                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 96745.897144                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 95491.767289                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96682.119441                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                9                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        86669                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        72890                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        72935                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        72879                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         305373                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   7502850002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   6410613500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   6326962000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   6230615002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  26471040504                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.826308                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.810024                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.815180                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.810064                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.815829                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86569.015473                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 87949.149403                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 86747.953657                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 85492.597346                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86684.286116                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          8482                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6225                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          5919                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          5993                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              26619                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        65514                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10770                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        10609                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        10440                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            97333                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5392344000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    935158500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    941209000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    898950500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8167662000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        73996                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        16995                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        16528                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        16433                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         123952                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.885372                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.633716                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.641880                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.635307                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.785248                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82308.269988                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86829.944290                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 88717.975304                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 86106.369732                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83914.622995                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          564                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         1656                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         1597                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         1484                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          5301                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        64950                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         9114                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         9012                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         8956                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        92032                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4710226025                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    735340502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    739872505                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    710212503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6895651535                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.877750                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.536275                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.545257                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.545001                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.742481                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72520.801001                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80682.521615                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 82098.591323                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 79300.190152                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74926.672625                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2022820                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      2014430                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      2011502                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      2008099                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8056851                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     12908810                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     12907614                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data     12899959                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data     12892906                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        51609289                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1341308687346                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1341837842352                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 1340312788856                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 1340199454849                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 5363658773403                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     14931630                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14922044                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data     14911461                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data     14901005                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      59666140                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.864528                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.865003                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.865104                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.865237                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.864968                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 103906.455153                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103957.078539                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 103900.546417                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 103948.594277                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103928.166369                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       174248                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       173434                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       175574                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       174080                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       697336                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     12734562                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     12734180                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data     12724385                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data     12718826                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     50911953                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1203862142392                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1204464375387                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 1202891199886                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 1202983951878                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 4814201669543                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.852858                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.853380                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.853329                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.853555                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.853280                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94535.025421                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94585.153923                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 94534.329155                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 94582.939642                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94559.359558                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 382451013500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   111677924                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  97629065                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.143900                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      45.221304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.065303                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.645870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.086636                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.558067                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.099567                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        4.580522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.133332                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        4.609399                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.706583                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.072592                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.071220                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001556                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.071571                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.002083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.072022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 996562449                       # Number of tag accesses
system.l2.tags.data_accesses                996562449                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 382451013500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4156736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     820554944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        583296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     819642560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        576768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     819017920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        573184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     818658496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3283763904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4156736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       583296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       576768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       573184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5889984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     48584576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        48584576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          64949                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       12821171                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           9114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       12806915                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           9012                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data       12797155                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           8956                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data       12791539                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            51308811                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       759134                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             759134                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         10868676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2145516458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1525152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       2143130835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          1508083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       2141497580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          1498712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       2140557789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8586103287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     10868676                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1525152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      1508083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      1498712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15400623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      127034769                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            127034769                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      127034769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        10868676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2145516458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1525152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      2143130835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         1508083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      2141497580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         1498712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      2140557789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8713138055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    377916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     64950.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  12709772.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      9114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  12699366.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      9012.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples  12690688.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      8956.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples  12684308.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001282559250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        23595                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        23595                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            77056271                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             356985                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    51308812                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     759179                       # Number of write requests accepted
system.mem_ctrls.readBursts                  51308812                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   759179                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 432646                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                381263                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1769915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            343580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            379431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            331415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            389323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            373688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            401134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            407405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           4715966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           6080671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          6317611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          5588148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          5840513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          5827077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          5526476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          6583813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             43238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             52330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             40394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            29532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            18605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18544                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1758080390096                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               254380830000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2712008502596                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34556.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53306.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 44181439                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  337700                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.36                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              51308812                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               759179                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  173593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  400062                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1205293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3192073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 6712920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                10303771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 7828484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 5749681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 5051401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 4336311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                3218295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1813955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 524287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 237902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  90180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  37927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  25383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  25463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  25486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  25371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6734956                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    487.050480                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   279.508743                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   417.413455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1942151     28.84%     28.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1122572     16.67%     45.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       472861      7.02%     52.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       315183      4.68%     57.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       235121      3.49%     60.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       190682      2.83%     63.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       152593      2.27%     65.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       127196      1.89%     67.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      2176597     32.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6734956                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23595                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2156.227845                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    461.972157                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2243.202184                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         11815     50.07%     50.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           57      0.24%     50.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           57      0.24%     50.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          189      0.80%     51.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559          464      1.97%     53.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071          863      3.66%     56.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583         1507      6.39%     63.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095         2135      9.05%     72.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607         2105      8.92%     81.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119         1883      7.98%     89.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631         1293      5.48%     94.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143          683      2.89%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655          287      1.22%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167          166      0.70%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679           74      0.31%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191           13      0.06%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            4      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23595                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23595                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.016995                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.015676                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.218670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23423     99.27%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               39      0.17%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               70      0.30%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               38      0.16%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               18      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23595                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             3256074624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                27689344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                24186944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              3283763968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             48587456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8513.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        63.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8586.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    127.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        67.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    66.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  382451079500                       # Total gap between requests
system.mem_ctrls.avgGap                       7345.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4156800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    813425408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       583296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    812759424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       576768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    812204032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       573184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    811795712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     24186944                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 10868842.945293959230                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2126874761.177747488022                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1525152.187889286317                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 2125133403.522801876068                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 1508083.335226930911                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 2123681212.312959432602                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 1498712.200431912439                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 2122613572.313098430634                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 63241939.872647248209                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        64950                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     12821171                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         9114                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     12806915                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         9012                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data     12797155                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         8956                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data     12791539                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       759179                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2023121000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 677747966705                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    353015250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 677824824971                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    362003250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 676563525714                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    335075750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 676798969956                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9558298682750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31148.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52861.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38733.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52926.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     40169.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     52868.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     37413.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     52909.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12590309.64                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          41934469500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          22288718100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        331869163500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1187184600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30190502160.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     173702187030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        585663360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       601757888250                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1573.424745                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    167706500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12770940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 369512367000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6153052080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3270439920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         31386654600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          785563020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30190502160.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     169310127840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4284239520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       245380579140                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        641.600023                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9557881250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12770940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 360122192250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1640                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          821                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9260589.524970                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   12483294.346976                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          821    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     70336000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            821                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   374848069500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7602944000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 382451013500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2214014                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2214014                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2214014                       # number of overall hits
system.cpu1.icache.overall_hits::total        2214014                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        18123                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         18123                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        18123                       # number of overall misses
system.cpu1.icache.overall_misses::total        18123                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1117021500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1117021500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1117021500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1117021500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2232137                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2232137                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2232137                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2232137                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.008119                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008119                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.008119                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008119                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 61635.573581                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61635.573581                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 61635.573581                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61635.573581                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          107                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    35.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        16995                       # number of writebacks
system.cpu1.icache.writebacks::total            16995                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1128                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1128                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1128                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1128                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        16995                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        16995                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        16995                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        16995                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1036119500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1036119500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1036119500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1036119500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.007614                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.007614                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.007614                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.007614                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 60966.137099                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60966.137099                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 60966.137099                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60966.137099                       # average overall mshr miss latency
system.cpu1.icache.replacements                 16995                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2214014                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2214014                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        18123                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        18123                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1117021500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1117021500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2232137                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2232137                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.008119                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008119                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 61635.573581                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61635.573581                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1128                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1128                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        16995                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        16995                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1036119500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1036119500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.007614                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.007614                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 60966.137099                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60966.137099                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 382451013500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2318062                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            17027                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           136.140365                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4481269                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4481269                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 382451013500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13062213                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13062213                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13062213                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13062213                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     24203021                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      24203021                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     24203021                       # number of overall misses
system.cpu1.dcache.overall_misses::total     24203021                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1999037342287                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1999037342287                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1999037342287                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1999037342287                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     37265234                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     37265234                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     37265234                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     37265234                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.649480                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.649480                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.649480                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.649480                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82594.538190                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82594.538190                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82594.538190                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82594.538190                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    633565361                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       100179                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         13663751                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1512                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    46.368333                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.255952                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     15024532                       # number of writebacks
system.cpu1.dcache.writebacks::total         15024532                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9177950                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9177950                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9177950                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9177950                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     15025071                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     15025071                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     15025071                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     15025071                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1401509095479                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1401509095479                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1401509095479                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1401509095479                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.403193                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.403193                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.403193                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.403193                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 93278.034791                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93278.034791                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 93278.034791                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93278.034791                       # average overall mshr miss latency
system.cpu1.dcache.replacements              15024530                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     12227957                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12227957                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     23743554                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     23743554                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1968049509000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1968049509000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     35971511                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     35971511                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.660066                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.660066                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82887.739089                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82887.739089                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      8802736                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8802736                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14940818                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14940818                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1394350335500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1394350335500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.415351                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.415351                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 93324.899313                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93324.899313                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       834256                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        834256                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       459467                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       459467                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  30987833287                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  30987833287                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1293723                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1293723                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.355151                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.355151                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67443.000884                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67443.000884                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       375214                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       375214                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        84253                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        84253                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   7158759979                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   7158759979                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.065124                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.065124                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 84967.419309                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 84967.419309                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3229                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3229                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          665                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          665                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     15626000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     15626000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         3894                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         3894                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.170776                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.170776                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 23497.744361                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 23497.744361                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          235                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          235                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          430                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          430                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3551000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3551000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.110426                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.110426                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  8258.139535                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8258.139535                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1499                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1499                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1447                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1447                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     10498000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     10498000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         2946                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2946                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.491174                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.491174                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7255.010366                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7255.010366                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1398                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1398                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      9225000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      9225000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.474542                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.474542                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6598.712446                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6598.712446                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2602500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2602500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2477500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2477500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1084                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1084                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        11056                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        11056                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    510899500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    510899500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        12140                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        12140                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.910708                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.910708                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 46210.157381                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 46210.157381                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            3                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        11053                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        11053                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    499839500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    499839500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.910461                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.910461                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 45222.066407                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 45222.066407                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 382451013500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.895445                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           28107507                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         15033684                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.869635                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.895445                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996733                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996733                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89602084                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89602084                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 382451013500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          59867014                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           10                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1768478                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     59208920                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        96869880                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           13152                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5240                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          18392                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          342                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          342                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           384770                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          384770                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        123952                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     59743073                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       221986                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     45155323                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        50985                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     45075654                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        49584                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     45040698                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        49299                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     45014022                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             180657551                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9471360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1925723328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2175360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1922339712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2115584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1920878592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2103424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   1919683520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7704490880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        97730784                       # Total snoops (count)
system.tol2bus.snoopTraffic                  54199296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        157900232                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.413439                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.568860                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               98624296     62.46%     62.46% # Request fanout histogram
system.tol2bus.snoop_fanout::1               53645345     33.97%     96.43% # Request fanout histogram
system.tol2bus.snoop_fanout::2                5275400      3.34%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 334718      0.21%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  20473      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          157900232                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       120463707378                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             31.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       22645607748                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             5.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          25614974                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       22632597596                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             5.9                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25420598                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22701961290                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         111339630                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       22662575246                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          26340380                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
