TimeQuest Timing Analyzer report for AXI_PROJECT
Mon Nov 17 10:27:42 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'ACLK'
 12. Slow Model Hold: 'ACLK'
 13. Slow Model Minimum Pulse Width: 'ACLK'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'ACLK'
 24. Fast Model Hold: 'ACLK'
 25. Fast Model Minimum Pulse Width: 'ACLK'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; AXI_PROJECT                                                       ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-16        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; ACLK       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ACLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 111.93 MHz ; 111.93 MHz      ; ACLK       ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; ACLK  ; -7.934 ; -44045.018    ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; ACLK  ; 0.391 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; ACLK  ; -1.380 ; -8628.380             ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ACLK'                                                                                                                                                ;
+--------+---------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.934 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[26] ; ACLK         ; ACLK        ; 1.000        ; -0.016     ; 8.954      ;
; -7.835 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[20] ; ACLK         ; ACLK        ; 1.000        ; 0.009      ; 8.880      ;
; -7.834 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[13] ; ACLK         ; ACLK        ; 1.000        ; -0.009     ; 8.861      ;
; -7.825 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[16] ; ACLK         ; ACLK        ; 1.000        ; -0.008     ; 8.853      ;
; -7.809 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[4]  ; ACLK         ; ACLK        ; 1.000        ; -0.041     ; 8.804      ;
; -7.793 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[5]  ; ACLK         ; ACLK        ; 1.000        ; -0.045     ; 8.784      ;
; -7.775 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[20] ; ACLK         ; ACLK        ; 1.000        ; 0.009      ; 8.820      ;
; -7.771 ; axi_memory_slave:u_alu_mem|mem_rd_addr[7]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[13] ; ACLK         ; ACLK        ; 1.000        ; -0.009     ; 8.798      ;
; -7.761 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[4]  ; ACLK         ; ACLK        ; 1.000        ; -0.008     ; 8.789      ;
; -7.744 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[26] ; ACLK         ; ACLK        ; 1.000        ; -0.024     ; 8.756      ;
; -7.719 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[2]  ; ACLK         ; ACLK        ; 1.000        ; 0.032      ; 8.787      ;
; -7.690 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[12] ; ACLK         ; ACLK        ; 1.000        ; 0.011      ; 8.737      ;
; -7.682 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[21] ; ACLK         ; ACLK        ; 1.000        ; -0.038     ; 8.680      ;
; -7.675 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[20] ; ACLK         ; ACLK        ; 1.000        ; -0.004     ; 8.707      ;
; -7.660 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[10] ; ACLK         ; ACLK        ; 1.000        ; -0.013     ; 8.683      ;
; -7.656 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[30] ; ACLK         ; ACLK        ; 1.000        ; -0.008     ; 8.684      ;
; -7.652 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[6]  ; ACLK         ; ACLK        ; 1.000        ; -0.003     ; 8.685      ;
; -7.637 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[31] ; ACLK         ; ACLK        ; 1.000        ; 0.002      ; 8.675      ;
; -7.626 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[16] ; ACLK         ; ACLK        ; 1.000        ; 0.012      ; 8.674      ;
; -7.624 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[1]  ; ACLK         ; ACLK        ; 1.000        ; -0.056     ; 8.604      ;
; -7.616 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[3]  ; ACLK         ; ACLK        ; 1.000        ; 0.012      ; 8.664      ;
; -7.598 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[23] ; ACLK         ; ACLK        ; 1.000        ; -0.035     ; 8.599      ;
; -7.598 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[12] ; ACLK         ; ACLK        ; 1.000        ; -0.022     ; 8.612      ;
; -7.592 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[5]  ; ACLK         ; ACLK        ; 1.000        ; -0.056     ; 8.572      ;
; -7.592 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[1]  ; ACLK         ; ACLK        ; 1.000        ; -0.056     ; 8.572      ;
; -7.591 ; axi_memory_slave:u_alu_mem|mem_rd_addr[7]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[5]  ; ACLK         ; ACLK        ; 1.000        ; -0.045     ; 8.582      ;
; -7.578 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[16] ; ACLK         ; ACLK        ; 1.000        ; 0.004      ; 8.618      ;
; -7.577 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[0]  ; ACLK         ; ACLK        ; 1.000        ; 0.012      ; 8.625      ;
; -7.577 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[21] ; ACLK         ; ACLK        ; 1.000        ; -0.038     ; 8.575      ;
; -7.573 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[1]  ; ACLK         ; ACLK        ; 1.000        ; -0.036     ; 8.573      ;
; -7.572 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[10] ; ACLK         ; ACLK        ; 1.000        ; 0.008      ; 8.616      ;
; -7.571 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[25] ; ACLK         ; ACLK        ; 1.000        ; 0.010      ; 8.617      ;
; -7.570 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[17] ; ACLK         ; ACLK        ; 1.000        ; 0.008      ; 8.614      ;
; -7.567 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[8]  ; ACLK         ; ACLK        ; 1.000        ; -0.018     ; 8.585      ;
; -7.567 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[15] ; ACLK         ; ACLK        ; 1.000        ; -0.032     ; 8.571      ;
; -7.567 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[0]  ; ACLK         ; ACLK        ; 1.000        ; 0.020      ; 8.623      ;
; -7.562 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[16] ; ACLK         ; ACLK        ; 1.000        ; -0.008     ; 8.590      ;
; -7.561 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[15] ; ACLK         ; ACLK        ; 1.000        ; -0.032     ; 8.565      ;
; -7.559 ; axi_memory_slave:u_alu_mem|mem_rd_addr[7]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[25] ; ACLK         ; ACLK        ; 1.000        ; 0.010      ; 8.605      ;
; -7.558 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[24] ; ACLK         ; ACLK        ; 1.000        ; 0.020      ; 8.614      ;
; -7.557 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[23] ; ACLK         ; ACLK        ; 1.000        ; -0.002     ; 8.591      ;
; -7.556 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[13] ; ACLK         ; ACLK        ; 1.000        ; -0.020     ; 8.572      ;
; -7.555 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[14] ; ACLK         ; ACLK        ; 1.000        ; 0.009      ; 8.600      ;
; -7.555 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[31] ; ACLK         ; ACLK        ; 1.000        ; 0.013      ; 8.604      ;
; -7.552 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[8]  ; ACLK         ; ACLK        ; 1.000        ; -0.026     ; 8.562      ;
; -7.548 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[24] ; ACLK         ; ACLK        ; 1.000        ; 0.012      ; 8.596      ;
; -7.534 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[22] ; ACLK         ; ACLK        ; 1.000        ; 0.001      ; 8.571      ;
; -7.534 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[24] ; ACLK         ; ACLK        ; 1.000        ; 0.033      ; 8.603      ;
; -7.532 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[30] ; ACLK         ; ACLK        ; 1.000        ; -0.008     ; 8.560      ;
; -7.531 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[12] ; ACLK         ; ACLK        ; 1.000        ; 0.011      ; 8.578      ;
; -7.517 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[10] ; ACLK         ; ACLK        ; 1.000        ; -0.005     ; 8.548      ;
; -7.514 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[15] ; ACLK         ; ACLK        ; 1.000        ; -0.021     ; 8.529      ;
; -7.514 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[22] ; ACLK         ; ACLK        ; 1.000        ; 0.022      ; 8.572      ;
; -7.510 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[11] ; ACLK         ; ACLK        ; 1.000        ; 0.000      ; 8.546      ;
; -7.508 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[12] ; ACLK         ; ACLK        ; 1.000        ; -0.010     ; 8.534      ;
; -7.506 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[2]  ; ACLK         ; ACLK        ; 1.000        ; 0.032      ; 8.574      ;
; -7.497 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[12] ; ACLK         ; ACLK        ; 1.000        ; -0.002     ; 8.531      ;
; -7.487 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[20] ; ACLK         ; ACLK        ; 1.000        ; -0.012     ; 8.511      ;
; -7.487 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[1]  ; ACLK         ; ACLK        ; 1.000        ; -0.045     ; 8.478      ;
; -7.481 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[11] ; ACLK         ; ACLK        ; 1.000        ; -0.022     ; 8.495      ;
; -7.480 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[12] ; ACLK         ; ACLK        ; 1.000        ; -0.022     ; 8.494      ;
; -7.480 ; axi_memory_slave:u_alu_mem|mem_rd_addr[7]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[1]  ; ACLK         ; ACLK        ; 1.000        ; -0.045     ; 8.471      ;
; -7.472 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[4]  ; ACLK         ; ACLK        ; 1.000        ; -0.029     ; 8.479      ;
; -7.472 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[30] ; ACLK         ; ACLK        ; 1.000        ; -0.029     ; 8.479      ;
; -7.471 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[8]  ; ACLK         ; ACLK        ; 1.000        ; -0.038     ; 8.469      ;
; -7.469 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[27] ; ACLK         ; ACLK        ; 1.000        ; -0.029     ; 8.476      ;
; -7.466 ; axi_memory_slave:u_alu_mem|mem_rd_addr[7]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[3]  ; ACLK         ; ACLK        ; 1.000        ; 0.012      ; 8.514      ;
; -7.465 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[17] ; ACLK         ; ACLK        ; 1.000        ; -0.012     ; 8.489      ;
; -7.465 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[27] ; ACLK         ; ACLK        ; 1.000        ; 0.004      ; 8.505      ;
; -7.460 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[7]  ; ACLK         ; ACLK        ; 1.000        ; -0.008     ; 8.488      ;
; -7.457 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[2]  ; ACLK         ; ACLK        ; 1.000        ; 0.010      ; 8.503      ;
; -7.454 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[0]  ; ACLK         ; ACLK        ; 1.000        ; 0.033      ; 8.523      ;
; -7.450 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[3]  ; ACLK         ; ACLK        ; 1.000        ; 0.001      ; 8.487      ;
; -7.447 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[22] ; ACLK         ; ACLK        ; 1.000        ; 0.009      ; 8.492      ;
; -7.443 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[3]  ; ACLK         ; ACLK        ; 1.000        ; 0.001      ; 8.480      ;
; -7.438 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[31] ; ACLK         ; ACLK        ; 1.000        ; 0.035      ; 8.509      ;
; -7.432 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[13] ; ACLK         ; ACLK        ; 1.000        ; -0.020     ; 8.448      ;
; -7.426 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[31] ; ACLK         ; ACLK        ; 1.000        ; 0.002      ; 8.464      ;
; -7.414 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[26] ; ACLK         ; ACLK        ; 1.000        ; -0.003     ; 8.447      ;
; -7.412 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[6]  ; ACLK         ; ACLK        ; 1.000        ; -0.003     ; 8.445      ;
; -7.409 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[2]  ; ACLK         ; ACLK        ; 1.000        ; 0.019      ; 8.464      ;
; -7.409 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[6]  ; ACLK         ; ACLK        ; 1.000        ; -0.024     ; 8.421      ;
; -7.408 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[25] ; ACLK         ; ACLK        ; 1.000        ; -0.001     ; 8.443      ;
; -7.402 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[18] ; ACLK         ; ACLK        ; 1.000        ; 0.014      ; 8.452      ;
; -7.401 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[23] ; ACLK         ; ACLK        ; 1.000        ; -0.024     ; 8.413      ;
; -7.396 ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[26] ; axi_memory_slave:u_alu_mem|memory[250][26] ; ACLK         ; ACLK        ; 1.000        ; -0.006     ; 8.426      ;
; -7.393 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[7]  ; ACLK         ; ACLK        ; 1.000        ; 0.025      ; 8.454      ;
; -7.384 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[20] ; ACLK         ; ACLK        ; 1.000        ; -0.024     ; 8.396      ;
; -7.375 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[23] ; ACLK         ; ACLK        ; 1.000        ; -0.035     ; 8.376      ;
; -7.374 ; axi_memory_slave:u_alu_mem|mem_rd_addr[7]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[2]  ; ACLK         ; ACLK        ; 1.000        ; 0.010      ; 8.420      ;
; -7.368 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[17] ; ACLK         ; ACLK        ; 1.000        ; 0.000      ; 8.404      ;
; -7.368 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[7]  ; ACLK         ; ACLK        ; 1.000        ; 0.003      ; 8.407      ;
; -7.366 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[29] ; ACLK         ; ACLK        ; 1.000        ; 0.019      ; 8.421      ;
; -7.366 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[6]  ; ACLK         ; ACLK        ; 1.000        ; -0.025     ; 8.377      ;
; -7.365 ; axi_memory_slave:u_alu_mem|mem_rd_addr[7]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[30] ; ACLK         ; ACLK        ; 1.000        ; -0.030     ; 8.371      ;
; -7.360 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[28] ; ACLK         ; ACLK        ; 1.000        ; -0.025     ; 8.371      ;
; -7.359 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[30] ; ACLK         ; ACLK        ; 1.000        ; -0.021     ; 8.374      ;
; -7.359 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[7]  ; ACLK         ; ACLK        ; 1.000        ; -0.008     ; 8.387      ;
; -7.356 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[29] ; ACLK         ; ACLK        ; 1.000        ; 0.010      ; 8.402      ;
; -7.355 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0]   ; axi_memory_slave:u_alu_mem|S_AXI_rdata[26] ; ACLK         ; ACLK        ; 1.000        ; -0.003     ; 8.388      ;
+--------+---------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ACLK'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; axi_memory_slave:u_alu_mem|wr_state.WR_RESP                                                                                                               ; axi_memory_slave:u_alu_mem|wr_state.WR_RESP                                                                                                               ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; axi_memory_slave:u_alu_mem|S_AXI_wready                                                                                                                   ; axi_memory_slave:u_alu_mem|S_AXI_wready                                                                                                                   ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CPU_ALU_Master:u_alu_master|M_AXI_wlast                                                                                                                   ; CPU_ALU_Master:u_alu_master|M_AXI_wlast                                                                                                                   ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; axi_memory_slave:u_alu_mem|wr_state.WR_DATA                                                                                                               ; axi_memory_slave:u_alu_mem|wr_state.WR_DATA                                                                                                               ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; axi_memory_slave:u_alu_mem|S_AXI_bvalid                                                                                                                   ; axi_memory_slave:u_alu_mem|S_AXI_bvalid                                                                                                                   ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1                                                                           ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1                                                                           ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; axi_memory_slave:u_alu_mem|S_AXI_rvalid                                                                                                                   ; axi_memory_slave:u_alu_mem|S_AXI_rvalid                                                                                                                   ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; axi_memory_slave:u_alu_mem|S_AXI_arready                                                                                                                  ; axi_memory_slave:u_alu_mem|S_AXI_arready                                                                                                                  ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CPU_ALU_Master:u_alu_master|read_addr_sent                                                                                                                ; CPU_ALU_Master:u_alu_master|read_addr_sent                                                                                                                ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; axi_memory_slave:u_alu_mem|mem_rd_en                                                                                                                      ; axi_memory_slave:u_alu_mem|mem_rd_en                                                                                                                      ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2                                                                           ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2                                                                           ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CPU_ALU_Master:u_alu_master|M_AXI_arvalid                                                                                                                 ; CPU_ALU_Master:u_alu_master|M_AXI_arvalid                                                                                                                 ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; axi_memory_slave:u_alu_mem|rd_state.RD_IDLE                                                                                                               ; axi_memory_slave:u_alu_mem|rd_state.RD_IDLE                                                                                                               ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; axi_memory_slave:u_alu_mem|rd_state.RD_ADDR                                                                                                               ; axi_memory_slave:u_alu_mem|rd_state.RD_ADDR                                                                                                               ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; axi_memory_slave:u_alu_mem|rd_state.RD_DATA                                                                                                               ; axi_memory_slave:u_alu_mem|rd_state.RD_DATA                                                                                                               ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.IDLE                                                                                ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.IDLE                                                                                ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                                         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                                         ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT                                                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT                                                                        ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CPU_ALU_Master:u_alu_master|M_AXI_awvalid                                                                                                                 ; CPU_ALU_Master:u_alu_master|M_AXI_awvalid                                                                                                                 ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; axi_memory_slave:u_alu_mem|wr_state.WR_IDLE                                                                                                               ; axi_memory_slave:u_alu_mem|wr_state.WR_IDLE                                                                                                               ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; axi_memory_slave:u_alu_mem|S_AXI_awready                                                                                                                  ; axi_memory_slave:u_alu_mem|S_AXI_awready                                                                                                                  ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CPU_ALU_Master:u_alu_master|write_addr_sent                                                                                                               ; CPU_ALU_Master:u_alu_master|write_addr_sent                                                                                                               ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CPU_ALU_Master:u_alu_master|M_AXI_bready                                                                                                                  ; CPU_ALU_Master:u_alu_master|M_AXI_bready                                                                                                                  ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|pc_plus_4_cy_r                                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|pc_plus_4_cy_r                                                        ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|state.READ_ADDR                                                                                ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|state.READ_ADDR                                                                                ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; axi_rom_slave:u_inst_mem|rd_state.RD_ADDR                                                                                                                 ; axi_rom_slave:u_inst_mem|rd_state.RD_ADDR                                                                                                                 ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; axi_rom_slave:u_inst_mem|rd_state.RD_DATA                                                                                                                 ; axi_rom_slave:u_inst_mem|rd_state.RD_DATA                                                                                                                 ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; axi_memory_slave:u_data_mem|rd_state.RD_IDLE                                                                                                              ; axi_memory_slave:u_data_mem|rd_state.RD_IDLE                                                                                                              ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; axi_memory_slave:u_data_mem|rd_state.RD_ADDR                                                                                                              ; axi_memory_slave:u_data_mem|rd_state.RD_ADDR                                                                                                              ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; axi_rom_slave:u_reserved_mem|rd_state.RD_ADDR                                                                                                             ; axi_rom_slave:u_reserved_mem|rd_state.RD_ADDR                                                                                                             ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; axi_memory_slave:u_data_mem|rd_state.RD_DATA                                                                                                              ; axi_memory_slave:u_data_mem|rd_state.RD_DATA                                                                                                              ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Idle_slave                                                           ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Idle_slave                                                           ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave2                                                               ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave2                                                               ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; axi_rom_slave:u_inst_mem|rd_state.RD_IDLE                                                                                                                 ; axi_rom_slave:u_inst_mem|rd_state.RD_IDLE                                                                                                                 ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; axi_rom_slave:u_inst_mem|S_AXI_arready                                                                                                                    ; axi_rom_slave:u_inst_mem|S_AXI_arready                                                                                                                    ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|state.READ_DATA                                                                                ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|state.READ_DATA                                                                                ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|AW_HandShake_Checker:u_AR_HandShake_Checker|HandShake_Done ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|AW_HandShake_Checker:u_AR_HandShake_Checker|HandShake_Done ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; axi_rom_slave:u_reserved_mem|rd_state.RD_IDLE                                                                                                             ; axi_rom_slave:u_reserved_mem|rd_state.RD_IDLE                                                                                                             ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; axi_rom_slave:u_reserved_mem|S_AXI_arready                                                                                                                ; axi_rom_slave:u_reserved_mem|S_AXI_arready                                                                                                                ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|state.ADDR_REQ                                                                                  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|state.ADDR_REQ                                                                                  ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|state.DATA_WAIT                                                                                 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|state.DATA_WAIT                                                                                 ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; axi_rom_slave:u_reserved_mem|rd_state.RD_DATA                                                                                                             ; axi_rom_slave:u_reserved_mem|rd_state.RD_DATA                                                                                                             ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Idle_slave_2                                                        ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Idle_slave_2                                                        ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave2_2                                                            ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave2_2                                                            ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|wb_ack                                                                                         ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|wb_ack                                                                                         ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|o_cnt[2]                                                            ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|o_cnt[2]                                                            ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|o_cnt[3]                                                            ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|o_cnt[3]                                                            ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|o_cnt[4]                                                            ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|o_cnt[4]                                                            ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|init_done                                                           ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|init_done                                                           ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.513 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[29]                                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[28]                                                        ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.779      ;
; 0.514 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[23]                                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[22]                                                        ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.780      ;
; 0.514 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|wb_cyc_prev                                                                                     ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|cnt_done_prev                                                                                   ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.780      ;
; 0.517 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr1[7]                                                                                      ; CPU_ALU_Master:u_alu_master|M_AXI_araddr[7]                                                                                                               ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[27]                                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[26]                                                        ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr1[3]                                                                                      ; CPU_ALU_Master:u_alu_master|M_AXI_araddr[3]                                                                                                               ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[15]                                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[14]                                                        ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[22]                                                                                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr1[6]                                                                                      ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[26]                                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[25]                                                        ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[28]                                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[27]                                                        ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[8]                                                         ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[7]                                                         ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[7]                                                         ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[6]                                                         ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[31]                                                                                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|opcode[3]                                                                                         ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[12]                                                                                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr2[4]                                                                                      ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; axi_memory_slave:u_alu_mem|rd_addr_current[9]                                                                                                             ; axi_memory_slave:u_alu_mem|rd_addr_current[9]                                                                                                             ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[16]                                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[15]                                                        ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[3]                                                         ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[2]                                                         ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[24]                                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[23]                                                        ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[21]                                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[20]                                                        ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[4]                                                                                                                ; axi_memory_slave:u_alu_mem|memory[31][4]                                                                                                                  ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[2]                                                         ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[1]                                                         ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[18]                                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[17]                                                        ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[4]                                                         ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[3]                                                         ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr1[2]                                                                                      ; CPU_ALU_Master:u_alu_master|M_AXI_araddr[2]                                                                                                               ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[1]                                                         ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[0]                                                         ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[14]                                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[13]                                                        ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[12]                                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[11]                                                        ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.793      ;
; 0.530 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[9]                                                                                             ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[9]                                                                                             ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|cycle_count[31]                                                                                 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|cycle_count[31]                                                                                 ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.797      ;
; 0.532 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[9]                                                                                             ; CPU_ALU_Master:u_alu_master|M_AXI_araddr[9]                                                                                                               ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.798      ;
; 0.533 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[8]                                                                                             ; CPU_ALU_Master:u_alu_master|M_AXI_araddr[8]                                                                                                               ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.799      ;
; 0.533 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_cnt_w_eq_1.cnt_lsb[0]                                           ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_cnt_w_eq_1.cnt_lsb[1]                                           ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.799      ;
; 0.537 ; axi_memory_slave:u_alu_mem|S_AXI_wready                                                                                                                   ; CPU_ALU_Master:u_alu_master|M_AXI_wlast                                                                                                                   ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.803      ;
; 0.543 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|o_cnt[3]                                                            ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|o_cnt[4]                                                            ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.809      ;
; 0.549 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.DECODE                                                                              ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1                                                                           ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.815      ;
; 0.555 ; CPU_ALU_Master:u_alu_master|write_addr_sent                                                                                                               ; CPU_ALU_Master:u_alu_master|M_AXI_awvalid                                                                                                                 ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.821      ;
; 0.556 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                                         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.DECODE                                                                              ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.822      ;
; 0.560 ; CPU_ALU_Master:u_alu_master|M_AXI_awvalid                                                                                                                 ; axi_memory_slave:u_alu_mem|wr_state.WR_IDLE                                                                                                               ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.826      ;
; 0.584 ; axi_rom_slave:u_reserved_mem|rd_state.RD_DATA                                                                                                             ; axi_rom_slave:u_reserved_mem|rd_count[6]                                                                                                                  ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.850      ;
; 0.586 ; axi_rom_slave:u_reserved_mem|rd_state.RD_DATA                                                                                                             ; axi_rom_slave:u_reserved_mem|S_AXI_rvalid                                                                                                                 ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.852      ;
; 0.586 ; axi_rom_slave:u_reserved_mem|rd_state.RD_DATA                                                                                                             ; axi_rom_slave:u_reserved_mem|S_AXI_arready                                                                                                                ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.852      ;
; 0.587 ; axi_rom_slave:u_reserved_mem|rd_state.RD_DATA                                                                                                             ; axi_rom_slave:u_reserved_mem|rd_count[7]                                                                                                                  ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.853      ;
; 0.629 ; CPU_ALU_Master:u_alu_master|read_addr_sent                                                                                                                ; CPU_ALU_Master:u_alu_master|M_AXI_rready                                                                                                                  ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.895      ;
; 0.653 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[9]                                                         ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[8]                                                         ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.919      ;
; 0.655 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[22]                                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[21]                                                        ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.921      ;
; 0.660 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr2[5]                                                                                      ; CPU_ALU_Master:u_alu_master|M_AXI_araddr[5]                                                                                                               ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.926      ;
; 0.660 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr2[3]                                                                                      ; CPU_ALU_Master:u_alu_master|M_AXI_araddr[3]                                                                                                               ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.926      ;
; 0.662 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr2[6]                                                                                      ; CPU_ALU_Master:u_alu_master|M_AXI_araddr[6]                                                                                                               ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.928      ;
; 0.662 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr2[7]                                                                                      ; CPU_ALU_Master:u_alu_master|M_AXI_araddr[7]                                                                                                               ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.928      ;
; 0.665 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[14]                                                                                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr2[6]                                                                                      ; ACLK         ; ACLK        ; 0.000        ; 0.001      ; 0.932      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ACLK'                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; ACLK  ; Rise       ; ACLK                                                                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|AW_HandShake_Checker:u_AR_HandShake_Checker|HandShake_Done ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|AW_HandShake_Checker:u_AR_HandShake_Checker|HandShake_Done ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Idle_slave                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Idle_slave                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave0                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave0                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave1                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave1                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave2                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave2                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave3                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave3                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Idle_slave_2                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Idle_slave_2                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave0_2                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave0_2                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave1_2                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave1_2                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave2_2                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave2_2                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave3_2                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave3_2                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.DECODE                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.DECODE                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.EXECUTE                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.EXECUTE                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.IDLE                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.IDLE                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[2]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[2]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[3]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[3]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[4]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[4]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[5]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[5]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[6]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[6]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[7]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[7]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[10]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[10]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[11]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[11]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[12]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[12]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[13]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[13]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[14]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[14]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[15]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[15]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[18]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[18]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[19]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[19]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[20]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[20]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[21]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[21]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[22]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[22]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[23]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[23]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[28]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[28]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[29]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[29]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[2]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[2]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[30]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[30]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[31]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[31]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[3]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[3]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[4]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[4]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[5]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[5]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[6]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[6]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[7]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[7]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|opcode[0]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|opcode[0]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|opcode[1]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|opcode[1]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|opcode[2]                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ARESETN          ; ACLK       ; 6.487 ; 6.487 ; Rise       ; ACLK            ;
; alu_master_start ; ACLK       ; 2.356 ; 2.356 ; Rise       ; ACLK            ;
+------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ARESETN          ; ACLK       ; 0.680  ; 0.680  ; Rise       ; ACLK            ;
; alu_master_start ; ACLK       ; -0.921 ; -0.921 ; Rise       ; ACLK            ;
+------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; alu_master_busy    ; ACLK       ; 6.699 ; 6.699 ; Rise       ; ACLK            ;
; alu_master_done    ; ACLK       ; 7.881 ; 7.881 ; Rise       ; ACLK            ;
; alu_mem_ready      ; ACLK       ; 7.351 ; 7.351 ; Rise       ; ACLK            ;
; data_mem_ready     ; ACLK       ; 6.257 ; 6.257 ; Rise       ; ACLK            ;
; inst_mem_ready     ; ACLK       ; 6.460 ; 6.460 ; Rise       ; ACLK            ;
; reserved_mem_ready ; ACLK       ; 6.481 ; 6.481 ; Rise       ; ACLK            ;
+--------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; alu_master_busy    ; ACLK       ; 6.699 ; 6.699 ; Rise       ; ACLK            ;
; alu_master_done    ; ACLK       ; 7.160 ; 7.160 ; Rise       ; ACLK            ;
; alu_mem_ready      ; ACLK       ; 7.204 ; 7.204 ; Rise       ; ACLK            ;
; data_mem_ready     ; ACLK       ; 6.257 ; 6.257 ; Rise       ; ACLK            ;
; inst_mem_ready     ; ACLK       ; 6.460 ; 6.460 ; Rise       ; ACLK            ;
; reserved_mem_ready ; ACLK       ; 6.481 ; 6.481 ; Rise       ; ACLK            ;
+--------------------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; ACLK  ; -3.314 ; -16930.185    ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; ACLK  ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; ACLK  ; -1.380 ; -8628.380             ;
+-------+--------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ACLK'                                                                                                                                                  ;
+--------+-----------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.314 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[26] ; ACLK         ; ACLK        ; 1.000        ; -0.013     ; 4.333      ;
; -3.256 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[26] ; ACLK         ; ACLK        ; 1.000        ; -0.021     ; 4.267      ;
; -3.191 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[16] ; ACLK         ; ACLK        ; 1.000        ; -0.008     ; 4.215      ;
; -3.146 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[13] ; ACLK         ; ACLK        ; 1.000        ; -0.008     ; 4.170      ;
; -3.114 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[3]  ; ACLK         ; ACLK        ; 1.000        ; 0.011      ; 4.157      ;
; -3.111 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[4]  ; ACLK         ; ACLK        ; 1.000        ; -0.035     ; 4.108      ;
; -3.089 ; axi_memory_slave:u_alu_mem|mem_rd_addr[7]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[13] ; ACLK         ; ACLK        ; 1.000        ; -0.009     ; 4.112      ;
; -3.083 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[5]  ; ACLK         ; ACLK        ; 1.000        ; -0.039     ; 4.076      ;
; -3.067 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[30] ; ACLK         ; ACLK        ; 1.000        ; -0.007     ; 4.092      ;
; -3.047 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[20] ; ACLK         ; ACLK        ; 1.000        ; 0.009      ; 4.088      ;
; -3.045 ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[26]   ; axi_memory_slave:u_alu_mem|memory[250][26] ; ACLK         ; ACLK        ; 1.000        ; -0.004     ; 4.073      ;
; -3.043 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[21] ; ACLK         ; ACLK        ; 1.000        ; -0.032     ; 4.043      ;
; -3.039 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[16] ; ACLK         ; ACLK        ; 1.000        ; -0.008     ; 4.063      ;
; -3.028 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[12] ; ACLK         ; ACLK        ; 1.000        ; 0.008      ; 4.068      ;
; -3.027 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[6]  ; ACLK         ; ACLK        ; 1.000        ; -0.003     ; 4.056      ;
; -3.023 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[24] ; ACLK         ; ACLK        ; 1.000        ; 0.010      ; 4.065      ;
; -3.023 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[1]  ; ACLK         ; ACLK        ; 1.000        ; -0.049     ; 4.006      ;
; -3.021 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[10] ; ACLK         ; ACLK        ; 1.000        ; -0.013     ; 4.040      ;
; -3.010 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[4]  ; ACLK         ; ACLK        ; 1.000        ; -0.007     ; 4.035      ;
; -3.008 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[1]  ; ACLK         ; ACLK        ; 1.000        ; -0.049     ; 3.991      ;
; -3.006 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[20] ; ACLK         ; ACLK        ; 1.000        ; 0.009      ; 4.047      ;
; -2.996 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[24] ; ACLK         ; ACLK        ; 1.000        ; 0.018      ; 4.046      ;
; -2.981 ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[26]   ; axi_memory_slave:u_alu_mem|memory[242][26] ; ACLK         ; ACLK        ; 1.000        ; -0.022     ; 3.991      ;
; -2.981 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[15] ; ACLK         ; ACLK        ; 1.000        ; -0.016     ; 3.997      ;
; -2.978 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[12] ; ACLK         ; ACLK        ; 1.000        ; 0.008      ; 4.018      ;
; -2.977 ; axi_memory_slave:u_alu_mem|mem_rd_addr[7]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[25] ; ACLK         ; ACLK        ; 1.000        ; 0.008      ; 4.017      ;
; -2.974 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[11] ; ACLK         ; ACLK        ; 1.000        ; 0.000      ; 4.006      ;
; -2.967 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[12] ; ACLK         ; ACLK        ; 1.000        ; -0.020     ; 3.979      ;
; -2.964 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[8]  ; ACLK         ; ACLK        ; 1.000        ; -0.022     ; 3.974      ;
; -2.961 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[31] ; ACLK         ; ACLK        ; 1.000        ; 0.002      ; 3.995      ;
; -2.958 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[8]  ; ACLK         ; ACLK        ; 1.000        ; -0.014     ; 3.976      ;
; -2.950 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[7]  ; ACLK         ; ACLK        ; 1.000        ; -0.007     ; 3.975      ;
; -2.949 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[16] ; ACLK         ; ACLK        ; 1.000        ; 0.010      ; 3.991      ;
; -2.948 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[21] ; ACLK         ; ACLK        ; 1.000        ; -0.032     ; 3.948      ;
; -2.946 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[5]  ; ACLK         ; ACLK        ; 1.000        ; -0.049     ; 3.929      ;
; -2.945 ; axi_memory_slave:u_alu_mem|mem_rd_addr[7]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[5]  ; ACLK         ; ACLK        ; 1.000        ; -0.040     ; 3.937      ;
; -2.945 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[1]  ; ACLK         ; ACLK        ; 1.000        ; -0.031     ; 3.946      ;
; -2.944 ; axi_memory_slave:u_alu_mem|mem_rd_addr[7]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[30] ; ACLK         ; ACLK        ; 1.000        ; -0.026     ; 3.950      ;
; -2.938 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[13] ; ACLK         ; ACLK        ; 1.000        ; -0.018     ; 3.952      ;
; -2.936 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[12] ; ACLK         ; ACLK        ; 1.000        ; -0.002     ; 3.966      ;
; -2.933 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[23] ; ACLK         ; ACLK        ; 1.000        ; -0.001     ; 3.964      ;
; -2.933 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[20] ; ACLK         ; ACLK        ; 1.000        ; -0.001     ; 3.964      ;
; -2.931 ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[26]   ; axi_memory_slave:u_alu_mem|memory[243][26] ; ACLK         ; ACLK        ; 1.000        ; -0.002     ; 3.961      ;
; -2.926 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[2]  ; ACLK         ; ACLK        ; 1.000        ; 0.027      ; 3.985      ;
; -2.921 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[0]  ; ACLK         ; ACLK        ; 1.000        ; 0.018      ; 3.971      ;
; -2.918 ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[28]   ; axi_memory_slave:u_alu_mem|memory[1][28]   ; ACLK         ; ACLK        ; 1.000        ; -0.001     ; 3.949      ;
; -2.918 ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[28]   ; axi_memory_slave:u_alu_mem|memory[5][28]   ; ACLK         ; ACLK        ; 1.000        ; -0.001     ; 3.949      ;
; -2.916 ; axi_memory_slave:u_alu_mem|mem_rd_addr[7]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[3]  ; ACLK         ; ACLK        ; 1.000        ; 0.010      ; 3.958      ;
; -2.916 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[30] ; ACLK         ; ACLK        ; 1.000        ; -0.007     ; 3.941      ;
; -2.914 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[23] ; ACLK         ; ACLK        ; 1.000        ; -0.029     ; 3.917      ;
; -2.913 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[20] ; ACLK         ; ACLK        ; 1.000        ; -0.019     ; 3.926      ;
; -2.911 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[22] ; ACLK         ; ACLK        ; 1.000        ; 0.018      ; 3.961      ;
; -2.910 ; axi_memory_slave:u_alu_mem|mem_rd_addr[7]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[1]  ; ACLK         ; ACLK        ; 1.000        ; -0.040     ; 3.902      ;
; -2.908 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[17] ; ACLK         ; ACLK        ; 1.000        ; 0.008      ; 3.948      ;
; -2.906 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[5]  ; ACLK         ; ACLK        ; 1.000        ; -0.039     ; 3.899      ;
; -2.905 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[4]  ; ACLK         ; ACLK        ; 1.000        ; -0.025     ; 3.912      ;
; -2.903 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[18] ; ACLK         ; ACLK        ; 1.000        ; -0.007     ; 3.928      ;
; -2.901 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[10] ; ACLK         ; ACLK        ; 1.000        ; -0.005     ; 3.928      ;
; -2.901 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[2]  ; ACLK         ; ACLK        ; 1.000        ; 0.009      ; 3.942      ;
; -2.901 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[0]  ; ACLK         ; ACLK        ; 1.000        ; 0.010      ; 3.943      ;
; -2.899 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[16] ; ACLK         ; ACLK        ; 1.000        ; 0.002      ; 3.933      ;
; -2.899 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[2]  ; ACLK         ; ACLK        ; 1.000        ; 0.027      ; 3.958      ;
; -2.893 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[4]  ; ACLK         ; ACLK        ; 1.000        ; -0.035     ; 3.890      ;
; -2.887 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[25] ; ACLK         ; ACLK        ; 1.000        ; 0.009      ; 3.928      ;
; -2.886 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[6]  ; ACLK         ; ACLK        ; 1.000        ; -0.021     ; 3.897      ;
; -2.885 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[30] ; ACLK         ; ACLK        ; 1.000        ; -0.017     ; 3.900      ;
; -2.885 ; axi_memory_slave:u_alu_mem|mem_rd_addr[4]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[12] ; ACLK         ; ACLK        ; 1.000        ; -0.010     ; 3.907      ;
; -2.884 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[1]  ; ACLK         ; ACLK        ; 1.000        ; -0.039     ; 3.877      ;
; -2.883 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[10] ; ACLK         ; ACLK        ; 1.000        ; 0.005      ; 3.920      ;
; -2.883 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[7]  ; ACLK         ; ACLK        ; 1.000        ; -0.007     ; 3.908      ;
; -2.883 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[6]  ; ACLK         ; ACLK        ; 1.000        ; -0.003     ; 3.912      ;
; -2.881 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[12] ; ACLK         ; ACLK        ; 1.000        ; -0.020     ; 3.893      ;
; -2.880 ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[26]   ; axi_memory_slave:u_alu_mem|memory[241][26] ; ACLK         ; ACLK        ; 1.000        ; -0.031     ; 3.881      ;
; -2.876 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[25] ; ACLK         ; ACLK        ; 1.000        ; -0.001     ; 3.907      ;
; -2.875 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[31] ; ACLK         ; ACLK        ; 1.000        ; 0.012      ; 3.919      ;
; -2.875 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[7]  ; ACLK         ; ACLK        ; 1.000        ; 0.021      ; 3.928      ;
; -2.875 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[13] ; ACLK         ; ACLK        ; 1.000        ; -0.018     ; 3.889      ;
; -2.872 ; axi_memory_slave:u_alu_mem|mem_rd_addr[6]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[7]  ; ACLK         ; ACLK        ; 1.000        ; 0.003      ; 3.907      ;
; -2.871 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[27] ; ACLK         ; ACLK        ; 1.000        ; -0.024     ; 3.879      ;
; -2.870 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[0]  ; ACLK         ; ACLK        ; 1.000        ; 0.028      ; 3.930      ;
; -2.867 ; axi_memory_slave:u_alu_mem|mem_rd_addr[5]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[22] ; ACLK         ; ACLK        ; 1.000        ; 0.008      ; 3.907      ;
; -2.866 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[0]  ; ACLK         ; ACLK        ; 1.000        ; 0.028      ; 3.926      ;
; -2.864 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[29] ; ACLK         ; ACLK        ; 1.000        ; -0.001     ; 3.895      ;
; -2.860 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[10] ; ACLK         ; ACLK        ; 1.000        ; 0.005      ; 3.897      ;
; -2.859 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[17] ; ACLK         ; ACLK        ; 1.000        ; -0.010     ; 3.881      ;
; -2.858 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[11] ; ACLK         ; ACLK        ; 1.000        ; -0.028     ; 3.862      ;
; -2.857 ; axi_memory_slave:u_alu_mem|mem_rd_addr[7]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[22] ; ACLK         ; ACLK        ; 1.000        ; -0.001     ; 3.888      ;
; -2.857 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[8]  ; ACLK         ; ACLK        ; 1.000        ; -0.032     ; 3.857      ;
; -2.855 ; axi_memory_slave:u_alu_mem|mem_rd_addr[1]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[11] ; ACLK         ; ACLK        ; 1.000        ; 0.000      ; 3.887      ;
; -2.855 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[29] ; ACLK         ; ACLK        ; 1.000        ; -0.001     ; 3.886      ;
; -2.854 ; axi_memory_slave:u_alu_mem|wr_addr_current[9] ; axi_memory_slave:u_alu_mem|memory[110][9]  ; ACLK         ; ACLK        ; 1.000        ; -0.040     ; 3.846      ;
; -2.854 ; axi_memory_slave:u_alu_mem|wr_addr_current[9] ; axi_memory_slave:u_alu_mem|memory[110][19] ; ACLK         ; ACLK        ; 1.000        ; -0.040     ; 3.846      ;
; -2.854 ; axi_memory_slave:u_alu_mem|wr_addr_current[9] ; axi_memory_slave:u_alu_mem|memory[110][13] ; ACLK         ; ACLK        ; 1.000        ; -0.040     ; 3.846      ;
; -2.854 ; axi_memory_slave:u_alu_mem|wr_addr_current[9] ; axi_memory_slave:u_alu_mem|memory[110][5]  ; ACLK         ; ACLK        ; 1.000        ; -0.040     ; 3.846      ;
; -2.854 ; axi_memory_slave:u_alu_mem|wr_addr_current[9] ; axi_memory_slave:u_alu_mem|memory[110][7]  ; ACLK         ; ACLK        ; 1.000        ; -0.040     ; 3.846      ;
; -2.851 ; axi_memory_slave:u_alu_mem|mem_rd_addr[7]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[2]  ; ACLK         ; ACLK        ; 1.000        ; 0.008      ; 3.891      ;
; -2.850 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[31] ; ACLK         ; ACLK        ; 1.000        ; 0.002      ; 3.884      ;
; -2.849 ; axi_memory_slave:u_alu_mem|mem_rd_addr[2]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[17] ; ACLK         ; ACLK        ; 1.000        ; -0.010     ; 3.871      ;
; -2.847 ; axi_memory_slave:u_alu_mem|mem_rd_addr[0]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[27] ; ACLK         ; ACLK        ; 1.000        ; 0.004      ; 3.883      ;
; -2.846 ; axi_memory_slave:u_alu_mem|mem_rd_addr[3]     ; axi_memory_slave:u_alu_mem|S_AXI_rdata[15] ; ACLK         ; ACLK        ; 1.000        ; -0.026     ; 3.852      ;
+--------+-----------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ACLK'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; axi_memory_slave:u_alu_mem|wr_state.WR_RESP                                                                                                               ; axi_memory_slave:u_alu_mem|wr_state.WR_RESP                                                                                                               ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; axi_memory_slave:u_alu_mem|S_AXI_wready                                                                                                                   ; axi_memory_slave:u_alu_mem|S_AXI_wready                                                                                                                   ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CPU_ALU_Master:u_alu_master|M_AXI_wlast                                                                                                                   ; CPU_ALU_Master:u_alu_master|M_AXI_wlast                                                                                                                   ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; axi_memory_slave:u_alu_mem|wr_state.WR_DATA                                                                                                               ; axi_memory_slave:u_alu_mem|wr_state.WR_DATA                                                                                                               ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; axi_memory_slave:u_alu_mem|S_AXI_bvalid                                                                                                                   ; axi_memory_slave:u_alu_mem|S_AXI_bvalid                                                                                                                   ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1                                                                           ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1                                                                           ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; axi_memory_slave:u_alu_mem|S_AXI_rvalid                                                                                                                   ; axi_memory_slave:u_alu_mem|S_AXI_rvalid                                                                                                                   ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; axi_memory_slave:u_alu_mem|S_AXI_arready                                                                                                                  ; axi_memory_slave:u_alu_mem|S_AXI_arready                                                                                                                  ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CPU_ALU_Master:u_alu_master|read_addr_sent                                                                                                                ; CPU_ALU_Master:u_alu_master|read_addr_sent                                                                                                                ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; axi_memory_slave:u_alu_mem|mem_rd_en                                                                                                                      ; axi_memory_slave:u_alu_mem|mem_rd_en                                                                                                                      ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2                                                                           ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2                                                                           ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CPU_ALU_Master:u_alu_master|M_AXI_arvalid                                                                                                                 ; CPU_ALU_Master:u_alu_master|M_AXI_arvalid                                                                                                                 ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; axi_memory_slave:u_alu_mem|rd_state.RD_IDLE                                                                                                               ; axi_memory_slave:u_alu_mem|rd_state.RD_IDLE                                                                                                               ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; axi_memory_slave:u_alu_mem|rd_state.RD_ADDR                                                                                                               ; axi_memory_slave:u_alu_mem|rd_state.RD_ADDR                                                                                                               ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; axi_memory_slave:u_alu_mem|rd_state.RD_DATA                                                                                                               ; axi_memory_slave:u_alu_mem|rd_state.RD_DATA                                                                                                               ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.IDLE                                                                                ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.IDLE                                                                                ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                                         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                                         ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT                                                                        ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT                                                                        ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CPU_ALU_Master:u_alu_master|M_AXI_awvalid                                                                                                                 ; CPU_ALU_Master:u_alu_master|M_AXI_awvalid                                                                                                                 ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; axi_memory_slave:u_alu_mem|wr_state.WR_IDLE                                                                                                               ; axi_memory_slave:u_alu_mem|wr_state.WR_IDLE                                                                                                               ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; axi_memory_slave:u_alu_mem|S_AXI_awready                                                                                                                  ; axi_memory_slave:u_alu_mem|S_AXI_awready                                                                                                                  ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CPU_ALU_Master:u_alu_master|write_addr_sent                                                                                                               ; CPU_ALU_Master:u_alu_master|write_addr_sent                                                                                                               ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CPU_ALU_Master:u_alu_master|M_AXI_bready                                                                                                                  ; CPU_ALU_Master:u_alu_master|M_AXI_bready                                                                                                                  ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|pc_plus_4_cy_r                                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|pc_plus_4_cy_r                                                        ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|state.READ_ADDR                                                                                ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|state.READ_ADDR                                                                                ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; axi_rom_slave:u_inst_mem|rd_state.RD_ADDR                                                                                                                 ; axi_rom_slave:u_inst_mem|rd_state.RD_ADDR                                                                                                                 ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; axi_rom_slave:u_inst_mem|rd_state.RD_DATA                                                                                                                 ; axi_rom_slave:u_inst_mem|rd_state.RD_DATA                                                                                                                 ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; axi_memory_slave:u_data_mem|rd_state.RD_IDLE                                                                                                              ; axi_memory_slave:u_data_mem|rd_state.RD_IDLE                                                                                                              ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; axi_memory_slave:u_data_mem|rd_state.RD_ADDR                                                                                                              ; axi_memory_slave:u_data_mem|rd_state.RD_ADDR                                                                                                              ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; axi_rom_slave:u_reserved_mem|rd_state.RD_ADDR                                                                                                             ; axi_rom_slave:u_reserved_mem|rd_state.RD_ADDR                                                                                                             ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; axi_memory_slave:u_data_mem|rd_state.RD_DATA                                                                                                              ; axi_memory_slave:u_data_mem|rd_state.RD_DATA                                                                                                              ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Idle_slave                                                           ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Idle_slave                                                           ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave2                                                               ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave2                                                               ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; axi_rom_slave:u_inst_mem|rd_state.RD_IDLE                                                                                                                 ; axi_rom_slave:u_inst_mem|rd_state.RD_IDLE                                                                                                                 ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; axi_rom_slave:u_inst_mem|S_AXI_arready                                                                                                                    ; axi_rom_slave:u_inst_mem|S_AXI_arready                                                                                                                    ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|state.READ_DATA                                                                                ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|state.READ_DATA                                                                                ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|AW_HandShake_Checker:u_AR_HandShake_Checker|HandShake_Done ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|AW_HandShake_Checker:u_AR_HandShake_Checker|HandShake_Done ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; axi_rom_slave:u_reserved_mem|rd_state.RD_IDLE                                                                                                             ; axi_rom_slave:u_reserved_mem|rd_state.RD_IDLE                                                                                                             ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; axi_rom_slave:u_reserved_mem|S_AXI_arready                                                                                                                ; axi_rom_slave:u_reserved_mem|S_AXI_arready                                                                                                                ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|state.ADDR_REQ                                                                                  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|state.ADDR_REQ                                                                                  ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|state.DATA_WAIT                                                                                 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|state.DATA_WAIT                                                                                 ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; axi_rom_slave:u_reserved_mem|rd_state.RD_DATA                                                                                                             ; axi_rom_slave:u_reserved_mem|rd_state.RD_DATA                                                                                                             ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Idle_slave_2                                                        ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Idle_slave_2                                                        ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave2_2                                                            ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave2_2                                                            ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|wb_ack                                                                                         ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|wb_ack                                                                                         ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|o_cnt[2]                                                            ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|o_cnt[2]                                                            ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|o_cnt[3]                                                            ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|o_cnt[3]                                                            ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|o_cnt[4]                                                            ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|o_cnt[4]                                                            ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|init_done                                                           ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|init_done                                                           ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[29]                                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[28]                                                        ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.387      ;
; 0.236 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[23]                                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[22]                                                        ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|wb_cyc_prev                                                                                     ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|cnt_done_prev                                                                                   ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr1[7]                                                                                      ; CPU_ALU_Master:u_alu_master|M_AXI_araddr[7]                                                                                                               ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[22]                                                                                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr1[6]                                                                                      ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; axi_memory_slave:u_alu_mem|rd_addr_current[9]                                                                                                             ; axi_memory_slave:u_alu_mem|rd_addr_current[9]                                                                                                             ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[27]                                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[26]                                                        ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[26]                                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[25]                                                        ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[8]                                                         ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[7]                                                         ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; CPU_ALU_Master:u_alu_master|M_AXI_wdata[4]                                                                                                                ; axi_memory_slave:u_alu_mem|memory[31][4]                                                                                                                  ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr1[3]                                                                                      ; CPU_ALU_Master:u_alu_master|M_AXI_araddr[3]                                                                                                               ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[15]                                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[14]                                                        ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[7]                                                         ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[6]                                                         ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[31]                                                                                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|opcode[3]                                                                                         ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[12]                                                                                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr2[4]                                                                                      ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[28]                                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[27]                                                        ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[3]                                                         ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[2]                                                         ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[16]                                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[15]                                                        ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[4]                                                         ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[3]                                                         ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[2]                                                         ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[1]                                                         ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr1[2]                                                                                      ; CPU_ALU_Master:u_alu_master|M_AXI_araddr[2]                                                                                                               ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[24]                                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[23]                                                        ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[21]                                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[20]                                                        ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[18]                                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[17]                                                        ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[1]                                                         ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[0]                                                         ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|cycle_count[31]                                                                                 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|cycle_count[31]                                                                                 ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[14]                                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[13]                                                        ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[12]                                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[11]                                                        ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[9]                                                                                             ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[9]                                                                                             ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.397      ;
; 0.247 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[9]                                                                                             ; CPU_ALU_Master:u_alu_master|M_AXI_araddr[9]                                                                                                               ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|pc[8]                                                                                             ; CPU_ALU_Master:u_alu_master|M_AXI_araddr[8]                                                                                                               ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.399      ;
; 0.249 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_cnt_w_eq_1.cnt_lsb[0]                                           ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_cnt_w_eq_1.cnt_lsb[1]                                           ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; axi_memory_slave:u_alu_mem|S_AXI_wready                                                                                                                   ; CPU_ALU_Master:u_alu_master|M_AXI_wlast                                                                                                                   ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.401      ;
; 0.253 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|o_cnt[3]                                                            ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|o_cnt[4]                                                            ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.405      ;
; 0.257 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.DECODE                                                                              ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1                                                                           ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.409      ;
; 0.259 ; CPU_ALU_Master:u_alu_master|write_addr_sent                                                                                                               ; CPU_ALU_Master:u_alu_master|M_AXI_awvalid                                                                                                                 ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.411      ;
; 0.260 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                                         ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.DECODE                                                                              ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.412      ;
; 0.261 ; CPU_ALU_Master:u_alu_master|M_AXI_awvalid                                                                                                                 ; axi_memory_slave:u_alu_mem|wr_state.WR_IDLE                                                                                                               ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.413      ;
; 0.273 ; axi_rom_slave:u_reserved_mem|rd_state.RD_DATA                                                                                                             ; axi_rom_slave:u_reserved_mem|rd_count[6]                                                                                                                  ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.425      ;
; 0.275 ; axi_rom_slave:u_reserved_mem|rd_state.RD_DATA                                                                                                             ; axi_rom_slave:u_reserved_mem|S_AXI_rvalid                                                                                                                 ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.427      ;
; 0.275 ; axi_rom_slave:u_reserved_mem|rd_state.RD_DATA                                                                                                             ; axi_rom_slave:u_reserved_mem|S_AXI_arready                                                                                                                ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.427      ;
; 0.276 ; axi_rom_slave:u_reserved_mem|rd_state.RD_DATA                                                                                                             ; axi_rom_slave:u_reserved_mem|rd_count[7]                                                                                                                  ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.428      ;
; 0.294 ; CPU_ALU_Master:u_alu_master|read_addr_sent                                                                                                                ; CPU_ALU_Master:u_alu_master|M_AXI_rready                                                                                                                  ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.446      ;
; 0.307 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|state.READ_DATA                                                                                ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|state.IDLE                                                                                     ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.459      ;
; 0.310 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rreq_r                                                                   ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rgnt                                                                     ; ACLK         ; ACLK        ; 0.000        ; -0.001     ; 0.461      ;
; 0.311 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[14]                                                                                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr2[6]                                                                                      ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.463      ;
; 0.312 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_cnt_w_eq_1.cnt_lsb[3]                                           ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_cnt_w_eq_1.cnt_lsb[0]                                           ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.464      ;
; 0.313 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[19]                                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[18]                                                        ; ACLK         ; ACLK        ; 0.000        ; -0.002     ; 0.463      ;
; 0.314 ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[10]                                                                                   ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|src_addr2[2]                                                                                      ; ACLK         ; ACLK        ; 0.000        ; 0.001      ; 0.467      ;
; 0.314 ; axi_rom_slave:u_reserved_mem|S_AXI_rlast                                                                                                                  ; axi_rom_slave:u_reserved_mem|S_AXI_rvalid                                                                                                                 ; ACLK         ; ACLK        ; 0.000        ; 0.000      ; 0.466      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ACLK'                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; ACLK  ; Rise       ; ACLK                                                                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|AW_HandShake_Checker:u_AR_HandShake_Checker|HandShake_Done ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|AW_HandShake_Checker:u_AR_HandShake_Checker|HandShake_Done ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Idle_slave                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Idle_slave                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave0                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave0                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave1                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave1                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave2                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave2                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave3                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave3                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Idle_slave_2                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Idle_slave_2                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave0_2                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave0_2                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave1_2                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave1_2                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave2_2                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave2_2                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave3_2                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave3_2                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.DECODE                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.DECODE                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.EXECUTE                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.EXECUTE                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP1                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.FETCH_OP2                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.IDLE                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.IDLE                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|current_state.STORE_RESULT                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[2]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[2]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[3]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[3]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[4]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[4]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[5]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[5]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[6]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[6]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[7]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|dst_addr[7]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[10]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[10]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[11]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[11]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[12]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[12]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[13]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[13]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[14]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[14]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[15]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[15]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[18]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[18]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[19]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[19]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[20]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[20]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[21]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[21]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[22]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[22]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[23]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[23]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[28]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[28]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[29]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[29]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[2]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[2]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[30]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[30]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[31]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[31]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[3]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[3]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[4]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[4]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[5]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[5]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[6]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[6]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[7]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|instruction[7]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|opcode[0]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|opcode[0]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|opcode[1]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|opcode[1]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller|opcode[2]                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ARESETN          ; ACLK       ; 2.932 ; 2.932 ; Rise       ; ACLK            ;
; alu_master_start ; ACLK       ; 0.804 ; 0.804 ; Rise       ; ACLK            ;
+------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ARESETN          ; ACLK       ; 0.646  ; 0.646  ; Rise       ; ACLK            ;
; alu_master_start ; ACLK       ; -0.142 ; -0.142 ; Rise       ; ACLK            ;
+------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; alu_master_busy    ; ACLK       ; 3.743 ; 3.743 ; Rise       ; ACLK            ;
; alu_master_done    ; ACLK       ; 4.283 ; 4.283 ; Rise       ; ACLK            ;
; alu_mem_ready      ; ACLK       ; 4.031 ; 4.031 ; Rise       ; ACLK            ;
; data_mem_ready     ; ACLK       ; 3.532 ; 3.532 ; Rise       ; ACLK            ;
; inst_mem_ready     ; ACLK       ; 3.618 ; 3.618 ; Rise       ; ACLK            ;
; reserved_mem_ready ; ACLK       ; 3.638 ; 3.638 ; Rise       ; ACLK            ;
+--------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; alu_master_busy    ; ACLK       ; 3.743 ; 3.743 ; Rise       ; ACLK            ;
; alu_master_done    ; ACLK       ; 3.945 ; 3.945 ; Rise       ; ACLK            ;
; alu_mem_ready      ; ACLK       ; 3.957 ; 3.957 ; Rise       ; ACLK            ;
; data_mem_ready     ; ACLK       ; 3.532 ; 3.532 ; Rise       ; ACLK            ;
; inst_mem_ready     ; ACLK       ; 3.618 ; 3.618 ; Rise       ; ACLK            ;
; reserved_mem_ready ; ACLK       ; 3.638 ; 3.638 ; Rise       ; ACLK            ;
+--------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+------------+-------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -7.934     ; 0.215 ; N/A      ; N/A     ; -1.380              ;
;  ACLK            ; -7.934     ; 0.215 ; N/A      ; N/A     ; -1.380              ;
; Design-wide TNS  ; -44045.018 ; 0.0   ; 0.0      ; 0.0     ; -8628.38            ;
;  ACLK            ; -44045.018 ; 0.000 ; N/A      ; N/A     ; -8628.380           ;
+------------------+------------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ARESETN          ; ACLK       ; 6.487 ; 6.487 ; Rise       ; ACLK            ;
; alu_master_start ; ACLK       ; 2.356 ; 2.356 ; Rise       ; ACLK            ;
+------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ARESETN          ; ACLK       ; 0.680  ; 0.680  ; Rise       ; ACLK            ;
; alu_master_start ; ACLK       ; -0.142 ; -0.142 ; Rise       ; ACLK            ;
+------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; alu_master_busy    ; ACLK       ; 6.699 ; 6.699 ; Rise       ; ACLK            ;
; alu_master_done    ; ACLK       ; 7.881 ; 7.881 ; Rise       ; ACLK            ;
; alu_mem_ready      ; ACLK       ; 7.351 ; 7.351 ; Rise       ; ACLK            ;
; data_mem_ready     ; ACLK       ; 6.257 ; 6.257 ; Rise       ; ACLK            ;
; inst_mem_ready     ; ACLK       ; 6.460 ; 6.460 ; Rise       ; ACLK            ;
; reserved_mem_ready ; ACLK       ; 6.481 ; 6.481 ; Rise       ; ACLK            ;
+--------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; alu_master_busy    ; ACLK       ; 3.743 ; 3.743 ; Rise       ; ACLK            ;
; alu_master_done    ; ACLK       ; 3.945 ; 3.945 ; Rise       ; ACLK            ;
; alu_mem_ready      ; ACLK       ; 3.957 ; 3.957 ; Rise       ; ACLK            ;
; data_mem_ready     ; ACLK       ; 3.532 ; 3.532 ; Rise       ; ACLK            ;
; inst_mem_ready     ; ACLK       ; 3.618 ; 3.618 ; Rise       ; ACLK            ;
; reserved_mem_ready ; ACLK       ; 3.638 ; 3.638 ; Rise       ; ACLK            ;
+--------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ACLK       ; ACLK     ; 123760   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ACLK       ; ACLK     ; 123760   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 8630  ; 8630 ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Nov 17 10:27:38 2025
Info: Command: quartus_sta AXI_PROJECT -c AXI_PROJECT
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'AXI_PROJECT.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ACLK ACLK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.934
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.934    -44045.018 ACLK 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 ACLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380     -8628.380 ACLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.314
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.314    -16930.185 ACLK 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 ACLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380     -8628.380 ACLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4776 megabytes
    Info: Processing ended: Mon Nov 17 10:27:42 2025
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


