
---------- Begin Simulation Statistics ----------
simSeconds                                   2.079100                       # Number of seconds simulated (Second)
simTicks                                 2079099531000                       # Number of ticks simulated (Tick)
finalTick                                2079099531000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    213.77                       # Real time elapsed on the host (Second)
hostTickRate                               9726037744                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     682712                       # Number of bytes of host memory used (Byte)
simInsts                                    338594450                       # Number of instructions simulated (Count)
simOps                                      338594450                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1583946                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1583946                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                       2079099531                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::cpu.data      117754092                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         117754092                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     117754092                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        117754092                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      5289497                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         5289497                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      5289497                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        5289497                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 231420154000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 231420154000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 231420154000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 231420154000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    123043589                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     123043589                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    123043589                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    123043589                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.042989                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.042989                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.042989                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.042989                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 43750.881038                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 43750.881038                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 43750.881038                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 43750.881038                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      4623127                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           4623127                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      5289497                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      5289497                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      5289497                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      5289497                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 210262166000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 210262166000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 210262166000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 210262166000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.042989                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.042989                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.042989                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.042989                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 39750.881038                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 39750.881038                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 39750.881038                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 39750.881038                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                5261648                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     90106620                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        90106620                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      3420680                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       3420680                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 142200605000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 142200605000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     93527300                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     93527300                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.036574                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.036574                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 41570.858718                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 41570.858718                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      3420680                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      3420680                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 128517885000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 128517885000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.036574                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.036574                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 37570.858718                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 37570.858718                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     27647472                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       27647472                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      1868817                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1868817                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  89219549000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  89219549000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     29516289                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     29516289                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.063315                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.063315                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 47741.190818                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 47741.190818                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      1868817                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      1868817                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  81744281000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  81744281000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.063315                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.063315                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 43741.190818                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 43741.190818                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2079099531000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse            31.999792                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            123043589                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            5261680                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              23.384848                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              358000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data    31.999792                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999993                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999993                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024           32                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           19                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          128305269                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         128305269                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2079099531000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts    338594450                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps     338594450                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses    337591617                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses           18                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns      1500244                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts     16494644                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts    337591617                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts           18                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads    493586797                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites    323578361                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads           18                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs    123044099                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts     93527300                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts     29516799                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.001000                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 2079099530.999000                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches     17998143                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass            0      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu    215550870     63.66%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead     93527300     27.62%     91.28% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite     29516781      8.72%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite           18      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total    338594969                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst      337593353                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         337593353                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     337593353                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        337593353                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst      1001616                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total         1001616                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst      1001616                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total        1001616                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst  26289597000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total  26289597000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst  26289597000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total  26289597000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    338594969                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     338594969                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    338594969                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    338594969                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.002958                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.002958                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.002958                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.002958                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 26247.181555                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 26247.181555                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 26247.181555                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 26247.181555                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst      1001616                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total      1001616                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst      1001616                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total      1001616                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst  22283133000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total  22283133000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst  22283133000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total  22283133000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.002958                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.002958                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.002958                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.002958                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 22247.181555                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 22247.181555                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 22247.181555                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 22247.181555                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                1001600                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    337593353                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       337593353                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst      1001616                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total       1001616                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst  26289597000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total  26289597000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    338594969                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    338594969                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.002958                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.002958                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 26247.181555                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 26247.181555                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst      1001616                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total      1001616                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst  22283133000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total  22283133000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.002958                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.002958                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 22247.181555                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 22247.181555                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2079099531000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse            15.999944                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            338594969                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs            1001616                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             338.048682                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              171000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst    15.999944                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999997                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999997                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           14                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          339596585                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         339596585                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2079099531000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 2079099531000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     9                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp              4422296                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty        5482465                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict            2120779                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq              27817                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp             27817                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq             1841000                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp            1841000                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq         4422296                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port      3004832                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     15840642                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                 18845474                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port     64103424                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port    632627648                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                 696731072                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                           1339996                       # Total snoops (Count)
system.l2bus.snoopTraffic                    54997632                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples             7631109                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.060384                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.238196                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                   7170315     93.96%     93.96% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                    460794      6.04%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total               7631109                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2079099531000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy          21800615000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy          3004848000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy         15812857000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests        12554361                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests      6291065                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops            460790                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops       460790                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst            999720                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data           4297911                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total              5297631                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst           999720                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data          4297911                       # number of overall hits (Count)
system.l2cache.overallHits::total             5297631                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            1896                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data          963769                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total             965665                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           1896                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data         963769                       # number of overall misses (Count)
system.l2cache.overallMisses::total            965665                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst    279805000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data  97290228000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total   97570033000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst    279805000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data  97290228000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total  97570033000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst       1001616                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data       5261680                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total          6263296                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst      1001616                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data      5261680                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total         6263296                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.001893                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.183168                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.154178                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.001893                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.183168                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.154178                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 147576.476793                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::cpu.data 100947.662770                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::total 101039.214427                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 147576.476793                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.data 100947.662770                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::total 101039.214427                       # average overall miss latency ((Cycle/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks          859298                       # number of writebacks (Count)
system.l2cache.writebacks::total               859298                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst         1896                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data       963769                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total         965665                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         1896                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data       963769                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total        965665                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst    249469000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data  81869924000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total  82119393000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst    249469000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data  81869924000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total  82119393000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.001893                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.183168                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.154178                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.001893                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.183168                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.154178                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 131576.476793                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 84947.662770                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::total 85039.214427                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 131576.476793                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 84947.662770                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::total 85039.214427                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.replacements                   1251022                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks       130568                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total       130568                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data       1463450                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total          1463450                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data       377550                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total         377550                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data  47030576000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total  47030576000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data      1841000                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total      1841000                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.205079                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.205079                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 124567.808237                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 124567.808237                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data       377550                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total       377550                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data  40989776000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total  40989776000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.205079                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.205079                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 108567.808237                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 108567.808237                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst       999720                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data      2834461                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total      3834181                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst         1896                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data       586219                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total       588115                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst    279805000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data  50259652000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total  50539457000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst      1001616                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data      3420680                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total      4422296                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.001893                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.171375                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.132989                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 147576.476793                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 85735.283230                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 85934.650536                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst         1896                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data       586219                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total       588115                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst    249469000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data  40880148000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total  41129617000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.001893                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.171375                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.132989                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 131576.476793                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 69735.283230                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 69934.650536                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data        27490                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total           27490                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.misses::cpu.data          327                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.misses::total           327                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.accesses::cpu.data        27817                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total        27817                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.missRate::cpu.data     0.011755                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.missRate::total     0.011755                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.mshrMisses::cpu.data          327                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMisses::total          327                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMissLatency::cpu.data     18312000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissLatency::total     18312000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissRate::cpu.data     0.011755                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.mshrMissRate::total     0.011755                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.avgMshrMissLatency::cpu.data        56000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.avgMshrMissLatency::total        56000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks      4623127                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total      4623127                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks      4623127                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total      4623127                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 2079099531000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse              255.981622                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                12423462                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs               1251278                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  9.928619                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                 154000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks    10.111825                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst     0.668447                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   245.201350                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.039499                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.002611                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.957818                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.999928                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              27                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1              75                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             154                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses              13805635                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses             13805635                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2079099531000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.transDist::ReadResp               588115                       # Transaction distribution (Count)
system.l3bus.transDist::WritebackDirty        1077704                       # Transaction distribution (Count)
system.l3bus.transDist::CleanEvict             330980                       # Transaction distribution (Count)
system.l3bus.transDist::UpgradeReq                327                       # Transaction distribution (Count)
system.l3bus.transDist::UpgradeResp               327                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExReq              377550                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExResp             377550                       # Transaction distribution (Count)
system.l3bus.transDist::ReadSharedReq          588115                       # Transaction distribution (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache.cpu_side_port      2990903                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache.cpu_side_port    116797632                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.snoops                            349765                       # Total snoops (Count)
system.l3bus.snoopTraffic                    13977984                       # Total snoop traffic (Byte)
system.l3bus.snoopFanout::samples             1315757                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::mean               0.067622                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::stdev              0.251096                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::0                   1226783     93.24%     93.24% # Request fanout histogram (Count)
system.l3bus.snoopFanout::1                     88974      6.76%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::total               1315757                       # Request fanout histogram (Count)
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 2079099531000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.reqLayer0.occupancy           3743507000                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.respLayer0.occupancy          2897322000                       # Layer occupancy (ticks) (Tick)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l3bus.snoop_filter.totRequests         2024911                       # Total number of requests made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleRequests      1059246                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3bus.snoop_filter.totSnoops             88974                       # Total number of snoops made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleSnoops        88974                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3cache.demandHits::cpu.inst               388                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::cpu.data            668252                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::total               668640                       # number of demand (read+write) hits (Count)
system.l3cache.overallHits::cpu.inst              388                       # number of overall hits (Count)
system.l3cache.overallHits::cpu.data           668252                       # number of overall hits (Count)
system.l3cache.overallHits::total              668640                       # number of overall hits (Count)
system.l3cache.demandMisses::cpu.inst            1508                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.data          295517                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::total             297025                       # number of demand (read+write) misses (Count)
system.l3cache.overallMisses::cpu.inst           1508                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.data         295517                       # number of overall misses (Count)
system.l3cache.overallMisses::total            297025                       # number of overall misses (Count)
system.l3cache.demandMissLatency::cpu.inst    200597000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.data  39120006000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::total   39320603000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.inst    200597000                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.data  39120006000                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::total  39320603000                       # number of overall miss ticks (Tick)
system.l3cache.demandAccesses::cpu.inst          1896                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.data        963769                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::total           965665                       # number of demand (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.inst         1896                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.data       963769                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::total          965665                       # number of overall (read+write) accesses (Count)
system.l3cache.demandMissRate::cpu.inst      0.795359                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.data      0.306626                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::total         0.307586                       # miss rate for demand accesses (Ratio)
system.l3cache.overallMissRate::cpu.inst     0.795359                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.data     0.306626                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::total        0.307586                       # miss rate for overall accesses (Ratio)
system.l3cache.demandAvgMissLatency::cpu.inst 133021.883289                       # average overall miss latency ((Cycle/Count))
system.l3cache.demandAvgMissLatency::cpu.data 132378.191441                       # average overall miss latency ((Cycle/Count))
system.l3cache.demandAvgMissLatency::total 132381.459473                       # average overall miss latency ((Cycle/Count))
system.l3cache.overallAvgMissLatency::cpu.inst 133021.883289                       # average overall miss latency ((Cycle/Count))
system.l3cache.overallAvgMissLatency::cpu.data 132378.191441                       # average overall miss latency ((Cycle/Count))
system.l3cache.overallAvgMissLatency::total 132381.459473                       # average overall miss latency ((Cycle/Count))
system.l3cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.writebacks::writebacks          218406                       # number of writebacks (Count)
system.l3cache.writebacks::total               218406                       # number of writebacks (Count)
system.l3cache.demandMshrMisses::cpu.inst         1508                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.data       295517                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::total         297025                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.inst         1508                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.data       295517                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::total        297025                       # number of overall MSHR misses (Count)
system.l3cache.demandMshrMissLatency::cpu.inst    144801000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.data  28185877000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::total  28330678000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.inst    144801000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.data  28185877000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::total  28330678000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.demandMshrMissRate::cpu.inst     0.795359                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.data     0.306626                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::total     0.307586                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.inst     0.795359                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.data     0.306626                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::total     0.307586                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.demandAvgMshrMissLatency::cpu.inst 96021.883289                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.data 95378.191441                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.demandAvgMshrMissLatency::total 95381.459473                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.inst 96021.883289                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.data 95378.191441                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.overallAvgMshrMissLatency::total 95381.459473                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.replacements                    349765                       # number of replacements (Count)
system.l3cache.CleanEvict.mshrMisses::writebacks        35191                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMisses::total        35191                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.ReadExReq.hits::cpu.data        167637                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.hits::total           167637                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.misses::cpu.data       209913                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.misses::total         209913                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.missLatency::cpu.data  27823670000                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.missLatency::total  27823670000                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.accesses::cpu.data       377550                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::total       377550                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.missRate::cpu.data     0.555987                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.missRate::total     0.555987                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMissLatency::cpu.data 132548.579650                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMissLatency::total 132548.579650                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.mshrMisses::cpu.data       209913                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMisses::total       209913                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMissLatency::cpu.data  20056889000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissLatency::total  20056889000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissRate::cpu.data     0.555987                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.mshrMissRate::total     0.555987                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMshrMissLatency::cpu.data 95548.579650                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMshrMissLatency::total 95548.579650                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.hits::cpu.inst          388                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::cpu.data       500615                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::total       501003                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.misses::cpu.inst         1508                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.data        85604                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::total        87112                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.missLatency::cpu.inst    200597000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.data  11296336000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::total  11496933000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.accesses::cpu.inst         1896                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.data       586219                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::total       588115                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.missRate::cpu.inst     0.795359                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.data     0.146027                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::total     0.148121                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMissLatency::cpu.inst 133021.883289                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.data 131960.375683                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::total 131978.751492                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.mshrMisses::cpu.inst         1508                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.data        85604                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::total        87112                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.inst    144801000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.data   8128988000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::total   8273789000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.inst     0.795359                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.data     0.146027                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::total     0.148121                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 96021.883289                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.data 94960.375683                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::total 94978.751492                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.UpgradeReq.hits::cpu.data          327                       # number of UpgradeReq hits (Count)
system.l3cache.UpgradeReq.hits::total             327                       # number of UpgradeReq hits (Count)
system.l3cache.UpgradeReq.accesses::cpu.data          327                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3cache.UpgradeReq.accesses::total          327                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.hits::writebacks       859298                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.hits::total       859298                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.accesses::writebacks       859298                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.accesses::total       859298                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 2079099531000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.tags.tagsInUse             1022.410449                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.totalRefs                 1989719                       # Total number of references to valid blocks. (Count)
system.l3cache.tags.sampledRefs                350789                       # Sample count of references to valid blocks. (Count)
system.l3cache.tags.avgRefs                  5.672125                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache.tags.warmupTick                 116000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache.tags.occupancies::writebacks   133.961473                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.inst     2.108061                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.data   886.340915                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.avgOccs::writebacks      0.130822                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.inst        0.002059                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.data        0.865567                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.998448                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.l3cache.tags.ageTaskId_1024::0              44                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::1              54                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::2              57                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::3             869                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.tagAccesses               2375700                       # Number of tag accesses (Count)
system.l3cache.tags.dataAccesses              2375700                       # Number of data accesses (Count)
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2079099531000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples    436528.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      3016.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    587276.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000023300                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.013889244500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         24291                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         24291                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              3237358                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              413415                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       297025                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      218406                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     594050                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    436812                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    3758                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                    284                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       10.06                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                 594050                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                436812                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   295146                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   295146                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                    23891                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                    23934                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                    24318                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                    24291                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                    24295                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                    24294                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                    24295                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                    24294                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                    24294                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                    24296                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                   24294                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                   24293                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                   24293                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                   24293                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                   24293                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   24292                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   24291                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   24277                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        24291                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       24.299123                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      20.083457                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      69.404693                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127          24178     99.53%     99.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255           31      0.13%     99.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383           19      0.08%     99.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-511            9      0.04%     99.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-639           12      0.05%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::640-767            7      0.03%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-895            8      0.03%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::896-1023            7      0.03%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1151            5      0.02%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1152-1279            2      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1664-1791            1      0.00%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-2175            4      0.02%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2176-2303            2      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2304-2431            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3072-3199            5      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          24291                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        24291                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.970112                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.968051                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.263796                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               385      1.58%      1.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                28      0.12%      1.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             23842     98.15%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                36      0.15%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          24291                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   120256                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 19009600                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              13977984                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               9143189.01840010                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               6723095.16287414                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   2079099410000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     4033710.45                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        96512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     18792832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks     13968384                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 46420.096085337442                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 9038928.497550606728                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 6718477.779311278835                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         3016                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       591034                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       436812                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     78156800                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  14984309700                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 16609916428200                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     25914.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     25352.70                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  38025320.80                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        96512                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     18913088                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        19009600                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        96512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        96512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     13977984                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     13977984                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1508                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        295517                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           297025                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       218406                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          218406                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst           46420                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data         9096769                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total            9143189                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst        46420                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total          46420                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks      6723095                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           6723095                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks      6723095                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst          46420                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data        9096769                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          15866284                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                590292                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               436512                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         73272                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         73272                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         73827                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         73827                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         74131                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         74131                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         73916                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         73916                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         54159                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         54159                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         54678                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         54678                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         54750                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         54750                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         54669                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         54669                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               7329641300                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             1888934400                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         15062466500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12416.98                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                3200.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            25516.98                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                    0                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              138641                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate              0.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            31.76                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       888163                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean    36.995155                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    35.402378                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev    13.632560                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::32-47       771613     86.88%     86.88% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::64-79        94465     10.64%     97.51% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::96-111        22079      2.49%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-143            6      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       888163                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               18889344                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten            13968384                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                 9.085349                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 6.718478                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  10000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.16                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.09                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.07                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                13.50                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2079099531000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy     121267432.799875                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         60765816                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    83705932.800016                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy   45233596.799993                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 9344328895.293579                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 1750700553.611246                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 98322503347.181824                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   109728505574.363571                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower     52.776937                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 2043417844200                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  31515263000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   4166423800                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy     122425765.199874                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         61346244                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    84339964.800018                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy   45667065.599993                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 9344328895.293579                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 1753127112.011283                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 98320459929.581848                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   109731694976.360886                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower     52.778471                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 2043370452700                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  31515263000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   4213815300                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank2.actEnergy     122976014.399873                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.preEnergy         61621968                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.readEnergy    84687254.400021                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.writeEnergy   45727199.999993                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.refreshEnergy 9344328895.293579                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.actBackEnergy 1753195101.611313                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.preBackEnergy 98320402675.181000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.totalEnergy   109732939108.761429                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.averagePower     52.779070                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank2.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank2.pwrStateTime::IDLE 2043366065600                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank2.pwrStateTime::REF  31515263000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank2.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank2.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank2.pwrStateTime::ACT   4218202400                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank2.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank3.actEnergy     122530967.999874                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.preEnergy         61398960                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.readEnergy    84441638.400018                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.writeEnergy   45659548.799993                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.refreshEnergy 9344328895.293579                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.actBackEnergy 1752879367.211311                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.preBackEnergy 98320668556.782761                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.totalEnergy   109731907934.360031                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.averagePower     52.778574                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank3.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank3.pwrStateTime::IDLE 2043373372900                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank3.pwrStateTime::REF  31515263000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank3.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank3.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank3.pwrStateTime::ACT   4210895100                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank3.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 2079099531000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               87112                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        218406                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             77616                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             209913                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            209913                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          87112                       # Transaction distribution (Count)
system.membus.pktCount_system.l3cache.mem_side_port::system.mem_ctrl.port       890072                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  890072                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3cache.mem_side_port::system.mem_ctrl.port     32987584                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 32987584                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             297025                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   297025    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               297025                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2079099531000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          1466671000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy         1632515200                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         593047                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       296022                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
