INFO-FLOW: Workspace /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1 opened at Sun Jan 09 13:23:55 KST 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute     source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu200-fsgd2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/sumin/tools/Xilinx/Vivado/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/data:/home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/data
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 0.52 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_family_info -name virtexuplus -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.55 sec.
Execute     ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 0.62 sec.
Execute   set_part xcu200-fsgd2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/sumin/tools/Xilinx/Vivado/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/data:/home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/data
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     ap_family_info -name virtexuplus -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   source ./Systolic_Array_PCNN_based/solution1/directives.tcl 
Execute     set_directive_top -name coreConv coreConv 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
Execute     set_directive_top -name Conv_sysarr Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
Execute     set_directive_top -name Conv_sysarr_dbbuf Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Skipped source file 'conv_sysarr.back'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling Systolic_Array_PCNN_based/conv.cpp as C++
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv.cpp.diag.yml -fno-limit-debug-info -gcc-toolchain /home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E Systolic_Array_PCNN_based/conv.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/39 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top Conv_sysarr_dbbuf -name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/.systemc_flag -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.25 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/all.directive.json -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.39 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.29 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv.pp.0.cpp.err.log 
Command         ap_eval done; 0.51 sec.
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.59 sec.
Execute       clang_tidy -errorcheck xilinx-top-parameters /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-top-parameters -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv.pp.0.cpp.err.log 
Command         ap_eval done; 0.25 sec.
Command       clang_tidy done; 0.25 sec.
Execute       clang_tidy -errorcheck xilinx-array-stream-check /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-array-stream-check -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv.pp.0.cpp.err.log 
Command         ap_eval done; 0.25 sec.
Command       clang_tidy done; 0.25 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv.pp.0.cpp.diag.yml /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv.pp.0.cpp.err.log 
Command       ap_eval done; 0.24 sec.
Execute       clang_tidy -errorcheck xilinx-warn-mayneed-no-ctor-attribute /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv.pp.0.cpp.err.log 
Command         ap_eval done; 0.3 sec.
Command       clang_tidy done; 0.3 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv.pragma.2.cpp.diag.yml -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.pragma.2.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv.pragma.2.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv.pragma.2.cpp.err.log 
Command       ap_eval done; 0.25 sec.
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling Systolic_Array_PCNN_based/conv1d.cpp as C++
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv1d.cpp.diag.yml -fno-limit-debug-info -gcc-toolchain /home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E Systolic_Array_PCNN_based/conv1d.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/39 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv1d.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv1d.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top Conv_sysarr_dbbuf -name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/.systemc_flag -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.25 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/all.directive.json -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.24 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.29 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv1d.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv1d.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv1d.pp.0.cpp.err.log 
Command         ap_eval done; 0.46 sec.
Command       clang_tidy done; 0.49 sec.
Execute       clang_tidy -errorcheck xilinx-top-parameters /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv1d.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-top-parameters -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv1d.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv1d.pp.0.cpp.err.log 
Command         ap_eval done; 0.25 sec.
Command       clang_tidy done; 0.25 sec.
Execute       clang_tidy -errorcheck xilinx-array-stream-check /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv1d.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-array-stream-check -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv1d.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv1d.pp.0.cpp.err.log 
Command         ap_eval done; 0.25 sec.
Command       clang_tidy done; 0.25 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv1d.pp.0.cpp.diag.yml /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv1d.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv1d.pp.0.cpp.err.log 
Command       ap_eval done; 0.23 sec.
Execute       clang_tidy -errorcheck xilinx-warn-mayneed-no-ctor-attribute /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv1d.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv1d.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv1d.pp.0.cpp.err.log 
Command         ap_eval done; 0.29 sec.
Command       clang_tidy done; 0.29 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv1d.pragma.2.cpp.diag.yml -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.pragma.2.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv1d.pragma.2.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv1d.pragma.2.cpp.err.log 
Command       ap_eval done; 0.25 sec.
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling Systolic_Array_PCNN_based/conv_sysarr.cpp as C++
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr.cpp.diag.yml -fno-limit-debug-info -gcc-toolchain /home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E Systolic_Array_PCNN_based/conv_sysarr.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/39 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top Conv_sysarr_dbbuf -name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/.systemc_flag -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.25 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/all.directive.json -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.36 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.29 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr.pp.0.cpp.err.log 
Command         ap_eval done; 0.47 sec.
Command       clang_tidy done; 0.53 sec.
Execute       clang_tidy -errorcheck xilinx-top-parameters /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-top-parameters -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr.pp.0.cpp.err.log 
Command         ap_eval done; 0.24 sec.
Command       clang_tidy done; 0.24 sec.
Execute       clang_tidy -errorcheck xilinx-array-stream-check /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-array-stream-check -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr.pp.0.cpp.err.log 
Command         ap_eval done; 0.25 sec.
Command       clang_tidy done; 0.25 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_sysarr.pp.0.cpp.diag.yml /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_sysarr.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_sysarr.pp.0.cpp.err.log 
Command       ap_eval done; 0.23 sec.
Execute       clang_tidy -errorcheck xilinx-warn-mayneed-no-ctor-attribute /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr.pp.0.cpp.err.log 
Command         ap_eval done; 0.3 sec.
Command       clang_tidy done; 0.3 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr.pragma.2.cpp.diag.yml -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.pragma.2.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr.pragma.2.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr.pragma.2.cpp.err.log 
Command       ap_eval done; 0.25 sec.
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp as C++
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_dbbuf.cpp.diag.yml -fno-limit-debug-info -gcc-toolchain /home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/39 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_dbbuf.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_dbbuf.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top Conv_sysarr_dbbuf -name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/.systemc_flag -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.25 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/all.directive.json -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.37 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.28 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.err.log 
Command         ap_eval done; 0.48 sec.
Command       clang_tidy done; 0.52 sec.
Execute       clang_tidy -errorcheck xilinx-top-parameters /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-top-parameters -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.err.log 
Command         ap_eval done; 0.24 sec.
Command       clang_tidy done; 0.25 sec.
Execute       clang_tidy -errorcheck xilinx-array-stream-check /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-array-stream-check -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.err.log 
Command         ap_eval done; 0.24 sec.
Command       clang_tidy done; 0.24 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_sysarr_dbbuf.pp.0.cpp.diag.yml /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_sysarr_dbbuf.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_sysarr_dbbuf.pp.0.cpp.err.log 
Command       ap_eval done; 0.23 sec.
Execute       clang_tidy -errorcheck xilinx-warn-mayneed-no-ctor-attribute /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_dbbuf.pp.0.cpp.err.log 
Command         ap_eval done; 0.29 sec.
Command       clang_tidy done; 0.29 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_dbbuf.pragma.2.cpp.diag.yml -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.pragma.2.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_dbbuf.pragma.2.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_dbbuf.pragma.2.cpp.err.log 
Command       ap_eval done; 0.25 sec.
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp as C++
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_fifo.cpp.diag.yml -fno-limit-debug-info -gcc-toolchain /home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/39 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_fifo.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_fifo.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top Conv_sysarr_dbbuf -name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=coreConv 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
INFO-FLOW: Setting directive 'TOP' name=Conv_sysarr_dbbuf 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/.systemc_flag -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/all.directive.json -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_fifo.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_fifo.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_fifo.pp.0.cpp.err.log 
Execute       clang_tidy -errorcheck xilinx-top-parameters /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_fifo.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-top-parameters -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_fifo.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_fifo.pp.0.cpp.err.log 
Execute       clang_tidy -errorcheck xilinx-array-stream-check /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_fifo.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-array-stream-check -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_fifo.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_fifo.pp.0.cpp.err.log 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_sysarr_fifo.pp.0.cpp.diag.yml /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_sysarr_fifo.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_sysarr_fifo.pp.0.cpp.err.log 
Execute       clang_tidy -errorcheck xilinx-warn-mayneed-no-ctor-attribute /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_fifo.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_fifo.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang-tidy.conv_sysarr_fifo.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_fifo.pragma.2.cpp.diag.yml -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.pragma.2.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_fifo.pragma.2.cpp.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.conv_sysarr_fifo.pragma.2.cpp.err.log 
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.g.bc" "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.g.bc" "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.g.bc" "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.g.bc" "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.g.bc"  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv.g.bc /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv1d.g.bc /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr.g.bc /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_dbbuf.g.bc /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/conv_sysarr_fifo.g.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.0.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/lib/libhlsm_39.bc /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/lib/libhlsm_39.bc /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/lib/libhlsmc++_39.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 1.32 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.32 sec.
Execute       run_link_or_opt -opt -out /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Conv_sysarr_dbbuf -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Conv_sysarr_dbbuf -reflow-float-conversion -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.45 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.45 sec.
Execute       run_link_or_opt -out /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/lib/libfloatconversion_39.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Conv_sysarr_dbbuf 
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Conv_sysarr_dbbuf -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_interface 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -fhls -mllvm -hls-top-function-name=Conv_sysarr_dbbuf -mllvm -hls-db-dir -mllvm /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -emit-llvm -c -mllvm -hls-bitcode-version=3.1 -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/top-io-fe.xml -mllvm -pass-remarks=supported-subset -mllvm -reflow-enable-interface-default-setting=false -mllvm -reflow-enable-slave-interface-default-setting=false -mllvm -gen-kernel-xml=false -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -x ir /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.lto.bc > /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.27 sec.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:53:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:298:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:56:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:77:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:59:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:71:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:66:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_118_13' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118:21) in function 'Conv_sysarr_dbbuf' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_120_14' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:120:21) in function 'Conv_sysarr_dbbuf' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:120:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_120_14' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:120:21) in function 'Conv_sysarr_dbbuf' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:120:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_120_14' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:120:21) in function 'Conv_sysarr_dbbuf' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:120:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_120_14' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:120:21) in function 'Conv_sysarr_dbbuf' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:120:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_155_19' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155:21) in function 'Conv_sysarr_dbbuf' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_175_21' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175:28) in function 'Conv_sysarr_dbbuf' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv_sysarr_dbbuf(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:13:0)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29488 ; free virtual = 58826
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29488 ; free virtual = 58826
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Conv_sysarr_dbbuf -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.0.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29479 ; free virtual = 58818
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.1.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29472 ; free virtual = 58812
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.g.1.bc to /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.o.1.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_1' in function 'Conv_sysarr_dbbuf' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_80_2' in function 'Conv_sysarr_dbbuf' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_3' in function 'Conv_sysarr_dbbuf' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_8' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:96) in function 'Conv_sysarr_dbbuf' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_296_25' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296) in function 'Conv_sysarr_dbbuf' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_96_8' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:96) in function 'Conv_sysarr_dbbuf' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_110_12' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:110) in function 'Conv_sysarr_dbbuf' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'VITIS_LOOP_151_18' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_151_18' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_97_9' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:97) in function 'Conv_sysarr_dbbuf' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_98_10' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98) in function 'Conv_sysarr_dbbuf' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_130_15' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:130) in function 'Conv_sysarr_dbbuf' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_134_16' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134) in function 'Conv_sysarr_dbbuf' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_135_17' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:136) in function 'Conv_sysarr_dbbuf' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_151_18' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151) in function 'Conv_sysarr_dbbuf' completely with a factor of 59.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_165_20' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165) in function 'Conv_sysarr_dbbuf' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_268_22' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:268) in function 'Conv_sysarr_dbbuf' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'output_buf' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:164) automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_reg.0' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_reg.1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_reg.2' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_reg.3' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'output_reg.0' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg.1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg.2' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg.3' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39) in dimension 1 completely.
Command         transform done; 1.49 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'Conv_sysarr_dbbuf' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:11)...814 expression(s) balanced.
Command         transform done; 2.74 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29421 ; free virtual = 58763
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.o.2.bc -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_108_11' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108:34) in function 'Conv_sysarr_dbbuf'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_4' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89:28) in function 'Conv_sysarr_dbbuf' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_295_24' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295:31) in function 'Conv_sysarr_dbbuf'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_294_23' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:294:30) in function 'Conv_sysarr_dbbuf'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26).
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139:44)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279:37)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78:14)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82:16)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86:14)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102:21)
Command         transform done; 10.61 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29385 ; free virtual = 58727
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 15.02 sec.
Command     elaborate done; 31.62 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Conv_sysarr_dbbuf' ...
Execute       ap_set_top_model Conv_sysarr_dbbuf 
Execute       get_model_list Conv_sysarr_dbbuf -filter all-wo-channel -topdown 
Execute       preproc_iomode -model Conv_sysarr_dbbuf 
Execute       get_model_list Conv_sysarr_dbbuf -filter all-wo-channel 
INFO-FLOW: Model list for configure: Conv_sysarr_dbbuf
INFO-FLOW: Configuring Module : Conv_sysarr_dbbuf ...
Execute       set_default_model Conv_sysarr_dbbuf 
Execute       apply_spec_resource_limit Conv_sysarr_dbbuf 
INFO-FLOW: Model list for preprocess: Conv_sysarr_dbbuf
INFO-FLOW: Preprocessing Module: Conv_sysarr_dbbuf ...
Execute       set_default_model Conv_sysarr_dbbuf 
Execute       cdfg_preprocess -model Conv_sysarr_dbbuf 
Command       cdfg_preprocess done; 0.41 sec.
Execute       rtl_gen_preprocess Conv_sysarr_dbbuf 
INFO-FLOW: Model list for synthesis: Conv_sysarr_dbbuf
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_sysarr_dbbuf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv_sysarr_dbbuf 
Execute       schedule -model Conv_sysarr_dbbuf 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_194) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_194) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_194) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_193) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_193) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_193) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_190) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_190) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_190) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_189) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_189) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_189) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_188) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_188) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_188) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_185) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_185) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_185) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_184) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_184) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_184) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_182) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_182) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_182) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_180) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_180) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_180) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_174) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_174) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_174) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_173) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_173) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_173) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_170) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_170) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_170) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_164) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_164) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_164) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_153) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_153) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_153) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_152) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_152) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_152) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_150) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_150) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_150) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln198) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln204) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln295) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_8'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('output_l1_2_addr_2_write_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv79', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 25, Depth = 26.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_108_11_VITIS_LOOP_110_12'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('data_l2_0_load_165', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_l2_0'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('data_l2_2_load_167', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_l2_2'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('data_l2_1_load_169', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_l2_1'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('data_l2_3_load_171', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_l2_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 98, Depth = 244.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_294_23_VITIS_LOOP_295_24_VITIS_LOOP_296_25'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 37.72 sec.
INFO: [HLS 200-111]  Elapsed time: 70.55 seconds; current allocated memory: 212.911 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.96 sec.
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.sched.adb -f 
Command       db_write done; 0.2 sec.
INFO-FLOW: Finish scheduling Conv_sysarr_dbbuf.
Execute       set_default_model Conv_sysarr_dbbuf 
Execute       bind -model Conv_sysarr_dbbuf 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.87 sec.
INFO: [HLS 200-111]  Elapsed time: 5.03 seconds; current allocated memory: 243.223 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.5 sec.
Execute       db_write -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.bind.adb -f 
Command       db_write done; 0.25 sec.
INFO-FLOW: Finish binding Conv_sysarr_dbbuf.
Execute       get_model_list Conv_sysarr_dbbuf -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Conv_sysarr_dbbuf 
INFO-FLOW: Model list for RTL generation: Conv_sysarr_dbbuf
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_sysarr_dbbuf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Conv_sysarr_dbbuf -top_prefix  -sub_prefix Conv_sysarr_dbbuf_ -mg_file /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv_sysarr_dbbuf/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv_sysarr_dbbuf/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv_sysarr_dbbuf/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv_sysarr_dbbuf/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Conv_sysarr_dbbuf' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_3ns_6ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_17_4_1': 196 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_17s_17_4_1': 196 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_32ns_32_4_1': 196 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 196 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_464_8_1_1': 83 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_sysarr_dbbuf'.
Command       create_rtl_model done; 4.68 sec.
INFO: [HLS 200-111]  Elapsed time: 7.44 seconds; current allocated memory: 287.461 MB.
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv_sysarr_dbbuf -istop -style xilinx -f -lang vhdl -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/vhdl/Conv_sysarr_dbbuf 
Command       gen_rtl done; 0.44 sec.
Execute       gen_rtl Conv_sysarr_dbbuf -istop -style xilinx -f -lang vlog -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/verilog/Conv_sysarr_dbbuf 
Command       gen_rtl done; 0.25 sec.
Execute       syn_report -csynth -model Conv_sysarr_dbbuf -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/Conv_sysarr_dbbuf_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.22 sec.
Execute       syn_report -rtlxml -model Conv_sysarr_dbbuf -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/syn/report/Conv_sysarr_dbbuf_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.21 sec.
Execute       syn_report -verbosereport -model Conv_sysarr_dbbuf -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.71 sec.
Execute       db_write -model Conv_sysarr_dbbuf -f -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.adb 
Command       db_write done; 1.43 sec.
Execute       gen_tb_info Conv_sysarr_dbbuf -p /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf 
Execute       export_constraint_db -f -tool general -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.constraint.tcl 
Execute       syn_report -designview -model Conv_sysarr_dbbuf -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.design.xml 
Command       syn_report done; 0.41 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model Conv_sysarr_dbbuf -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model Conv_sysarr_dbbuf -o /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks Conv_sysarr_dbbuf 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain Conv_sysarr_dbbuf 
INFO-FLOW: Model list for RTL component generation: Conv_sysarr_dbbuf
INFO-FLOW: Handling components in module [Conv_sysarr_dbbuf] ... 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.compgen.tcl 
INFO-FLOW: Found component Conv_sysarr_dbbuf_mux_464_8_1_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_mux_464_8_1_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_mul_8s_8s_16_1_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_mul_8s_8s_16_1_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_mux_42_32_1_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_mux_42_32_1_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_mac_muladd_8s_8s_32ns_32_4_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_mac_muladd_8s_8s_32ns_32_4_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_mac_muladd_8s_8s_16s_17_4_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_mac_muladd_8s_8s_16s_17_4_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_mac_muladd_8s_8s_17s_17_4_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_mac_muladd_8s_8s_17s_17_4_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_mac_muladd_7ns_3ns_6ns_8_4_1.
INFO-FLOW: Append model Conv_sysarr_dbbuf_mac_muladd_7ns_3ns_6ns_8_4_1
INFO-FLOW: Found component Conv_sysarr_dbbuf_bias_l2_0.
INFO-FLOW: Append model Conv_sysarr_dbbuf_bias_l2_0
INFO-FLOW: Found component Conv_sysarr_dbbuf_weight_l2_0.
INFO-FLOW: Append model Conv_sysarr_dbbuf_weight_l2_0
INFO-FLOW: Found component Conv_sysarr_dbbuf_data_l1_0.
INFO-FLOW: Append model Conv_sysarr_dbbuf_data_l1_0
INFO-FLOW: Found component Conv_sysarr_dbbuf_output_l1_0.
INFO-FLOW: Append model Conv_sysarr_dbbuf_output_l1_0
INFO-FLOW: Append model Conv_sysarr_dbbuf
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Conv_sysarr_dbbuf_mux_464_8_1_1 Conv_sysarr_dbbuf_mul_8s_8s_16_1_1 Conv_sysarr_dbbuf_mux_42_32_1_1 Conv_sysarr_dbbuf_mac_muladd_8s_8s_32ns_32_4_1 Conv_sysarr_dbbuf_mac_muladd_8s_8s_16s_17_4_1 Conv_sysarr_dbbuf_mac_muladd_8s_8s_17s_17_4_1 Conv_sysarr_dbbuf_mac_muladd_7ns_3ns_6ns_8_4_1 Conv_sysarr_dbbuf_bias_l2_0 Conv_sysarr_dbbuf_weight_l2_0 Conv_sysarr_dbbuf_data_l1_0 Conv_sysarr_dbbuf_output_l1_0 Conv_sysarr_dbbuf
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_mux_464_8_1_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_mul_8s_8s_16_1_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_mux_42_32_1_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_mac_muladd_8s_8s_32ns_32_4_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_mac_muladd_8s_8s_16s_17_4_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_mac_muladd_8s_8s_17s_17_4_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_mac_muladd_7ns_3ns_6ns_8_4_1
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_bias_l2_0
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_weight_l2_0
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_data_l1_0
INFO-FLOW: To file: write model Conv_sysarr_dbbuf_output_l1_0
INFO-FLOW: To file: write model Conv_sysarr_dbbuf
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): Conv_sysarr_dbbuf
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.compgen.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Conv_sysarr_dbbuf_mul_8s_8s_16_1_1_Multiplier_0'
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO: [RTMG 210-278] Implementing memory 'Conv_sysarr_dbbuf_bias_l2_0_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Conv_sysarr_dbbuf_weight_l2_0_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Conv_sysarr_dbbuf_data_l1_0_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Conv_sysarr_dbbuf_output_l1_0_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command       ap_source done; 0.11 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=Conv_sysarr_dbbuf xml_exists=0
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.rtl_wrap.cfg.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.rtl_wrap.cfg.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.rtl_wrap.cfg.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.compgen.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.compgen.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.constraint.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=10
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=12 #gSsdmPorts=10
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.rtl_wrap.cfg.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/Conv_sysarr_dbbuf.constraint.tcl 
Execute       sc_get_clocks Conv_sysarr_dbbuf 
Execute       source /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29040 ; free virtual = 58490
INFO: [VHDL 208-304] Generating VHDL RTL for Conv_sysarr_dbbuf.
INFO: [VLOG 209-307] Generating Verilog RTL for Conv_sysarr_dbbuf.
Execute       syn_report -model Conv_sysarr_dbbuf -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 232.57 MHz
Command     autosyn done; 57.51 sec.
Command   csynth_design done; 89.14 sec.
Command ap_source done; 89.8 sec.
Execute cleanup_all 
