Line 266: activeStackId %d phych type does not belong to Sccpch : cctrchnr %d, phychNr %d, phych Type %d
Line 716: TFCI: guiding_trch_nr = %d, tbSize %d 
Line 729: TFCI: guided_trch_nr = %d 
Line 775: uhal_HmcpBtfdFindChannelTypes:  tfc_num %d,	trch number %d, tf %d, tb_number %d, tb size %d
Line 871: Warning !! BTFD format not found
Line 911: uhal_HmcpDlCctrchBtfdSetTfiValues, cfn %d, guiding channel is %d 
Line 1087: Power Ratio Btfd: Pd %d Pc %d Ptpc %d
Line 1236: activeStackId %d phychStr is NULL
Line 1320: Warning !! activeStackId=%d,  trch_num=%d 
Line 1333: activeStackId %d uhal_HmcpDlCctrchUpdateStaticInfo Array out of bound %d 
Line 1438: activeStackId %d Changing TF format for BTFD: trch_nr %d, %th TF
Line 1500: activeStackId %d uhal_HmcpDlCctrchUpdateStaticInfo: Not arranged : trch number %d,  tf %d,  tb_number %d, tb_size %d 
Line 1507: activeStackId %d uhal_HmcpDlCctrchUpdateStaticInfo: Arranged: trch number %d,  tf %d,  tb_number %d, tb_size %d 
Line 1531: static_pars.trch_num %d, zeroby336_configured %d, trch_num %d, tb_number %d, tb_size %d
Line 1573: activeStackId %d uhal_HmcpDlCctrchUpdateStaticInfo: tfc %d, trchNr %d, tfi %d, tb_number %d, tb_size %3d, ctfc_value %d
Line 1600: static_pars.trch_num %d, zeroby336_configured %d, trch_num %d, tb_number %d, tb_size %d, amr_configured %d
Line 1632: Before srbTfci %d j %d
Line 1635: After srbTfci %d j %d
Line 1681: [AMR Slot Decoding::uhal_HmcpDlCctrchUpdateStaticInfo] Warning !!!! SrbTrchNo 0x%x
Line 1690: [AMR Slot Decoding::uhal_HmcpDlCctrchUpdateStaticInfo] isAmrSlotDecodingRegistryOn %d, secScrCodeUsed %d, SrbTrchTTI %d, isBchConfigured %d, isBchForRefCellConfigured %d, isCompressedModeConfigured %d
Line 1756: [CHECK] btfd_on %d, rmc12_2KbpsConfigured %d, hsdpaStarted %d, amr_configured %d, SrbTrchNo %d, SrbTrchTTI %d, trch_num %d
Line 2005: [RegWrite] uhal_HmcpDlCctrchCalcStaticPars 	Max TF : %d (%d)
Line 2023: uhal_HmcpDlCctrchCalcStaticPars 	Array out of bound%d 
Line 2077: Max number of TFs for explicitly detectable channels exceeds 16!!!
Line 2110: uhal_HmcpDlCctrchCalcStaticPars:Array index out of bound hmcpCctrchPtr->static_pars.trch_num=%d 
Line 2140: [RegWrite]  LVIT TrCH0 : %d (tb size : %d) 
Line 2147: [RegWrite]  LVIT TrCH1 : %d (tb size : %d) 
Line 2172: [AMR Slot Decoding::uhal_HmcpDlCctrchUpdateStaticInfo] isAmrConfigured %d, isAmrSlotDecodingRegistryOn %d, isAmrSlotDecodingEnabled %d, amrNData %d, slot_format %d, MinBtfdTrchNum %d
Line 2356: [uhal_HmcpDlCctrchWriteBtfdPars] btfd_trch_nr %d, n_tf %d, code_len0 %d, code_len1 %d, code_len2 %d
Line 2477: [RegWrite] cctrch_nr is %d,  trch_num is  %d
Line 2494: [RegWrite] cctrch_nr is %d - (data1, data2, tfci, tpc, pl) : %d, %d, %d, %d, %d 
Line 2500: uhal_HmcpDlCctrchWriteStaticPars:Array index out of bound cctrch_nr=%d 
Line 2535: [RegWrite] cctrch_nr is %d - (tfci_max) : %x
Line 2548: [RegWrite] List Viterbi TrCH Selection2 : %i
Line 2552: Set PCDRS only cctrch_nr=%d 
Line 2568: [TTI debugging] CcTrCH %d - trch_nr: %d, tti is %d, ((hmcpCctrchPtr->static_pars.trch[%d].tti)/2) is %d 
Line 2600: uhal_HmcpDlCctrchSetOlpcCtrlCh trChIdTemp: %d, quality Targets[trChIdTemp]:%d, qualityTargetTrChId:%d
Line 2605: uhal_HmcpDlCctrchSetOlpcCtrlCh Setting the DL OLPC Control channel here as TrCH ID:%d
Line 2714: activeStackId %d [AMR Slot Decoding::uhal_HmcpAmrSlotDecodingInfoInit] uhal_HmcpAmrSlotDecodingInfoInit called
Line 2751: [AMR Slot Decoding::uhal_HmcpAmrSlotDecodingInfoAndRegReset] uhal_HmcpAmrSlotDecodingInfoAndRegReset called
Line 2775: activeStackId %d [AMR Slot Decoding::uhal_HmcpAmrSlotDecodingModeOff] uhal_HmcpAmrSlotDecodingModeOff called
Line 2807: activeStackId %d [AMR Slot Decoding::AmrSlotDecodingSync10InterruptHandler] even frame, cfn=%d, isCrcGoodForAmr = %d, slotDecodingUpToSlotNumberTTI = %d
Line 2813: activeStackId %d [AMR Slot Decoding::(Even)] slot decoding success at slotNumber %d of previous TTI (or this is first frame of AMR)
Line 2831: activeStackId %d [AMR Slot Decoding::(Even)] slot decoding fail at prev frame up to %d. full slot decoding start, skip=%d
Line 2838: activeStackId %d [AMR Slot Decoding::(Even)] uhal_CHmcpIsAmrSlotDecodingEnabledTTI is changed ( FALSE -> TRUE ) normal decoding will start.
Line 2844: activeStackId %d [AMR Slot Decoding::(Even)] RF is on. buffer start.
Line 2850: activeStackId %d [AMR Slot Decoding::AmrSlotDecodingSync10InterruptHandler] odd frame, cfn=%d, isCrcGoodForAmr = %d, slotDecodingUpToSlotNumberTTI = %d
Line 2858: activeStackId %d [AMR Slot Decoding::(Odd)] decoding already successed at previous even frame, uhal_CHmcpIsAmrSlotDecodingEnabled() == TRUE, SP_START will be omitted
Line 2866: activeStackId %d [AMR Slot Decoding::(Odd)] decoding already successed at previous even frame, uhal_CHmcpIsAmrSlotDecodingEnabled() == FALSE
Line 2875: activeStackId %d [AMR Slot Decoding::(Odd)] isCrcGoodForAmr is FALSE at slotNumber %d
Line 2900: activeStackId %d [AMR Slot Decoding::AmrSlotDecodingDecodingDoneInterruptHandler] Slot Dec to Normal Dec transition 
Line 2922: activeStackId %d [AMR Slot Decoding::AmrSlotDecodingDecodingDoneInterruptHandler] Full slot (Prev 30 Slot) decoding done
Line 2952: activeStackId %d [AMR Slot Decoding::AmrSlotDecodingDecodingDoneInterruptHandler] SP_START[cctrch_index 0], btfd_on_field %d, b_format0 %d, b_format1 %d, b_format2 %d, b_format3 %d, n_tf %d
Line 2962: activeStackId %d [AMR Slot Decoding::AmrSlotDecodingDecodingDoneInterruptHandler] AMR slot decoding Done
Line 2977: activeStackId %d [AMR Slot Decoding::AmrSlotDecodingDecodingDoneInterruptHandler] RF will be off at slot %2d
Line 2983: [AMR Slot Decoding::AmrSlotDecodingDecodingDoneInterruptHandler] RF will not off (isSlotDectoNormalDecTransition = %d)
Line 2988: [AMR Slot Decoding::AmrSlotDecodingDecodingDoneInterruptHandler] RF will not off (slotDecodingUpToSlotNumberTTI = %2d , isAmrSlotDecodingEnabled = %d , isSrchBuffering = %d, isSlotDectoNormalDecTransition = %d)
Line 2993: activeStackId %d [AMR Slot Decoding::AmrSlotDecodingDecodingDoneInterruptHandler] Good CRC at slotNumber: %2d
Line 3001: activeStackId %d [AMR Slot Decoding::AmrSlotDecodingDecodingDoneInterruptHandler] isCrcGoodForAmr = FALSE up to SlotNumber=%d, Retry slot decoding including the next slot
Line 3021: activeStackId %d [AMR Slot Decoding::AmrSlotDecodingDecodingDoneInterruptHandler] SP_START[cctrch_index 0], btfd0 %d, b_format0 %d, b_format1 %d, b_format2 %d, b_format3 %d, n_tf %d
Line 3057: DifModeSetStart 
Line 3086: [AMR Slot Decoding::uhal_HmcpAmrSlotDecoding_RfOff] Intr_WakeupVoice int status %d, voice_reduction setting 0x%x
Line 3093: [AMR Slot Decoding::uhal_HmcpAmrSlotDecoding_RfOff] Intr_WakeupVoice int status %d, voice_reduction setting 0x%x fn_frz_frc  0x%x
Line 3129: [AMR Slot Decoding::uhal_CHmcpIsAmrSlotDecodingEnabled] isAmrSlotDecodingEnabled %d, isNormalBchOrBchForRefCellConfigured %d, isHspaOrCompressedModeConfigured %d, isHHOorRollbackTakingPlace %d, isSrbDetected %d, isWeakSignalArea %d, result %d
Line 3134: [AMR Slot Decoding::uhal_CHmcpIsAmrSlotDecodingEnabled] isAmrSlotDecodingEnabled %d, isFirstSRBReceive %d, result %d
Line 3148: activeStackId %d [AMR Slot Decoding::uhal_CHmcpIsAmrSlotDecodingEnabledTTI] uhal_CHmcpIsAmrSlotDecodingEnabledTTI %d
Line 3163: activeStackId %d [AMR Slot Decoding::uhal_CHmcpIsAmrSlotDecodingParmSet] type %d, value %d
Line 3221: activeStackId %d [AMR Slot Decoding::uhal_CHmcpIsAmrSlotDecodingParmSet] Unknown flagType %d, value %d
Line 3295: [AMR Slot Decoding::uhal_CHmcpIsAmrSlotDecodingParmGet] Unknown flagType %d
Line 3318: [AMR Slot Decoding::uhal_HmcpAmrSlotDecodingSetParams] pAmrSlotDecodingInfo->slotDecodingUpToSlotNumberTTI %d, slotDecodingUpToSlotNumber %d
Line 3372: [AMR Slot Decoding::uhal_HmcpAmrSlotDecodingSetParams] FrameSelection %d, slot_dec_info 0x%x, slot_dec_prev_frame_data_slot_en 0x%x, slot_dec_cur_frame_data_slot_en 0x%x, SlotDecNData 0x%x, end_slot %d
Line 3453: [AMR Slot Decoding::uhal_CHmcpIsSRBPwrAvailable] SRBDetection[0] %d, SRBDetection[1] %d, ConsecutiveSRBDetectionTrueCnt %d, ConsecutiveSRBDetectionFalseCnt %d, FQMSRBDetectionEnable %d 
Line 3616: [UHAL_test] rdm_out_size = N_tti[%d] is %d, delta_Nij = delta_n_max[%d] is %d, rdm[%d] is %d 
Line 3687: [UHAL_test] N_tti[%d] is %d, delta_Nij is %d, tmp_mul is %d 
Line 3691: [UHAL_test] rdmmax[%d] is %d, 8*rdmmax[] is %d, tmp_div is %d 
Line 3695: [UHAL_test] rdmdiff[%d] is %d, 1/2*eplus[%d] is %d, 1/2*eminus[%d] is %d 
Line 3788: [UHAL_test] fdint_out[%d] is %d, dN_tti is %d, q is %d, r is %d
Line 3800: [UHAL_test]  fdint_dtx_num[][0] is %d, fdint_dtx_num[][1] is %d, fdint_dtx_num[][2] is %d, fdint_dtx_num[][3] is %d
Line 3803: [UHAL_test]  fdint_dtx_num[][4] is %d, fdint_dtx_num[][5] is %d, fdint_dtx_num[][6] is %d, fdint_dtx_num[][7] is %d
Line 3850: [DEC obuf] cctrch_nr %d, dec_ibuf_vit[0] %d, rdm_out_off[0] %d
Line 3890: [DEC ibuf Viterbi] trch %d, rdm_out_off[%d] is %d
Line 3907: [DEC ibuf Turbo] cctrchNr %d,  trch %d, rdm_out_off[%d] is %d
Line 3931: [DEC obuf] cctrchNr %d, trch %d, tfi is %d, dec_out_buf[%d] is %d (64 bit)
Line 3941: [DEC obuf] cctrch_nr %d, rdm_out_off %d
Line 3968: uhal_HmcpDlCctrchWriteChDecoderPars - trch_nr %d, tb_number %d, tb_size %d, crc_size %d, code_unit %d, code_len %d, filler_bits %d
Line 4015: [RegWrite] TrCH%d - (filler_bits) : %x
Line 4056: uhal_HmcpDlCctrchWriteChDecoderPars - CRC length of trch_nr %d is %d. Set VIT_LIST_NUM_FIELD to 0.
Line 4169: [Turbo Debugging] cdbk_size is %d, map1_seg_num is %d,  win_size is %d,  tr_size is %d,  lambda1_size is %d 
Line 4185: [RegWrite] TrCH%d - (trbk_len) : %x
Line 4296: [RegWrite] TrCH%d - (delta_n_max %d,  rdmmax %d,  rd_in %d,  rd_out %d)
Line 4322: [RegWrite] TrCH%d - (e_plus, e_minus, rd_out_off) : %x, %x, %x
Line 4345: [RegWrite] TrCH %d - (e_plus, e_minus, rd_out_off) : %x, %x, %x
Line 4352: Wrong index of  index. index i will be larger than %d !
Line 4450: [IPC:IPC_CONSUMER_ACTION_ID_DSP_CMINFO_UPDATE_REQUEST] execution=%d
Line 4452: Next frame is GAP and send IPC(with tgl):	%d 
Line 4483: activeStackId %d TGNR Error!
Line 4512: activeStackId %d TGPosition Error!
Line 4529: tgNr=%d tgsn=%d tgl=%d cm_method=%d frameCompressionMode=%d
Line 4538: uhal_HmcpDlCctrchCalcCmPcdrs: cm_N_tr=%d dlFrameType=%d, ulDlCompressedMode=%d
Line 4564: cm_slot_format=%d n_data1=%d n_data2=%d n_tpc=%d n_tfci=%d n_pilot=%d
Line 4620: uhal_HmcpDlCctrchWriteCmPcdrs: dpch_data_gap=0x%x, n_tfci_slot_cm =%d
Line 4657: activeStackId %d synch_buf_ptr is %d
Line 4670: activeStackId %d uhal_HmcpDlCctrchWriteCmPcdrs	Array index out of bound %d 
Line 4710: activeStackId %d [Before Start ASCC] Abnormal operation has detected for ALT SCR CODE Change scheme
Line 4733: activeStackId %d uhal_HmcpDlCctrchWriteCmPcdrs: RL=%d sf=%d ovsf_code=%d current_cfn=%d
Line 4751: activeStackId %d Wrong phyChNr (%d). Compressed mode is possible in a dedicated mode when phyChNr is 0
Line 4801: U-HAL DL BTFD: Could not detect tfci value! Force tfci to 0!
Line 4846: [RegWrite] CcTrCH%d - (data1, data2, tfci, tpc, pl) : %x, %x, %x, %x, %x 
Line 4898: activeStackId %d Restore: RL%d - slotformat=%d sf=%d ovsf_code=%d
Line 4916: activeStackId %d [DBG ALT SCC] Come in by scramblingCodeChange %d, scramblingCodeChangeDone %d & StopAltScrCodeChange %d
Line 4953: activeStackId %d [DEBUG SIR DROP] Restore is not working correctly due to wrong PhychStr 0x%x
Line 5074: DLPC: targetSIR=%d(%d[dBx1000]), delta_i=%d(dBx1000), targetSIR in CM=%d[dB*1000], sir_offset=%d sir_target=%d
Line 5078: frameCompressionMode %d, tgNr %d, P1_coding %d, P2_coding %d, delta_i %d
Line 5115: SYNC10_0_HISR execution failure
Line 5121: SYNC10_0_HISR execution failure
Line 5147: SYNC10_1_HISR execution failure
Line 5154: SYNC10_1_HISR execution failure
Line 5181: SYNC10_2_HISR execution failure
Line 5188: SYNC10_2_HISR execution failure
Line 5213: SYNC10_3_HISR execution failure
Line 5219: SYNC10_3_HISR execution failure
Line 5244: SYNC10_14_HISR execution failure
Line 5251: SYNC10_14_HISR execution failure
Line 5276: SYNC10_15_HISR execution failure
Line 5282: SYNC10_15_HISR execution failure
Line 5308: DSDS_SYNC10_0_HISR execution failure
Line 5314: DSDS_SYNC10_0_HISR execution failure
Line 5338: DSDS_SYNC10_1_HISR execution failure
Line 5344: DSDS_SYNC10_1_HISR execution failure
Line 5368: DSDS_SYNC10_2_HISR execution failure
Line 5374: DSDS_SYNC10_2_HISR execution failure
Line 5399: WAKEUP_AFTER_SLOT_DECODING_HISR execution failure
Line 5405: WAKEUP_AFTER_SLOT_DECODING_HISR execution failure
Line 5416: activeStackId %d uhal_SetDchRfPauseReceived : %d
Line 5457: activeStackId %d sync10_0, cctrch 0, PCH / FACH / DCH / CBS 0
Line 5466: activeStackId %d, Warning !! Phych released but sync10_0 was triggered. rx_dpc_tg_en=%d, isDCHReleaseMsgRcvd=%d
Line 5497: activeStackId %d frame_boundary_toggle=%d, isBtfdInterruptEnabled=%d
Line 5521: activeStackId %d afc recover:  afc_recover_val=%d
Line 5570: activeStackId %d [Debugging] uhal_HmcpSync10_0_HISR isFdpchUsed CFN %d
Line 5579: activeStackId %d Set CFN: DOFF %d, HW SFN %d, HW CFN %d, New CFN %d
Line 5624: activeStackId %d Sync10 Int.   current_hw_cfn %d current_sw_cfn %d
Line 5646: activeStackId %d Check CFN-SFN:  HW SFN %d, HW CFN %d, SW SFN %d
Line 5665: activeStackId %d Sync10_0 HISR: current_hw_cfn %d current_sw_cfn %d
Line 5676: activeStackId %d [Debugging] uhal_HmcpSync10_0_HISR CFN upper %d
Line 5691: Set CFN: isDOFF %d, DOFF %d, HW SFN %d(chip_count %d), HW CFN %d, SW SFN %d, SW CFN %d
Line 5703: activeStackId %d [Debugging] uhal_HmcpSync10_0_HISR CFN lower %d
Line 5709: activeStackId %d CFN is mismatched: current_hw_cfn = %d rx_dpc_tm_cfn =%d
Line 5742: activeStackId %d sync10_0: Token scheduled for stop decoding currentSFN = %d currentRSN = %d
Line 5746: activeStackId %d sync10_0: cbsLevel2FrameCount = %d
Line 5804: DLA:  rlStr_active=0x%x, nRl_active=%d, rlStr_nbr=0x%x, nRl_nbr=%d, rlStr_total=0x%x, nRl_total=%d
Line 5809: DLA: nRl_total (%d) is over range: active RL(rlStr=%x0x, nRl=%d, rlStr_nbr=%x0x, nRl_nbr=%d
Line 5875: activeStackId %d sync10_1, cctrch 3, BCH
Line 5888: DLA:  rlStr_active=0x%x, nRl_total=%d, rlStr_total=0x%x
Line 5893: DLA: nRl_total (%d) is over range: active RL(rlStr=%x0x)
Line 5909: sync10_2
Line 5915: sync10_3 is called 
Line 5927: activeStackId %d sync10_14, cctrch 1, BG_PCH / CBS 1
Line 5955: activeStackId %d sync10_1: Token scheduled for stop decoding currentSFN = %d currentRSN = %d
Line 5959: activeStackId %d sync10_1: cbsLevel2FrameCount = %d
Line 5976: activeStackId %d sync10_15,  cctrch 2, CBS 2 
Line 5989: activeStackId %d dsds_sync10_0, cctrch 4, SUB_SIM PCH 
Line 5998: uhal_HmcpDsdsSync10_1_HISR is called 
Line 6005: activeStackId %d dsds_sync10_2, cctrch 5, SUB_SIM BCH 
Line 6116: uhal_HmcpDecoderParamSet: uhal_HmcpHpcm_GetUmtsModemStatus() is FALSE
Line 6126: Warning!!! cctrch_index is %d at uhal_HmcpDecoderParamSet
Line 6141: activeStackId %d Set static param at first sync10 = %d
Line 6259: sync10: Trch power: base_trch_num: %d,	trch_num: %d,  trch[0]: %d,  trch[1]: %d,  trch[2]: %d,  trch[3]: %d,  trch[4]: %d
Line 6264: sync10: Trch power: trch[9]: %d, trch[10]: %d, trch[11]: %d
Line 6325: uhal_HmcpDecoderParamSet: cctrch_nr %d,  frameIndex : %d 
Line 6349: uhal_HmcpDecoderParamSet: cctrch_nr %d,  frameIndex : %d 
Line 6356: uhal_HmcpDecoderParamSet: cctrch_nr %d,	frameIndex : %d 
Line 6362: uhal_HmcpDecoderParamSet: cctrch_nr %d,	frameIndex : %d 
Line 6419: activeStackId %d uhal_HmcpDecoderParamSet: In case of EUmtsDlCctrchType_Bch, proper parameters have already been configured in uhal_CHmcpDlCctrchEnable_request().
Line 6463: activeStackId %d uhal_HmcpDecoderParamSet: NULL synch_buf_ptr for SF by 2
Line 6517: activeStackId %d uhal_HmcpDecoderParamSet: NULL synch_buf_ptr for HLS
Line 6528: previous frame is compressed (HLS) : cm_N_tr=%d,  n_data1=%d,	n_data2=%d, n_data_frame_for_hls=%d 
Line 6536: previous frame is normal : n_data1=%d,  n_data2=%d,  n_tfci=%d
Line 6641: ******TFCI Error at Cfn %d SMC fwk %d: cctrch %d: TFCI Error =  %d: TFCI reset to %d, TFCI correlation energy : %d
Line 6670: CcTrCH Nr: %d, CcTrCH Type: %d, sw tfci: %d, hw tfci: %d, prev tfci: %d,  tfci_max %d,  tfci energy: %d
Line 6683: [UL1_TTI_COMBINING] tfci_tti_comb_en 0x%x, tfci_ibuf_init 0x%x, tfci_obuf_tti_cctrch0 %d, tfci_eng_tti_cctrch0 %d
Line 6709: BTFD sccpch CcTrCH Nr: %d, CcTrCH Type: %d, SW TFCI: %d, current_sfn: %d
Line 6869: activeStackId %d [AMR Slot Decoding::uhal_HmcpDecoderParamSet] frame_cnt %d, frame_idx %d, even_frame 
Line 6871: activeStackId %d [AMR Slot Decoding::uhal_HmcpDecoderParamSet] frame_cnt %d, frame_idx %d, odd_frame 
Line 6911: activeStackId %d [AMR Slot Decoding::uhal_HmcpDecoderParamSet] isAmrSlotDecodingEnabledGet %d, isAmrSlotDecodingEnabled %d, skip %d, frameIndex %d
Line 6955: [uhal_HmcpDecoderParamSet::SYNC10] SP_START[cctrch_index %d], btfd_on_field %d, b_format0 %d, b_format1 %d, b_format2 %d, b_format3 %d, n_tf %d
Line 6975: [uhal_HmcpDecoderParamSet::SYNC10] SP_START[cctrch_index %d], btfd_on_field %d, b_format0 %d, b_format1 %d, b_format2 %d, b_format3 %d, n_tf %d
Line 6979: activeStackId %d [uhal_HmcpDecoderParamSet::SYNC10] SP_START is skipped (frame_cnt = %d, cctrch_index %d)
Line 7023: activeStackId %d ******cctrch0 decoding is now getting started: pmBufRdSelValue %d, normailized data_pwr_acc_rd %d,  normailized pilot_pwr_acc_rd %d, tpc_pwr_acc_rd %d
Line 7028: activeStackId %d ******cctrch0 decoding is now getting started: symAccValue0_dch %d,  hwSfn0 %d,  cfn0 %d,  frameIndex0 %d,  frame count0 %d,  hwSfnMod8AndFramdIndexDiff0 %d
Line 7035: activeStackId %d ******cctrch0 decoding is now getting started: sccpchRMS %d,  symAccValue_sccpch %d,  hwSfn0 %d, frameIndex0 %d,  frame count0 %d,  hwSfnMod8AndFramdIndexDiff0 %d
Line 7040: activeStackId %d ******cctrch1 decoding is now getting started: symAccValue1=%d,  hwSfn1 %d,  hwSfn1 mod 8 %d,  frameIndex1 %d,  hwSfnMod8AndFramdIndexDiff1 %d,  frame count1 %d
Line 7044: activeStackId %d ******cctrch2 decoding is now getting started: symAccValue2=%d,  hwSfn2 %d,  frameIndex2 %d,  trch[7] %d, pmBufRdPhchAddress 0x%x, pmBufRdTrchAddress 0x%x
Line 7052: activeStackId %d ******cctrch4 decoding is now getting started: sccpchRMS %d,  symAccValue_sccpch %d,  hwSfn0 %d, frameIndex0 %d,  frame count0 %d,	hwSfnMod8AndFramdIndexDiff0 %d
Line 7056: ******cctrch5 decoding is now getting started: symAccValue5 %d, hwSfn5 %d, frameIndex5 %d, pccpchPwr %d, trch[12] %d, pmBufRdPhchAddress %d, pmBufRdTrchAddress %d
Line 7061: ******cctrch3 decoding is now getting started: symAccValue3=%d,  hwSfn3 %d,  frameIndex3 %d,  pccpchPwr %d, trch[8] %d, pmBufRdPhchAddress 0x%x, pmBufRdTrchAddress 0x%x
Line 7105: Trch power:	base_trch_num: %d,	trch_num: %d,  trch[0]: %d,  trch[1]: %d,  trch[2]: %d,  trch[3]: %d,  trch[4]: %d
Line 7110: sync10: Trch power: trch[9]: %d, trch[10]: %d, trch[11]: %d
Line 7119: uhal_HmcpDecoderParamSet: channel configuration has just begun, decoding will get started at next frame,  cctrch nr %d,  sfn %d,  cfn %d,  hwSfn mod 8 %d,  frame index %d,  hwSfnMod8AndFramdIndexDiff %d
Line 7202: activeStackId %d Waring !! BTFD status buffer values are the same.  Trch Number %d, TF %d, btfdRegValue[%d] is  0x%x, btfdRegValue[%d] is 0x%x
Line 7217: activeStackId %d SRB: Trch Number %d, TF is %d, TB number: %d, TB size: %d, crc of candidate tf: %d, 
Line 7218: activeStackId %d SRB: Zm: %d, maxPm: %d, ZeroPm: %d, minPm: %d, FQM: %d, listIdx: %d 
Line 7222: activeStackId %d AMR: Trch Number %d, TF is %d, TB number: %d, TB size: %d, crc of candidate tf: %d, 
Line 7223: activeStackId %d AMR: Zm: %d, maxPm: %d, ZeroPm: %d, minPm: %d, FQM: %d, listIdx: %d 
Line 7257: activeStackId %d Warning !!: all the Zm's are less than or equal to 0.  max Zm is %d and good crc, forcely assign TFI %d
Line 7262: Best TF index : %d (good crcs : %d) : Zm : %d,  maxPm : %d,   zeroPm : %d,  minPm : %d
Line 7270: BTFD (No good crcs) : TF %d,  Zm: %d,  maxPm: %d,  minPm: %d,  zeroPm: %d
Line 7293: [AMR Slot Decoding::uhal_HmcpBtfdDoneHISR] numOfConsecutiveGoodCrcsForAmr %d,  pAmrSlotDecodingInfo->bestTfIdxCmp %d, bestTfIdx %d
Line 7321: [AMR Slot Decoding::uhal_HmcpBtfdDoneHISR] numOfConsecutiveGoodCrcsForAmr %d, dynamic_pars.sumOfCrcBtfd[guidingTrchNo] %d, slotDecodingUpToSlotNumberTTI %d, isCrcGoodForAmr %d
Line 7373: [AMR Slot Decoding::uhal_HmcpBtfdDoneHISR] check other explictily detectable channel trch[%d], btfd_ch_type 0x%x, SlotDecMode 0x%x
Line 7403: [AMR Slot Decoding::uhal_HmcpBtfdDoneHISR] guidingTrchNo %d, static_pars.guiding_trch_nr %d slot_dec_mode_guiding_trch_nr %d
Line 7429: [3GF SLP] uhal_HmcpEntireDecoderBlockReset (SP_CS_SW_RESET, SP_CCH_3G_SW_RESET)
Line 7446: activeStackId %d Clear DCH flag
Line 7700: CM reset buf CFN=%d num=%d synchro buf set to false
Line 7716: CheckIsAllBadOnBch : received_trbks=  %d good_crc = %d	bad_crc = %d trch_nr = %d
Line 7746: [AMR Slot Decoding::uhal_HmcpSrbDetectionWithPowerCalc] SrbTrchNo %d, isAmrSlotModeOn %d, isCrcGoodForAmr %d, slotDecodingUpToSlotNumberTTI %d 
Line 7755: activeStackId %d [AMR Slot Decoding::uhal_HmcpSrbDetectionWithPowerCalc] Warning !!! SrbTrchNo 0x%x
Line 7782: activeStackId %d [AMR Slot Decoding::uhal_HmcpSrbDetectionWithPowerCalc] num_of_accumulated_slot %d, PILOT_PWR_ACC_RD %d, DPCH_PILOT_SYM %d, COMB_EFF_VAL_DATA %d, P_pilot %d
Line 7821: [AMR Slot Decoding::uhal_HmcpSrbDetectionWithPowerCalc] accumulated_SRB_power %d, PM_BUF_RD_DATA %d, PM_BUF_RD_DATA_temp %d
Line 7841: activeStackId %d [AMR Slot Decoding::uhal_HmcpSrbDetectionWithPowerCalc] P_srb %d, P_srb_temp %d
Line 7856: activeStackId %d [AMR Slot Decoding::uhal_HmcpSrbDetectionWithPowerCalc] isCrcGoodForAmr %d, slotDecodingUpToSlotNumberTTI %d, NoAvailableSRBPower 
Line 7864: [AMR Slot Decoding::uhal_HmcpSrbDetectionWithPowerCalc] SrbTrchNo %d, BUF_ADDR %d, PM_BUF_RD_ADDR %d, PM_BUF_RD_DATA %d, RDM_IN %d, P_srb %d, isSRB %d
Line 7896: activeStackId %d [AMR Slot Decoding::uhal_HmcpSrbDetectionWithPowerCalc] FQM, APM BUF_ADDR %d
Line 7945: [AMR Slot Decoding::uhal_HmcpSrbDetectionWithPowerCalc] FQM2 %d, APM2 %d, FQM_PM_BUF_RD_ADDR2 %d, APM_PM_BUF_RD_ADDR2 %d, APM_reg2 %d, SrbTrchNo %d 
Line 7966: [AMR Slot Decoding::uhal_HmcpSrbDetectionWithPowerCalc] isAmrSlotModeOn %d, FQM %d, threshold %d (P_pilot %d), APM %d, isSRB %d 
Line 7969: [AMR Slot Decoding::uhal_HmcpSrbDetectionWithPowerCalc] FQM %d, APM %d, FQM_PM_BUF_RD_ADDR %d, APM_PM_BUF_RD_ADDR %d, APM_reg %d, Final_isSRB %d
Line 8030: [AMR Slot Decoding::uhal_HmcpChConditionDetection] fa0ant0_rssi %d, ecIo %d, RSSI_IND %d, EcIo_IND %d, isWeakSignal %d
Line 8056: DifModeSetDone 
Line 8110: [AMR Slot Decoding::uhal_HmcpAmrSlotDecoding_RfOn] voice_reduction 0x%x, numOfWakeupAfterSlotDecodingInterrupt %d, fn_frz_frc 0x%x
Line 8256: isSingleFormatDetectionWithMoreThanOneTrch = %d
Line 8285: Wrong code type for RDM mode
Line 8321: [AMRSlotDecodingReg] fet_mode 0x%x, slot_dec_mode 0x%x, init_dec_ibuf 0x%x, vit_list_num[0] %d, vit_list_num[1] %d
Line 8333: [AMRSlotDecodingReg] prev_frame_en0 0x%x, prev_frame_start_slot %d, prev_frame_end_slot %d, cur_frame_en0 0x%x, cur_frame_start_slot %d, cur_frame_end_slot %d
Line 8342: [AMRSlotDecodingReg] prev_frame_data_slot_en0 0x%x, cur_frame_data_slot_en0 0x%x, n_data0 0x%x, prev_frame_n_data0 0x%x, cur_frame_n_data0 0x%x
Line 8367: [3GF SLP STATUS] cs_apbclk %d
Line 8387: [3GF SLP STATUS] sp_cs_dec_status 0x%x, sp_cs_lvd_status 0x%x, sp_cs_td_status 0x%x, sp_cs_status_rdm_ctrl 0x%x, sp_cs_status_rdm_dec_ctrl 0x%x, TB_ARBITER_CLK 0x%x, TURBO_CLK_SEL0,1 0x%x
Line 8402: [3GF SLP STATUS] cs_apbclk %d, pscch3g_apbclk %d, pscch4g_apbclk %d
Line 8432: [3GF SLP STATUS] sp_cs_status_tfci_dec_ctrl 0x%x, sp_cch_3g_dec_status 0x%x, sp_ccg_3g_lvd_status 0x%x, lvd_status_mon 0x%x
Line 8435: [3GF SLP STATUS] infra_RearClk 0x%x, infra_MbusClk 0x%x, infra_RearClk 0x%x, infra_rear_modem_sel 0x%x, infra_mbus_modem_sel 0x%x
Line 8481: uhal_HmcpTfciCombiningSet: current_cfn %d, min_tti %d
Line 8554: activeStackId = %d, remainingFrames = %d, current_Cfn = %d, srbTTI = %d, srbTfci = 0x%x, swTfci = %d
Line 8583: uhal_HmcpLvdClockSel: LVD_CLK_SEL %d (ChipName 0x%x, 1, 245.76 MHz)
Line 8587: uhal_HmcpLvdClockSel: LVD_CLK_SEL %d (ChipName 0x%x, 0, 491.52 MHz)
Line 8591: uhal_HmcpLvdClockSel: Error!Unknown chipset.
Line 8612: print_symproc_reg: trch_num 0x%x, start_trch_idx 0x%x, tti 0x%x, rdm_mode 0x%x, dec_ibuf_off[0] 0x%x, dec_ibuf_off[1] 0x%x, obuf_offset[0] 0x%x
Line 8950: uhal_set_cfn_afterresume: refRl %d, frameOffset %d hwSlot %d offset %d updated_cfn %d, PauseReceived %d
Line 8978: activeStackId %d Adjust UL CFN with DL CFN:  DL_CFN=%d, nextUlCfn=%d
