{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 17 16:45:43 2014 " "Info: Processing started: Sun Aug 17 16:45:43 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoHW -c ProjetoHW --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoHW -c ProjetoHW --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/cpu.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorpc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registradorpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistradorPC-behavioral_arch " "Info: Found design unit 1: RegistradorPC-behavioral_arch" {  } { { "RegistradorPC.vhd" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/RegistradorPC.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegistradorPC " "Info: Found entity 1: RegistradorPC" {  } { { "RegistradorPC.vhd" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/RegistradorPC.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2bits_iord.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_2bits_iord.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2Bits_Iord " "Info: Found entity 1: Mux_2Bits_Iord" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_Iord.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2bits_regdst.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_2bits_regdst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2Bits_RegDST " "Info: Found entity 1: Mux_2Bits_RegDST" {  } { { "Mux_2Bits_RegDST.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_RegDST.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradora.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registradora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistradorA-behavioral_arch " "Info: Found design unit 1: RegistradorA-behavioral_arch" {  } { { "RegistradorA.vhd" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/RegistradorA.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegistradorA " "Info: Found entity 1: RegistradorA" {  } { { "RegistradorA.vhd" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/RegistradorA.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registradorb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistradorB-behavioral_arch " "Info: Found design unit 1: RegistradorB-behavioral_arch" {  } { { "RegistradorB.vhd" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/RegistradorB.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegistradorB " "Info: Found entity 1: RegistradorB" {  } { { "RegistradorB.vhd" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/RegistradorB.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1bits_alusrca.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_1bits_alusrca.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_1Bits_ALUsrcA " "Info: Found entity 1: Mux_1Bits_ALUsrcA" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor_16to32.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file extensor_16to32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extensor_16to32 " "Info: Found entity 1: Extensor_16to32" {  } { { "Extensor_16to32.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Extensor_16to32.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left2.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file shift_left2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Left2 " "Info: Found entity 1: Shift_Left2" {  } { { "Shift_Left2.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shift_Left2.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2bits_alusrcb.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_2bits_alusrcb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2Bits_ALUsrcB " "Info: Found entity 1: Mux_2Bits_ALUsrcB" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file alucontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alucontrol " "Info: Found entity 1: alucontrol" {  } { { "alucontrol.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/alucontrol.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left2_26to28.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file shift_left2_26to28.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Left2_26to28 " "Info: Found entity 1: Shift_Left2_26to28" {  } { { "Shift_Left2_26to28.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shift_Left2_26to28.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradoralu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registradoralu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistradorALU-behavioral_arch " "Info: Found design unit 1: RegistradorALU-behavioral_arch" {  } { { "RegistradorALU.vhd" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/RegistradorALU.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegistradorALU " "Info: Found entity 1: RegistradorALU" {  } { { "RegistradorALU.vhd" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/RegistradorALU.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3bits_pcsource.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_3bits_pcsource.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_3Bits_PCSource " "Info: Found entity 1: Mux_3Bits_PCSource" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_PCSource.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorepc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registradorepc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistradorEPC-behavioral_arch " "Info: Found design unit 1: RegistradorEPC-behavioral_arch" {  } { { "RegistradorEPC.vhd" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/RegistradorEPC.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegistradorEPC " "Info: Found entity 1: RegistradorEPC" {  } { { "RegistradorEPC.vhd" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/RegistradorEPC.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradormdr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registradormdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistradorMDR-behavioral_arch " "Info: Found design unit 1: RegistradorMDR-behavioral_arch" {  } { { "RegistradorMDR.vhd" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/RegistradorMDR.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegistradorMDR " "Info: Found entity 1: RegistradorMDR" {  } { { "RegistradorMDR.vhd" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/RegistradorMDR.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor_lui_16to32.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file extensor_lui_16to32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extensor_LUI_16to32 " "Info: Found entity 1: Extensor_LUI_16to32" {  } { { "Extensor_LUI_16to32.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Extensor_LUI_16to32.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftbox.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftbox.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shiftbox " "Info: Found entity 1: Shiftbox" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3bits_memtoreg.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_3bits_memtoreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_3Bits_Memtoreg " "Info: Found entity 1: Mux_3Bits_Memtoreg" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_Memtoreg.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extendepc.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file extendepc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExtendEPC " "Info: Found entity 1: ExtendEPC" {  } { { "ExtendEPC.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ExtendEPC.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadbox.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file loadbox.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LoadBox " "Info: Found entity 1: LoadBox" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/LoadBox.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storebox.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file storebox.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StoreBox " "Info: Found entity 1: StoreBox" {  } { { "StoreBox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/StoreBox.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1bits_datasrc.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_1bits_datasrc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_1Bits_datasrc " "Info: Found entity 1: Mux_1Bits_datasrc" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_datasrc.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetohw.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file projetohw.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoHW " "Info: Found entity 1: ProjetoHW" {  } { { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ProjetoHW.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProjetoHW " "Info: Elaborating entity \"ProjetoHW\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:inst " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:inst\"" {  } { { "ProjetoHW.bdf" "inst" { Schematic "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ProjetoHW.bdf" { { -480 1040 1256 -64 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cpu.sv(170) " "Info (10264): Verilog HDL Case Statement information at cpu.sv(170): all case item expressions in this case statement are onehot" {  } { { "cpu.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/cpu.sv" 170 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:inst4 " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:inst4\"" {  } { { "ProjetoHW.bdf" "inst4" { Schematic "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ProjetoHW.bdf" { { 512 696 896 640 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:inst3 " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:inst3\"" {  } { { "ProjetoHW.bdf" "inst3" { Schematic "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ProjetoHW.bdf" { { 560 416 608 688 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:inst3\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:inst3\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "MEM" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:inst3\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:inst3\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:inst3\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:inst3\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memoria.vhd" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:inst3\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:inst3\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Memoria.vhd" 144 0 0 } } { "ProjetoHW.bdf" "" { Schematic "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ProjetoHW.bdf" { { 560 416 608 688 "inst3" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:inst3\|LPM_RAM_DQ:MEM\|altram:sram Memoria:inst3\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:inst3\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:inst3\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:inst3\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:inst3\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:inst3\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:inst3\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:inst3\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:inst3\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Memoria.vhd" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2a1 " "Info: Found entity 1: altsyncram_g2a1" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/db/altsyncram_g2a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2a1 Memoria:inst3\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated " "Info: Elaborating entity \"altsyncram_g2a1\" for hierarchy \"Memoria:inst3\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2Bits_Iord Mux_2Bits_Iord:inst2 " "Info: Elaborating entity \"Mux_2Bits_Iord\" for hierarchy \"Mux_2Bits_Iord:inst2\"" {  } { { "ProjetoHW.bdf" "inst2" { Schematic "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ProjetoHW.bdf" { { 560 136 312 656 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida Mux_2Bits_Iord.sv(4) " "Warning (10240): Verilog HDL Always Construct warning at Mux_2Bits_Iord.sv(4): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_Iord.sv" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[0\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[1\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[2\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[3\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[4\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[5\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[6\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[7\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[8\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[9\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[10\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[11\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[12\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[13\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[14\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[15\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[16\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[17\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[18\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[19\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[20\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[21\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[22\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[23\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[24\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[25\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[26\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[27\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[28\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[29\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[30\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] Mux_2Bits_Iord.sv(6) " "Info (10041): Inferred latch for \"saida\[31\]\" at Mux_2Bits_Iord.sv(6)" {  } { { "Mux_2Bits_Iord.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_Iord.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorALU RegistradorALU:inst22 " "Info: Elaborating entity \"RegistradorALU\" for hierarchy \"RegistradorALU:inst22\"" {  } { { "ProjetoHW.bdf" "inst22" { Schematic "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ProjetoHW.bdf" { { 392 2768 2952 520 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:inst20 " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:inst20\"" {  } { { "ProjetoHW.bdf" "inst20" { Schematic "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ProjetoHW.bdf" { { 440 2472 2632 600 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_1Bits_ALUsrcA Mux_1Bits_ALUsrcA:inst16 " "Info: Elaborating entity \"Mux_1Bits_ALUsrcA\" for hierarchy \"Mux_1Bits_ALUsrcA:inst16\"" {  } { { "ProjetoHW.bdf" "inst16" { Schematic "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ProjetoHW.bdf" { { 400 2104 2288 496 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida Mux_1Bits_ALUsrcA.sv(4) " "Warning (10240): Verilog HDL Always Construct warning at Mux_1Bits_ALUsrcA.sv(4): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[0\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[1\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[2\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[3\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[4\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[5\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[6\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[7\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[8\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[9\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[10\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[11\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[12\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[13\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[14\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[15\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[16\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[17\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[18\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[19\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[20\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[21\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[22\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[23\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[24\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[25\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[26\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[27\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[28\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[29\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[30\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] Mux_1Bits_ALUsrcA.sv(6) " "Info (10041): Inferred latch for \"saida\[31\]\" at Mux_1Bits_ALUsrcA.sv(6)" {  } { { "Mux_1Bits_ALUsrcA.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_ALUsrcA.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorPC RegistradorPC:inst1 " "Info: Elaborating entity \"RegistradorPC\" for hierarchy \"RegistradorPC:inst1\"" {  } { { "ProjetoHW.bdf" "inst1" { Schematic "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ProjetoHW.bdf" { { 560 -136 48 688 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_3Bits_PCSource Mux_3Bits_PCSource:inst5 " "Info: Elaborating entity \"Mux_3Bits_PCSource\" for hierarchy \"Mux_3Bits_PCSource:inst5\"" {  } { { "ProjetoHW.bdf" "inst5" { Schematic "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ProjetoHW.bdf" { { 272 3464 3680 432 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida Mux_3Bits_PCSource.sv(4) " "Warning (10240): Verilog HDL Always Construct warning at Mux_3Bits_PCSource.sv(4): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_PCSource.sv" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[0\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[1\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[2\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[3\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[4\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[5\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[6\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[7\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[8\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[9\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[10\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[11\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[12\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[13\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[14\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[15\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[16\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[17\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[18\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[19\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[20\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[21\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[22\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[23\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[24\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[25\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[26\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[27\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[28\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[29\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[30\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] Mux_3Bits_PCSource.sv(6) " "Info (10041): Inferred latch for \"saida\[31\]\" at Mux_3Bits_PCSource.sv(6)" {  } { { "Mux_3Bits_PCSource.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_PCSource.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorEPC RegistradorEPC:inst6 " "Info: Elaborating entity \"RegistradorEPC\" for hierarchy \"RegistradorEPC:inst6\"" {  } { { "ProjetoHW.bdf" "inst6" { Schematic "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ProjetoHW.bdf" { { 416 3200 3384 544 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Left2_26to28 Shift_Left2_26to28:inst33 " "Info: Elaborating entity \"Shift_Left2_26to28\" for hierarchy \"Shift_Left2_26to28:inst33\"" {  } { { "ProjetoHW.bdf" "inst33" { Schematic "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ProjetoHW.bdf" { { 216 2872 3056 312 "inst33" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtendEPC ExtendEPC:inst10 " "Info: Elaborating entity \"ExtendEPC\" for hierarchy \"ExtendEPC:inst10\"" {  } { { "ProjetoHW.bdf" "inst10" { Schematic "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ProjetoHW.bdf" { { 1040 624 800 1136 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorMDR RegistradorMDR:inst7 " "Info: Elaborating entity \"RegistradorMDR\" for hierarchy \"RegistradorMDR:inst7\"" {  } { { "ProjetoHW.bdf" "inst7" { Schematic "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ProjetoHW.bdf" { { 736 608 792 864 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorA RegistradorA:inst14 " "Info: Elaborating entity \"RegistradorA\" for hierarchy \"RegistradorA:inst14\"" {  } { { "ProjetoHW.bdf" "inst14" { Schematic "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ProjetoHW.bdf" { { 416 1816 2000 544 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:inst12 " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:inst12\"" {  } { { "ProjetoHW.bdf" "inst12" { Schematic "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ProjetoHW.bdf" { { 464 1464 1688 624 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_3Bits_Memtoreg Mux_3Bits_Memtoreg:inst24 " "Info: Elaborating entity \"Mux_3Bits_Memtoreg\" for hierarchy \"Mux_3Bits_Memtoreg:inst24\"" {  } { { "ProjetoHW.bdf" "inst24" { Schematic "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ProjetoHW.bdf" { { 872 1272 1456 1064 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida Mux_3Bits_Memtoreg.sv(5) " "Warning (10240): Verilog HDL Always Construct warning at Mux_3Bits_Memtoreg.sv(5): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_Memtoreg.sv" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[0\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[1\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[2\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[3\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[4\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[5\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[6\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[7\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[8\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[9\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[10\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[11\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[12\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[13\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[14\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[15\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[16\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[17\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[18\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[19\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[20\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[21\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[22\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[23\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[24\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[25\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[26\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[27\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[28\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[29\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[30\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] Mux_3Bits_Memtoreg.sv(7) " "Info (10041): Inferred latch for \"saida\[31\]\" at Mux_3Bits_Memtoreg.sv(7)" {  } { { "Mux_3Bits_Memtoreg.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_3Bits_Memtoreg.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorB RegistradorB:inst15 " "Info: Elaborating entity \"RegistradorB\" for hierarchy \"RegistradorB:inst15\"" {  } { { "ProjetoHW.bdf" "inst15" { Schematic "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ProjetoHW.bdf" { { 552 1816 2000 680 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoadBox LoadBox:inst8 " "Info: Elaborating entity \"LoadBox\" for hierarchy \"LoadBox:inst8\"" {  } { { "ProjetoHW.bdf" "inst8" { Schematic "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ProjetoHW.bdf" { { 912 616 792 1008 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida LoadBox.sv(4) " "Warning (10240): Verilog HDL Always Construct warning at LoadBox.sv(4): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[0\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[1\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[2\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[3\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[4\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[5\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[6\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[7\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[8\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[9\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[10\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[11\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[12\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[13\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[14\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[15\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[16\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[17\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[18\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[19\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[20\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[21\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[22\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[23\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[24\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[25\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[26\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[27\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[28\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[29\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[30\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] LoadBox.sv(4) " "Info (10041): Inferred latch for \"saida\[31\]\" at LoadBox.sv(4)" {  } { { "LoadBox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/LoadBox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shiftbox Shiftbox:inst23 " "Info: Elaborating entity \"Shiftbox\" for hierarchy \"Shiftbox:inst23\"" {  } { { "ProjetoHW.bdf" "inst23" { Schematic "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ProjetoHW.bdf" { { 856 2312 2496 984 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida Shiftbox.sv(4) " "Warning (10240): Verilog HDL Always Construct warning at Shiftbox.sv(4): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[0\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[1\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[2\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[3\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[4\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[5\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[6\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[7\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[8\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[9\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[10\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[11\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[12\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[13\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[14\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[15\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[16\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[17\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[18\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[19\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[20\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[21\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[22\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[23\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[24\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[25\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[26\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[27\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[28\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[29\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[30\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] Shiftbox.sv(4) " "Info (10041): Inferred latch for \"saida\[31\]\" at Shiftbox.sv(4)" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor_LUI_16to32 Extensor_LUI_16to32:inst11 " "Info: Elaborating entity \"Extensor_LUI_16to32\" for hierarchy \"Extensor_LUI_16to32:inst11\"" {  } { { "ProjetoHW.bdf" "inst11" { Schematic "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ProjetoHW.bdf" { { 904 1672 1872 1000 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2Bits_RegDST Mux_2Bits_RegDST:inst13 " "Info: Elaborating entity \"Mux_2Bits_RegDST\" for hierarchy \"Mux_2Bits_RegDST:inst13\"" {  } { { "ProjetoHW.bdf" "inst13" { Schematic "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ProjetoHW.bdf" { { 568 1216 1392 664 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida Mux_2Bits_RegDST.sv(4) " "Warning (10240): Verilog HDL Always Construct warning at Mux_2Bits_RegDST.sv(4): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux_2Bits_RegDST.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_RegDST.sv" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] Mux_2Bits_RegDST.sv(6) " "Info (10041): Inferred latch for \"saida\[0\]\" at Mux_2Bits_RegDST.sv(6)" {  } { { "Mux_2Bits_RegDST.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_RegDST.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] Mux_2Bits_RegDST.sv(6) " "Info (10041): Inferred latch for \"saida\[1\]\" at Mux_2Bits_RegDST.sv(6)" {  } { { "Mux_2Bits_RegDST.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_RegDST.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] Mux_2Bits_RegDST.sv(6) " "Info (10041): Inferred latch for \"saida\[2\]\" at Mux_2Bits_RegDST.sv(6)" {  } { { "Mux_2Bits_RegDST.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_RegDST.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] Mux_2Bits_RegDST.sv(6) " "Info (10041): Inferred latch for \"saida\[3\]\" at Mux_2Bits_RegDST.sv(6)" {  } { { "Mux_2Bits_RegDST.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_RegDST.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] Mux_2Bits_RegDST.sv(6) " "Info (10041): Inferred latch for \"saida\[4\]\" at Mux_2Bits_RegDST.sv(6)" {  } { { "Mux_2Bits_RegDST.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_RegDST.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2Bits_ALUsrcB Mux_2Bits_ALUsrcB:inst17 " "Info: Elaborating entity \"Mux_2Bits_ALUsrcB\" for hierarchy \"Mux_2Bits_ALUsrcB:inst17\"" {  } { { "ProjetoHW.bdf" "inst17" { Schematic "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ProjetoHW.bdf" { { 552 2104 2288 680 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida Mux_2Bits_ALUsrcB.sv(4) " "Warning (10240): Verilog HDL Always Construct warning at Mux_2Bits_ALUsrcB.sv(4): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[0\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[1\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[2\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[3\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[4\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[5\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[6\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[7\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[8\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[9\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[10\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[11\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[12\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[13\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[14\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[15\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[16\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[17\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[18\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[19\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[20\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[21\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[22\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[23\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[24\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[25\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[26\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[27\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[28\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[29\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[30\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] Mux_2Bits_ALUsrcB.sv(6) " "Info (10041): Inferred latch for \"saida\[31\]\" at Mux_2Bits_ALUsrcB.sv(6)" {  } { { "Mux_2Bits_ALUsrcB.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_2Bits_ALUsrcB.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor_16to32 Extensor_16to32:inst18 " "Info: Elaborating entity \"Extensor_16to32\" for hierarchy \"Extensor_16to32:inst18\"" {  } { { "ProjetoHW.bdf" "inst18" { Schematic "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ProjetoHW.bdf" { { 728 1472 1672 824 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Left2 Shift_Left2:inst19 " "Info: Elaborating entity \"Shift_Left2\" for hierarchy \"Shift_Left2:inst19\"" {  } { { "ProjetoHW.bdf" "inst19" { Schematic "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ProjetoHW.bdf" { { 728 1784 1968 824 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alucontrol alucontrol:inst21 " "Info: Elaborating entity \"alucontrol\" for hierarchy \"alucontrol:inst21\"" {  } { { "ProjetoHW.bdf" "inst21" { Schematic "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ProjetoHW.bdf" { { 688 2336 2480 784 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opalu alucontrol.sv(5) " "Warning (10235): Verilog HDL Always Construct warning at alucontrol.sv(5): variable \"opalu\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alucontrol.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/alucontrol.sv" 5 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opalu alucontrol.sv(8) " "Warning (10235): Verilog HDL Always Construct warning at alucontrol.sv(8): variable \"opalu\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alucontrol.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/alucontrol.sv" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op alucontrol.sv(3) " "Warning (10240): Verilog HDL Always Construct warning at alucontrol.sv(3): inferring latch(es) for variable \"op\", which holds its previous value in one or more paths through the always construct" {  } { { "alucontrol.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/alucontrol.sv" 3 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[0\] alucontrol.sv(8) " "Info (10041): Inferred latch for \"op\[0\]\" at alucontrol.sv(8)" {  } { { "alucontrol.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/alucontrol.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[1\] alucontrol.sv(8) " "Info (10041): Inferred latch for \"op\[1\]\" at alucontrol.sv(8)" {  } { { "alucontrol.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/alucontrol.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[2\] alucontrol.sv(8) " "Info (10041): Inferred latch for \"op\[2\]\" at alucontrol.sv(8)" {  } { { "alucontrol.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/alucontrol.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_1Bits_datasrc Mux_1Bits_datasrc:inst26 " "Info: Elaborating entity \"Mux_1Bits_datasrc\" for hierarchy \"Mux_1Bits_datasrc:inst26\"" {  } { { "ProjetoHW.bdf" "inst26" { Schematic "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ProjetoHW.bdf" { { 696 192 376 792 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida Mux_1Bits_datasrc.sv(4) " "Warning (10240): Verilog HDL Always Construct warning at Mux_1Bits_datasrc.sv(4): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_datasrc.sv" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[0\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[1\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[2\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[3\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[4\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[5\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[6\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[7\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[8\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[9\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[10\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[11\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[12\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[13\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[14\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[15\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[16\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[17\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[18\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[19\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[20\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[21\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[22\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[23\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[24\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[25\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[26\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[27\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[28\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[29\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[30\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] Mux_1Bits_datasrc.sv(6) " "Info (10041): Inferred latch for \"saida\[31\]\" at Mux_1Bits_datasrc.sv(6)" {  } { { "Mux_1Bits_datasrc.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Mux_1Bits_datasrc.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StoreBox StoreBox:inst9 " "Info: Elaborating entity \"StoreBox\" for hierarchy \"StoreBox:inst9\"" {  } { { "ProjetoHW.bdf" "inst9" { Schematic "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ProjetoHW.bdf" { { 864 208 392 960 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida StoreBox.sv(4) " "Warning (10240): Verilog HDL Always Construct warning at StoreBox.sv(4): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "StoreBox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/StoreBox.sv" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[0\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[0\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[1\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[1\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[2\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[2\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[3\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[3\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[4\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[4\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[5\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[5\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[6\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[6\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[7\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[7\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[8\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[8\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[9\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[9\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[10\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[10\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[11\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[11\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[12\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[12\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[13\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[13\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[14\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[14\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[15\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[15\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[16\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[16\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[17\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[17\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[18\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[18\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[19\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[19\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[20\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[20\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[21\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[21\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[22\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[22\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[23\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[23\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[24\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[24\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[25\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[25\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[26\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[26\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[27\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[27\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[28\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[28\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[29\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[29\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[30\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[30\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shiftbox:inst23\|saida\[31\] " "Warning: LATCH primitive \"Shiftbox:inst23\|saida\[31\]\" is permanently enabled" {  } { { "Shiftbox.sv" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 4 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1218 " "Info: Inferred 1218 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux0\"" {  } { { "Banco_reg.vhd" "Mux0" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1\"" {  } { { "Banco_reg.vhd" "Mux1" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux2\"" {  } { { "Banco_reg.vhd" "Mux2" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux3\"" {  } { { "Banco_reg.vhd" "Mux3" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux4\"" {  } { { "Banco_reg.vhd" "Mux4" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux5\"" {  } { { "Banco_reg.vhd" "Mux5" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux6\"" {  } { { "Banco_reg.vhd" "Mux6" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux7\"" {  } { { "Banco_reg.vhd" "Mux7" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux8\"" {  } { { "Banco_reg.vhd" "Mux8" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux9\"" {  } { { "Banco_reg.vhd" "Mux9" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux10\"" {  } { { "Banco_reg.vhd" "Mux10" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux11\"" {  } { { "Banco_reg.vhd" "Mux11" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux12\"" {  } { { "Banco_reg.vhd" "Mux12" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux13\"" {  } { { "Banco_reg.vhd" "Mux13" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux14\"" {  } { { "Banco_reg.vhd" "Mux14" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux15\"" {  } { { "Banco_reg.vhd" "Mux15" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux16\"" {  } { { "Banco_reg.vhd" "Mux16" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux17\"" {  } { { "Banco_reg.vhd" "Mux17" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux18\"" {  } { { "Banco_reg.vhd" "Mux18" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux19\"" {  } { { "Banco_reg.vhd" "Mux19" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux20\"" {  } { { "Banco_reg.vhd" "Mux20" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux21\"" {  } { { "Banco_reg.vhd" "Mux21" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux22\"" {  } { { "Banco_reg.vhd" "Mux22" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux23\"" {  } { { "Banco_reg.vhd" "Mux23" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux24\"" {  } { { "Banco_reg.vhd" "Mux24" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux25\"" {  } { { "Banco_reg.vhd" "Mux25" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux26\"" {  } { { "Banco_reg.vhd" "Mux26" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux27\"" {  } { { "Banco_reg.vhd" "Mux27" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux28\"" {  } { { "Banco_reg.vhd" "Mux28" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux29\"" {  } { { "Banco_reg.vhd" "Mux29" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux30\"" {  } { { "Banco_reg.vhd" "Mux30" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux31\"" {  } { { "Banco_reg.vhd" "Mux31" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux32 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux32\"" {  } { { "Banco_reg.vhd" "Mux32" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux33 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux33\"" {  } { { "Banco_reg.vhd" "Mux33" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux34 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux34\"" {  } { { "Banco_reg.vhd" "Mux34" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux35 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux35\"" {  } { { "Banco_reg.vhd" "Mux35" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux36 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux36\"" {  } { { "Banco_reg.vhd" "Mux36" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux37 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux37\"" {  } { { "Banco_reg.vhd" "Mux37" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux38 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux38\"" {  } { { "Banco_reg.vhd" "Mux38" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux39 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux39\"" {  } { { "Banco_reg.vhd" "Mux39" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux40 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux40\"" {  } { { "Banco_reg.vhd" "Mux40" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux41 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux41\"" {  } { { "Banco_reg.vhd" "Mux41" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux42 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux42\"" {  } { { "Banco_reg.vhd" "Mux42" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux43 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux43\"" {  } { { "Banco_reg.vhd" "Mux43" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux44 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux44\"" {  } { { "Banco_reg.vhd" "Mux44" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux45 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux45\"" {  } { { "Banco_reg.vhd" "Mux45" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux46 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux46\"" {  } { { "Banco_reg.vhd" "Mux46" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux47 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux47\"" {  } { { "Banco_reg.vhd" "Mux47" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux48 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux48\"" {  } { { "Banco_reg.vhd" "Mux48" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux49 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux49\"" {  } { { "Banco_reg.vhd" "Mux49" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux50 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux50\"" {  } { { "Banco_reg.vhd" "Mux50" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux51 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux51\"" {  } { { "Banco_reg.vhd" "Mux51" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux52 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux52\"" {  } { { "Banco_reg.vhd" "Mux52" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux53 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux53\"" {  } { { "Banco_reg.vhd" "Mux53" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux54 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux54\"" {  } { { "Banco_reg.vhd" "Mux54" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux55 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux55\"" {  } { { "Banco_reg.vhd" "Mux55" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux56 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux56\"" {  } { { "Banco_reg.vhd" "Mux56" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux57 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux57\"" {  } { { "Banco_reg.vhd" "Mux57" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux58 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux58\"" {  } { { "Banco_reg.vhd" "Mux58" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux59 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux59\"" {  } { { "Banco_reg.vhd" "Mux59" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux60 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux60\"" {  } { { "Banco_reg.vhd" "Mux60" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux61 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux61\"" {  } { { "Banco_reg.vhd" "Mux61" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux62 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux62\"" {  } { { "Banco_reg.vhd" "Mux62" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux63 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux63\"" {  } { { "Banco_reg.vhd" "Mux63" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux64 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux64\"" {  } { { "Banco_reg.vhd" "Mux64" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux65 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux65\"" {  } { { "Banco_reg.vhd" "Mux65" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux66 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux66\"" {  } { { "Banco_reg.vhd" "Mux66" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux67 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux67\"" {  } { { "Banco_reg.vhd" "Mux67" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux68 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux68\"" {  } { { "Banco_reg.vhd" "Mux68" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux69 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux69\"" {  } { { "Banco_reg.vhd" "Mux69" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux70 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux70\"" {  } { { "Banco_reg.vhd" "Mux70" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux71 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux71\"" {  } { { "Banco_reg.vhd" "Mux71" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux72 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux72\"" {  } { { "Banco_reg.vhd" "Mux72" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux73 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux73\"" {  } { { "Banco_reg.vhd" "Mux73" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux74 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux74\"" {  } { { "Banco_reg.vhd" "Mux74" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux75 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux75\"" {  } { { "Banco_reg.vhd" "Mux75" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux76 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux76\"" {  } { { "Banco_reg.vhd" "Mux76" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux77 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux77\"" {  } { { "Banco_reg.vhd" "Mux77" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux78 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux78\"" {  } { { "Banco_reg.vhd" "Mux78" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux79 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux79\"" {  } { { "Banco_reg.vhd" "Mux79" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux80 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux80\"" {  } { { "Banco_reg.vhd" "Mux80" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux81 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux81\"" {  } { { "Banco_reg.vhd" "Mux81" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux82 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux82\"" {  } { { "Banco_reg.vhd" "Mux82" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux83 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux83\"" {  } { { "Banco_reg.vhd" "Mux83" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux84 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux84\"" {  } { { "Banco_reg.vhd" "Mux84" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux85 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux85\"" {  } { { "Banco_reg.vhd" "Mux85" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux86 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux86\"" {  } { { "Banco_reg.vhd" "Mux86" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux87 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux87\"" {  } { { "Banco_reg.vhd" "Mux87" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux88 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux88\"" {  } { { "Banco_reg.vhd" "Mux88" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux89 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux89\"" {  } { { "Banco_reg.vhd" "Mux89" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux90 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux90\"" {  } { { "Banco_reg.vhd" "Mux90" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux91 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux91\"" {  } { { "Banco_reg.vhd" "Mux91" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux92 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux92\"" {  } { { "Banco_reg.vhd" "Mux92" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux93 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux93\"" {  } { { "Banco_reg.vhd" "Mux93" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux94 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux94\"" {  } { { "Banco_reg.vhd" "Mux94" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux95 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux95\"" {  } { { "Banco_reg.vhd" "Mux95" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux96 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux96\"" {  } { { "Banco_reg.vhd" "Mux96" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux97 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux97\"" {  } { { "Banco_reg.vhd" "Mux97" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux98 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux98\"" {  } { { "Banco_reg.vhd" "Mux98" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux99 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux99\"" {  } { { "Banco_reg.vhd" "Mux99" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux100 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux100\"" {  } { { "Banco_reg.vhd" "Mux100" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux101 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux101\"" {  } { { "Banco_reg.vhd" "Mux101" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux102 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux102\"" {  } { { "Banco_reg.vhd" "Mux102" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux103 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux103\"" {  } { { "Banco_reg.vhd" "Mux103" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux104 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux104\"" {  } { { "Banco_reg.vhd" "Mux104" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux105 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux105\"" {  } { { "Banco_reg.vhd" "Mux105" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux106 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux106\"" {  } { { "Banco_reg.vhd" "Mux106" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux107 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux107\"" {  } { { "Banco_reg.vhd" "Mux107" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux108 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux108\"" {  } { { "Banco_reg.vhd" "Mux108" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux109 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux109\"" {  } { { "Banco_reg.vhd" "Mux109" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux110 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux110\"" {  } { { "Banco_reg.vhd" "Mux110" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux111 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux111\"" {  } { { "Banco_reg.vhd" "Mux111" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux112 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux112\"" {  } { { "Banco_reg.vhd" "Mux112" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux113 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux113\"" {  } { { "Banco_reg.vhd" "Mux113" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux114 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux114\"" {  } { { "Banco_reg.vhd" "Mux114" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux115 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux115\"" {  } { { "Banco_reg.vhd" "Mux115" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux116 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux116\"" {  } { { "Banco_reg.vhd" "Mux116" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux117 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux117\"" {  } { { "Banco_reg.vhd" "Mux117" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux118 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux118\"" {  } { { "Banco_reg.vhd" "Mux118" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux119 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux119\"" {  } { { "Banco_reg.vhd" "Mux119" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux120 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux120\"" {  } { { "Banco_reg.vhd" "Mux120" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux121 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux121\"" {  } { { "Banco_reg.vhd" "Mux121" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux122 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux122\"" {  } { { "Banco_reg.vhd" "Mux122" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux123 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux123\"" {  } { { "Banco_reg.vhd" "Mux123" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux124 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux124\"" {  } { { "Banco_reg.vhd" "Mux124" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux125 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux125\"" {  } { { "Banco_reg.vhd" "Mux125" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux126 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux126\"" {  } { { "Banco_reg.vhd" "Mux126" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux127 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux127\"" {  } { { "Banco_reg.vhd" "Mux127" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux128 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux128\"" {  } { { "Banco_reg.vhd" "Mux128" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux129 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux129\"" {  } { { "Banco_reg.vhd" "Mux129" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux130 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux130\"" {  } { { "Banco_reg.vhd" "Mux130" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux131 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux131\"" {  } { { "Banco_reg.vhd" "Mux131" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux132 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux132\"" {  } { { "Banco_reg.vhd" "Mux132" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux133 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux133\"" {  } { { "Banco_reg.vhd" "Mux133" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux134 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux134\"" {  } { { "Banco_reg.vhd" "Mux134" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux135 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux135\"" {  } { { "Banco_reg.vhd" "Mux135" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux136 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux136\"" {  } { { "Banco_reg.vhd" "Mux136" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux137 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux137\"" {  } { { "Banco_reg.vhd" "Mux137" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux138 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux138\"" {  } { { "Banco_reg.vhd" "Mux138" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux139 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux139\"" {  } { { "Banco_reg.vhd" "Mux139" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux140 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux140\"" {  } { { "Banco_reg.vhd" "Mux140" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux141 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux141\"" {  } { { "Banco_reg.vhd" "Mux141" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux142 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux142\"" {  } { { "Banco_reg.vhd" "Mux142" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux143 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux143\"" {  } { { "Banco_reg.vhd" "Mux143" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux144 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux144\"" {  } { { "Banco_reg.vhd" "Mux144" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux145 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux145\"" {  } { { "Banco_reg.vhd" "Mux145" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux146 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux146\"" {  } { { "Banco_reg.vhd" "Mux146" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux147 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux147\"" {  } { { "Banco_reg.vhd" "Mux147" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux148 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux148\"" {  } { { "Banco_reg.vhd" "Mux148" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux149 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux149\"" {  } { { "Banco_reg.vhd" "Mux149" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux150 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux150\"" {  } { { "Banco_reg.vhd" "Mux150" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux151 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux151\"" {  } { { "Banco_reg.vhd" "Mux151" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux152 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux152\"" {  } { { "Banco_reg.vhd" "Mux152" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux153 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux153\"" {  } { { "Banco_reg.vhd" "Mux153" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux154 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux154\"" {  } { { "Banco_reg.vhd" "Mux154" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux155 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux155\"" {  } { { "Banco_reg.vhd" "Mux155" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux156 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux156\"" {  } { { "Banco_reg.vhd" "Mux156" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux157 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux157\"" {  } { { "Banco_reg.vhd" "Mux157" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux158 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux158\"" {  } { { "Banco_reg.vhd" "Mux158" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux159 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux159\"" {  } { { "Banco_reg.vhd" "Mux159" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux160 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux160\"" {  } { { "Banco_reg.vhd" "Mux160" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux161 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux161\"" {  } { { "Banco_reg.vhd" "Mux161" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux162 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux162\"" {  } { { "Banco_reg.vhd" "Mux162" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux163 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux163\"" {  } { { "Banco_reg.vhd" "Mux163" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux164 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux164\"" {  } { { "Banco_reg.vhd" "Mux164" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux165 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux165\"" {  } { { "Banco_reg.vhd" "Mux165" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux166 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux166\"" {  } { { "Banco_reg.vhd" "Mux166" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux167 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux167\"" {  } { { "Banco_reg.vhd" "Mux167" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux168 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux168\"" {  } { { "Banco_reg.vhd" "Mux168" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux169 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux169\"" {  } { { "Banco_reg.vhd" "Mux169" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux170 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux170\"" {  } { { "Banco_reg.vhd" "Mux170" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux171 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux171\"" {  } { { "Banco_reg.vhd" "Mux171" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux172 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux172\"" {  } { { "Banco_reg.vhd" "Mux172" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux173 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux173\"" {  } { { "Banco_reg.vhd" "Mux173" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux174 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux174\"" {  } { { "Banco_reg.vhd" "Mux174" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux175 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux175\"" {  } { { "Banco_reg.vhd" "Mux175" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux176 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux176\"" {  } { { "Banco_reg.vhd" "Mux176" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux177 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux177\"" {  } { { "Banco_reg.vhd" "Mux177" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux178 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux178\"" {  } { { "Banco_reg.vhd" "Mux178" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux179 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux179\"" {  } { { "Banco_reg.vhd" "Mux179" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux180 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux180\"" {  } { { "Banco_reg.vhd" "Mux180" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux181 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux181\"" {  } { { "Banco_reg.vhd" "Mux181" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux182 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux182\"" {  } { { "Banco_reg.vhd" "Mux182" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux183 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux183\"" {  } { { "Banco_reg.vhd" "Mux183" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux184 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux184\"" {  } { { "Banco_reg.vhd" "Mux184" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux185 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux185\"" {  } { { "Banco_reg.vhd" "Mux185" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux186 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux186\"" {  } { { "Banco_reg.vhd" "Mux186" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux187 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux187\"" {  } { { "Banco_reg.vhd" "Mux187" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux188 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux188\"" {  } { { "Banco_reg.vhd" "Mux188" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux189 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux189\"" {  } { { "Banco_reg.vhd" "Mux189" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux190 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux190\"" {  } { { "Banco_reg.vhd" "Mux190" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux191 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux191\"" {  } { { "Banco_reg.vhd" "Mux191" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux192 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux192\"" {  } { { "Banco_reg.vhd" "Mux192" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux193 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux193\"" {  } { { "Banco_reg.vhd" "Mux193" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux194 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux194\"" {  } { { "Banco_reg.vhd" "Mux194" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux195 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux195\"" {  } { { "Banco_reg.vhd" "Mux195" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux196 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux196\"" {  } { { "Banco_reg.vhd" "Mux196" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux197 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux197\"" {  } { { "Banco_reg.vhd" "Mux197" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux198 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux198\"" {  } { { "Banco_reg.vhd" "Mux198" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux199 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux199\"" {  } { { "Banco_reg.vhd" "Mux199" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux200 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux200\"" {  } { { "Banco_reg.vhd" "Mux200" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux201 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux201\"" {  } { { "Banco_reg.vhd" "Mux201" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux202 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux202\"" {  } { { "Banco_reg.vhd" "Mux202" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux203 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux203\"" {  } { { "Banco_reg.vhd" "Mux203" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux204 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux204\"" {  } { { "Banco_reg.vhd" "Mux204" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux205 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux205\"" {  } { { "Banco_reg.vhd" "Mux205" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux206 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux206\"" {  } { { "Banco_reg.vhd" "Mux206" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux207 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux207\"" {  } { { "Banco_reg.vhd" "Mux207" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux208 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux208\"" {  } { { "Banco_reg.vhd" "Mux208" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux209 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux209\"" {  } { { "Banco_reg.vhd" "Mux209" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux210 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux210\"" {  } { { "Banco_reg.vhd" "Mux210" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux211 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux211\"" {  } { { "Banco_reg.vhd" "Mux211" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux212 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux212\"" {  } { { "Banco_reg.vhd" "Mux212" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux213 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux213\"" {  } { { "Banco_reg.vhd" "Mux213" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux214 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux214\"" {  } { { "Banco_reg.vhd" "Mux214" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux215 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux215\"" {  } { { "Banco_reg.vhd" "Mux215" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux216 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux216\"" {  } { { "Banco_reg.vhd" "Mux216" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux217 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux217\"" {  } { { "Banco_reg.vhd" "Mux217" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux218 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux218\"" {  } { { "Banco_reg.vhd" "Mux218" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux219 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux219\"" {  } { { "Banco_reg.vhd" "Mux219" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux220 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux220\"" {  } { { "Banco_reg.vhd" "Mux220" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux221 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux221\"" {  } { { "Banco_reg.vhd" "Mux221" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux222 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux222\"" {  } { { "Banco_reg.vhd" "Mux222" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux223 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux223\"" {  } { { "Banco_reg.vhd" "Mux223" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux224 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux224\"" {  } { { "Banco_reg.vhd" "Mux224" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux225 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux225\"" {  } { { "Banco_reg.vhd" "Mux225" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux226 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux226\"" {  } { { "Banco_reg.vhd" "Mux226" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux227 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux227\"" {  } { { "Banco_reg.vhd" "Mux227" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux228 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux228\"" {  } { { "Banco_reg.vhd" "Mux228" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux229 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux229\"" {  } { { "Banco_reg.vhd" "Mux229" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux230 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux230\"" {  } { { "Banco_reg.vhd" "Mux230" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux231 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux231\"" {  } { { "Banco_reg.vhd" "Mux231" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux232 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux232\"" {  } { { "Banco_reg.vhd" "Mux232" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux233 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux233\"" {  } { { "Banco_reg.vhd" "Mux233" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux234 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux234\"" {  } { { "Banco_reg.vhd" "Mux234" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux235 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux235\"" {  } { { "Banco_reg.vhd" "Mux235" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux236 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux236\"" {  } { { "Banco_reg.vhd" "Mux236" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux237 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux237\"" {  } { { "Banco_reg.vhd" "Mux237" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux238 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux238\"" {  } { { "Banco_reg.vhd" "Mux238" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux239 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux239\"" {  } { { "Banco_reg.vhd" "Mux239" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux240 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux240\"" {  } { { "Banco_reg.vhd" "Mux240" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux241 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux241\"" {  } { { "Banco_reg.vhd" "Mux241" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux242 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux242\"" {  } { { "Banco_reg.vhd" "Mux242" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux243 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux243\"" {  } { { "Banco_reg.vhd" "Mux243" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux244 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux244\"" {  } { { "Banco_reg.vhd" "Mux244" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux245 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux245\"" {  } { { "Banco_reg.vhd" "Mux245" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux246 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux246\"" {  } { { "Banco_reg.vhd" "Mux246" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux247 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux247\"" {  } { { "Banco_reg.vhd" "Mux247" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux248 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux248\"" {  } { { "Banco_reg.vhd" "Mux248" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux249 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux249\"" {  } { { "Banco_reg.vhd" "Mux249" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux250 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux250\"" {  } { { "Banco_reg.vhd" "Mux250" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux251 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux251\"" {  } { { "Banco_reg.vhd" "Mux251" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux252 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux252\"" {  } { { "Banco_reg.vhd" "Mux252" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux253 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux253\"" {  } { { "Banco_reg.vhd" "Mux253" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux254 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux254\"" {  } { { "Banco_reg.vhd" "Mux254" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux255 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux255\"" {  } { { "Banco_reg.vhd" "Mux255" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux256 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux256\"" {  } { { "Banco_reg.vhd" "Mux256" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux257 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux257\"" {  } { { "Banco_reg.vhd" "Mux257" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux258 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux258\"" {  } { { "Banco_reg.vhd" "Mux258" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux259 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux259\"" {  } { { "Banco_reg.vhd" "Mux259" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux260 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux260\"" {  } { { "Banco_reg.vhd" "Mux260" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux261 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux261\"" {  } { { "Banco_reg.vhd" "Mux261" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux262 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux262\"" {  } { { "Banco_reg.vhd" "Mux262" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux263 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux263\"" {  } { { "Banco_reg.vhd" "Mux263" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux264 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux264\"" {  } { { "Banco_reg.vhd" "Mux264" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux265 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux265\"" {  } { { "Banco_reg.vhd" "Mux265" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux266 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux266\"" {  } { { "Banco_reg.vhd" "Mux266" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux267 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux267\"" {  } { { "Banco_reg.vhd" "Mux267" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux268 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux268\"" {  } { { "Banco_reg.vhd" "Mux268" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux269 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux269\"" {  } { { "Banco_reg.vhd" "Mux269" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux270 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux270\"" {  } { { "Banco_reg.vhd" "Mux270" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux271 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux271\"" {  } { { "Banco_reg.vhd" "Mux271" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux272 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux272\"" {  } { { "Banco_reg.vhd" "Mux272" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux273 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux273\"" {  } { { "Banco_reg.vhd" "Mux273" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux274 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux274\"" {  } { { "Banco_reg.vhd" "Mux274" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux275 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux275\"" {  } { { "Banco_reg.vhd" "Mux275" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux276 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux276\"" {  } { { "Banco_reg.vhd" "Mux276" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux277 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux277\"" {  } { { "Banco_reg.vhd" "Mux277" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux278 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux278\"" {  } { { "Banco_reg.vhd" "Mux278" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux279 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux279\"" {  } { { "Banco_reg.vhd" "Mux279" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux280 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux280\"" {  } { { "Banco_reg.vhd" "Mux280" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux281 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux281\"" {  } { { "Banco_reg.vhd" "Mux281" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux282 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux282\"" {  } { { "Banco_reg.vhd" "Mux282" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux283 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux283\"" {  } { { "Banco_reg.vhd" "Mux283" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux284 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux284\"" {  } { { "Banco_reg.vhd" "Mux284" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux285 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux285\"" {  } { { "Banco_reg.vhd" "Mux285" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux286 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux286\"" {  } { { "Banco_reg.vhd" "Mux286" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux287 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux287\"" {  } { { "Banco_reg.vhd" "Mux287" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux288 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux288\"" {  } { { "Banco_reg.vhd" "Mux288" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux289 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux289\"" {  } { { "Banco_reg.vhd" "Mux289" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux290 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux290\"" {  } { { "Banco_reg.vhd" "Mux290" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux291 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux291\"" {  } { { "Banco_reg.vhd" "Mux291" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux292 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux292\"" {  } { { "Banco_reg.vhd" "Mux292" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux293 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux293\"" {  } { { "Banco_reg.vhd" "Mux293" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux294 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux294\"" {  } { { "Banco_reg.vhd" "Mux294" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux295 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux295\"" {  } { { "Banco_reg.vhd" "Mux295" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux296 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux296\"" {  } { { "Banco_reg.vhd" "Mux296" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux297 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux297\"" {  } { { "Banco_reg.vhd" "Mux297" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux298 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux298\"" {  } { { "Banco_reg.vhd" "Mux298" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux299 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux299\"" {  } { { "Banco_reg.vhd" "Mux299" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux300 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux300\"" {  } { { "Banco_reg.vhd" "Mux300" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux301 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux301\"" {  } { { "Banco_reg.vhd" "Mux301" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux302 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux302\"" {  } { { "Banco_reg.vhd" "Mux302" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux303 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux303\"" {  } { { "Banco_reg.vhd" "Mux303" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux304 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux304\"" {  } { { "Banco_reg.vhd" "Mux304" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux305 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux305\"" {  } { { "Banco_reg.vhd" "Mux305" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux306 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux306\"" {  } { { "Banco_reg.vhd" "Mux306" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux307 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux307\"" {  } { { "Banco_reg.vhd" "Mux307" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux308 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux308\"" {  } { { "Banco_reg.vhd" "Mux308" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux309 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux309\"" {  } { { "Banco_reg.vhd" "Mux309" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux310 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux310\"" {  } { { "Banco_reg.vhd" "Mux310" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux311 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux311\"" {  } { { "Banco_reg.vhd" "Mux311" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux312 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux312\"" {  } { { "Banco_reg.vhd" "Mux312" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux313 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux313\"" {  } { { "Banco_reg.vhd" "Mux313" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux314 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux314\"" {  } { { "Banco_reg.vhd" "Mux314" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux315 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux315\"" {  } { { "Banco_reg.vhd" "Mux315" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux316 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux316\"" {  } { { "Banco_reg.vhd" "Mux316" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux317 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux317\"" {  } { { "Banco_reg.vhd" "Mux317" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux318 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux318\"" {  } { { "Banco_reg.vhd" "Mux318" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux319 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux319\"" {  } { { "Banco_reg.vhd" "Mux319" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux320 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux320\"" {  } { { "Banco_reg.vhd" "Mux320" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux321 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux321\"" {  } { { "Banco_reg.vhd" "Mux321" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux322 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux322\"" {  } { { "Banco_reg.vhd" "Mux322" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux323 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux323\"" {  } { { "Banco_reg.vhd" "Mux323" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux324 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux324\"" {  } { { "Banco_reg.vhd" "Mux324" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux325 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux325\"" {  } { { "Banco_reg.vhd" "Mux325" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux326 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux326\"" {  } { { "Banco_reg.vhd" "Mux326" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux327 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux327\"" {  } { { "Banco_reg.vhd" "Mux327" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux328 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux328\"" {  } { { "Banco_reg.vhd" "Mux328" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux329 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux329\"" {  } { { "Banco_reg.vhd" "Mux329" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux330 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux330\"" {  } { { "Banco_reg.vhd" "Mux330" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux331 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux331\"" {  } { { "Banco_reg.vhd" "Mux331" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux332 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux332\"" {  } { { "Banco_reg.vhd" "Mux332" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux333 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux333\"" {  } { { "Banco_reg.vhd" "Mux333" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux334 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux334\"" {  } { { "Banco_reg.vhd" "Mux334" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux335 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux335\"" {  } { { "Banco_reg.vhd" "Mux335" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux336 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux336\"" {  } { { "Banco_reg.vhd" "Mux336" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux337 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux337\"" {  } { { "Banco_reg.vhd" "Mux337" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux338 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux338\"" {  } { { "Banco_reg.vhd" "Mux338" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux339 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux339\"" {  } { { "Banco_reg.vhd" "Mux339" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux340 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux340\"" {  } { { "Banco_reg.vhd" "Mux340" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux341 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux341\"" {  } { { "Banco_reg.vhd" "Mux341" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux342 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux342\"" {  } { { "Banco_reg.vhd" "Mux342" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux343 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux343\"" {  } { { "Banco_reg.vhd" "Mux343" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux344 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux344\"" {  } { { "Banco_reg.vhd" "Mux344" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux345 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux345\"" {  } { { "Banco_reg.vhd" "Mux345" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux346 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux346\"" {  } { { "Banco_reg.vhd" "Mux346" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux347 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux347\"" {  } { { "Banco_reg.vhd" "Mux347" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux348 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux348\"" {  } { { "Banco_reg.vhd" "Mux348" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux349 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux349\"" {  } { { "Banco_reg.vhd" "Mux349" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux350 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux350\"" {  } { { "Banco_reg.vhd" "Mux350" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux351 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux351\"" {  } { { "Banco_reg.vhd" "Mux351" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux352 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux352\"" {  } { { "Banco_reg.vhd" "Mux352" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux353 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux353\"" {  } { { "Banco_reg.vhd" "Mux353" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux354 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux354\"" {  } { { "Banco_reg.vhd" "Mux354" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux355 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux355\"" {  } { { "Banco_reg.vhd" "Mux355" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux356 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux356\"" {  } { { "Banco_reg.vhd" "Mux356" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux357 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux357\"" {  } { { "Banco_reg.vhd" "Mux357" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux358 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux358\"" {  } { { "Banco_reg.vhd" "Mux358" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux359 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux359\"" {  } { { "Banco_reg.vhd" "Mux359" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux360 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux360\"" {  } { { "Banco_reg.vhd" "Mux360" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux361 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux361\"" {  } { { "Banco_reg.vhd" "Mux361" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux362 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux362\"" {  } { { "Banco_reg.vhd" "Mux362" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux363 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux363\"" {  } { { "Banco_reg.vhd" "Mux363" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux364 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux364\"" {  } { { "Banco_reg.vhd" "Mux364" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux365 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux365\"" {  } { { "Banco_reg.vhd" "Mux365" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux366 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux366\"" {  } { { "Banco_reg.vhd" "Mux366" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux367 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux367\"" {  } { { "Banco_reg.vhd" "Mux367" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux368 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux368\"" {  } { { "Banco_reg.vhd" "Mux368" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux369 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux369\"" {  } { { "Banco_reg.vhd" "Mux369" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux370 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux370\"" {  } { { "Banco_reg.vhd" "Mux370" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux371 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux371\"" {  } { { "Banco_reg.vhd" "Mux371" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux372 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux372\"" {  } { { "Banco_reg.vhd" "Mux372" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux373 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux373\"" {  } { { "Banco_reg.vhd" "Mux373" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux374 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux374\"" {  } { { "Banco_reg.vhd" "Mux374" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux375 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux375\"" {  } { { "Banco_reg.vhd" "Mux375" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux376 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux376\"" {  } { { "Banco_reg.vhd" "Mux376" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux377 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux377\"" {  } { { "Banco_reg.vhd" "Mux377" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux378 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux378\"" {  } { { "Banco_reg.vhd" "Mux378" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux379 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux379\"" {  } { { "Banco_reg.vhd" "Mux379" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux380 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux380\"" {  } { { "Banco_reg.vhd" "Mux380" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux381 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux381\"" {  } { { "Banco_reg.vhd" "Mux381" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux382 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux382\"" {  } { { "Banco_reg.vhd" "Mux382" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux383 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux383\"" {  } { { "Banco_reg.vhd" "Mux383" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux384 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux384\"" {  } { { "Banco_reg.vhd" "Mux384" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux385 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux385\"" {  } { { "Banco_reg.vhd" "Mux385" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux386 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux386\"" {  } { { "Banco_reg.vhd" "Mux386" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux387 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux387\"" {  } { { "Banco_reg.vhd" "Mux387" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux388 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux388\"" {  } { { "Banco_reg.vhd" "Mux388" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux389 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux389\"" {  } { { "Banco_reg.vhd" "Mux389" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux390 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux390\"" {  } { { "Banco_reg.vhd" "Mux390" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux391 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux391\"" {  } { { "Banco_reg.vhd" "Mux391" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux392 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux392\"" {  } { { "Banco_reg.vhd" "Mux392" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux393 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux393\"" {  } { { "Banco_reg.vhd" "Mux393" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux394 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux394\"" {  } { { "Banco_reg.vhd" "Mux394" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux395 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux395\"" {  } { { "Banco_reg.vhd" "Mux395" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux396 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux396\"" {  } { { "Banco_reg.vhd" "Mux396" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux397 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux397\"" {  } { { "Banco_reg.vhd" "Mux397" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux398 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux398\"" {  } { { "Banco_reg.vhd" "Mux398" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux399 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux399\"" {  } { { "Banco_reg.vhd" "Mux399" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux400 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux400\"" {  } { { "Banco_reg.vhd" "Mux400" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux401 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux401\"" {  } { { "Banco_reg.vhd" "Mux401" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux402 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux402\"" {  } { { "Banco_reg.vhd" "Mux402" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux403 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux403\"" {  } { { "Banco_reg.vhd" "Mux403" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux404 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux404\"" {  } { { "Banco_reg.vhd" "Mux404" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux405 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux405\"" {  } { { "Banco_reg.vhd" "Mux405" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux406 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux406\"" {  } { { "Banco_reg.vhd" "Mux406" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux407 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux407\"" {  } { { "Banco_reg.vhd" "Mux407" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux408 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux408\"" {  } { { "Banco_reg.vhd" "Mux408" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux409 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux409\"" {  } { { "Banco_reg.vhd" "Mux409" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux410 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux410\"" {  } { { "Banco_reg.vhd" "Mux410" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux411 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux411\"" {  } { { "Banco_reg.vhd" "Mux411" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux412 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux412\"" {  } { { "Banco_reg.vhd" "Mux412" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux413 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux413\"" {  } { { "Banco_reg.vhd" "Mux413" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux414 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux414\"" {  } { { "Banco_reg.vhd" "Mux414" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux415 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux415\"" {  } { { "Banco_reg.vhd" "Mux415" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux416 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux416\"" {  } { { "Banco_reg.vhd" "Mux416" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux417 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux417\"" {  } { { "Banco_reg.vhd" "Mux417" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux418 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux418\"" {  } { { "Banco_reg.vhd" "Mux418" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux419 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux419\"" {  } { { "Banco_reg.vhd" "Mux419" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux420 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux420\"" {  } { { "Banco_reg.vhd" "Mux420" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux421 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux421\"" {  } { { "Banco_reg.vhd" "Mux421" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux422 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux422\"" {  } { { "Banco_reg.vhd" "Mux422" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux423 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux423\"" {  } { { "Banco_reg.vhd" "Mux423" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux424 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux424\"" {  } { { "Banco_reg.vhd" "Mux424" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux425 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux425\"" {  } { { "Banco_reg.vhd" "Mux425" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux426 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux426\"" {  } { { "Banco_reg.vhd" "Mux426" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux427 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux427\"" {  } { { "Banco_reg.vhd" "Mux427" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux428 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux428\"" {  } { { "Banco_reg.vhd" "Mux428" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux429 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux429\"" {  } { { "Banco_reg.vhd" "Mux429" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux430 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux430\"" {  } { { "Banco_reg.vhd" "Mux430" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux431 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux431\"" {  } { { "Banco_reg.vhd" "Mux431" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux432 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux432\"" {  } { { "Banco_reg.vhd" "Mux432" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux433 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux433\"" {  } { { "Banco_reg.vhd" "Mux433" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux434 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux434\"" {  } { { "Banco_reg.vhd" "Mux434" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux435 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux435\"" {  } { { "Banco_reg.vhd" "Mux435" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux436 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux436\"" {  } { { "Banco_reg.vhd" "Mux436" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux437 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux437\"" {  } { { "Banco_reg.vhd" "Mux437" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux438 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux438\"" {  } { { "Banco_reg.vhd" "Mux438" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux439 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux439\"" {  } { { "Banco_reg.vhd" "Mux439" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux440 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux440\"" {  } { { "Banco_reg.vhd" "Mux440" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux441 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux441\"" {  } { { "Banco_reg.vhd" "Mux441" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux442 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux442\"" {  } { { "Banco_reg.vhd" "Mux442" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux443 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux443\"" {  } { { "Banco_reg.vhd" "Mux443" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux444 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux444\"" {  } { { "Banco_reg.vhd" "Mux444" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux445 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux445\"" {  } { { "Banco_reg.vhd" "Mux445" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux446 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux446\"" {  } { { "Banco_reg.vhd" "Mux446" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux447 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux447\"" {  } { { "Banco_reg.vhd" "Mux447" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux448 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux448\"" {  } { { "Banco_reg.vhd" "Mux448" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux449 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux449\"" {  } { { "Banco_reg.vhd" "Mux449" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux450 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux450\"" {  } { { "Banco_reg.vhd" "Mux450" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux451 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux451\"" {  } { { "Banco_reg.vhd" "Mux451" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux452 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux452\"" {  } { { "Banco_reg.vhd" "Mux452" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux453 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux453\"" {  } { { "Banco_reg.vhd" "Mux453" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux454 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux454\"" {  } { { "Banco_reg.vhd" "Mux454" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux455 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux455\"" {  } { { "Banco_reg.vhd" "Mux455" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux456 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux456\"" {  } { { "Banco_reg.vhd" "Mux456" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux457 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux457\"" {  } { { "Banco_reg.vhd" "Mux457" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux458 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux458\"" {  } { { "Banco_reg.vhd" "Mux458" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux459 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux459\"" {  } { { "Banco_reg.vhd" "Mux459" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux460 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux460\"" {  } { { "Banco_reg.vhd" "Mux460" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux461 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux461\"" {  } { { "Banco_reg.vhd" "Mux461" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux462 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux462\"" {  } { { "Banco_reg.vhd" "Mux462" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux463 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux463\"" {  } { { "Banco_reg.vhd" "Mux463" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux464 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux464\"" {  } { { "Banco_reg.vhd" "Mux464" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux465 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux465\"" {  } { { "Banco_reg.vhd" "Mux465" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux466 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux466\"" {  } { { "Banco_reg.vhd" "Mux466" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux467 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux467\"" {  } { { "Banco_reg.vhd" "Mux467" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux468 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux468\"" {  } { { "Banco_reg.vhd" "Mux468" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux469 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux469\"" {  } { { "Banco_reg.vhd" "Mux469" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux470 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux470\"" {  } { { "Banco_reg.vhd" "Mux470" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux471 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux471\"" {  } { { "Banco_reg.vhd" "Mux471" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux472 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux472\"" {  } { { "Banco_reg.vhd" "Mux472" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux473 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux473\"" {  } { { "Banco_reg.vhd" "Mux473" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux474 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux474\"" {  } { { "Banco_reg.vhd" "Mux474" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux475 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux475\"" {  } { { "Banco_reg.vhd" "Mux475" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux476 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux476\"" {  } { { "Banco_reg.vhd" "Mux476" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux477 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux477\"" {  } { { "Banco_reg.vhd" "Mux477" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux478 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux478\"" {  } { { "Banco_reg.vhd" "Mux478" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux479 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux479\"" {  } { { "Banco_reg.vhd" "Mux479" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux480 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux480\"" {  } { { "Banco_reg.vhd" "Mux480" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux481 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux481\"" {  } { { "Banco_reg.vhd" "Mux481" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux482 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux482\"" {  } { { "Banco_reg.vhd" "Mux482" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux483 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux483\"" {  } { { "Banco_reg.vhd" "Mux483" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux484 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux484\"" {  } { { "Banco_reg.vhd" "Mux484" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux485 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux485\"" {  } { { "Banco_reg.vhd" "Mux485" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux486 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux486\"" {  } { { "Banco_reg.vhd" "Mux486" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux487 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux487\"" {  } { { "Banco_reg.vhd" "Mux487" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux488 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux488\"" {  } { { "Banco_reg.vhd" "Mux488" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux489 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux489\"" {  } { { "Banco_reg.vhd" "Mux489" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux490 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux490\"" {  } { { "Banco_reg.vhd" "Mux490" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux491 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux491\"" {  } { { "Banco_reg.vhd" "Mux491" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux492 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux492\"" {  } { { "Banco_reg.vhd" "Mux492" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux493 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux493\"" {  } { { "Banco_reg.vhd" "Mux493" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux494 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux494\"" {  } { { "Banco_reg.vhd" "Mux494" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux495 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux495\"" {  } { { "Banco_reg.vhd" "Mux495" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux496 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux496\"" {  } { { "Banco_reg.vhd" "Mux496" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux497 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux497\"" {  } { { "Banco_reg.vhd" "Mux497" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux498 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux498\"" {  } { { "Banco_reg.vhd" "Mux498" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux499 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux499\"" {  } { { "Banco_reg.vhd" "Mux499" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux500 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux500\"" {  } { { "Banco_reg.vhd" "Mux500" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux501 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux501\"" {  } { { "Banco_reg.vhd" "Mux501" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux502 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux502\"" {  } { { "Banco_reg.vhd" "Mux502" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux503 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux503\"" {  } { { "Banco_reg.vhd" "Mux503" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux504 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux504\"" {  } { { "Banco_reg.vhd" "Mux504" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux505 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux505\"" {  } { { "Banco_reg.vhd" "Mux505" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux506 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux506\"" {  } { { "Banco_reg.vhd" "Mux506" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux507 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux507\"" {  } { { "Banco_reg.vhd" "Mux507" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux508 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux508\"" {  } { { "Banco_reg.vhd" "Mux508" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux509 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux509\"" {  } { { "Banco_reg.vhd" "Mux509" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux510 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux510\"" {  } { { "Banco_reg.vhd" "Mux510" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux511 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux511\"" {  } { { "Banco_reg.vhd" "Mux511" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux512 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux512\"" {  } { { "Banco_reg.vhd" "Mux512" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux513 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux513\"" {  } { { "Banco_reg.vhd" "Mux513" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux514 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux514\"" {  } { { "Banco_reg.vhd" "Mux514" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux515 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux515\"" {  } { { "Banco_reg.vhd" "Mux515" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux516 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux516\"" {  } { { "Banco_reg.vhd" "Mux516" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux517 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux517\"" {  } { { "Banco_reg.vhd" "Mux517" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux518 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux518\"" {  } { { "Banco_reg.vhd" "Mux518" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux519 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux519\"" {  } { { "Banco_reg.vhd" "Mux519" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux520 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux520\"" {  } { { "Banco_reg.vhd" "Mux520" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux521 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux521\"" {  } { { "Banco_reg.vhd" "Mux521" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux522 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux522\"" {  } { { "Banco_reg.vhd" "Mux522" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux523 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux523\"" {  } { { "Banco_reg.vhd" "Mux523" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux524 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux524\"" {  } { { "Banco_reg.vhd" "Mux524" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux525 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux525\"" {  } { { "Banco_reg.vhd" "Mux525" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux526 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux526\"" {  } { { "Banco_reg.vhd" "Mux526" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux527 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux527\"" {  } { { "Banco_reg.vhd" "Mux527" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux528 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux528\"" {  } { { "Banco_reg.vhd" "Mux528" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux529 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux529\"" {  } { { "Banco_reg.vhd" "Mux529" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux530 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux530\"" {  } { { "Banco_reg.vhd" "Mux530" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux531 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux531\"" {  } { { "Banco_reg.vhd" "Mux531" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux532 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux532\"" {  } { { "Banco_reg.vhd" "Mux532" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux533 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux533\"" {  } { { "Banco_reg.vhd" "Mux533" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux534 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux534\"" {  } { { "Banco_reg.vhd" "Mux534" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux535 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux535\"" {  } { { "Banco_reg.vhd" "Mux535" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux536 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux536\"" {  } { { "Banco_reg.vhd" "Mux536" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux537 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux537\"" {  } { { "Banco_reg.vhd" "Mux537" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux538 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux538\"" {  } { { "Banco_reg.vhd" "Mux538" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux539 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux539\"" {  } { { "Banco_reg.vhd" "Mux539" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux540 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux540\"" {  } { { "Banco_reg.vhd" "Mux540" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux541 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux541\"" {  } { { "Banco_reg.vhd" "Mux541" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux542 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux542\"" {  } { { "Banco_reg.vhd" "Mux542" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux543 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux543\"" {  } { { "Banco_reg.vhd" "Mux543" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux544 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux544\"" {  } { { "Banco_reg.vhd" "Mux544" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux545 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux545\"" {  } { { "Banco_reg.vhd" "Mux545" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux546 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux546\"" {  } { { "Banco_reg.vhd" "Mux546" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux547 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux547\"" {  } { { "Banco_reg.vhd" "Mux547" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux548 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux548\"" {  } { { "Banco_reg.vhd" "Mux548" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux549 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux549\"" {  } { { "Banco_reg.vhd" "Mux549" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux550 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux550\"" {  } { { "Banco_reg.vhd" "Mux550" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux551 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux551\"" {  } { { "Banco_reg.vhd" "Mux551" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux552 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux552\"" {  } { { "Banco_reg.vhd" "Mux552" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux553 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux553\"" {  } { { "Banco_reg.vhd" "Mux553" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux554 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux554\"" {  } { { "Banco_reg.vhd" "Mux554" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux555 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux555\"" {  } { { "Banco_reg.vhd" "Mux555" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux556 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux556\"" {  } { { "Banco_reg.vhd" "Mux556" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux557 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux557\"" {  } { { "Banco_reg.vhd" "Mux557" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux558 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux558\"" {  } { { "Banco_reg.vhd" "Mux558" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux559 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux559\"" {  } { { "Banco_reg.vhd" "Mux559" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux560 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux560\"" {  } { { "Banco_reg.vhd" "Mux560" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux561 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux561\"" {  } { { "Banco_reg.vhd" "Mux561" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux562 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux562\"" {  } { { "Banco_reg.vhd" "Mux562" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux563 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux563\"" {  } { { "Banco_reg.vhd" "Mux563" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux564 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux564\"" {  } { { "Banco_reg.vhd" "Mux564" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux565 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux565\"" {  } { { "Banco_reg.vhd" "Mux565" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux566 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux566\"" {  } { { "Banco_reg.vhd" "Mux566" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux567 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux567\"" {  } { { "Banco_reg.vhd" "Mux567" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux568 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux568\"" {  } { { "Banco_reg.vhd" "Mux568" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux569 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux569\"" {  } { { "Banco_reg.vhd" "Mux569" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux570 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux570\"" {  } { { "Banco_reg.vhd" "Mux570" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux571 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux571\"" {  } { { "Banco_reg.vhd" "Mux571" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux572 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux572\"" {  } { { "Banco_reg.vhd" "Mux572" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux573 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux573\"" {  } { { "Banco_reg.vhd" "Mux573" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux574 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux574\"" {  } { { "Banco_reg.vhd" "Mux574" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux575 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux575\"" {  } { { "Banco_reg.vhd" "Mux575" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux576 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux576\"" {  } { { "Banco_reg.vhd" "Mux576" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux577 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux577\"" {  } { { "Banco_reg.vhd" "Mux577" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux578 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux578\"" {  } { { "Banco_reg.vhd" "Mux578" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux579 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux579\"" {  } { { "Banco_reg.vhd" "Mux579" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux580 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux580\"" {  } { { "Banco_reg.vhd" "Mux580" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux581 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux581\"" {  } { { "Banco_reg.vhd" "Mux581" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux582 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux582\"" {  } { { "Banco_reg.vhd" "Mux582" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux583 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux583\"" {  } { { "Banco_reg.vhd" "Mux583" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux584 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux584\"" {  } { { "Banco_reg.vhd" "Mux584" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux585 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux585\"" {  } { { "Banco_reg.vhd" "Mux585" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux586 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux586\"" {  } { { "Banco_reg.vhd" "Mux586" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux587 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux587\"" {  } { { "Banco_reg.vhd" "Mux587" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux588 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux588\"" {  } { { "Banco_reg.vhd" "Mux588" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux589 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux589\"" {  } { { "Banco_reg.vhd" "Mux589" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux590 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux590\"" {  } { { "Banco_reg.vhd" "Mux590" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux591 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux591\"" {  } { { "Banco_reg.vhd" "Mux591" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux592 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux592\"" {  } { { "Banco_reg.vhd" "Mux592" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux593 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux593\"" {  } { { "Banco_reg.vhd" "Mux593" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux594 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux594\"" {  } { { "Banco_reg.vhd" "Mux594" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux595 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux595\"" {  } { { "Banco_reg.vhd" "Mux595" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux596 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux596\"" {  } { { "Banco_reg.vhd" "Mux596" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux597 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux597\"" {  } { { "Banco_reg.vhd" "Mux597" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux598 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux598\"" {  } { { "Banco_reg.vhd" "Mux598" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux599 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux599\"" {  } { { "Banco_reg.vhd" "Mux599" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux600 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux600\"" {  } { { "Banco_reg.vhd" "Mux600" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux601 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux601\"" {  } { { "Banco_reg.vhd" "Mux601" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux602 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux602\"" {  } { { "Banco_reg.vhd" "Mux602" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux603 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux603\"" {  } { { "Banco_reg.vhd" "Mux603" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux604 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux604\"" {  } { { "Banco_reg.vhd" "Mux604" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux605 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux605\"" {  } { { "Banco_reg.vhd" "Mux605" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux606 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux606\"" {  } { { "Banco_reg.vhd" "Mux606" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux607 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux607\"" {  } { { "Banco_reg.vhd" "Mux607" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux608 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux608\"" {  } { { "Banco_reg.vhd" "Mux608" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux609 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux609\"" {  } { { "Banco_reg.vhd" "Mux609" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux610 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux610\"" {  } { { "Banco_reg.vhd" "Mux610" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux611 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux611\"" {  } { { "Banco_reg.vhd" "Mux611" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux612 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux612\"" {  } { { "Banco_reg.vhd" "Mux612" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux613 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux613\"" {  } { { "Banco_reg.vhd" "Mux613" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux614 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux614\"" {  } { { "Banco_reg.vhd" "Mux614" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux615 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux615\"" {  } { { "Banco_reg.vhd" "Mux615" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux616 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux616\"" {  } { { "Banco_reg.vhd" "Mux616" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux617 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux617\"" {  } { { "Banco_reg.vhd" "Mux617" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux618 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux618\"" {  } { { "Banco_reg.vhd" "Mux618" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux619 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux619\"" {  } { { "Banco_reg.vhd" "Mux619" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux620 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux620\"" {  } { { "Banco_reg.vhd" "Mux620" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux621 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux621\"" {  } { { "Banco_reg.vhd" "Mux621" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux622 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux622\"" {  } { { "Banco_reg.vhd" "Mux622" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux623 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux623\"" {  } { { "Banco_reg.vhd" "Mux623" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux624 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux624\"" {  } { { "Banco_reg.vhd" "Mux624" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux625 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux625\"" {  } { { "Banco_reg.vhd" "Mux625" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux626 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux626\"" {  } { { "Banco_reg.vhd" "Mux626" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux627 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux627\"" {  } { { "Banco_reg.vhd" "Mux627" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux628 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux628\"" {  } { { "Banco_reg.vhd" "Mux628" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux629 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux629\"" {  } { { "Banco_reg.vhd" "Mux629" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux630 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux630\"" {  } { { "Banco_reg.vhd" "Mux630" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux631 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux631\"" {  } { { "Banco_reg.vhd" "Mux631" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux632 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux632\"" {  } { { "Banco_reg.vhd" "Mux632" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux633 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux633\"" {  } { { "Banco_reg.vhd" "Mux633" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux634 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux634\"" {  } { { "Banco_reg.vhd" "Mux634" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux635 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux635\"" {  } { { "Banco_reg.vhd" "Mux635" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux636 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux636\"" {  } { { "Banco_reg.vhd" "Mux636" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux637 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux637\"" {  } { { "Banco_reg.vhd" "Mux637" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux638 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux638\"" {  } { { "Banco_reg.vhd" "Mux638" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux639 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux639\"" {  } { { "Banco_reg.vhd" "Mux639" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux640 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux640\"" {  } { { "Banco_reg.vhd" "Mux640" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux641 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux641\"" {  } { { "Banco_reg.vhd" "Mux641" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux642 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux642\"" {  } { { "Banco_reg.vhd" "Mux642" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux643 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux643\"" {  } { { "Banco_reg.vhd" "Mux643" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux644 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux644\"" {  } { { "Banco_reg.vhd" "Mux644" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux645 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux645\"" {  } { { "Banco_reg.vhd" "Mux645" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux646 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux646\"" {  } { { "Banco_reg.vhd" "Mux646" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux647 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux647\"" {  } { { "Banco_reg.vhd" "Mux647" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux648 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux648\"" {  } { { "Banco_reg.vhd" "Mux648" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux649 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux649\"" {  } { { "Banco_reg.vhd" "Mux649" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux650 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux650\"" {  } { { "Banco_reg.vhd" "Mux650" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux651 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux651\"" {  } { { "Banco_reg.vhd" "Mux651" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux652 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux652\"" {  } { { "Banco_reg.vhd" "Mux652" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux653 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux653\"" {  } { { "Banco_reg.vhd" "Mux653" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux654 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux654\"" {  } { { "Banco_reg.vhd" "Mux654" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux655 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux655\"" {  } { { "Banco_reg.vhd" "Mux655" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux656 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux656\"" {  } { { "Banco_reg.vhd" "Mux656" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux657 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux657\"" {  } { { "Banco_reg.vhd" "Mux657" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux658 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux658\"" {  } { { "Banco_reg.vhd" "Mux658" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux659 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux659\"" {  } { { "Banco_reg.vhd" "Mux659" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux660 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux660\"" {  } { { "Banco_reg.vhd" "Mux660" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux661 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux661\"" {  } { { "Banco_reg.vhd" "Mux661" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux662 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux662\"" {  } { { "Banco_reg.vhd" "Mux662" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux663 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux663\"" {  } { { "Banco_reg.vhd" "Mux663" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux664 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux664\"" {  } { { "Banco_reg.vhd" "Mux664" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux665 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux665\"" {  } { { "Banco_reg.vhd" "Mux665" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux666 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux666\"" {  } { { "Banco_reg.vhd" "Mux666" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux667 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux667\"" {  } { { "Banco_reg.vhd" "Mux667" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux668 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux668\"" {  } { { "Banco_reg.vhd" "Mux668" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux669 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux669\"" {  } { { "Banco_reg.vhd" "Mux669" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux670 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux670\"" {  } { { "Banco_reg.vhd" "Mux670" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux671 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux671\"" {  } { { "Banco_reg.vhd" "Mux671" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux672 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux672\"" {  } { { "Banco_reg.vhd" "Mux672" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux673 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux673\"" {  } { { "Banco_reg.vhd" "Mux673" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux674 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux674\"" {  } { { "Banco_reg.vhd" "Mux674" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux675 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux675\"" {  } { { "Banco_reg.vhd" "Mux675" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux676 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux676\"" {  } { { "Banco_reg.vhd" "Mux676" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux677 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux677\"" {  } { { "Banco_reg.vhd" "Mux677" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux678 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux678\"" {  } { { "Banco_reg.vhd" "Mux678" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux679 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux679\"" {  } { { "Banco_reg.vhd" "Mux679" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux680 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux680\"" {  } { { "Banco_reg.vhd" "Mux680" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux681 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux681\"" {  } { { "Banco_reg.vhd" "Mux681" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux682 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux682\"" {  } { { "Banco_reg.vhd" "Mux682" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux683 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux683\"" {  } { { "Banco_reg.vhd" "Mux683" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux684 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux684\"" {  } { { "Banco_reg.vhd" "Mux684" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux685 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux685\"" {  } { { "Banco_reg.vhd" "Mux685" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux686 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux686\"" {  } { { "Banco_reg.vhd" "Mux686" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux687 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux687\"" {  } { { "Banco_reg.vhd" "Mux687" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux688 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux688\"" {  } { { "Banco_reg.vhd" "Mux688" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux689 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux689\"" {  } { { "Banco_reg.vhd" "Mux689" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux690 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux690\"" {  } { { "Banco_reg.vhd" "Mux690" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux691 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux691\"" {  } { { "Banco_reg.vhd" "Mux691" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux692 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux692\"" {  } { { "Banco_reg.vhd" "Mux692" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux693 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux693\"" {  } { { "Banco_reg.vhd" "Mux693" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux694 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux694\"" {  } { { "Banco_reg.vhd" "Mux694" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux695 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux695\"" {  } { { "Banco_reg.vhd" "Mux695" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux696 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux696\"" {  } { { "Banco_reg.vhd" "Mux696" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux697 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux697\"" {  } { { "Banco_reg.vhd" "Mux697" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux698 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux698\"" {  } { { "Banco_reg.vhd" "Mux698" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux699 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux699\"" {  } { { "Banco_reg.vhd" "Mux699" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux700 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux700\"" {  } { { "Banco_reg.vhd" "Mux700" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux701 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux701\"" {  } { { "Banco_reg.vhd" "Mux701" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux702 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux702\"" {  } { { "Banco_reg.vhd" "Mux702" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux703 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux703\"" {  } { { "Banco_reg.vhd" "Mux703" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux704 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux704\"" {  } { { "Banco_reg.vhd" "Mux704" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux705 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux705\"" {  } { { "Banco_reg.vhd" "Mux705" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux706 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux706\"" {  } { { "Banco_reg.vhd" "Mux706" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux707 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux707\"" {  } { { "Banco_reg.vhd" "Mux707" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux708 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux708\"" {  } { { "Banco_reg.vhd" "Mux708" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux709 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux709\"" {  } { { "Banco_reg.vhd" "Mux709" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux710 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux710\"" {  } { { "Banco_reg.vhd" "Mux710" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux711 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux711\"" {  } { { "Banco_reg.vhd" "Mux711" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux712 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux712\"" {  } { { "Banco_reg.vhd" "Mux712" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux713 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux713\"" {  } { { "Banco_reg.vhd" "Mux713" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux714 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux714\"" {  } { { "Banco_reg.vhd" "Mux714" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux715 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux715\"" {  } { { "Banco_reg.vhd" "Mux715" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux716 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux716\"" {  } { { "Banco_reg.vhd" "Mux716" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux717 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux717\"" {  } { { "Banco_reg.vhd" "Mux717" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux718 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux718\"" {  } { { "Banco_reg.vhd" "Mux718" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux719 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux719\"" {  } { { "Banco_reg.vhd" "Mux719" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux720 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux720\"" {  } { { "Banco_reg.vhd" "Mux720" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux721 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux721\"" {  } { { "Banco_reg.vhd" "Mux721" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux722 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux722\"" {  } { { "Banco_reg.vhd" "Mux722" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux723 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux723\"" {  } { { "Banco_reg.vhd" "Mux723" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux724 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux724\"" {  } { { "Banco_reg.vhd" "Mux724" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux725 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux725\"" {  } { { "Banco_reg.vhd" "Mux725" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux726 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux726\"" {  } { { "Banco_reg.vhd" "Mux726" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux727 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux727\"" {  } { { "Banco_reg.vhd" "Mux727" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux728 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux728\"" {  } { { "Banco_reg.vhd" "Mux728" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux729 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux729\"" {  } { { "Banco_reg.vhd" "Mux729" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux730 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux730\"" {  } { { "Banco_reg.vhd" "Mux730" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux731 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux731\"" {  } { { "Banco_reg.vhd" "Mux731" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux732 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux732\"" {  } { { "Banco_reg.vhd" "Mux732" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux733 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux733\"" {  } { { "Banco_reg.vhd" "Mux733" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux734 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux734\"" {  } { { "Banco_reg.vhd" "Mux734" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux735 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux735\"" {  } { { "Banco_reg.vhd" "Mux735" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux736 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux736\"" {  } { { "Banco_reg.vhd" "Mux736" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux737 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux737\"" {  } { { "Banco_reg.vhd" "Mux737" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux738 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux738\"" {  } { { "Banco_reg.vhd" "Mux738" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux739 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux739\"" {  } { { "Banco_reg.vhd" "Mux739" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux740 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux740\"" {  } { { "Banco_reg.vhd" "Mux740" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux741 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux741\"" {  } { { "Banco_reg.vhd" "Mux741" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux742 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux742\"" {  } { { "Banco_reg.vhd" "Mux742" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux743 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux743\"" {  } { { "Banco_reg.vhd" "Mux743" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux744 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux744\"" {  } { { "Banco_reg.vhd" "Mux744" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux745 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux745\"" {  } { { "Banco_reg.vhd" "Mux745" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux746 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux746\"" {  } { { "Banco_reg.vhd" "Mux746" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux747 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux747\"" {  } { { "Banco_reg.vhd" "Mux747" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux748 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux748\"" {  } { { "Banco_reg.vhd" "Mux748" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux749 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux749\"" {  } { { "Banco_reg.vhd" "Mux749" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux750 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux750\"" {  } { { "Banco_reg.vhd" "Mux750" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux751 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux751\"" {  } { { "Banco_reg.vhd" "Mux751" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux752 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux752\"" {  } { { "Banco_reg.vhd" "Mux752" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux753 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux753\"" {  } { { "Banco_reg.vhd" "Mux753" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux754 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux754\"" {  } { { "Banco_reg.vhd" "Mux754" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux755 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux755\"" {  } { { "Banco_reg.vhd" "Mux755" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux756 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux756\"" {  } { { "Banco_reg.vhd" "Mux756" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux757 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux757\"" {  } { { "Banco_reg.vhd" "Mux757" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux758 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux758\"" {  } { { "Banco_reg.vhd" "Mux758" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux759 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux759\"" {  } { { "Banco_reg.vhd" "Mux759" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux760 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux760\"" {  } { { "Banco_reg.vhd" "Mux760" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux761 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux761\"" {  } { { "Banco_reg.vhd" "Mux761" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux762 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux762\"" {  } { { "Banco_reg.vhd" "Mux762" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux763 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux763\"" {  } { { "Banco_reg.vhd" "Mux763" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux764 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux764\"" {  } { { "Banco_reg.vhd" "Mux764" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux765 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux765\"" {  } { { "Banco_reg.vhd" "Mux765" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux766 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux766\"" {  } { { "Banco_reg.vhd" "Mux766" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux767 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux767\"" {  } { { "Banco_reg.vhd" "Mux767" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux768 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux768\"" {  } { { "Banco_reg.vhd" "Mux768" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux769 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux769\"" {  } { { "Banco_reg.vhd" "Mux769" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux770 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux770\"" {  } { { "Banco_reg.vhd" "Mux770" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux771 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux771\"" {  } { { "Banco_reg.vhd" "Mux771" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux772 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux772\"" {  } { { "Banco_reg.vhd" "Mux772" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux773 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux773\"" {  } { { "Banco_reg.vhd" "Mux773" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux774 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux774\"" {  } { { "Banco_reg.vhd" "Mux774" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux775 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux775\"" {  } { { "Banco_reg.vhd" "Mux775" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux776 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux776\"" {  } { { "Banco_reg.vhd" "Mux776" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux777 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux777\"" {  } { { "Banco_reg.vhd" "Mux777" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux778 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux778\"" {  } { { "Banco_reg.vhd" "Mux778" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux779 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux779\"" {  } { { "Banco_reg.vhd" "Mux779" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux780 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux780\"" {  } { { "Banco_reg.vhd" "Mux780" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux781 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux781\"" {  } { { "Banco_reg.vhd" "Mux781" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux782 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux782\"" {  } { { "Banco_reg.vhd" "Mux782" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux783 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux783\"" {  } { { "Banco_reg.vhd" "Mux783" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux784 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux784\"" {  } { { "Banco_reg.vhd" "Mux784" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux785 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux785\"" {  } { { "Banco_reg.vhd" "Mux785" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux786 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux786\"" {  } { { "Banco_reg.vhd" "Mux786" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux787 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux787\"" {  } { { "Banco_reg.vhd" "Mux787" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux788 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux788\"" {  } { { "Banco_reg.vhd" "Mux788" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux789 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux789\"" {  } { { "Banco_reg.vhd" "Mux789" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux790 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux790\"" {  } { { "Banco_reg.vhd" "Mux790" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux791 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux791\"" {  } { { "Banco_reg.vhd" "Mux791" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux792 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux792\"" {  } { { "Banco_reg.vhd" "Mux792" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux793 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux793\"" {  } { { "Banco_reg.vhd" "Mux793" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux794 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux794\"" {  } { { "Banco_reg.vhd" "Mux794" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux795 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux795\"" {  } { { "Banco_reg.vhd" "Mux795" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux796 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux796\"" {  } { { "Banco_reg.vhd" "Mux796" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux797 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux797\"" {  } { { "Banco_reg.vhd" "Mux797" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux798 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux798\"" {  } { { "Banco_reg.vhd" "Mux798" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux799 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux799\"" {  } { { "Banco_reg.vhd" "Mux799" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux800 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux800\"" {  } { { "Banco_reg.vhd" "Mux800" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux801 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux801\"" {  } { { "Banco_reg.vhd" "Mux801" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux802 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux802\"" {  } { { "Banco_reg.vhd" "Mux802" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux803 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux803\"" {  } { { "Banco_reg.vhd" "Mux803" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux804 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux804\"" {  } { { "Banco_reg.vhd" "Mux804" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux805 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux805\"" {  } { { "Banco_reg.vhd" "Mux805" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux806 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux806\"" {  } { { "Banco_reg.vhd" "Mux806" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux807 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux807\"" {  } { { "Banco_reg.vhd" "Mux807" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux808 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux808\"" {  } { { "Banco_reg.vhd" "Mux808" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux809 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux809\"" {  } { { "Banco_reg.vhd" "Mux809" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux810 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux810\"" {  } { { "Banco_reg.vhd" "Mux810" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux811 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux811\"" {  } { { "Banco_reg.vhd" "Mux811" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux812 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux812\"" {  } { { "Banco_reg.vhd" "Mux812" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux813 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux813\"" {  } { { "Banco_reg.vhd" "Mux813" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux814 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux814\"" {  } { { "Banco_reg.vhd" "Mux814" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux815 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux815\"" {  } { { "Banco_reg.vhd" "Mux815" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux816 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux816\"" {  } { { "Banco_reg.vhd" "Mux816" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux817 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux817\"" {  } { { "Banco_reg.vhd" "Mux817" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux818 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux818\"" {  } { { "Banco_reg.vhd" "Mux818" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux819 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux819\"" {  } { { "Banco_reg.vhd" "Mux819" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux820 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux820\"" {  } { { "Banco_reg.vhd" "Mux820" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux821 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux821\"" {  } { { "Banco_reg.vhd" "Mux821" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux822 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux822\"" {  } { { "Banco_reg.vhd" "Mux822" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux823 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux823\"" {  } { { "Banco_reg.vhd" "Mux823" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux824 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux824\"" {  } { { "Banco_reg.vhd" "Mux824" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux825 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux825\"" {  } { { "Banco_reg.vhd" "Mux825" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux826 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux826\"" {  } { { "Banco_reg.vhd" "Mux826" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux827 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux827\"" {  } { { "Banco_reg.vhd" "Mux827" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux828 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux828\"" {  } { { "Banco_reg.vhd" "Mux828" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux829 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux829\"" {  } { { "Banco_reg.vhd" "Mux829" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux830 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux830\"" {  } { { "Banco_reg.vhd" "Mux830" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux831 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux831\"" {  } { { "Banco_reg.vhd" "Mux831" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux832 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux832\"" {  } { { "Banco_reg.vhd" "Mux832" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux833 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux833\"" {  } { { "Banco_reg.vhd" "Mux833" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux834 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux834\"" {  } { { "Banco_reg.vhd" "Mux834" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux835 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux835\"" {  } { { "Banco_reg.vhd" "Mux835" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux836 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux836\"" {  } { { "Banco_reg.vhd" "Mux836" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux837 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux837\"" {  } { { "Banco_reg.vhd" "Mux837" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux838 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux838\"" {  } { { "Banco_reg.vhd" "Mux838" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux839 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux839\"" {  } { { "Banco_reg.vhd" "Mux839" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux840 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux840\"" {  } { { "Banco_reg.vhd" "Mux840" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux841 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux841\"" {  } { { "Banco_reg.vhd" "Mux841" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux842 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux842\"" {  } { { "Banco_reg.vhd" "Mux842" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux843 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux843\"" {  } { { "Banco_reg.vhd" "Mux843" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux844 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux844\"" {  } { { "Banco_reg.vhd" "Mux844" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux845 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux845\"" {  } { { "Banco_reg.vhd" "Mux845" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux846 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux846\"" {  } { { "Banco_reg.vhd" "Mux846" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux847 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux847\"" {  } { { "Banco_reg.vhd" "Mux847" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux848 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux848\"" {  } { { "Banco_reg.vhd" "Mux848" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux849 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux849\"" {  } { { "Banco_reg.vhd" "Mux849" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux850 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux850\"" {  } { { "Banco_reg.vhd" "Mux850" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux851 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux851\"" {  } { { "Banco_reg.vhd" "Mux851" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux852 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux852\"" {  } { { "Banco_reg.vhd" "Mux852" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux853 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux853\"" {  } { { "Banco_reg.vhd" "Mux853" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux854 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux854\"" {  } { { "Banco_reg.vhd" "Mux854" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux855 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux855\"" {  } { { "Banco_reg.vhd" "Mux855" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux856 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux856\"" {  } { { "Banco_reg.vhd" "Mux856" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux857 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux857\"" {  } { { "Banco_reg.vhd" "Mux857" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux858 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux858\"" {  } { { "Banco_reg.vhd" "Mux858" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux859 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux859\"" {  } { { "Banco_reg.vhd" "Mux859" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux860 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux860\"" {  } { { "Banco_reg.vhd" "Mux860" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux861 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux861\"" {  } { { "Banco_reg.vhd" "Mux861" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux862 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux862\"" {  } { { "Banco_reg.vhd" "Mux862" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux863 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux863\"" {  } { { "Banco_reg.vhd" "Mux863" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux864 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux864\"" {  } { { "Banco_reg.vhd" "Mux864" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux865 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux865\"" {  } { { "Banco_reg.vhd" "Mux865" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux866 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux866\"" {  } { { "Banco_reg.vhd" "Mux866" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux867 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux867\"" {  } { { "Banco_reg.vhd" "Mux867" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux868 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux868\"" {  } { { "Banco_reg.vhd" "Mux868" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux869 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux869\"" {  } { { "Banco_reg.vhd" "Mux869" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux870 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux870\"" {  } { { "Banco_reg.vhd" "Mux870" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux871 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux871\"" {  } { { "Banco_reg.vhd" "Mux871" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux872 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux872\"" {  } { { "Banco_reg.vhd" "Mux872" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux873 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux873\"" {  } { { "Banco_reg.vhd" "Mux873" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux874 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux874\"" {  } { { "Banco_reg.vhd" "Mux874" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux875 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux875\"" {  } { { "Banco_reg.vhd" "Mux875" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux876 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux876\"" {  } { { "Banco_reg.vhd" "Mux876" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux877 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux877\"" {  } { { "Banco_reg.vhd" "Mux877" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux878 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux878\"" {  } { { "Banco_reg.vhd" "Mux878" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux879 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux879\"" {  } { { "Banco_reg.vhd" "Mux879" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux880 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux880\"" {  } { { "Banco_reg.vhd" "Mux880" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux881 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux881\"" {  } { { "Banco_reg.vhd" "Mux881" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux882 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux882\"" {  } { { "Banco_reg.vhd" "Mux882" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux883 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux883\"" {  } { { "Banco_reg.vhd" "Mux883" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux884 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux884\"" {  } { { "Banco_reg.vhd" "Mux884" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux885 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux885\"" {  } { { "Banco_reg.vhd" "Mux885" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux886 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux886\"" {  } { { "Banco_reg.vhd" "Mux886" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux887 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux887\"" {  } { { "Banco_reg.vhd" "Mux887" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux888 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux888\"" {  } { { "Banco_reg.vhd" "Mux888" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux889 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux889\"" {  } { { "Banco_reg.vhd" "Mux889" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux890 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux890\"" {  } { { "Banco_reg.vhd" "Mux890" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux891 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux891\"" {  } { { "Banco_reg.vhd" "Mux891" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux892 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux892\"" {  } { { "Banco_reg.vhd" "Mux892" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux893 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux893\"" {  } { { "Banco_reg.vhd" "Mux893" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux894 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux894\"" {  } { { "Banco_reg.vhd" "Mux894" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux895 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux895\"" {  } { { "Banco_reg.vhd" "Mux895" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux896 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux896\"" {  } { { "Banco_reg.vhd" "Mux896" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux897 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux897\"" {  } { { "Banco_reg.vhd" "Mux897" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux898 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux898\"" {  } { { "Banco_reg.vhd" "Mux898" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux899 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux899\"" {  } { { "Banco_reg.vhd" "Mux899" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux900 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux900\"" {  } { { "Banco_reg.vhd" "Mux900" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux901 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux901\"" {  } { { "Banco_reg.vhd" "Mux901" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux902 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux902\"" {  } { { "Banco_reg.vhd" "Mux902" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux903 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux903\"" {  } { { "Banco_reg.vhd" "Mux903" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux904 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux904\"" {  } { { "Banco_reg.vhd" "Mux904" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux905 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux905\"" {  } { { "Banco_reg.vhd" "Mux905" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux906 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux906\"" {  } { { "Banco_reg.vhd" "Mux906" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux907 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux907\"" {  } { { "Banco_reg.vhd" "Mux907" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux908 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux908\"" {  } { { "Banco_reg.vhd" "Mux908" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux909 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux909\"" {  } { { "Banco_reg.vhd" "Mux909" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux910 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux910\"" {  } { { "Banco_reg.vhd" "Mux910" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux911 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux911\"" {  } { { "Banco_reg.vhd" "Mux911" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux912 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux912\"" {  } { { "Banco_reg.vhd" "Mux912" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux913 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux913\"" {  } { { "Banco_reg.vhd" "Mux913" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux914 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux914\"" {  } { { "Banco_reg.vhd" "Mux914" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux915 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux915\"" {  } { { "Banco_reg.vhd" "Mux915" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux916 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux916\"" {  } { { "Banco_reg.vhd" "Mux916" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux917 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux917\"" {  } { { "Banco_reg.vhd" "Mux917" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux918 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux918\"" {  } { { "Banco_reg.vhd" "Mux918" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux919 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux919\"" {  } { { "Banco_reg.vhd" "Mux919" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux920 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux920\"" {  } { { "Banco_reg.vhd" "Mux920" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux921 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux921\"" {  } { { "Banco_reg.vhd" "Mux921" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux922 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux922\"" {  } { { "Banco_reg.vhd" "Mux922" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux923 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux923\"" {  } { { "Banco_reg.vhd" "Mux923" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux924 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux924\"" {  } { { "Banco_reg.vhd" "Mux924" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux925 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux925\"" {  } { { "Banco_reg.vhd" "Mux925" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux926 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux926\"" {  } { { "Banco_reg.vhd" "Mux926" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux927 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux927\"" {  } { { "Banco_reg.vhd" "Mux927" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux928 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux928\"" {  } { { "Banco_reg.vhd" "Mux928" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux929 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux929\"" {  } { { "Banco_reg.vhd" "Mux929" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux930 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux930\"" {  } { { "Banco_reg.vhd" "Mux930" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux931 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux931\"" {  } { { "Banco_reg.vhd" "Mux931" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux932 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux932\"" {  } { { "Banco_reg.vhd" "Mux932" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux933 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux933\"" {  } { { "Banco_reg.vhd" "Mux933" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux934 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux934\"" {  } { { "Banco_reg.vhd" "Mux934" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux935 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux935\"" {  } { { "Banco_reg.vhd" "Mux935" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux936 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux936\"" {  } { { "Banco_reg.vhd" "Mux936" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux937 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux937\"" {  } { { "Banco_reg.vhd" "Mux937" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux938 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux938\"" {  } { { "Banco_reg.vhd" "Mux938" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux939 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux939\"" {  } { { "Banco_reg.vhd" "Mux939" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux940 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux940\"" {  } { { "Banco_reg.vhd" "Mux940" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux941 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux941\"" {  } { { "Banco_reg.vhd" "Mux941" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux942 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux942\"" {  } { { "Banco_reg.vhd" "Mux942" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux943 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux943\"" {  } { { "Banco_reg.vhd" "Mux943" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux944 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux944\"" {  } { { "Banco_reg.vhd" "Mux944" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux945 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux945\"" {  } { { "Banco_reg.vhd" "Mux945" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux946 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux946\"" {  } { { "Banco_reg.vhd" "Mux946" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux947 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux947\"" {  } { { "Banco_reg.vhd" "Mux947" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux948 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux948\"" {  } { { "Banco_reg.vhd" "Mux948" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux949 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux949\"" {  } { { "Banco_reg.vhd" "Mux949" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux950 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux950\"" {  } { { "Banco_reg.vhd" "Mux950" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux951 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux951\"" {  } { { "Banco_reg.vhd" "Mux951" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux952 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux952\"" {  } { { "Banco_reg.vhd" "Mux952" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux953 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux953\"" {  } { { "Banco_reg.vhd" "Mux953" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux954 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux954\"" {  } { { "Banco_reg.vhd" "Mux954" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux955 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux955\"" {  } { { "Banco_reg.vhd" "Mux955" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux956 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux956\"" {  } { { "Banco_reg.vhd" "Mux956" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux957 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux957\"" {  } { { "Banco_reg.vhd" "Mux957" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux958 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux958\"" {  } { { "Banco_reg.vhd" "Mux958" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux959 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux959\"" {  } { { "Banco_reg.vhd" "Mux959" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux960 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux960\"" {  } { { "Banco_reg.vhd" "Mux960" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux961 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux961\"" {  } { { "Banco_reg.vhd" "Mux961" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux962 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux962\"" {  } { { "Banco_reg.vhd" "Mux962" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux963 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux963\"" {  } { { "Banco_reg.vhd" "Mux963" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux964 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux964\"" {  } { { "Banco_reg.vhd" "Mux964" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux965 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux965\"" {  } { { "Banco_reg.vhd" "Mux965" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux966 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux966\"" {  } { { "Banco_reg.vhd" "Mux966" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux967 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux967\"" {  } { { "Banco_reg.vhd" "Mux967" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux968 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux968\"" {  } { { "Banco_reg.vhd" "Mux968" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux969 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux969\"" {  } { { "Banco_reg.vhd" "Mux969" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux970 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux970\"" {  } { { "Banco_reg.vhd" "Mux970" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux971 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux971\"" {  } { { "Banco_reg.vhd" "Mux971" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux972 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux972\"" {  } { { "Banco_reg.vhd" "Mux972" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux973 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux973\"" {  } { { "Banco_reg.vhd" "Mux973" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux974 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux974\"" {  } { { "Banco_reg.vhd" "Mux974" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux975 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux975\"" {  } { { "Banco_reg.vhd" "Mux975" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux976 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux976\"" {  } { { "Banco_reg.vhd" "Mux976" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux977 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux977\"" {  } { { "Banco_reg.vhd" "Mux977" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux978 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux978\"" {  } { { "Banco_reg.vhd" "Mux978" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux979 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux979\"" {  } { { "Banco_reg.vhd" "Mux979" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux980 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux980\"" {  } { { "Banco_reg.vhd" "Mux980" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux981 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux981\"" {  } { { "Banco_reg.vhd" "Mux981" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux982 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux982\"" {  } { { "Banco_reg.vhd" "Mux982" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux983 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux983\"" {  } { { "Banco_reg.vhd" "Mux983" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux984 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux984\"" {  } { { "Banco_reg.vhd" "Mux984" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux985 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux985\"" {  } { { "Banco_reg.vhd" "Mux985" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux986 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux986\"" {  } { { "Banco_reg.vhd" "Mux986" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux987 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux987\"" {  } { { "Banco_reg.vhd" "Mux987" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux988 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux988\"" {  } { { "Banco_reg.vhd" "Mux988" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux989 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux989\"" {  } { { "Banco_reg.vhd" "Mux989" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux990 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux990\"" {  } { { "Banco_reg.vhd" "Mux990" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux991 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux991\"" {  } { { "Banco_reg.vhd" "Mux991" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux992 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux992\"" {  } { { "Banco_reg.vhd" "Mux992" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux993 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux993\"" {  } { { "Banco_reg.vhd" "Mux993" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux994 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux994\"" {  } { { "Banco_reg.vhd" "Mux994" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux995 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux995\"" {  } { { "Banco_reg.vhd" "Mux995" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux996 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux996\"" {  } { { "Banco_reg.vhd" "Mux996" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux997 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux997\"" {  } { { "Banco_reg.vhd" "Mux997" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux998 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux998\"" {  } { { "Banco_reg.vhd" "Mux998" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux999 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux999\"" {  } { { "Banco_reg.vhd" "Mux999" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1000 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1000\"" {  } { { "Banco_reg.vhd" "Mux1000" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1001 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1001\"" {  } { { "Banco_reg.vhd" "Mux1001" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1002 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1002\"" {  } { { "Banco_reg.vhd" "Mux1002" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1003 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1003\"" {  } { { "Banco_reg.vhd" "Mux1003" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1004 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1004\"" {  } { { "Banco_reg.vhd" "Mux1004" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1005 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1005\"" {  } { { "Banco_reg.vhd" "Mux1005" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1006 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1006\"" {  } { { "Banco_reg.vhd" "Mux1006" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1007 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1007\"" {  } { { "Banco_reg.vhd" "Mux1007" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1008 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1008\"" {  } { { "Banco_reg.vhd" "Mux1008" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1009 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1009\"" {  } { { "Banco_reg.vhd" "Mux1009" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1010 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1010\"" {  } { { "Banco_reg.vhd" "Mux1010" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1011 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1011\"" {  } { { "Banco_reg.vhd" "Mux1011" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1012 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1012\"" {  } { { "Banco_reg.vhd" "Mux1012" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1013 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1013\"" {  } { { "Banco_reg.vhd" "Mux1013" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1014 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1014\"" {  } { { "Banco_reg.vhd" "Mux1014" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1015 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1015\"" {  } { { "Banco_reg.vhd" "Mux1015" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1016 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1016\"" {  } { { "Banco_reg.vhd" "Mux1016" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1017 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1017\"" {  } { { "Banco_reg.vhd" "Mux1017" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1018 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1018\"" {  } { { "Banco_reg.vhd" "Mux1018" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1019 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1019\"" {  } { { "Banco_reg.vhd" "Mux1019" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1020 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1020\"" {  } { { "Banco_reg.vhd" "Mux1020" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1021 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1021\"" {  } { { "Banco_reg.vhd" "Mux1021" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1022 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1022\"" {  } { { "Banco_reg.vhd" "Mux1022" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1023 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1023\"" {  } { { "Banco_reg.vhd" "Mux1023" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1024 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1024\"" {  } { { "Banco_reg.vhd" "Mux1024" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1025 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1025\"" {  } { { "Banco_reg.vhd" "Mux1025" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1026 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1026\"" {  } { { "Banco_reg.vhd" "Mux1026" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1027 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1027\"" {  } { { "Banco_reg.vhd" "Mux1027" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1028 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1028\"" {  } { { "Banco_reg.vhd" "Mux1028" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1029 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1029\"" {  } { { "Banco_reg.vhd" "Mux1029" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1030 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1030\"" {  } { { "Banco_reg.vhd" "Mux1030" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1031 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1031\"" {  } { { "Banco_reg.vhd" "Mux1031" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1032 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1032\"" {  } { { "Banco_reg.vhd" "Mux1032" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1033 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1033\"" {  } { { "Banco_reg.vhd" "Mux1033" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1034 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1034\"" {  } { { "Banco_reg.vhd" "Mux1034" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1035 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1035\"" {  } { { "Banco_reg.vhd" "Mux1035" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1036 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1036\"" {  } { { "Banco_reg.vhd" "Mux1036" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1037 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1037\"" {  } { { "Banco_reg.vhd" "Mux1037" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1038 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1038\"" {  } { { "Banco_reg.vhd" "Mux1038" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1039 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1039\"" {  } { { "Banco_reg.vhd" "Mux1039" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1040 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1040\"" {  } { { "Banco_reg.vhd" "Mux1040" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1041 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1041\"" {  } { { "Banco_reg.vhd" "Mux1041" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1042 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1042\"" {  } { { "Banco_reg.vhd" "Mux1042" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1043 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1043\"" {  } { { "Banco_reg.vhd" "Mux1043" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1044 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1044\"" {  } { { "Banco_reg.vhd" "Mux1044" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1045 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1045\"" {  } { { "Banco_reg.vhd" "Mux1045" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1046 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1046\"" {  } { { "Banco_reg.vhd" "Mux1046" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1047 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1047\"" {  } { { "Banco_reg.vhd" "Mux1047" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1048 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1048\"" {  } { { "Banco_reg.vhd" "Mux1048" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1049 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1049\"" {  } { { "Banco_reg.vhd" "Mux1049" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1050 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1050\"" {  } { { "Banco_reg.vhd" "Mux1050" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1051 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1051\"" {  } { { "Banco_reg.vhd" "Mux1051" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1052 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1052\"" {  } { { "Banco_reg.vhd" "Mux1052" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1053 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1053\"" {  } { { "Banco_reg.vhd" "Mux1053" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1054 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1054\"" {  } { { "Banco_reg.vhd" "Mux1054" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1055 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1055\"" {  } { { "Banco_reg.vhd" "Mux1055" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1056 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1056\"" {  } { { "Banco_reg.vhd" "Mux1056" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1057 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1057\"" {  } { { "Banco_reg.vhd" "Mux1057" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1058 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1058\"" {  } { { "Banco_reg.vhd" "Mux1058" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1059 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1059\"" {  } { { "Banco_reg.vhd" "Mux1059" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1060 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1060\"" {  } { { "Banco_reg.vhd" "Mux1060" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1061 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1061\"" {  } { { "Banco_reg.vhd" "Mux1061" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1062 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1062\"" {  } { { "Banco_reg.vhd" "Mux1062" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1063 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1063\"" {  } { { "Banco_reg.vhd" "Mux1063" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1064 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1064\"" {  } { { "Banco_reg.vhd" "Mux1064" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1065 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1065\"" {  } { { "Banco_reg.vhd" "Mux1065" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1066 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1066\"" {  } { { "Banco_reg.vhd" "Mux1066" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1067 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1067\"" {  } { { "Banco_reg.vhd" "Mux1067" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1068 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1068\"" {  } { { "Banco_reg.vhd" "Mux1068" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1069 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1069\"" {  } { { "Banco_reg.vhd" "Mux1069" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1070 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1070\"" {  } { { "Banco_reg.vhd" "Mux1070" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1071 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1071\"" {  } { { "Banco_reg.vhd" "Mux1071" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1072 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1072\"" {  } { { "Banco_reg.vhd" "Mux1072" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1073 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1073\"" {  } { { "Banco_reg.vhd" "Mux1073" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1074 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1074\"" {  } { { "Banco_reg.vhd" "Mux1074" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1075 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1075\"" {  } { { "Banco_reg.vhd" "Mux1075" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1076 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1076\"" {  } { { "Banco_reg.vhd" "Mux1076" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1077 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1077\"" {  } { { "Banco_reg.vhd" "Mux1077" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1078 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1078\"" {  } { { "Banco_reg.vhd" "Mux1078" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1079 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1079\"" {  } { { "Banco_reg.vhd" "Mux1079" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1080 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1080\"" {  } { { "Banco_reg.vhd" "Mux1080" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1081 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1081\"" {  } { { "Banco_reg.vhd" "Mux1081" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1082 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1082\"" {  } { { "Banco_reg.vhd" "Mux1082" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1083 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1083\"" {  } { { "Banco_reg.vhd" "Mux1083" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1084 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1084\"" {  } { { "Banco_reg.vhd" "Mux1084" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1085 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1085\"" {  } { { "Banco_reg.vhd" "Mux1085" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1086 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1086\"" {  } { { "Banco_reg.vhd" "Mux1086" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:inst12\|Mux1087 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:inst12\|Mux1087\"" {  } { { "Banco_reg.vhd" "Mux1087" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux0\"" {  } { { "ula32.vhd" "Mux0" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux1\"" {  } { { "ula32.vhd" "Mux1" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux2\"" {  } { { "ula32.vhd" "Mux2" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux3\"" {  } { { "ula32.vhd" "Mux3" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux4\"" {  } { { "ula32.vhd" "Mux4" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux5\"" {  } { { "ula32.vhd" "Mux5" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux6\"" {  } { { "ula32.vhd" "Mux6" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux7\"" {  } { { "ula32.vhd" "Mux7" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux8\"" {  } { { "ula32.vhd" "Mux8" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux9\"" {  } { { "ula32.vhd" "Mux9" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux10\"" {  } { { "ula32.vhd" "Mux10" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux11\"" {  } { { "ula32.vhd" "Mux11" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux12\"" {  } { { "ula32.vhd" "Mux12" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux13\"" {  } { { "ula32.vhd" "Mux13" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux14\"" {  } { { "ula32.vhd" "Mux14" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux15\"" {  } { { "ula32.vhd" "Mux15" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux16\"" {  } { { "ula32.vhd" "Mux16" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux17\"" {  } { { "ula32.vhd" "Mux17" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux18\"" {  } { { "ula32.vhd" "Mux18" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux19\"" {  } { { "ula32.vhd" "Mux19" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux20\"" {  } { { "ula32.vhd" "Mux20" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux21\"" {  } { { "ula32.vhd" "Mux21" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux22\"" {  } { { "ula32.vhd" "Mux22" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux23\"" {  } { { "ula32.vhd" "Mux23" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux24\"" {  } { { "ula32.vhd" "Mux24" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux25\"" {  } { { "ula32.vhd" "Mux25" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux26\"" {  } { { "ula32.vhd" "Mux26" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux27\"" {  } { { "ula32.vhd" "Mux27" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux28\"" {  } { { "ula32.vhd" "Mux28" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux29\"" {  } { { "ula32.vhd" "Mux29" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux30\"" {  } { { "ula32.vhd" "Mux30" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux31\"" {  } { { "ula32.vhd" "Mux31" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux32 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux32\"" {  } { { "ula32.vhd" "Mux32" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux33 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux33\"" {  } { { "ula32.vhd" "Mux33" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux34 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux34\"" {  } { { "ula32.vhd" "Mux34" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux35 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux35\"" {  } { { "ula32.vhd" "Mux35" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux36 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux36\"" {  } { { "ula32.vhd" "Mux36" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux37 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux37\"" {  } { { "ula32.vhd" "Mux37" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux38 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux38\"" {  } { { "ula32.vhd" "Mux38" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux39 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux39\"" {  } { { "ula32.vhd" "Mux39" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux40 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux40\"" {  } { { "ula32.vhd" "Mux40" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux41 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux41\"" {  } { { "ula32.vhd" "Mux41" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux42 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux42\"" {  } { { "ula32.vhd" "Mux42" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux43 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux43\"" {  } { { "ula32.vhd" "Mux43" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux44 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux44\"" {  } { { "ula32.vhd" "Mux44" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux45 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux45\"" {  } { { "ula32.vhd" "Mux45" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux46 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux46\"" {  } { { "ula32.vhd" "Mux46" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux47 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux47\"" {  } { { "ula32.vhd" "Mux47" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux48 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux48\"" {  } { { "ula32.vhd" "Mux48" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux49 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux49\"" {  } { { "ula32.vhd" "Mux49" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux50 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux50\"" {  } { { "ula32.vhd" "Mux50" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux51 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux51\"" {  } { { "ula32.vhd" "Mux51" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux52 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux52\"" {  } { { "ula32.vhd" "Mux52" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux53 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux53\"" {  } { { "ula32.vhd" "Mux53" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux54 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux54\"" {  } { { "ula32.vhd" "Mux54" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux55 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux55\"" {  } { { "ula32.vhd" "Mux55" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux56 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux56\"" {  } { { "ula32.vhd" "Mux56" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux57 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux57\"" {  } { { "ula32.vhd" "Mux57" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux58 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux58\"" {  } { { "ula32.vhd" "Mux58" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux59 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux59\"" {  } { { "ula32.vhd" "Mux59" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux60 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux60\"" {  } { { "ula32.vhd" "Mux60" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux61 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux61\"" {  } { { "ula32.vhd" "Mux61" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux62 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux62\"" {  } { { "ula32.vhd" "Mux62" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst20\|Mux63 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst20\|Mux63\"" {  } { { "ula32.vhd" "Mux63" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~1\"" {  } { { "Shiftbox.sv" "ShiftLeft0~1" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~2\"" {  } { { "Shiftbox.sv" "ShiftLeft0~2" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~3\"" {  } { { "Shiftbox.sv" "ShiftLeft0~3" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~4\"" {  } { { "Shiftbox.sv" "ShiftLeft0~4" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~6\"" {  } { { "Shiftbox.sv" "ShiftLeft0~6" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~7\"" {  } { { "Shiftbox.sv" "ShiftLeft0~7" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~9\"" {  } { { "Shiftbox.sv" "ShiftLeft0~9" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~10\"" {  } { { "Shiftbox.sv" "ShiftLeft0~10" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~12\"" {  } { { "Shiftbox.sv" "ShiftLeft0~12" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~13\"" {  } { { "Shiftbox.sv" "ShiftLeft0~13" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~15\"" {  } { { "Shiftbox.sv" "ShiftLeft0~15" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~16\"" {  } { { "Shiftbox.sv" "ShiftLeft0~16" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~18\"" {  } { { "Shiftbox.sv" "ShiftLeft0~18" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~19\"" {  } { { "Shiftbox.sv" "ShiftLeft0~19" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~21\"" {  } { { "Shiftbox.sv" "ShiftLeft0~21" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~22\"" {  } { { "Shiftbox.sv" "ShiftLeft0~22" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~24\"" {  } { { "Shiftbox.sv" "ShiftLeft0~24" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~25\"" {  } { { "Shiftbox.sv" "ShiftLeft0~25" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~27\"" {  } { { "Shiftbox.sv" "ShiftLeft0~27" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~28\"" {  } { { "Shiftbox.sv" "ShiftLeft0~28" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~30\"" {  } { { "Shiftbox.sv" "ShiftLeft0~30" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~31\"" {  } { { "Shiftbox.sv" "ShiftLeft0~31" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~33 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~33\"" {  } { { "Shiftbox.sv" "ShiftLeft0~33" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~34 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~34\"" {  } { { "Shiftbox.sv" "ShiftLeft0~34" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~36 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~36\"" {  } { { "Shiftbox.sv" "ShiftLeft0~36" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~37 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~37\"" {  } { { "Shiftbox.sv" "ShiftLeft0~37" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~39 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~39\"" {  } { { "Shiftbox.sv" "ShiftLeft0~39" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~40 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~40\"" {  } { { "Shiftbox.sv" "ShiftLeft0~40" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~42 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~42\"" {  } { { "Shiftbox.sv" "ShiftLeft0~42" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~43 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~43\"" {  } { { "Shiftbox.sv" "ShiftLeft0~43" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~45 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~45\"" {  } { { "Shiftbox.sv" "ShiftLeft0~45" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~46 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~46\"" {  } { { "Shiftbox.sv" "ShiftLeft0~46" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~48 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~48\"" {  } { { "Shiftbox.sv" "ShiftLeft0~48" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~49 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~49\"" {  } { { "Shiftbox.sv" "ShiftLeft0~49" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~51 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~51\"" {  } { { "Shiftbox.sv" "ShiftLeft0~51" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~52 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~52\"" {  } { { "Shiftbox.sv" "ShiftLeft0~52" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~54 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~54\"" {  } { { "Shiftbox.sv" "ShiftLeft0~54" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~55 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~55\"" {  } { { "Shiftbox.sv" "ShiftLeft0~55" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~57 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~57\"" {  } { { "Shiftbox.sv" "ShiftLeft0~57" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~58 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~58\"" {  } { { "Shiftbox.sv" "ShiftLeft0~58" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~60 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~60\"" {  } { { "Shiftbox.sv" "ShiftLeft0~60" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~61 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~61\"" {  } { { "Shiftbox.sv" "ShiftLeft0~61" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~63 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~63\"" {  } { { "Shiftbox.sv" "ShiftLeft0~63" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~64 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~64\"" {  } { { "Shiftbox.sv" "ShiftLeft0~64" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~66 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~66\"" {  } { { "Shiftbox.sv" "ShiftLeft0~66" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~67 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~67\"" {  } { { "Shiftbox.sv" "ShiftLeft0~67" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~69 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~69\"" {  } { { "Shiftbox.sv" "ShiftLeft0~69" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~70 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~70\"" {  } { { "Shiftbox.sv" "ShiftLeft0~70" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~72 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~72\"" {  } { { "Shiftbox.sv" "ShiftLeft0~72" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~73 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~73\"" {  } { { "Shiftbox.sv" "ShiftLeft0~73" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~75 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~75\"" {  } { { "Shiftbox.sv" "ShiftLeft0~75" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~76 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~76\"" {  } { { "Shiftbox.sv" "ShiftLeft0~76" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~78 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~78\"" {  } { { "Shiftbox.sv" "ShiftLeft0~78" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~79 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~79\"" {  } { { "Shiftbox.sv" "ShiftLeft0~79" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~81 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~81\"" {  } { { "Shiftbox.sv" "ShiftLeft0~81" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~82 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~82\"" {  } { { "Shiftbox.sv" "ShiftLeft0~82" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~84 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~84\"" {  } { { "Shiftbox.sv" "ShiftLeft0~84" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~85 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~85\"" {  } { { "Shiftbox.sv" "ShiftLeft0~85" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~87 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~87\"" {  } { { "Shiftbox.sv" "ShiftLeft0~87" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~88 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~88\"" {  } { { "Shiftbox.sv" "ShiftLeft0~88" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~90 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~90\"" {  } { { "Shiftbox.sv" "ShiftLeft0~90" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~91 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~91\"" {  } { { "Shiftbox.sv" "ShiftLeft0~91" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~93 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~93\"" {  } { { "Shiftbox.sv" "ShiftLeft0~93" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~94 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~94\"" {  } { { "Shiftbox.sv" "ShiftLeft0~94" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~96 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~96\"" {  } { { "Shiftbox.sv" "ShiftLeft0~96" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Shiftbox:inst23\|ShiftLeft0~97 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Shiftbox:inst23\|ShiftLeft0~97\"" {  } { { "Shiftbox.sv" "ShiftLeft0~97" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Shiftbox.sv" 5 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Banco_reg:inst12\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"Banco_reg:inst12\|lpm_mux:Mux0\"" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Banco_reg:inst12\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"Banco_reg:inst12\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Banco_reg.vhd" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kpc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_kpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kpc " "Info: Found entity 1: mux_kpc" {  } { { "db/mux_kpc.tdf" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/db/mux_kpc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Ula32:inst20\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"Ula32:inst20\|lpm_mux:Mux0\"" {  } { { "ula32.vhd" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 82 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ula32:inst20\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"Ula32:inst20\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ula32.vhd" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 82 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5oc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_5oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5oc " "Info: Found entity 1: mux_5oc" {  } { { "db/mux_5oc.tdf" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/db/mux_5oc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Ula32:inst20\|lpm_mux:Mux32 " "Info: Elaborated megafunction instantiation \"Ula32:inst20\|lpm_mux:Mux32\"" {  } { { "ula32.vhd" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 104 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ula32:inst20\|lpm_mux:Mux32 " "Info: Instantiated megafunction \"Ula32:inst20\|lpm_mux:Mux32\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ula32.vhd" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 104 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Ula32:inst20\|lpm_mux:Mux63 " "Info: Elaborated megafunction instantiation \"Ula32:inst20\|lpm_mux:Mux63\"" {  } { { "ula32.vhd" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 104 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ula32:inst20\|lpm_mux:Mux63 " "Info: Instantiated megafunction \"Ula32:inst20\|lpm_mux:Mux63\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ula32.vhd" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/ula32.vhd" 104 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Shiftbox:inst23\|lpm_mux:ShiftLeft0_rtl_0 " "Info: Elaborated megafunction instantiation \"Shiftbox:inst23\|lpm_mux:ShiftLeft0_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Shiftbox:inst23\|lpm_mux:ShiftLeft0_rtl_0 " "Info: Instantiated megafunction \"Shiftbox:inst23\|lpm_mux:ShiftLeft0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0oc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_0oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0oc " "Info: Found entity 1: mux_0oc" {  } { { "db/mux_0oc.tdf" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/db/mux_0oc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Shiftbox:inst23\|lpm_mux:ShiftLeft0_rtl_1 " "Info: Elaborated megafunction instantiation \"Shiftbox:inst23\|lpm_mux:ShiftLeft0_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Shiftbox:inst23\|lpm_mux:ShiftLeft0_rtl_1 " "Info: Instantiated megafunction \"Shiftbox:inst23\|lpm_mux:ShiftLeft0_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Shiftbox:inst23\|lpm_mux:ShiftLeft0_rtl_2 " "Info: Elaborated megafunction instantiation \"Shiftbox:inst23\|lpm_mux:ShiftLeft0_rtl_2\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Shiftbox:inst23\|lpm_mux:ShiftLeft0_rtl_2 " "Info: Instantiated megafunction \"Shiftbox:inst23\|lpm_mux:ShiftLeft0_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_a4d.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_a4d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_a4d " "Info: Found entity 1: mux_a4d" {  } { { "db/mux_a4d.tdf" "" { Text "C:/Users/Filipe/Dropbox/Public/ProjetoHW/db/mux_a4d.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Shiftbox:inst23\|lpm_mux:ShiftLeft0_rtl_5 " "Info: Elaborated megafunction instantiation \"Shiftbox:inst23\|lpm_mux:ShiftLeft0_rtl_5\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Shiftbox:inst23\|lpm_mux:ShiftLeft0_rtl_5 " "Info: Instantiated megafunction \"Shiftbox:inst23\|lpm_mux:ShiftLeft0_rtl_5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Shiftbox:inst23\|lpm_mux:ShiftLeft0_rtl_7 " "Info: Elaborated megafunction instantiation \"Shiftbox:inst23\|lpm_mux:ShiftLeft0_rtl_7\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Shiftbox:inst23\|lpm_mux:ShiftLeft0_rtl_7 " "Info: Instantiated megafunction \"Shiftbox:inst23\|lpm_mux:ShiftLeft0_rtl_7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 46 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "330 " "Info: Peak virtual memory: 330 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 17 16:46:01 2014 " "Info: Processing ended: Sun Aug 17 16:46:01 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Info: Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Info: Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
