Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jun  4 11:15:56 2025
| Host         : DESKTOP-MT4FC8D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.243        0.000                      0                   41        0.219        0.000                      0                   41        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.243        0.000                      0                   41        0.219        0.000                      0                   41        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.243ns  (required time - arrival time)
  Source:                 u_count/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_count/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 1.714ns (39.927%)  route 2.579ns (60.073%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.622     5.225    u_count/CLK
    SLICE_X47Y80         FDRE                                         r  u_count/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456     5.681 r  u_count/counter_reg[1]/Q
                         net (fo=2, routed)           0.464     6.145    u_count/counter_reg[1]
    SLICE_X46Y80         LUT2 (Prop_lut2_I1_O)        0.124     6.269 r  u_count/counter0_carry_i_1/O
                         net (fo=1, routed)           0.332     6.601    u_count/counter0_carry_i_1_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.196 r  u_count/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.196    u_count/counter0_carry_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.425 r  u_count/counter0_carry__0/CO[2]
                         net (fo=2, routed)           0.795     8.220    u_count/counter0_carry__0_n_1
    SLICE_X47Y85         LUT3 (Prop_lut3_I0_O)        0.310     8.530 r  u_count/counter[0]_i_1/O
                         net (fo=16, routed)          0.987     9.517    u_count/counter[0]_i_1_n_0
    SLICE_X47Y80         FDRE                                         r  u_count/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.502    14.925    u_count/CLK
    SLICE_X47Y80         FDRE                                         r  u_count/counter_reg[0]/C
                         clock pessimism              0.300    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X47Y80         FDRE (Setup_fdre_C_R)       -0.429    14.760    u_count/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                  5.243    

Slack (MET) :             5.243ns  (required time - arrival time)
  Source:                 u_count/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_count/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 1.714ns (39.927%)  route 2.579ns (60.073%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.622     5.225    u_count/CLK
    SLICE_X47Y80         FDRE                                         r  u_count/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456     5.681 r  u_count/counter_reg[1]/Q
                         net (fo=2, routed)           0.464     6.145    u_count/counter_reg[1]
    SLICE_X46Y80         LUT2 (Prop_lut2_I1_O)        0.124     6.269 r  u_count/counter0_carry_i_1/O
                         net (fo=1, routed)           0.332     6.601    u_count/counter0_carry_i_1_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.196 r  u_count/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.196    u_count/counter0_carry_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.425 r  u_count/counter0_carry__0/CO[2]
                         net (fo=2, routed)           0.795     8.220    u_count/counter0_carry__0_n_1
    SLICE_X47Y85         LUT3 (Prop_lut3_I0_O)        0.310     8.530 r  u_count/counter[0]_i_1/O
                         net (fo=16, routed)          0.987     9.517    u_count/counter[0]_i_1_n_0
    SLICE_X47Y80         FDRE                                         r  u_count/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.502    14.925    u_count/CLK
    SLICE_X47Y80         FDRE                                         r  u_count/counter_reg[1]/C
                         clock pessimism              0.300    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X47Y80         FDRE (Setup_fdre_C_R)       -0.429    14.760    u_count/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                  5.243    

Slack (MET) :             5.243ns  (required time - arrival time)
  Source:                 u_count/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_count/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 1.714ns (39.927%)  route 2.579ns (60.073%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.622     5.225    u_count/CLK
    SLICE_X47Y80         FDRE                                         r  u_count/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456     5.681 r  u_count/counter_reg[1]/Q
                         net (fo=2, routed)           0.464     6.145    u_count/counter_reg[1]
    SLICE_X46Y80         LUT2 (Prop_lut2_I1_O)        0.124     6.269 r  u_count/counter0_carry_i_1/O
                         net (fo=1, routed)           0.332     6.601    u_count/counter0_carry_i_1_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.196 r  u_count/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.196    u_count/counter0_carry_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.425 r  u_count/counter0_carry__0/CO[2]
                         net (fo=2, routed)           0.795     8.220    u_count/counter0_carry__0_n_1
    SLICE_X47Y85         LUT3 (Prop_lut3_I0_O)        0.310     8.530 r  u_count/counter[0]_i_1/O
                         net (fo=16, routed)          0.987     9.517    u_count/counter[0]_i_1_n_0
    SLICE_X47Y80         FDRE                                         r  u_count/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.502    14.925    u_count/CLK
    SLICE_X47Y80         FDRE                                         r  u_count/counter_reg[2]/C
                         clock pessimism              0.300    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X47Y80         FDRE (Setup_fdre_C_R)       -0.429    14.760    u_count/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                  5.243    

Slack (MET) :             5.243ns  (required time - arrival time)
  Source:                 u_count/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_count/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 1.714ns (39.927%)  route 2.579ns (60.073%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.622     5.225    u_count/CLK
    SLICE_X47Y80         FDRE                                         r  u_count/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456     5.681 r  u_count/counter_reg[1]/Q
                         net (fo=2, routed)           0.464     6.145    u_count/counter_reg[1]
    SLICE_X46Y80         LUT2 (Prop_lut2_I1_O)        0.124     6.269 r  u_count/counter0_carry_i_1/O
                         net (fo=1, routed)           0.332     6.601    u_count/counter0_carry_i_1_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.196 r  u_count/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.196    u_count/counter0_carry_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.425 r  u_count/counter0_carry__0/CO[2]
                         net (fo=2, routed)           0.795     8.220    u_count/counter0_carry__0_n_1
    SLICE_X47Y85         LUT3 (Prop_lut3_I0_O)        0.310     8.530 r  u_count/counter[0]_i_1/O
                         net (fo=16, routed)          0.987     9.517    u_count/counter[0]_i_1_n_0
    SLICE_X47Y80         FDRE                                         r  u_count/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.502    14.925    u_count/CLK
    SLICE_X47Y80         FDRE                                         r  u_count/counter_reg[3]/C
                         clock pessimism              0.300    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X47Y80         FDRE (Setup_fdre_C_R)       -0.429    14.760    u_count/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                  5.243    

Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 u_count/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_count/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 1.714ns (40.388%)  route 2.530ns (59.612%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.622     5.225    u_count/CLK
    SLICE_X47Y80         FDRE                                         r  u_count/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456     5.681 r  u_count/counter_reg[1]/Q
                         net (fo=2, routed)           0.464     6.145    u_count/counter_reg[1]
    SLICE_X46Y80         LUT2 (Prop_lut2_I1_O)        0.124     6.269 r  u_count/counter0_carry_i_1/O
                         net (fo=1, routed)           0.332     6.601    u_count/counter0_carry_i_1_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.196 r  u_count/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.196    u_count/counter0_carry_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.425 r  u_count/counter0_carry__0/CO[2]
                         net (fo=2, routed)           0.795     8.220    u_count/counter0_carry__0_n_1
    SLICE_X47Y85         LUT3 (Prop_lut3_I0_O)        0.310     8.530 r  u_count/counter[0]_i_1/O
                         net (fo=16, routed)          0.938     9.468    u_count/counter[0]_i_1_n_0
    SLICE_X47Y81         FDRE                                         r  u_count/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.503    14.926    u_count/CLK
    SLICE_X47Y81         FDRE                                         r  u_count/counter_reg[4]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X47Y81         FDRE (Setup_fdre_C_R)       -0.429    14.737    u_count/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  5.269    

Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 u_count/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_count/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 1.714ns (40.388%)  route 2.530ns (59.612%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.622     5.225    u_count/CLK
    SLICE_X47Y80         FDRE                                         r  u_count/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456     5.681 r  u_count/counter_reg[1]/Q
                         net (fo=2, routed)           0.464     6.145    u_count/counter_reg[1]
    SLICE_X46Y80         LUT2 (Prop_lut2_I1_O)        0.124     6.269 r  u_count/counter0_carry_i_1/O
                         net (fo=1, routed)           0.332     6.601    u_count/counter0_carry_i_1_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.196 r  u_count/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.196    u_count/counter0_carry_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.425 r  u_count/counter0_carry__0/CO[2]
                         net (fo=2, routed)           0.795     8.220    u_count/counter0_carry__0_n_1
    SLICE_X47Y85         LUT3 (Prop_lut3_I0_O)        0.310     8.530 r  u_count/counter[0]_i_1/O
                         net (fo=16, routed)          0.938     9.468    u_count/counter[0]_i_1_n_0
    SLICE_X47Y81         FDRE                                         r  u_count/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.503    14.926    u_count/CLK
    SLICE_X47Y81         FDRE                                         r  u_count/counter_reg[5]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X47Y81         FDRE (Setup_fdre_C_R)       -0.429    14.737    u_count/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  5.269    

Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 u_count/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_count/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 1.714ns (40.388%)  route 2.530ns (59.612%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.622     5.225    u_count/CLK
    SLICE_X47Y80         FDRE                                         r  u_count/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456     5.681 r  u_count/counter_reg[1]/Q
                         net (fo=2, routed)           0.464     6.145    u_count/counter_reg[1]
    SLICE_X46Y80         LUT2 (Prop_lut2_I1_O)        0.124     6.269 r  u_count/counter0_carry_i_1/O
                         net (fo=1, routed)           0.332     6.601    u_count/counter0_carry_i_1_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.196 r  u_count/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.196    u_count/counter0_carry_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.425 r  u_count/counter0_carry__0/CO[2]
                         net (fo=2, routed)           0.795     8.220    u_count/counter0_carry__0_n_1
    SLICE_X47Y85         LUT3 (Prop_lut3_I0_O)        0.310     8.530 r  u_count/counter[0]_i_1/O
                         net (fo=16, routed)          0.938     9.468    u_count/counter[0]_i_1_n_0
    SLICE_X47Y81         FDRE                                         r  u_count/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.503    14.926    u_count/CLK
    SLICE_X47Y81         FDRE                                         r  u_count/counter_reg[6]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X47Y81         FDRE (Setup_fdre_C_R)       -0.429    14.737    u_count/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  5.269    

Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 u_count/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_count/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 1.714ns (40.388%)  route 2.530ns (59.612%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.622     5.225    u_count/CLK
    SLICE_X47Y80         FDRE                                         r  u_count/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456     5.681 r  u_count/counter_reg[1]/Q
                         net (fo=2, routed)           0.464     6.145    u_count/counter_reg[1]
    SLICE_X46Y80         LUT2 (Prop_lut2_I1_O)        0.124     6.269 r  u_count/counter0_carry_i_1/O
                         net (fo=1, routed)           0.332     6.601    u_count/counter0_carry_i_1_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.196 r  u_count/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.196    u_count/counter0_carry_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.425 r  u_count/counter0_carry__0/CO[2]
                         net (fo=2, routed)           0.795     8.220    u_count/counter0_carry__0_n_1
    SLICE_X47Y85         LUT3 (Prop_lut3_I0_O)        0.310     8.530 r  u_count/counter[0]_i_1/O
                         net (fo=16, routed)          0.938     9.468    u_count/counter[0]_i_1_n_0
    SLICE_X47Y81         FDRE                                         r  u_count/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.503    14.926    u_count/CLK
    SLICE_X47Y81         FDRE                                         r  u_count/counter_reg[7]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X47Y81         FDRE (Setup_fdre_C_R)       -0.429    14.737    u_count/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  5.269    

Slack (MET) :             5.559ns  (required time - arrival time)
  Source:                 u_count/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_count/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 1.714ns (43.335%)  route 2.241ns (56.665%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.622     5.225    u_count/CLK
    SLICE_X47Y80         FDRE                                         r  u_count/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456     5.681 r  u_count/counter_reg[1]/Q
                         net (fo=2, routed)           0.464     6.145    u_count/counter_reg[1]
    SLICE_X46Y80         LUT2 (Prop_lut2_I1_O)        0.124     6.269 r  u_count/counter0_carry_i_1/O
                         net (fo=1, routed)           0.332     6.601    u_count/counter0_carry_i_1_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.196 r  u_count/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.196    u_count/counter0_carry_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.425 r  u_count/counter0_carry__0/CO[2]
                         net (fo=2, routed)           0.795     8.220    u_count/counter0_carry__0_n_1
    SLICE_X47Y85         LUT3 (Prop_lut3_I0_O)        0.310     8.530 r  u_count/counter[0]_i_1/O
                         net (fo=16, routed)          0.650     9.180    u_count/counter[0]_i_1_n_0
    SLICE_X47Y82         FDRE                                         r  u_count/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.505    14.928    u_count/CLK
    SLICE_X47Y82         FDRE                                         r  u_count/counter_reg[10]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X47Y82         FDRE (Setup_fdre_C_R)       -0.429    14.739    u_count/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                  5.559    

Slack (MET) :             5.559ns  (required time - arrival time)
  Source:                 u_count/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_count/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 1.714ns (43.335%)  route 2.241ns (56.665%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.622     5.225    u_count/CLK
    SLICE_X47Y80         FDRE                                         r  u_count/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456     5.681 r  u_count/counter_reg[1]/Q
                         net (fo=2, routed)           0.464     6.145    u_count/counter_reg[1]
    SLICE_X46Y80         LUT2 (Prop_lut2_I1_O)        0.124     6.269 r  u_count/counter0_carry_i_1/O
                         net (fo=1, routed)           0.332     6.601    u_count/counter0_carry_i_1_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.196 r  u_count/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.196    u_count/counter0_carry_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.425 r  u_count/counter0_carry__0/CO[2]
                         net (fo=2, routed)           0.795     8.220    u_count/counter0_carry__0_n_1
    SLICE_X47Y85         LUT3 (Prop_lut3_I0_O)        0.310     8.530 r  u_count/counter[0]_i_1/O
                         net (fo=16, routed)          0.650     9.180    u_count/counter[0]_i_1_n_0
    SLICE_X47Y82         FDRE                                         r  u_count/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.505    14.928    u_count/CLK
    SLICE_X47Y82         FDRE                                         r  u_count/counter_reg[11]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X47Y82         FDRE (Setup_fdre_C_R)       -0.429    14.739    u_count/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                  5.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 u_shiftreg/shiftregister_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_shiftreg/shiftregister_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.818%)  route 0.141ns (46.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.562     1.481    u_shiftreg/CLK
    SLICE_X46Y85         FDRE                                         r  u_shiftreg/shiftregister_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  u_shiftreg/shiftregister_reg[3]/Q
                         net (fo=4, routed)           0.141     1.786    u_shiftreg/Q[3]
    SLICE_X47Y87         FDSE                                         r  u_shiftreg/shiftregister_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.833     1.998    u_shiftreg/CLK
    SLICE_X47Y87         FDSE                                         r  u_shiftreg/shiftregister_reg[0]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X47Y87         FDSE (Hold_fdse_C_D)         0.070     1.567    u_shiftreg/shiftregister_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 u_shiftreg/shiftregister_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_shiftreg/shiftregister_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.590%)  route 0.182ns (56.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.563     1.482    u_shiftreg/CLK
    SLICE_X47Y87         FDSE                                         r  u_shiftreg/shiftregister_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDSE (Prop_fdse_C_Q)         0.141     1.623 r  u_shiftreg/shiftregister_reg[0]/Q
                         net (fo=4, routed)           0.182     1.806    u_shiftreg/Q[0]
    SLICE_X47Y87         FDRE                                         r  u_shiftreg/shiftregister_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.833     1.998    u_shiftreg/CLK
    SLICE_X47Y87         FDRE                                         r  u_shiftreg/shiftregister_reg[1]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X47Y87         FDRE (Hold_fdre_C_D)         0.066     1.548    u_shiftreg/shiftregister_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_count/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_count/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.559     1.478    u_count/CLK
    SLICE_X47Y81         FDRE                                         r  u_count/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u_count/counter_reg[7]/Q
                         net (fo=3, routed)           0.119     1.739    u_count/counter_reg[7]
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  u_count/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    u_count/counter_reg[4]_i_1_n_4
    SLICE_X47Y81         FDRE                                         r  u_count/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.828     1.993    u_count/CLK
    SLICE_X47Y81         FDRE                                         r  u_count/counter_reg[7]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X47Y81         FDRE (Hold_fdre_C_D)         0.105     1.583    u_count/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_count/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_count/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.560     1.479    u_count/CLK
    SLICE_X47Y82         FDRE                                         r  u_count/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  u_count/counter_reg[11]/Q
                         net (fo=3, routed)           0.119     1.740    u_count/counter_reg[11]
    SLICE_X47Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.848 r  u_count/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.848    u_count/counter_reg[8]_i_1_n_4
    SLICE_X47Y82         FDRE                                         r  u_count/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.829     1.994    u_count/CLK
    SLICE_X47Y82         FDRE                                         r  u_count/counter_reg[11]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X47Y82         FDRE (Hold_fdre_C_D)         0.105     1.584    u_count/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_count/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_count/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.558     1.477    u_count/CLK
    SLICE_X47Y80         FDRE                                         r  u_count/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u_count/counter_reg[3]/Q
                         net (fo=3, routed)           0.120     1.739    u_count/counter_reg[3]
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  u_count/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.847    u_count/counter_reg[0]_i_2_n_4
    SLICE_X47Y80         FDRE                                         r  u_count/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.827     1.992    u_count/CLK
    SLICE_X47Y80         FDRE                                         r  u_count/counter_reg[3]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X47Y80         FDRE (Hold_fdre_C_D)         0.105     1.582    u_count/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_count/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_count/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.561     1.480    u_count/CLK
    SLICE_X47Y83         FDRE                                         r  u_count/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  u_count/counter_reg[15]/Q
                         net (fo=3, routed)           0.120     1.742    u_count/counter_reg[15]
    SLICE_X47Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  u_count/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.850    u_count/counter_reg[12]_i_1_n_4
    SLICE_X47Y83         FDRE                                         r  u_count/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.830     1.995    u_count/CLK
    SLICE_X47Y83         FDRE                                         r  u_count/counter_reg[15]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X47Y83         FDRE (Hold_fdre_C_D)         0.105     1.585    u_count/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u_count/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_count/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.559     1.478    u_count/CLK
    SLICE_X47Y81         FDRE                                         r  u_count/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u_count/counter_reg[4]/Q
                         net (fo=3, routed)           0.116     1.736    u_count/counter_reg[4]
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.851 r  u_count/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.851    u_count/counter_reg[4]_i_1_n_7
    SLICE_X47Y81         FDRE                                         r  u_count/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.828     1.993    u_count/CLK
    SLICE_X47Y81         FDRE                                         r  u_count/counter_reg[4]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X47Y81         FDRE (Hold_fdre_C_D)         0.105     1.583    u_count/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u_count/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_count/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.559     1.478    u_count/CLK
    SLICE_X47Y81         FDRE                                         r  u_count/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u_count/counter_reg[6]/Q
                         net (fo=3, routed)           0.120     1.740    u_count/counter_reg[6]
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  u_count/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    u_count/counter_reg[4]_i_1_n_5
    SLICE_X47Y81         FDRE                                         r  u_count/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.828     1.993    u_count/CLK
    SLICE_X47Y81         FDRE                                         r  u_count/counter_reg[6]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X47Y81         FDRE (Hold_fdre_C_D)         0.105     1.583    u_count/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u_count/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_count/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.560     1.479    u_count/CLK
    SLICE_X47Y82         FDRE                                         r  u_count/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  u_count/counter_reg[10]/Q
                         net (fo=3, routed)           0.121     1.741    u_count/counter_reg[10]
    SLICE_X47Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.852 r  u_count/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.852    u_count/counter_reg[8]_i_1_n_5
    SLICE_X47Y82         FDRE                                         r  u_count/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.829     1.994    u_count/CLK
    SLICE_X47Y82         FDRE                                         r  u_count/counter_reg[10]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X47Y82         FDRE (Hold_fdre_C_D)         0.105     1.584    u_count/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u_count/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_count/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.561     1.480    u_count/CLK
    SLICE_X47Y83         FDRE                                         r  u_count/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  u_count/counter_reg[12]/Q
                         net (fo=3, routed)           0.117     1.739    u_count/counter_reg[12]
    SLICE_X47Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.854 r  u_count/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.854    u_count/counter_reg[12]_i_1_n_7
    SLICE_X47Y83         FDRE                                         r  u_count/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.830     1.995    u_count/CLK
    SLICE_X47Y83         FDRE                                         r  u_count/counter_reg[12]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X47Y83         FDRE (Hold_fdre_C_D)         0.105     1.585    u_count/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y80    u_count/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y82    u_count/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y82    u_count/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y83    u_count/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y83    u_count/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y83    u_count/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y83    u_count/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y80    u_count/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y80    u_count/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y80    u_count/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y80    u_count/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y82    u_count/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y82    u_count/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y82    u_count/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y82    u_count/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y83    u_count/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y83    u_count/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y83    u_count/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y83    u_count/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y80    u_count/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y80    u_count/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y82    u_count/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y82    u_count/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y82    u_count/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y82    u_count/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y83    u_count/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y83    u_count/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y83    u_count/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y83    u_count/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_sw[3]
                            (input port)
  Destination:            o_led_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.476ns  (logic 5.427ns (40.274%)  route 8.048ns (59.726%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  i_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  i_sw_IBUF[3]_inst/O
                         net (fo=8, routed)           5.284     6.815    u_shiftreg/i_sw_IBUF[0]
    SLICE_X70Y101        LUT2 (Prop_lut2_I1_O)        0.148     6.963 r  u_shiftreg/o_led_b_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.764     9.727    o_led_b_OBUF[0]
    E1                   OBUF (Prop_obuf_I_O)         3.748    13.476 r  o_led_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.476    o_led_b[0]
    E1                                                                r  o_led_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_sw[3]
                            (input port)
  Destination:            o_led_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.374ns  (logic 5.399ns (40.372%)  route 7.975ns (59.628%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  i_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  i_sw_IBUF[3]_inst/O
                         net (fo=8, routed)           5.397     6.928    u_shiftreg/i_sw_IBUF[0]
    SLICE_X71Y102        LUT2 (Prop_lut2_I1_O)        0.150     7.078 r  u_shiftreg/o_led_g_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.578     9.656    o_led_g_OBUF[1]
    J4                   OBUF (Prop_obuf_I_O)         3.718    13.374 r  o_led_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.374    o_led_g[1]
    J4                                                                r  o_led_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_sw[3]
                            (input port)
  Destination:            o_led_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.203ns  (logic 5.184ns (39.264%)  route 8.019ns (60.736%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  i_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  i_sw_IBUF[3]_inst/O
                         net (fo=8, routed)           5.284     6.815    u_shiftreg/i_sw_IBUF[0]
    SLICE_X70Y101        LUT2 (Prop_lut2_I1_O)        0.124     6.939 r  u_shiftreg/o_led_g_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.735     9.674    o_led_g_OBUF[0]
    F6                   OBUF (Prop_obuf_I_O)         3.529    13.203 r  o_led_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.203    o_led_g[0]
    F6                                                                r  o_led_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_sw[3]
                            (input port)
  Destination:            o_led_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.203ns  (logic 5.406ns (40.949%)  route 7.796ns (59.051%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  i_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  i_sw_IBUF[3]_inst/O
                         net (fo=8, routed)           4.646     6.177    u_shiftreg/i_sw_IBUF[0]
    SLICE_X51Y101        LUT2 (Prop_lut2_I1_O)        0.152     6.329 r  u_shiftreg/o_led_g_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.150     9.479    o_led_g_OBUF[3]
    H6                   OBUF (Prop_obuf_I_O)         3.723    13.203 r  o_led_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.203    o_led_g[3]
    H6                                                                r  o_led_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_sw[3]
                            (input port)
  Destination:            o_led_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.185ns  (logic 5.190ns (39.362%)  route 7.995ns (60.638%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  i_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  i_sw_IBUF[3]_inst/O
                         net (fo=8, routed)           5.397     6.928    u_shiftreg/i_sw_IBUF[0]
    SLICE_X71Y102        LUT2 (Prop_lut2_I1_O)        0.124     7.052 r  u_shiftreg/o_led_b_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.598     9.650    o_led_b_OBUF[1]
    G4                   OBUF (Prop_obuf_I_O)         3.535    13.185 r  o_led_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.185    o_led_b[1]
    G4                                                                r  o_led_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_sw[3]
                            (input port)
  Destination:            o_led_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.096ns  (logic 5.400ns (41.233%)  route 7.696ns (58.767%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  i_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  i_sw_IBUF[3]_inst/O
                         net (fo=8, routed)           4.517     6.048    u_shiftreg/i_sw_IBUF[0]
    SLICE_X48Y104        LUT2 (Prop_lut2_I1_O)        0.152     6.200 r  u_shiftreg/o_led_g_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.179     9.379    o_led_g_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         3.717    13.096 r  o_led_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.096    o_led_g[2]
    J2                                                                r  o_led_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_sw[3]
                            (input port)
  Destination:            o_led_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.027ns  (logic 5.170ns (39.689%)  route 7.857ns (60.311%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  i_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  i_sw_IBUF[3]_inst/O
                         net (fo=8, routed)           4.517     6.048    u_shiftreg/i_sw_IBUF[0]
    SLICE_X48Y104        LUT2 (Prop_lut2_I1_O)        0.124     6.172 r  u_shiftreg/o_led_b_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.340     9.512    o_led_b_OBUF[2]
    H4                   OBUF (Prop_obuf_I_O)         3.515    13.027 r  o_led_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.027    o_led_b[2]
    H4                                                                r  o_led_b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_sw[3]
                            (input port)
  Destination:            o_led_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.002ns  (logic 5.172ns (39.782%)  route 7.830ns (60.218%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  i_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 f  i_sw_IBUF[3]_inst/O
                         net (fo=8, routed)           4.646     6.177    u_shiftreg/i_sw_IBUF[0]
    SLICE_X51Y101        LUT2 (Prop_lut2_I1_O)        0.124     6.301 r  u_shiftreg/o_led_b_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.183     9.485    o_led_b_OBUF[3]
    K2                   OBUF (Prop_obuf_I_O)         3.518    13.002 r  o_led_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.002    o_led_b[3]
    K2                                                                r  o_led_b[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_sw[3]
                            (input port)
  Destination:            o_led_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.600ns  (logic 1.562ns (33.956%)  route 3.038ns (66.044%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  i_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  i_sw_IBUF[3]_inst/O
                         net (fo=8, routed)           1.965     2.264    u_shiftreg/i_sw_IBUF[0]
    SLICE_X51Y101        LUT2 (Prop_lut2_I1_O)        0.045     2.309 r  u_shiftreg/o_led_b_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.072     3.381    o_led_b_OBUF[3]
    K2                   OBUF (Prop_obuf_I_O)         1.219     4.600 r  o_led_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.600    o_led_b[3]
    K2                                                                r  o_led_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_sw[3]
                            (input port)
  Destination:            o_led_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.610ns  (logic 1.620ns (35.151%)  route 2.989ns (64.849%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  i_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  i_sw_IBUF[3]_inst/O
                         net (fo=8, routed)           1.896     2.195    u_shiftreg/i_sw_IBUF[0]
    SLICE_X48Y104        LUT2 (Prop_lut2_I1_O)        0.044     2.239 r  u_shiftreg/o_led_g_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.093     3.332    o_led_g_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         1.278     4.610 r  o_led_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.610    o_led_g[2]
    J2                                                                r  o_led_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_sw[3]
                            (input port)
  Destination:            o_led_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.614ns  (logic 1.560ns (33.808%)  route 3.054ns (66.192%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  i_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  i_sw_IBUF[3]_inst/O
                         net (fo=8, routed)           1.896     2.195    u_shiftreg/i_sw_IBUF[0]
    SLICE_X48Y104        LUT2 (Prop_lut2_I1_O)        0.045     2.240 r  u_shiftreg/o_led_b_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.158     3.397    o_led_b_OBUF[2]
    H4                   OBUF (Prop_obuf_I_O)         1.216     4.614 r  o_led_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.614    o_led_b[2]
    H4                                                                r  o_led_b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_sw[3]
                            (input port)
  Destination:            o_led_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.660ns  (logic 1.627ns (34.907%)  route 3.033ns (65.093%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  i_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  i_sw_IBUF[3]_inst/O
                         net (fo=8, routed)           1.965     2.264    u_shiftreg/i_sw_IBUF[0]
    SLICE_X51Y101        LUT2 (Prop_lut2_I1_O)        0.044     2.308 r  u_shiftreg/o_led_g_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.068     3.376    o_led_g_OBUF[3]
    H6                   OBUF (Prop_obuf_I_O)         1.284     4.660 r  o_led_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.660    o_led_g[3]
    H6                                                                r  o_led_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_sw[3]
                            (input port)
  Destination:            o_led_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.712ns  (logic 1.573ns (33.388%)  route 3.139ns (66.612%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  i_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  i_sw_IBUF[3]_inst/O
                         net (fo=8, routed)           2.269     2.567    u_shiftreg/i_sw_IBUF[0]
    SLICE_X70Y101        LUT2 (Prop_lut2_I1_O)        0.045     2.612 r  u_shiftreg/o_led_g_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.870     3.482    o_led_g_OBUF[0]
    F6                   OBUF (Prop_obuf_I_O)         1.230     4.712 r  o_led_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.712    o_led_g[0]
    F6                                                                r  o_led_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_sw[3]
                            (input port)
  Destination:            o_led_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.717ns  (logic 1.579ns (33.473%)  route 3.138ns (66.527%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  i_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  i_sw_IBUF[3]_inst/O
                         net (fo=8, routed)           2.317     2.615    u_shiftreg/i_sw_IBUF[0]
    SLICE_X71Y102        LUT2 (Prop_lut2_I1_O)        0.045     2.660 r  u_shiftreg/o_led_b_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.821     3.481    o_led_b_OBUF[1]
    G4                   OBUF (Prop_obuf_I_O)         1.236     4.717 r  o_led_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.717    o_led_b[1]
    G4                                                                r  o_led_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_sw[3]
                            (input port)
  Destination:            o_led_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.745ns  (logic 1.620ns (34.134%)  route 3.126ns (65.866%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  i_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  i_sw_IBUF[3]_inst/O
                         net (fo=8, routed)           2.317     2.615    u_shiftreg/i_sw_IBUF[0]
    SLICE_X71Y102        LUT2 (Prop_lut2_I1_O)        0.042     2.657 r  u_shiftreg/o_led_g_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.809     3.466    o_led_g_OBUF[1]
    J4                   OBUF (Prop_obuf_I_O)         1.280     4.745 r  o_led_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.745    o_led_g[1]
    J4                                                                r  o_led_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_sw[3]
                            (input port)
  Destination:            o_led_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.826ns  (logic 1.652ns (34.237%)  route 3.173ns (65.763%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  i_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  i_sw_IBUF[3]_inst/O
                         net (fo=8, routed)           2.269     2.567    u_shiftreg/i_sw_IBUF[0]
    SLICE_X70Y101        LUT2 (Prop_lut2_I1_O)        0.043     2.610 r  u_shiftreg/o_led_b_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.904     3.515    o_led_b_OBUF[0]
    E1                   OBUF (Prop_obuf_I_O)         1.311     4.826 r  o_led_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.826    o_led_b[0]
    E1                                                                r  o_led_b[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_shiftreg/shiftregister_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.015ns  (logic 4.324ns (47.969%)  route 4.691ns (52.031%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.630     5.233    u_shiftreg/CLK
    SLICE_X47Y87         FDRE                                         r  u_shiftreg/shiftregister_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  u_shiftreg/shiftregister_reg[1]/Q
                         net (fo=4, routed)           2.113     7.802    u_shiftreg/Q[1]
    SLICE_X71Y102        LUT2 (Prop_lut2_I0_O)        0.150     7.952 r  u_shiftreg/o_led_g_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.578    10.529    o_led_g_OBUF[1]
    J4                   OBUF (Prop_obuf_I_O)         3.718    14.248 r  o_led_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.248    o_led_g[1]
    J4                                                                r  o_led_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_shiftreg/shiftregister_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.935ns  (logic 4.354ns (48.732%)  route 4.581ns (51.268%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.630     5.233    u_shiftreg/CLK
    SLICE_X47Y87         FDSE                                         r  u_shiftreg/shiftregister_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDSE (Prop_fdse_C_Q)         0.456     5.689 r  u_shiftreg/shiftregister_reg[0]/Q
                         net (fo=4, routed)           1.816     7.505    u_shiftreg/Q[0]
    SLICE_X70Y101        LUT2 (Prop_lut2_I0_O)        0.150     7.655 r  u_shiftreg/o_led_b_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.764    10.419    o_led_b_OBUF[0]
    E1                   OBUF (Prop_obuf_I_O)         3.748    14.167 r  o_led_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.167    o_led_b[0]
    E1                                                                r  o_led_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_shiftreg/shiftregister_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.900ns  (logic 4.391ns (49.341%)  route 4.509ns (50.659%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.629     5.232    u_shiftreg/CLK
    SLICE_X46Y85         FDRE                                         r  u_shiftreg/shiftregister_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  u_shiftreg/shiftregister_reg[3]/Q
                         net (fo=4, routed)           1.359     7.108    u_shiftreg/Q[3]
    SLICE_X51Y101        LUT2 (Prop_lut2_I0_O)        0.150     7.258 r  u_shiftreg/o_led_g_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.150    10.408    o_led_g_OBUF[3]
    H6                   OBUF (Prop_obuf_I_O)         3.723    14.132 r  o_led_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.132    o_led_g[3]
    H6                                                                r  o_led_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_shiftreg/shiftregister_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.826ns  (logic 4.115ns (46.622%)  route 4.711ns (53.378%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.630     5.233    u_shiftreg/CLK
    SLICE_X47Y87         FDRE                                         r  u_shiftreg/shiftregister_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  u_shiftreg/shiftregister_reg[1]/Q
                         net (fo=4, routed)           2.113     7.802    u_shiftreg/Q[1]
    SLICE_X71Y102        LUT2 (Prop_lut2_I0_O)        0.124     7.926 r  u_shiftreg/o_led_b_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.598    10.524    o_led_b_OBUF[1]
    G4                   OBUF (Prop_obuf_I_O)         3.535    14.058 r  o_led_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.058    o_led_b[1]
    G4                                                                r  o_led_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_shiftreg/shiftregister_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.726ns  (logic 4.323ns (49.543%)  route 4.403ns (50.457%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.630     5.233    u_shiftreg/CLK
    SLICE_X47Y87         FDRE                                         r  u_shiftreg/shiftregister_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  u_shiftreg/shiftregister_reg[2]/Q
                         net (fo=4, routed)           1.224     6.912    u_shiftreg/Q[2]
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.150     7.062 r  u_shiftreg/o_led_g_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.179    10.242    o_led_g_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         3.717    13.959 r  o_led_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.959    o_led_g[2]
    J2                                                                r  o_led_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_shiftreg/shiftregister_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.702ns  (logic 4.160ns (47.802%)  route 4.542ns (52.198%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.629     5.232    u_shiftreg/CLK
    SLICE_X46Y85         FDRE                                         r  u_shiftreg/shiftregister_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  u_shiftreg/shiftregister_reg[3]/Q
                         net (fo=4, routed)           1.359     7.108    u_shiftreg/Q[3]
    SLICE_X51Y101        LUT2 (Prop_lut2_I0_O)        0.124     7.232 r  u_shiftreg/o_led_b_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.183    10.416    o_led_b_OBUF[3]
    K2                   OBUF (Prop_obuf_I_O)         3.518    13.933 r  o_led_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.933    o_led_b[3]
    K2                                                                r  o_led_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_shiftreg/shiftregister_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.660ns  (logic 4.109ns (47.448%)  route 4.551ns (52.552%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.630     5.233    u_shiftreg/CLK
    SLICE_X47Y87         FDSE                                         r  u_shiftreg/shiftregister_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDSE (Prop_fdse_C_Q)         0.456     5.689 r  u_shiftreg/shiftregister_reg[0]/Q
                         net (fo=4, routed)           1.816     7.505    u_shiftreg/Q[0]
    SLICE_X70Y101        LUT2 (Prop_lut2_I0_O)        0.124     7.629 r  u_shiftreg/o_led_g_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.735    10.364    o_led_g_OBUF[0]
    F6                   OBUF (Prop_obuf_I_O)         3.529    13.893 r  o_led_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.893    o_led_g[0]
    F6                                                                r  o_led_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_shiftreg/shiftregister_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.659ns  (logic 4.095ns (47.298%)  route 4.563ns (52.702%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.630     5.233    u_shiftreg/CLK
    SLICE_X47Y87         FDRE                                         r  u_shiftreg/shiftregister_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  u_shiftreg/shiftregister_reg[2]/Q
                         net (fo=4, routed)           1.224     6.912    u_shiftreg/Q[2]
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     7.036 r  u_shiftreg/o_led_b_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.340    10.376    o_led_b_OBUF[2]
    H4                   OBUF (Prop_obuf_I_O)         3.515    13.891 r  o_led_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.891    o_led_b[2]
    H4                                                                r  o_led_b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_shiftreg/shiftregister_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.015ns  (logic 3.967ns (49.489%)  route 4.049ns (50.511%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.630     5.233    u_shiftreg/CLK
    SLICE_X47Y87         FDRE                                         r  u_shiftreg/shiftregister_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  u_shiftreg/shiftregister_reg[1]/Q
                         net (fo=4, routed)           4.049     9.737    o_led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         3.511    13.248 r  o_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.248    o_led[1]
    J5                                                                r  o_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_shiftreg/shiftregister_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.872ns  (logic 4.030ns (51.197%)  route 3.842ns (48.803%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.630     5.233    u_shiftreg/CLK
    SLICE_X47Y87         FDRE                                         r  u_shiftreg/shiftregister_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  u_shiftreg/shiftregister_reg[2]/Q
                         net (fo=4, routed)           3.842     9.531    o_led_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.105 r  o_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.105    o_led[2]
    T9                                                                r  o_led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_shiftreg/shiftregister_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.718ns  (logic 1.372ns (50.464%)  route 1.346ns (49.536%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.563     1.482    u_shiftreg/CLK
    SLICE_X47Y87         FDSE                                         r  u_shiftreg/shiftregister_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDSE (Prop_fdse_C_Q)         0.141     1.623 r  u_shiftreg/shiftregister_reg[0]/Q
                         net (fo=4, routed)           1.346     2.970    o_led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         1.231     4.200 r  o_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.200    o_led[0]
    H5                                                                r  o_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_shiftreg/shiftregister_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.776ns  (logic 1.441ns (51.932%)  route 1.334ns (48.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.562     1.481    u_shiftreg/CLK
    SLICE_X46Y85         FDRE                                         r  u_shiftreg/shiftregister_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  u_shiftreg/shiftregister_reg[3]/Q
                         net (fo=4, routed)           1.334     2.980    o_led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.257 r  o_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.257    o_led[3]
    T10                                                               r  o_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_shiftreg/shiftregister_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.799ns  (logic 1.416ns (50.589%)  route 1.383ns (49.411%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.563     1.482    u_shiftreg/CLK
    SLICE_X47Y87         FDRE                                         r  u_shiftreg/shiftregister_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  u_shiftreg/shiftregister_reg[2]/Q
                         net (fo=4, routed)           1.383     3.006    o_led_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.281 r  o_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.281    o_led[2]
    T9                                                                r  o_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_shiftreg/shiftregister_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.830ns  (logic 1.353ns (47.794%)  route 1.478ns (52.206%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.563     1.482    u_shiftreg/CLK
    SLICE_X47Y87         FDRE                                         r  u_shiftreg/shiftregister_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  u_shiftreg/shiftregister_reg[1]/Q
                         net (fo=4, routed)           1.478     3.101    o_led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         1.212     4.313 r  o_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.313    o_led[1]
    J5                                                                r  o_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_shiftreg/shiftregister_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.012ns  (logic 1.428ns (47.401%)  route 1.584ns (52.599%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.562     1.481    u_shiftreg/CLK
    SLICE_X46Y85         FDRE                                         r  u_shiftreg/shiftregister_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  u_shiftreg/shiftregister_reg[3]/Q
                         net (fo=4, routed)           0.512     2.157    u_shiftreg/Q[3]
    SLICE_X51Y101        LUT2 (Prop_lut2_I0_O)        0.045     2.202 r  u_shiftreg/o_led_b_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.072     3.274    o_led_b_OBUF[3]
    K2                   OBUF (Prop_obuf_I_O)         1.219     4.493 r  o_led_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.493    o_led_b[3]
    K2                                                                r  o_led_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_shiftreg/shiftregister_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.034ns  (logic 1.465ns (48.290%)  route 1.569ns (51.710%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.563     1.482    u_shiftreg/CLK
    SLICE_X47Y87         FDRE                                         r  u_shiftreg/shiftregister_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  u_shiftreg/shiftregister_reg[2]/Q
                         net (fo=4, routed)           0.476     2.099    u_shiftreg/Q[2]
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.046     2.145 r  u_shiftreg/o_led_g_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.093     3.238    o_led_g_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         1.278     4.516 r  o_led_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.516    o_led_g[2]
    J2                                                                r  o_led_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_shiftreg/shiftregister_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.036ns  (logic 1.402ns (46.198%)  route 1.633ns (53.802%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.563     1.482    u_shiftreg/CLK
    SLICE_X47Y87         FDRE                                         r  u_shiftreg/shiftregister_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  u_shiftreg/shiftregister_reg[2]/Q
                         net (fo=4, routed)           0.476     2.099    u_shiftreg/Q[2]
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     2.144 r  u_shiftreg/o_led_b_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.158     3.302    o_led_b_OBUF[2]
    H4                   OBUF (Prop_obuf_I_O)         1.216     4.518 r  o_led_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.518    o_led_b[2]
    H4                                                                r  o_led_b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_shiftreg/shiftregister_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.056ns  (logic 1.416ns (46.333%)  route 1.640ns (53.667%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.563     1.482    u_shiftreg/CLK
    SLICE_X47Y87         FDSE                                         r  u_shiftreg/shiftregister_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDSE (Prop_fdse_C_Q)         0.141     1.623 r  u_shiftreg/shiftregister_reg[0]/Q
                         net (fo=4, routed)           0.770     2.394    u_shiftreg/Q[0]
    SLICE_X70Y101        LUT2 (Prop_lut2_I0_O)        0.045     2.439 r  u_shiftreg/o_led_g_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.870     3.309    o_led_g_OBUF[0]
    F6                   OBUF (Prop_obuf_I_O)         1.230     4.539 r  o_led_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.539    o_led_g[0]
    F6                                                                r  o_led_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_shiftreg/shiftregister_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.070ns  (logic 1.490ns (48.545%)  route 1.580ns (51.455%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.562     1.481    u_shiftreg/CLK
    SLICE_X46Y85         FDRE                                         r  u_shiftreg/shiftregister_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  u_shiftreg/shiftregister_reg[3]/Q
                         net (fo=4, routed)           0.512     2.157    u_shiftreg/Q[3]
    SLICE_X51Y101        LUT2 (Prop_lut2_I0_O)        0.042     2.199 r  u_shiftreg/o_led_g_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.068     3.267    o_led_g_OBUF[3]
    H6                   OBUF (Prop_obuf_I_O)         1.284     4.551 r  o_led_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.551    o_led_g[3]
    H6                                                                r  o_led_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_shiftreg/shiftregister_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.140ns  (logic 1.422ns (45.279%)  route 1.718ns (54.721%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.563     1.482    u_shiftreg/CLK
    SLICE_X47Y87         FDRE                                         r  u_shiftreg/shiftregister_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  u_shiftreg/shiftregister_reg[1]/Q
                         net (fo=4, routed)           0.897     2.520    u_shiftreg/Q[1]
    SLICE_X71Y102        LUT2 (Prop_lut2_I0_O)        0.045     2.565 r  u_shiftreg/o_led_b_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.821     3.386    o_led_b_OBUF[1]
    G4                   OBUF (Prop_obuf_I_O)         1.236     4.622 r  o_led_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.622    o_led_b[1]
    G4                                                                r  o_led_b[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_sw[2]
                            (input port)
  Destination:            u_count/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.729ns  (logic 2.708ns (27.833%)  route 7.021ns (72.167%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  i_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[2]
    C10                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  i_sw_IBUF[2]_inst/O
                         net (fo=4, routed)           5.239     6.751    u_count/i_sw_IBUF[2]
    SLICE_X46Y81         LUT4 (Prop_lut4_I2_O)        0.124     6.875 r  u_count/counter0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.875    u_count/counter0_carry_i_8_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.408 r  u_count/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.408    u_count/counter0_carry_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.637 r  u_count/counter0_carry__0/CO[2]
                         net (fo=2, routed)           0.795     8.431    u_count/counter0_carry__0_n_1
    SLICE_X47Y85         LUT3 (Prop_lut3_I0_O)        0.310     8.741 r  u_count/counter[0]_i_1/O
                         net (fo=16, routed)          0.987     9.729    u_count/counter[0]_i_1_n_0
    SLICE_X47Y80         FDRE                                         r  u_count/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.502     4.925    u_count/CLK
    SLICE_X47Y80         FDRE                                         r  u_count/counter_reg[0]/C

Slack:                    inf
  Source:                 i_sw[2]
                            (input port)
  Destination:            u_count/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.729ns  (logic 2.708ns (27.833%)  route 7.021ns (72.167%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  i_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[2]
    C10                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  i_sw_IBUF[2]_inst/O
                         net (fo=4, routed)           5.239     6.751    u_count/i_sw_IBUF[2]
    SLICE_X46Y81         LUT4 (Prop_lut4_I2_O)        0.124     6.875 r  u_count/counter0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.875    u_count/counter0_carry_i_8_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.408 r  u_count/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.408    u_count/counter0_carry_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.637 r  u_count/counter0_carry__0/CO[2]
                         net (fo=2, routed)           0.795     8.431    u_count/counter0_carry__0_n_1
    SLICE_X47Y85         LUT3 (Prop_lut3_I0_O)        0.310     8.741 r  u_count/counter[0]_i_1/O
                         net (fo=16, routed)          0.987     9.729    u_count/counter[0]_i_1_n_0
    SLICE_X47Y80         FDRE                                         r  u_count/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.502     4.925    u_count/CLK
    SLICE_X47Y80         FDRE                                         r  u_count/counter_reg[1]/C

Slack:                    inf
  Source:                 i_sw[2]
                            (input port)
  Destination:            u_count/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.729ns  (logic 2.708ns (27.833%)  route 7.021ns (72.167%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  i_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[2]
    C10                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  i_sw_IBUF[2]_inst/O
                         net (fo=4, routed)           5.239     6.751    u_count/i_sw_IBUF[2]
    SLICE_X46Y81         LUT4 (Prop_lut4_I2_O)        0.124     6.875 r  u_count/counter0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.875    u_count/counter0_carry_i_8_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.408 r  u_count/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.408    u_count/counter0_carry_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.637 r  u_count/counter0_carry__0/CO[2]
                         net (fo=2, routed)           0.795     8.431    u_count/counter0_carry__0_n_1
    SLICE_X47Y85         LUT3 (Prop_lut3_I0_O)        0.310     8.741 r  u_count/counter[0]_i_1/O
                         net (fo=16, routed)          0.987     9.729    u_count/counter[0]_i_1_n_0
    SLICE_X47Y80         FDRE                                         r  u_count/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.502     4.925    u_count/CLK
    SLICE_X47Y80         FDRE                                         r  u_count/counter_reg[2]/C

Slack:                    inf
  Source:                 i_sw[2]
                            (input port)
  Destination:            u_count/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.729ns  (logic 2.708ns (27.833%)  route 7.021ns (72.167%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  i_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[2]
    C10                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  i_sw_IBUF[2]_inst/O
                         net (fo=4, routed)           5.239     6.751    u_count/i_sw_IBUF[2]
    SLICE_X46Y81         LUT4 (Prop_lut4_I2_O)        0.124     6.875 r  u_count/counter0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.875    u_count/counter0_carry_i_8_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.408 r  u_count/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.408    u_count/counter0_carry_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.637 r  u_count/counter0_carry__0/CO[2]
                         net (fo=2, routed)           0.795     8.431    u_count/counter0_carry__0_n_1
    SLICE_X47Y85         LUT3 (Prop_lut3_I0_O)        0.310     8.741 r  u_count/counter[0]_i_1/O
                         net (fo=16, routed)          0.987     9.729    u_count/counter[0]_i_1_n_0
    SLICE_X47Y80         FDRE                                         r  u_count/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.502     4.925    u_count/CLK
    SLICE_X47Y80         FDRE                                         r  u_count/counter_reg[3]/C

Slack:                    inf
  Source:                 i_sw[2]
                            (input port)
  Destination:            u_count/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.680ns  (logic 2.708ns (27.974%)  route 6.972ns (72.026%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  i_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[2]
    C10                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  i_sw_IBUF[2]_inst/O
                         net (fo=4, routed)           5.239     6.751    u_count/i_sw_IBUF[2]
    SLICE_X46Y81         LUT4 (Prop_lut4_I2_O)        0.124     6.875 r  u_count/counter0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.875    u_count/counter0_carry_i_8_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.408 r  u_count/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.408    u_count/counter0_carry_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.637 r  u_count/counter0_carry__0/CO[2]
                         net (fo=2, routed)           0.795     8.431    u_count/counter0_carry__0_n_1
    SLICE_X47Y85         LUT3 (Prop_lut3_I0_O)        0.310     8.741 r  u_count/counter[0]_i_1/O
                         net (fo=16, routed)          0.938     9.680    u_count/counter[0]_i_1_n_0
    SLICE_X47Y81         FDRE                                         r  u_count/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.503     4.926    u_count/CLK
    SLICE_X47Y81         FDRE                                         r  u_count/counter_reg[4]/C

Slack:                    inf
  Source:                 i_sw[2]
                            (input port)
  Destination:            u_count/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.680ns  (logic 2.708ns (27.974%)  route 6.972ns (72.026%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  i_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[2]
    C10                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  i_sw_IBUF[2]_inst/O
                         net (fo=4, routed)           5.239     6.751    u_count/i_sw_IBUF[2]
    SLICE_X46Y81         LUT4 (Prop_lut4_I2_O)        0.124     6.875 r  u_count/counter0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.875    u_count/counter0_carry_i_8_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.408 r  u_count/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.408    u_count/counter0_carry_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.637 r  u_count/counter0_carry__0/CO[2]
                         net (fo=2, routed)           0.795     8.431    u_count/counter0_carry__0_n_1
    SLICE_X47Y85         LUT3 (Prop_lut3_I0_O)        0.310     8.741 r  u_count/counter[0]_i_1/O
                         net (fo=16, routed)          0.938     9.680    u_count/counter[0]_i_1_n_0
    SLICE_X47Y81         FDRE                                         r  u_count/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.503     4.926    u_count/CLK
    SLICE_X47Y81         FDRE                                         r  u_count/counter_reg[5]/C

Slack:                    inf
  Source:                 i_sw[2]
                            (input port)
  Destination:            u_count/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.680ns  (logic 2.708ns (27.974%)  route 6.972ns (72.026%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  i_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[2]
    C10                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  i_sw_IBUF[2]_inst/O
                         net (fo=4, routed)           5.239     6.751    u_count/i_sw_IBUF[2]
    SLICE_X46Y81         LUT4 (Prop_lut4_I2_O)        0.124     6.875 r  u_count/counter0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.875    u_count/counter0_carry_i_8_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.408 r  u_count/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.408    u_count/counter0_carry_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.637 r  u_count/counter0_carry__0/CO[2]
                         net (fo=2, routed)           0.795     8.431    u_count/counter0_carry__0_n_1
    SLICE_X47Y85         LUT3 (Prop_lut3_I0_O)        0.310     8.741 r  u_count/counter[0]_i_1/O
                         net (fo=16, routed)          0.938     9.680    u_count/counter[0]_i_1_n_0
    SLICE_X47Y81         FDRE                                         r  u_count/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.503     4.926    u_count/CLK
    SLICE_X47Y81         FDRE                                         r  u_count/counter_reg[6]/C

Slack:                    inf
  Source:                 i_sw[2]
                            (input port)
  Destination:            u_count/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.680ns  (logic 2.708ns (27.974%)  route 6.972ns (72.026%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  i_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[2]
    C10                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  i_sw_IBUF[2]_inst/O
                         net (fo=4, routed)           5.239     6.751    u_count/i_sw_IBUF[2]
    SLICE_X46Y81         LUT4 (Prop_lut4_I2_O)        0.124     6.875 r  u_count/counter0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.875    u_count/counter0_carry_i_8_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.408 r  u_count/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.408    u_count/counter0_carry_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.637 r  u_count/counter0_carry__0/CO[2]
                         net (fo=2, routed)           0.795     8.431    u_count/counter0_carry__0_n_1
    SLICE_X47Y85         LUT3 (Prop_lut3_I0_O)        0.310     8.741 r  u_count/counter[0]_i_1/O
                         net (fo=16, routed)          0.938     9.680    u_count/counter[0]_i_1_n_0
    SLICE_X47Y81         FDRE                                         r  u_count/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.503     4.926    u_count/CLK
    SLICE_X47Y81         FDRE                                         r  u_count/counter_reg[7]/C

Slack:                    inf
  Source:                 i_sw[2]
                            (input port)
  Destination:            u_count/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.391ns  (logic 2.708ns (28.834%)  route 6.683ns (71.166%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  i_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[2]
    C10                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  i_sw_IBUF[2]_inst/O
                         net (fo=4, routed)           5.239     6.751    u_count/i_sw_IBUF[2]
    SLICE_X46Y81         LUT4 (Prop_lut4_I2_O)        0.124     6.875 r  u_count/counter0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.875    u_count/counter0_carry_i_8_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.408 r  u_count/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.408    u_count/counter0_carry_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.637 r  u_count/counter0_carry__0/CO[2]
                         net (fo=2, routed)           0.795     8.431    u_count/counter0_carry__0_n_1
    SLICE_X47Y85         LUT3 (Prop_lut3_I0_O)        0.310     8.741 r  u_count/counter[0]_i_1/O
                         net (fo=16, routed)          0.650     9.391    u_count/counter[0]_i_1_n_0
    SLICE_X47Y82         FDRE                                         r  u_count/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.505     4.928    u_count/CLK
    SLICE_X47Y82         FDRE                                         r  u_count/counter_reg[10]/C

Slack:                    inf
  Source:                 i_sw[2]
                            (input port)
  Destination:            u_count/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.391ns  (logic 2.708ns (28.834%)  route 6.683ns (71.166%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  i_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    i_sw[2]
    C10                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  i_sw_IBUF[2]_inst/O
                         net (fo=4, routed)           5.239     6.751    u_count/i_sw_IBUF[2]
    SLICE_X46Y81         LUT4 (Prop_lut4_I2_O)        0.124     6.875 r  u_count/counter0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.875    u_count/counter0_carry_i_8_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.408 r  u_count/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.408    u_count/counter0_carry_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.637 r  u_count/counter0_carry__0/CO[2]
                         net (fo=2, routed)           0.795     8.431    u_count/counter0_carry__0_n_1
    SLICE_X47Y85         LUT3 (Prop_lut3_I0_O)        0.310     8.741 r  u_count/counter[0]_i_1/O
                         net (fo=16, routed)          0.650     9.391    u_count/counter[0]_i_1_n_0
    SLICE_X47Y82         FDRE                                         r  u_count/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.505     4.928    u_count/CLK
    SLICE_X47Y82         FDRE                                         r  u_count/counter_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            u_count/valid_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.866ns  (logic 0.320ns (17.140%)  route 1.546ns (82.860%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_reset_IBUF_inst/O
                         net (fo=3, routed)           1.546     1.821    u_count/i_reset_IBUF
    SLICE_X47Y85         LUT4 (Prop_lut4_I3_O)        0.045     1.866 r  u_count/valid_i_1/O
                         net (fo=1, routed)           0.000     1.866    u_count/valid_i_1_n_0
    SLICE_X47Y85         FDRE                                         r  u_count/valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.997    u_count/CLK
    SLICE_X47Y85         FDRE                                         r  u_count/valid_reg/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            u_shiftreg/shiftregister_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.061ns  (logic 0.320ns (15.516%)  route 1.741ns (84.484%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 f  i_reset_IBUF_inst/O
                         net (fo=3, routed)           1.603     1.877    u_shiftreg/i_reset_IBUF
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.045     1.922 r  u_shiftreg/shiftregister[3]_i_1/O
                         net (fo=4, routed)           0.139     2.061    u_shiftreg/shiftregister[3]_i_1_n_0
    SLICE_X46Y85         FDRE                                         r  u_shiftreg/shiftregister_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.997    u_shiftreg/CLK
    SLICE_X46Y85         FDRE                                         r  u_shiftreg/shiftregister_reg[3]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            u_count/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.103ns  (logic 0.320ns (15.210%)  route 1.783ns (84.790%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 f  i_reset_IBUF_inst/O
                         net (fo=3, routed)           1.603     1.877    u_count/i_reset_IBUF
    SLICE_X47Y85         LUT3 (Prop_lut3_I2_O)        0.045     1.922 r  u_count/counter[0]_i_1/O
                         net (fo=16, routed)          0.180     2.103    u_count/counter[0]_i_1_n_0
    SLICE_X47Y83         FDRE                                         r  u_count/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.830     1.995    u_count/CLK
    SLICE_X47Y83         FDRE                                         r  u_count/counter_reg[12]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            u_count/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.103ns  (logic 0.320ns (15.210%)  route 1.783ns (84.790%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 f  i_reset_IBUF_inst/O
                         net (fo=3, routed)           1.603     1.877    u_count/i_reset_IBUF
    SLICE_X47Y85         LUT3 (Prop_lut3_I2_O)        0.045     1.922 r  u_count/counter[0]_i_1/O
                         net (fo=16, routed)          0.180     2.103    u_count/counter[0]_i_1_n_0
    SLICE_X47Y83         FDRE                                         r  u_count/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.830     1.995    u_count/CLK
    SLICE_X47Y83         FDRE                                         r  u_count/counter_reg[13]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            u_count/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.103ns  (logic 0.320ns (15.210%)  route 1.783ns (84.790%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 f  i_reset_IBUF_inst/O
                         net (fo=3, routed)           1.603     1.877    u_count/i_reset_IBUF
    SLICE_X47Y85         LUT3 (Prop_lut3_I2_O)        0.045     1.922 r  u_count/counter[0]_i_1/O
                         net (fo=16, routed)          0.180     2.103    u_count/counter[0]_i_1_n_0
    SLICE_X47Y83         FDRE                                         r  u_count/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.830     1.995    u_count/CLK
    SLICE_X47Y83         FDRE                                         r  u_count/counter_reg[14]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            u_count/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.103ns  (logic 0.320ns (15.210%)  route 1.783ns (84.790%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 f  i_reset_IBUF_inst/O
                         net (fo=3, routed)           1.603     1.877    u_count/i_reset_IBUF
    SLICE_X47Y85         LUT3 (Prop_lut3_I2_O)        0.045     1.922 r  u_count/counter[0]_i_1/O
                         net (fo=16, routed)          0.180     2.103    u_count/counter[0]_i_1_n_0
    SLICE_X47Y83         FDRE                                         r  u_count/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.830     1.995    u_count/CLK
    SLICE_X47Y83         FDRE                                         r  u_count/counter_reg[15]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            u_shiftreg/shiftregister_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.120ns  (logic 0.320ns (15.083%)  route 1.800ns (84.917%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 f  i_reset_IBUF_inst/O
                         net (fo=3, routed)           1.603     1.877    u_shiftreg/i_reset_IBUF
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.045     1.922 r  u_shiftreg/shiftregister[3]_i_1/O
                         net (fo=4, routed)           0.198     2.120    u_shiftreg/shiftregister[3]_i_1_n_0
    SLICE_X47Y87         FDSE                                         r  u_shiftreg/shiftregister_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.833     1.998    u_shiftreg/CLK
    SLICE_X47Y87         FDSE                                         r  u_shiftreg/shiftregister_reg[0]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            u_shiftreg/shiftregister_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.120ns  (logic 0.320ns (15.083%)  route 1.800ns (84.917%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 f  i_reset_IBUF_inst/O
                         net (fo=3, routed)           1.603     1.877    u_shiftreg/i_reset_IBUF
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.045     1.922 r  u_shiftreg/shiftregister[3]_i_1/O
                         net (fo=4, routed)           0.198     2.120    u_shiftreg/shiftregister[3]_i_1_n_0
    SLICE_X47Y87         FDRE                                         r  u_shiftreg/shiftregister_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.833     1.998    u_shiftreg/CLK
    SLICE_X47Y87         FDRE                                         r  u_shiftreg/shiftregister_reg[1]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            u_shiftreg/shiftregister_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.120ns  (logic 0.320ns (15.083%)  route 1.800ns (84.917%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 f  i_reset_IBUF_inst/O
                         net (fo=3, routed)           1.603     1.877    u_shiftreg/i_reset_IBUF
    SLICE_X47Y85         LUT1 (Prop_lut1_I0_O)        0.045     1.922 r  u_shiftreg/shiftregister[3]_i_1/O
                         net (fo=4, routed)           0.198     2.120    u_shiftreg/shiftregister[3]_i_1_n_0
    SLICE_X47Y87         FDRE                                         r  u_shiftreg/shiftregister_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.833     1.998    u_shiftreg/CLK
    SLICE_X47Y87         FDRE                                         r  u_shiftreg/shiftregister_reg[2]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            u_count/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.166ns  (logic 0.320ns (14.762%)  route 1.847ns (85.238%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 f  i_reset_IBUF_inst/O
                         net (fo=3, routed)           1.603     1.877    u_count/i_reset_IBUF
    SLICE_X47Y85         LUT3 (Prop_lut3_I2_O)        0.045     1.922 r  u_count/counter[0]_i_1/O
                         net (fo=16, routed)          0.244     2.166    u_count/counter[0]_i_1_n_0
    SLICE_X47Y82         FDRE                                         r  u_count/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.829     1.994    u_count/CLK
    SLICE_X47Y82         FDRE                                         r  u_count/counter_reg[10]/C





