#
# Logical Preferences generated for Lattice by Synplify map202103lat, Build 070R.
#

# Period Constraints 
FREQUENCY PORT "ipClk" 50.0 MHz;
#FREQUENCY NET "top_reveal_coretop_instance/jtck[0]" 200.0 MHz;


# Output Constraints 

# Input Constraints 

# Point-to-point Delay Constraints 


BLOCK PATH FROM CELL "UART_Inst_edgeDetectorio[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst_edgeDetectorio[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "opLed_0io[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "opLed_0io[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "opLed_0io[1]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "opLed_0io[1]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "opLed_0io[2]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "opLed_0io[2]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "opLed_0io[3]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "opLed_0io[3]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "opLed_0io[4]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "opLed_0io[4]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "opLed_0io[5]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "opLed_0io[5]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "opLed_0io[6]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "opLed_0io[6]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "opLed_0io[7]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "opLed_0io[7]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst_opTxio"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst_opTxio"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_TxSend"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_TxSend"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_TxData[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_TxData[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_TxData[1]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_TxData[1]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_TxData[2]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_TxData[2]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_TxData[3]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_TxData[3]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_TxData[4]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_TxData[4]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_TxData[5]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_TxData[5]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_TxData[6]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_TxData[6]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_TxData[7]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_TxData[7]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_stretch"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_stretch"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[1]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[1]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[2]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[2]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[3]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[3]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[4]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[4]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[1]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[1]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_det_cntr[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_det_cntr[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_cntr[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_cntr[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[1]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[1]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[2]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[2]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[3]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[3]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[4]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[4]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[5]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[5]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[6]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[6]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[7]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[7]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[1]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[1]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[2]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[2]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[3]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[3]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[4]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[4]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[5]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[5]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[6]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[6]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[7]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[7]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[1]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[1]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[2]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[2]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[3]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[3]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[4]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[4]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[1]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[1]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[2]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[2]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[3]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[3]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[4]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[4]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d2"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d2"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d1"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d1"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_d"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_d"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_bit"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_bit"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/sample_en_d"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/sample_en_d"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[1]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[1]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[2]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[2]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[3]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[3]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[4]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[4]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[5]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[5]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[6]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[6]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[7]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[7]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[8]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[8]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[9]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[9]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[11]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[11]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[1]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[1]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[2]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[2]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[3]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[3]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[4]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[4]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cap_reg[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cap_reg[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[1]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[1]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[2]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[2]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[3]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[3]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[4]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[4]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[1]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[1]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[2]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[2]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[3]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[3]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[4]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[4]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[1]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[1]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[2]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[2]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[3]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[3]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[4]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[4]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/mem_full_cntr[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/mem_full_cntr[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[1]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[1]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[2]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[2]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[3]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[3]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[4]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[4]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full_reg"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full_reg"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/force_trig"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/force_trig"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/clear"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/clear"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/capture"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/capture"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed_p1"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed_p1"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[1]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[1]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[2]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[2]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[3]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[3]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[4]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[4]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[5]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[5]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[6]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[6]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[7]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[7]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[8]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[8]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[9]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[9]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[10]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[10]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[11]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[11]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[12]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[12]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[13]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[13]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[14]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[14]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[15]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[15]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_shift_en"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_shift_en"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[1]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[1]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[2]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[2]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[3]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[3]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[4]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[4]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[5]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[5]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[6]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[6]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[7]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[7]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[8]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[8]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[9]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[9]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[10]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[10]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[11]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[11]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[12]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[12]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[13]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[13]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[14]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[14]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[15]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[15]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_prog_din[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_prog_din[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[1]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[1]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[2]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[2]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[3]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[3]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[4]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[4]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[5]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[5]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[6]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[6]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[7]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[7]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[8]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[8]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[9]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[9]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[10]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[10]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[11]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[11]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[12]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[12]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[13]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[13]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[14]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[14]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[15]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[15]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[16]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[16]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[17]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[17]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[18]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[18]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[19]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[19]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[20]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[20]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[21]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[21]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[22]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[22]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[23]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[23]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[24]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[24]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[25]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[25]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[26]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[26]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[27]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[27]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[28]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[28]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[28]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[28]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[29]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[29]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[29]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[29]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[30]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[30]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[31]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[31]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[32]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[32]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[33]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[33]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[34]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[34]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[35]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[35]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_rep1"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_rep1"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_fast"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_fast"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_lat"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_lat"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_checker"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_checker"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[1]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[1]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[2]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[2]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[3]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[3]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d6"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d6"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d5"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d5"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d4"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d4"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d3"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d3"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d2"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d2"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d1"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d1"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d3"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d3"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[1]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[1]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[2]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[2]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[3]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[3]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d5"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d5"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d4"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d4"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d3"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d3"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d2"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d2"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d1"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d1"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[1]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[1]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[2]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[2]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[3]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[3]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[4]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[4]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[5]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[5]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_rep1"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_rep1"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_fast"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_fast"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trigger_reg"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trigger_reg"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg2[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg2[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[1]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[1]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[2]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[2]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0_read"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0_read"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[2]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[2]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[3]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[3]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_start_d1"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_start_d1"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_en"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_en"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[1]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[1]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[2]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[2]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[3]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[3]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[4]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[4]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[5]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[5]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[6]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[6]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[7]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[7]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[8]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[8]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[9]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[9]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[10]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[10]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[11]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[11]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[12]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[12]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[13]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[13]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[14]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[14]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[15]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[15]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_out_reg"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_out_reg"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/state_cntr[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/state_cntr[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/num_then_reg[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/num_then_reg[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/next_then_reg[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/next_then_reg[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/tu_out"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/tu_out"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[1]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[1]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[2]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[2]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/mask_reg[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/mask_reg[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d2[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d2[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d1[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d1[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/compare_reg[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/compare_reg[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/txState[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/txState[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/txCounter[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/txCounter[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/txCounter[1]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/txCounter[1]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/txCounter[2]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/txCounter[2]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/txCounter[3]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/txCounter[3]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/txCounter[4]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/txCounter[4]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/txCounter[5]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/txCounter[5]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/txCounter[6]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/txCounter[6]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/txCounter[7]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/txCounter[7]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/txCounter[8]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/txCounter[8]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/txBitCounter[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/txBitCounter[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/txBitCounter[1]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/txBitCounter[1]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/txBitCounter[2]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/txBitCounter[2]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/txBitCounter[3]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/txBitCounter[3]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/txBitCounter[4]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/txBitCounter[4]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/rxCounter[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/rxCounter[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/rxCounter[1]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/rxCounter[1]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/rxCounter[2]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/rxCounter[2]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/rxCounter[3]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/rxCounter[3]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/rxCounter[4]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/rxCounter[4]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/rxCounter[5]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/rxCounter[5]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/rxCounter[6]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/rxCounter[6]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/rxCounter[7]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/rxCounter[7]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/rxCounter[8]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/rxCounter[8]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/reset"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/reset"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/opTxBusy"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/opTxBusy"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/opRxValid"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/opRxValid"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/opRxData[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/opRxData[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/opRxData[1]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/opRxData[1]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/opRxData[2]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/opRxData[2]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/opRxData[3]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/opRxData[3]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/opRxData[4]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/opRxData[4]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/opRxData[5]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/opRxData[5]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/opRxData[6]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/opRxData[6]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/opRxData[7]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/opRxData[7]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/localTxData[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/localTxData[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/localTxData[1]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/localTxData[1]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/localTxData[2]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/localTxData[2]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/localTxData[3]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/localTxData[3]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/localTxData[4]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/localTxData[4]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/localTxData[5]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/localTxData[5]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/localTxData[6]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/localTxData[6]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/localTxData[7]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/localTxData[7]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/localTxData[8]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/localTxData[8]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/localTxData[9]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/localTxData[9]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/localRxData[0]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/localRxData[0]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/localRxData[1]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/localRxData[1]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/localRxData[2]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/localRxData[2]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/localRxData[3]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/localRxData[3]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/localRxData[4]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/localRxData[4]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/localRxData[5]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/localRxData[5]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/localRxData[6]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/localRxData[6]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/localRxData[7]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/localRxData[7]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/localRxData[8]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/localRxData[8]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/localRxData[9]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/localRxData[9]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/edgeDetector[1]"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/edgeDetector[1]"  TO PORT "opLed[7]" ;
BLOCK PATH FROM CELL "UART_Inst/clockEnable"  TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "UART_Inst/clockEnable"  TO PORT "opLed[7]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst_edgeDetectorio[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "opLed_0io[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "opLed_0io[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "opLed_0io[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "opLed_0io[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "opLed_0io[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "opLed_0io[5]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "opLed_0io[6]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "opLed_0io[7]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst_opTxio" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_TxSend" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_TxData[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_TxData[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_TxData[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_TxData[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_TxData[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_TxData[5]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_TxData[6]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_TxData[7]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_stretch" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_det_cntr[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_cntr[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[5]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[6]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[7]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[5]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[6]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[7]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d2" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d1" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_d" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_bit" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/sample_en_d" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[5]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[6]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[7]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[8]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[9]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[11]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cap_reg[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/mem_full_cntr[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full_reg" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/force_trig" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/clear" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/capture" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed_p1" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[5]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[6]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[7]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[8]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[9]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[10]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[11]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[12]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[13]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[14]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[15]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_shift_en" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[5]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[6]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[7]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[8]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[9]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[10]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[11]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[12]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[13]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[14]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[15]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_prog_din[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[5]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[6]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[7]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[8]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[9]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[10]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[11]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[12]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[13]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[14]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[15]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[16]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[17]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[18]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[19]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[20]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[21]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[22]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[23]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[24]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[25]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[26]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[27]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[28]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[28]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[29]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[29]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[30]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[31]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[32]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[33]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[34]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[35]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_rep1" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_fast" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_lat" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_checker" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d6" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d5" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d4" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d3" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d2" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d1" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d3" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d5" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d4" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d3" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d2" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d1" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[5]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_rep1" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_fast" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trigger_reg" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg2[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0_read" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_start_d1" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_en" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[5]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[6]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[7]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[8]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[9]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[10]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[11]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[12]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[13]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[14]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[15]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_out_reg" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/state_cntr[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/num_then_reg[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/next_then_reg[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/tu_out" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/mask_reg[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d2[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d1[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/compare_reg[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/txState[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/txCounter[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/txCounter[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/txCounter[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/txCounter[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/txCounter[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/txCounter[5]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/txCounter[6]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/txCounter[7]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/txCounter[8]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/txBitCounter[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/txBitCounter[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/txBitCounter[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/txBitCounter[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/txBitCounter[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/rxCounter[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/rxCounter[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/rxCounter[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/rxCounter[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/rxCounter[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/rxCounter[5]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/rxCounter[6]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/rxCounter[7]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/rxCounter[8]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/reset" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/opTxBusy" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/opRxValid" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/opRxData[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/opRxData[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/opRxData[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/opRxData[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/opRxData[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/opRxData[5]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/opRxData[6]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/opRxData[7]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/localTxData[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/localTxData[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/localTxData[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/localTxData[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/localTxData[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/localTxData[5]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/localTxData[6]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/localTxData[7]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/localTxData[8]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/localTxData[9]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/localRxData[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/localRxData[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/localRxData[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/localRxData[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/localRxData[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/localRxData[5]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/localRxData[6]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/localRxData[7]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/localRxData[8]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/localRxData[9]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/edgeDetector[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx"  TO CELL "UART_Inst/clockEnable" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst_edgeDetectorio[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "opLed_0io[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "opLed_0io[1]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "opLed_0io[2]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "opLed_0io[3]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "opLed_0io[4]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "opLed_0io[5]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "opLed_0io[6]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "opLed_0io[7]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst_opTxio" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_TxSend" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_TxData[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_TxData[1]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_TxData[2]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_TxData[3]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_TxData[4]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_TxData[5]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_TxData[6]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_TxData[7]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_stretch" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[1]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[2]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[3]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[4]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[1]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_det_cntr[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_cntr[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[1]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[2]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[3]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[4]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[5]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[6]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[7]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[1]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[2]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[3]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[4]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[5]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[6]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[7]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d2" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d1" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_d" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_bit" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/sample_en_d" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[1]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[2]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[3]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[4]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[5]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[6]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[7]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[8]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[9]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[11]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[1]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[2]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[3]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[4]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cap_reg[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[1]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[2]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[3]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[4]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[1]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[2]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[3]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[4]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[1]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[2]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[3]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[4]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/mem_full_cntr[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[1]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[2]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[3]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[4]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full_reg" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/force_trig" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/clear" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/capture" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed_p1" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[1]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[2]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[3]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[4]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[5]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[6]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[7]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[8]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[9]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[10]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[11]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[12]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[13]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[14]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[15]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_shift_en" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[1]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[2]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[3]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[4]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[5]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[6]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[7]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[8]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[9]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[10]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[11]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[12]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[13]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[14]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[15]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_prog_din[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[1]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[2]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[3]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[4]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[5]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[6]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[7]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[8]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[9]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[10]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[11]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[12]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[13]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[14]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[15]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[16]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[17]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[18]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[19]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[20]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[21]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[22]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[23]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[24]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[25]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[26]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[27]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[28]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[28]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[29]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[29]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[30]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[31]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[32]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[33]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[34]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[35]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_rep1" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_fast" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_lat" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_checker" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[1]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[2]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[3]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d6" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d5" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d4" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d3" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d2" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d1" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d3" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[1]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[2]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[3]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d5" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d4" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d3" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d2" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d1" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[1]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[2]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[3]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[4]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[5]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_rep1" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_fast" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trigger_reg" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg2[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[1]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[2]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0_read" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[2]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[3]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_start_d1" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_en" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[1]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[2]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[3]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[4]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[5]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[6]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[7]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[8]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[9]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[10]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[11]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[12]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[13]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[14]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[15]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_out_reg" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/state_cntr[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/num_then_reg[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/next_then_reg[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/tu_out" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[1]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[2]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/mask_reg[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d2[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d1[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/compare_reg[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/txState[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/txCounter[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/txCounter[1]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/txCounter[2]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/txCounter[3]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/txCounter[4]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/txCounter[5]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/txCounter[6]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/txCounter[7]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/txCounter[8]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/txBitCounter[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/txBitCounter[1]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/txBitCounter[2]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/txBitCounter[3]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/txBitCounter[4]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/rxCounter[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/rxCounter[1]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/rxCounter[2]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/rxCounter[3]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/rxCounter[4]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/rxCounter[5]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/rxCounter[6]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/rxCounter[7]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/rxCounter[8]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/reset" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/opTxBusy" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/opRxValid" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/opRxData[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/opRxData[1]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/opRxData[2]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/opRxData[3]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/opRxData[4]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/opRxData[5]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/opRxData[6]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/opRxData[7]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/localTxData[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/localTxData[1]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/localTxData[2]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/localTxData[3]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/localTxData[4]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/localTxData[5]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/localTxData[6]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/localTxData[7]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/localTxData[8]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/localTxData[9]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/localRxData[0]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/localRxData[1]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/localRxData[2]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/localRxData[3]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/localRxData[4]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/localRxData[5]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/localRxData[6]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/localRxData[7]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/localRxData[8]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/localRxData[9]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/edgeDetector[1]" ;
BLOCK PATH FROM PORT "ipnReset"  TO CELL "UART_Inst/clockEnable" ;

# Block Path Constraints 

BLOCK ASYNCPATHS;

# End of generated Logical Preferences.
