Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec  3 17:35:06 2024
| Host         : DELLINS15 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UaRx_control_sets_placed.rpt
| Design       : UaRx
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    70 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              14 |            4 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               8 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              11 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------------+------------------+------------------+----------------+--------------+
|     Clock Signal     |         Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+------------------------------+------------------+------------------+----------------+--------------+
|  piUaRxClk_IBUF_BUFG |                              | piUaRxRst_IBUF   |                1 |              1 |         1.00 |
|  piUaRxClk_IBUF_BUFG | p_0_in[7]                    |                  |                1 |              1 |         1.00 |
|  piUaRxClk_IBUF_BUFG | p_0_in[1]                    |                  |                1 |              1 |         1.00 |
|  piUaRxClk_IBUF_BUFG | p_0_in[3]                    |                  |                1 |              1 |         1.00 |
|  piUaRxClk_IBUF_BUFG | p_0_in[0]                    |                  |                1 |              1 |         1.00 |
|  piUaRxClk_IBUF_BUFG | p_0_in[6]                    |                  |                1 |              1 |         1.00 |
|  piUaRxClk_IBUF_BUFG | p_0_in[4]                    |                  |                1 |              1 |         1.00 |
|  piUaRxClk_IBUF_BUFG | p_0_in[5]                    |                  |                1 |              1 |         1.00 |
|  piUaRxClk_IBUF_BUFG | p_0_in[2]                    |                  |                1 |              1 |         1.00 |
|  piUaRxClk_IBUF_BUFG | FSM_onehot_state[10]_i_1_n_0 | piUaRxRst_IBUF   |                4 |             11 |         2.75 |
|  piUaRxClk_IBUF_BUFG |                              | RstBR            |                4 |             14 |         3.50 |
+----------------------+------------------------------+------------------+------------------+----------------+--------------+


