strict digraph "" {
	node [label="\N"];
	"270:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbd1c2ba1d0>",
		fillcolor=firebrick,
		label="270:NS
Add_wr_reg <= Add_wr;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbd1c2ba1d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_266:AL"	 [def_var="['Add_wr_reg']",
		label="Leaf_266:AL"];
	"270:NS" -> "Leaf_266:AL"	 [cond="[]",
		lineno=None];
	"269:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbd1c2bae10>",
		fillcolor=springgreen,
		label="269:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"269:IF" -> "270:NS"	 [cond="['Current_state', 'State_idle']",
		label="(Current_state == State_idle)",
		lineno=269];
	"266:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbd1c2bafd0>",
		clk_sens=True,
		fillcolor=gold,
		label="266:AL",
		sens="['Clk_MAC', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'State_idle', 'Current_state', 'Add_wr']"];
	"267:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbd1c2d1190>",
		fillcolor=springgreen,
		label="267:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"266:AL" -> "267:IF"	 [cond="[]",
		lineno=None];
	"267:IF" -> "269:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=267];
	"268:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbd1c2d11d0>",
		fillcolor=firebrick,
		label="268:NS
Add_wr_reg <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbd1c2d11d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"267:IF" -> "268:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=267];
	"268:NS" -> "Leaf_266:AL"	 [cond="[]",
		lineno=None];
}
