
---------- Begin Simulation Statistics ----------
final_tick                               167354676000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 233198                       # Simulator instruction rate (inst/s)
host_mem_usage                                 711128                       # Number of bytes of host memory used
host_op_rate                                   233663                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   428.82                       # Real time elapsed on the host
host_tick_rate                              390267683                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199497                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.167355                       # Number of seconds simulated
sim_ticks                                167354676000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199497                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.673547                       # CPI: cycles per instruction
system.cpu.discardedOps                        197575                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        34230484                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.597533                       # IPC: instructions per cycle
system.cpu.numCycles                        167354676                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46438740     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42753845     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10986191     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199497                       # Class of committed instruction
system.cpu.tickCycles                       133124192                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       279586                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        567744                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          684                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           19                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       782419                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        14194                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1566273                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          14213                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4397402                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3642743                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             83181                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2112934                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2110732                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.895785                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   66039                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             691                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                293                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              398                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          167                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51329370                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51329370                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51329840                       # number of overall hits
system.cpu.dcache.overall_hits::total        51329840                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       830331                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         830331                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       838280                       # number of overall misses
system.cpu.dcache.overall_misses::total        838280                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  46218690000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  46218690000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  46218690000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  46218690000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52159701                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52159701                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52168120                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52168120                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015919                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015919                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016069                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016069                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55662.970550                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55662.970550                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55135.145775                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55135.145775                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        97807                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3160                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.951582                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       681057                       # number of writebacks
system.cpu.dcache.writebacks::total            681057                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        55305                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55305                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        55305                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55305                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       775026                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       775026                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       782969                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       782969                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  42941227000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  42941227000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  43756855999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  43756855999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014859                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014859                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015009                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015009                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55406.176051                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55406.176051                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55885.809015                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55885.809015                       # average overall mshr miss latency
system.cpu.dcache.replacements                 781948                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40728885                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40728885                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       453761                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        453761                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  20456870000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20456870000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41182646                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41182646                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011018                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011018                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45082.918100                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45082.918100                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1488                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1488                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       452273                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       452273                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  19481996000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19481996000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010982                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010982                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43075.744075                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43075.744075                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10600485                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10600485                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       376570                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       376570                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  25761820000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  25761820000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.034305                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.034305                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68411.769392                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68411.769392                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        53817                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        53817                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       322753                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       322753                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  23459231000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23459231000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029403                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029403                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72684.780622                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72684.780622                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          470                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           470                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7949                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7949                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.944174                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.944174                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    815628999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    815628999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.943461                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.943461                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 102685.257334                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 102685.257334                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       394000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       394000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        98500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        98500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       386000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       386000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        96500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        96500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 167354676000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.757648                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52112884                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            782972                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             66.557788                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.757648                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989021                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989021                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          251                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          590                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52951168                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52951168                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 167354676000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 167354676000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 167354676000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42703892                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43555248                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11057233                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10235763                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10235763                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10235763                       # number of overall hits
system.cpu.icache.overall_hits::total        10235763                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          882                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            882                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          882                       # number of overall misses
system.cpu.icache.overall_misses::total           882                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     77137000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     77137000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     77137000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     77137000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10236645                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10236645                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10236645                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10236645                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000086                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000086                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000086                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000086                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 87456.916100                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 87456.916100                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 87456.916100                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 87456.916100                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          470                       # number of writebacks
system.cpu.icache.writebacks::total               470                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          882                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          882                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          882                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          882                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     75373000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     75373000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     75373000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     75373000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000086                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000086                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000086                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000086                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 85456.916100                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85456.916100                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 85456.916100                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85456.916100                       # average overall mshr miss latency
system.cpu.icache.replacements                    470                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10235763                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10235763                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          882                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           882                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     77137000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     77137000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10236645                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10236645                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 87456.916100                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 87456.916100                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          882                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          882                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     75373000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     75373000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 85456.916100                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85456.916100                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 167354676000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           326.172427                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10236645                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               882                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11606.173469                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   326.172427                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.637056                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.637056                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          412                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          412                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10237527                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10237527                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 167354676000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 167354676000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 167354676000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 167354676000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100199497                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  188                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               495473                       # number of demand (read+write) hits
system.l2.demand_hits::total                   495661                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 188                       # number of overall hits
system.l2.overall_hits::.cpu.data              495473                       # number of overall hits
system.l2.overall_hits::total                  495661                       # number of overall hits
system.l2.demand_misses::.cpu.inst                694                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             287500                       # number of demand (read+write) misses
system.l2.demand_misses::total                 288194                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               694                       # number of overall misses
system.l2.overall_misses::.cpu.data            287500                       # number of overall misses
system.l2.overall_misses::total                288194                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     68738000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30742120000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30810858000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     68738000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30742120000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30810858000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              882                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           782973                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               783855                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             882                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          782973                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              783855                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.786848                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.367190                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.367662                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.786848                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.367190                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.367662                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99046.109510                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106929.113043                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106910.129982                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99046.109510                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106929.113043                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106910.129982                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              200218                       # number of writebacks
system.l2.writebacks::total                    200218                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           694                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        287495                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            288189                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          694                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       287495                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           288189                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     54858000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24991547000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  25046405000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     54858000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24991547000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  25046405000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.786848                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.367184                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.367656                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.786848                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.367184                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.367656                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79046.109510                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86928.631802                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86909.649570                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79046.109510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86928.631802                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86909.649570                       # average overall mshr miss latency
system.l2.replacements                         289074                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       681057                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           681057                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       681057                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       681057                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          458                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              458                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          458                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          458                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4694                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4694                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            145633                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                145633                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          177211                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              177211                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19334029000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19334029000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        322844                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            322844                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.548906                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.548906                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109101.743120                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109101.743120                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       177211                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         177211                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15789829000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15789829000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.548906                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.548906                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89101.855980                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89101.855980                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            188                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                188                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          694                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              694                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     68738000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     68738000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          882                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            882                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.786848                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.786848                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99046.109510                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99046.109510                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          694                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          694                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     54858000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     54858000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.786848                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.786848                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79046.109510                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79046.109510                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        349840                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            349840                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       110289                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          110289                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11408091000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11408091000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       460129                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        460129                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.239691                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.239691                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103438.157931                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103438.157931                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       110284                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       110284                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9201718000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9201718000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.239681                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.239681                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83436.563781                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83436.563781                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 167354676000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8083.831986                       # Cycle average of tags in use
system.l2.tags.total_refs                     1560889                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    297266                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.250816                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     181.822148                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        19.947272                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7882.062566                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.022195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.962166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986796                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          357                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1986                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          554                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3428444                       # Number of tag accesses
system.l2.tags.data_accesses                  3428444                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 167354676000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    200193.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       694.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    286561.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005335544500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11741                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11741                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              804951                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             188712                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      288189                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     200218                       # Number of write requests accepted
system.mem_ctrls.readBursts                    288189                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   200218                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    934                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    25                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.69                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                288189                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               200218                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  232470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11741                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.465463                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.066043                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     28.652859                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         11683     99.51%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           25      0.21%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           29      0.25%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11741                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.048974                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.016007                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.062960                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5765     49.10%     49.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              221      1.88%     50.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5179     44.11%     95.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              567      4.83%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11741                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   59776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18444096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12813952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    110.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     76.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  167354645000                       # Total gap between requests
system.mem_ctrls.avgGap                     342654.07                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        44416                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18339904                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12811008                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 265400.412235867232                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 109587042.551473125815                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 76550045.126913577318                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          694                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       287495                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       200218                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     19230500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10199504000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3952062547750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27709.65                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35477.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  19738797.45                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        44416                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18399616                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18444032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        44416                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        44416                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12813952                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12813952                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          694                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       287494                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         288188                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       200218                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        200218                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       265400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    109943842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        110209242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       265400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       265400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     76567637                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        76567637                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     76567637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       265400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    109943842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       186776879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               287255                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              200172                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17444                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17323                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        18435                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17251                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18225                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        18947                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        19174                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        17735                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        16549                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        19022                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        17501                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18409                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        18216                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18100                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17378                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17546                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11844                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11769                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12793                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        12020                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12885                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        13622                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        13907                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        12638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        11196                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        13648                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11901                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12834                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        12624                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12616                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        11819                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12056                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4832703250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1436275000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10218734500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16823.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35573.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              146079                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             101999                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            50.85                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           50.96                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       239338                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   130.336846                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    88.118722                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   188.404627                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       184547     77.11%     77.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        29764     12.44%     89.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5791      2.42%     91.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1575      0.66%     92.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9271      3.87%     96.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          754      0.32%     96.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          601      0.25%     97.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          573      0.24%     97.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6462      2.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       239338                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18384320                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12811008                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              109.852443                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               76.550045                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.46                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 167354676000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       875314020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       465217665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1031972760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     529715160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13210457520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  40856149350                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  29859017280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   86827843755                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   518.825323                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  77198793750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5588180000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  84567702250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       833637840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       443070045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1019027940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     515182680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13210457520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  41902539390                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  28977846720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   86901762135                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   519.267010                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  74902846750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5588180000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  86863649250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 167354676000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110978                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       200218                       # Transaction distribution
system.membus.trans_dist::CleanEvict            79337                       # Transaction distribution
system.membus.trans_dist::ReadExReq            177211                       # Transaction distribution
system.membus.trans_dist::ReadExResp           177210                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110978                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       855932                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 855932                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     31257984                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                31257984                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            288189                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  288189    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              288189                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 167354676000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1368616000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1569036500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            461011                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       881275                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          470                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          189747                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           322844                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          322843                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           882                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       460129                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2234                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2347893                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2350127                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        86528                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     93697856                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               93784384                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          289074                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12813952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1072929                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.013903                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.117240                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1058031     98.61%     98.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  14879      1.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     19      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1072929                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 167354676000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2929327000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2646000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2348920995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
