<component name="ddr_iface" hier="ddr_iface">
	<interface name="clk300" type="clock_sink">
		<signal type="clock">i_clk300</signal>
	</interface>
	
	<interface name="clkddr" type="clock_sink">
		<signal type="clock">i_clk_ddr</signal>
	</interface>
	
	<interface name="reset" type="reset_sink">
		<signal type="reset">i_reset</signal>
	</interface>
	
	<interface name="wrreq" type="recv" clock="clk300">
		<signal type="data" usertype="addr" width="26">i_waddr</signal>
		<signal type="data" usertype="data" width="128">i_wdata</signal>
		<signal type="valid">i_wdata_have</signal>
		<signal type="ready">i_wdata_accept</signal>
	</interface>
	
	<interface name="rdreq" type="recv" clock="clk300">
		<signal type="data" width="26">i_raddr</signal>
		<signal type="valid">i_rdata_req</signal>
		<signal type="ready">i_rdata_req_accepted</signal>
		<signal type="lp_id" width="2">i_rdata_req_which</signal>
		<linkpoint name="wu0" type="broadcast">2'd0</linkpoint>
		<linkpoint name="wu1" type="broadcast">2'd1</linkpoint>
		<linkpoint name="wu2" type="broadcast">2'd2</linkpoint>
		<linkpoint name="wu3" type="broadcast">2'd3</linkpoint>
	</interface>
	
	<interface name="rdresp" type="send" clock="clk300">
		<signal type="data" width="128">o_rdata</signal>
		<signal type="valid">o_rdata_valid</signal>
		<signal type="eop">o_rdata_eop</signal>
		<signal type="lp_id" width="2">o_rdata_which</signal>
		<linkpoint name="wu0" type="broadcast">2'd0</linkpoint>
		<linkpoint name="wu1" type="broadcast">2'd1</linkpoint>
		<linkpoint name="wu2" type="broadcast">2'd2</linkpoint>
		<linkpoint name="wu3" type="broadcast">2'd3</linkpoint>
	</interface>
	
	<interface name="ddr" type="conduit">
		<signal type="out" usertype="address" width="26">o_ddr_address</signal>
		<signal type="out" usertype="write_req" width="1">o_ddr_write_req</signal>
		<signal type="out" usertype="read_req" width="1">o_ddr_read_req</signal>
		<signal type="out" usertype="burstbegin" width="1">o_ddr_burstbegin</signal>
		<signal type="out" usertype="wdata" width="128">o_ddr_wdata</signal>
		<signal type="out" usertype="be" width="16">o_ddr_be</signal>
		<signal type="out" usertype="size" width="4">o_ddr_size</signal>
		<signal type="in" usertype="ready" width="1">i_ddr_ready</signal>
		<signal type="in" usertype="rdata" width="128">i_ddr_rdata</signal>
		<signal type="in" usertype="rdata_valid" width="1">i_ddr_rdata_valid</signal>
		<signal type="in" usertype="init_done" width="1">i_ddr_init_done</signal>
	</interface>
</component>