

================================================================
== Vitis HLS Report for 'process_r'
================================================================
* Date:           Tue Mar  2 22:35:40 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        conv_acc
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1297|     1297|  12.970 us|  12.970 us|  1297|  1297|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                   Loop Name                   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- INDATA_LOAD_VITIS_LOOP_32_1_VITIS_LOOP_34_2  |     1024|     1024|         2|          1|          1|  1024|       yes|
        |- WDATA_LOAD_VITIS_LOOP_55_2_VITIS_LOOP_57_3   |      257|      257|         3|          1|          1|   256|       yes|
        +-----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 8 9 }
  Pipeline-1 : II = 1, D = 3, States = { 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 10 9 
9 --> 8 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 20 19 
19 --> 17 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 21 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %In_ddr, i32 1024" [source/conv_acc3t.cpp:30]   --->   Operation 21 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 22 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %In_ddr, i32 1024" [source/conv_acc3t.cpp:30]   --->   Operation 22 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 23 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %In_ddr, i32 1024" [source/conv_acc3t.cpp:30]   --->   Operation 23 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 24 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %In_ddr, i32 1024" [source/conv_acc3t.cpp:30]   --->   Operation 24 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 25 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %In_ddr, i32 1024" [source/conv_acc3t.cpp:30]   --->   Operation 25 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 26 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %In_ddr, i32 1024" [source/conv_acc3t.cpp:30]   --->   Operation 26 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W_ddr, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 32, void @empty_3, void @empty_4, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %In_ddr, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 32, void @empty_5, void @empty_4, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %In_ddr, i32 1024" [source/conv_acc3t.cpp:30]   --->   Operation 29 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 30 [1/1] (0.42ns)   --->   "%br_ln30 = br void" [source/conv_acc3t.cpp:30]   --->   Operation 30 'br' 'br_ln30' <Predicate = true> <Delay = 0.42>

State 8 <SV = 7> <Delay = 0.94>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i11 0, void, i11 %add_ln30, void %.split15" [source/conv_acc3t.cpp:30]   --->   Operation 31 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.79ns)   --->   "%add_ln30 = add i11 %indvar_flatten11, i11 1" [source/conv_acc3t.cpp:30]   --->   Operation 32 'add' 'add_ln30' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 33 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.94ns)   --->   "%icmp_ln30 = icmp_eq  i11 %indvar_flatten11, i11 1024" [source/conv_acc3t.cpp:30]   --->   Operation 34 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %.split15, void %_Z7load_inPfPA16_A16_fb.exit" [source/conv_acc3t.cpp:30]   --->   Operation 35 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INDATA_LOAD_VITIS_LOOP_32_1_VITIS_LOOP_34_2_str"   --->   Operation 36 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%empty_12 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 37 'speclooptripcount' 'empty_12' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 38 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_32_1_VITIS_LOOP_34_2_str"   --->   Operation 39 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [source/conv_acc3t.cpp:34]   --->   Operation 41 'specloopname' 'specloopname_ln34' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (7.30ns)   --->   "%In_ddr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %In_ddr" [source/conv_acc3t.cpp:36]   --->   Operation 42 'read' 'In_ddr_read' <Predicate = (!icmp_ln30)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 43 'br' 'br_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 7.30>
ST_10 : Operation 44 [7/7] (7.30ns)   --->   "%empty_13 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %W_ddr, i32 256" [source/conv_acc3t.cpp:51]   --->   Operation 44 'readreq' 'empty_13' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 9> <Delay = 7.30>
ST_11 : Operation 45 [6/7] (7.30ns)   --->   "%empty_13 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %W_ddr, i32 256" [source/conv_acc3t.cpp:51]   --->   Operation 45 'readreq' 'empty_13' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 10> <Delay = 7.30>
ST_12 : Operation 46 [5/7] (7.30ns)   --->   "%empty_13 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %W_ddr, i32 256" [source/conv_acc3t.cpp:51]   --->   Operation 46 'readreq' 'empty_13' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 11> <Delay = 7.30>
ST_13 : Operation 47 [4/7] (7.30ns)   --->   "%empty_13 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %W_ddr, i32 256" [source/conv_acc3t.cpp:51]   --->   Operation 47 'readreq' 'empty_13' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 12> <Delay = 7.30>
ST_14 : Operation 48 [3/7] (7.30ns)   --->   "%empty_13 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %W_ddr, i32 256" [source/conv_acc3t.cpp:51]   --->   Operation 48 'readreq' 'empty_13' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 13> <Delay = 7.30>
ST_15 : Operation 49 [2/7] (7.30ns)   --->   "%empty_13 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %W_ddr, i32 256" [source/conv_acc3t.cpp:51]   --->   Operation 49 'readreq' 'empty_13' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 14> <Delay = 7.30>
ST_16 : Operation 50 [1/7] (7.30ns)   --->   "%empty_13 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %W_ddr, i32 256" [source/conv_acc3t.cpp:51]   --->   Operation 50 'readreq' 'empty_13' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 51 [1/1] (0.42ns)   --->   "%br_ln51 = br void" [source/conv_acc3t.cpp:51]   --->   Operation 51 'br' 'br_ln51' <Predicate = true> <Delay = 0.42>

State 17 <SV = 15> <Delay = 0.88>
ST_17 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten53 = phi i9 0, void %_Z7load_inPfPA16_A16_fb.exit, i9 %add_ln51_1, void %.split10" [source/conv_acc3t.cpp:51]   --->   Operation 52 'phi' 'indvar_flatten53' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 53 [1/1] (0.77ns)   --->   "%add_ln51_1 = add i9 %indvar_flatten53, i9 1" [source/conv_acc3t.cpp:51]   --->   Operation 53 'add' 'add_ln51_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 54 [1/1] (0.88ns)   --->   "%icmp_ln51 = icmp_eq  i9 %indvar_flatten53, i9 256" [source/conv_acc3t.cpp:51]   --->   Operation 54 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %.split9, void" [source/conv_acc3t.cpp:51]   --->   Operation 55 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>

State 18 <SV = 16> <Delay = 7.30>
ST_18 : Operation 56 [1/1] (0.00ns)   --->   "%L_cho = phi i3 0, void %_Z7load_inPfPA16_A16_fb.exit, i3 %select_ln51_1, void %.split10" [source/conv_acc3t.cpp:51]   --->   Operation 56 'phi' 'L_cho' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 57 [1/1] (0.00ns)   --->   "%indvar_flatten31 = phi i8 0, void %_Z7load_inPfPA16_A16_fb.exit, i8 %select_ln53_2, void %.split10" [source/conv_acc3t.cpp:53]   --->   Operation 57 'phi' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 58 [1/1] (0.00ns)   --->   "%L_chi = phi i3 0, void %_Z7load_inPfPA16_A16_fb.exit, i3 %select_ln53_1, void %.split10" [source/conv_acc3t.cpp:53]   --->   Operation 58 'phi' 'L_chi' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 59 [1/1] (0.00ns)   --->   "%indvar_flatten19 = phi i6 0, void %_Z7load_inPfPA16_A16_fb.exit, i6 %select_ln55_1, void %.split10" [source/conv_acc3t.cpp:55]   --->   Operation 59 'phi' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 60 [1/1] (0.00ns)   --->   "%L_kr = phi i3 0, void %_Z7load_inPfPA16_A16_fb.exit, i3 %add_ln57, void %.split10" [source/conv_acc3t.cpp:57]   --->   Operation 60 'phi' 'L_kr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 61 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 62 [1/1] (0.67ns)   --->   "%add_ln51 = add i3 %L_cho, i3 1" [source/conv_acc3t.cpp:51]   --->   Operation 62 'add' 'add_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 63 [1/1] (0.84ns)   --->   "%icmp_ln53 = icmp_eq  i8 %indvar_flatten31, i8 64" [source/conv_acc3t.cpp:53]   --->   Operation 63 'icmp' 'icmp_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 64 [1/1] (0.20ns)   --->   "%select_ln51 = select i1 %icmp_ln53, i3 0, i3 %L_chi" [source/conv_acc3t.cpp:51]   --->   Operation 64 'select' 'select_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 65 [1/1] (0.20ns)   --->   "%select_ln51_1 = select i1 %icmp_ln53, i3 %add_ln51, i3 %L_cho" [source/conv_acc3t.cpp:51]   --->   Operation 65 'select' 'select_ln51_1' <Predicate = (!icmp_ln51)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i3 %select_ln51_1" [source/conv_acc3t.cpp:51]   --->   Operation 66 'trunc' 'trunc_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_18 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln53)   --->   "%trunc_ln59 = trunc i3 %L_chi" [source/conv_acc3t.cpp:59]   --->   Operation 67 'trunc' 'trunc_ln59' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_18 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln53)   --->   "%select_ln51_2 = select i1 %icmp_ln53, i2 0, i2 %trunc_ln59" [source/conv_acc3t.cpp:51]   --->   Operation 68 'select' 'select_ln51_2' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 69 [1/1] (0.28ns)   --->   "%xor_ln51 = xor i1 %icmp_ln53, i1 1" [source/conv_acc3t.cpp:51]   --->   Operation 69 'xor' 'xor_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 70 [1/1] (0.58ns)   --->   "%icmp_ln57 = icmp_eq  i3 %L_kr, i3 4" [source/conv_acc3t.cpp:57]   --->   Operation 70 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln51)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln55_2)   --->   "%and_ln51 = and i1 %icmp_ln57, i1 %xor_ln51" [source/conv_acc3t.cpp:51]   --->   Operation 71 'and' 'and_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 72 [1/1] (0.78ns)   --->   "%icmp_ln55 = icmp_eq  i6 %indvar_flatten19, i6 16" [source/conv_acc3t.cpp:55]   --->   Operation 72 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln51)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 73 [1/1] (0.28ns)   --->   "%and_ln51_1 = and i1 %icmp_ln55, i1 %xor_ln51" [source/conv_acc3t.cpp:51]   --->   Operation 73 'and' 'and_ln51_1' <Predicate = (!icmp_ln51)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 74 [1/1] (0.67ns)   --->   "%add_ln53 = add i3 %select_ln51, i3 1" [source/conv_acc3t.cpp:53]   --->   Operation 74 'add' 'add_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln53)   --->   "%trunc_ln59_1 = trunc i3 %add_ln53" [source/conv_acc3t.cpp:59]   --->   Operation 75 'trunc' 'trunc_ln59_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_18 : Operation 76 [1/1] (0.17ns) (out node of the LUT)   --->   "%select_ln53 = select i1 %and_ln51_1, i2 %trunc_ln59_1, i2 %select_ln51_2" [source/conv_acc3t.cpp:53]   --->   Operation 76 'select' 'select_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node or_ln55_2)   --->   "%xor_ln53 = xor i1 %icmp_ln55, i1 1" [source/conv_acc3t.cpp:53]   --->   Operation 77 'xor' 'xor_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node or_ln55_2)   --->   "%or_ln53 = or i1 %icmp_ln53, i1 %xor_ln53" [source/conv_acc3t.cpp:53]   --->   Operation 78 'or' 'or_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node or_ln55_2)   --->   "%and_ln53 = and i1 %and_ln51, i1 %or_ln53" [source/conv_acc3t.cpp:53]   --->   Operation 79 'and' 'and_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 80 [1/1] (0.20ns)   --->   "%select_ln53_1 = select i1 %and_ln51_1, i3 %add_ln53, i3 %select_ln51" [source/conv_acc3t.cpp:53]   --->   Operation 80 'select' 'select_ln53_1' <Predicate = (!icmp_ln51)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node or_ln55_2)   --->   "%or_ln55 = or i1 %and_ln53, i1 %and_ln51_1" [source/conv_acc3t.cpp:55]   --->   Operation 81 'or' 'or_ln55' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 82 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln55_2 = or i1 %or_ln55, i1 %icmp_ln53" [source/conv_acc3t.cpp:55]   --->   Operation 82 'or' 'or_ln55_2' <Predicate = (!icmp_ln51)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 83 [1/1] (0.20ns) (out node of the LUT)   --->   "%select_ln55 = select i1 %or_ln55_2, i3 0, i3 %L_kr" [source/conv_acc3t.cpp:55]   --->   Operation 83 'select' 'select_ln55' <Predicate = (!icmp_ln51)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 84 [1/1] (7.30ns)   --->   "%W_ddr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %W_ddr" [source/conv_acc3t.cpp:59]   --->   Operation 84 'read' 'W_ddr_read' <Predicate = (!icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 85 [1/1] (0.00ns)   --->   "%bitcast_ln59 = bitcast i32 %W_ddr_read" [source/conv_acc3t.cpp:59]   --->   Operation 85 'bitcast' 'bitcast_ln59' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_18 : Operation 86 [1/1] (0.72ns)   --->   "%switch_ln59 = switch i2 %trunc_ln51, void %branch314, i2 0, void %branch011, i2 1, void %branch112, i2 2, void %branch213" [source/conv_acc3t.cpp:59]   --->   Operation 86 'switch' 'switch_ln59' <Predicate = (!icmp_ln51)> <Delay = 0.72>
ST_18 : Operation 87 [1/1] (0.72ns)   --->   "%switch_ln59 = switch i2 %select_ln53, void %branch11, i2 0, void %branch8, i2 1, void %branch9, i2 2, void %branch10" [source/conv_acc3t.cpp:59]   --->   Operation 87 'switch' 'switch_ln59' <Predicate = (!icmp_ln51 & trunc_ln51 == 2)> <Delay = 0.72>
ST_18 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln59 = br void %.split10" [source/conv_acc3t.cpp:59]   --->   Operation 88 'br' 'br_ln59' <Predicate = (!icmp_ln51 & trunc_ln51 == 2)> <Delay = 0.00>
ST_18 : Operation 89 [1/1] (0.72ns)   --->   "%switch_ln59 = switch i2 %select_ln53, void %branch7, i2 0, void %branch4, i2 1, void %branch5, i2 2, void %branch6" [source/conv_acc3t.cpp:59]   --->   Operation 89 'switch' 'switch_ln59' <Predicate = (!icmp_ln51 & trunc_ln51 == 1)> <Delay = 0.72>
ST_18 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln59 = br void %.split10" [source/conv_acc3t.cpp:59]   --->   Operation 90 'br' 'br_ln59' <Predicate = (!icmp_ln51 & trunc_ln51 == 1)> <Delay = 0.00>
ST_18 : Operation 91 [1/1] (0.72ns)   --->   "%switch_ln59 = switch i2 %select_ln53, void %branch324, i2 0, void %branch021, i2 1, void %branch122, i2 2, void %branch223" [source/conv_acc3t.cpp:59]   --->   Operation 91 'switch' 'switch_ln59' <Predicate = (!icmp_ln51 & trunc_ln51 == 0)> <Delay = 0.72>
ST_18 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln59 = br void %.split10" [source/conv_acc3t.cpp:59]   --->   Operation 92 'br' 'br_ln59' <Predicate = (!icmp_ln51 & trunc_ln51 == 0)> <Delay = 0.00>
ST_18 : Operation 93 [1/1] (0.72ns)   --->   "%switch_ln59 = switch i2 %select_ln53, void %branch15, i2 0, void %branch12, i2 1, void %branch13, i2 2, void %branch14" [source/conv_acc3t.cpp:59]   --->   Operation 93 'switch' 'switch_ln59' <Predicate = (!icmp_ln51 & trunc_ln51 == 3)> <Delay = 0.72>
ST_18 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln59 = br void %.split10" [source/conv_acc3t.cpp:59]   --->   Operation 94 'br' 'br_ln59' <Predicate = (!icmp_ln51 & trunc_ln51 == 3)> <Delay = 0.00>
ST_18 : Operation 95 [1/1] (0.67ns)   --->   "%add_ln57 = add i3 %select_ln55, i3 1" [source/conv_acc3t.cpp:57]   --->   Operation 95 'add' 'add_ln57' <Predicate = (!icmp_ln51)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 96 [1/1] (0.78ns)   --->   "%add_ln55 = add i6 %indvar_flatten19, i6 1" [source/conv_acc3t.cpp:55]   --->   Operation 96 'add' 'add_ln55' <Predicate = (!icmp_ln51)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_1)   --->   "%or_ln55_1 = or i1 %and_ln51_1, i1 %icmp_ln53" [source/conv_acc3t.cpp:55]   --->   Operation 97 'or' 'or_ln55_1' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 98 [1/1] (0.38ns) (out node of the LUT)   --->   "%select_ln55_1 = select i1 %or_ln55_1, i6 1, i6 %add_ln55" [source/conv_acc3t.cpp:55]   --->   Operation 98 'select' 'select_ln55_1' <Predicate = (!icmp_ln51)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 99 [1/1] (0.76ns)   --->   "%add_ln53_1 = add i8 %indvar_flatten31, i8 1" [source/conv_acc3t.cpp:53]   --->   Operation 99 'add' 'add_ln53_1' <Predicate = (!icmp_ln51)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 100 [1/1] (0.39ns)   --->   "%select_ln53_2 = select i1 %icmp_ln53, i8 1, i8 %add_ln53_1" [source/conv_acc3t.cpp:53]   --->   Operation 100 'select' 'select_ln53_2' <Predicate = (!icmp_ln51)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 101 'br' 'br_ln0' <Predicate = (!icmp_ln51)> <Delay = 0.00>

State 19 <SV = 17> <Delay = 0.67>
ST_19 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WDATA_LOAD_VITIS_LOOP_55_2_VITIS_LOOP_57_3_str"   --->   Operation 102 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 103 [1/1] (0.00ns)   --->   "%empty_14 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 103 'speclooptripcount' 'empty_14' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 104 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 104 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_53_1_VITIS_LOOP_55_2_VITIS_LOOP_57_3_str"   --->   Operation 105 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 106 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_55_2_VITIS_LOOP_57_3_str"   --->   Operation 107 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 108 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 108 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 109 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln55, i2 0" [source/conv_acc3t.cpp:59]   --->   Operation 109 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i5 %tmp" [source/conv_acc3t.cpp:59]   --->   Operation 110 'zext' 'zext_ln59' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 111 [1/1] (0.00ns)   --->   "%w_0_addr = getelementptr i32 %w_0, i64 0, i64 %zext_ln59" [source/conv_acc3t.cpp:59]   --->   Operation 111 'getelementptr' 'w_0_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 112 [1/1] (0.00ns)   --->   "%w_01_addr = getelementptr i32 %w_01, i64 0, i64 %zext_ln59" [source/conv_acc3t.cpp:59]   --->   Operation 112 'getelementptr' 'w_01_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 113 [1/1] (0.00ns)   --->   "%w_02_addr = getelementptr i32 %w_02, i64 0, i64 %zext_ln59" [source/conv_acc3t.cpp:59]   --->   Operation 113 'getelementptr' 'w_02_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 114 [1/1] (0.00ns)   --->   "%w_03_addr = getelementptr i32 %w_03, i64 0, i64 %zext_ln59" [source/conv_acc3t.cpp:59]   --->   Operation 114 'getelementptr' 'w_03_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 115 [1/1] (0.00ns)   --->   "%w_014_addr = getelementptr i32 %w_014, i64 0, i64 %zext_ln59" [source/conv_acc3t.cpp:59]   --->   Operation 115 'getelementptr' 'w_014_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 116 [1/1] (0.00ns)   --->   "%w_015_addr = getelementptr i32 %w_015, i64 0, i64 %zext_ln59" [source/conv_acc3t.cpp:59]   --->   Operation 116 'getelementptr' 'w_015_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 117 [1/1] (0.00ns)   --->   "%w_016_addr = getelementptr i32 %w_016, i64 0, i64 %zext_ln59" [source/conv_acc3t.cpp:59]   --->   Operation 117 'getelementptr' 'w_016_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "%w_017_addr = getelementptr i32 %w_017, i64 0, i64 %zext_ln59" [source/conv_acc3t.cpp:59]   --->   Operation 118 'getelementptr' 'w_017_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 119 [1/1] (0.00ns)   --->   "%w_028_addr = getelementptr i32 %w_028, i64 0, i64 %zext_ln59" [source/conv_acc3t.cpp:59]   --->   Operation 119 'getelementptr' 'w_028_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 120 [1/1] (0.00ns)   --->   "%w_029_addr = getelementptr i32 %w_029, i64 0, i64 %zext_ln59" [source/conv_acc3t.cpp:59]   --->   Operation 120 'getelementptr' 'w_029_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 121 [1/1] (0.00ns)   --->   "%w_0210_addr = getelementptr i32 %w_0210, i64 0, i64 %zext_ln59" [source/conv_acc3t.cpp:59]   --->   Operation 121 'getelementptr' 'w_0210_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 122 [1/1] (0.00ns)   --->   "%w_0211_addr = getelementptr i32 %w_0211, i64 0, i64 %zext_ln59" [source/conv_acc3t.cpp:59]   --->   Operation 122 'getelementptr' 'w_0211_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 123 [1/1] (0.00ns)   --->   "%w_0312_addr = getelementptr i32 %w_0312, i64 0, i64 %zext_ln59" [source/conv_acc3t.cpp:59]   --->   Operation 123 'getelementptr' 'w_0312_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 124 [1/1] (0.00ns)   --->   "%w_0313_addr = getelementptr i32 %w_0313, i64 0, i64 %zext_ln59" [source/conv_acc3t.cpp:59]   --->   Operation 124 'getelementptr' 'w_0313_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 125 [1/1] (0.00ns)   --->   "%w_0314_addr = getelementptr i32 %w_0314, i64 0, i64 %zext_ln59" [source/conv_acc3t.cpp:59]   --->   Operation 125 'getelementptr' 'w_0314_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 126 [1/1] (0.00ns)   --->   "%w_0315_addr = getelementptr i32 %w_0315, i64 0, i64 %zext_ln59" [source/conv_acc3t.cpp:59]   --->   Operation 126 'getelementptr' 'w_0315_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [source/conv_acc3t.cpp:57]   --->   Operation 127 'specloopname' 'specloopname_ln57' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 128 [1/1] (0.67ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i4 %w_0210_addr" [source/conv_acc3t.cpp:59]   --->   Operation 128 'store' 'store_ln59' <Predicate = (trunc_ln51 == 2 & select_ln53 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln59 = br void %branch21336" [source/conv_acc3t.cpp:59]   --->   Operation 129 'br' 'br_ln59' <Predicate = (trunc_ln51 == 2 & select_ln53 == 2)> <Delay = 0.00>
ST_19 : Operation 130 [1/1] (0.67ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i4 %w_029_addr" [source/conv_acc3t.cpp:59]   --->   Operation 130 'store' 'store_ln59' <Predicate = (trunc_ln51 == 2 & select_ln53 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln59 = br void %branch21336" [source/conv_acc3t.cpp:59]   --->   Operation 131 'br' 'br_ln59' <Predicate = (trunc_ln51 == 2 & select_ln53 == 1)> <Delay = 0.00>
ST_19 : Operation 132 [1/1] (0.67ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i4 %w_028_addr" [source/conv_acc3t.cpp:59]   --->   Operation 132 'store' 'store_ln59' <Predicate = (trunc_ln51 == 2 & select_ln53 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln59 = br void %branch21336" [source/conv_acc3t.cpp:59]   --->   Operation 133 'br' 'br_ln59' <Predicate = (trunc_ln51 == 2 & select_ln53 == 0)> <Delay = 0.00>
ST_19 : Operation 134 [1/1] (0.67ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i4 %w_0211_addr" [source/conv_acc3t.cpp:59]   --->   Operation 134 'store' 'store_ln59' <Predicate = (trunc_ln51 == 2 & select_ln53 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln59 = br void %branch21336" [source/conv_acc3t.cpp:59]   --->   Operation 135 'br' 'br_ln59' <Predicate = (trunc_ln51 == 2 & select_ln53 == 3)> <Delay = 0.00>
ST_19 : Operation 136 [1/1] (0.67ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i4 %w_016_addr" [source/conv_acc3t.cpp:59]   --->   Operation 136 'store' 'store_ln59' <Predicate = (trunc_ln51 == 1 & select_ln53 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln59 = br void %branch11230" [source/conv_acc3t.cpp:59]   --->   Operation 137 'br' 'br_ln59' <Predicate = (trunc_ln51 == 1 & select_ln53 == 2)> <Delay = 0.00>
ST_19 : Operation 138 [1/1] (0.67ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i4 %w_015_addr" [source/conv_acc3t.cpp:59]   --->   Operation 138 'store' 'store_ln59' <Predicate = (trunc_ln51 == 1 & select_ln53 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln59 = br void %branch11230" [source/conv_acc3t.cpp:59]   --->   Operation 139 'br' 'br_ln59' <Predicate = (trunc_ln51 == 1 & select_ln53 == 1)> <Delay = 0.00>
ST_19 : Operation 140 [1/1] (0.67ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i4 %w_014_addr" [source/conv_acc3t.cpp:59]   --->   Operation 140 'store' 'store_ln59' <Predicate = (trunc_ln51 == 1 & select_ln53 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln59 = br void %branch11230" [source/conv_acc3t.cpp:59]   --->   Operation 141 'br' 'br_ln59' <Predicate = (trunc_ln51 == 1 & select_ln53 == 0)> <Delay = 0.00>
ST_19 : Operation 142 [1/1] (0.67ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i4 %w_017_addr" [source/conv_acc3t.cpp:59]   --->   Operation 142 'store' 'store_ln59' <Predicate = (trunc_ln51 == 1 & select_ln53 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln59 = br void %branch11230" [source/conv_acc3t.cpp:59]   --->   Operation 143 'br' 'br_ln59' <Predicate = (trunc_ln51 == 1 & select_ln53 == 3)> <Delay = 0.00>
ST_19 : Operation 144 [1/1] (0.67ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i4 %w_02_addr" [source/conv_acc3t.cpp:59]   --->   Operation 144 'store' 'store_ln59' <Predicate = (trunc_ln51 == 0 & select_ln53 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln59 = br void %branch01120" [source/conv_acc3t.cpp:59]   --->   Operation 145 'br' 'br_ln59' <Predicate = (trunc_ln51 == 0 & select_ln53 == 2)> <Delay = 0.00>
ST_19 : Operation 146 [1/1] (0.67ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i4 %w_01_addr" [source/conv_acc3t.cpp:59]   --->   Operation 146 'store' 'store_ln59' <Predicate = (trunc_ln51 == 0 & select_ln53 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln59 = br void %branch01120" [source/conv_acc3t.cpp:59]   --->   Operation 147 'br' 'br_ln59' <Predicate = (trunc_ln51 == 0 & select_ln53 == 1)> <Delay = 0.00>
ST_19 : Operation 148 [1/1] (0.67ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i4 %w_0_addr" [source/conv_acc3t.cpp:59]   --->   Operation 148 'store' 'store_ln59' <Predicate = (trunc_ln51 == 0 & select_ln53 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln59 = br void %branch01120" [source/conv_acc3t.cpp:59]   --->   Operation 149 'br' 'br_ln59' <Predicate = (trunc_ln51 == 0 & select_ln53 == 0)> <Delay = 0.00>
ST_19 : Operation 150 [1/1] (0.67ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i4 %w_03_addr" [source/conv_acc3t.cpp:59]   --->   Operation 150 'store' 'store_ln59' <Predicate = (trunc_ln51 == 0 & select_ln53 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln59 = br void %branch01120" [source/conv_acc3t.cpp:59]   --->   Operation 151 'br' 'br_ln59' <Predicate = (trunc_ln51 == 0 & select_ln53 == 3)> <Delay = 0.00>
ST_19 : Operation 152 [1/1] (0.67ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i4 %w_0314_addr" [source/conv_acc3t.cpp:59]   --->   Operation 152 'store' 'store_ln59' <Predicate = (trunc_ln51 == 3 & select_ln53 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln59 = br void %branch31442" [source/conv_acc3t.cpp:59]   --->   Operation 153 'br' 'br_ln59' <Predicate = (trunc_ln51 == 3 & select_ln53 == 2)> <Delay = 0.00>
ST_19 : Operation 154 [1/1] (0.67ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i4 %w_0313_addr" [source/conv_acc3t.cpp:59]   --->   Operation 154 'store' 'store_ln59' <Predicate = (trunc_ln51 == 3 & select_ln53 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln59 = br void %branch31442" [source/conv_acc3t.cpp:59]   --->   Operation 155 'br' 'br_ln59' <Predicate = (trunc_ln51 == 3 & select_ln53 == 1)> <Delay = 0.00>
ST_19 : Operation 156 [1/1] (0.67ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i4 %w_0312_addr" [source/conv_acc3t.cpp:59]   --->   Operation 156 'store' 'store_ln59' <Predicate = (trunc_ln51 == 3 & select_ln53 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln59 = br void %branch31442" [source/conv_acc3t.cpp:59]   --->   Operation 157 'br' 'br_ln59' <Predicate = (trunc_ln51 == 3 & select_ln53 == 0)> <Delay = 0.00>
ST_19 : Operation 158 [1/1] (0.67ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i4 %w_0315_addr" [source/conv_acc3t.cpp:59]   --->   Operation 158 'store' 'store_ln59' <Predicate = (trunc_ln51 == 3 & select_ln53 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln59 = br void %branch31442" [source/conv_acc3t.cpp:59]   --->   Operation 159 'br' 'br_ln59' <Predicate = (trunc_ln51 == 3 & select_ln53 == 3)> <Delay = 0.00>

State 20 <SV = 17> <Delay = 0.00>
ST_20 : Operation 160 [1/1] (0.00ns)   --->   "%ret_ln145 = ret" [source/conv_acc3t.cpp:145]   --->   Operation 160 'ret' 'ret_ln145' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.3ns
The critical path consists of the following:
	bus request on port 'In_ddr' (source/conv_acc3t.cpp:30) [21]  (7.3 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request on port 'In_ddr' (source/conv_acc3t.cpp:30) [21]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'In_ddr' (source/conv_acc3t.cpp:30) [21]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'In_ddr' (source/conv_acc3t.cpp:30) [21]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'In_ddr' (source/conv_acc3t.cpp:30) [21]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'In_ddr' (source/conv_acc3t.cpp:30) [21]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'In_ddr' (source/conv_acc3t.cpp:30) [21]  (7.3 ns)

 <State 8>: 0.944ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten11', source/conv_acc3t.cpp:30) with incoming values : ('add_ln30', source/conv_acc3t.cpp:30) [24]  (0 ns)
	'icmp' operation ('icmp_ln30', source/conv_acc3t.cpp:30) [27]  (0.944 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus read on port 'In_ddr' (source/conv_acc3t.cpp:36) [36]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request on port 'W_ddr' (source/conv_acc3t.cpp:51) [39]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request on port 'W_ddr' (source/conv_acc3t.cpp:51) [39]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request on port 'W_ddr' (source/conv_acc3t.cpp:51) [39]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request on port 'W_ddr' (source/conv_acc3t.cpp:51) [39]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request on port 'W_ddr' (source/conv_acc3t.cpp:51) [39]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request on port 'W_ddr' (source/conv_acc3t.cpp:51) [39]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request on port 'W_ddr' (source/conv_acc3t.cpp:51) [39]  (7.3 ns)

 <State 17>: 0.881ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten53', source/conv_acc3t.cpp:51) with incoming values : ('add_ln51_1', source/conv_acc3t.cpp:51) [42]  (0 ns)
	'icmp' operation ('icmp_ln51', source/conv_acc3t.cpp:51) [50]  (0.881 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus read on port 'W_ddr' (source/conv_acc3t.cpp:59) [101]  (7.3 ns)

 <State 19>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('w_0210_addr', source/conv_acc3t.cpp:59) [94]  (0 ns)
	'store' operation ('store_ln59', source/conv_acc3t.cpp:59) of variable 'bitcast_ln59', source/conv_acc3t.cpp:59 on array 'w_0210' [107]  (0.677 ns)

 <State 20>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
