
USB_BULK_TEST.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002e40  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000b6  00802000  00002e40  00002ed4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000da0  008020b6  008020b6  00002f8a  2**2
                  ALLOC
  3 .comment      00000030  00000000  00000000  00002f8a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002fbc  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000500  00000000  00000000  00003000  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000b603  00000000  00000000  00003500  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001d9a  00000000  00000000  0000eb03  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000951b  00000000  00000000  0001089d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000b6c  00000000  00000000  00019db8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0002f775  00000000  00000000  0001a924  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000255b  00000000  00000000  0004a099  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000420  00000000  00000000  0004c5f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000bc30  00000000  00000000  0004ca18  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	2c c1       	rjmp	.+600    	; 0x25a <__ctors_end>
       2:	00 00       	nop
       4:	46 c1       	rjmp	.+652    	; 0x292 <__bad_interrupt>
       6:	00 00       	nop
       8:	44 c1       	rjmp	.+648    	; 0x292 <__bad_interrupt>
       a:	00 00       	nop
       c:	42 c1       	rjmp	.+644    	; 0x292 <__bad_interrupt>
       e:	00 00       	nop
      10:	40 c1       	rjmp	.+640    	; 0x292 <__bad_interrupt>
      12:	00 00       	nop
      14:	3e c1       	rjmp	.+636    	; 0x292 <__bad_interrupt>
      16:	00 00       	nop
      18:	04 c7       	rjmp	.+3592   	; 0xe22 <__vector_6>
      1a:	00 00       	nop
      1c:	0c 94 49 08 	jmp	0x1092	; 0x1092 <__vector_7>
      20:	0c 94 b8 08 	jmp	0x1170	; 0x1170 <__vector_8>
      24:	0c 94 f9 08 	jmp	0x11f2	; 0x11f2 <__vector_9>
      28:	34 c1       	rjmp	.+616    	; 0x292 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	32 c1       	rjmp	.+612    	; 0x292 <__bad_interrupt>
      2e:	00 00       	nop
      30:	30 c1       	rjmp	.+608    	; 0x292 <__bad_interrupt>
      32:	00 00       	nop
      34:	2e c1       	rjmp	.+604    	; 0x292 <__bad_interrupt>
      36:	00 00       	nop
      38:	2c c1       	rjmp	.+600    	; 0x292 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	2a c1       	rjmp	.+596    	; 0x292 <__bad_interrupt>
      3e:	00 00       	nop
      40:	28 c1       	rjmp	.+592    	; 0x292 <__bad_interrupt>
      42:	00 00       	nop
      44:	26 c1       	rjmp	.+588    	; 0x292 <__bad_interrupt>
      46:	00 00       	nop
      48:	24 c1       	rjmp	.+584    	; 0x292 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	22 c1       	rjmp	.+580    	; 0x292 <__bad_interrupt>
      4e:	00 00       	nop
      50:	20 c1       	rjmp	.+576    	; 0x292 <__bad_interrupt>
      52:	00 00       	nop
      54:	1e c1       	rjmp	.+572    	; 0x292 <__bad_interrupt>
      56:	00 00       	nop
      58:	1c c1       	rjmp	.+568    	; 0x292 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	1a c1       	rjmp	.+564    	; 0x292 <__bad_interrupt>
      5e:	00 00       	nop
      60:	0c 94 20 0a 	jmp	0x1440	; 0x1440 <__vector_24>
      64:	16 c1       	rjmp	.+556    	; 0x292 <__bad_interrupt>
      66:	00 00       	nop
      68:	14 c1       	rjmp	.+552    	; 0x292 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	12 c1       	rjmp	.+548    	; 0x292 <__bad_interrupt>
      6e:	00 00       	nop
      70:	10 c1       	rjmp	.+544    	; 0x292 <__bad_interrupt>
      72:	00 00       	nop
      74:	0e c1       	rjmp	.+540    	; 0x292 <__bad_interrupt>
      76:	00 00       	nop
      78:	0c c1       	rjmp	.+536    	; 0x292 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	0a c1       	rjmp	.+532    	; 0x292 <__bad_interrupt>
      7e:	00 00       	nop
      80:	08 c1       	rjmp	.+528    	; 0x292 <__bad_interrupt>
      82:	00 00       	nop
      84:	06 c1       	rjmp	.+524    	; 0x292 <__bad_interrupt>
      86:	00 00       	nop
      88:	04 c1       	rjmp	.+520    	; 0x292 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	02 c1       	rjmp	.+516    	; 0x292 <__bad_interrupt>
      8e:	00 00       	nop
      90:	00 c1       	rjmp	.+512    	; 0x292 <__bad_interrupt>
      92:	00 00       	nop
      94:	fe c0       	rjmp	.+508    	; 0x292 <__bad_interrupt>
      96:	00 00       	nop
      98:	fc c0       	rjmp	.+504    	; 0x292 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	fa c0       	rjmp	.+500    	; 0x292 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	f8 c0       	rjmp	.+496    	; 0x292 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	f6 c0       	rjmp	.+492    	; 0x292 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	f4 c0       	rjmp	.+488    	; 0x292 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	f2 c0       	rjmp	.+484    	; 0x292 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	f0 c0       	rjmp	.+480    	; 0x292 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	ee c0       	rjmp	.+476    	; 0x292 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	ec c0       	rjmp	.+472    	; 0x292 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	ea c0       	rjmp	.+468    	; 0x292 <__bad_interrupt>
      be:	00 00       	nop
      c0:	e8 c0       	rjmp	.+464    	; 0x292 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	e6 c0       	rjmp	.+460    	; 0x292 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	e4 c0       	rjmp	.+456    	; 0x292 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	e2 c0       	rjmp	.+452    	; 0x292 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	e0 c0       	rjmp	.+448    	; 0x292 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	de c0       	rjmp	.+444    	; 0x292 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	dc c0       	rjmp	.+440    	; 0x292 <__bad_interrupt>
      da:	00 00       	nop
      dc:	da c0       	rjmp	.+436    	; 0x292 <__bad_interrupt>
      de:	00 00       	nop
      e0:	d8 c0       	rjmp	.+432    	; 0x292 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	d6 c0       	rjmp	.+428    	; 0x292 <__bad_interrupt>
      e6:	00 00       	nop
      e8:	d4 c0       	rjmp	.+424    	; 0x292 <__bad_interrupt>
      ea:	00 00       	nop
      ec:	d2 c0       	rjmp	.+420    	; 0x292 <__bad_interrupt>
      ee:	00 00       	nop
      f0:	d0 c0       	rjmp	.+416    	; 0x292 <__bad_interrupt>
      f2:	00 00       	nop
      f4:	ce c0       	rjmp	.+412    	; 0x292 <__bad_interrupt>
      f6:	00 00       	nop
      f8:	cc c0       	rjmp	.+408    	; 0x292 <__bad_interrupt>
      fa:	00 00       	nop
      fc:	ca c0       	rjmp	.+404    	; 0x292 <__bad_interrupt>
      fe:	00 00       	nop
     100:	c8 c0       	rjmp	.+400    	; 0x292 <__bad_interrupt>
     102:	00 00       	nop
     104:	c6 c0       	rjmp	.+396    	; 0x292 <__bad_interrupt>
     106:	00 00       	nop
     108:	c4 c0       	rjmp	.+392    	; 0x292 <__bad_interrupt>
     10a:	00 00       	nop
     10c:	c2 c0       	rjmp	.+388    	; 0x292 <__bad_interrupt>
     10e:	00 00       	nop
     110:	c0 c0       	rjmp	.+384    	; 0x292 <__bad_interrupt>
     112:	00 00       	nop
     114:	be c0       	rjmp	.+380    	; 0x292 <__bad_interrupt>
     116:	00 00       	nop
     118:	bc c0       	rjmp	.+376    	; 0x292 <__bad_interrupt>
     11a:	00 00       	nop
     11c:	ba c0       	rjmp	.+372    	; 0x292 <__bad_interrupt>
     11e:	00 00       	nop
     120:	b8 c0       	rjmp	.+368    	; 0x292 <__bad_interrupt>
     122:	00 00       	nop
     124:	b6 c0       	rjmp	.+364    	; 0x292 <__bad_interrupt>
     126:	00 00       	nop
     128:	b4 c0       	rjmp	.+360    	; 0x292 <__bad_interrupt>
     12a:	00 00       	nop
     12c:	b2 c0       	rjmp	.+356    	; 0x292 <__bad_interrupt>
     12e:	00 00       	nop
     130:	b0 c0       	rjmp	.+352    	; 0x292 <__bad_interrupt>
     132:	00 00       	nop
     134:	ae c0       	rjmp	.+348    	; 0x292 <__bad_interrupt>
     136:	00 00       	nop
     138:	ac c0       	rjmp	.+344    	; 0x292 <__bad_interrupt>
     13a:	00 00       	nop
     13c:	aa c0       	rjmp	.+340    	; 0x292 <__bad_interrupt>
     13e:	00 00       	nop
     140:	a8 c0       	rjmp	.+336    	; 0x292 <__bad_interrupt>
     142:	00 00       	nop
     144:	a6 c0       	rjmp	.+332    	; 0x292 <__bad_interrupt>
     146:	00 00       	nop
     148:	a4 c0       	rjmp	.+328    	; 0x292 <__bad_interrupt>
     14a:	00 00       	nop
     14c:	0c 94 80 09 	jmp	0x1300	; 0x1300 <__vector_83>
     150:	a0 c0       	rjmp	.+320    	; 0x292 <__bad_interrupt>
     152:	00 00       	nop
     154:	9e c0       	rjmp	.+316    	; 0x292 <__bad_interrupt>
     156:	00 00       	nop
     158:	9c c0       	rjmp	.+312    	; 0x292 <__bad_interrupt>
     15a:	00 00       	nop
     15c:	9a c0       	rjmp	.+308    	; 0x292 <__bad_interrupt>
     15e:	00 00       	nop
     160:	98 c0       	rjmp	.+304    	; 0x292 <__bad_interrupt>
     162:	00 00       	nop
     164:	96 c0       	rjmp	.+300    	; 0x292 <__bad_interrupt>
     166:	00 00       	nop
     168:	94 c0       	rjmp	.+296    	; 0x292 <__bad_interrupt>
     16a:	00 00       	nop
     16c:	92 c0       	rjmp	.+292    	; 0x292 <__bad_interrupt>
     16e:	00 00       	nop
     170:	90 c0       	rjmp	.+288    	; 0x292 <__bad_interrupt>
     172:	00 00       	nop
     174:	8e c0       	rjmp	.+284    	; 0x292 <__bad_interrupt>
     176:	00 00       	nop
     178:	8c c0       	rjmp	.+280    	; 0x292 <__bad_interrupt>
     17a:	00 00       	nop
     17c:	8a c0       	rjmp	.+276    	; 0x292 <__bad_interrupt>
     17e:	00 00       	nop
     180:	88 c0       	rjmp	.+272    	; 0x292 <__bad_interrupt>
     182:	00 00       	nop
     184:	86 c0       	rjmp	.+268    	; 0x292 <__bad_interrupt>
     186:	00 00       	nop
     188:	84 c0       	rjmp	.+264    	; 0x292 <__bad_interrupt>
     18a:	00 00       	nop
     18c:	82 c0       	rjmp	.+260    	; 0x292 <__bad_interrupt>
     18e:	00 00       	nop
     190:	80 c0       	rjmp	.+256    	; 0x292 <__bad_interrupt>
     192:	00 00       	nop
     194:	7e c0       	rjmp	.+252    	; 0x292 <__bad_interrupt>
     196:	00 00       	nop
     198:	7c c0       	rjmp	.+248    	; 0x292 <__bad_interrupt>
     19a:	00 00       	nop
     19c:	7a c0       	rjmp	.+244    	; 0x292 <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	78 c0       	rjmp	.+240    	; 0x292 <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	76 c0       	rjmp	.+236    	; 0x292 <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	74 c0       	rjmp	.+232    	; 0x292 <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	72 c0       	rjmp	.+228    	; 0x292 <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	70 c0       	rjmp	.+224    	; 0x292 <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	6e c0       	rjmp	.+220    	; 0x292 <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	6c c0       	rjmp	.+216    	; 0x292 <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	6a c0       	rjmp	.+212    	; 0x292 <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	68 c0       	rjmp	.+208    	; 0x292 <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	66 c0       	rjmp	.+204    	; 0x292 <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	64 c0       	rjmp	.+200    	; 0x292 <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	62 c0       	rjmp	.+196    	; 0x292 <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	60 c0       	rjmp	.+192    	; 0x292 <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	5e c0       	rjmp	.+188    	; 0x292 <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	5c c0       	rjmp	.+184    	; 0x292 <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	5a c0       	rjmp	.+180    	; 0x292 <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	58 c0       	rjmp	.+176    	; 0x292 <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	56 c0       	rjmp	.+172    	; 0x292 <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	54 c0       	rjmp	.+168    	; 0x292 <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	52 c0       	rjmp	.+164    	; 0x292 <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	50 c0       	rjmp	.+160    	; 0x292 <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	0c 94 57 15 	jmp	0x2aae	; 0x2aae <__vector_125>
     1f8:	0c 94 11 16 	jmp	0x2c22	; 0x2c22 <__vector_126>
     1fc:	2f 07       	cpc	r18, r31
     1fe:	56 07       	cpc	r21, r22
     200:	7d 07       	cpc	r23, r29
     202:	a4 07       	cpc	r26, r20
     204:	cb 07       	cpc	r28, r27
     206:	3b 08       	sbc	r3, r11
     208:	f2 07       	cpc	r31, r18
     20a:	17 08       	sbc	r1, r7
     20c:	37 0c       	add	r3, r7
     20e:	39 0c       	add	r3, r9
     210:	77 0c       	add	r7, r7
     212:	b6 0c       	add	r11, r6
     214:	bf 0c       	add	r11, r15
     216:	c4 0c       	add	r12, r4
     218:	18 0d       	add	r17, r8
     21a:	1d 0d       	add	r17, r13
     21c:	65 0c       	add	r6, r5
     21e:	68 0c       	add	r6, r8
     220:	6b 0c       	add	r6, r11
     222:	6d 0c       	add	r6, r13
     224:	6f 0c       	add	r6, r15
     226:	71 0c       	add	r7, r1
     228:	73 0c       	add	r7, r3
     22a:	75 0c       	add	r7, r5
     22c:	a3 0c       	add	r10, r3
     22e:	a6 0c       	add	r10, r6
     230:	a9 0c       	add	r10, r9
     232:	ac 0c       	add	r10, r12
     234:	ae 0c       	add	r10, r14
     236:	b0 0c       	add	r11, r0
     238:	b2 0c       	add	r11, r2
     23a:	b4 0c       	add	r11, r4
     23c:	d0 0c       	add	r13, r0
     23e:	db 0c       	add	r13, r11
     240:	e6 0c       	add	r14, r6
     242:	f5 0c       	add	r15, r5
     244:	f7 0c       	add	r15, r7
     246:	f9 0c       	add	r15, r9
     248:	03 0d       	add	r16, r3
     24a:	0d 0d       	add	r16, r13
     24c:	95 10       	cpse	r9, r5
     24e:	98 10       	cpse	r9, r8
     250:	9b 10       	cpse	r9, r11
     252:	9e 10       	cpse	r9, r14
     254:	a1 10       	cpse	r10, r1
     256:	a4 10       	cpse	r10, r4
     258:	a7 10       	cpse	r10, r7

0000025a <__ctors_end>:
     25a:	11 24       	eor	r1, r1
     25c:	1f be       	out	0x3f, r1	; 63
     25e:	cf ef       	ldi	r28, 0xFF	; 255
     260:	cd bf       	out	0x3d, r28	; 61
     262:	df e2       	ldi	r29, 0x2F	; 47
     264:	de bf       	out	0x3e, r29	; 62

00000266 <__do_copy_data>:
     266:	10 e2       	ldi	r17, 0x20	; 32
     268:	a0 e0       	ldi	r26, 0x00	; 0
     26a:	b0 e2       	ldi	r27, 0x20	; 32
     26c:	e0 e4       	ldi	r30, 0x40	; 64
     26e:	fe e2       	ldi	r31, 0x2E	; 46
     270:	02 c0       	rjmp	.+4      	; 0x276 <__do_copy_data+0x10>
     272:	05 90       	lpm	r0, Z+
     274:	0d 92       	st	X+, r0
     276:	a6 3b       	cpi	r26, 0xB6	; 182
     278:	b1 07       	cpc	r27, r17
     27a:	d9 f7       	brne	.-10     	; 0x272 <__do_copy_data+0xc>

0000027c <__do_clear_bss>:
     27c:	2e e2       	ldi	r18, 0x2E	; 46
     27e:	a6 eb       	ldi	r26, 0xB6	; 182
     280:	b0 e2       	ldi	r27, 0x20	; 32
     282:	01 c0       	rjmp	.+2      	; 0x286 <.do_clear_bss_start>

00000284 <.do_clear_bss_loop>:
     284:	1d 92       	st	X+, r1

00000286 <.do_clear_bss_start>:
     286:	a6 35       	cpi	r26, 0x56	; 86
     288:	b2 07       	cpc	r27, r18
     28a:	e1 f7       	brne	.-8      	; 0x284 <.do_clear_bss_loop>
     28c:	35 d1       	rcall	.+618    	; 0x4f8 <main>
     28e:	0c 94 1e 17 	jmp	0x2e3c	; 0x2e3c <_exit>

00000292 <__bad_interrupt>:
     292:	b6 ce       	rjmp	.-660    	; 0x0 <__vectors>

00000294 <tiny_calibration_init>:

#include "tiny_calibration.h"
#include "globals.h"
#include "tiny_adc.h"

tiny_calibration_init(){
     294:	1f 93       	push	r17
     296:	cf 93       	push	r28
     298:	df 93       	push	r29
		//Set up 48MHz DFLL for USB.
		OSC.DFLLCTRL = OSC_RC32MCREF_USBSOF_gc;
     29a:	c0 e5       	ldi	r28, 0x50	; 80
     29c:	d0 e0       	ldi	r29, 0x00	; 0
     29e:	14 e0       	ldi	r17, 0x04	; 4
     2a0:	1e 83       	std	Y+6, r17	; 0x06
		DFLLRC32M.CALB = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, USBRCOSC)); //THIS is the val for 48MHz.  RCOSC32M is for a 32MHz calibration.  That makes a lot of sense now...
     2a2:	8c e1       	ldi	r24, 0x1C	; 28
     2a4:	eb d1       	rcall	.+982    	; 0x67c <ReadCalibrationByte>
     2a6:	e0 e6       	ldi	r30, 0x60	; 96
     2a8:	f0 e0       	ldi	r31, 0x00	; 0
     2aa:	83 83       	std	Z+3, r24	; 0x03
		DFLLRC32M.COMP2 = 0xBB;
     2ac:	8b eb       	ldi	r24, 0xBB	; 187
     2ae:	86 83       	std	Z+6, r24	; 0x06
		DFLLRC32M.COMP1= 0x80;  //0xBB80 = 48,000.
     2b0:	80 e8       	ldi	r24, 0x80	; 128
     2b2:	85 83       	std	Z+5, r24	; 0x05
		DFLLRC32M.CTRL = 0x01; //Enable
     2b4:	81 e0       	ldi	r24, 0x01	; 1
     2b6:	80 83       	st	Z, r24
		
		//Turn on the 48MHz clock and scale it down to 24MHz
		CCP = CCP_IOREG_gc;
     2b8:	88 ed       	ldi	r24, 0xD8	; 216
     2ba:	84 bf       	out	0x34, r24	; 52
		CLK.PSCTRL = CLK_PSADIV_2_gc | CLK_PSBCDIV_1_1_gc;  //All peripheral clocks = CLKsys / 2.
     2bc:	10 93 41 00 	sts	0x0041, r17	; 0x800041 <__TEXT_REGION_LENGTH__+0x700041>
		//CLK.USBCTRL handled by udc
		OSC.CTRL = OSC_RC32MEN_bm | OSC_RC2MEN_bm;  //Enable 32MHz reference.  Keep 2MHz on.
     2c0:	83 e0       	ldi	r24, 0x03	; 3
     2c2:	88 83       	st	Y, r24
		while(OSC.STATUS != (OSC_RC32MRDY_bm | OSC_RC2MRDY_bm)); //Wait for it to be ready before continuing
     2c4:	e0 e5       	ldi	r30, 0x50	; 80
     2c6:	f0 e0       	ldi	r31, 0x00	; 0
     2c8:	81 81       	ldd	r24, Z+1	; 0x01
     2ca:	83 30       	cpi	r24, 0x03	; 3
     2cc:	e9 f7       	brne	.-6      	; 0x2c8 <tiny_calibration_init+0x34>
		
		//4 step process from ASF manual.  Puts a 48MHz clock on the PLL output
		OSC.CTRL |= OSC_RC2MEN_bm;  //1. Enable reference clock source.
     2ce:	e0 e5       	ldi	r30, 0x50	; 80
     2d0:	f0 e0       	ldi	r31, 0x00	; 0
     2d2:	80 81       	ld	r24, Z
     2d4:	81 60       	ori	r24, 0x01	; 1
     2d6:	80 83       	st	Z, r24
		OSC.PLLCTRL = OSC_PLLSRC_RC2M_gc | 24; //2. Set the multiplication factor and select the clock reference for the PLL.
     2d8:	88 e1       	ldi	r24, 0x18	; 24
     2da:	85 83       	std	Z+5, r24	; 0x05
		while(!(OSC.STATUS & OSC_RC2MRDY_bm)); //3. Wait until the clock reference source is stable.
     2dc:	81 81       	ldd	r24, Z+1	; 0x01
     2de:	80 ff       	sbrs	r24, 0
     2e0:	fd cf       	rjmp	.-6      	; 0x2dc <tiny_calibration_init+0x48>
		OSC.CTRL |= OSC_PLLEN_bm; //4. Enable the PLL
     2e2:	e0 e5       	ldi	r30, 0x50	; 80
     2e4:	f0 e0       	ldi	r31, 0x00	; 0
     2e6:	80 81       	ld	r24, Z
     2e8:	80 61       	ori	r24, 0x10	; 16
     2ea:	80 83       	st	Z, r24
		
		//Move CPU + Peripherals to 48MHz PLLL clock.
		while(!(OSC.STATUS & OSC_PLLRDY_bm));
     2ec:	81 81       	ldd	r24, Z+1	; 0x01
     2ee:	84 ff       	sbrs	r24, 4
     2f0:	fd cf       	rjmp	.-6      	; 0x2ec <tiny_calibration_init+0x58>
		CCP = CCP_IOREG_gc;
     2f2:	88 ed       	ldi	r24, 0xD8	; 216
     2f4:	84 bf       	out	0x34, r24	; 52
		CLK.CTRL = CLK_SCLKSEL_PLL_gc;
     2f6:	84 e0       	ldi	r24, 0x04	; 4
     2f8:	80 93 40 00 	sts	0x0040, r24	; 0x800040 <__TEXT_REGION_LENGTH__+0x700040>
		
		//DFLLRC2M.CALB -= 1;
		DFLLRC2M.CALA -= 21;
     2fc:	e8 e6       	ldi	r30, 0x68	; 104
     2fe:	f0 e0       	ldi	r31, 0x00	; 0
     300:	82 81       	ldd	r24, Z+2	; 0x02
     302:	85 51       	subi	r24, 0x15	; 21
     304:	82 83       	std	Z+2, r24	; 0x02
		return;
}
     306:	df 91       	pop	r29
     308:	cf 91       	pop	r28
     30a:	1f 91       	pop	r17
     30c:	08 95       	ret

0000030e <tiny_calibration_first_sof>:

tiny_calibration_first_sof(){
		PR.PRPE &= 0b11111110;
     30e:	e0 e7       	ldi	r30, 0x70	; 112
     310:	f0 e0       	ldi	r31, 0x00	; 0
     312:	85 81       	ldd	r24, Z+5	; 0x05
     314:	8e 7f       	andi	r24, 0xFE	; 254
     316:	85 83       	std	Z+5, r24	; 0x05
		TC_CALI.PER = 24000;
     318:	e0 e0       	ldi	r30, 0x00	; 0
     31a:	fa e0       	ldi	r31, 0x0A	; 10
     31c:	80 ec       	ldi	r24, 0xC0	; 192
     31e:	9d e5       	ldi	r25, 0x5D	; 93
     320:	86 a3       	std	Z+38, r24	; 0x26
     322:	97 a3       	std	Z+39, r25	; 0x27
		TC_CALI.CNT = 12000;
     324:	80 ee       	ldi	r24, 0xE0	; 224
     326:	9e e2       	ldi	r25, 0x2E	; 46
     328:	80 a3       	std	Z+32, r24	; 0x20
     32a:	91 a3       	std	Z+33, r25	; 0x21
		TC_CALI.CTRLA = TC_CLKSEL_DIV1_gc;
     32c:	81 e0       	ldi	r24, 0x01	; 1
     32e:	80 83       	st	Z, r24
     330:	08 95       	ret

00000332 <tiny_calibration_safe_add>:

volatile unsigned int calTemp;
void tiny_calibration_safe_add(int rawValue){
	unsigned int addValue;
	unsigned char subtract;
	if(rawValue == 0){
     332:	00 97       	sbiw	r24, 0x00	; 0
     334:	09 f4       	brne	.+2      	; 0x338 <tiny_calibration_safe_add+0x6>
     336:	71 c0       	rjmp	.+226    	; 0x41a <__FUSE_REGION_LENGTH__+0x1a>
		return;
	}
	if(rawValue > 0){
     338:	0c f0       	brlt	.+2      	; 0x33c <tiny_calibration_safe_add+0xa>
		addValue = (unsigned int) rawValue;
     33a:	9c 01       	movw	r18, r24
		subtract = 0;
	}
	if(rawValue < 0){
     33c:	99 23       	and	r25, r25
     33e:	34 f4       	brge	.+12     	; 0x34c <tiny_calibration_safe_add+0x1a>
		rawValue = -rawValue;
     340:	22 27       	eor	r18, r18
     342:	33 27       	eor	r19, r19
     344:	28 1b       	sub	r18, r24
     346:	39 0b       	sbc	r19, r25
		addValue = rawValue;
		subtract = 1;
     348:	51 e0       	ldi	r21, 0x01	; 1
     34a:	01 c0       	rjmp	.+2      	; 0x34e <tiny_calibration_safe_add+0x1c>
     34c:	50 e0       	ldi	r21, 0x00	; 0
	}
	calTemp = DFLLRC2M.CALB;
     34e:	e8 e6       	ldi	r30, 0x68	; 104
     350:	f0 e0       	ldi	r31, 0x00	; 0
     352:	83 81       	ldd	r24, Z+3	; 0x03
     354:	90 e0       	ldi	r25, 0x00	; 0
     356:	80 93 5d 22 	sts	0x225D, r24	; 0x80225d <calTemp>
     35a:	90 93 5e 22 	sts	0x225E, r25	; 0x80225e <calTemp+0x1>
	calTemp = calTemp << 7;
     35e:	80 91 5d 22 	lds	r24, 0x225D	; 0x80225d <calTemp>
     362:	90 91 5e 22 	lds	r25, 0x225E	; 0x80225e <calTemp+0x1>
     366:	96 95       	lsr	r25
     368:	98 2f       	mov	r25, r24
     36a:	88 27       	eor	r24, r24
     36c:	97 95       	ror	r25
     36e:	87 95       	ror	r24
     370:	80 93 5d 22 	sts	0x225D, r24	; 0x80225d <calTemp>
     374:	90 93 5e 22 	sts	0x225E, r25	; 0x80225e <calTemp+0x1>
	calTemp += DFLLRC2M.CALA;
     378:	42 81       	ldd	r20, Z+2	; 0x02
     37a:	80 91 5d 22 	lds	r24, 0x225D	; 0x80225d <calTemp>
     37e:	90 91 5e 22 	lds	r25, 0x225E	; 0x80225e <calTemp+0x1>
     382:	84 0f       	add	r24, r20
     384:	91 1d       	adc	r25, r1
     386:	80 93 5d 22 	sts	0x225D, r24	; 0x80225d <calTemp>
     38a:	90 93 5e 22 	sts	0x225E, r25	; 0x80225e <calTemp+0x1>
	asm("nop");
     38e:	00 00       	nop
	if(calTemp < addValue){
     390:	80 91 5d 22 	lds	r24, 0x225D	; 0x80225d <calTemp>
     394:	90 91 5e 22 	lds	r25, 0x225E	; 0x80225e <calTemp+0x1>
     398:	82 17       	cp	r24, r18
     39a:	93 07       	cpc	r25, r19
     39c:	28 f4       	brcc	.+10     	; 0x3a8 <tiny_calibration_safe_add+0x76>
		calTemp=0;
     39e:	10 92 5d 22 	sts	0x225D, r1	; 0x80225d <calTemp>
     3a2:	10 92 5e 22 	sts	0x225E, r1	; 0x80225e <calTemp+0x1>
		return;
     3a6:	08 95       	ret
	}
	if((calTemp + addValue) > 0x1fff){
     3a8:	80 91 5d 22 	lds	r24, 0x225D	; 0x80225d <calTemp>
     3ac:	90 91 5e 22 	lds	r25, 0x225E	; 0x80225e <calTemp+0x1>
     3b0:	82 0f       	add	r24, r18
     3b2:	93 1f       	adc	r25, r19
     3b4:	81 15       	cp	r24, r1
     3b6:	90 42       	sbci	r25, 0x20	; 32
     3b8:	38 f0       	brcs	.+14     	; 0x3c8 <tiny_calibration_safe_add+0x96>
		calTemp = 0x1fff;
     3ba:	8f ef       	ldi	r24, 0xFF	; 255
     3bc:	9f e1       	ldi	r25, 0x1F	; 31
     3be:	80 93 5d 22 	sts	0x225D, r24	; 0x80225d <calTemp>
     3c2:	90 93 5e 22 	sts	0x225E, r25	; 0x80225e <calTemp+0x1>
		return;
     3c6:	08 95       	ret
	}
	if(subtract){
     3c8:	55 23       	and	r21, r21
     3ca:	59 f0       	breq	.+22     	; 0x3e2 <tiny_calibration_safe_add+0xb0>
		calTemp -= addValue;
     3cc:	80 91 5d 22 	lds	r24, 0x225D	; 0x80225d <calTemp>
     3d0:	90 91 5e 22 	lds	r25, 0x225E	; 0x80225e <calTemp+0x1>
     3d4:	82 1b       	sub	r24, r18
     3d6:	93 0b       	sbc	r25, r19
     3d8:	80 93 5d 22 	sts	0x225D, r24	; 0x80225d <calTemp>
     3dc:	90 93 5e 22 	sts	0x225E, r25	; 0x80225e <calTemp+0x1>
     3e0:	0a c0       	rjmp	.+20     	; 0x3f6 <tiny_calibration_safe_add+0xc4>
	}
	else{
		calTemp += addValue;
     3e2:	80 91 5d 22 	lds	r24, 0x225D	; 0x80225d <calTemp>
     3e6:	90 91 5e 22 	lds	r25, 0x225E	; 0x80225e <calTemp+0x1>
     3ea:	28 0f       	add	r18, r24
     3ec:	39 1f       	adc	r19, r25
     3ee:	20 93 5d 22 	sts	0x225D, r18	; 0x80225d <calTemp>
     3f2:	30 93 5e 22 	sts	0x225E, r19	; 0x80225e <calTemp+0x1>
	}
	DFLLRC2M.CALA = calTemp & 0x7f;
     3f6:	80 91 5d 22 	lds	r24, 0x225D	; 0x80225d <calTemp>
     3fa:	90 91 5e 22 	lds	r25, 0x225E	; 0x80225e <calTemp+0x1>
     3fe:	8f 77       	andi	r24, 0x7F	; 127
     400:	e8 e6       	ldi	r30, 0x68	; 104
     402:	f0 e0       	ldi	r31, 0x00	; 0
     404:	82 83       	std	Z+2, r24	; 0x02
	DFLLRC2M.CALB = calTemp >> 7;	
     406:	80 91 5d 22 	lds	r24, 0x225D	; 0x80225d <calTemp>
     40a:	90 91 5e 22 	lds	r25, 0x225E	; 0x80225e <calTemp+0x1>
     40e:	88 0f       	add	r24, r24
     410:	89 2f       	mov	r24, r25
     412:	88 1f       	adc	r24, r24
     414:	99 0b       	sbc	r25, r25
     416:	91 95       	neg	r25
     418:	83 83       	std	Z+3, r24	; 0x03
     41a:	08 95       	ret

0000041c <tiny_calibration_every_sof>:
		return;
}

volatile unsigned int last_val = 12000;

void tiny_calibration_every_sof(){
     41c:	0f 93       	push	r16
     41e:	1f 93       	push	r17
     420:	cf 93       	push	r28
     422:	df 93       	push	r29
	unsigned int cnt = TC_CALI.CNT;
     424:	c0 91 20 0a 	lds	r28, 0x0A20	; 0x800a20 <__TEXT_REGION_LENGTH__+0x700a20>
     428:	d0 91 21 0a 	lds	r29, 0x0A21	; 0x800a21 <__TEXT_REGION_LENGTH__+0x700a21>
	int gradient = cnt - last_val;
     42c:	80 91 00 20 	lds	r24, 0x2000	; 0x802000 <__data_start>
     430:	90 91 01 20 	lds	r25, 0x2001	; 0x802001 <__data_start+0x1>
     434:	8e 01       	movw	r16, r28
     436:	08 1b       	sub	r16, r24
     438:	19 0b       	sbc	r17, r25
	
	if(cnt < 12000) tiny_calibration_safe_add(-1);
     43a:	c0 3e       	cpi	r28, 0xE0	; 224
     43c:	8e e2       	ldi	r24, 0x2E	; 46
     43e:	d8 07       	cpc	r29, r24
     440:	18 f4       	brcc	.+6      	; 0x448 <tiny_calibration_every_sof+0x2c>
     442:	8f ef       	ldi	r24, 0xFF	; 255
     444:	9f ef       	ldi	r25, 0xFF	; 255
     446:	75 df       	rcall	.-278    	; 0x332 <tiny_calibration_safe_add>
	if(cnt > 12000) tiny_calibration_safe_add(1);
     448:	c1 3e       	cpi	r28, 0xE1	; 225
     44a:	8e e2       	ldi	r24, 0x2E	; 46
     44c:	d8 07       	cpc	r29, r24
     44e:	18 f0       	brcs	.+6      	; 0x456 <tiny_calibration_every_sof+0x3a>
     450:	81 e0       	ldi	r24, 0x01	; 1
     452:	90 e0       	ldi	r25, 0x00	; 0
     454:	6e df       	rcall	.-292    	; 0x332 <tiny_calibration_safe_add>
	tiny_calibration_safe_add(gradient/128);
     456:	c8 01       	movw	r24, r16
     458:	99 23       	and	r25, r25
     45a:	14 f4       	brge	.+4      	; 0x460 <tiny_calibration_every_sof+0x44>
     45c:	81 58       	subi	r24, 0x81	; 129
     45e:	9f 4f       	sbci	r25, 0xFF	; 255
     460:	88 0f       	add	r24, r24
     462:	89 2f       	mov	r24, r25
     464:	88 1f       	adc	r24, r24
     466:	99 0b       	sbc	r25, r25
     468:	64 df       	rcall	.-312    	; 0x332 <tiny_calibration_safe_add>
	
	last_val = cnt;
     46a:	c0 93 00 20 	sts	0x2000, r28	; 0x802000 <__data_start>
     46e:	d0 93 01 20 	sts	0x2001, r29	; 0x802001 <__data_start+0x1>
	//DFLLRC2M.CALB += ((TC_CALI.CNT < 12000) ? 1 : -1 );
	return;
}
     472:	df 91       	pop	r29
     474:	cf 91       	pop	r28
     476:	1f 91       	pop	r17
     478:	0f 91       	pop	r16
     47a:	08 95       	ret

0000047c <tiny_dig_setup>:
#include "tiny_dig.h"
#include "globals.h"


void tiny_dig_setup(void){
	PORTE.DIR = 0x0f;
     47c:	e0 e8       	ldi	r30, 0x80	; 128
     47e:	f6 e0       	ldi	r31, 0x06	; 6
     480:	8f e0       	ldi	r24, 0x0F	; 15
     482:	80 83       	st	Z, r24
	PORTE.OUT = 0x05;
     484:	85 e0       	ldi	r24, 0x05	; 5
     486:	84 83       	std	Z+4, r24	; 0x04
     488:	08 95       	ret

0000048a <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
     48a:	08 95       	ret

0000048c <iso_callback>:
{
	return true;
}

void iso_callback(udd_ep_status_t status, iram_size_t nb_transfered, udd_ep_id_t ep){
	udi_vendor_iso_in_run((uint8_t *)&isoBuf[usb_state * HALFPACKET_SIZE], 250, iso_callback);
     48c:	40 91 bb 20 	lds	r20, 0x20BB	; 0x8020bb <usb_state>
     490:	27 e7       	ldi	r18, 0x77	; 119
     492:	31 e0       	ldi	r19, 0x01	; 1
     494:	42 9f       	mul	r20, r18
     496:	c0 01       	movw	r24, r0
     498:	43 9f       	mul	r20, r19
     49a:	90 0d       	add	r25, r0
     49c:	11 24       	eor	r1, r1
     49e:	46 e4       	ldi	r20, 0x46	; 70
     4a0:	52 e0       	ldi	r21, 0x02	; 2
     4a2:	6a ef       	ldi	r22, 0xFA	; 250
     4a4:	70 e0       	ldi	r23, 0x00	; 0
     4a6:	8c 58       	subi	r24, 0x8C	; 140
     4a8:	99 4d       	sbci	r25, 0xD9	; 217
     4aa:	0c 94 a8 0a 	jmp	0x1550	; 0x1550 <udi_vendor_iso_in_run>
     4ae:	08 95       	ret

000004b0 <iso_callback2>:
	//if((int8_t) USB.FIFORP > -16) udi_vendor_iso_in_run((uint8_t *)&isoBuf[0], PACKET_SIZE, iso_callback);
	return;
}

void iso_callback2(udd_ep_status_t status, iram_size_t nb_transfered, udd_ep_id_t ep){
	udi_vendor_iso_in_run2((uint8_t *)&isoBuf[usb_state * HALFPACKET_SIZE + 250], 250, iso_callback2);
     4b0:	40 91 bb 20 	lds	r20, 0x20BB	; 0x8020bb <usb_state>
     4b4:	27 e7       	ldi	r18, 0x77	; 119
     4b6:	31 e0       	ldi	r19, 0x01	; 1
     4b8:	42 9f       	mul	r20, r18
     4ba:	c0 01       	movw	r24, r0
     4bc:	43 9f       	mul	r20, r19
     4be:	90 0d       	add	r25, r0
     4c0:	11 24       	eor	r1, r1
     4c2:	48 e5       	ldi	r20, 0x58	; 88
     4c4:	52 e0       	ldi	r21, 0x02	; 2
     4c6:	6a ef       	ldi	r22, 0xFA	; 250
     4c8:	70 e0       	ldi	r23, 0x00	; 0
     4ca:	82 59       	subi	r24, 0x92	; 146
     4cc:	98 4d       	sbci	r25, 0xD8	; 216
     4ce:	0c 94 b4 0a 	jmp	0x1568	; 0x1568 <udi_vendor_iso_in_run2>
     4d2:	08 95       	ret

000004d4 <iso_callback3>:
	//if((int8_t) USB.FIFORP > -16) udi_vendor_iso_in_run((uint8_t *)&isoBuf[0], PACKET_SIZE, iso_callback);
	return;
}

void iso_callback3(udd_ep_status_t status, iram_size_t nb_transfered, udd_ep_id_t ep){
	udi_vendor_iso_in_run3((uint8_t *)&isoBuf[usb_state * HALFPACKET_SIZE + 500], 250, iso_callback3);
     4d4:	40 91 bb 20 	lds	r20, 0x20BB	; 0x8020bb <usb_state>
     4d8:	27 e7       	ldi	r18, 0x77	; 119
     4da:	31 e0       	ldi	r19, 0x01	; 1
     4dc:	42 9f       	mul	r20, r18
     4de:	c0 01       	movw	r24, r0
     4e0:	43 9f       	mul	r20, r19
     4e2:	90 0d       	add	r25, r0
     4e4:	11 24       	eor	r1, r1
     4e6:	4a e6       	ldi	r20, 0x6A	; 106
     4e8:	52 e0       	ldi	r21, 0x02	; 2
     4ea:	6a ef       	ldi	r22, 0xFA	; 250
     4ec:	70 e0       	ldi	r23, 0x00	; 0
     4ee:	88 59       	subi	r24, 0x98	; 152
     4f0:	97 4d       	sbci	r25, 0xD7	; 215
     4f2:	0c 94 c0 0a 	jmp	0x1580	; 0x1580 <udi_vendor_iso_in_run3>
     4f6:	08 95       	ret

000004f8 <main>:
#define CNT_CNT_MAX 256
volatile unsigned short cntCnt[CNT_CNT_MAX];
volatile unsigned short cntCntCnt = 0;

int main(void){
	irq_initialize_vectors();
     4f8:	87 e0       	ldi	r24, 0x07	; 7
     4fa:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7000a2>
	cpu_irq_enable();
     4fe:	78 94       	sei
//	sysclk_init();	
	tiny_calibration_init();
     500:	c9 de       	rcall	.-622    	; 0x294 <tiny_calibration_init>
		
	board_init();
     502:	c3 df       	rcall	.-122    	; 0x48a <board_init>
	udc_start();
     504:	0e 94 b7 0b 	call	0x176e	; 0x176e <udc_start>
	tiny_dac_setup();
     508:	ff d0       	rcall	.+510    	; 0x708 <tiny_dac_setup>
	tiny_dma_setup();
     50a:	22 d1       	rcall	.+580    	; 0x750 <tiny_dma_setup>
	tiny_adc_setup(0, 0);
     50c:	60 e0       	ldi	r22, 0x00	; 0
     50e:	80 e0       	ldi	r24, 0x00	; 0
     510:	be d0       	rcall	.+380    	; 0x68e <tiny_adc_setup>
	tiny_adc_pid_setup();
     512:	aa d0       	rcall	.+340    	; 0x668 <tiny_adc_pid_setup>
	tiny_adc_ch1setup(12);
     514:	8c e0       	ldi	r24, 0x0C	; 12
     516:	9e d0       	rcall	.+316    	; 0x654 <tiny_adc_ch1setup>
	tiny_timer_setup();
     518:	b1 d6       	rcall	.+3426   	; 0x127c <tiny_timer_setup>
	tiny_uart_setup();
     51a:	6c d7       	rcall	.+3800   	; 0x13f4 <tiny_uart_setup>
	tiny_spi_setup();
     51c:	83 d7       	rcall	.+3846   	; 0x1424 <tiny_spi_setup>
	tiny_dig_setup();
     51e:	ae df       	rcall	.-164    	; 0x47c <tiny_dig_setup>
     520:	80 91 60 22 	lds	r24, 0x2260	; 0x802260 <debug_counter>
     524:	90 91 61 22 	lds	r25, 0x2261	; 0x802261 <debug_counter+0x1>
     528:	a0 91 62 22 	lds	r26, 0x2262	; 0x802262 <debug_counter+0x2>
     52c:	b0 91 63 22 	lds	r27, 0x2263	; 0x802263 <debug_counter+0x3>
	//USARTC0.DATA = 0x55;
	//asm("nop");

	
	while (true) {
		debug_counter++;
     530:	01 96       	adiw	r24, 0x01	; 1
     532:	a1 1d       	adc	r26, r1
     534:	b1 1d       	adc	r27, r1
		if(debug_counter > 100000000){
     536:	81 30       	cpi	r24, 0x01	; 1
     538:	21 ee       	ldi	r18, 0xE1	; 225
     53a:	92 07       	cpc	r25, r18
     53c:	25 ef       	ldi	r18, 0xF5	; 245
     53e:	a2 07       	cpc	r26, r18
     540:	25 e0       	ldi	r18, 0x05	; 5
     542:	b2 07       	cpc	r27, r18
     544:	18 f0       	brcs	.+6      	; 0x54c <main+0x54>
			debug_counter = 0;
     546:	80 e0       	ldi	r24, 0x00	; 0
     548:	90 e0       	ldi	r25, 0x00	; 0
     54a:	dc 01       	movw	r26, r24
	...
			asm("nop");
			asm("nop");
			asm("nop");
	//test_byte = ADCA.CH1.RESH;
	//DO NOTHING!
	}
     568:	e3 cf       	rjmp	.-58     	; 0x530 <main+0x38>

0000056a <main_suspend_action>:
//! Global variable to give and record information about setup request management
udd_ctrl_request_t udd_g_ctrlreq;

//CALLBACKS:
void main_suspend_action(void)
{
     56a:	08 95       	ret

0000056c <main_resume_action>:
	return;
}

void main_resume_action(void)
{
     56c:	08 95       	ret

0000056e <main_sof_action>:
	return;
}

void main_sof_action(void)
{
	if(firstFrame){
     56e:	80 91 b9 20 	lds	r24, 0x20B9	; 0x8020b9 <firstFrame>
     572:	88 23       	and	r24, r24
     574:	39 f0       	breq	.+14     	; 0x584 <main_sof_action+0x16>
		tiny_calibration_first_sof();
     576:	cb de       	rcall	.-618    	; 0x30e <tiny_calibration_first_sof>
		firstFrame = 0;
     578:	10 92 b9 20 	sts	0x20B9, r1	; 0x8020b9 <firstFrame>
		tcinit = 1;
     57c:	81 e0       	ldi	r24, 0x01	; 1
     57e:	80 93 b8 20 	sts	0x20B8, r24	; 0x8020b8 <tcinit>
     582:	28 c0       	rjmp	.+80     	; 0x5d4 <main_sof_action+0x66>
	}
	else{
		if(tcinit){
     584:	80 91 b8 20 	lds	r24, 0x20B8	; 0x8020b8 <tcinit>
     588:	88 23       	and	r24, r24
     58a:	21 f1       	breq	.+72     	; 0x5d4 <main_sof_action+0x66>
			tiny_calibration_every_sof();
     58c:	47 df       	rcall	.-370    	; 0x41c <tiny_calibration_every_sof>
			cntCnt[cntCntCnt] = TC_CALI.CNT;
     58e:	e0 91 b6 20 	lds	r30, 0x20B6	; 0x8020b6 <__data_end>
     592:	f0 91 b7 20 	lds	r31, 0x20B7	; 0x8020b7 <__data_end+0x1>
     596:	80 91 20 0a 	lds	r24, 0x0A20	; 0x800a20 <__TEXT_REGION_LENGTH__+0x700a20>
     59a:	90 91 21 0a 	lds	r25, 0x0A21	; 0x800a21 <__TEXT_REGION_LENGTH__+0x700a21>
     59e:	ee 0f       	add	r30, r30
     5a0:	ff 1f       	adc	r31, r31
     5a2:	e0 5b       	subi	r30, 0xB0	; 176
     5a4:	f3 4d       	sbci	r31, 0xD3	; 211
     5a6:	80 83       	st	Z, r24
     5a8:	91 83       	std	Z+1, r25	; 0x01
			if(cntCntCnt == (CNT_CNT_MAX - 1)){
     5aa:	80 91 b6 20 	lds	r24, 0x20B6	; 0x8020b6 <__data_end>
     5ae:	90 91 b7 20 	lds	r25, 0x20B7	; 0x8020b7 <__data_end+0x1>
     5b2:	8f 3f       	cpi	r24, 0xFF	; 255
     5b4:	91 05       	cpc	r25, r1
     5b6:	29 f4       	brne	.+10     	; 0x5c2 <main_sof_action+0x54>
				cntCntCnt = 0;
     5b8:	10 92 b6 20 	sts	0x20B6, r1	; 0x8020b6 <__data_end>
     5bc:	10 92 b7 20 	sts	0x20B7, r1	; 0x8020b7 <__data_end+0x1>
     5c0:	09 c0       	rjmp	.+18     	; 0x5d4 <main_sof_action+0x66>
			}
			else cntCntCnt++;
     5c2:	80 91 b6 20 	lds	r24, 0x20B6	; 0x8020b6 <__data_end>
     5c6:	90 91 b7 20 	lds	r25, 0x20B7	; 0x8020b7 <__data_end+0x1>
     5ca:	01 96       	adiw	r24, 0x01	; 1
     5cc:	80 93 b6 20 	sts	0x20B6, r24	; 0x8020b6 <__data_end>
     5d0:	90 93 b7 20 	sts	0x20B7, r25	; 0x8020b7 <__data_end+0x1>
		}
	}
	usb_state = !usb_state;
     5d4:	90 91 bb 20 	lds	r25, 0x20BB	; 0x8020bb <usb_state>
     5d8:	81 e0       	ldi	r24, 0x01	; 1
     5da:	91 11       	cpse	r25, r1
     5dc:	80 e0       	ldi	r24, 0x00	; 0
     5de:	80 93 bb 20 	sts	0x20BB, r24	; 0x8020bb <usb_state>
     5e2:	08 95       	ret

000005e4 <main_vendor_enable>:
	return;
}

bool main_vendor_enable(void)
{
	main_b_vendor_enable = true;
     5e4:	81 e0       	ldi	r24, 0x01	; 1
     5e6:	80 93 be 20 	sts	0x20BE, r24	; 0x8020be <main_b_vendor_enable>
	firstFrame = 1;
     5ea:	80 93 b9 20 	sts	0x20B9, r24	; 0x8020b9 <firstFrame>
	udi_vendor_iso_in_run((uint8_t *)&isoBuf[0], PACKET_SIZE, iso_callback);
     5ee:	46 e4       	ldi	r20, 0x46	; 70
     5f0:	52 e0       	ldi	r21, 0x02	; 2
     5f2:	6e ee       	ldi	r22, 0xEE	; 238
     5f4:	72 e0       	ldi	r23, 0x02	; 2
     5f6:	84 e7       	ldi	r24, 0x74	; 116
     5f8:	96 e2       	ldi	r25, 0x26	; 38
     5fa:	aa d7       	rcall	.+3924   	; 0x1550 <udi_vendor_iso_in_run>
	udi_vendor_iso_in_run2((uint8_t *)&isoBuf[250], PACKET_SIZE, iso_callback2);
     5fc:	48 e5       	ldi	r20, 0x58	; 88
     5fe:	52 e0       	ldi	r21, 0x02	; 2
     600:	6e ee       	ldi	r22, 0xEE	; 238
     602:	72 e0       	ldi	r23, 0x02	; 2
     604:	8e e6       	ldi	r24, 0x6E	; 110
     606:	97 e2       	ldi	r25, 0x27	; 39
     608:	af d7       	rcall	.+3934   	; 0x1568 <udi_vendor_iso_in_run2>
	udi_vendor_iso_in_run3((uint8_t *)&isoBuf[500], PACKET_SIZE, iso_callback3);
     60a:	4a e6       	ldi	r20, 0x6A	; 106
     60c:	52 e0       	ldi	r21, 0x02	; 2
     60e:	6e ee       	ldi	r22, 0xEE	; 238
     610:	72 e0       	ldi	r23, 0x02	; 2
     612:	88 e6       	ldi	r24, 0x68	; 104
     614:	98 e2       	ldi	r25, 0x28	; 40
     616:	b4 d7       	rcall	.+3944   	; 0x1580 <udi_vendor_iso_in_run3>
	return true;
}
     618:	81 e0       	ldi	r24, 0x01	; 1
     61a:	08 95       	ret

0000061c <main_vendor_disable>:

void main_vendor_disable(void)
{
	main_b_vendor_enable = false;
     61c:	10 92 be 20 	sts	0x20BE, r1	; 0x8020be <main_b_vendor_enable>
     620:	08 95       	ret

00000622 <main_setup_out_received>:
}

bool main_setup_out_received(void)
{
	return 1;
}
     622:	81 e0       	ldi	r24, 0x01	; 1
     624:	08 95       	ret

00000626 <main_setup_in_received>:

bool main_setup_in_received(void)
{
	return true;
}
     626:	81 e0       	ldi	r24, 0x01	; 1
     628:	08 95       	ret

0000062a <tiny_adc_ch0setup>:
		
	return;
}

void tiny_adc_ch0setup(unsigned char gain_mask){
	ADCA.CH0.CTRL = 0x00; //Reset
     62a:	e0 e0       	ldi	r30, 0x00	; 0
     62c:	f2 e0       	ldi	r31, 0x02	; 2
     62e:	10 a2       	std	Z+32, r1	; 0x20
	ADCA.CH0.CTRL = ADC_CH_START_bm | (gain_mask&0x1c) | ADC_CH_INPUTMODE_DIFFWGAIN_gc;
     630:	98 2f       	mov	r25, r24
     632:	9c 71       	andi	r25, 0x1C	; 28
     634:	93 68       	ori	r25, 0x83	; 131
     636:	90 a3       	std	Z+32, r25	; 0x20
	#ifdef VERO
			ADCA.CH0.MUXCTRL = ADC_CH_MUXPOS_PIN0_gc | ((gain_mask&0x80) ? ADC_CH_MUXNEG_PIN6_gc :  ADC_CH_MUXNEG_PIN4_gc);
	#else
			ADCA.CH0.MUXCTRL = ((gain_mask&0x80) ? ADC_CH_MUXPOS_PIN2_gc :  ADC_CH_MUXPOS_PIN0_gc) | ((gain_mask&0x80) ? ADC_CH_MUXNEG_PIN6_gc :  ADC_CH_MUXNEG_PIN4_gc);
     638:	88 23       	and	r24, r24
     63a:	1c f4       	brge	.+6      	; 0x642 <tiny_adc_ch0setup+0x18>
     63c:	90 e1       	ldi	r25, 0x10	; 16
     63e:	82 e0       	ldi	r24, 0x02	; 2
     640:	02 c0       	rjmp	.+4      	; 0x646 <tiny_adc_ch0setup+0x1c>
     642:	90 e0       	ldi	r25, 0x00	; 0
     644:	80 e0       	ldi	r24, 0x00	; 0
     646:	89 2b       	or	r24, r25
     648:	e0 e0       	ldi	r30, 0x00	; 0
     64a:	f2 e0       	ldi	r31, 0x02	; 2
     64c:	81 a3       	std	Z+33, r24	; 0x21
	#endif
	ADCA.CH0.INTCTRL = ADC_CH_INTLVL_OFF_gc;
     64e:	12 a2       	std	Z+34, r1	; 0x22
	ADCA.CH0.SCAN = 0x00;  //Disable scanning
     650:	16 a2       	std	Z+38, r1	; 0x26
     652:	08 95       	ret

00000654 <tiny_adc_ch1setup>:
}

void tiny_adc_ch1setup(unsigned char gain_mask){
	ADCA.CH2.CTRL = 0x00; //Reset
     654:	e0 e0       	ldi	r30, 0x00	; 0
     656:	f2 e0       	ldi	r31, 0x02	; 2
     658:	10 aa       	std	Z+48, r1	; 0x30
	ADCA.CH2.CTRL = ADC_CH_START_bm | gain_mask | ADC_CH_INPUTMODE_DIFFWGAIN_gc;
     65a:	83 68       	ori	r24, 0x83	; 131
     65c:	80 ab       	std	Z+48, r24	; 0x30
	ADCA.CH2.MUXCTRL = ADC_CH_MUXPOS_PIN2_gc | ADC_CH_MUXNEG_PIN4_gc;
     65e:	80 e1       	ldi	r24, 0x10	; 16
     660:	81 ab       	std	Z+49, r24	; 0x31
	ADCA.CH2.INTCTRL = ADC_CH_INTLVL_OFF_gc;
     662:	12 aa       	std	Z+50, r1	; 0x32
	ADCA.CH2.SCAN = 0x00;  //Disable scanning
     664:	16 aa       	std	Z+54, r1	; 0x36
     666:	08 95       	ret

00000668 <tiny_adc_pid_setup>:
}

void tiny_adc_pid_setup(void){
	ADCA.CH1.CTRL = 0x00; //Reset
     668:	e0 e0       	ldi	r30, 0x00	; 0
     66a:	f2 e0       	ldi	r31, 0x02	; 2
     66c:	10 a6       	std	Z+40, r1	; 0x28
	ADCA.CH1.CTRL = ADC_CH_START_bm | ADC_CH_GAIN_1X_gc | ADC_CH_INPUTMODE_DIFFWGAIN_gc;
     66e:	83 e8       	ldi	r24, 0x83	; 131
     670:	80 a7       	std	Z+40, r24	; 0x28
	ADCA.CH1.MUXCTRL = ADC_CH_MUXPOS_PIN5_gc | 0b00000111;
     672:	8f e2       	ldi	r24, 0x2F	; 47
     674:	81 a7       	std	Z+41, r24	; 0x29
	ADCA.CH1.INTCTRL = ADC_CH_INTLVL_OFF_gc;
     676:	12 a6       	std	Z+42, r1	; 0x2a
	ADCA.CH1.SCAN = 0x00;  //Disable scanning
     678:	16 a6       	std	Z+46, r1	; 0x2e
     67a:	08 95       	ret

0000067c <ReadCalibrationByte>:
//FROM: http://www.avrfreaks.net/forum/xmega-production-signature-row
uint8_t ReadCalibrationByte(uint8_t index){
	uint8_t result;

	/* Load the NVM Command register to read the calibration row. */
	NVM_CMD = NVM_CMD_READ_CALIB_ROW_gc;
     67c:	aa ec       	ldi	r26, 0xCA	; 202
     67e:	b1 e0       	ldi	r27, 0x01	; 1
     680:	92 e0       	ldi	r25, 0x02	; 2
     682:	9c 93       	st	X, r25
	result = pgm_read_byte(index);
     684:	e8 2f       	mov	r30, r24
     686:	f0 e0       	ldi	r31, 0x00	; 0
     688:	84 91       	lpm	r24, Z

	/* Clean up NVM Command register. */
	NVM_CMD = NVM_CMD_NO_OPERATION_gc;
     68a:	1c 92       	st	X, r1

	return( result );
     68c:	08 95       	ret

0000068e <tiny_adc_setup>:
// These 2 files need to be included in order to read
// the production calibration values from EEPROM
#include <avr/pgmspace.h>
#include <stddef.h>

void tiny_adc_setup(unsigned char ch2_enable, unsigned char seven_fiddy_ksps){
     68e:	cf 93       	push	r28
     690:	df 93       	push	r29
	PR.PRPA &=0b11111101;
     692:	e0 e7       	ldi	r30, 0x70	; 112
     694:	f0 e0       	ldi	r31, 0x00	; 0
     696:	91 81       	ldd	r25, Z+1	; 0x01
     698:	9d 7f       	andi	r25, 0xFD	; 253
     69a:	91 83       	std	Z+1, r25	; 0x01
	
	ADCA.CTRLA = 0x00; //Turn off
     69c:	10 92 00 02 	sts	0x0200, r1	; 0x800200 <__TEXT_REGION_LENGTH__+0x700200>
	ADCA.CTRLB = ADC_FREERUN_bm | (seven_fiddy_ksps == 2 ? ADC_RESOLUTION_LEFT12BIT_gc : ADC_RESOLUTION_8BIT_gc) | ADC_CONMODE_bm ;
     6a0:	62 30       	cpi	r22, 0x02	; 2
     6a2:	31 f1       	breq	.+76     	; 0x6f0 <tiny_adc_setup+0x62>
     6a4:	e0 e0       	ldi	r30, 0x00	; 0
     6a6:	f2 e0       	ldi	r31, 0x02	; 2
     6a8:	9c e1       	ldi	r25, 0x1C	; 28
     6aa:	91 83       	std	Z+1, r25	; 0x01
	ADCA.REFCTRL = ADC_REFSEL_INTVCC2_gc;
     6ac:	90 e4       	ldi	r25, 0x40	; 64
     6ae:	92 83       	std	Z+2, r25	; 0x02
	ADCA.EVCTRL = ch2_enable ? ADC_SWEEP_0123_gc : ADC_SWEEP_01_gc;  //Non-zero causes issues with interrupts!  ;.;		
     6b0:	81 11       	cpse	r24, r1
     6b2:	02 c0       	rjmp	.+4      	; 0x6b8 <tiny_adc_setup+0x2a>
     6b4:	80 e4       	ldi	r24, 0x40	; 64
     6b6:	01 c0       	rjmp	.+2      	; 0x6ba <tiny_adc_setup+0x2c>
     6b8:	80 ec       	ldi	r24, 0xC0	; 192
     6ba:	80 93 03 02 	sts	0x0203, r24	; 0x800203 <__TEXT_REGION_LENGTH__+0x700203>
	
	ADCA.PRESCALER = seven_fiddy_ksps == 1 ? ADC_PRESCALER_DIV16_gc : ADC_PRESCALER_DIV32_gc;  //ADC Clock = Sysclock/128
     6be:	61 30       	cpi	r22, 0x01	; 1
     6c0:	11 f0       	breq	.+4      	; 0x6c6 <tiny_adc_setup+0x38>
     6c2:	83 e0       	ldi	r24, 0x03	; 3
     6c4:	01 c0       	rjmp	.+2      	; 0x6c8 <tiny_adc_setup+0x3a>
     6c6:	82 e0       	ldi	r24, 0x02	; 2
     6c8:	c0 e0       	ldi	r28, 0x00	; 0
     6ca:	d2 e0       	ldi	r29, 0x02	; 2
     6cc:	8c 83       	std	Y+4, r24	; 0x04
	ADCA.CALL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, ADCACAL0));	//Load calibration bytes from production row.
     6ce:	80 e2       	ldi	r24, 0x20	; 32
     6d0:	d5 df       	rcall	.-86     	; 0x67c <ReadCalibrationByte>
     6d2:	8c 87       	std	Y+12, r24	; 0x0c
	ADCA.CALH = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, ADCACAL1));	//Load calibration bytes from production row.
     6d4:	81 e2       	ldi	r24, 0x21	; 33
     6d6:	d2 df       	rcall	.-92     	; 0x67c <ReadCalibrationByte>
     6d8:	8d 87       	std	Y+13, r24	; 0x0d
	ADCA.CMP = 0x0000;		//No compare used
     6da:	18 8e       	std	Y+24, r1	; 0x18
     6dc:	19 8e       	std	Y+25, r1	; 0x19

	ADCA.CTRLA = ADC_ENABLE_bm;
     6de:	81 e0       	ldi	r24, 0x01	; 1
     6e0:	88 83       	st	Y, r24
	
	tiny_adc_pid_setup();
     6e2:	c2 df       	rcall	.-124    	; 0x668 <tiny_adc_pid_setup>
     6e4:	0e c0       	rjmp	.+28     	; 0x702 <tiny_adc_setup+0x74>
	PR.PRPA &=0b11111101;
	
	ADCA.CTRLA = 0x00; //Turn off
	ADCA.CTRLB = ADC_FREERUN_bm | (seven_fiddy_ksps == 2 ? ADC_RESOLUTION_LEFT12BIT_gc : ADC_RESOLUTION_8BIT_gc) | ADC_CONMODE_bm ;
	ADCA.REFCTRL = ADC_REFSEL_INTVCC2_gc;
	ADCA.EVCTRL = ch2_enable ? ADC_SWEEP_0123_gc : ADC_SWEEP_01_gc;  //Non-zero causes issues with interrupts!  ;.;		
     6e6:	80 ec       	ldi	r24, 0xC0	; 192
     6e8:	80 93 03 02 	sts	0x0203, r24	; 0x800203 <__TEXT_REGION_LENGTH__+0x700203>
	
	ADCA.PRESCALER = seven_fiddy_ksps == 1 ? ADC_PRESCALER_DIV16_gc : ADC_PRESCALER_DIV32_gc;  //ADC Clock = Sysclock/128
     6ec:	83 e0       	ldi	r24, 0x03	; 3
     6ee:	ec cf       	rjmp	.-40     	; 0x6c8 <tiny_adc_setup+0x3a>

void tiny_adc_setup(unsigned char ch2_enable, unsigned char seven_fiddy_ksps){
	PR.PRPA &=0b11111101;
	
	ADCA.CTRLA = 0x00; //Turn off
	ADCA.CTRLB = ADC_FREERUN_bm | (seven_fiddy_ksps == 2 ? ADC_RESOLUTION_LEFT12BIT_gc : ADC_RESOLUTION_8BIT_gc) | ADC_CONMODE_bm ;
     6f0:	e0 e0       	ldi	r30, 0x00	; 0
     6f2:	f2 e0       	ldi	r31, 0x02	; 2
     6f4:	9e e1       	ldi	r25, 0x1E	; 30
     6f6:	91 83       	std	Z+1, r25	; 0x01
	ADCA.REFCTRL = ADC_REFSEL_INTVCC2_gc;
     6f8:	90 e4       	ldi	r25, 0x40	; 64
     6fa:	92 83       	std	Z+2, r25	; 0x02
	ADCA.EVCTRL = ch2_enable ? ADC_SWEEP_0123_gc : ADC_SWEEP_01_gc;  //Non-zero causes issues with interrupts!  ;.;		
     6fc:	81 11       	cpse	r24, r1
     6fe:	f3 cf       	rjmp	.-26     	; 0x6e6 <tiny_adc_setup+0x58>
     700:	d9 cf       	rjmp	.-78     	; 0x6b4 <tiny_adc_setup+0x26>
	ADCA.CTRLA = ADC_ENABLE_bm;
	
	tiny_adc_pid_setup();
		
	return;
}
     702:	df 91       	pop	r29
     704:	cf 91       	pop	r28
     706:	08 95       	ret

00000708 <tiny_dac_setup>:
#include "tiny_adc.h"

#include <avr/pgmspace.h>
#include <stddef.h>

void tiny_dac_setup(void){
     708:	cf 93       	push	r28
     70a:	df 93       	push	r29
	
	//Turn on in PR
	PR.PRPB &=0b11111011;
     70c:	e0 e7       	ldi	r30, 0x70	; 112
     70e:	f0 e0       	ldi	r31, 0x00	; 0
     710:	82 81       	ldd	r24, Z+2	; 0x02
     712:	8b 7f       	andi	r24, 0xFB	; 251
     714:	82 83       	std	Z+2, r24	; 0x02
	
	DACB.CTRLA = DAC_CH1EN_bm | DAC_CH0EN_bm | DAC_ENABLE_bm;
     716:	c0 e2       	ldi	r28, 0x20	; 32
     718:	d3 e0       	ldi	r29, 0x03	; 3
     71a:	8d e0       	ldi	r24, 0x0D	; 13
     71c:	88 83       	st	Y, r24
	DACB.CTRLB = DAC_CHSEL_DUAL_gc;
     71e:	80 e4       	ldi	r24, 0x40	; 64
     720:	89 83       	std	Y+1, r24	; 0x01
	DACB.CTRLC = DAC_REFSEL_AVCC_gc | DAC_LEFTADJ_bm;
     722:	89 e0       	ldi	r24, 0x09	; 9
     724:	8a 83       	std	Y+2, r24	; 0x02
	//EVCTRL unset
	//DACB.CH0DATAH = 127;//contains (8-bit) sample, assuming left adjust!
	
	//TODO: Calibrate
	DACB.CH0GAINCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB0GAINCAL));	//Load calibration bytes from production row.
     726:	83 e3       	ldi	r24, 0x33	; 51
     728:	a9 df       	rcall	.-174    	; 0x67c <ReadCalibrationByte>
     72a:	88 87       	std	Y+8, r24	; 0x08
	DACB.CH0OFFSETCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB0OFFCAL));	//Load calibration bytes from production row.
     72c:	82 e3       	ldi	r24, 0x32	; 50
     72e:	a6 df       	rcall	.-180    	; 0x67c <ReadCalibrationByte>
     730:	89 87       	std	Y+9, r24	; 0x09

	DACB.CH1GAINCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB1GAINCAL));	//Load calibration bytes from production row.
     732:	87 e3       	ldi	r24, 0x37	; 55
     734:	a3 df       	rcall	.-186    	; 0x67c <ReadCalibrationByte>
     736:	8a 87       	std	Y+10, r24	; 0x0a
	DACB.CH1OFFSETCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB1OFFCAL));	//Load calibration bytes from production row.
     738:	86 e3       	ldi	r24, 0x36	; 54
     73a:	a0 df       	rcall	.-192    	; 0x67c <ReadCalibrationByte>
     73c:	8b 87       	std	Y+11, r24	; 0x0b

	//Set up for triple mode!
	PORTB.DIR |= 0x03;
     73e:	e0 e2       	ldi	r30, 0x20	; 32
     740:	f6 e0       	ldi	r31, 0x06	; 6
     742:	80 81       	ld	r24, Z
     744:	83 60       	ori	r24, 0x03	; 3
     746:	80 83       	st	Z, r24
	PORTB.OUT = 0x00;
     748:	14 82       	std	Z+4, r1	; 0x04
	
	

     74a:	df 91       	pop	r29
     74c:	cf 91       	pop	r28
     74e:	08 95       	ret

00000750 <tiny_dma_setup>:
				
		//Must enable last for REPCNT won't work!
		DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!	
}

void tiny_dma_loop_mode_7(void){
     750:	e0 e7       	ldi	r30, 0x70	; 112
     752:	f0 e0       	ldi	r31, 0x00	; 0
     754:	80 81       	ld	r24, Z
     756:	8e 7f       	andi	r24, 0xFE	; 254
     758:	80 83       	st	Z, r24
     75a:	83 e8       	ldi	r24, 0x83	; 131
     75c:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
     760:	08 95       	ret

00000762 <tiny_dma_flush>:
     762:	e0 e0       	ldi	r30, 0x00	; 0
     764:	f1 e0       	ldi	r31, 0x01	; 1
     766:	10 8a       	std	Z+16, r1	; 0x10
     768:	80 e4       	ldi	r24, 0x40	; 64
     76a:	80 8b       	std	Z+16, r24	; 0x10
     76c:	10 a2       	std	Z+32, r1	; 0x20
     76e:	80 a3       	std	Z+32, r24	; 0x20
     770:	10 aa       	std	Z+48, r1	; 0x30
     772:	80 ab       	std	Z+48, r24	; 0x30
     774:	e0 e4       	ldi	r30, 0x40	; 64
     776:	f1 e0       	ldi	r31, 0x01	; 1
     778:	10 82       	st	Z, r1
     77a:	80 83       	st	Z, r24
     77c:	10 92 bd 20 	sts	0x20BD, r1	; 0x8020bd <b1_state>
     780:	10 92 bc 20 	sts	0x20BC, r1	; 0x8020bc <b2_state>
     784:	81 e0       	ldi	r24, 0x01	; 1
     786:	80 93 bb 20 	sts	0x20BB, r24	; 0x8020bb <usb_state>
     78a:	08 95       	ret

0000078c <tiny_dma_set_mode_0>:
     78c:	10 92 02 20 	sts	0x2002, r1	; 0x802002 <global_mode>
     790:	e8 df       	rcall	.-48     	; 0x762 <tiny_dma_flush>
     792:	e0 e0       	ldi	r30, 0x00	; 0
     794:	f1 e0       	ldi	r31, 0x01	; 1
     796:	16 aa       	std	Z+54, r1	; 0x36
     798:	84 e2       	ldi	r24, 0x24	; 36
     79a:	80 ab       	std	Z+48, r24	; 0x30
     79c:	11 aa       	std	Z+49, r1	; 0x31
     79e:	49 e5       	ldi	r20, 0x59	; 89
     7a0:	42 ab       	std	Z+50, r20	; 0x32
     7a2:	32 e0       	ldi	r19, 0x02	; 2
     7a4:	33 ab       	std	Z+51, r19	; 0x33
     7a6:	60 91 04 20 	lds	r22, 0x2004	; 0x802004 <auxDacBufLen>
     7aa:	70 91 05 20 	lds	r23, 0x2005	; 0x802005 <auxDacBufLen+0x1>
     7ae:	64 ab       	std	Z+52, r22	; 0x34
     7b0:	75 ab       	std	Z+53, r23	; 0x35
     7b2:	64 e7       	ldi	r22, 0x74	; 116
     7b4:	74 e2       	ldi	r23, 0x24	; 36
     7b6:	60 af       	std	Z+56, r22	; 0x38
     7b8:	71 af       	std	Z+57, r23	; 0x39
     7ba:	12 ae       	std	Z+58, r1	; 0x3a
     7bc:	9b e3       	ldi	r25, 0x3B	; 59
     7be:	94 af       	std	Z+60, r25	; 0x3c
     7c0:	93 e0       	ldi	r25, 0x03	; 3
     7c2:	90 93 3d 01 	sts	0x013D, r25	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
     7c6:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
     7ca:	20 a9       	ldd	r18, Z+48	; 0x30
     7cc:	20 68       	ori	r18, 0x80	; 128
     7ce:	20 ab       	std	Z+48, r18	; 0x30
     7d0:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
     7d4:	a0 e4       	ldi	r26, 0x40	; 64
     7d6:	b1 e0       	ldi	r27, 0x01	; 1
     7d8:	8c 93       	st	X, r24
     7da:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
     7de:	40 93 42 01 	sts	0x0142, r20	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
     7e2:	90 93 43 01 	sts	0x0143, r25	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
     7e6:	40 91 06 20 	lds	r20, 0x2006	; 0x802006 <dacBuf_len>
     7ea:	50 91 07 20 	lds	r21, 0x2007	; 0x802007 <dacBuf_len+0x1>
     7ee:	40 93 44 01 	sts	0x0144, r20	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     7f2:	50 93 45 01 	sts	0x0145, r21	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
     7f6:	44 e6       	ldi	r20, 0x64	; 100
     7f8:	52 e2       	ldi	r21, 0x22	; 34
     7fa:	40 93 48 01 	sts	0x0148, r20	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
     7fe:	50 93 49 01 	sts	0x0149, r21	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
     802:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
     806:	29 e3       	ldi	r18, 0x39	; 57
     808:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
     80c:	90 93 4d 01 	sts	0x014D, r25	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
     810:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
     814:	9c 91       	ld	r25, X
     816:	90 68       	ori	r25, 0x80	; 128
     818:	9c 93       	st	X, r25
     81a:	10 8a       	std	Z+16, r1	; 0x10
     81c:	90 e4       	ldi	r25, 0x40	; 64
     81e:	90 8b       	std	Z+16, r25	; 0x10
     820:	80 8b       	std	Z+16, r24	; 0x10
     822:	11 8a       	std	Z+17, r1	; 0x11
     824:	95 e9       	ldi	r25, 0x95	; 149
     826:	92 8b       	std	Z+18, r25	; 0x12
     828:	90 e1       	ldi	r25, 0x10	; 16
     82a:	93 8b       	std	Z+19, r25	; 0x13
     82c:	4e ee       	ldi	r20, 0xEE	; 238
     82e:	52 e0       	ldi	r21, 0x02	; 2
     830:	44 8b       	std	Z+20, r20	; 0x14
     832:	55 8b       	std	Z+21, r21	; 0x15
     834:	80 8f       	std	Z+24, r24	; 0x18
     836:	31 8f       	std	Z+25, r19	; 0x19
     838:	12 8e       	std	Z+26, r1	; 0x1a
     83a:	84 e7       	ldi	r24, 0x74	; 116
     83c:	96 e2       	ldi	r25, 0x26	; 38
     83e:	84 8f       	std	Z+28, r24	; 0x1c
     840:	95 8f       	std	Z+29, r25	; 0x1d
     842:	16 8e       	std	Z+30, r1	; 0x1e
     844:	80 89       	ldd	r24, Z+16	; 0x10
     846:	80 68       	ori	r24, 0x80	; 128
     848:	80 8b       	std	Z+16, r24	; 0x10
     84a:	08 95       	ret

0000084c <tiny_dma_set_mode_1>:
     84c:	cf 93       	push	r28
     84e:	df 93       	push	r29
     850:	81 e0       	ldi	r24, 0x01	; 1
     852:	80 93 02 20 	sts	0x2002, r24	; 0x802002 <global_mode>
     856:	85 df       	rcall	.-246    	; 0x762 <tiny_dma_flush>
     858:	e0 e0       	ldi	r30, 0x00	; 0
     85a:	f1 e0       	ldi	r31, 0x01	; 1
     85c:	10 aa       	std	Z+48, r1	; 0x30
     85e:	80 e4       	ldi	r24, 0x40	; 64
     860:	80 ab       	std	Z+48, r24	; 0x30
     862:	94 e0       	ldi	r25, 0x04	; 4
     864:	90 ab       	std	Z+48, r25	; 0x30
     866:	11 aa       	std	Z+49, r1	; 0x31
     868:	12 aa       	std	Z+50, r1	; 0x32
     86a:	5b e4       	ldi	r21, 0x4B	; 75
     86c:	53 ab       	std	Z+51, r21	; 0x33
     86e:	14 aa       	std	Z+52, r1	; 0x34
     870:	15 aa       	std	Z+53, r1	; 0x35
     872:	16 aa       	std	Z+54, r1	; 0x36
     874:	23 e0       	ldi	r18, 0x03	; 3
     876:	30 e2       	ldi	r19, 0x20	; 32
     878:	20 af       	std	Z+56, r18	; 0x38
     87a:	31 af       	std	Z+57, r19	; 0x39
     87c:	12 ae       	std	Z+58, r1	; 0x3a
     87e:	40 ea       	ldi	r20, 0xA0	; 160
     880:	44 af       	std	Z+60, r20	; 0x3c
     882:	38 e0       	ldi	r19, 0x08	; 8
     884:	30 93 3d 01 	sts	0x013D, r19	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
     888:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
     88c:	80 a9       	ldd	r24, Z+48	; 0x30
     88e:	80 6a       	ori	r24, 0xA0	; 160
     890:	80 ab       	std	Z+48, r24	; 0x30
     892:	85 e5       	ldi	r24, 0x55	; 85
     894:	80 93 a0 08 	sts	0x08A0, r24	; 0x8008a0 <__TEXT_REGION_LENGTH__+0x7008a0>
     898:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
     89c:	a0 e4       	ldi	r26, 0x40	; 64
     89e:	b1 e0       	ldi	r27, 0x01	; 1
     8a0:	d4 e2       	ldi	r29, 0x24	; 36
     8a2:	dc 93       	st	X, r29
     8a4:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
     8a8:	89 e5       	ldi	r24, 0x59	; 89
     8aa:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
     8ae:	c2 e0       	ldi	r28, 0x02	; 2
     8b0:	c0 93 43 01 	sts	0x0143, r28	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
     8b4:	60 91 04 20 	lds	r22, 0x2004	; 0x802004 <auxDacBufLen>
     8b8:	70 91 05 20 	lds	r23, 0x2005	; 0x802005 <auxDacBufLen+0x1>
     8bc:	60 93 44 01 	sts	0x0144, r22	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     8c0:	70 93 45 01 	sts	0x0145, r23	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
     8c4:	64 e7       	ldi	r22, 0x74	; 116
     8c6:	74 e2       	ldi	r23, 0x24	; 36
     8c8:	60 93 48 01 	sts	0x0148, r22	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
     8cc:	70 93 49 01 	sts	0x0149, r23	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
     8d0:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
     8d4:	8b e3       	ldi	r24, 0x3B	; 59
     8d6:	80 93 4c 01 	sts	0x014C, r24	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
     8da:	83 e0       	ldi	r24, 0x03	; 3
     8dc:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
     8e0:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
     8e4:	2c 91       	ld	r18, X
     8e6:	20 68       	ori	r18, 0x80	; 128
     8e8:	2c 93       	st	X, r18
     8ea:	90 8b       	std	Z+16, r25	; 0x10
     8ec:	81 8b       	std	Z+17, r24	; 0x11
     8ee:	a1 e9       	ldi	r26, 0x91	; 145
     8f0:	a2 8b       	std	Z+18, r26	; 0x12
     8f2:	20 e1       	ldi	r18, 0x10	; 16
     8f4:	23 8b       	std	Z+19, r18	; 0x13
     8f6:	67 e7       	ldi	r22, 0x77	; 119
     8f8:	71 e0       	ldi	r23, 0x01	; 1
     8fa:	64 8b       	std	Z+20, r22	; 0x14
     8fc:	75 8b       	std	Z+21, r23	; 0x15
     8fe:	d0 8f       	std	Z+24, r29	; 0x18
     900:	c1 8f       	std	Z+25, r28	; 0x19
     902:	12 8e       	std	Z+26, r1	; 0x1a
     904:	c4 e7       	ldi	r28, 0x74	; 116
     906:	d6 e2       	ldi	r29, 0x26	; 38
     908:	c4 8f       	std	Z+28, r28	; 0x1c
     90a:	d5 8f       	std	Z+29, r29	; 0x1d
     90c:	16 8e       	std	Z+30, r1	; 0x1e
     90e:	20 89       	ldd	r18, Z+16	; 0x10
     910:	20 68       	ori	r18, 0x80	; 128
     912:	20 8b       	std	Z+16, r18	; 0x10
     914:	90 a3       	std	Z+32, r25	; 0x20
     916:	81 a3       	std	Z+33, r24	; 0x21
     918:	a2 a3       	std	Z+34, r26	; 0x22
     91a:	53 a3       	std	Z+35, r21	; 0x23
     91c:	64 a3       	std	Z+36, r22	; 0x24
     91e:	75 a3       	std	Z+37, r23	; 0x25
     920:	40 a7       	std	Z+40, r20	; 0x28
     922:	31 a7       	std	Z+41, r19	; 0x29
     924:	12 a6       	std	Z+42, r1	; 0x2a
     926:	8b ee       	ldi	r24, 0xEB	; 235
     928:	97 e2       	ldi	r25, 0x27	; 39
     92a:	84 a7       	std	Z+44, r24	; 0x2c
     92c:	95 a7       	std	Z+45, r25	; 0x2d
     92e:	16 a6       	std	Z+46, r1	; 0x2e
     930:	80 a1       	ldd	r24, Z+32	; 0x20
     932:	80 68       	ori	r24, 0x80	; 128
     934:	80 a3       	std	Z+32, r24	; 0x20
     936:	df 91       	pop	r29
     938:	cf 91       	pop	r28
     93a:	08 95       	ret

0000093c <tiny_dma_set_mode_2>:
     93c:	cf 93       	push	r28
     93e:	f8 94       	cli
     940:	c2 e0       	ldi	r28, 0x02	; 2
     942:	c0 93 02 20 	sts	0x2002, r28	; 0x802002 <global_mode>
     946:	0d df       	rcall	.-486    	; 0x762 <tiny_dma_flush>
     948:	e0 e0       	ldi	r30, 0x00	; 0
     94a:	f1 e0       	ldi	r31, 0x01	; 1
     94c:	16 aa       	std	Z+54, r1	; 0x36
     94e:	94 e2       	ldi	r25, 0x24	; 36
     950:	90 ab       	std	Z+48, r25	; 0x30
     952:	11 aa       	std	Z+49, r1	; 0x31
     954:	39 e5       	ldi	r19, 0x59	; 89
     956:	32 ab       	std	Z+50, r19	; 0x32
     958:	83 e0       	ldi	r24, 0x03	; 3
     95a:	83 ab       	std	Z+51, r24	; 0x33
     95c:	40 91 06 20 	lds	r20, 0x2006	; 0x802006 <dacBuf_len>
     960:	50 91 07 20 	lds	r21, 0x2007	; 0x802007 <dacBuf_len+0x1>
     964:	44 ab       	std	Z+52, r20	; 0x34
     966:	55 ab       	std	Z+53, r21	; 0x35
     968:	44 e6       	ldi	r20, 0x64	; 100
     96a:	52 e2       	ldi	r21, 0x22	; 34
     96c:	40 af       	std	Z+56, r20	; 0x38
     96e:	51 af       	std	Z+57, r21	; 0x39
     970:	12 ae       	std	Z+58, r1	; 0x3a
     972:	29 e3       	ldi	r18, 0x39	; 57
     974:	24 af       	std	Z+60, r18	; 0x3c
     976:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
     97a:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
     97e:	20 a9       	ldd	r18, Z+48	; 0x30
     980:	20 68       	ori	r18, 0x80	; 128
     982:	20 ab       	std	Z+48, r18	; 0x30
     984:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
     988:	a0 e4       	ldi	r26, 0x40	; 64
     98a:	b1 e0       	ldi	r27, 0x01	; 1
     98c:	9c 93       	st	X, r25
     98e:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
     992:	30 93 42 01 	sts	0x0142, r19	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
     996:	c0 93 43 01 	sts	0x0143, r28	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
     99a:	20 91 04 20 	lds	r18, 0x2004	; 0x802004 <auxDacBufLen>
     99e:	30 91 05 20 	lds	r19, 0x2005	; 0x802005 <auxDacBufLen+0x1>
     9a2:	20 93 44 01 	sts	0x0144, r18	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     9a6:	30 93 45 01 	sts	0x0145, r19	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
     9aa:	24 e7       	ldi	r18, 0x74	; 116
     9ac:	34 e2       	ldi	r19, 0x24	; 36
     9ae:	20 93 48 01 	sts	0x0148, r18	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
     9b2:	30 93 49 01 	sts	0x0149, r19	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
     9b6:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
     9ba:	2b e3       	ldi	r18, 0x3B	; 59
     9bc:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
     9c0:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
     9c4:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
     9c8:	2c 91       	ld	r18, X
     9ca:	20 68       	ori	r18, 0x80	; 128
     9cc:	2c 93       	st	X, r18
     9ce:	54 e0       	ldi	r21, 0x04	; 4
     9d0:	50 8b       	std	Z+16, r21	; 0x10
     9d2:	81 8b       	std	Z+17, r24	; 0x11
     9d4:	41 e9       	ldi	r20, 0x91	; 145
     9d6:	42 8b       	std	Z+18, r20	; 0x12
     9d8:	20 e1       	ldi	r18, 0x10	; 16
     9da:	23 8b       	std	Z+19, r18	; 0x13
     9dc:	27 e7       	ldi	r18, 0x77	; 119
     9de:	31 e0       	ldi	r19, 0x01	; 1
     9e0:	24 8b       	std	Z+20, r18	; 0x14
     9e2:	35 8b       	std	Z+21, r19	; 0x15
     9e4:	90 8f       	std	Z+24, r25	; 0x18
     9e6:	c1 8f       	std	Z+25, r28	; 0x19
     9e8:	12 8e       	std	Z+26, r1	; 0x1a
     9ea:	64 e7       	ldi	r22, 0x74	; 116
     9ec:	76 e2       	ldi	r23, 0x26	; 38
     9ee:	64 8f       	std	Z+28, r22	; 0x1c
     9f0:	75 8f       	std	Z+29, r23	; 0x1d
     9f2:	16 8e       	std	Z+30, r1	; 0x1e
     9f4:	90 89       	ldd	r25, Z+16	; 0x10
     9f6:	90 68       	ori	r25, 0x80	; 128
     9f8:	90 8b       	std	Z+16, r25	; 0x10
     9fa:	50 a3       	std	Z+32, r21	; 0x20
     9fc:	81 a3       	std	Z+33, r24	; 0x21
     9fe:	42 a3       	std	Z+34, r20	; 0x22
     a00:	82 e1       	ldi	r24, 0x12	; 18
     a02:	83 a3       	std	Z+35, r24	; 0x23
     a04:	24 a3       	std	Z+36, r18	; 0x24
     a06:	35 a3       	std	Z+37, r19	; 0x25
     a08:	84 e3       	ldi	r24, 0x34	; 52
     a0a:	80 a7       	std	Z+40, r24	; 0x28
     a0c:	c1 a7       	std	Z+41, r28	; 0x29
     a0e:	12 a6       	std	Z+42, r1	; 0x2a
     a10:	8b ee       	ldi	r24, 0xEB	; 235
     a12:	97 e2       	ldi	r25, 0x27	; 39
     a14:	84 a7       	std	Z+44, r24	; 0x2c
     a16:	95 a7       	std	Z+45, r25	; 0x2d
     a18:	16 a6       	std	Z+46, r1	; 0x2e
     a1a:	80 a1       	ldd	r24, Z+32	; 0x20
     a1c:	80 68       	ori	r24, 0x80	; 128
     a1e:	80 a3       	std	Z+32, r24	; 0x20
     a20:	78 94       	sei
     a22:	cf 91       	pop	r28
     a24:	08 95       	ret

00000a26 <tiny_dma_set_mode_3>:
     a26:	cf 93       	push	r28
     a28:	c3 e0       	ldi	r28, 0x03	; 3
     a2a:	c0 93 02 20 	sts	0x2002, r28	; 0x802002 <global_mode>
     a2e:	99 de       	rcall	.-718    	; 0x762 <tiny_dma_flush>
     a30:	e0 e0       	ldi	r30, 0x00	; 0
     a32:	f1 e0       	ldi	r31, 0x01	; 1
     a34:	10 a2       	std	Z+32, r1	; 0x20
     a36:	50 e4       	ldi	r21, 0x40	; 64
     a38:	50 a3       	std	Z+32, r21	; 0x20
     a3a:	44 e0       	ldi	r20, 0x04	; 4
     a3c:	40 a3       	std	Z+32, r20	; 0x20
     a3e:	11 a2       	std	Z+33, r1	; 0x21
     a40:	12 a2       	std	Z+34, r1	; 0x22
     a42:	3b e4       	ldi	r19, 0x4B	; 75
     a44:	33 a3       	std	Z+35, r19	; 0x23
     a46:	14 a2       	std	Z+36, r1	; 0x24
     a48:	15 a2       	std	Z+37, r1	; 0x25
     a4a:	16 a2       	std	Z+38, r1	; 0x26
     a4c:	83 e0       	ldi	r24, 0x03	; 3
     a4e:	90 e2       	ldi	r25, 0x20	; 32
     a50:	80 a7       	std	Z+40, r24	; 0x28
     a52:	91 a7       	std	Z+41, r25	; 0x29
     a54:	12 a6       	std	Z+42, r1	; 0x2a
     a56:	20 ea       	ldi	r18, 0xA0	; 160
     a58:	24 a7       	std	Z+44, r18	; 0x2c
     a5a:	98 e0       	ldi	r25, 0x08	; 8
     a5c:	95 a7       	std	Z+45, r25	; 0x2d
     a5e:	16 a6       	std	Z+46, r1	; 0x2e
     a60:	80 a1       	ldd	r24, Z+32	; 0x20
     a62:	80 6a       	ori	r24, 0xA0	; 160
     a64:	80 a3       	std	Z+32, r24	; 0x20
     a66:	85 e5       	ldi	r24, 0x55	; 85
     a68:	80 93 a0 08 	sts	0x08A0, r24	; 0x8008a0 <__TEXT_REGION_LENGTH__+0x7008a0>
     a6c:	16 aa       	std	Z+54, r1	; 0x36
     a6e:	74 e2       	ldi	r23, 0x24	; 36
     a70:	70 ab       	std	Z+48, r23	; 0x30
     a72:	11 aa       	std	Z+49, r1	; 0x31
     a74:	69 e5       	ldi	r22, 0x59	; 89
     a76:	62 ab       	std	Z+50, r22	; 0x32
     a78:	c3 ab       	std	Z+51, r28	; 0x33
     a7a:	a0 91 06 20 	lds	r26, 0x2006	; 0x802006 <dacBuf_len>
     a7e:	b0 91 07 20 	lds	r27, 0x2007	; 0x802007 <dacBuf_len+0x1>
     a82:	a4 ab       	std	Z+52, r26	; 0x34
     a84:	b5 ab       	std	Z+53, r27	; 0x35
     a86:	a4 e6       	ldi	r26, 0x64	; 100
     a88:	b2 e2       	ldi	r27, 0x22	; 34
     a8a:	a0 af       	std	Z+56, r26	; 0x38
     a8c:	b1 af       	std	Z+57, r27	; 0x39
     a8e:	12 ae       	std	Z+58, r1	; 0x3a
     a90:	89 e3       	ldi	r24, 0x39	; 57
     a92:	84 af       	std	Z+60, r24	; 0x3c
     a94:	c0 93 3d 01 	sts	0x013D, r28	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
     a98:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
     a9c:	80 a9       	ldd	r24, Z+48	; 0x30
     a9e:	80 68       	ori	r24, 0x80	; 128
     aa0:	80 ab       	std	Z+48, r24	; 0x30
     aa2:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
     aa6:	a0 e4       	ldi	r26, 0x40	; 64
     aa8:	b1 e0       	ldi	r27, 0x01	; 1
     aaa:	7c 93       	st	X, r23
     aac:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
     ab0:	60 93 42 01 	sts	0x0142, r22	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
     ab4:	82 e0       	ldi	r24, 0x02	; 2
     ab6:	80 93 43 01 	sts	0x0143, r24	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
     aba:	60 91 04 20 	lds	r22, 0x2004	; 0x802004 <auxDacBufLen>
     abe:	70 91 05 20 	lds	r23, 0x2005	; 0x802005 <auxDacBufLen+0x1>
     ac2:	60 93 44 01 	sts	0x0144, r22	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     ac6:	70 93 45 01 	sts	0x0145, r23	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
     aca:	64 e7       	ldi	r22, 0x74	; 116
     acc:	74 e2       	ldi	r23, 0x24	; 36
     ace:	60 93 48 01 	sts	0x0148, r22	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
     ad2:	70 93 49 01 	sts	0x0149, r23	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
     ad6:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
     ada:	8b e3       	ldi	r24, 0x3B	; 59
     adc:	80 93 4c 01 	sts	0x014C, r24	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
     ae0:	c0 93 4d 01 	sts	0x014D, r28	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
     ae4:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
     ae8:	8c 91       	ld	r24, X
     aea:	80 68       	ori	r24, 0x80	; 128
     aec:	8c 93       	st	X, r24
     aee:	10 8a       	std	Z+16, r1	; 0x10
     af0:	50 8b       	std	Z+16, r21	; 0x10
     af2:	40 8b       	std	Z+16, r20	; 0x10
     af4:	c1 8b       	std	Z+17, r28	; 0x11
     af6:	81 e9       	ldi	r24, 0x91	; 145
     af8:	82 8b       	std	Z+18, r24	; 0x12
     afa:	33 8b       	std	Z+19, r19	; 0x13
     afc:	47 e7       	ldi	r20, 0x77	; 119
     afe:	51 e0       	ldi	r21, 0x01	; 1
     b00:	44 8b       	std	Z+20, r20	; 0x14
     b02:	55 8b       	std	Z+21, r21	; 0x15
     b04:	20 8f       	std	Z+24, r18	; 0x18
     b06:	91 8f       	std	Z+25, r25	; 0x19
     b08:	12 8e       	std	Z+26, r1	; 0x1a
     b0a:	84 e7       	ldi	r24, 0x74	; 116
     b0c:	96 e2       	ldi	r25, 0x26	; 38
     b0e:	84 8f       	std	Z+28, r24	; 0x1c
     b10:	95 8f       	std	Z+29, r25	; 0x1d
     b12:	16 8e       	std	Z+30, r1	; 0x1e
     b14:	80 89       	ldd	r24, Z+16	; 0x10
     b16:	80 68       	ori	r24, 0x80	; 128
     b18:	80 8b       	std	Z+16, r24	; 0x10
     b1a:	cf 91       	pop	r28
     b1c:	08 95       	ret

00000b1e <tiny_dma_set_mode_4>:
     b1e:	cf 93       	push	r28
     b20:	c4 e0       	ldi	r28, 0x04	; 4
     b22:	c0 93 02 20 	sts	0x2002, r28	; 0x802002 <global_mode>
     b26:	1d de       	rcall	.-966    	; 0x762 <tiny_dma_flush>
     b28:	e0 e0       	ldi	r30, 0x00	; 0
     b2a:	f1 e0       	ldi	r31, 0x01	; 1
     b2c:	10 a2       	std	Z+32, r1	; 0x20
     b2e:	80 e4       	ldi	r24, 0x40	; 64
     b30:	80 a3       	std	Z+32, r24	; 0x20
     b32:	c0 a3       	std	Z+32, r28	; 0x20
     b34:	11 a2       	std	Z+33, r1	; 0x21
     b36:	12 a2       	std	Z+34, r1	; 0x22
     b38:	4b e4       	ldi	r20, 0x4B	; 75
     b3a:	43 a3       	std	Z+35, r20	; 0x23
     b3c:	14 a2       	std	Z+36, r1	; 0x24
     b3e:	15 a2       	std	Z+37, r1	; 0x25
     b40:	16 a2       	std	Z+38, r1	; 0x26
     b42:	83 e0       	ldi	r24, 0x03	; 3
     b44:	90 e2       	ldi	r25, 0x20	; 32
     b46:	80 a7       	std	Z+40, r24	; 0x28
     b48:	91 a7       	std	Z+41, r25	; 0x29
     b4a:	12 a6       	std	Z+42, r1	; 0x2a
     b4c:	60 ea       	ldi	r22, 0xA0	; 160
     b4e:	64 a7       	std	Z+44, r22	; 0x2c
     b50:	88 e0       	ldi	r24, 0x08	; 8
     b52:	85 a7       	std	Z+45, r24	; 0x2d
     b54:	16 a6       	std	Z+46, r1	; 0x2e
     b56:	90 a1       	ldd	r25, Z+32	; 0x20
     b58:	90 6a       	ori	r25, 0xA0	; 160
     b5a:	90 a3       	std	Z+32, r25	; 0x20
     b5c:	95 e5       	ldi	r25, 0x55	; 85
     b5e:	90 93 a0 08 	sts	0x08A0, r25	; 0x8008a0 <__TEXT_REGION_LENGTH__+0x7008a0>
     b62:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
     b66:	a0 e4       	ldi	r26, 0x40	; 64
     b68:	b1 e0       	ldi	r27, 0x01	; 1
     b6a:	94 e2       	ldi	r25, 0x24	; 36
     b6c:	9c 93       	st	X, r25
     b6e:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
     b72:	99 e5       	ldi	r25, 0x59	; 89
     b74:	90 93 42 01 	sts	0x0142, r25	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
     b78:	92 e0       	ldi	r25, 0x02	; 2
     b7a:	90 93 43 01 	sts	0x0143, r25	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
     b7e:	20 91 04 20 	lds	r18, 0x2004	; 0x802004 <auxDacBufLen>
     b82:	30 91 05 20 	lds	r19, 0x2005	; 0x802005 <auxDacBufLen+0x1>
     b86:	20 93 44 01 	sts	0x0144, r18	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     b8a:	30 93 45 01 	sts	0x0145, r19	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
     b8e:	24 e7       	ldi	r18, 0x74	; 116
     b90:	34 e2       	ldi	r19, 0x24	; 36
     b92:	20 93 48 01 	sts	0x0148, r18	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
     b96:	30 93 49 01 	sts	0x0149, r19	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
     b9a:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
     b9e:	9b e3       	ldi	r25, 0x3B	; 59
     ba0:	90 93 4c 01 	sts	0x014C, r25	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
     ba4:	93 e0       	ldi	r25, 0x03	; 3
     ba6:	90 93 4d 01 	sts	0x014D, r25	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
     baa:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
     bae:	2c 91       	ld	r18, X
     bb0:	20 68       	ori	r18, 0x80	; 128
     bb2:	2c 93       	st	X, r18
     bb4:	c0 8b       	std	Z+16, r28	; 0x10
     bb6:	91 8b       	std	Z+17, r25	; 0x11
     bb8:	31 e9       	ldi	r19, 0x91	; 145
     bba:	32 8b       	std	Z+18, r19	; 0x12
     bbc:	43 8b       	std	Z+19, r20	; 0x13
     bbe:	47 e7       	ldi	r20, 0x77	; 119
     bc0:	51 e0       	ldi	r21, 0x01	; 1
     bc2:	44 8b       	std	Z+20, r20	; 0x14
     bc4:	55 8b       	std	Z+21, r21	; 0x15
     bc6:	60 8f       	std	Z+24, r22	; 0x18
     bc8:	81 8f       	std	Z+25, r24	; 0x19
     bca:	12 8e       	std	Z+26, r1	; 0x1a
     bcc:	64 e7       	ldi	r22, 0x74	; 116
     bce:	76 e2       	ldi	r23, 0x26	; 38
     bd0:	64 8f       	std	Z+28, r22	; 0x1c
     bd2:	75 8f       	std	Z+29, r23	; 0x1d
     bd4:	16 8e       	std	Z+30, r1	; 0x1e
     bd6:	20 89       	ldd	r18, Z+16	; 0x10
     bd8:	20 68       	ori	r18, 0x80	; 128
     bda:	20 8b       	std	Z+16, r18	; 0x10
     bdc:	c0 ab       	std	Z+48, r28	; 0x30
     bde:	91 ab       	std	Z+49, r25	; 0x31
     be0:	32 ab       	std	Z+50, r19	; 0x32
     be2:	9a e4       	ldi	r25, 0x4A	; 74
     be4:	93 ab       	std	Z+51, r25	; 0x33
     be6:	44 ab       	std	Z+52, r20	; 0x34
     be8:	55 ab       	std	Z+53, r21	; 0x35
     bea:	93 ec       	ldi	r25, 0xC3	; 195
     bec:	90 af       	std	Z+56, r25	; 0x38
     bee:	81 af       	std	Z+57, r24	; 0x39
     bf0:	12 ae       	std	Z+58, r1	; 0x3a
     bf2:	8b ee       	ldi	r24, 0xEB	; 235
     bf4:	97 e2       	ldi	r25, 0x27	; 39
     bf6:	84 af       	std	Z+60, r24	; 0x3c
     bf8:	90 93 3d 01 	sts	0x013D, r25	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
     bfc:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
     c00:	80 a9       	ldd	r24, Z+48	; 0x30
     c02:	80 68       	ori	r24, 0x80	; 128
     c04:	80 ab       	std	Z+48, r24	; 0x30
     c06:	cf 91       	pop	r28
     c08:	08 95       	ret

00000c0a <tiny_dma_set_mode_5>:
     c0a:	85 e0       	ldi	r24, 0x05	; 5
     c0c:	80 93 02 20 	sts	0x2002, r24	; 0x802002 <global_mode>
     c10:	a8 dd       	rcall	.-1200   	; 0x762 <tiny_dma_flush>
     c12:	e0 e0       	ldi	r30, 0x00	; 0
     c14:	f1 e0       	ldi	r31, 0x01	; 1
     c16:	16 aa       	std	Z+54, r1	; 0x36
     c18:	34 e2       	ldi	r19, 0x24	; 36
     c1a:	30 ab       	std	Z+48, r19	; 0x30
     c1c:	11 aa       	std	Z+49, r1	; 0x31
     c1e:	29 e5       	ldi	r18, 0x59	; 89
     c20:	22 ab       	std	Z+50, r18	; 0x32
     c22:	83 e0       	ldi	r24, 0x03	; 3
     c24:	83 ab       	std	Z+51, r24	; 0x33
     c26:	40 91 06 20 	lds	r20, 0x2006	; 0x802006 <dacBuf_len>
     c2a:	50 91 07 20 	lds	r21, 0x2007	; 0x802007 <dacBuf_len+0x1>
     c2e:	44 ab       	std	Z+52, r20	; 0x34
     c30:	55 ab       	std	Z+53, r21	; 0x35
     c32:	44 e6       	ldi	r20, 0x64	; 100
     c34:	52 e2       	ldi	r21, 0x22	; 34
     c36:	40 af       	std	Z+56, r20	; 0x38
     c38:	51 af       	std	Z+57, r21	; 0x39
     c3a:	12 ae       	std	Z+58, r1	; 0x3a
     c3c:	99 e3       	ldi	r25, 0x39	; 57
     c3e:	94 af       	std	Z+60, r25	; 0x3c
     c40:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
     c44:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
     c48:	90 a9       	ldd	r25, Z+48	; 0x30
     c4a:	90 68       	ori	r25, 0x80	; 128
     c4c:	90 ab       	std	Z+48, r25	; 0x30
     c4e:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
     c52:	e0 e4       	ldi	r30, 0x40	; 64
     c54:	f1 e0       	ldi	r31, 0x01	; 1
     c56:	30 83       	st	Z, r19
     c58:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
     c5c:	20 93 42 01 	sts	0x0142, r18	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
     c60:	80 93 43 01 	sts	0x0143, r24	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
     c64:	20 91 06 20 	lds	r18, 0x2006	; 0x802006 <dacBuf_len>
     c68:	30 91 07 20 	lds	r19, 0x2007	; 0x802007 <dacBuf_len+0x1>
     c6c:	20 93 44 01 	sts	0x0144, r18	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     c70:	30 93 45 01 	sts	0x0145, r19	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
     c74:	24 e7       	ldi	r18, 0x74	; 116
     c76:	34 e2       	ldi	r19, 0x24	; 36
     c78:	20 93 48 01 	sts	0x0148, r18	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
     c7c:	30 93 49 01 	sts	0x0149, r19	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
     c80:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
     c84:	9b e3       	ldi	r25, 0x3B	; 59
     c86:	90 93 4c 01 	sts	0x014C, r25	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
     c8a:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
     c8e:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
     c92:	80 81       	ld	r24, Z
     c94:	80 68       	ori	r24, 0x80	; 128
     c96:	80 83       	st	Z, r24
     c98:	08 95       	ret

00000c9a <tiny_dma_set_mode_6>:
     c9a:	86 e0       	ldi	r24, 0x06	; 6
     c9c:	80 93 02 20 	sts	0x2002, r24	; 0x802002 <global_mode>
     ca0:	60 dd       	rcall	.-1344   	; 0x762 <tiny_dma_flush>
     ca2:	e0 e0       	ldi	r30, 0x00	; 0
     ca4:	f1 e0       	ldi	r31, 0x01	; 1
     ca6:	16 aa       	std	Z+54, r1	; 0x36
     ca8:	94 e2       	ldi	r25, 0x24	; 36
     caa:	90 ab       	std	Z+48, r25	; 0x30
     cac:	11 aa       	std	Z+49, r1	; 0x31
     cae:	39 e5       	ldi	r19, 0x59	; 89
     cb0:	32 ab       	std	Z+50, r19	; 0x32
     cb2:	83 e0       	ldi	r24, 0x03	; 3
     cb4:	83 ab       	std	Z+51, r24	; 0x33
     cb6:	40 91 06 20 	lds	r20, 0x2006	; 0x802006 <dacBuf_len>
     cba:	50 91 07 20 	lds	r21, 0x2007	; 0x802007 <dacBuf_len+0x1>
     cbe:	44 ab       	std	Z+52, r20	; 0x34
     cc0:	55 ab       	std	Z+53, r21	; 0x35
     cc2:	44 e6       	ldi	r20, 0x64	; 100
     cc4:	52 e2       	ldi	r21, 0x22	; 34
     cc6:	40 af       	std	Z+56, r20	; 0x38
     cc8:	51 af       	std	Z+57, r21	; 0x39
     cca:	12 ae       	std	Z+58, r1	; 0x3a
     ccc:	29 e3       	ldi	r18, 0x39	; 57
     cce:	24 af       	std	Z+60, r18	; 0x3c
     cd0:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
     cd4:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
     cd8:	20 a9       	ldd	r18, Z+48	; 0x30
     cda:	20 68       	ori	r18, 0x80	; 128
     cdc:	20 ab       	std	Z+48, r18	; 0x30
     cde:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
     ce2:	a0 e4       	ldi	r26, 0x40	; 64
     ce4:	b1 e0       	ldi	r27, 0x01	; 1
     ce6:	9c 93       	st	X, r25
     ce8:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
     cec:	30 93 42 01 	sts	0x0142, r19	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
     cf0:	32 e0       	ldi	r19, 0x02	; 2
     cf2:	30 93 43 01 	sts	0x0143, r19	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
     cf6:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <auxDacBufLen>
     cfa:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <auxDacBufLen+0x1>
     cfe:	40 93 44 01 	sts	0x0144, r20	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     d02:	50 93 45 01 	sts	0x0145, r21	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
     d06:	44 e7       	ldi	r20, 0x74	; 116
     d08:	54 e2       	ldi	r21, 0x24	; 36
     d0a:	40 93 48 01 	sts	0x0148, r20	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
     d0e:	50 93 49 01 	sts	0x0149, r21	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
     d12:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
     d16:	2b e3       	ldi	r18, 0x3B	; 59
     d18:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
     d1c:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
     d20:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
     d24:	2c 91       	ld	r18, X
     d26:	20 68       	ori	r18, 0x80	; 128
     d28:	2c 93       	st	X, r18
     d2a:	10 8a       	std	Z+16, r1	; 0x10
     d2c:	20 e4       	ldi	r18, 0x40	; 64
     d2e:	20 8b       	std	Z+16, r18	; 0x10
     d30:	24 e0       	ldi	r18, 0x04	; 4
     d32:	20 8b       	std	Z+16, r18	; 0x10
     d34:	81 8b       	std	Z+17, r24	; 0x11
     d36:	81 e9       	ldi	r24, 0x91	; 145
     d38:	82 8b       	std	Z+18, r24	; 0x12
     d3a:	80 e1       	ldi	r24, 0x10	; 16
     d3c:	83 8b       	std	Z+19, r24	; 0x13
     d3e:	4e ee       	ldi	r20, 0xEE	; 238
     d40:	52 e0       	ldi	r21, 0x02	; 2
     d42:	44 8b       	std	Z+20, r20	; 0x14
     d44:	55 8b       	std	Z+21, r21	; 0x15
     d46:	90 8f       	std	Z+24, r25	; 0x18
     d48:	31 8f       	std	Z+25, r19	; 0x19
     d4a:	12 8e       	std	Z+26, r1	; 0x1a
     d4c:	84 e7       	ldi	r24, 0x74	; 116
     d4e:	96 e2       	ldi	r25, 0x26	; 38
     d50:	84 8f       	std	Z+28, r24	; 0x1c
     d52:	95 8f       	std	Z+29, r25	; 0x1d
     d54:	16 8e       	std	Z+30, r1	; 0x1e
     d56:	80 89       	ldd	r24, Z+16	; 0x10
     d58:	80 68       	ori	r24, 0x80	; 128
     d5a:	80 8b       	std	Z+16, r24	; 0x10
     d5c:	08 95       	ret

00000d5e <tiny_dma_set_mode_7>:
     d5e:	87 e0       	ldi	r24, 0x07	; 7
     d60:	80 93 02 20 	sts	0x2002, r24	; 0x802002 <global_mode>
     d64:	fe dc       	rcall	.-1540   	; 0x762 <tiny_dma_flush>
     d66:	e0 e0       	ldi	r30, 0x00	; 0
     d68:	f1 e0       	ldi	r31, 0x01	; 1
     d6a:	16 aa       	std	Z+54, r1	; 0x36
     d6c:	94 e2       	ldi	r25, 0x24	; 36
     d6e:	90 ab       	std	Z+48, r25	; 0x30
     d70:	11 aa       	std	Z+49, r1	; 0x31
     d72:	39 e5       	ldi	r19, 0x59	; 89
     d74:	32 ab       	std	Z+50, r19	; 0x32
     d76:	83 e0       	ldi	r24, 0x03	; 3
     d78:	83 ab       	std	Z+51, r24	; 0x33
     d7a:	40 91 06 20 	lds	r20, 0x2006	; 0x802006 <dacBuf_len>
     d7e:	50 91 07 20 	lds	r21, 0x2007	; 0x802007 <dacBuf_len+0x1>
     d82:	44 ab       	std	Z+52, r20	; 0x34
     d84:	55 ab       	std	Z+53, r21	; 0x35
     d86:	44 e6       	ldi	r20, 0x64	; 100
     d88:	52 e2       	ldi	r21, 0x22	; 34
     d8a:	40 af       	std	Z+56, r20	; 0x38
     d8c:	51 af       	std	Z+57, r21	; 0x39
     d8e:	12 ae       	std	Z+58, r1	; 0x3a
     d90:	29 e3       	ldi	r18, 0x39	; 57
     d92:	24 af       	std	Z+60, r18	; 0x3c
     d94:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
     d98:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
     d9c:	20 a9       	ldd	r18, Z+48	; 0x30
     d9e:	20 68       	ori	r18, 0x80	; 128
     da0:	20 ab       	std	Z+48, r18	; 0x30
     da2:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
     da6:	a0 e4       	ldi	r26, 0x40	; 64
     da8:	b1 e0       	ldi	r27, 0x01	; 1
     daa:	9c 93       	st	X, r25
     dac:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
     db0:	30 93 42 01 	sts	0x0142, r19	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
     db4:	32 e0       	ldi	r19, 0x02	; 2
     db6:	30 93 43 01 	sts	0x0143, r19	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
     dba:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <auxDacBufLen>
     dbe:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <auxDacBufLen+0x1>
     dc2:	40 93 44 01 	sts	0x0144, r20	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     dc6:	50 93 45 01 	sts	0x0145, r21	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
     dca:	44 e7       	ldi	r20, 0x74	; 116
     dcc:	54 e2       	ldi	r21, 0x24	; 36
     dce:	40 93 48 01 	sts	0x0148, r20	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
     dd2:	50 93 49 01 	sts	0x0149, r21	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
     dd6:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
     dda:	2b e3       	ldi	r18, 0x3B	; 59
     ddc:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
     de0:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
     de4:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
     de8:	2c 91       	ld	r18, X
     dea:	20 68       	ori	r18, 0x80	; 128
     dec:	2c 93       	st	X, r18
     dee:	10 8a       	std	Z+16, r1	; 0x10
     df0:	20 e4       	ldi	r18, 0x40	; 64
     df2:	20 8b       	std	Z+16, r18	; 0x10
     df4:	25 e0       	ldi	r18, 0x05	; 5
     df6:	20 8b       	std	Z+16, r18	; 0x10
     df8:	81 8b       	std	Z+17, r24	; 0x11
     dfa:	81 e9       	ldi	r24, 0x91	; 145
     dfc:	82 8b       	std	Z+18, r24	; 0x12
     dfe:	80 e1       	ldi	r24, 0x10	; 16
     e00:	83 8b       	std	Z+19, r24	; 0x13
     e02:	4e ee       	ldi	r20, 0xEE	; 238
     e04:	52 e0       	ldi	r21, 0x02	; 2
     e06:	44 8b       	std	Z+20, r20	; 0x14
     e08:	55 8b       	std	Z+21, r21	; 0x15
     e0a:	90 8f       	std	Z+24, r25	; 0x18
     e0c:	31 8f       	std	Z+25, r19	; 0x19
     e0e:	12 8e       	std	Z+26, r1	; 0x1a
     e10:	84 e7       	ldi	r24, 0x74	; 116
     e12:	96 e2       	ldi	r25, 0x26	; 38
     e14:	84 8f       	std	Z+28, r24	; 0x1c
     e16:	95 8f       	std	Z+29, r25	; 0x1d
     e18:	16 8e       	std	Z+30, r1	; 0x1e
     e1a:	80 89       	ldd	r24, Z+16	; 0x10
     e1c:	80 68       	ori	r24, 0x80	; 128
     e1e:	80 8b       	std	Z+16, r24	; 0x10
     e20:	08 95       	ret

00000e22 <__vector_6>:
}

ISR(DMA_CH0_vect){
     e22:	1f 92       	push	r1
     e24:	0f 92       	push	r0
     e26:	0f b6       	in	r0, 0x3f	; 63
     e28:	0f 92       	push	r0
     e2a:	11 24       	eor	r1, r1
     e2c:	2f 93       	push	r18
     e2e:	3f 93       	push	r19
     e30:	4f 93       	push	r20
     e32:	8f 93       	push	r24
     e34:	9f 93       	push	r25
     e36:	af 93       	push	r26
     e38:	bf 93       	push	r27
     e3a:	ef 93       	push	r30
     e3c:	ff 93       	push	r31
		DMA.INTFLAGS = 0x01;
     e3e:	81 e0       	ldi	r24, 0x01	; 1
     e40:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
		switch(global_mode){
     e44:	e0 91 02 20 	lds	r30, 0x2002	; 0x802002 <global_mode>
     e48:	8e 2f       	mov	r24, r30
     e4a:	90 e0       	ldi	r25, 0x00	; 0
     e4c:	88 30       	cpi	r24, 0x08	; 8
     e4e:	91 05       	cpc	r25, r1
     e50:	08 f0       	brcs	.+2      	; 0xe54 <__vector_6+0x32>
     e52:	11 c1       	rjmp	.+546    	; 0x1076 <__vector_6+0x254>
     e54:	fc 01       	movw	r30, r24
     e56:	e2 50       	subi	r30, 0x02	; 2
     e58:	ff 4f       	sbci	r31, 0xFF	; 255
     e5a:	0c 94 0f 17 	jmp	0x2e1e	; 0x2e1e <__tablejump2__>
			case 0:
				DMA.CH0.TRFCNT = HALFPACKET_SIZE;
     e5e:	e0 e0       	ldi	r30, 0x00	; 0
     e60:	f1 e0       	ldi	r31, 0x01	; 1
     e62:	87 e7       	ldi	r24, 0x77	; 119
     e64:	91 e0       	ldi	r25, 0x01	; 1
     e66:	84 8b       	std	Z+20, r24	; 0x14
     e68:	95 8b       	std	Z+21, r25	; 0x15
				DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     e6a:	40 91 bd 20 	lds	r20, 0x20BD	; 0x8020bd <b1_state>
     e6e:	2e ee       	ldi	r18, 0xEE	; 238
     e70:	32 e0       	ldi	r19, 0x02	; 2
     e72:	42 9f       	mul	r20, r18
     e74:	c0 01       	movw	r24, r0
     e76:	43 9f       	mul	r20, r19
     e78:	90 0d       	add	r25, r0
     e7a:	11 24       	eor	r1, r1
     e7c:	8c 58       	subi	r24, 0x8C	; 140
     e7e:	99 4d       	sbci	r25, 0xD9	; 217
     e80:	84 8f       	std	Z+28, r24	; 0x1c
				DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 8) & 0xFF;
     e82:	40 91 bd 20 	lds	r20, 0x20BD	; 0x8020bd <b1_state>
     e86:	42 9f       	mul	r20, r18
     e88:	c0 01       	movw	r24, r0
     e8a:	43 9f       	mul	r20, r19
     e8c:	90 0d       	add	r25, r0
     e8e:	11 24       	eor	r1, r1
     e90:	8c 58       	subi	r24, 0x8C	; 140
     e92:	99 4d       	sbci	r25, 0xD9	; 217
     e94:	95 8f       	std	Z+29, r25	; 0x1d
				//Must enable last for REPCNT won't work!
				DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     e96:	80 89       	ldd	r24, Z+16	; 0x10
     e98:	80 68       	ori	r24, 0x80	; 128
     e9a:	80 8b       	std	Z+16, r24	; 0x10
				b1_state = !b1_state;
     e9c:	90 91 bd 20 	lds	r25, 0x20BD	; 0x8020bd <b1_state>
     ea0:	81 e0       	ldi	r24, 0x01	; 1
     ea2:	91 11       	cpse	r25, r1
     ea4:	80 e0       	ldi	r24, 0x00	; 0
     ea6:	80 93 bd 20 	sts	0x20BD, r24	; 0x8020bd <b1_state>
			break;
     eaa:	e5 c0       	rjmp	.+458    	; 0x1076 <__vector_6+0x254>
			case 1:
				DMA.CH0.TRFCNT = HALFPACKET_SIZE;
     eac:	e0 e0       	ldi	r30, 0x00	; 0
     eae:	f1 e0       	ldi	r31, 0x01	; 1
     eb0:	87 e7       	ldi	r24, 0x77	; 119
     eb2:	91 e0       	ldi	r25, 0x01	; 1
     eb4:	84 8b       	std	Z+20, r24	; 0x14
     eb6:	95 8b       	std	Z+21, r25	; 0x15
				DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     eb8:	40 91 bd 20 	lds	r20, 0x20BD	; 0x8020bd <b1_state>
     ebc:	2e ee       	ldi	r18, 0xEE	; 238
     ebe:	32 e0       	ldi	r19, 0x02	; 2
     ec0:	42 9f       	mul	r20, r18
     ec2:	c0 01       	movw	r24, r0
     ec4:	43 9f       	mul	r20, r19
     ec6:	90 0d       	add	r25, r0
     ec8:	11 24       	eor	r1, r1
     eca:	8c 58       	subi	r24, 0x8C	; 140
     ecc:	99 4d       	sbci	r25, 0xD9	; 217
     ece:	84 8f       	std	Z+28, r24	; 0x1c
				DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 8) & 0xFF;
     ed0:	40 91 bd 20 	lds	r20, 0x20BD	; 0x8020bd <b1_state>
     ed4:	42 9f       	mul	r20, r18
     ed6:	c0 01       	movw	r24, r0
     ed8:	43 9f       	mul	r20, r19
     eda:	90 0d       	add	r25, r0
     edc:	11 24       	eor	r1, r1
     ede:	8c 58       	subi	r24, 0x8C	; 140
     ee0:	99 4d       	sbci	r25, 0xD9	; 217
     ee2:	95 8f       	std	Z+29, r25	; 0x1d
				//Must enable last for REPCNT won't work!
				DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     ee4:	80 89       	ldd	r24, Z+16	; 0x10
     ee6:	80 68       	ori	r24, 0x80	; 128
     ee8:	80 8b       	std	Z+16, r24	; 0x10
				b1_state = !b1_state;
     eea:	90 91 bd 20 	lds	r25, 0x20BD	; 0x8020bd <b1_state>
     eee:	81 e0       	ldi	r24, 0x01	; 1
     ef0:	91 11       	cpse	r25, r1
     ef2:	80 e0       	ldi	r24, 0x00	; 0
     ef4:	80 93 bd 20 	sts	0x20BD, r24	; 0x8020bd <b1_state>
			break;
     ef8:	be c0       	rjmp	.+380    	; 0x1076 <__vector_6+0x254>
			case 2:
				DMA.CH0.TRFCNT = HALFPACKET_SIZE;
     efa:	e0 e0       	ldi	r30, 0x00	; 0
     efc:	f1 e0       	ldi	r31, 0x01	; 1
     efe:	87 e7       	ldi	r24, 0x77	; 119
     f00:	91 e0       	ldi	r25, 0x01	; 1
     f02:	84 8b       	std	Z+20, r24	; 0x14
     f04:	95 8b       	std	Z+21, r25	; 0x15
				DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     f06:	40 91 bd 20 	lds	r20, 0x20BD	; 0x8020bd <b1_state>
     f0a:	2e ee       	ldi	r18, 0xEE	; 238
     f0c:	32 e0       	ldi	r19, 0x02	; 2
     f0e:	42 9f       	mul	r20, r18
     f10:	c0 01       	movw	r24, r0
     f12:	43 9f       	mul	r20, r19
     f14:	90 0d       	add	r25, r0
     f16:	11 24       	eor	r1, r1
     f18:	8c 58       	subi	r24, 0x8C	; 140
     f1a:	99 4d       	sbci	r25, 0xD9	; 217
     f1c:	84 8f       	std	Z+28, r24	; 0x1c
				DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 8) & 0xFF;
     f1e:	40 91 bd 20 	lds	r20, 0x20BD	; 0x8020bd <b1_state>
     f22:	42 9f       	mul	r20, r18
     f24:	c0 01       	movw	r24, r0
     f26:	43 9f       	mul	r20, r19
     f28:	90 0d       	add	r25, r0
     f2a:	11 24       	eor	r1, r1
     f2c:	8c 58       	subi	r24, 0x8C	; 140
     f2e:	99 4d       	sbci	r25, 0xD9	; 217
     f30:	95 8f       	std	Z+29, r25	; 0x1d
				//Must enable last for REPCNT won't work!
				DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     f32:	80 89       	ldd	r24, Z+16	; 0x10
     f34:	80 68       	ori	r24, 0x80	; 128
     f36:	80 8b       	std	Z+16, r24	; 0x10
				b1_state = !b1_state;
     f38:	90 91 bd 20 	lds	r25, 0x20BD	; 0x8020bd <b1_state>
     f3c:	81 e0       	ldi	r24, 0x01	; 1
     f3e:	91 11       	cpse	r25, r1
     f40:	80 e0       	ldi	r24, 0x00	; 0
     f42:	80 93 bd 20 	sts	0x20BD, r24	; 0x8020bd <b1_state>
			break;
     f46:	97 c0       	rjmp	.+302    	; 0x1076 <__vector_6+0x254>
			case 3:
				DMA.CH0.TRFCNT = HALFPACKET_SIZE;
     f48:	e0 e0       	ldi	r30, 0x00	; 0
     f4a:	f1 e0       	ldi	r31, 0x01	; 1
     f4c:	87 e7       	ldi	r24, 0x77	; 119
     f4e:	91 e0       	ldi	r25, 0x01	; 1
     f50:	84 8b       	std	Z+20, r24	; 0x14
     f52:	95 8b       	std	Z+21, r25	; 0x15
				DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     f54:	40 91 bd 20 	lds	r20, 0x20BD	; 0x8020bd <b1_state>
     f58:	2e ee       	ldi	r18, 0xEE	; 238
     f5a:	32 e0       	ldi	r19, 0x02	; 2
     f5c:	42 9f       	mul	r20, r18
     f5e:	c0 01       	movw	r24, r0
     f60:	43 9f       	mul	r20, r19
     f62:	90 0d       	add	r25, r0
     f64:	11 24       	eor	r1, r1
     f66:	8c 58       	subi	r24, 0x8C	; 140
     f68:	99 4d       	sbci	r25, 0xD9	; 217
     f6a:	84 8f       	std	Z+28, r24	; 0x1c
				DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 8) & 0xFF;
     f6c:	40 91 bd 20 	lds	r20, 0x20BD	; 0x8020bd <b1_state>
     f70:	42 9f       	mul	r20, r18
     f72:	c0 01       	movw	r24, r0
     f74:	43 9f       	mul	r20, r19
     f76:	90 0d       	add	r25, r0
     f78:	11 24       	eor	r1, r1
     f7a:	8c 58       	subi	r24, 0x8C	; 140
     f7c:	99 4d       	sbci	r25, 0xD9	; 217
     f7e:	95 8f       	std	Z+29, r25	; 0x1d
				//Must enable last for REPCNT won't work!
				DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     f80:	80 89       	ldd	r24, Z+16	; 0x10
     f82:	80 68       	ori	r24, 0x80	; 128
     f84:	80 8b       	std	Z+16, r24	; 0x10
				b1_state = !b1_state;
     f86:	90 91 bd 20 	lds	r25, 0x20BD	; 0x8020bd <b1_state>
     f8a:	81 e0       	ldi	r24, 0x01	; 1
     f8c:	91 11       	cpse	r25, r1
     f8e:	80 e0       	ldi	r24, 0x00	; 0
     f90:	80 93 bd 20 	sts	0x20BD, r24	; 0x8020bd <b1_state>
			break;
     f94:	70 c0       	rjmp	.+224    	; 0x1076 <__vector_6+0x254>
			case 4:
				DMA.CH0.TRFCNT = HALFPACKET_SIZE;
     f96:	e0 e0       	ldi	r30, 0x00	; 0
     f98:	f1 e0       	ldi	r31, 0x01	; 1
     f9a:	87 e7       	ldi	r24, 0x77	; 119
     f9c:	91 e0       	ldi	r25, 0x01	; 1
     f9e:	84 8b       	std	Z+20, r24	; 0x14
     fa0:	95 8b       	std	Z+21, r25	; 0x15
				DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     fa2:	40 91 bd 20 	lds	r20, 0x20BD	; 0x8020bd <b1_state>
     fa6:	2e ee       	ldi	r18, 0xEE	; 238
     fa8:	32 e0       	ldi	r19, 0x02	; 2
     faa:	42 9f       	mul	r20, r18
     fac:	c0 01       	movw	r24, r0
     fae:	43 9f       	mul	r20, r19
     fb0:	90 0d       	add	r25, r0
     fb2:	11 24       	eor	r1, r1
     fb4:	8c 58       	subi	r24, 0x8C	; 140
     fb6:	99 4d       	sbci	r25, 0xD9	; 217
     fb8:	84 8f       	std	Z+28, r24	; 0x1c
				DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 8) & 0xFF;
     fba:	40 91 bd 20 	lds	r20, 0x20BD	; 0x8020bd <b1_state>
     fbe:	42 9f       	mul	r20, r18
     fc0:	c0 01       	movw	r24, r0
     fc2:	43 9f       	mul	r20, r19
     fc4:	90 0d       	add	r25, r0
     fc6:	11 24       	eor	r1, r1
     fc8:	8c 58       	subi	r24, 0x8C	; 140
     fca:	99 4d       	sbci	r25, 0xD9	; 217
     fcc:	95 8f       	std	Z+29, r25	; 0x1d
				//Must enable last for REPCNT won't work!
				DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     fce:	80 89       	ldd	r24, Z+16	; 0x10
     fd0:	80 68       	ori	r24, 0x80	; 128
     fd2:	80 8b       	std	Z+16, r24	; 0x10
				b1_state = !b1_state;
     fd4:	90 91 bd 20 	lds	r25, 0x20BD	; 0x8020bd <b1_state>
     fd8:	81 e0       	ldi	r24, 0x01	; 1
     fda:	91 11       	cpse	r25, r1
     fdc:	80 e0       	ldi	r24, 0x00	; 0
     fde:	80 93 bd 20 	sts	0x20BD, r24	; 0x8020bd <b1_state>
			break;
     fe2:	49 c0       	rjmp	.+146    	; 0x1076 <__vector_6+0x254>
			case 6:
				DMA.CH0.TRFCNT = PACKET_SIZE;
     fe4:	e0 e0       	ldi	r30, 0x00	; 0
     fe6:	f1 e0       	ldi	r31, 0x01	; 1
     fe8:	2e ee       	ldi	r18, 0xEE	; 238
     fea:	32 e0       	ldi	r19, 0x02	; 2
     fec:	24 8b       	std	Z+20, r18	; 0x14
     fee:	35 8b       	std	Z+21, r19	; 0x15
				DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     ff0:	40 91 bd 20 	lds	r20, 0x20BD	; 0x8020bd <b1_state>
     ff4:	42 9f       	mul	r20, r18
     ff6:	c0 01       	movw	r24, r0
     ff8:	43 9f       	mul	r20, r19
     ffa:	90 0d       	add	r25, r0
     ffc:	11 24       	eor	r1, r1
     ffe:	8c 58       	subi	r24, 0x8C	; 140
    1000:	99 4d       	sbci	r25, 0xD9	; 217
    1002:	84 8f       	std	Z+28, r24	; 0x1c
				DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 8) & 0xFF;
    1004:	40 91 bd 20 	lds	r20, 0x20BD	; 0x8020bd <b1_state>
    1008:	42 9f       	mul	r20, r18
    100a:	c0 01       	movw	r24, r0
    100c:	43 9f       	mul	r20, r19
    100e:	90 0d       	add	r25, r0
    1010:	11 24       	eor	r1, r1
    1012:	8c 58       	subi	r24, 0x8C	; 140
    1014:	99 4d       	sbci	r25, 0xD9	; 217
    1016:	95 8f       	std	Z+29, r25	; 0x1d
				//Must enable last for REPCNT won't work!
				DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
    1018:	80 89       	ldd	r24, Z+16	; 0x10
    101a:	80 68       	ori	r24, 0x80	; 128
    101c:	80 8b       	std	Z+16, r24	; 0x10
				b1_state = !b1_state;
    101e:	90 91 bd 20 	lds	r25, 0x20BD	; 0x8020bd <b1_state>
    1022:	81 e0       	ldi	r24, 0x01	; 1
    1024:	91 11       	cpse	r25, r1
    1026:	80 e0       	ldi	r24, 0x00	; 0
    1028:	80 93 bd 20 	sts	0x20BD, r24	; 0x8020bd <b1_state>
			break;
    102c:	24 c0       	rjmp	.+72     	; 0x1076 <__vector_6+0x254>
			case 7:
				DMA.CH0.TRFCNT = PACKET_SIZE;
    102e:	e0 e0       	ldi	r30, 0x00	; 0
    1030:	f1 e0       	ldi	r31, 0x01	; 1
    1032:	2e ee       	ldi	r18, 0xEE	; 238
    1034:	32 e0       	ldi	r19, 0x02	; 2
    1036:	24 8b       	std	Z+20, r18	; 0x14
    1038:	35 8b       	std	Z+21, r19	; 0x15
				DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
    103a:	40 91 bd 20 	lds	r20, 0x20BD	; 0x8020bd <b1_state>
    103e:	42 9f       	mul	r20, r18
    1040:	c0 01       	movw	r24, r0
    1042:	43 9f       	mul	r20, r19
    1044:	90 0d       	add	r25, r0
    1046:	11 24       	eor	r1, r1
    1048:	8c 58       	subi	r24, 0x8C	; 140
    104a:	99 4d       	sbci	r25, 0xD9	; 217
    104c:	84 8f       	std	Z+28, r24	; 0x1c
				DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 8) & 0xFF;
    104e:	40 91 bd 20 	lds	r20, 0x20BD	; 0x8020bd <b1_state>
    1052:	42 9f       	mul	r20, r18
    1054:	c0 01       	movw	r24, r0
    1056:	43 9f       	mul	r20, r19
    1058:	90 0d       	add	r25, r0
    105a:	11 24       	eor	r1, r1
    105c:	8c 58       	subi	r24, 0x8C	; 140
    105e:	99 4d       	sbci	r25, 0xD9	; 217
    1060:	95 8f       	std	Z+29, r25	; 0x1d
				//Must enable last for REPCNT won't work!
				DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
    1062:	80 89       	ldd	r24, Z+16	; 0x10
    1064:	80 68       	ori	r24, 0x80	; 128
    1066:	80 8b       	std	Z+16, r24	; 0x10
				b1_state = !b1_state;
    1068:	90 91 bd 20 	lds	r25, 0x20BD	; 0x8020bd <b1_state>
    106c:	81 e0       	ldi	r24, 0x01	; 1
    106e:	91 11       	cpse	r25, r1
    1070:	80 e0       	ldi	r24, 0x00	; 0
    1072:	80 93 bd 20 	sts	0x20BD, r24	; 0x8020bd <b1_state>
			break;
			default:
			////////////////////////////////////////
			break;
		}
}
    1076:	ff 91       	pop	r31
    1078:	ef 91       	pop	r30
    107a:	bf 91       	pop	r27
    107c:	af 91       	pop	r26
    107e:	9f 91       	pop	r25
    1080:	8f 91       	pop	r24
    1082:	4f 91       	pop	r20
    1084:	3f 91       	pop	r19
    1086:	2f 91       	pop	r18
    1088:	0f 90       	pop	r0
    108a:	0f be       	out	0x3f, r0	; 63
    108c:	0f 90       	pop	r0
    108e:	1f 90       	pop	r1
    1090:	18 95       	reti

00001092 <__vector_7>:

ISR(DMA_CH1_vect){
    1092:	1f 92       	push	r1
    1094:	0f 92       	push	r0
    1096:	0f b6       	in	r0, 0x3f	; 63
    1098:	0f 92       	push	r0
    109a:	11 24       	eor	r1, r1
    109c:	2f 93       	push	r18
    109e:	3f 93       	push	r19
    10a0:	4f 93       	push	r20
    10a2:	8f 93       	push	r24
    10a4:	9f 93       	push	r25
    10a6:	ef 93       	push	r30
    10a8:	ff 93       	push	r31
		DMA.INTFLAGS = 0x02;
    10aa:	82 e0       	ldi	r24, 0x02	; 2
    10ac:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
		switch(global_mode){
    10b0:	80 91 02 20 	lds	r24, 0x2002	; 0x802002 <global_mode>
    10b4:	81 30       	cpi	r24, 0x01	; 1
    10b6:	19 f0       	breq	.+6      	; 0x10be <__vector_7+0x2c>
    10b8:	82 30       	cpi	r24, 0x02	; 2
    10ba:	41 f1       	breq	.+80     	; 0x110c <__vector_7+0x7a>
    10bc:	4d c0       	rjmp	.+154    	; 0x1158 <__vector_7+0xc6>
			case 0:
			////////////////////////////////////////
			break;
			case 1:
				DMA.CH1.TRFCNT = HALFPACKET_SIZE;
    10be:	e0 e0       	ldi	r30, 0x00	; 0
    10c0:	f1 e0       	ldi	r31, 0x01	; 1
    10c2:	87 e7       	ldi	r24, 0x77	; 119
    10c4:	91 e0       	ldi	r25, 0x01	; 1
    10c6:	84 a3       	std	Z+36, r24	; 0x24
    10c8:	95 a3       	std	Z+37, r25	; 0x25
				DMA.CH1.DESTADDR0 = (( (uint16_t) &isoBuf[b2_state * PACKET_SIZE + HALFPACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
    10ca:	40 91 bc 20 	lds	r20, 0x20BC	; 0x8020bc <b2_state>
    10ce:	2e ee       	ldi	r18, 0xEE	; 238
    10d0:	32 e0       	ldi	r19, 0x02	; 2
    10d2:	42 9f       	mul	r20, r18
    10d4:	c0 01       	movw	r24, r0
    10d6:	43 9f       	mul	r20, r19
    10d8:	90 0d       	add	r25, r0
    10da:	11 24       	eor	r1, r1
    10dc:	85 51       	subi	r24, 0x15	; 21
    10de:	98 4d       	sbci	r25, 0xD8	; 216
    10e0:	84 a7       	std	Z+44, r24	; 0x2c
				DMA.CH1.DESTADDR1 = (( (uint16_t) &isoBuf[b2_state * PACKET_SIZE + HALFPACKET_SIZE]) >> 8) & 0xFF;
    10e2:	40 91 bc 20 	lds	r20, 0x20BC	; 0x8020bc <b2_state>
    10e6:	42 9f       	mul	r20, r18
    10e8:	c0 01       	movw	r24, r0
    10ea:	43 9f       	mul	r20, r19
    10ec:	90 0d       	add	r25, r0
    10ee:	11 24       	eor	r1, r1
    10f0:	85 51       	subi	r24, 0x15	; 21
    10f2:	98 4d       	sbci	r25, 0xD8	; 216
    10f4:	95 a7       	std	Z+45, r25	; 0x2d
				//Must enable last for REPCNT won't work!
				DMA.CH1.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
    10f6:	80 a1       	ldd	r24, Z+32	; 0x20
    10f8:	80 68       	ori	r24, 0x80	; 128
    10fa:	80 a3       	std	Z+32, r24	; 0x20
				b2_state = !b2_state;
    10fc:	90 91 bc 20 	lds	r25, 0x20BC	; 0x8020bc <b2_state>
    1100:	81 e0       	ldi	r24, 0x01	; 1
    1102:	91 11       	cpse	r25, r1
    1104:	80 e0       	ldi	r24, 0x00	; 0
    1106:	80 93 bc 20 	sts	0x20BC, r24	; 0x8020bc <b2_state>
			break;
    110a:	26 c0       	rjmp	.+76     	; 0x1158 <__vector_7+0xc6>
			case 2:
				DMA.CH1.TRFCNT = HALFPACKET_SIZE;
    110c:	e0 e0       	ldi	r30, 0x00	; 0
    110e:	f1 e0       	ldi	r31, 0x01	; 1
    1110:	87 e7       	ldi	r24, 0x77	; 119
    1112:	91 e0       	ldi	r25, 0x01	; 1
    1114:	84 a3       	std	Z+36, r24	; 0x24
    1116:	95 a3       	std	Z+37, r25	; 0x25
				DMA.CH1.DESTADDR0 = (( (uint16_t) &isoBuf[b2_state * PACKET_SIZE + HALFPACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
    1118:	40 91 bc 20 	lds	r20, 0x20BC	; 0x8020bc <b2_state>
    111c:	2e ee       	ldi	r18, 0xEE	; 238
    111e:	32 e0       	ldi	r19, 0x02	; 2
    1120:	42 9f       	mul	r20, r18
    1122:	c0 01       	movw	r24, r0
    1124:	43 9f       	mul	r20, r19
    1126:	90 0d       	add	r25, r0
    1128:	11 24       	eor	r1, r1
    112a:	85 51       	subi	r24, 0x15	; 21
    112c:	98 4d       	sbci	r25, 0xD8	; 216
    112e:	84 a7       	std	Z+44, r24	; 0x2c
				DMA.CH1.DESTADDR1 = (( (uint16_t) &isoBuf[b2_state * PACKET_SIZE + HALFPACKET_SIZE]) >> 8) & 0xFF;
    1130:	40 91 bc 20 	lds	r20, 0x20BC	; 0x8020bc <b2_state>
    1134:	42 9f       	mul	r20, r18
    1136:	c0 01       	movw	r24, r0
    1138:	43 9f       	mul	r20, r19
    113a:	90 0d       	add	r25, r0
    113c:	11 24       	eor	r1, r1
    113e:	85 51       	subi	r24, 0x15	; 21
    1140:	98 4d       	sbci	r25, 0xD8	; 216
    1142:	95 a7       	std	Z+45, r25	; 0x2d
				//Must enable last for REPCNT won't work!
				DMA.CH1.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
    1144:	80 a1       	ldd	r24, Z+32	; 0x20
    1146:	80 68       	ori	r24, 0x80	; 128
    1148:	80 a3       	std	Z+32, r24	; 0x20
				b2_state = !b2_state;
    114a:	90 91 bc 20 	lds	r25, 0x20BC	; 0x8020bc <b2_state>
    114e:	81 e0       	ldi	r24, 0x01	; 1
    1150:	91 11       	cpse	r25, r1
    1152:	80 e0       	ldi	r24, 0x00	; 0
    1154:	80 93 bc 20 	sts	0x20BC, r24	; 0x8020bc <b2_state>
			break;
			default:
			////////////////////////////////////////
			break;
		}
}
    1158:	ff 91       	pop	r31
    115a:	ef 91       	pop	r30
    115c:	9f 91       	pop	r25
    115e:	8f 91       	pop	r24
    1160:	4f 91       	pop	r20
    1162:	3f 91       	pop	r19
    1164:	2f 91       	pop	r18
    1166:	0f 90       	pop	r0
    1168:	0f be       	out	0x3f, r0	; 63
    116a:	0f 90       	pop	r0
    116c:	1f 90       	pop	r1
    116e:	18 95       	reti

00001170 <__vector_8>:
ISR(DMA_CH2_vect){
    1170:	1f 92       	push	r1
    1172:	0f 92       	push	r0
    1174:	0f b6       	in	r0, 0x3f	; 63
    1176:	0f 92       	push	r0
    1178:	11 24       	eor	r1, r1
    117a:	2f 93       	push	r18
    117c:	3f 93       	push	r19
    117e:	4f 93       	push	r20
    1180:	8f 93       	push	r24
    1182:	9f 93       	push	r25
    1184:	ef 93       	push	r30
    1186:	ff 93       	push	r31
	DMA.INTFLAGS = 0x04;
    1188:	e0 e0       	ldi	r30, 0x00	; 0
    118a:	f1 e0       	ldi	r31, 0x01	; 1
    118c:	84 e0       	ldi	r24, 0x04	; 4
    118e:	83 83       	std	Z+3, r24	; 0x03
	DMA.CH2.TRFCNT = HALFPACKET_SIZE;		
    1190:	87 e7       	ldi	r24, 0x77	; 119
    1192:	91 e0       	ldi	r25, 0x01	; 1
    1194:	84 ab       	std	Z+52, r24	; 0x34
    1196:	95 ab       	std	Z+53, r25	; 0x35
	DMA.CH2.DESTADDR0 = (( (uint16_t) &isoBuf[b2_state * PACKET_SIZE + HALFPACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
    1198:	40 91 bc 20 	lds	r20, 0x20BC	; 0x8020bc <b2_state>
    119c:	2e ee       	ldi	r18, 0xEE	; 238
    119e:	32 e0       	ldi	r19, 0x02	; 2
    11a0:	42 9f       	mul	r20, r18
    11a2:	c0 01       	movw	r24, r0
    11a4:	43 9f       	mul	r20, r19
    11a6:	90 0d       	add	r25, r0
    11a8:	11 24       	eor	r1, r1
    11aa:	85 51       	subi	r24, 0x15	; 21
    11ac:	98 4d       	sbci	r25, 0xD8	; 216
    11ae:	84 af       	std	Z+60, r24	; 0x3c
	DMA.CH2.DESTADDR1 = (( (uint16_t) &isoBuf[b2_state * PACKET_SIZE + HALFPACKET_SIZE]) >> 8) & 0xFF;	
    11b0:	40 91 bc 20 	lds	r20, 0x20BC	; 0x8020bc <b2_state>
    11b4:	42 9f       	mul	r20, r18
    11b6:	c0 01       	movw	r24, r0
    11b8:	43 9f       	mul	r20, r19
    11ba:	90 0d       	add	r25, r0
    11bc:	11 24       	eor	r1, r1
    11be:	85 51       	subi	r24, 0x15	; 21
    11c0:	98 4d       	sbci	r25, 0xD8	; 216
    11c2:	90 93 3d 01 	sts	0x013D, r25	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
	//Must enable last for REPCNT won't work!
	DMA.CH2.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
    11c6:	80 a9       	ldd	r24, Z+48	; 0x30
    11c8:	80 68       	ori	r24, 0x80	; 128
    11ca:	80 ab       	std	Z+48, r24	; 0x30
	b2_state = !b2_state;
    11cc:	90 91 bc 20 	lds	r25, 0x20BC	; 0x8020bc <b2_state>
    11d0:	81 e0       	ldi	r24, 0x01	; 1
    11d2:	91 11       	cpse	r25, r1
    11d4:	80 e0       	ldi	r24, 0x00	; 0
    11d6:	80 93 bc 20 	sts	0x20BC, r24	; 0x8020bc <b2_state>
}
    11da:	ff 91       	pop	r31
    11dc:	ef 91       	pop	r30
    11de:	9f 91       	pop	r25
    11e0:	8f 91       	pop	r24
    11e2:	4f 91       	pop	r20
    11e4:	3f 91       	pop	r19
    11e6:	2f 91       	pop	r18
    11e8:	0f 90       	pop	r0
    11ea:	0f be       	out	0x3f, r0	; 63
    11ec:	0f 90       	pop	r0
    11ee:	1f 90       	pop	r1
    11f0:	18 95       	reti

000011f2 <__vector_9>:

ISR(DMA_CH3_vect){
    11f2:	1f 92       	push	r1
    11f4:	0f 92       	push	r0
    11f6:	0f b6       	in	r0, 0x3f	; 63
    11f8:	0f 92       	push	r0
    11fa:	11 24       	eor	r1, r1
    11fc:	2f 93       	push	r18
    11fe:	3f 93       	push	r19
    1200:	4f 93       	push	r20
    1202:	8f 93       	push	r24
    1204:	9f 93       	push	r25
    1206:	ef 93       	push	r30
    1208:	ff 93       	push	r31
	DMA.INTFLAGS = 0x08;
    120a:	88 e0       	ldi	r24, 0x08	; 8
    120c:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
	DMA.CH3.TRFCNT = HALFPACKET_SIZE;
    1210:	87 e7       	ldi	r24, 0x77	; 119
    1212:	91 e0       	ldi	r25, 0x01	; 1
    1214:	80 93 44 01 	sts	0x0144, r24	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
    1218:	90 93 45 01 	sts	0x0145, r25	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
	DMA.CH3.DESTADDR0 = (( (uint16_t) &isoBuf[b2_state*PACKET_SIZE+HALFPACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
    121c:	40 91 bc 20 	lds	r20, 0x20BC	; 0x8020bc <b2_state>
    1220:	2e ee       	ldi	r18, 0xEE	; 238
    1222:	32 e0       	ldi	r19, 0x02	; 2
    1224:	42 9f       	mul	r20, r18
    1226:	c0 01       	movw	r24, r0
    1228:	43 9f       	mul	r20, r19
    122a:	90 0d       	add	r25, r0
    122c:	11 24       	eor	r1, r1
    122e:	85 51       	subi	r24, 0x15	; 21
    1230:	98 4d       	sbci	r25, 0xD8	; 216
    1232:	80 93 4c 01 	sts	0x014C, r24	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
	DMA.CH3.DESTADDR1 = (( (uint16_t) &isoBuf[b2_state*PACKET_SIZE+HALFPACKET_SIZE]) >> 8) & 0xFF;
    1236:	40 91 bc 20 	lds	r20, 0x20BC	; 0x8020bc <b2_state>
    123a:	42 9f       	mul	r20, r18
    123c:	c0 01       	movw	r24, r0
    123e:	43 9f       	mul	r20, r19
    1240:	90 0d       	add	r25, r0
    1242:	11 24       	eor	r1, r1
    1244:	85 51       	subi	r24, 0x15	; 21
    1246:	98 4d       	sbci	r25, 0xD8	; 216
    1248:	90 93 4d 01 	sts	0x014D, r25	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
	//Must enable last for REPCNT won't work!
	DMA.CH3.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
    124c:	e0 e4       	ldi	r30, 0x40	; 64
    124e:	f1 e0       	ldi	r31, 0x01	; 1
    1250:	80 81       	ld	r24, Z
    1252:	80 68       	ori	r24, 0x80	; 128
    1254:	80 83       	st	Z, r24
	b2_state = !b2_state;
    1256:	90 91 bc 20 	lds	r25, 0x20BC	; 0x8020bc <b2_state>
    125a:	81 e0       	ldi	r24, 0x01	; 1
    125c:	91 11       	cpse	r25, r1
    125e:	80 e0       	ldi	r24, 0x00	; 0
    1260:	80 93 bc 20 	sts	0x20BC, r24	; 0x8020bc <b2_state>
}
    1264:	ff 91       	pop	r31
    1266:	ef 91       	pop	r30
    1268:	9f 91       	pop	r25
    126a:	8f 91       	pop	r24
    126c:	4f 91       	pop	r20
    126e:	3f 91       	pop	r19
    1270:	2f 91       	pop	r18
    1272:	0f 90       	pop	r0
    1274:	0f be       	out	0x3f, r0	; 63
    1276:	0f 90       	pop	r0
    1278:	1f 90       	pop	r1
    127a:	18 95       	reti

0000127c <tiny_timer_setup>:
#define PSU_PER 2048	
#define jump 6

void tiny_timer_setup(void){
	//Turn everything on!
		PR.PRPC &= 0b11111100; //Enable TCC0, TCC1
    127c:	e0 e7       	ldi	r30, 0x70	; 112
    127e:	f0 e0       	ldi	r31, 0x00	; 0
    1280:	83 81       	ldd	r24, Z+3	; 0x03
    1282:	8c 7f       	andi	r24, 0xFC	; 252
    1284:	83 83       	std	Z+3, r24	; 0x03
		PR.PRPD &= 0b11111100; //Enable TCD0, TCD1
    1286:	84 81       	ldd	r24, Z+4	; 0x04
    1288:	8c 7f       	andi	r24, 0xFC	; 252
    128a:	84 83       	std	Z+4, r24	; 0x04
		PR.PRGEN &= 0b11111101; //Enable EVSYS
    128c:	80 81       	ld	r24, Z
    128e:	8d 7f       	andi	r24, 0xFD	; 253
    1290:	80 83       	st	Z, r24
	
	//Set up EVSYS
		EVSYS.CH2MUX = TCDAC_OVF;
    1292:	e0 e8       	ldi	r30, 0x80	; 128
    1294:	f1 e0       	ldi	r31, 0x01	; 1
    1296:	80 ec       	ldi	r24, 0xC0	; 192
    1298:	82 83       	std	Z+2, r24	; 0x02
		EVSYS.CH2CTRL = 0x00; //No filtering or Quadrature stuff
    129a:	12 86       	std	Z+10, r1	; 0x0a
		
		EVSYS.CH1MUX = TCDAC_AUX_OVF;
    129c:	88 ec       	ldi	r24, 0xC8	; 200
    129e:	81 83       	std	Z+1, r24	; 0x01
		EVSYS.CH1CTRL = 0x00; //No filtering or Quadrature stuff
    12a0:	11 86       	std	Z+9, r1	; 0x09
			
	//Waveform (50Hz sin wave)
		TC_DAC.CTRLA = 0x04; //Some clk setting - not 100% sure since it was SW generated
    12a2:	a0 e0       	ldi	r26, 0x00	; 0
    12a4:	b8 e0       	ldi	r27, 0x08	; 8
    12a6:	34 e0       	ldi	r19, 0x04	; 4
    12a8:	3c 93       	st	X, r19
		TC_DAC.CTRLB = TC_WGMODE_SINGLESLOPE_gc;  //No enable is set
    12aa:	23 e0       	ldi	r18, 0x03	; 3
    12ac:	11 96       	adiw	r26, 0x01	; 1
    12ae:	2c 93       	st	X, r18
    12b0:	11 97       	sbiw	r26, 0x01	; 1
		TC_DAC.CTRLE = TC_BYTEM_NORMAL_gc;
    12b2:	14 96       	adiw	r26, 0x04	; 4
    12b4:	1c 92       	st	X, r1
    12b6:	14 97       	sbiw	r26, 0x04	; 4
		TC_DAC.PER = 469;
    12b8:	85 ed       	ldi	r24, 0xD5	; 213
    12ba:	91 e0       	ldi	r25, 0x01	; 1
    12bc:	96 96       	adiw	r26, 0x26	; 38
    12be:	8d 93       	st	X+, r24
    12c0:	9c 93       	st	X, r25
    12c2:	97 97       	sbiw	r26, 0x27	; 39
		TC_DAC.INTCTRLA = 0x00;
    12c4:	16 96       	adiw	r26, 0x06	; 6
    12c6:	1c 92       	st	X, r1
    12c8:	16 97       	sbiw	r26, 0x06	; 6
	//Aux channel (blank 50Hz)
		TC_AUXDAC.CTRLA = 0x04; //Some clk setting - not 100% sure since it was SW generated
    12ca:	e0 e4       	ldi	r30, 0x40	; 64
    12cc:	f8 e0       	ldi	r31, 0x08	; 8
    12ce:	30 83       	st	Z, r19
		TC_AUXDAC.CTRLB = TC_WGMODE_SINGLESLOPE_gc;  //No enable is set
    12d0:	21 83       	std	Z+1, r18	; 0x01
		TC_AUXDAC.CTRLE = TC_BYTEM_NORMAL_gc;
    12d2:	14 82       	std	Z+4, r1	; 0x04
		TC_AUXDAC.PER = 469;
    12d4:	86 a3       	std	Z+38, r24	; 0x26
    12d6:	97 a3       	std	Z+39, r25	; 0x27
		TC_AUXDAC.INTCTRLA = 0x00;
    12d8:	16 82       	std	Z+6, r1	; 0x06
	
	//PSU 
		PORTD.DIR |= 0b00010000;
    12da:	e0 e6       	ldi	r30, 0x60	; 96
    12dc:	f6 e0       	ldi	r31, 0x06	; 6
    12de:	80 81       	ld	r24, Z
    12e0:	80 61       	ori	r24, 0x10	; 16
    12e2:	80 83       	st	Z, r24
		TC_PSU.CTRLB = 0x10 | TC_WGMODE_SINGLESLOPE_gc;  //CCAEN is set
    12e4:	e0 e4       	ldi	r30, 0x40	; 64
    12e6:	f9 e0       	ldi	r31, 0x09	; 9
    12e8:	83 e1       	ldi	r24, 0x13	; 19
    12ea:	81 83       	std	Z+1, r24	; 0x01
		TC_PSU.CTRLE = TC_BYTEM_NORMAL_gc;
    12ec:	14 82       	std	Z+4, r1	; 0x04
		TC_PSU.INTCTRLA = TC_OVFINTLVL_MED_gc;
    12ee:	82 e0       	ldi	r24, 0x02	; 2
    12f0:	86 83       	std	Z+6, r24	; 0x06
		TC_PSU.PER = PSU_PER;  // Max value of CNT
    12f2:	a6 a3       	std	Z+38, r26	; 0x26
    12f4:	b7 a3       	std	Z+39, r27	; 0x27
		TC_PSU.CCA = 0; //Initial Duty cycle of 0%
    12f6:	10 a6       	std	Z+40, r1	; 0x28
    12f8:	11 a6       	std	Z+41, r1	; 0x29
		TC_PSU.CTRLA = TC_CLKSEL_DIV1_gc;
    12fa:	81 e0       	ldi	r24, 0x01	; 1
    12fc:	80 83       	st	Z, r24
    12fe:	08 95       	ret

00001300 <__vector_83>:
		TCC1.PER = 1800;  // Max value of CNT
		TCC1.CTRLA = TC_CLKSEL_DIV1_gc;
		*/
}

ISR(TC_PSU_OVF){
    1300:	1f 92       	push	r1
    1302:	0f 92       	push	r0
    1304:	0f b6       	in	r0, 0x3f	; 63
    1306:	0f 92       	push	r0
    1308:	11 24       	eor	r1, r1
    130a:	2f 93       	push	r18
    130c:	3f 93       	push	r19
    130e:	4f 93       	push	r20
    1310:	5f 93       	push	r21
    1312:	8f 93       	push	r24
    1314:	9f 93       	push	r25
    1316:	ef 93       	push	r30
    1318:	ff 93       	push	r31
    131a:	cf 93       	push	r28
    131c:	df 93       	push	r29
    131e:	1f 92       	push	r1
    1320:	cd b7       	in	r28, 0x3d	; 61
    1322:	de b7       	in	r29, 0x3e	; 62
	char tempvar;
	char err;
	volatile char nothing;
	TC_PSU.INTFLAGS = 0xff;
    1324:	8f ef       	ldi	r24, 0xFF	; 255
    1326:	80 93 4c 09 	sts	0x094C, r24	; 0x80094c <__TEXT_REGION_LENGTH__+0x70094c>
	if (global_mode == 7){
    132a:	80 91 02 20 	lds	r24, 0x2002	; 0x802002 <global_mode>
    132e:	87 30       	cpi	r24, 0x07	; 7
    1330:	31 f4       	brne	.+12     	; 0x133e <__vector_83+0x3e>
		nothing = ADCA.CH1.RESL;
    1332:	e0 e0       	ldi	r30, 0x00	; 0
    1334:	f2 e0       	ldi	r31, 0x02	; 2
    1336:	84 a5       	ldd	r24, Z+44	; 0x2c
    1338:	89 83       	std	Y+1, r24	; 0x01
		tempvar = ADCA.CH1.RESH;
    133a:	95 a5       	ldd	r25, Z+45	; 0x2d
    133c:	02 c0       	rjmp	.+4      	; 0x1342 <__vector_83+0x42>
	}
	else{
		tempvar = ADCA.CH1.RESL;
    133e:	90 91 2c 02 	lds	r25, 0x022C	; 0x80022c <__TEXT_REGION_LENGTH__+0x70022c>
	}
	//tempvar = (global_mode == 7 ? (char) ADCA.CH1.RESH : (char) ADCA.CH1.RESL);
	//test_byte = tempvar;

	err = (char) (PSU_target - tempvar);
    1342:	80 91 ba 20 	lds	r24, 0x20BA	; 0x8020ba <PSU_target>
    1346:	89 1b       	sub	r24, r25
	if ((err > 1) & ((unsigned short) TC_PSU.CCA < PSU_PER - jump) ){
    1348:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    134c:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
    1350:	91 e0       	ldi	r25, 0x01	; 1
    1352:	82 30       	cpi	r24, 0x02	; 2
    1354:	0c f4       	brge	.+2      	; 0x1358 <__vector_83+0x58>
    1356:	90 e0       	ldi	r25, 0x00	; 0
    1358:	99 23       	and	r25, r25
    135a:	c9 f0       	breq	.+50     	; 0x138e <__vector_83+0x8e>
    135c:	91 e0       	ldi	r25, 0x01	; 1
    135e:	2a 3f       	cpi	r18, 0xFA	; 250
    1360:	37 40       	sbci	r19, 0x07	; 7
    1362:	08 f0       	brcs	.+2      	; 0x1366 <__vector_83+0x66>
    1364:	90 e0       	ldi	r25, 0x00	; 0
    1366:	99 23       	and	r25, r25
    1368:	91 f0       	breq	.+36     	; 0x138e <__vector_83+0x8e>
		TC_PSU.CCABUF = TC_PSU.CCA + ((err > 8) ? jump : 1);
    136a:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    136e:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
    1372:	89 30       	cpi	r24, 0x09	; 9
    1374:	1c f4       	brge	.+6      	; 0x137c <__vector_83+0x7c>
    1376:	81 e0       	ldi	r24, 0x01	; 1
    1378:	90 e0       	ldi	r25, 0x00	; 0
    137a:	02 c0       	rjmp	.+4      	; 0x1380 <__vector_83+0x80>
    137c:	86 e0       	ldi	r24, 0x06	; 6
    137e:	90 e0       	ldi	r25, 0x00	; 0
    1380:	82 0f       	add	r24, r18
    1382:	93 1f       	adc	r25, r19
    1384:	80 93 78 09 	sts	0x0978, r24	; 0x800978 <__TEXT_REGION_LENGTH__+0x700978>
    1388:	90 93 79 09 	sts	0x0979, r25	; 0x800979 <__TEXT_REGION_LENGTH__+0x700979>
    138c:	23 c0       	rjmp	.+70     	; 0x13d4 <__vector_83+0xd4>
	}
	else if ((err < -1) & ((unsigned short) TC_PSU.CCA > jump)){
    138e:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    1392:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
    1396:	91 e0       	ldi	r25, 0x01	; 1
    1398:	8f 3f       	cpi	r24, 0xFF	; 255
    139a:	0c f0       	brlt	.+2      	; 0x139e <__vector_83+0x9e>
    139c:	90 e0       	ldi	r25, 0x00	; 0
    139e:	99 23       	and	r25, r25
    13a0:	c9 f0       	breq	.+50     	; 0x13d4 <__vector_83+0xd4>
    13a2:	91 e0       	ldi	r25, 0x01	; 1
    13a4:	27 30       	cpi	r18, 0x07	; 7
    13a6:	31 05       	cpc	r19, r1
    13a8:	08 f4       	brcc	.+2      	; 0x13ac <__vector_83+0xac>
    13aa:	90 e0       	ldi	r25, 0x00	; 0
    13ac:	99 23       	and	r25, r25
    13ae:	91 f0       	breq	.+36     	; 0x13d4 <__vector_83+0xd4>
		TC_PSU.CCABUF = TC_PSU.CCA - ((err < -8) ? jump : 1);
    13b0:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    13b4:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
    13b8:	88 3f       	cpi	r24, 0xF8	; 248
    13ba:	1c f0       	brlt	.+6      	; 0x13c2 <__vector_83+0xc2>
    13bc:	81 e0       	ldi	r24, 0x01	; 1
    13be:	90 e0       	ldi	r25, 0x00	; 0
    13c0:	02 c0       	rjmp	.+4      	; 0x13c6 <__vector_83+0xc6>
    13c2:	86 e0       	ldi	r24, 0x06	; 6
    13c4:	90 e0       	ldi	r25, 0x00	; 0
    13c6:	a9 01       	movw	r20, r18
    13c8:	48 1b       	sub	r20, r24
    13ca:	59 0b       	sbc	r21, r25
    13cc:	40 93 78 09 	sts	0x0978, r20	; 0x800978 <__TEXT_REGION_LENGTH__+0x700978>
    13d0:	50 93 79 09 	sts	0x0979, r21	; 0x800979 <__TEXT_REGION_LENGTH__+0x700979>
	}
    13d4:	0f 90       	pop	r0
    13d6:	df 91       	pop	r29
    13d8:	cf 91       	pop	r28
    13da:	ff 91       	pop	r31
    13dc:	ef 91       	pop	r30
    13de:	9f 91       	pop	r25
    13e0:	8f 91       	pop	r24
    13e2:	5f 91       	pop	r21
    13e4:	4f 91       	pop	r20
    13e6:	3f 91       	pop	r19
    13e8:	2f 91       	pop	r18
    13ea:	0f 90       	pop	r0
    13ec:	0f be       	out	0x3f, r0	; 63
    13ee:	0f 90       	pop	r0
    13f0:	1f 90       	pop	r1
    13f2:	18 95       	reti

000013f4 <tiny_uart_setup>:
#include "tiny_uart.h"
#include "globals.h"


void tiny_uart_setup(void){
	PR.PRPC &= 0b11101111;
    13f4:	e0 e7       	ldi	r30, 0x70	; 112
    13f6:	f0 e0       	ldi	r31, 0x00	; 0
    13f8:	83 81       	ldd	r24, Z+3	; 0x03
    13fa:	8f 7e       	andi	r24, 0xEF	; 239
    13fc:	83 83       	std	Z+3, r24	; 0x03
	//PR.PRPE &= 0b11111110;  ???
	
	PORTC.DIR |= 0b10101010;
    13fe:	e0 e4       	ldi	r30, 0x40	; 64
    1400:	f6 e0       	ldi	r31, 0x06	; 6
    1402:	80 81       	ld	r24, Z
    1404:	8a 6a       	ori	r24, 0xAA	; 170
    1406:	80 83       	st	Z, r24
	PORTC.OUT = 0xff;
    1408:	8f ef       	ldi	r24, 0xFF	; 255
    140a:	84 83       	std	Z+4, r24	; 0x04
	PORTC.PIN2CTRL = PORT_INVEN_bm | PORT_OPC_PULLUP_gc;
    140c:	88 e5       	ldi	r24, 0x58	; 88
    140e:	82 8b       	std	Z+18, r24	; 0x12
	//PORTC.REMAP = 0x10; //Remap USART to [7:4]
	//#ifndef VERO
//		PORTC.REMAP = 0x20; //Swap MOSI and SCK - for small boards only!!!
	//#endif
	
	USARTC0.CTRLC = USART_CMODE_MSPI_gc | 0b00000100; //LSB received first, UPCHA disabled
    1410:	e0 ea       	ldi	r30, 0xA0	; 160
    1412:	f8 e0       	ldi	r31, 0x08	; 8
    1414:	84 ec       	ldi	r24, 0xC4	; 196
    1416:	85 83       	std	Z+5, r24	; 0x05
	USARTC0.BAUDCTRLA = 3;  	//BSEL = fper/(2fbaud) -1;  24/(2*3) - 1 = 3
    1418:	83 e0       	ldi	r24, 0x03	; 3
    141a:	86 83       	std	Z+6, r24	; 0x06
	USARTC0.BAUDCTRLB = 0x00;//USART_BSCALE0_bm;
    141c:	17 82       	std	Z+7, r1	; 0x07
	USARTC0.CTRLB = USART_RXEN_bm | USART_TXEN_bm;
    141e:	88 e1       	ldi	r24, 0x18	; 24
    1420:	84 83       	std	Z+4, r24	; 0x04
    1422:	08 95       	ret

00001424 <tiny_spi_setup>:
}


void tiny_spi_setup(void){
	//Power Reduction disable
	PR.PRPC &= 0b11110111;
    1424:	e0 e7       	ldi	r30, 0x70	; 112
    1426:	f0 e0       	ldi	r31, 0x00	; 0
    1428:	83 81       	ldd	r24, Z+3	; 0x03
    142a:	87 7f       	andi	r24, 0xF7	; 247
    142c:	83 83       	std	Z+3, r24	; 0x03
	
	//SPI enable
	SPIC.CTRL = SPI_ENABLE_bm;  //Slave mode
    142e:	e0 ec       	ldi	r30, 0xC0	; 192
    1430:	f8 e0       	ldi	r31, 0x08	; 8
    1432:	80 e4       	ldi	r24, 0x40	; 64
    1434:	80 83       	st	Z, r24
	SPIC.INTCTRL = SPI_INTLVL_OFF_gc;
    1436:	11 82       	std	Z+1, r1	; 0x01
	//#ifdef VERO
		PORTC.PIN5CTRL = PORT_INVEN_bm | PORT_OPC_PULLUP_gc;
    1438:	88 e5       	ldi	r24, 0x58	; 88
    143a:	80 93 55 06 	sts	0x0655, r24	; 0x800655 <__TEXT_REGION_LENGTH__+0x700655>
    143e:	08 95       	ret

00001440 <__vector_24>:
	//#endif
		
	return;
}

ISR(SPIC_INT_vect){
    1440:	1f 92       	push	r1
    1442:	0f 92       	push	r0
    1444:	0f b6       	in	r0, 0x3f	; 63
    1446:	0f 92       	push	r0
    1448:	11 24       	eor	r1, r1
	asm("nop");
    144a:	00 00       	nop
}
    144c:	0f 90       	pop	r0
    144e:	0f be       	out	0x3f, r0	; 63
    1450:	0f 90       	pop	r0
    1452:	1f 90       	pop	r1
    1454:	18 95       	reti

00001456 <sysclk_enable_module>:
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1456:	9f b7       	in	r25, 0x3f	; 63
    1458:	f8 94       	cli
    145a:	e8 2f       	mov	r30, r24
    145c:	f0 e0       	ldi	r31, 0x00	; 0
    145e:	e0 59       	subi	r30, 0x90	; 144
    1460:	ff 4f       	sbci	r31, 0xFF	; 255
    1462:	60 95       	com	r22
    1464:	80 81       	ld	r24, Z
    1466:	68 23       	and	r22, r24
    1468:	60 83       	st	Z, r22
    146a:	9f bf       	out	0x3f, r25	; 63
    146c:	08 95       	ret

0000146e <sysclk_enable_usb>:

	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
    146e:	86 30       	cpi	r24, 0x06	; 6
    1470:	11 f0       	breq	.+4      	; 0x1476 <sysclk_enable_usb+0x8>
		prescaler = CLK_USBPSDIV_8_gc;
	}
	else {
		prescaler = 0;
    1472:	60 e0       	ldi	r22, 0x00	; 0
    1474:	01 c0       	rjmp	.+2      	; 0x1478 <sysclk_enable_usb+0xa>
	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
		prescaler = CLK_USBPSDIV_8_gc;
    1476:	68 e1       	ldi	r22, 0x18	; 24

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    1478:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>
	/*
	 * Switch to the system clock selected by the user.
	 */
	switch (CONFIG_USBCLK_SOURCE) {
	case USBCLK_SRC_RCOSC:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
    147c:	81 fd       	sbrc	r24, 1
    147e:	26 c0       	rjmp	.+76     	; 0x14cc <sysclk_enable_usb+0x5e>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    1480:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
    1482:	f8 94       	cli
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    1484:	e0 e5       	ldi	r30, 0x50	; 80
    1486:	f0 e0       	ldi	r31, 0x00	; 0
    1488:	80 81       	ld	r24, Z
    148a:	82 60       	ori	r24, 0x02	; 2
    148c:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    148e:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    1490:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
    1492:	81 ff       	sbrs	r24, 1
    1494:	fd cf       	rjmp	.-6      	; 0x1490 <sysclk_enable_usb+0x22>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    1496:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
    1498:	f8 94       	cli
# if !XMEGA_E
				|| (ref_id == OSC_ID_USBSOF)
#endif
				);

		OSC.DFLLCTRL &= ~(OSC_RC32MCREF_gm);
    149a:	a0 e5       	ldi	r26, 0x50	; 80
    149c:	b0 e0       	ldi	r27, 0x00	; 0
    149e:	16 96       	adiw	r26, 0x06	; 6
    14a0:	8c 91       	ld	r24, X
    14a2:	16 97       	sbiw	r26, 0x06	; 6
    14a4:	89 7f       	andi	r24, 0xF9	; 249
    14a6:	16 96       	adiw	r26, 0x06	; 6
    14a8:	8c 93       	st	X, r24
    14aa:	16 97       	sbiw	r26, 0x06	; 6
		else if (ref_id == OSC_ID_USBSOF) {
			/*
			 * Calibrate 32MRC at 48MHz using USB SOF
			 * 48MHz / 1kHz = 0xBB80
			 */
			DFLLRC32M.COMP1 = 0x80;
    14ac:	e0 e6       	ldi	r30, 0x60	; 96
    14ae:	f0 e0       	ldi	r31, 0x00	; 0
    14b0:	80 e8       	ldi	r24, 0x80	; 128
    14b2:	85 83       	std	Z+5, r24	; 0x05
			DFLLRC32M.COMP2 = 0xBB;
    14b4:	8b eb       	ldi	r24, 0xBB	; 187
    14b6:	86 83       	std	Z+6, r24	; 0x06
			OSC.DFLLCTRL |= OSC_RC32MCREF_USBSOF_gc;
    14b8:	16 96       	adiw	r26, 0x06	; 6
    14ba:	8c 91       	ld	r24, X
    14bc:	16 97       	sbiw	r26, 0x06	; 6
    14be:	84 60       	ori	r24, 0x04	; 4
    14c0:	16 96       	adiw	r26, 0x06	; 6
    14c2:	8c 93       	st	X, r24
			OSC.DFLLCTRL &= ~(OSC_RC32MCREF_bm);
# endif
		}
#endif

		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
    14c4:	80 81       	ld	r24, Z
    14c6:	81 60       	ori	r24, 0x01	; 1
    14c8:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    14ca:	9f bf       	out	0x3f, r25	; 63
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		ccp_write_io((uint8_t *)&CLK.USBCTRL, (prescaler)
    14cc:	63 60       	ori	r22, 0x03	; 3
    14ce:	84 e4       	ldi	r24, 0x44	; 68
    14d0:	90 e0       	ldi	r25, 0x00	; 0
    14d2:	2d d5       	rcall	.+2650   	; 0x1f2e <ccp_write_io>
	default:
		Assert(false);
		break;
	}

	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
    14d4:	60 e4       	ldi	r22, 0x40	; 64
    14d6:	80 e0       	ldi	r24, 0x00	; 0
    14d8:	be cf       	rjmp	.-132    	; 0x1456 <sysclk_enable_module>
    14da:	08 95       	ret

000014dc <udi_vendor_getsetting>:
}

uint8_t udi_vendor_getsetting(void)
{
	return udi_vendor_alternate_setting;
}
    14dc:	80 91 bf 20 	lds	r24, 0x20BF	; 0x8020bf <udi_vendor_alternate_setting>
    14e0:	08 95       	ret

000014e2 <udi_vendor_enable>:
 * \name Internal routines
 */
//@{
bool udi_vendor_enable(void)
{
	udi_vendor_alternate_setting = udc_get_interface_desc()->bAlternateSetting;
    14e2:	40 d1       	rcall	.+640    	; 0x1764 <udc_get_interface_desc>
    14e4:	fc 01       	movw	r30, r24
    14e6:	83 81       	ldd	r24, Z+3	; 0x03
    14e8:	80 93 bf 20 	sts	0x20BF, r24	; 0x8020bf <udi_vendor_alternate_setting>
	if (0 == udi_vendor_alternate_setting) {
    14ec:	81 11       	cpse	r24, r1
    14ee:	02 c0       	rjmp	.+4      	; 0x14f4 <udi_vendor_enable+0x12>
		// Call application callback
		// to notify that interface is enabled
		if (!UDI_VENDOR_ENABLE_EXT()) {
    14f0:	79 c8       	rjmp	.-3854   	; 0x5e4 <main_vendor_enable>
    14f2:	08 95       	ret
			return false;
		}
	}
	return true;
    14f4:	81 e0       	ldi	r24, 0x01	; 1
}
    14f6:	08 95       	ret

000014f8 <udi_vendor_disable>:


void udi_vendor_disable(void)
{
	if (1 == udi_vendor_alternate_setting) {
    14f8:	80 91 bf 20 	lds	r24, 0x20BF	; 0x8020bf <udi_vendor_alternate_setting>
    14fc:	81 30       	cpi	r24, 0x01	; 1
    14fe:	09 f4       	brne	.+2      	; 0x1502 <udi_vendor_disable+0xa>
		UDI_VENDOR_DISABLE_EXT();
    1500:	8d c8       	rjmp	.-3814   	; 0x61c <main_vendor_disable>
    1502:	08 95       	ret

00001504 <udi_vendor_setup>:
}


bool udi_vendor_setup(void)
{
	if (Udd_setup_is_in()) {
    1504:	80 91 64 24 	lds	r24, 0x2464	; 0x802464 <udd_g_ctrlreq>
    1508:	88 23       	and	r24, r24
    150a:	4c f4       	brge	.+18     	; 0x151e <udi_vendor_setup+0x1a>
		if ((Udd_setup_type() == USB_REQ_TYPE_VENDOR)
    150c:	80 76       	andi	r24, 0x60	; 96
    150e:	80 34       	cpi	r24, 0x40	; 64
    1510:	a9 f4       	brne	.+42     	; 0x153c <udi_vendor_setup+0x38>
				&& (udd_g_ctrlreq.req.bRequest == 0)) {
    1512:	80 91 65 24 	lds	r24, 0x2465	; 0x802465 <udd_g_ctrlreq+0x1>
    1516:	81 11       	cpse	r24, r1
    1518:	13 c0       	rjmp	.+38     	; 0x1540 <udi_vendor_setup+0x3c>
			return UDI_VENDOR_SETUP_IN_RECEIVED();
    151a:	85 c8       	rjmp	.-3830   	; 0x626 <main_setup_in_received>
    151c:	08 95       	ret
		}
	}
	if (Udd_setup_is_out()) {
		if ((Udd_setup_type() == USB_REQ_TYPE_VENDOR)
    151e:	80 76       	andi	r24, 0x60	; 96
    1520:	80 34       	cpi	r24, 0x40	; 64
    1522:	81 f4       	brne	.+32     	; 0x1544 <udi_vendor_setup+0x40>
				&& (udd_g_ctrlreq.req.bRequest == 0)
    1524:	80 91 65 24 	lds	r24, 0x2465	; 0x802465 <udd_g_ctrlreq+0x1>
    1528:	81 11       	cpse	r24, r1
    152a:	0e c0       	rjmp	.+28     	; 0x1548 <udi_vendor_setup+0x44>
				&& (0 != udd_g_ctrlreq.req.wLength)) {
    152c:	80 91 6a 24 	lds	r24, 0x246A	; 0x80246a <udd_g_ctrlreq+0x6>
    1530:	90 91 6b 24 	lds	r25, 0x246B	; 0x80246b <udd_g_ctrlreq+0x7>
    1534:	89 2b       	or	r24, r25
    1536:	51 f0       	breq	.+20     	; 0x154c <udi_vendor_setup+0x48>
			return UDI_VENDOR_SETUP_OUT_RECEIVED();
    1538:	74 c8       	rjmp	.-3864   	; 0x622 <main_setup_out_received>
    153a:	08 95       	ret
		}
	}
	return false; // Not supported request
    153c:	80 e0       	ldi	r24, 0x00	; 0
    153e:	08 95       	ret
    1540:	80 e0       	ldi	r24, 0x00	; 0
    1542:	08 95       	ret
    1544:	80 e0       	ldi	r24, 0x00	; 0
    1546:	08 95       	ret
    1548:	80 e0       	ldi	r24, 0x00	; 0
    154a:	08 95       	ret
    154c:	80 e0       	ldi	r24, 0x00	; 0
}
    154e:	08 95       	ret

00001550 <udi_vendor_iso_in_run>:
 *
 * \return \c 1 if function was successfully done, otherwise \c 0.
 */
bool udi_vendor_iso_in_run(uint8_t * buf, iram_size_t buf_size,
		udd_callback_trans_t callback)
{
    1550:	0f 93       	push	r16
    1552:	1f 93       	push	r17
    1554:	9b 01       	movw	r18, r22
	return udd_ep_run(UDI_VENDOR_EP_ISO_IN,
    1556:	8a 01       	movw	r16, r20
    1558:	ac 01       	movw	r20, r24
    155a:	60 e0       	ldi	r22, 0x00	; 0
    155c:	81 e8       	ldi	r24, 0x81	; 129
    155e:	0e 94 0b 14 	call	0x2816	; 0x2816 <udd_ep_run>
			false,
			buf,
			buf_size,
			callback);
}
    1562:	1f 91       	pop	r17
    1564:	0f 91       	pop	r16
    1566:	08 95       	ret

00001568 <udi_vendor_iso_in_run2>:

bool udi_vendor_iso_in_run2(uint8_t * buf, iram_size_t buf_size,
udd_callback_trans_t callback)
{
    1568:	0f 93       	push	r16
    156a:	1f 93       	push	r17
    156c:	9b 01       	movw	r18, r22
	return udd_ep_run(UDI_VENDOR_EP_ISO_IN + 1,
    156e:	8a 01       	movw	r16, r20
    1570:	ac 01       	movw	r20, r24
    1572:	60 e0       	ldi	r22, 0x00	; 0
    1574:	82 e8       	ldi	r24, 0x82	; 130
    1576:	0e 94 0b 14 	call	0x2816	; 0x2816 <udd_ep_run>
	false,
	buf,
	buf_size,
	callback);
}
    157a:	1f 91       	pop	r17
    157c:	0f 91       	pop	r16
    157e:	08 95       	ret

00001580 <udi_vendor_iso_in_run3>:

bool udi_vendor_iso_in_run3(uint8_t * buf, iram_size_t buf_size,
udd_callback_trans_t callback)
{
    1580:	0f 93       	push	r16
    1582:	1f 93       	push	r17
    1584:	9b 01       	movw	r18, r22
	return udd_ep_run(UDI_VENDOR_EP_ISO_IN + 2,
    1586:	8a 01       	movw	r16, r20
    1588:	ac 01       	movw	r20, r24
    158a:	60 e0       	ldi	r22, 0x00	; 0
    158c:	83 e8       	ldi	r24, 0x83	; 131
    158e:	0e 94 0b 14 	call	0x2816	; 0x2816 <udd_ep_run>
	false,
	buf,
	buf_size,
	callback);
}
    1592:	1f 91       	pop	r17
    1594:	0f 91       	pop	r16
    1596:	08 95       	ret

00001598 <udc_next_desc_in_iface>:
/*! \brief Stop the USB Device stack
 */
void udc_stop(void)
{
	udd_disable();
	udc_reset();
    1598:	e0 91 c4 20 	lds	r30, 0x20C4	; 0x8020c4 <udc_ptr_conf>
    159c:	f0 91 c5 20 	lds	r31, 0x20C5	; 0x8020c5 <udc_ptr_conf+0x1>
    15a0:	01 90       	ld	r0, Z+
    15a2:	f0 81       	ld	r31, Z
    15a4:	e0 2d       	mov	r30, r0
    15a6:	22 81       	ldd	r18, Z+2	; 0x02
    15a8:	33 81       	ldd	r19, Z+3	; 0x03
    15aa:	2e 0f       	add	r18, r30
    15ac:	3f 1f       	adc	r19, r31
    15ae:	fc 01       	movw	r30, r24
    15b0:	40 81       	ld	r20, Z
    15b2:	e4 0f       	add	r30, r20
    15b4:	f1 1d       	adc	r31, r1
    15b6:	e2 17       	cp	r30, r18
    15b8:	f3 07       	cpc	r31, r19
    15ba:	b8 f4       	brcc	.+46     	; 0x15ea <udc_next_desc_in_iface+0x52>
    15bc:	81 81       	ldd	r24, Z+1	; 0x01
    15be:	84 30       	cpi	r24, 0x04	; 4
    15c0:	b9 f0       	breq	.+46     	; 0x15f0 <udc_next_desc_in_iface+0x58>
    15c2:	86 13       	cpse	r24, r22
    15c4:	09 c0       	rjmp	.+18     	; 0x15d8 <udc_next_desc_in_iface+0x40>
    15c6:	05 c0       	rjmp	.+10     	; 0x15d2 <udc_next_desc_in_iface+0x3a>
    15c8:	81 81       	ldd	r24, Z+1	; 0x01
    15ca:	84 30       	cpi	r24, 0x04	; 4
    15cc:	a1 f0       	breq	.+40     	; 0x15f6 <udc_next_desc_in_iface+0x5e>
    15ce:	86 13       	cpse	r24, r22
    15d0:	03 c0       	rjmp	.+6      	; 0x15d8 <udc_next_desc_in_iface+0x40>
    15d2:	8e 2f       	mov	r24, r30
    15d4:	9f 2f       	mov	r25, r31
    15d6:	08 95       	ret
    15d8:	80 81       	ld	r24, Z
    15da:	e8 0f       	add	r30, r24
    15dc:	f1 1d       	adc	r31, r1
    15de:	e2 17       	cp	r30, r18
    15e0:	f3 07       	cpc	r31, r19
    15e2:	90 f3       	brcs	.-28     	; 0x15c8 <udc_next_desc_in_iface+0x30>
    15e4:	80 e0       	ldi	r24, 0x00	; 0
    15e6:	90 e0       	ldi	r25, 0x00	; 0
    15e8:	08 95       	ret
    15ea:	80 e0       	ldi	r24, 0x00	; 0
    15ec:	90 e0       	ldi	r25, 0x00	; 0
    15ee:	08 95       	ret
    15f0:	80 e0       	ldi	r24, 0x00	; 0
    15f2:	90 e0       	ldi	r25, 0x00	; 0
    15f4:	08 95       	ret
    15f6:	80 e0       	ldi	r24, 0x00	; 0
    15f8:	90 e0       	ldi	r25, 0x00	; 0
    15fa:	08 95       	ret

000015fc <udc_valid_address>:
    15fc:	80 91 66 24 	lds	r24, 0x2466	; 0x802466 <udd_g_ctrlreq+0x2>
    1600:	8f 77       	andi	r24, 0x7F	; 127
    1602:	0c 94 39 13 	jmp	0x2672	; 0x2672 <udd_set_address>
    1606:	08 95       	ret

00001608 <udc_update_iface_desc>:
    1608:	90 91 c6 20 	lds	r25, 0x20C6	; 0x8020c6 <udc_num_configuration>
    160c:	99 23       	and	r25, r25
    160e:	81 f1       	breq	.+96     	; 0x1670 <udc_update_iface_desc+0x68>
    1610:	e0 91 c4 20 	lds	r30, 0x20C4	; 0x8020c4 <udc_ptr_conf>
    1614:	f0 91 c5 20 	lds	r31, 0x20C5	; 0x8020c5 <udc_ptr_conf+0x1>
    1618:	01 90       	ld	r0, Z+
    161a:	f0 81       	ld	r31, Z
    161c:	e0 2d       	mov	r30, r0
    161e:	94 81       	ldd	r25, Z+4	; 0x04
    1620:	89 17       	cp	r24, r25
    1622:	40 f5       	brcc	.+80     	; 0x1674 <udc_update_iface_desc+0x6c>
    1624:	e0 93 c2 20 	sts	0x20C2, r30	; 0x8020c2 <udc_ptr_iface>
    1628:	f0 93 c3 20 	sts	0x20C3, r31	; 0x8020c3 <udc_ptr_iface+0x1>
    162c:	22 81       	ldd	r18, Z+2	; 0x02
    162e:	33 81       	ldd	r19, Z+3	; 0x03
    1630:	2e 0f       	add	r18, r30
    1632:	3f 1f       	adc	r19, r31
    1634:	e2 17       	cp	r30, r18
    1636:	f3 07       	cpc	r31, r19
    1638:	f8 f4       	brcc	.+62     	; 0x1678 <udc_update_iface_desc+0x70>
    163a:	91 81       	ldd	r25, Z+1	; 0x01
    163c:	94 30       	cpi	r25, 0x04	; 4
    163e:	61 f4       	brne	.+24     	; 0x1658 <udc_update_iface_desc+0x50>
    1640:	92 81       	ldd	r25, Z+2	; 0x02
    1642:	98 13       	cpse	r25, r24
    1644:	09 c0       	rjmp	.+18     	; 0x1658 <udc_update_iface_desc+0x50>
    1646:	93 81       	ldd	r25, Z+3	; 0x03
    1648:	96 13       	cpse	r25, r22
    164a:	06 c0       	rjmp	.+12     	; 0x1658 <udc_update_iface_desc+0x50>
    164c:	e0 93 c2 20 	sts	0x20C2, r30	; 0x8020c2 <udc_ptr_iface>
    1650:	f0 93 c3 20 	sts	0x20C3, r31	; 0x8020c3 <udc_ptr_iface+0x1>
    1654:	81 e0       	ldi	r24, 0x01	; 1
    1656:	08 95       	ret
    1658:	90 81       	ld	r25, Z
    165a:	e9 0f       	add	r30, r25
    165c:	f1 1d       	adc	r31, r1
    165e:	e2 17       	cp	r30, r18
    1660:	f3 07       	cpc	r31, r19
    1662:	58 f3       	brcs	.-42     	; 0x163a <udc_update_iface_desc+0x32>
    1664:	e0 93 c2 20 	sts	0x20C2, r30	; 0x8020c2 <udc_ptr_iface>
    1668:	f0 93 c3 20 	sts	0x20C3, r31	; 0x8020c3 <udc_ptr_iface+0x1>
    166c:	80 e0       	ldi	r24, 0x00	; 0
    166e:	08 95       	ret
    1670:	80 e0       	ldi	r24, 0x00	; 0
    1672:	08 95       	ret
    1674:	80 e0       	ldi	r24, 0x00	; 0
    1676:	08 95       	ret
    1678:	80 e0       	ldi	r24, 0x00	; 0
    167a:	08 95       	ret

0000167c <udc_iface_disable>:
    167c:	ef 92       	push	r14
    167e:	ff 92       	push	r15
    1680:	1f 93       	push	r17
    1682:	cf 93       	push	r28
    1684:	df 93       	push	r29
    1686:	c8 2f       	mov	r28, r24
    1688:	60 e0       	ldi	r22, 0x00	; 0
    168a:	be df       	rcall	.-132    	; 0x1608 <udc_update_iface_desc>
    168c:	18 2f       	mov	r17, r24
    168e:	88 23       	and	r24, r24
    1690:	81 f1       	breq	.+96     	; 0x16f2 <udc_iface_disable+0x76>
    1692:	a0 91 c4 20 	lds	r26, 0x20C4	; 0x8020c4 <udc_ptr_conf>
    1696:	b0 91 c5 20 	lds	r27, 0x20C5	; 0x8020c5 <udc_ptr_conf+0x1>
    169a:	ec 2f       	mov	r30, r28
    169c:	f0 e0       	ldi	r31, 0x00	; 0
    169e:	ee 0f       	add	r30, r30
    16a0:	ff 1f       	adc	r31, r31
    16a2:	12 96       	adiw	r26, 0x02	; 2
    16a4:	8d 91       	ld	r24, X+
    16a6:	9c 91       	ld	r25, X
    16a8:	13 97       	sbiw	r26, 0x03	; 3
    16aa:	e8 0f       	add	r30, r24
    16ac:	f9 1f       	adc	r31, r25
    16ae:	e0 80       	ld	r14, Z
    16b0:	f1 80       	ldd	r15, Z+1	; 0x01
    16b2:	d7 01       	movw	r26, r14
    16b4:	16 96       	adiw	r26, 0x06	; 6
    16b6:	ed 91       	ld	r30, X+
    16b8:	fc 91       	ld	r31, X
    16ba:	17 97       	sbiw	r26, 0x07	; 7
    16bc:	09 95       	icall
    16be:	68 2f       	mov	r22, r24
    16c0:	8c 2f       	mov	r24, r28
    16c2:	a2 df       	rcall	.-188    	; 0x1608 <udc_update_iface_desc>
    16c4:	18 2f       	mov	r17, r24
    16c6:	88 23       	and	r24, r24
    16c8:	a1 f0       	breq	.+40     	; 0x16f2 <udc_iface_disable+0x76>
    16ca:	c0 91 c2 20 	lds	r28, 0x20C2	; 0x8020c2 <udc_ptr_iface>
    16ce:	d0 91 c3 20 	lds	r29, 0x20C3	; 0x8020c3 <udc_ptr_iface+0x1>
    16d2:	65 e0       	ldi	r22, 0x05	; 5
    16d4:	ce 01       	movw	r24, r28
    16d6:	60 df       	rcall	.-320    	; 0x1598 <udc_next_desc_in_iface>
    16d8:	ec 01       	movw	r28, r24
    16da:	89 2b       	or	r24, r25
    16dc:	21 f0       	breq	.+8      	; 0x16e6 <udc_iface_disable+0x6a>
    16de:	8a 81       	ldd	r24, Y+2	; 0x02
    16e0:	0e 94 0e 15 	call	0x2a1c	; 0x2a1c <udd_ep_free>
    16e4:	f6 cf       	rjmp	.-20     	; 0x16d2 <udc_iface_disable+0x56>
    16e6:	d7 01       	movw	r26, r14
    16e8:	12 96       	adiw	r26, 0x02	; 2
    16ea:	ed 91       	ld	r30, X+
    16ec:	fc 91       	ld	r31, X
    16ee:	13 97       	sbiw	r26, 0x03	; 3
    16f0:	09 95       	icall
    16f2:	81 2f       	mov	r24, r17
    16f4:	df 91       	pop	r29
    16f6:	cf 91       	pop	r28
    16f8:	1f 91       	pop	r17
    16fa:	ff 90       	pop	r15
    16fc:	ef 90       	pop	r14
    16fe:	08 95       	ret

00001700 <udc_iface_enable>:
    1700:	1f 93       	push	r17
    1702:	cf 93       	push	r28
    1704:	df 93       	push	r29
    1706:	18 2f       	mov	r17, r24
    1708:	7f df       	rcall	.-258    	; 0x1608 <udc_update_iface_desc>
    170a:	88 23       	and	r24, r24
    170c:	39 f1       	breq	.+78     	; 0x175c <udc_iface_enable+0x5c>
    170e:	c0 91 c2 20 	lds	r28, 0x20C2	; 0x8020c2 <udc_ptr_iface>
    1712:	d0 91 c3 20 	lds	r29, 0x20C3	; 0x8020c3 <udc_ptr_iface+0x1>
    1716:	65 e0       	ldi	r22, 0x05	; 5
    1718:	ce 01       	movw	r24, r28
    171a:	3e df       	rcall	.-388    	; 0x1598 <udc_next_desc_in_iface>
    171c:	ec 01       	movw	r28, r24
    171e:	89 2b       	or	r24, r25
    1720:	41 f0       	breq	.+16     	; 0x1732 <udc_iface_enable+0x32>
    1722:	4c 81       	ldd	r20, Y+4	; 0x04
    1724:	5d 81       	ldd	r21, Y+5	; 0x05
    1726:	6b 81       	ldd	r22, Y+3	; 0x03
    1728:	8a 81       	ldd	r24, Y+2	; 0x02
    172a:	b0 d7       	rcall	.+3936   	; 0x268c <udd_ep_alloc>
    172c:	81 11       	cpse	r24, r1
    172e:	f3 cf       	rjmp	.-26     	; 0x1716 <udc_iface_enable+0x16>
    1730:	15 c0       	rjmp	.+42     	; 0x175c <udc_iface_enable+0x5c>
    1732:	a0 91 c4 20 	lds	r26, 0x20C4	; 0x8020c4 <udc_ptr_conf>
    1736:	b0 91 c5 20 	lds	r27, 0x20C5	; 0x8020c5 <udc_ptr_conf+0x1>
    173a:	e1 2f       	mov	r30, r17
    173c:	f0 e0       	ldi	r31, 0x00	; 0
    173e:	ee 0f       	add	r30, r30
    1740:	ff 1f       	adc	r31, r31
    1742:	12 96       	adiw	r26, 0x02	; 2
    1744:	8d 91       	ld	r24, X+
    1746:	9c 91       	ld	r25, X
    1748:	13 97       	sbiw	r26, 0x03	; 3
    174a:	e8 0f       	add	r30, r24
    174c:	f9 1f       	adc	r31, r25
    174e:	01 90       	ld	r0, Z+
    1750:	f0 81       	ld	r31, Z
    1752:	e0 2d       	mov	r30, r0
    1754:	01 90       	ld	r0, Z+
    1756:	f0 81       	ld	r31, Z
    1758:	e0 2d       	mov	r30, r0
    175a:	09 95       	icall
    175c:	df 91       	pop	r29
    175e:	cf 91       	pop	r28
    1760:	1f 91       	pop	r17
    1762:	08 95       	ret

00001764 <udc_get_interface_desc>:
    1764:	80 91 c2 20 	lds	r24, 0x20C2	; 0x8020c2 <udc_ptr_iface>
    1768:	90 91 c3 20 	lds	r25, 0x20C3	; 0x8020c3 <udc_ptr_iface+0x1>
    176c:	08 95       	ret

0000176e <udc_start>:
    176e:	fc c6       	rjmp	.+3576   	; 0x2568 <udd_enable>
    1770:	08 95       	ret

00001772 <udc_reset>:
    1772:	cf 93       	push	r28
    1774:	80 91 c6 20 	lds	r24, 0x20C6	; 0x8020c6 <udc_num_configuration>
    1778:	88 23       	and	r24, r24
    177a:	c1 f0       	breq	.+48     	; 0x17ac <udc_reset+0x3a>
    177c:	e0 91 c4 20 	lds	r30, 0x20C4	; 0x8020c4 <udc_ptr_conf>
    1780:	f0 91 c5 20 	lds	r31, 0x20C5	; 0x8020c5 <udc_ptr_conf+0x1>
    1784:	01 90       	ld	r0, Z+
    1786:	f0 81       	ld	r31, Z
    1788:	e0 2d       	mov	r30, r0
    178a:	84 81       	ldd	r24, Z+4	; 0x04
    178c:	88 23       	and	r24, r24
    178e:	71 f0       	breq	.+28     	; 0x17ac <udc_reset+0x3a>
    1790:	c0 e0       	ldi	r28, 0x00	; 0
    1792:	8c 2f       	mov	r24, r28
    1794:	73 df       	rcall	.-282    	; 0x167c <udc_iface_disable>
    1796:	cf 5f       	subi	r28, 0xFF	; 255
    1798:	e0 91 c4 20 	lds	r30, 0x20C4	; 0x8020c4 <udc_ptr_conf>
    179c:	f0 91 c5 20 	lds	r31, 0x20C5	; 0x8020c5 <udc_ptr_conf+0x1>
    17a0:	01 90       	ld	r0, Z+
    17a2:	f0 81       	ld	r31, Z
    17a4:	e0 2d       	mov	r30, r0
    17a6:	84 81       	ldd	r24, Z+4	; 0x04
    17a8:	c8 17       	cp	r28, r24
    17aa:	98 f3       	brcs	.-26     	; 0x1792 <udc_reset+0x20>
    17ac:	10 92 c6 20 	sts	0x20C6, r1	; 0x8020c6 <udc_num_configuration>
    17b0:	10 92 ca 20 	sts	0x20CA, r1	; 0x8020ca <udc_device_status>
    17b4:	10 92 cb 20 	sts	0x20CB, r1	; 0x8020cb <udc_device_status+0x1>
    17b8:	cf 91       	pop	r28
    17ba:	08 95       	ret

000017bc <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
    17bc:	cf 93       	push	r28
	uint8_t iface_num;

	if (udc_num_configuration) {
    17be:	80 91 c6 20 	lds	r24, 0x20C6	; 0x8020c6 <udc_num_configuration>
    17c2:	88 23       	and	r24, r24
    17c4:	49 f1       	breq	.+82     	; 0x1818 <udc_sof_notify+0x5c>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    17c6:	a0 91 c4 20 	lds	r26, 0x20C4	; 0x8020c4 <udc_ptr_conf>
    17ca:	b0 91 c5 20 	lds	r27, 0x20C5	; 0x8020c5 <udc_ptr_conf+0x1>
    17ce:	ed 91       	ld	r30, X+
    17d0:	fc 91       	ld	r31, X
    17d2:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    17d4:	84 81       	ldd	r24, Z+4	; 0x04
    17d6:	88 23       	and	r24, r24
    17d8:	f9 f0       	breq	.+62     	; 0x1818 <udc_sof_notify+0x5c>
    17da:	c0 e0       	ldi	r28, 0x00	; 0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
    17dc:	ec 2f       	mov	r30, r28
    17de:	f0 e0       	ldi	r31, 0x00	; 0
    17e0:	ee 0f       	add	r30, r30
    17e2:	ff 1f       	adc	r31, r31
    17e4:	12 96       	adiw	r26, 0x02	; 2
    17e6:	8d 91       	ld	r24, X+
    17e8:	9c 91       	ld	r25, X
    17ea:	13 97       	sbiw	r26, 0x03	; 3
    17ec:	e8 0f       	add	r30, r24
    17ee:	f9 1f       	adc	r31, r25
    17f0:	01 90       	ld	r0, Z+
    17f2:	f0 81       	ld	r31, Z
    17f4:	e0 2d       	mov	r30, r0
    17f6:	00 84       	ldd	r0, Z+8	; 0x08
    17f8:	f1 85       	ldd	r31, Z+9	; 0x09
    17fa:	e0 2d       	mov	r30, r0
    17fc:	30 97       	sbiw	r30, 0x00	; 0
    17fe:	09 f0       	breq	.+2      	; 0x1802 <udc_sof_notify+0x46>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
    1800:	09 95       	icall
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
    1802:	cf 5f       	subi	r28, 0xFF	; 255
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1804:	a0 91 c4 20 	lds	r26, 0x20C4	; 0x8020c4 <udc_ptr_conf>
    1808:	b0 91 c5 20 	lds	r27, 0x20C5	; 0x8020c5 <udc_ptr_conf+0x1>
    180c:	ed 91       	ld	r30, X+
    180e:	fc 91       	ld	r31, X
    1810:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    1812:	84 81       	ldd	r24, Z+4	; 0x04
    1814:	c8 17       	cp	r28, r24
    1816:	10 f3       	brcs	.-60     	; 0x17dc <udc_sof_notify+0x20>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
    1818:	cf 91       	pop	r28
    181a:	08 95       	ret

0000181c <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
    181c:	0f 93       	push	r16
    181e:	1f 93       	push	r17
    1820:	cf 93       	push	r28
    1822:	df 93       	push	r29
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
    1824:	e4 e6       	ldi	r30, 0x64	; 100
    1826:	f4 e2       	ldi	r31, 0x24	; 36
    1828:	12 86       	std	Z+10, r1	; 0x0a
    182a:	13 86       	std	Z+11, r1	; 0x0b
	udd_g_ctrlreq.callback = NULL;
    182c:	14 86       	std	Z+12, r1	; 0x0c
    182e:	15 86       	std	Z+13, r1	; 0x0d
	udd_g_ctrlreq.over_under_run = NULL;
    1830:	16 86       	std	Z+14, r1	; 0x0e
    1832:	17 86       	std	Z+15, r1	; 0x0f

	if (Udd_setup_is_in()) {
    1834:	80 81       	ld	r24, Z
    1836:	88 23       	and	r24, r24
    1838:	3c f4       	brge	.+14     	; 0x1848 <udc_process_setup+0x2c>
		if (udd_g_ctrlreq.req.wLength == 0) {
    183a:	20 91 6a 24 	lds	r18, 0x246A	; 0x80246a <udd_g_ctrlreq+0x6>
    183e:	30 91 6b 24 	lds	r19, 0x246B	; 0x80246b <udd_g_ctrlreq+0x7>
    1842:	23 2b       	or	r18, r19
    1844:	09 f4       	brne	.+2      	; 0x1848 <udc_process_setup+0x2c>
    1846:	67 c3       	rjmp	.+1742   	; 0x1f16 <udc_process_setup+0x6fa>
			return false; // Error from USB host
		}
	}
	
	if (Udd_setup_type() == USB_REQ_TYPE_VENDOR){
    1848:	80 76       	andi	r24, 0x60	; 96
    184a:	80 34       	cpi	r24, 0x40	; 64
    184c:	09 f0       	breq	.+2      	; 0x1850 <udc_process_setup+0x34>
    184e:	05 c1       	rjmp	.+522    	; 0x1a5a <udc_process_setup+0x23e>
	}
	return false;
}

static bool udc_reqvend(void){
	switch (udd_g_ctrlreq.req.bRequest){
    1850:	e0 91 65 24 	lds	r30, 0x2465	; 0x802465 <udd_g_ctrlreq+0x1>
    1854:	8e 2f       	mov	r24, r30
    1856:	90 e0       	ldi	r25, 0x00	; 0
    1858:	fc 01       	movw	r30, r24
    185a:	e0 5a       	subi	r30, 0xA0	; 160
    185c:	f1 09       	sbc	r31, r1
    185e:	e8 30       	cpi	r30, 0x08	; 8
    1860:	f1 05       	cpc	r31, r1
    1862:	08 f0       	brcs	.+2      	; 0x1866 <udc_process_setup+0x4a>
    1864:	f1 c0       	rjmp	.+482    	; 0x1a48 <udc_process_setup+0x22c>
    1866:	ea 5f       	subi	r30, 0xFA	; 250
    1868:	fe 4f       	sbci	r31, 0xFE	; 254
    186a:	0c 94 0f 17 	jmp	0x2e1e	; 0x2e1e <__tablejump2__>
		case 0xa0: //Break!  (Debug command)
			asm("nop");
    186e:	00 00       	nop
    1870:	56 c3       	rjmp	.+1708   	; 0x1f1e <udc_process_setup+0x702>
			return 1;
		case 0xa1: //Receive waveform for signal gen
			TC_DAC.CTRLA = 0x00;
    1872:	e0 e0       	ldi	r30, 0x00	; 0
    1874:	f8 e0       	ldi	r31, 0x08	; 8
    1876:	10 82       	st	Z, r1
			TC_DAC.PERBUF = udd_g_ctrlreq.req.wValue;
    1878:	c4 e6       	ldi	r28, 0x64	; 100
    187a:	d4 e2       	ldi	r29, 0x24	; 36
    187c:	8a 81       	ldd	r24, Y+2	; 0x02
    187e:	9b 81       	ldd	r25, Y+3	; 0x03
    1880:	86 ab       	std	Z+54, r24	; 0x36
    1882:	97 ab       	std	Z+55, r25	; 0x37
			TC_DAC.CTRLA = (unsigned char) udd_g_ctrlreq.req.wIndex & 0x0F;
    1884:	8c 81       	ldd	r24, Y+4	; 0x04
    1886:	8f 70       	andi	r24, 0x0F	; 15
    1888:	80 83       	st	Z, r24
			udd_set_setup_payload(dacBuf_CH1, udd_g_ctrlreq.req.wLength);
    188a:	6e 81       	ldd	r22, Y+6	; 0x06
    188c:	7f 81       	ldd	r23, Y+7	; 0x07
    188e:	84 e6       	ldi	r24, 0x64	; 100
    1890:	92 e2       	ldi	r25, 0x22	; 34
    1892:	f5 d6       	rcall	.+3562   	; 0x267e <udd_set_setup_payload>
			if(dacBuf_len != udd_g_ctrlreq.req.wLength){
    1894:	8e 81       	ldd	r24, Y+6	; 0x06
    1896:	9f 81       	ldd	r25, Y+7	; 0x07
    1898:	20 91 06 20 	lds	r18, 0x2006	; 0x802006 <dacBuf_len>
    189c:	30 91 07 20 	lds	r19, 0x2007	; 0x802007 <dacBuf_len+0x1>
    18a0:	82 17       	cp	r24, r18
    18a2:	93 07       	cpc	r25, r19
    18a4:	09 f4       	brne	.+2      	; 0x18a8 <udc_process_setup+0x8c>
    18a6:	3b c3       	rjmp	.+1654   	; 0x1f1e <udc_process_setup+0x702>
				dacBuf_len = udd_g_ctrlreq.req.wLength;
    18a8:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <dacBuf_len>
    18ac:	90 93 07 20 	sts	0x2007, r25	; 0x802007 <dacBuf_len+0x1>
				switch(global_mode){
    18b0:	e0 91 02 20 	lds	r30, 0x2002	; 0x802002 <global_mode>
    18b4:	8e 2f       	mov	r24, r30
    18b6:	90 e0       	ldi	r25, 0x00	; 0
    18b8:	88 30       	cpi	r24, 0x08	; 8
    18ba:	91 05       	cpc	r25, r1
    18bc:	08 f0       	brcs	.+2      	; 0x18c0 <udc_process_setup+0xa4>
    18be:	c6 c0       	rjmp	.+396    	; 0x1a4c <udc_process_setup+0x230>
    18c0:	fc 01       	movw	r30, r24
    18c2:	e2 5f       	subi	r30, 0xF2	; 242
    18c4:	fe 4f       	sbci	r31, 0xFE	; 254
    18c6:	0c 94 0f 17 	jmp	0x2e1e	; 0x2e1e <__tablejump2__>
					case 0:
					tiny_dma_set_mode_0();
    18ca:	0e 94 c6 03 	call	0x78c	; 0x78c <tiny_dma_set_mode_0>
    18ce:	27 c3       	rjmp	.+1614   	; 0x1f1e <udc_process_setup+0x702>
					break;
					case 1:
					tiny_dma_set_mode_1();
    18d0:	0e 94 26 04 	call	0x84c	; 0x84c <tiny_dma_set_mode_1>
    18d4:	24 c3       	rjmp	.+1608   	; 0x1f1e <udc_process_setup+0x702>
					break;
					case 2:
					tiny_dma_set_mode_2();
    18d6:	32 d8       	rcall	.-3996   	; 0x93c <tiny_dma_set_mode_2>
    18d8:	22 c3       	rjmp	.+1604   	; 0x1f1e <udc_process_setup+0x702>
					break;
					case 3:
					tiny_dma_set_mode_3();
    18da:	a5 d8       	rcall	.-3766   	; 0xa26 <tiny_dma_set_mode_3>
    18dc:	20 c3       	rjmp	.+1600   	; 0x1f1e <udc_process_setup+0x702>
					break;
					case 4:
					tiny_dma_set_mode_4();
    18de:	1f d9       	rcall	.-3522   	; 0xb1e <tiny_dma_set_mode_4>
    18e0:	1e c3       	rjmp	.+1596   	; 0x1f1e <udc_process_setup+0x702>
					break;
					case 5:
					tiny_dma_set_mode_5();
    18e2:	93 d9       	rcall	.-3290   	; 0xc0a <tiny_dma_set_mode_5>
    18e4:	1c c3       	rjmp	.+1592   	; 0x1f1e <udc_process_setup+0x702>
					break;
					case 6:
					tiny_dma_set_mode_6();
    18e6:	d9 d9       	rcall	.-3150   	; 0xc9a <tiny_dma_set_mode_6>
    18e8:	1a c3       	rjmp	.+1588   	; 0x1f1e <udc_process_setup+0x702>
					break;
					case 7:
					tiny_dma_set_mode_7();
    18ea:	39 da       	rcall	.-2958   	; 0xd5e <tiny_dma_set_mode_7>
    18ec:	18 c3       	rjmp	.+1584   	; 0x1f1e <udc_process_setup+0x702>
					break;
				}
			}
			return 1;
		case 0xa2: //CH2 waveform
			TC_AUXDAC.CTRLA = 0x00;
    18ee:	e0 e4       	ldi	r30, 0x40	; 64
    18f0:	f8 e0       	ldi	r31, 0x08	; 8
    18f2:	10 82       	st	Z, r1
			TC_AUXDAC.PERBUF = udd_g_ctrlreq.req.wValue;
    18f4:	c4 e6       	ldi	r28, 0x64	; 100
    18f6:	d4 e2       	ldi	r29, 0x24	; 36
    18f8:	8a 81       	ldd	r24, Y+2	; 0x02
    18fa:	9b 81       	ldd	r25, Y+3	; 0x03
    18fc:	86 ab       	std	Z+54, r24	; 0x36
    18fe:	97 ab       	std	Z+55, r25	; 0x37
			TC_AUXDAC.CTRLA = (unsigned char) udd_g_ctrlreq.req.wIndex & 0x0F;
    1900:	8c 81       	ldd	r24, Y+4	; 0x04
    1902:	8f 70       	andi	r24, 0x0F	; 15
    1904:	80 83       	st	Z, r24
			udd_set_setup_payload(dacBuf_CH2, udd_g_ctrlreq.req.wLength);
    1906:	6e 81       	ldd	r22, Y+6	; 0x06
    1908:	7f 81       	ldd	r23, Y+7	; 0x07
    190a:	84 e7       	ldi	r24, 0x74	; 116
    190c:	94 e2       	ldi	r25, 0x24	; 36
    190e:	b7 d6       	rcall	.+3438   	; 0x267e <udd_set_setup_payload>
			if(auxDacBufLen != udd_g_ctrlreq.req.wLength){
    1910:	8e 81       	ldd	r24, Y+6	; 0x06
    1912:	9f 81       	ldd	r25, Y+7	; 0x07
    1914:	20 91 04 20 	lds	r18, 0x2004	; 0x802004 <auxDacBufLen>
    1918:	30 91 05 20 	lds	r19, 0x2005	; 0x802005 <auxDacBufLen+0x1>
    191c:	82 17       	cp	r24, r18
    191e:	93 07       	cpc	r25, r19
    1920:	09 f4       	brne	.+2      	; 0x1924 <udc_process_setup+0x108>
    1922:	fd c2       	rjmp	.+1530   	; 0x1f1e <udc_process_setup+0x702>
				auxDacBufLen = udd_g_ctrlreq.req.wLength;
    1924:	80 93 04 20 	sts	0x2004, r24	; 0x802004 <auxDacBufLen>
    1928:	90 93 05 20 	sts	0x2005, r25	; 0x802005 <auxDacBufLen+0x1>
				switch(global_mode){
    192c:	e0 91 02 20 	lds	r30, 0x2002	; 0x802002 <global_mode>
    1930:	8e 2f       	mov	r24, r30
    1932:	90 e0       	ldi	r25, 0x00	; 0
    1934:	88 30       	cpi	r24, 0x08	; 8
    1936:	91 05       	cpc	r25, r1
    1938:	08 f0       	brcs	.+2      	; 0x193c <udc_process_setup+0x120>
    193a:	8a c0       	rjmp	.+276    	; 0x1a50 <udc_process_setup+0x234>
    193c:	fc 01       	movw	r30, r24
    193e:	ea 5e       	subi	r30, 0xEA	; 234
    1940:	fe 4f       	sbci	r31, 0xFE	; 254
    1942:	0c 94 0f 17 	jmp	0x2e1e	; 0x2e1e <__tablejump2__>
					case 0:
					tiny_dma_set_mode_0();
    1946:	0e 94 c6 03 	call	0x78c	; 0x78c <tiny_dma_set_mode_0>
    194a:	e9 c2       	rjmp	.+1490   	; 0x1f1e <udc_process_setup+0x702>
					break;
					case 1:
					tiny_dma_set_mode_1();
    194c:	0e 94 26 04 	call	0x84c	; 0x84c <tiny_dma_set_mode_1>
    1950:	e6 c2       	rjmp	.+1484   	; 0x1f1e <udc_process_setup+0x702>
					break;
					case 2:
					tiny_dma_set_mode_2();
    1952:	0e 94 9e 04 	call	0x93c	; 0x93c <tiny_dma_set_mode_2>
    1956:	e3 c2       	rjmp	.+1478   	; 0x1f1e <udc_process_setup+0x702>
					break;
					case 3:
					tiny_dma_set_mode_3();
    1958:	66 d8       	rcall	.-3892   	; 0xa26 <tiny_dma_set_mode_3>
    195a:	e1 c2       	rjmp	.+1474   	; 0x1f1e <udc_process_setup+0x702>
					break;
					case 4:
					tiny_dma_set_mode_4();
    195c:	e0 d8       	rcall	.-3648   	; 0xb1e <tiny_dma_set_mode_4>
    195e:	df c2       	rjmp	.+1470   	; 0x1f1e <udc_process_setup+0x702>
					break;
					case 5:
					tiny_dma_set_mode_5();
    1960:	54 d9       	rcall	.-3416   	; 0xc0a <tiny_dma_set_mode_5>
    1962:	dd c2       	rjmp	.+1466   	; 0x1f1e <udc_process_setup+0x702>
					break;
					case 6:
					tiny_dma_set_mode_6();
    1964:	9a d9       	rcall	.-3276   	; 0xc9a <tiny_dma_set_mode_6>
    1966:	db c2       	rjmp	.+1462   	; 0x1f1e <udc_process_setup+0x702>
					break;
					case 7:
					tiny_dma_set_mode_7();
    1968:	fa d9       	rcall	.-3084   	; 0xd5e <tiny_dma_set_mode_7>
    196a:	d9 c2       	rjmp	.+1458   	; 0x1f1e <udc_process_setup+0x702>
					break;
				}
			}
			return 1;
		case 0xa3: //PSU voltage control
			TC_PSU.CCA = 0;
    196c:	10 92 68 09 	sts	0x0968, r1	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    1970:	10 92 69 09 	sts	0x0969, r1	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
			PSU_target = udd_g_ctrlreq.req.wValue;
    1974:	80 91 66 24 	lds	r24, 0x2466	; 0x802466 <udd_g_ctrlreq+0x2>
    1978:	80 93 ba 20 	sts	0x20BA, r24	; 0x8020ba <PSU_target>
    197c:	d0 c2       	rjmp	.+1440   	; 0x1f1e <udc_process_setup+0x702>
			return 1;
		case 0xa4: //Triple mode
			PORTB.OUT = udd_g_ctrlreq.req.wValue;
    197e:	80 91 66 24 	lds	r24, 0x2466	; 0x802466 <udd_g_ctrlreq+0x2>
    1982:	80 93 24 06 	sts	0x0624, r24	; 0x800624 <__TEXT_REGION_LENGTH__+0x700624>
    1986:	cb c2       	rjmp	.+1430   	; 0x1f1e <udc_process_setup+0x702>
			return 1;			
		case 0xa5: //Control Gain and Scope modes
			switch(udd_g_ctrlreq.req.wValue){
    1988:	e0 91 66 24 	lds	r30, 0x2466	; 0x802466 <udd_g_ctrlreq+0x2>
    198c:	f0 91 67 24 	lds	r31, 0x2467	; 0x802467 <udd_g_ctrlreq+0x3>
    1990:	e8 30       	cpi	r30, 0x08	; 8
    1992:	f1 05       	cpc	r31, r1
    1994:	08 f0       	brcs	.+2      	; 0x1998 <udc_process_setup+0x17c>
    1996:	5e c0       	rjmp	.+188    	; 0x1a54 <udc_process_setup+0x238>
    1998:	e2 5e       	subi	r30, 0xE2	; 226
    199a:	fe 4f       	sbci	r31, 0xFE	; 254
    199c:	0c 94 0f 17 	jmp	0x2e1e	; 0x2e1e <__tablejump2__>
				case 0:  //Mode 0
					tiny_adc_setup(0, 0);
    19a0:	60 e0       	ldi	r22, 0x00	; 0
    19a2:	80 e0       	ldi	r24, 0x00	; 0
    19a4:	0e 94 47 03 	call	0x68e	; 0x68e <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    19a8:	80 91 68 24 	lds	r24, 0x2468	; 0x802468 <udd_g_ctrlreq+0x4>
    19ac:	0e 94 15 03 	call	0x62a	; 0x62a <tiny_adc_ch0setup>
					tiny_dma_set_mode_0();
    19b0:	0e 94 c6 03 	call	0x78c	; 0x78c <tiny_dma_set_mode_0>
    19b4:	b4 c2       	rjmp	.+1384   	; 0x1f1e <udc_process_setup+0x702>
					break;
				case 1:  //Mode 1
					tiny_adc_setup(0, 0);
    19b6:	60 e0       	ldi	r22, 0x00	; 0
    19b8:	80 e0       	ldi	r24, 0x00	; 0
    19ba:	0e 94 47 03 	call	0x68e	; 0x68e <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    19be:	80 91 68 24 	lds	r24, 0x2468	; 0x802468 <udd_g_ctrlreq+0x4>
    19c2:	0e 94 15 03 	call	0x62a	; 0x62a <tiny_adc_ch0setup>
					tiny_dma_set_mode_1();
    19c6:	0e 94 26 04 	call	0x84c	; 0x84c <tiny_dma_set_mode_1>
    19ca:	a9 c2       	rjmp	.+1362   	; 0x1f1e <udc_process_setup+0x702>
					break;
				case 2:  //Mode 2
					tiny_adc_setup(1, 1);
    19cc:	61 e0       	ldi	r22, 0x01	; 1
    19ce:	81 e0       	ldi	r24, 0x01	; 1
    19d0:	0e 94 47 03 	call	0x68e	; 0x68e <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    19d4:	c4 e6       	ldi	r28, 0x64	; 100
    19d6:	d4 e2       	ldi	r29, 0x24	; 36
    19d8:	8c 81       	ldd	r24, Y+4	; 0x04
    19da:	0e 94 15 03 	call	0x62a	; 0x62a <tiny_adc_ch0setup>
					tiny_adc_ch1setup(udd_g_ctrlreq.req.wIndex>>8);
    19de:	8d 81       	ldd	r24, Y+5	; 0x05
    19e0:	0e 94 2a 03 	call	0x654	; 0x654 <tiny_adc_ch1setup>
					tiny_dma_set_mode_2();
    19e4:	0e 94 9e 04 	call	0x93c	; 0x93c <tiny_dma_set_mode_2>
    19e8:	9a c2       	rjmp	.+1332   	; 0x1f1e <udc_process_setup+0x702>
					break;
				case 3:  //Mode 3
					tiny_dma_set_mode_3();
    19ea:	1d d8       	rcall	.-4038   	; 0xa26 <tiny_dma_set_mode_3>
    19ec:	98 c2       	rjmp	.+1328   	; 0x1f1e <udc_process_setup+0x702>
					break;
				case 4:  //Mode 4
					tiny_dma_set_mode_4();
    19ee:	97 d8       	rcall	.-3794   	; 0xb1e <tiny_dma_set_mode_4>
    19f0:	96 c2       	rjmp	.+1324   	; 0x1f1e <udc_process_setup+0x702>
					break;
				case 5:  //Mode 5
					tiny_adc_setup(0, 0);
    19f2:	60 e0       	ldi	r22, 0x00	; 0
    19f4:	80 e0       	ldi	r24, 0x00	; 0
    19f6:	0e 94 47 03 	call	0x68e	; 0x68e <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    19fa:	80 91 68 24 	lds	r24, 0x2468	; 0x802468 <udd_g_ctrlreq+0x4>
    19fe:	0e 94 15 03 	call	0x62a	; 0x62a <tiny_adc_ch0setup>
					tiny_dma_set_mode_5();
    1a02:	03 d9       	rcall	.-3578   	; 0xc0a <tiny_dma_set_mode_5>
    1a04:	8c c2       	rjmp	.+1304   	; 0x1f1e <udc_process_setup+0x702>
					break;
				case 6:  //Mode 6
					tiny_adc_setup(0, 1);
    1a06:	61 e0       	ldi	r22, 0x01	; 1
    1a08:	80 e0       	ldi	r24, 0x00	; 0
    1a0a:	0e 94 47 03 	call	0x68e	; 0x68e <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    1a0e:	80 91 68 24 	lds	r24, 0x2468	; 0x802468 <udd_g_ctrlreq+0x4>
    1a12:	0e 94 15 03 	call	0x62a	; 0x62a <tiny_adc_ch0setup>
					tiny_dma_set_mode_6();
    1a16:	41 d9       	rcall	.-3454   	; 0xc9a <tiny_dma_set_mode_6>
    1a18:	82 c2       	rjmp	.+1284   	; 0x1f1e <udc_process_setup+0x702>
					break;		
				case 7:  //Mode 7
					tiny_adc_setup(0, 2);
    1a1a:	62 e0       	ldi	r22, 0x02	; 2
    1a1c:	80 e0       	ldi	r24, 0x00	; 0
    1a1e:	0e 94 47 03 	call	0x68e	; 0x68e <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex | 0x80);
    1a22:	80 91 68 24 	lds	r24, 0x2468	; 0x802468 <udd_g_ctrlreq+0x4>
    1a26:	80 68       	ori	r24, 0x80	; 128
    1a28:	0e 94 15 03 	call	0x62a	; 0x62a <tiny_adc_ch0setup>
					tiny_dma_set_mode_7();
    1a2c:	98 d9       	rcall	.-3280   	; 0xd5e <tiny_dma_set_mode_7>
    1a2e:	77 c2       	rjmp	.+1262   	; 0x1f1e <udc_process_setup+0x702>
				default:
					return 0;
			}
			return 1;
		case 0xa6:  //Digital out???
			PORTE.OUT = udd_g_ctrlreq.req.wValue;
    1a30:	80 91 66 24 	lds	r24, 0x2466	; 0x802466 <udd_g_ctrlreq+0x2>
    1a34:	80 93 84 06 	sts	0x0684, r24	; 0x800684 <__TEXT_REGION_LENGTH__+0x700684>
    1a38:	72 c2       	rjmp	.+1252   	; 0x1f1e <udc_process_setup+0x702>
		case 0xa7:  //Soft Reset
		
		//Code here from SprinterSB
		//http://www.avrfreaks.net/comment/872674
		//I don't understand it, but it seems to do the job
			    __asm volatile ("cli"                 "\n\t"
    1a3a:	e9 e7       	ldi	r30, 0x79	; 121
    1a3c:	f0 e0       	ldi	r31, 0x00	; 0
    1a3e:	91 e0       	ldi	r25, 0x01	; 1
    1a40:	88 ed       	ldi	r24, 0xD8	; 216
    1a42:	f8 94       	cli
    1a44:	84 bf       	out	0x34, r24	; 52
    1a46:	90 83       	st	Z, r25
			    [swrst] "r" ((uint8_t) RST_SWRST_bm),
			    [rst]   "e" (&RST.CTRL)
			    : "memory");
			    __builtin_unreachable();
		default:
			return 0;
    1a48:	80 e0       	ldi	r24, 0x00	; 0
    1a4a:	05 c0       	rjmp	.+10     	; 0x1a56 <udc_process_setup+0x23a>
					case 7:
					tiny_dma_set_mode_7();
					break;
				}
			}
			return 1;
    1a4c:	81 e0       	ldi	r24, 0x01	; 1
    1a4e:	03 c0       	rjmp	.+6      	; 0x1a56 <udc_process_setup+0x23a>
					case 7:
					tiny_dma_set_mode_7();
					break;
				}
			}
			return 1;
    1a50:	81 e0       	ldi	r24, 0x01	; 1
    1a52:	01 c0       	rjmp	.+2      	; 0x1a56 <udc_process_setup+0x23a>
					tiny_adc_setup(0, 2);
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex | 0x80);
					tiny_dma_set_mode_7();
					break;
				default:
					return 0;
    1a54:	80 e0       	ldi	r24, 0x00	; 0
			return false; // Error from USB host
		}
	}
	
	if (Udd_setup_type() == USB_REQ_TYPE_VENDOR){
		if (udc_reqvend()) {
    1a56:	81 11       	cpse	r24, r1
    1a58:	65 c2       	rjmp	.+1226   	; 0x1f24 <udc_process_setup+0x708>
			return true;
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
    1a5a:	80 91 64 24 	lds	r24, 0x2464	; 0x802464 <udd_g_ctrlreq>
    1a5e:	98 2f       	mov	r25, r24
    1a60:	90 76       	andi	r25, 0x60	; 96
    1a62:	09 f0       	breq	.+2      	; 0x1a66 <udc_process_setup+0x24a>
    1a64:	e1 c1       	rjmp	.+962    	; 0x1e28 <udc_process_setup+0x60c>
 *
 * \return true if the request is supported
 */
static bool udc_reqstd(void)
{
	if (Udd_setup_is_in()) {
    1a66:	88 23       	and	r24, r24
    1a68:	0c f0       	brlt	.+2      	; 0x1a6c <udc_process_setup+0x250>
    1a6a:	05 c1       	rjmp	.+522    	; 0x1c76 <udc_process_setup+0x45a>
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
    1a6c:	20 91 6a 24 	lds	r18, 0x246A	; 0x80246a <udd_g_ctrlreq+0x6>
    1a70:	30 91 6b 24 	lds	r19, 0x246B	; 0x80246b <udd_g_ctrlreq+0x7>
    1a74:	21 15       	cp	r18, r1
    1a76:	31 05       	cpc	r19, r1
    1a78:	09 f4       	brne	.+2      	; 0x1a7c <udc_process_setup+0x260>
    1a7a:	d6 c1       	rjmp	.+940    	; 0x1e28 <udc_process_setup+0x60c>
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    1a7c:	8f 71       	andi	r24, 0x1F	; 31
    1a7e:	09 f0       	breq	.+2      	; 0x1a82 <udc_process_setup+0x266>
    1a80:	a3 c0       	rjmp	.+326    	; 0x1bc8 <udc_process_setup+0x3ac>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    1a82:	90 91 65 24 	lds	r25, 0x2465	; 0x802465 <udd_g_ctrlreq+0x1>
    1a86:	96 30       	cpi	r25, 0x06	; 6
    1a88:	79 f0       	breq	.+30     	; 0x1aa8 <udc_process_setup+0x28c>
    1a8a:	98 30       	cpi	r25, 0x08	; 8
    1a8c:	09 f4       	brne	.+2      	; 0x1a90 <udc_process_setup+0x274>
    1a8e:	92 c0       	rjmp	.+292    	; 0x1bb4 <udc_process_setup+0x398>
    1a90:	91 11       	cpse	r25, r1
    1a92:	9a c0       	rjmp	.+308    	; 0x1bc8 <udc_process_setup+0x3ac>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
    1a94:	22 30       	cpi	r18, 0x02	; 2
    1a96:	31 05       	cpc	r19, r1
    1a98:	09 f0       	breq	.+2      	; 0x1a9c <udc_process_setup+0x280>
    1a9a:	c6 c1       	rjmp	.+908    	; 0x1e28 <udc_process_setup+0x60c>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
    1a9c:	62 e0       	ldi	r22, 0x02	; 2
    1a9e:	70 e0       	ldi	r23, 0x00	; 0
    1aa0:	8a ec       	ldi	r24, 0xCA	; 202
    1aa2:	90 e2       	ldi	r25, 0x20	; 32
    1aa4:	ec d5       	rcall	.+3032   	; 0x267e <udd_set_setup_payload>
    1aa6:	3d c2       	rjmp	.+1146   	; 0x1f22 <udc_process_setup+0x706>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
    1aa8:	80 91 66 24 	lds	r24, 0x2466	; 0x802466 <udd_g_ctrlreq+0x2>
    1aac:	90 91 67 24 	lds	r25, 0x2467	; 0x802467 <udd_g_ctrlreq+0x3>

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
    1ab0:	29 2f       	mov	r18, r25
    1ab2:	33 27       	eor	r19, r19
    1ab4:	22 30       	cpi	r18, 0x02	; 2
    1ab6:	31 05       	cpc	r19, r1
    1ab8:	a9 f0       	breq	.+42     	; 0x1ae4 <udc_process_setup+0x2c8>
    1aba:	24 f4       	brge	.+8      	; 0x1ac4 <udc_process_setup+0x2a8>
    1abc:	21 30       	cpi	r18, 0x01	; 1
    1abe:	31 05       	cpc	r19, r1
    1ac0:	41 f0       	breq	.+16     	; 0x1ad2 <udc_process_setup+0x2b6>
    1ac2:	a9 c1       	rjmp	.+850    	; 0x1e16 <udc_process_setup+0x5fa>
    1ac4:	23 30       	cpi	r18, 0x03	; 3
    1ac6:	31 05       	cpc	r19, r1
    1ac8:	d9 f1       	breq	.+118    	; 0x1b40 <udc_process_setup+0x324>
    1aca:	2f 30       	cpi	r18, 0x0F	; 15
    1acc:	31 05       	cpc	r19, r1
    1ace:	51 f1       	breq	.+84     	; 0x1b24 <udc_process_setup+0x308>
    1ad0:	a2 c1       	rjmp	.+836    	; 0x1e16 <udc_process_setup+0x5fa>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
    1ad2:	80 91 12 20 	lds	r24, 0x2012	; 0x802012 <udc_config>
    1ad6:	90 91 13 20 	lds	r25, 0x2013	; 0x802013 <udc_config+0x1>
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
    1ada:	dc 01       	movw	r26, r24
    1adc:	6c 91       	ld	r22, X
    1ade:	70 e0       	ldi	r23, 0x00	; 0
    1ae0:	ce d5       	rcall	.+2972   	; 0x267e <udd_set_setup_payload>
    1ae2:	59 c0       	rjmp	.+178    	; 0x1b96 <udc_process_setup+0x37a>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
    1ae4:	e0 91 12 20 	lds	r30, 0x2012	; 0x802012 <udc_config>
    1ae8:	f0 91 13 20 	lds	r31, 0x2013	; 0x802013 <udc_config+0x1>
    1aec:	21 89       	ldd	r18, Z+17	; 0x11
    1aee:	82 17       	cp	r24, r18
    1af0:	08 f0       	brcs	.+2      	; 0x1af4 <udc_process_setup+0x2d8>
    1af2:	9a c1       	rjmp	.+820    	; 0x1e28 <udc_process_setup+0x60c>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
    1af4:	99 27       	eor	r25, r25
    1af6:	88 0f       	add	r24, r24
    1af8:	99 1f       	adc	r25, r25
    1afa:	88 0f       	add	r24, r24
    1afc:	99 1f       	adc	r25, r25
    1afe:	e0 91 14 20 	lds	r30, 0x2014	; 0x802014 <udc_config+0x2>
    1b02:	f0 91 15 20 	lds	r31, 0x2015	; 0x802015 <udc_config+0x3>
    1b06:	e8 0f       	add	r30, r24
    1b08:	f9 1f       	adc	r31, r25
    1b0a:	80 81       	ld	r24, Z
    1b0c:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
    1b0e:	fc 01       	movw	r30, r24
    1b10:	62 81       	ldd	r22, Z+2	; 0x02
    1b12:	73 81       	ldd	r23, Z+3	; 0x03
    1b14:	b4 d5       	rcall	.+2920   	; 0x267e <udd_set_setup_payload>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
    1b16:	e0 91 6c 24 	lds	r30, 0x246C	; 0x80246c <udd_g_ctrlreq+0x8>
    1b1a:	f0 91 6d 24 	lds	r31, 0x246D	; 0x80246d <udd_g_ctrlreq+0x9>
    1b1e:	82 e0       	ldi	r24, 0x02	; 2
    1b20:	81 83       	std	Z+1, r24	; 0x01
    1b22:	39 c0       	rjmp	.+114    	; 0x1b96 <udc_process_setup+0x37a>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
    1b24:	80 91 16 20 	lds	r24, 0x2016	; 0x802016 <udc_config+0x4>
    1b28:	90 91 17 20 	lds	r25, 0x2017	; 0x802017 <udc_config+0x5>
    1b2c:	00 97       	sbiw	r24, 0x00	; 0
    1b2e:	09 f4       	brne	.+2      	; 0x1b32 <udc_process_setup+0x316>
    1b30:	7b c1       	rjmp	.+758    	; 0x1e28 <udc_process_setup+0x60c>
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
    1b32:	dc 01       	movw	r26, r24
    1b34:	12 96       	adiw	r26, 0x02	; 2
    1b36:	6d 91       	ld	r22, X+
    1b38:	7c 91       	ld	r23, X
    1b3a:	13 97       	sbiw	r26, 0x03	; 3
    1b3c:	a0 d5       	rcall	.+2880   	; 0x267e <udd_set_setup_payload>
    1b3e:	2b c0       	rjmp	.+86     	; 0x1b96 <udc_process_setup+0x37a>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
    1b40:	99 27       	eor	r25, r25
    1b42:	81 30       	cpi	r24, 0x01	; 1
    1b44:	91 05       	cpc	r25, r1
    1b46:	71 f0       	breq	.+28     	; 0x1b64 <udc_process_setup+0x348>
    1b48:	38 f0       	brcs	.+14     	; 0x1b58 <udc_process_setup+0x33c>
    1b4a:	02 97       	sbiw	r24, 0x02	; 2
    1b4c:	09 f0       	breq	.+2      	; 0x1b50 <udc_process_setup+0x334>
    1b4e:	6c c1       	rjmp	.+728    	; 0x1e28 <udc_process_setup+0x60c>
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
		str = udc_string_product_name;
    1b50:	8e e8       	ldi	r24, 0x8E	; 142
    1b52:	90 e2       	ldi	r25, 0x20	; 32
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    1b54:	28 e1       	ldi	r18, 0x18	; 24
    1b56:	09 c0       	rjmp	.+18     	; 0x1b6a <udc_process_setup+0x34e>
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
    1b58:	64 e0       	ldi	r22, 0x04	; 4
    1b5a:	70 e0       	ldi	r23, 0x00	; 0
    1b5c:	82 eb       	ldi	r24, 0xB2	; 178
    1b5e:	90 e2       	ldi	r25, 0x20	; 32
    1b60:	8e d5       	rcall	.+2844   	; 0x267e <udd_set_setup_payload>
    1b62:	19 c0       	rjmp	.+50     	; 0x1b96 <udc_process_setup+0x37a>
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
		str = udc_string_manufacturer_name;
    1b64:	87 ea       	ldi	r24, 0xA7	; 167
    1b66:	90 e2       	ldi	r25, 0x20	; 32
				sizeof(udc_string_desc_languageid));
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
    1b68:	29 e0       	ldi	r18, 0x09	; 9
    1b6a:	38 2f       	mov	r19, r24
    1b6c:	ae e5       	ldi	r26, 0x5E	; 94
    1b6e:	b0 e2       	ldi	r27, 0x20	; 32
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    1b70:	e8 2f       	mov	r30, r24
    1b72:	f9 2f       	mov	r31, r25
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
    1b74:	81 91       	ld	r24, Z+
    1b76:	90 e0       	ldi	r25, 0x00	; 0
    1b78:	8d 93       	st	X+, r24
    1b7a:	9d 93       	st	X+, r25
    1b7c:	8e 2f       	mov	r24, r30
    1b7e:	83 1b       	sub	r24, r19
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
    1b80:	82 17       	cp	r24, r18
    1b82:	c0 f3       	brcs	.-16     	; 0x1b74 <udc_process_setup+0x358>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
    1b84:	62 2f       	mov	r22, r18
    1b86:	66 0f       	add	r22, r22
    1b88:	6e 5f       	subi	r22, 0xFE	; 254
    1b8a:	60 93 5c 20 	sts	0x205C, r22	; 0x80205c <udc_string_desc>
		udd_set_setup_payload(
    1b8e:	70 e0       	ldi	r23, 0x00	; 0
    1b90:	8c e5       	ldi	r24, 0x5C	; 92
    1b92:	90 e2       	ldi	r25, 0x20	; 32
    1b94:	74 d5       	rcall	.+2792   	; 0x267e <udd_set_setup_payload>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
    1b96:	e4 e6       	ldi	r30, 0x64	; 100
    1b98:	f4 e2       	ldi	r31, 0x24	; 36
    1b9a:	86 81       	ldd	r24, Z+6	; 0x06
    1b9c:	97 81       	ldd	r25, Z+7	; 0x07
    1b9e:	22 85       	ldd	r18, Z+10	; 0x0a
    1ba0:	33 85       	ldd	r19, Z+11	; 0x0b
    1ba2:	82 17       	cp	r24, r18
    1ba4:	93 07       	cpc	r25, r19
    1ba6:	08 f0       	brcs	.+2      	; 0x1baa <udc_process_setup+0x38e>
    1ba8:	bc c1       	rjmp	.+888    	; 0x1f22 <udc_process_setup+0x706>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
    1baa:	80 93 6e 24 	sts	0x246E, r24	; 0x80246e <udd_g_ctrlreq+0xa>
    1bae:	90 93 6f 24 	sts	0x246F, r25	; 0x80246f <udd_g_ctrlreq+0xb>
    1bb2:	b7 c1       	rjmp	.+878    	; 0x1f22 <udc_process_setup+0x706>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
    1bb4:	21 30       	cpi	r18, 0x01	; 1
    1bb6:	31 05       	cpc	r19, r1
    1bb8:	09 f0       	breq	.+2      	; 0x1bbc <udc_process_setup+0x3a0>
    1bba:	36 c1       	rjmp	.+620    	; 0x1e28 <udc_process_setup+0x60c>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
    1bbc:	61 e0       	ldi	r22, 0x01	; 1
    1bbe:	70 e0       	ldi	r23, 0x00	; 0
    1bc0:	86 ec       	ldi	r24, 0xC6	; 198
    1bc2:	90 e2       	ldi	r25, 0x20	; 32
    1bc4:	5c d5       	rcall	.+2744   	; 0x267e <udd_set_setup_payload>
    1bc6:	ad c1       	rjmp	.+858    	; 0x1f22 <udc_process_setup+0x706>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    1bc8:	81 30       	cpi	r24, 0x01	; 1
    1bca:	e1 f5       	brne	.+120    	; 0x1c44 <udc_process_setup+0x428>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    1bcc:	90 91 65 24 	lds	r25, 0x2465	; 0x802465 <udd_g_ctrlreq+0x1>
    1bd0:	9a 30       	cpi	r25, 0x0A	; 10
    1bd2:	c1 f5       	brne	.+112    	; 0x1c44 <udc_process_setup+0x428>
static bool udc_req_std_iface_get_setting(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
    1bd4:	21 30       	cpi	r18, 0x01	; 1
    1bd6:	31 05       	cpc	r19, r1
    1bd8:	09 f0       	breq	.+2      	; 0x1bdc <udc_process_setup+0x3c0>
    1bda:	26 c1       	rjmp	.+588    	; 0x1e28 <udc_process_setup+0x60c>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    1bdc:	80 91 c6 20 	lds	r24, 0x20C6	; 0x8020c6 <udc_num_configuration>
    1be0:	88 23       	and	r24, r24
    1be2:	09 f4       	brne	.+2      	; 0x1be6 <udc_process_setup+0x3ca>
    1be4:	21 c1       	rjmp	.+578    	; 0x1e28 <udc_process_setup+0x60c>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1be6:	c0 91 68 24 	lds	r28, 0x2468	; 0x802468 <udd_g_ctrlreq+0x4>
    1bea:	d0 91 69 24 	lds	r29, 0x2469	; 0x802469 <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    1bee:	00 91 c4 20 	lds	r16, 0x20C4	; 0x8020c4 <udc_ptr_conf>
    1bf2:	10 91 c5 20 	lds	r17, 0x20C5	; 0x8020c5 <udc_ptr_conf+0x1>
    1bf6:	d8 01       	movw	r26, r16
    1bf8:	ed 91       	ld	r30, X+
    1bfa:	fc 91       	ld	r31, X
    1bfc:	84 81       	ldd	r24, Z+4	; 0x04
    1bfe:	c8 17       	cp	r28, r24
    1c00:	08 f0       	brcs	.+2      	; 0x1c04 <udc_process_setup+0x3e8>
    1c02:	12 c1       	rjmp	.+548    	; 0x1e28 <udc_process_setup+0x60c>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    1c04:	60 e0       	ldi	r22, 0x00	; 0
    1c06:	8c 2f       	mov	r24, r28
    1c08:	ff dc       	rcall	.-1538   	; 0x1608 <udc_update_iface_desc>
    1c0a:	88 23       	and	r24, r24
    1c0c:	09 f4       	brne	.+2      	; 0x1c10 <udc_process_setup+0x3f4>
    1c0e:	0c c1       	rjmp	.+536    	; 0x1e28 <udc_process_setup+0x60c>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    1c10:	ce 01       	movw	r24, r28
    1c12:	99 27       	eor	r25, r25
    1c14:	88 0f       	add	r24, r24
    1c16:	99 1f       	adc	r25, r25
    1c18:	d8 01       	movw	r26, r16
    1c1a:	12 96       	adiw	r26, 0x02	; 2
    1c1c:	ed 91       	ld	r30, X+
    1c1e:	fc 91       	ld	r31, X
    1c20:	13 97       	sbiw	r26, 0x03	; 3
    1c22:	e8 0f       	add	r30, r24
    1c24:	f9 1f       	adc	r31, r25
	udc_iface_setting = udi_api->getsetting();
    1c26:	01 90       	ld	r0, Z+
    1c28:	f0 81       	ld	r31, Z
    1c2a:	e0 2d       	mov	r30, r0
    1c2c:	86 81       	ldd	r24, Z+6	; 0x06
    1c2e:	97 81       	ldd	r25, Z+7	; 0x07
    1c30:	fc 01       	movw	r30, r24
    1c32:	09 95       	icall
    1c34:	80 93 c8 20 	sts	0x20C8, r24	; 0x8020c8 <udc_iface_setting>

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
    1c38:	61 e0       	ldi	r22, 0x01	; 1
    1c3a:	70 e0       	ldi	r23, 0x00	; 0
    1c3c:	88 ec       	ldi	r24, 0xC8	; 200
    1c3e:	90 e2       	ldi	r25, 0x20	; 32
    1c40:	1e d5       	rcall	.+2620   	; 0x267e <udd_set_setup_payload>
    1c42:	6f c1       	rjmp	.+734    	; 0x1f22 <udc_process_setup+0x706>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    1c44:	82 30       	cpi	r24, 0x02	; 2
    1c46:	09 f0       	breq	.+2      	; 0x1c4a <udc_process_setup+0x42e>
    1c48:	ef c0       	rjmp	.+478    	; 0x1e28 <udc_process_setup+0x60c>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    1c4a:	80 91 65 24 	lds	r24, 0x2465	; 0x802465 <udd_g_ctrlreq+0x1>
    1c4e:	81 11       	cpse	r24, r1
    1c50:	e4 c0       	rjmp	.+456    	; 0x1e1a <udc_process_setup+0x5fe>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
    1c52:	22 30       	cpi	r18, 0x02	; 2
    1c54:	31 05       	cpc	r19, r1
    1c56:	09 f0       	breq	.+2      	; 0x1c5a <udc_process_setup+0x43e>
    1c58:	e7 c0       	rjmp	.+462    	; 0x1e28 <udc_process_setup+0x60c>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
    1c5a:	80 91 68 24 	lds	r24, 0x2468	; 0x802468 <udd_g_ctrlreq+0x4>
    1c5e:	8b d5       	rcall	.+2838   	; 0x2776 <udd_ep_is_halted>
    1c60:	90 e0       	ldi	r25, 0x00	; 0
    1c62:	80 93 c0 20 	sts	0x20C0, r24	; 0x8020c0 <udc_ep_status.5522>
    1c66:	90 93 c1 20 	sts	0x20C1, r25	; 0x8020c1 <udc_ep_status.5522+0x1>
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
    1c6a:	62 e0       	ldi	r22, 0x02	; 2
    1c6c:	70 e0       	ldi	r23, 0x00	; 0
    1c6e:	80 ec       	ldi	r24, 0xC0	; 192
    1c70:	90 e2       	ldi	r25, 0x20	; 32
    1c72:	05 d5       	rcall	.+2570   	; 0x267e <udd_set_setup_payload>
    1c74:	56 c1       	rjmp	.+684    	; 0x1f22 <udc_process_setup+0x706>
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    1c76:	8f 71       	andi	r24, 0x1F	; 31
    1c78:	09 f0       	breq	.+2      	; 0x1c7c <udc_process_setup+0x460>
    1c7a:	83 c0       	rjmp	.+262    	; 0x1d82 <udc_process_setup+0x566>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    1c7c:	90 91 65 24 	lds	r25, 0x2465	; 0x802465 <udd_g_ctrlreq+0x1>
    1c80:	93 30       	cpi	r25, 0x03	; 3
    1c82:	09 f4       	brne	.+2      	; 0x1c86 <udc_process_setup+0x46a>
    1c84:	cc c0       	rjmp	.+408    	; 0x1e1e <udc_process_setup+0x602>
    1c86:	18 f4       	brcc	.+6      	; 0x1c8e <udc_process_setup+0x472>
    1c88:	91 30       	cpi	r25, 0x01	; 1
    1c8a:	a1 f0       	breq	.+40     	; 0x1cb4 <udc_process_setup+0x498>
    1c8c:	7a c0       	rjmp	.+244    	; 0x1d82 <udc_process_setup+0x566>
    1c8e:	95 30       	cpi	r25, 0x05	; 5
    1c90:	19 f0       	breq	.+6      	; 0x1c98 <udc_process_setup+0x47c>
    1c92:	99 30       	cpi	r25, 0x09	; 9
    1c94:	39 f1       	breq	.+78     	; 0x1ce4 <udc_process_setup+0x4c8>
    1c96:	75 c0       	rjmp	.+234    	; 0x1d82 <udc_process_setup+0x566>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1c98:	80 91 6a 24 	lds	r24, 0x246A	; 0x80246a <udd_g_ctrlreq+0x6>
    1c9c:	90 91 6b 24 	lds	r25, 0x246B	; 0x80246b <udd_g_ctrlreq+0x7>
    1ca0:	89 2b       	or	r24, r25
    1ca2:	09 f0       	breq	.+2      	; 0x1ca6 <udc_process_setup+0x48a>
    1ca4:	c1 c0       	rjmp	.+386    	; 0x1e28 <udc_process_setup+0x60c>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
    1ca6:	8e ef       	ldi	r24, 0xFE	; 254
    1ca8:	9a e0       	ldi	r25, 0x0A	; 10
    1caa:	80 93 70 24 	sts	0x2470, r24	; 0x802470 <udd_g_ctrlreq+0xc>
    1cae:	90 93 71 24 	sts	0x2471, r25	; 0x802471 <udd_g_ctrlreq+0xd>
    1cb2:	37 c1       	rjmp	.+622    	; 0x1f22 <udc_process_setup+0x706>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1cb4:	80 91 6a 24 	lds	r24, 0x246A	; 0x80246a <udd_g_ctrlreq+0x6>
    1cb8:	90 91 6b 24 	lds	r25, 0x246B	; 0x80246b <udd_g_ctrlreq+0x7>
    1cbc:	89 2b       	or	r24, r25
    1cbe:	09 f0       	breq	.+2      	; 0x1cc2 <udc_process_setup+0x4a6>
    1cc0:	b3 c0       	rjmp	.+358    	; 0x1e28 <udc_process_setup+0x60c>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
    1cc2:	80 91 66 24 	lds	r24, 0x2466	; 0x802466 <udd_g_ctrlreq+0x2>
    1cc6:	90 91 67 24 	lds	r25, 0x2467	; 0x802467 <udd_g_ctrlreq+0x3>
    1cca:	01 97       	sbiw	r24, 0x01	; 1
    1ccc:	09 f0       	breq	.+2      	; 0x1cd0 <udc_process_setup+0x4b4>
    1cce:	ac c0       	rjmp	.+344    	; 0x1e28 <udc_process_setup+0x60c>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
    1cd0:	80 91 ca 20 	lds	r24, 0x20CA	; 0x8020ca <udc_device_status>
    1cd4:	90 91 cb 20 	lds	r25, 0x20CB	; 0x8020cb <udc_device_status+0x1>
    1cd8:	8d 7f       	andi	r24, 0xFD	; 253
    1cda:	80 93 ca 20 	sts	0x20CA, r24	; 0x8020ca <udc_device_status>
    1cde:	90 93 cb 20 	sts	0x20CB, r25	; 0x8020cb <udc_device_status+0x1>
    1ce2:	1f c1       	rjmp	.+574    	; 0x1f22 <udc_process_setup+0x706>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
    1ce4:	80 91 6a 24 	lds	r24, 0x246A	; 0x80246a <udd_g_ctrlreq+0x6>
    1ce8:	90 91 6b 24 	lds	r25, 0x246B	; 0x80246b <udd_g_ctrlreq+0x7>
    1cec:	89 2b       	or	r24, r25
    1cee:	09 f0       	breq	.+2      	; 0x1cf2 <udc_process_setup+0x4d6>
    1cf0:	9b c0       	rjmp	.+310    	; 0x1e28 <udc_process_setup+0x60c>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
    1cf2:	c2 d4       	rcall	.+2436   	; 0x2678 <udd_getaddress>
    1cf4:	88 23       	and	r24, r24
    1cf6:	09 f4       	brne	.+2      	; 0x1cfa <udc_process_setup+0x4de>
    1cf8:	97 c0       	rjmp	.+302    	; 0x1e28 <udc_process_setup+0x60c>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    1cfa:	20 91 66 24 	lds	r18, 0x2466	; 0x802466 <udd_g_ctrlreq+0x2>
    1cfe:	30 91 67 24 	lds	r19, 0x2467	; 0x802467 <udd_g_ctrlreq+0x3>
    1d02:	33 27       	eor	r19, r19
				udc_config.confdev_lsfs->bNumConfigurations) {
    1d04:	e0 91 12 20 	lds	r30, 0x2012	; 0x802012 <udc_config>
    1d08:	f0 91 13 20 	lds	r31, 0x2013	; 0x802013 <udc_config+0x1>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    1d0c:	81 89       	ldd	r24, Z+17	; 0x11
    1d0e:	90 e0       	ldi	r25, 0x00	; 0
    1d10:	82 17       	cp	r24, r18
    1d12:	93 07       	cpc	r25, r19
    1d14:	08 f4       	brcc	.+2      	; 0x1d18 <udc_process_setup+0x4fc>
    1d16:	88 c0       	rjmp	.+272    	; 0x1e28 <udc_process_setup+0x60c>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
    1d18:	2c dd       	rcall	.-1448   	; 0x1772 <udc_reset>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
    1d1a:	80 91 66 24 	lds	r24, 0x2466	; 0x802466 <udd_g_ctrlreq+0x2>
    1d1e:	90 91 67 24 	lds	r25, 0x2467	; 0x802467 <udd_g_ctrlreq+0x3>
    1d22:	80 93 c6 20 	sts	0x20C6, r24	; 0x8020c6 <udc_num_configuration>
	if (udc_num_configuration == 0) {
    1d26:	88 23       	and	r24, r24
    1d28:	09 f4       	brne	.+2      	; 0x1d2c <udc_process_setup+0x510>
    1d2a:	fb c0       	rjmp	.+502    	; 0x1f22 <udc_process_setup+0x706>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
    1d2c:	99 27       	eor	r25, r25
    1d2e:	81 50       	subi	r24, 0x01	; 1
    1d30:	90 4c       	sbci	r25, 0xC0	; 192
    1d32:	88 0f       	add	r24, r24
    1d34:	99 1f       	adc	r25, r25
    1d36:	88 0f       	add	r24, r24
    1d38:	99 1f       	adc	r25, r25
    1d3a:	e0 91 14 20 	lds	r30, 0x2014	; 0x802014 <udc_config+0x2>
    1d3e:	f0 91 15 20 	lds	r31, 0x2015	; 0x802015 <udc_config+0x3>
    1d42:	e8 0f       	add	r30, r24
    1d44:	f9 1f       	adc	r31, r25
    1d46:	e0 93 c4 20 	sts	0x20C4, r30	; 0x8020c4 <udc_ptr_conf>
    1d4a:	f0 93 c5 20 	sts	0x20C5, r31	; 0x8020c5 <udc_ptr_conf+0x1>
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1d4e:	01 90       	ld	r0, Z+
    1d50:	f0 81       	ld	r31, Z
    1d52:	e0 2d       	mov	r30, r0
    1d54:	84 81       	ldd	r24, Z+4	; 0x04
    1d56:	88 23       	and	r24, r24
    1d58:	09 f4       	brne	.+2      	; 0x1d5c <udc_process_setup+0x540>
    1d5a:	e3 c0       	rjmp	.+454    	; 0x1f22 <udc_process_setup+0x706>
    1d5c:	c0 e0       	ldi	r28, 0x00	; 0
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
    1d5e:	60 e0       	ldi	r22, 0x00	; 0
    1d60:	8c 2f       	mov	r24, r28
    1d62:	ce dc       	rcall	.-1636   	; 0x1700 <udc_iface_enable>
    1d64:	88 23       	and	r24, r24
    1d66:	09 f4       	brne	.+2      	; 0x1d6a <udc_process_setup+0x54e>
    1d68:	5f c0       	rjmp	.+190    	; 0x1e28 <udc_process_setup+0x60c>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    1d6a:	cf 5f       	subi	r28, 0xFF	; 255
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1d6c:	e0 91 c4 20 	lds	r30, 0x20C4	; 0x8020c4 <udc_ptr_conf>
    1d70:	f0 91 c5 20 	lds	r31, 0x20C5	; 0x8020c5 <udc_ptr_conf+0x1>
    1d74:	01 90       	ld	r0, Z+
    1d76:	f0 81       	ld	r31, Z
    1d78:	e0 2d       	mov	r30, r0
    1d7a:	84 81       	ldd	r24, Z+4	; 0x04
    1d7c:	c8 17       	cp	r28, r24
    1d7e:	78 f3       	brcs	.-34     	; 0x1d5e <udc_process_setup+0x542>
    1d80:	d0 c0       	rjmp	.+416    	; 0x1f22 <udc_process_setup+0x706>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    1d82:	81 30       	cpi	r24, 0x01	; 1
    1d84:	e1 f4       	brne	.+56     	; 0x1dbe <udc_process_setup+0x5a2>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    1d86:	90 91 65 24 	lds	r25, 0x2465	; 0x802465 <udd_g_ctrlreq+0x1>
    1d8a:	9b 30       	cpi	r25, 0x0B	; 11
    1d8c:	c1 f4       	brne	.+48     	; 0x1dbe <udc_process_setup+0x5a2>
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
    1d8e:	80 91 6a 24 	lds	r24, 0x246A	; 0x80246a <udd_g_ctrlreq+0x6>
    1d92:	90 91 6b 24 	lds	r25, 0x246B	; 0x80246b <udd_g_ctrlreq+0x7>
    1d96:	89 2b       	or	r24, r25
    1d98:	09 f0       	breq	.+2      	; 0x1d9c <udc_process_setup+0x580>
    1d9a:	46 c0       	rjmp	.+140    	; 0x1e28 <udc_process_setup+0x60c>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    1d9c:	80 91 c6 20 	lds	r24, 0x20C6	; 0x8020c6 <udc_num_configuration>
    1da0:	88 23       	and	r24, r24
    1da2:	09 f4       	brne	.+2      	; 0x1da6 <udc_process_setup+0x58a>
    1da4:	41 c0       	rjmp	.+130    	; 0x1e28 <udc_process_setup+0x60c>
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1da6:	e4 e6       	ldi	r30, 0x64	; 100
    1da8:	f4 e2       	ldi	r31, 0x24	; 36
    1daa:	c4 81       	ldd	r28, Z+4	; 0x04
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
    1dac:	d2 81       	ldd	r29, Z+2	; 0x02

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
    1dae:	8c 2f       	mov	r24, r28
    1db0:	65 dc       	rcall	.-1846   	; 0x167c <udc_iface_disable>
    1db2:	88 23       	and	r24, r24
    1db4:	c9 f1       	breq	.+114    	; 0x1e28 <udc_process_setup+0x60c>
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
    1db6:	6d 2f       	mov	r22, r29
    1db8:	8c 2f       	mov	r24, r28
    1dba:	a2 dc       	rcall	.-1724   	; 0x1700 <udc_iface_enable>
    1dbc:	33 c0       	rjmp	.+102    	; 0x1e24 <udc_process_setup+0x608>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    1dbe:	82 30       	cpi	r24, 0x02	; 2
    1dc0:	99 f5       	brne	.+102    	; 0x1e28 <udc_process_setup+0x60c>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    1dc2:	80 91 65 24 	lds	r24, 0x2465	; 0x802465 <udd_g_ctrlreq+0x1>
    1dc6:	81 30       	cpi	r24, 0x01	; 1
    1dc8:	19 f0       	breq	.+6      	; 0x1dd0 <udc_process_setup+0x5b4>
    1dca:	83 30       	cpi	r24, 0x03	; 3
    1dcc:	89 f0       	breq	.+34     	; 0x1df0 <udc_process_setup+0x5d4>
    1dce:	29 c0       	rjmp	.+82     	; 0x1e22 <udc_process_setup+0x606>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1dd0:	80 91 6a 24 	lds	r24, 0x246A	; 0x80246a <udd_g_ctrlreq+0x6>
    1dd4:	90 91 6b 24 	lds	r25, 0x246B	; 0x80246b <udd_g_ctrlreq+0x7>
    1dd8:	89 2b       	or	r24, r25
    1dda:	31 f5       	brne	.+76     	; 0x1e28 <udc_process_setup+0x60c>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    1ddc:	80 91 66 24 	lds	r24, 0x2466	; 0x802466 <udd_g_ctrlreq+0x2>
    1de0:	90 91 67 24 	lds	r25, 0x2467	; 0x802467 <udd_g_ctrlreq+0x3>
    1de4:	89 2b       	or	r24, r25
    1de6:	01 f5       	brne	.+64     	; 0x1e28 <udc_process_setup+0x60c>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    1de8:	80 91 68 24 	lds	r24, 0x2468	; 0x802468 <udd_g_ctrlreq+0x4>
    1dec:	df d4       	rcall	.+2494   	; 0x27ac <udd_ep_clear_halt>
    1dee:	1a c0       	rjmp	.+52     	; 0x1e24 <udc_process_setup+0x608>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1df0:	80 91 6a 24 	lds	r24, 0x246A	; 0x80246a <udd_g_ctrlreq+0x6>
    1df4:	90 91 6b 24 	lds	r25, 0x246B	; 0x80246b <udd_g_ctrlreq+0x7>
    1df8:	89 2b       	or	r24, r25
    1dfa:	b1 f4       	brne	.+44     	; 0x1e28 <udc_process_setup+0x60c>
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    1dfc:	80 91 66 24 	lds	r24, 0x2466	; 0x802466 <udd_g_ctrlreq+0x2>
    1e00:	90 91 67 24 	lds	r25, 0x2467	; 0x802467 <udd_g_ctrlreq+0x3>
    1e04:	89 2b       	or	r24, r25
    1e06:	81 f4       	brne	.+32     	; 0x1e28 <udc_process_setup+0x60c>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
    1e08:	c4 e6       	ldi	r28, 0x64	; 100
    1e0a:	d4 e2       	ldi	r29, 0x24	; 36
    1e0c:	8c 81       	ldd	r24, Y+4	; 0x04
    1e0e:	bd d5       	rcall	.+2938   	; 0x298a <udd_ep_abort>
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    1e10:	8c 81       	ldd	r24, Y+4	; 0x04
    1e12:	20 d6       	rcall	.+3136   	; 0x2a54 <udd_ep_set_halt>
    1e14:	07 c0       	rjmp	.+14     	; 0x1e24 <udc_process_setup+0x608>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
    1e16:	80 e0       	ldi	r24, 0x00	; 0
    1e18:	05 c0       	rjmp	.+10     	; 0x1e24 <udc_process_setup+0x608>
				break;
			}
		}
#endif
	}
	return false;
    1e1a:	80 e0       	ldi	r24, 0x00	; 0
    1e1c:	03 c0       	rjmp	.+6      	; 0x1e24 <udc_process_setup+0x608>
			case USB_REQ_SET_ADDRESS:
				return udc_req_std_dev_set_address();
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_dev_clear_feature();
			case USB_REQ_SET_FEATURE:
				return udc_req_std_dev_set_feature();
    1e1e:	80 e0       	ldi	r24, 0x00	; 0
    1e20:	01 c0       	rjmp	.+2      	; 0x1e24 <udc_process_setup+0x608>
				break;
			}
		}
#endif
	}
	return false;
    1e22:	80 e0       	ldi	r24, 0x00	; 0
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
    1e24:	81 11       	cpse	r24, r1
    1e26:	7e c0       	rjmp	.+252    	; 0x1f24 <udc_process_setup+0x708>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
    1e28:	80 91 64 24 	lds	r24, 0x2464	; 0x802464 <udd_g_ctrlreq>
    1e2c:	8f 71       	andi	r24, 0x1F	; 31
    1e2e:	81 30       	cpi	r24, 0x01	; 1
    1e30:	71 f5       	brne	.+92     	; 0x1e8e <udc_process_setup+0x672>
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    1e32:	80 91 c6 20 	lds	r24, 0x20C6	; 0x8020c6 <udc_num_configuration>
    1e36:	88 23       	and	r24, r24
    1e38:	51 f1       	breq	.+84     	; 0x1e8e <udc_process_setup+0x672>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1e3a:	00 91 68 24 	lds	r16, 0x2468	; 0x802468 <udd_g_ctrlreq+0x4>
    1e3e:	10 91 69 24 	lds	r17, 0x2469	; 0x802469 <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    1e42:	c0 91 c4 20 	lds	r28, 0x20C4	; 0x8020c4 <udc_ptr_conf>
    1e46:	d0 91 c5 20 	lds	r29, 0x20C5	; 0x8020c5 <udc_ptr_conf+0x1>
    1e4a:	e8 81       	ld	r30, Y
    1e4c:	f9 81       	ldd	r31, Y+1	; 0x01
    1e4e:	84 81       	ldd	r24, Z+4	; 0x04
    1e50:	08 17       	cp	r16, r24
    1e52:	e8 f4       	brcc	.+58     	; 0x1e8e <udc_process_setup+0x672>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    1e54:	60 e0       	ldi	r22, 0x00	; 0
    1e56:	80 2f       	mov	r24, r16
    1e58:	d7 db       	rcall	.-2130   	; 0x1608 <udc_update_iface_desc>
    1e5a:	88 23       	and	r24, r24
    1e5c:	c1 f0       	breq	.+48     	; 0x1e8e <udc_process_setup+0x672>
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    1e5e:	f8 01       	movw	r30, r16
    1e60:	ff 27       	eor	r31, r31
    1e62:	cf 01       	movw	r24, r30
    1e64:	88 0f       	add	r24, r24
    1e66:	99 1f       	adc	r25, r25
    1e68:	ea 81       	ldd	r30, Y+2	; 0x02
    1e6a:	fb 81       	ldd	r31, Y+3	; 0x03
    1e6c:	e8 0f       	add	r30, r24
    1e6e:	f9 1f       	adc	r31, r25
    1e70:	c0 81       	ld	r28, Z
    1e72:	d1 81       	ldd	r29, Z+1	; 0x01
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    1e74:	ee 81       	ldd	r30, Y+6	; 0x06
    1e76:	ff 81       	ldd	r31, Y+7	; 0x07
    1e78:	09 95       	icall
    1e7a:	68 2f       	mov	r22, r24
    1e7c:	80 2f       	mov	r24, r16
    1e7e:	c4 db       	rcall	.-2168   	; 0x1608 <udc_update_iface_desc>
    1e80:	88 23       	and	r24, r24
    1e82:	29 f0       	breq	.+10     	; 0x1e8e <udc_process_setup+0x672>
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
    1e84:	ec 81       	ldd	r30, Y+4	; 0x04
    1e86:	fd 81       	ldd	r31, Y+5	; 0x05
    1e88:	09 95       	icall
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
    1e8a:	81 11       	cpse	r24, r1
    1e8c:	4b c0       	rjmp	.+150    	; 0x1f24 <udc_process_setup+0x708>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
    1e8e:	80 91 64 24 	lds	r24, 0x2464	; 0x802464 <udd_g_ctrlreq>
    1e92:	8f 71       	andi	r24, 0x1F	; 31
    1e94:	82 30       	cpi	r24, 0x02	; 2
    1e96:	09 f0       	breq	.+2      	; 0x1e9a <udc_process_setup+0x67e>
    1e98:	40 c0       	rjmp	.+128    	; 0x1f1a <udc_process_setup+0x6fe>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    1e9a:	80 91 c6 20 	lds	r24, 0x20C6	; 0x8020c6 <udc_num_configuration>
    1e9e:	88 23       	and	r24, r24
    1ea0:	b1 f1       	breq	.+108    	; 0x1f0e <udc_process_setup+0x6f2>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1ea2:	a0 91 c4 20 	lds	r26, 0x20C4	; 0x8020c4 <udc_ptr_conf>
    1ea6:	b0 91 c5 20 	lds	r27, 0x20C5	; 0x8020c5 <udc_ptr_conf+0x1>
    1eaa:	ed 91       	ld	r30, X+
    1eac:	fc 91       	ld	r31, X
    1eae:	11 97       	sbiw	r26, 0x01	; 1
    1eb0:	84 81       	ldd	r24, Z+4	; 0x04
    1eb2:	88 23       	and	r24, r24
    1eb4:	71 f1       	breq	.+92     	; 0x1f12 <udc_process_setup+0x6f6>
    1eb6:	c0 e0       	ldi	r28, 0x00	; 0
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
    1eb8:	ec 2f       	mov	r30, r28
    1eba:	f0 e0       	ldi	r31, 0x00	; 0
    1ebc:	ee 0f       	add	r30, r30
    1ebe:	ff 1f       	adc	r31, r31
    1ec0:	12 96       	adiw	r26, 0x02	; 2
    1ec2:	8d 91       	ld	r24, X+
    1ec4:	9c 91       	ld	r25, X
    1ec6:	13 97       	sbiw	r26, 0x03	; 3
    1ec8:	e8 0f       	add	r30, r24
    1eca:	f9 1f       	adc	r31, r25
    1ecc:	00 81       	ld	r16, Z
    1ece:	11 81       	ldd	r17, Z+1	; 0x01
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    1ed0:	d8 01       	movw	r26, r16
    1ed2:	16 96       	adiw	r26, 0x06	; 6
    1ed4:	ed 91       	ld	r30, X+
    1ed6:	fc 91       	ld	r31, X
    1ed8:	17 97       	sbiw	r26, 0x07	; 7
    1eda:	09 95       	icall
    1edc:	68 2f       	mov	r22, r24
    1ede:	8c 2f       	mov	r24, r28
    1ee0:	93 db       	rcall	.-2266   	; 0x1608 <udc_update_iface_desc>
    1ee2:	88 23       	and	r24, r24
    1ee4:	f9 f0       	breq	.+62     	; 0x1f24 <udc_process_setup+0x708>
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
    1ee6:	d8 01       	movw	r26, r16
    1ee8:	14 96       	adiw	r26, 0x04	; 4
    1eea:	ed 91       	ld	r30, X+
    1eec:	fc 91       	ld	r31, X
    1eee:	15 97       	sbiw	r26, 0x05	; 5
    1ef0:	09 95       	icall
    1ef2:	81 11       	cpse	r24, r1
    1ef4:	17 c0       	rjmp	.+46     	; 0x1f24 <udc_process_setup+0x708>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    1ef6:	cf 5f       	subi	r28, 0xFF	; 255
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1ef8:	a0 91 c4 20 	lds	r26, 0x20C4	; 0x8020c4 <udc_ptr_conf>
    1efc:	b0 91 c5 20 	lds	r27, 0x20C5	; 0x8020c5 <udc_ptr_conf+0x1>
    1f00:	ed 91       	ld	r30, X+
    1f02:	fc 91       	ld	r31, X
    1f04:	11 97       	sbiw	r26, 0x01	; 1
    1f06:	94 81       	ldd	r25, Z+4	; 0x04
    1f08:	c9 17       	cp	r28, r25
    1f0a:	b0 f2       	brcs	.-84     	; 0x1eb8 <udc_process_setup+0x69c>
    1f0c:	0b c0       	rjmp	.+22     	; 0x1f24 <udc_process_setup+0x708>
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
    1f0e:	80 e0       	ldi	r24, 0x00	; 0
    1f10:	09 c0       	rjmp	.+18     	; 0x1f24 <udc_process_setup+0x708>
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
    1f12:	80 e0       	ldi	r24, 0x00	; 0
    1f14:	07 c0       	rjmp	.+14     	; 0x1f24 <udc_process_setup+0x708>
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error from USB host
    1f16:	80 e0       	ldi	r24, 0x00	; 0
    1f18:	05 c0       	rjmp	.+10     	; 0x1f24 <udc_process_setup+0x708>
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
    1f1a:	80 e0       	ldi	r24, 0x00	; 0
    1f1c:	03 c0       	rjmp	.+6      	; 0x1f24 <udc_process_setup+0x708>
		}
	}
	
	if (Udd_setup_type() == USB_REQ_TYPE_VENDOR){
		if (udc_reqvend()) {
			return true;
    1f1e:	81 e0       	ldi	r24, 0x01	; 1
    1f20:	01 c0       	rjmp	.+2      	; 0x1f24 <udc_process_setup+0x708>
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
			return true;
    1f22:	81 e0       	ldi	r24, 0x01	; 1
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
#endif
}
    1f24:	df 91       	pop	r29
    1f26:	cf 91       	pop	r28
    1f28:	1f 91       	pop	r17
    1f2a:	0f 91       	pop	r16
    1f2c:	08 95       	ret

00001f2e <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    1f2e:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    1f30:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    1f32:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    1f34:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    1f36:	60 83       	st	Z, r22
	ret                             // Return to caller
    1f38:	08 95       	ret

00001f3a <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    1f3a:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
    1f3e:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    1f40:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    1f42:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
    1f46:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    1f48:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    1f4c:	08 95       	ret

00001f4e <udd_sleep_mode>:
	} else {
		// endpoint not halted then call directly callback
		callback();
	}
	return true;
}
    1f4e:	81 11       	cpse	r24, r1
    1f50:	22 c0       	rjmp	.+68     	; 0x1f96 <udd_sleep_mode+0x48>
    1f52:	90 91 5c 22 	lds	r25, 0x225C	; 0x80225c <udd_b_idle>
    1f56:	99 23       	and	r25, r25
    1f58:	d9 f0       	breq	.+54     	; 0x1f90 <udd_sleep_mode+0x42>
    1f5a:	90 91 51 2e 	lds	r25, 0x2E51	; 0x802e51 <sleepmgr_locks+0x1>
    1f5e:	91 11       	cpse	r25, r1
    1f60:	01 c0       	rjmp	.+2      	; 0x1f64 <udd_sleep_mode+0x16>
    1f62:	ff cf       	rjmp	.-2      	; 0x1f62 <udd_sleep_mode+0x14>
    1f64:	2f b7       	in	r18, 0x3f	; 63
    1f66:	f8 94       	cli
    1f68:	e0 e5       	ldi	r30, 0x50	; 80
    1f6a:	fe e2       	ldi	r31, 0x2E	; 46
    1f6c:	91 81       	ldd	r25, Z+1	; 0x01
    1f6e:	91 50       	subi	r25, 0x01	; 1
    1f70:	91 83       	std	Z+1, r25	; 0x01
    1f72:	2f bf       	out	0x3f, r18	; 63
    1f74:	0d c0       	rjmp	.+26     	; 0x1f90 <udd_sleep_mode+0x42>
    1f76:	90 91 51 2e 	lds	r25, 0x2E51	; 0x802e51 <sleepmgr_locks+0x1>
    1f7a:	9f 3f       	cpi	r25, 0xFF	; 255
    1f7c:	09 f4       	brne	.+2      	; 0x1f80 <udd_sleep_mode+0x32>
    1f7e:	ff cf       	rjmp	.-2      	; 0x1f7e <udd_sleep_mode+0x30>
    1f80:	2f b7       	in	r18, 0x3f	; 63
    1f82:	f8 94       	cli
    1f84:	e0 e5       	ldi	r30, 0x50	; 80
    1f86:	fe e2       	ldi	r31, 0x2E	; 46
    1f88:	91 81       	ldd	r25, Z+1	; 0x01
    1f8a:	9f 5f       	subi	r25, 0xFF	; 255
    1f8c:	91 83       	std	Z+1, r25	; 0x01
    1f8e:	2f bf       	out	0x3f, r18	; 63
    1f90:	80 93 5c 22 	sts	0x225C, r24	; 0x80225c <udd_b_idle>
    1f94:	08 95       	ret
    1f96:	90 91 5c 22 	lds	r25, 0x225C	; 0x80225c <udd_b_idle>
    1f9a:	99 23       	and	r25, r25
    1f9c:	61 f3       	breq	.-40     	; 0x1f76 <udd_sleep_mode+0x28>
    1f9e:	f8 cf       	rjmp	.-16     	; 0x1f90 <udd_sleep_mode+0x42>

00001fa0 <udd_ctrl_init>:
    1fa0:	0f 93       	push	r16
    1fa2:	e8 ec       	ldi	r30, 0xC8	; 200
    1fa4:	f4 e0       	ldi	r31, 0x04	; 4
    1fa6:	80 81       	ld	r24, Z
    1fa8:	8f 7d       	andi	r24, 0xDF	; 223
    1faa:	80 83       	st	Z, r24
    1fac:	80 81       	ld	r24, Z
    1fae:	8f 7d       	andi	r24, 0xDF	; 223
    1fb0:	80 83       	st	Z, r24
    1fb2:	e0 e2       	ldi	r30, 0x20	; 32
    1fb4:	f2 e2       	ldi	r31, 0x22	; 34
    1fb6:	02 e0       	ldi	r16, 0x02	; 2
    1fb8:	05 93       	las	Z, r16
    1fba:	10 92 22 22 	sts	0x2222, r1	; 0x802222 <udd_sram+0x1a>
    1fbe:	10 92 23 22 	sts	0x2223, r1	; 0x802223 <udd_sram+0x1b>
    1fc2:	00 e2       	ldi	r16, 0x20	; 32
    1fc4:	06 93       	lac	Z, r16
    1fc6:	00 e4       	ldi	r16, 0x40	; 64
    1fc8:	06 93       	lac	Z, r16
    1fca:	e8 e1       	ldi	r30, 0x18	; 24
    1fcc:	f2 e2       	ldi	r31, 0x22	; 34
    1fce:	00 e2       	ldi	r16, 0x20	; 32
    1fd0:	06 93       	lac	Z, r16
    1fd2:	00 e4       	ldi	r16, 0x40	; 64
    1fd4:	06 93       	lac	Z, r16
    1fd6:	e4 e6       	ldi	r30, 0x64	; 100
    1fd8:	f4 e2       	ldi	r31, 0x24	; 36
    1fda:	14 86       	std	Z+12, r1	; 0x0c
    1fdc:	15 86       	std	Z+13, r1	; 0x0d
    1fde:	16 86       	std	Z+14, r1	; 0x0e
    1fe0:	17 86       	std	Z+15, r1	; 0x0f
    1fe2:	12 86       	std	Z+10, r1	; 0x0a
    1fe4:	13 86       	std	Z+11, r1	; 0x0b
    1fe6:	10 92 07 22 	sts	0x2207, r1	; 0x802207 <udd_ep_control_state>
    1fea:	0f 91       	pop	r16
    1fec:	08 95       	ret

00001fee <udd_ctrl_stall_data>:
    1fee:	0f 93       	push	r16
    1ff0:	85 e0       	ldi	r24, 0x05	; 5
    1ff2:	80 93 07 22 	sts	0x2207, r24	; 0x802207 <udd_ep_control_state>
    1ff6:	e1 e2       	ldi	r30, 0x21	; 33
    1ff8:	f2 e2       	ldi	r31, 0x22	; 34
    1ffa:	04 e0       	ldi	r16, 0x04	; 4
    1ffc:	05 93       	las	Z, r16
    1ffe:	e9 e1       	ldi	r30, 0x19	; 25
    2000:	f2 e2       	ldi	r31, 0x22	; 34
    2002:	04 e0       	ldi	r16, 0x04	; 4
    2004:	05 93       	las	Z, r16
    2006:	0f 91       	pop	r16
    2008:	08 95       	ret

0000200a <udd_ctrl_send_zlp_in>:
    200a:	0f 93       	push	r16
    200c:	83 e0       	ldi	r24, 0x03	; 3
    200e:	80 93 07 22 	sts	0x2207, r24	; 0x802207 <udd_ep_control_state>
    2012:	10 92 22 22 	sts	0x2222, r1	; 0x802222 <udd_sram+0x1a>
    2016:	10 92 23 22 	sts	0x2223, r1	; 0x802223 <udd_sram+0x1b>
    201a:	e0 e2       	ldi	r30, 0x20	; 32
    201c:	f2 e2       	ldi	r31, 0x22	; 34
    201e:	02 e0       	ldi	r16, 0x02	; 2
    2020:	06 93       	lac	Z, r16
    2022:	0f 91       	pop	r16
    2024:	08 95       	ret

00002026 <udd_ctrl_endofrequest>:
    2026:	e0 91 70 24 	lds	r30, 0x2470	; 0x802470 <udd_g_ctrlreq+0xc>
    202a:	f0 91 71 24 	lds	r31, 0x2471	; 0x802471 <udd_g_ctrlreq+0xd>
    202e:	30 97       	sbiw	r30, 0x00	; 0
    2030:	09 f0       	breq	.+2      	; 0x2034 <udd_ctrl_endofrequest+0xe>
    2032:	09 95       	icall
    2034:	08 95       	ret

00002036 <udd_ctrl_in_sent>:
    2036:	0f 93       	push	r16
    2038:	cf 93       	push	r28
    203a:	df 93       	push	r29
    203c:	80 91 07 22 	lds	r24, 0x2207	; 0x802207 <udd_ep_control_state>
    2040:	83 30       	cpi	r24, 0x03	; 3
    2042:	19 f4       	brne	.+6      	; 0x204a <udd_ctrl_in_sent+0x14>
    2044:	f0 df       	rcall	.-32     	; 0x2026 <udd_ctrl_endofrequest>
    2046:	ac df       	rcall	.-168    	; 0x1fa0 <udd_ctrl_init>
    2048:	5e c0       	rjmp	.+188    	; 0x2106 <udd_ctrl_in_sent+0xd0>
    204a:	80 91 03 22 	lds	r24, 0x2203	; 0x802203 <udd_ctrl_payload_nb_trans>
    204e:	90 91 04 22 	lds	r25, 0x2204	; 0x802204 <udd_ctrl_payload_nb_trans+0x1>
    2052:	c0 91 6e 24 	lds	r28, 0x246E	; 0x80246e <udd_g_ctrlreq+0xa>
    2056:	d0 91 6f 24 	lds	r29, 0x246F	; 0x80246f <udd_g_ctrlreq+0xb>
    205a:	c8 1b       	sub	r28, r24
    205c:	d9 0b       	sbc	r29, r25
    205e:	71 f5       	brne	.+92     	; 0x20bc <udd_ctrl_in_sent+0x86>
    2060:	20 91 05 22 	lds	r18, 0x2205	; 0x802205 <udd_ctrl_prev_payload_nb_trans>
    2064:	30 91 06 22 	lds	r19, 0x2206	; 0x802206 <udd_ctrl_prev_payload_nb_trans+0x1>
    2068:	82 0f       	add	r24, r18
    206a:	93 1f       	adc	r25, r19
    206c:	80 93 05 22 	sts	0x2205, r24	; 0x802205 <udd_ctrl_prev_payload_nb_trans>
    2070:	90 93 06 22 	sts	0x2206, r25	; 0x802206 <udd_ctrl_prev_payload_nb_trans+0x1>
    2074:	20 91 6a 24 	lds	r18, 0x246A	; 0x80246a <udd_g_ctrlreq+0x6>
    2078:	30 91 6b 24 	lds	r19, 0x246B	; 0x80246b <udd_g_ctrlreq+0x7>
    207c:	82 17       	cp	r24, r18
    207e:	93 07       	cpc	r25, r19
    2080:	21 f0       	breq	.+8      	; 0x208a <udd_ctrl_in_sent+0x54>
    2082:	80 91 cc 20 	lds	r24, 0x20CC	; 0x8020cc <b_shortpacket.5272>
    2086:	88 23       	and	r24, r24
    2088:	41 f0       	breq	.+16     	; 0x209a <udd_ctrl_in_sent+0x64>
    208a:	84 e0       	ldi	r24, 0x04	; 4
    208c:	80 93 07 22 	sts	0x2207, r24	; 0x802207 <udd_ep_control_state>
    2090:	e8 e1       	ldi	r30, 0x18	; 24
    2092:	f2 e2       	ldi	r31, 0x22	; 34
    2094:	02 e0       	ldi	r16, 0x02	; 2
    2096:	06 93       	lac	Z, r16
    2098:	36 c0       	rjmp	.+108    	; 0x2106 <udd_ctrl_in_sent+0xd0>
    209a:	e0 91 72 24 	lds	r30, 0x2472	; 0x802472 <udd_g_ctrlreq+0xe>
    209e:	f0 91 73 24 	lds	r31, 0x2473	; 0x802473 <udd_g_ctrlreq+0xf>
    20a2:	30 97       	sbiw	r30, 0x00	; 0
    20a4:	99 f0       	breq	.+38     	; 0x20cc <udd_ctrl_in_sent+0x96>
    20a6:	09 95       	icall
    20a8:	88 23       	and	r24, r24
    20aa:	81 f0       	breq	.+32     	; 0x20cc <udd_ctrl_in_sent+0x96>
    20ac:	10 92 03 22 	sts	0x2203, r1	; 0x802203 <udd_ctrl_payload_nb_trans>
    20b0:	10 92 04 22 	sts	0x2204, r1	; 0x802204 <udd_ctrl_payload_nb_trans+0x1>
    20b4:	c0 91 6e 24 	lds	r28, 0x246E	; 0x80246e <udd_g_ctrlreq+0xa>
    20b8:	d0 91 6f 24 	lds	r29, 0x246F	; 0x80246f <udd_g_ctrlreq+0xb>
    20bc:	c0 34       	cpi	r28, 0x40	; 64
    20be:	d1 05       	cpc	r29, r1
    20c0:	28 f0       	brcs	.+10     	; 0x20cc <udd_ctrl_in_sent+0x96>
    20c2:	10 92 cc 20 	sts	0x20CC, r1	; 0x8020cc <b_shortpacket.5272>
    20c6:	c0 e4       	ldi	r28, 0x40	; 64
    20c8:	d0 e0       	ldi	r29, 0x00	; 0
    20ca:	03 c0       	rjmp	.+6      	; 0x20d2 <udd_ctrl_in_sent+0x9c>
    20cc:	81 e0       	ldi	r24, 0x01	; 1
    20ce:	80 93 cc 20 	sts	0x20CC, r24	; 0x8020cc <b_shortpacket.5272>
    20d2:	e8 e0       	ldi	r30, 0x08	; 8
    20d4:	f2 e2       	ldi	r31, 0x22	; 34
    20d6:	c2 8f       	std	Z+26, r28	; 0x1a
    20d8:	d3 8f       	std	Z+27, r29	; 0x1b
    20da:	80 91 03 22 	lds	r24, 0x2203	; 0x802203 <udd_ctrl_payload_nb_trans>
    20de:	90 91 04 22 	lds	r25, 0x2204	; 0x802204 <udd_ctrl_payload_nb_trans+0x1>
    20e2:	20 91 6c 24 	lds	r18, 0x246C	; 0x80246c <udd_g_ctrlreq+0x8>
    20e6:	30 91 6d 24 	lds	r19, 0x246D	; 0x80246d <udd_g_ctrlreq+0x9>
    20ea:	28 0f       	add	r18, r24
    20ec:	39 1f       	adc	r19, r25
    20ee:	24 8f       	std	Z+28, r18	; 0x1c
    20f0:	35 8f       	std	Z+29, r19	; 0x1d
    20f2:	c8 0f       	add	r28, r24
    20f4:	d9 1f       	adc	r29, r25
    20f6:	c0 93 03 22 	sts	0x2203, r28	; 0x802203 <udd_ctrl_payload_nb_trans>
    20fa:	d0 93 04 22 	sts	0x2204, r29	; 0x802204 <udd_ctrl_payload_nb_trans+0x1>
    20fe:	e0 e2       	ldi	r30, 0x20	; 32
    2100:	f2 e2       	ldi	r31, 0x22	; 34
    2102:	02 e0       	ldi	r16, 0x02	; 2
    2104:	06 93       	lac	Z, r16
    2106:	df 91       	pop	r29
    2108:	cf 91       	pop	r28
    210a:	0f 91       	pop	r16
    210c:	08 95       	ret

0000210e <udd_ep_get_size>:
    210e:	fc 01       	movw	r30, r24
    2110:	81 81       	ldd	r24, Z+1	; 0x01
    2112:	e8 2f       	mov	r30, r24
    2114:	e7 70       	andi	r30, 0x07	; 7
    2116:	8e 2f       	mov	r24, r30
    2118:	90 e0       	ldi	r25, 0x00	; 0
    211a:	fc 01       	movw	r30, r24
    211c:	31 97       	sbiw	r30, 0x01	; 1
    211e:	e7 30       	cpi	r30, 0x07	; 7
    2120:	f1 05       	cpc	r31, r1
    2122:	c0 f4       	brcc	.+48     	; 0x2154 <udd_ep_get_size+0x46>
    2124:	ea 5d       	subi	r30, 0xDA	; 218
    2126:	fe 4f       	sbci	r31, 0xFE	; 254
    2128:	7a c6       	rjmp	.+3316   	; 0x2e1e <__tablejump2__>
    212a:	80 e1       	ldi	r24, 0x10	; 16
    212c:	90 e0       	ldi	r25, 0x00	; 0
    212e:	08 95       	ret
    2130:	80 e2       	ldi	r24, 0x20	; 32
    2132:	90 e0       	ldi	r25, 0x00	; 0
    2134:	08 95       	ret
    2136:	80 e4       	ldi	r24, 0x40	; 64
    2138:	90 e0       	ldi	r25, 0x00	; 0
    213a:	08 95       	ret
    213c:	80 e8       	ldi	r24, 0x80	; 128
    213e:	90 e0       	ldi	r25, 0x00	; 0
    2140:	08 95       	ret
    2142:	80 e0       	ldi	r24, 0x00	; 0
    2144:	91 e0       	ldi	r25, 0x01	; 1
    2146:	08 95       	ret
    2148:	80 e0       	ldi	r24, 0x00	; 0
    214a:	92 e0       	ldi	r25, 0x02	; 2
    214c:	08 95       	ret
    214e:	8f ef       	ldi	r24, 0xFF	; 255
    2150:	93 e0       	ldi	r25, 0x03	; 3
    2152:	08 95       	ret
    2154:	88 e0       	ldi	r24, 0x08	; 8
    2156:	90 e0       	ldi	r25, 0x00	; 0
    2158:	08 95       	ret

0000215a <udd_ep_get_job>:
    215a:	28 2f       	mov	r18, r24
    215c:	2f 70       	andi	r18, 0x0F	; 15
    215e:	30 e0       	ldi	r19, 0x00	; 0
    2160:	22 0f       	add	r18, r18
    2162:	33 1f       	adc	r19, r19
    2164:	08 2e       	mov	r0, r24
    2166:	00 0c       	add	r0, r0
    2168:	99 0b       	sbc	r25, r25
    216a:	88 27       	eor	r24, r24
    216c:	99 0f       	add	r25, r25
    216e:	88 1f       	adc	r24, r24
    2170:	99 27       	eor	r25, r25
    2172:	82 0f       	add	r24, r18
    2174:	93 1f       	adc	r25, r19
    2176:	02 97       	sbiw	r24, 0x02	; 2
    2178:	9c 01       	movw	r18, r24
    217a:	22 0f       	add	r18, r18
    217c:	33 1f       	adc	r19, r19
    217e:	22 0f       	add	r18, r18
    2180:	33 1f       	adc	r19, r19
    2182:	22 0f       	add	r18, r18
    2184:	33 1f       	adc	r19, r19
    2186:	82 0f       	add	r24, r18
    2188:	93 1f       	adc	r25, r19
    218a:	83 57       	subi	r24, 0x73	; 115
    218c:	9e 4d       	sbci	r25, 0xDE	; 222
    218e:	08 95       	ret

00002190 <udd_ctrl_interrupt_tc_setup>:
    2190:	0f 93       	push	r16
    2192:	cf 93       	push	r28
    2194:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    2198:	80 ff       	sbrs	r24, 0
    219a:	62 c0       	rjmp	.+196    	; 0x2260 <udd_ctrl_interrupt_tc_setup+0xd0>
    219c:	81 e0       	ldi	r24, 0x01	; 1
    219e:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    21a2:	e8 e1       	ldi	r30, 0x18	; 24
    21a4:	f2 e2       	ldi	r31, 0x22	; 34
    21a6:	00 e8       	ldi	r16, 0x80	; 128
    21a8:	06 93       	lac	Z, r16
    21aa:	e0 e2       	ldi	r30, 0x20	; 32
    21ac:	f2 e2       	ldi	r31, 0x22	; 34
    21ae:	00 e8       	ldi	r16, 0x80	; 128
    21b0:	06 93       	lac	Z, r16
    21b2:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
    21b6:	e8 e1       	ldi	r30, 0x18	; 24
    21b8:	f2 e2       	ldi	r31, 0x22	; 34
    21ba:	00 e1       	ldi	r16, 0x10	; 16
    21bc:	06 93       	lac	Z, r16
    21be:	80 91 07 22 	lds	r24, 0x2207	; 0x802207 <udd_ep_control_state>
    21c2:	88 23       	and	r24, r24
    21c4:	29 f0       	breq	.+10     	; 0x21d0 <udd_ctrl_interrupt_tc_setup+0x40>
    21c6:	83 50       	subi	r24, 0x03	; 3
    21c8:	82 30       	cpi	r24, 0x02	; 2
    21ca:	08 f4       	brcc	.+2      	; 0x21ce <udd_ctrl_interrupt_tc_setup+0x3e>
    21cc:	2c df       	rcall	.-424    	; 0x2026 <udd_ctrl_endofrequest>
    21ce:	e8 de       	rcall	.-560    	; 0x1fa0 <udd_ctrl_init>
    21d0:	80 91 1a 22 	lds	r24, 0x221A	; 0x80221a <udd_sram+0x12>
    21d4:	90 91 1b 22 	lds	r25, 0x221B	; 0x80221b <udd_sram+0x13>
    21d8:	08 97       	sbiw	r24, 0x08	; 8
    21da:	09 f0       	breq	.+2      	; 0x21de <udd_ctrl_interrupt_tc_setup+0x4e>
    21dc:	43 c0       	rjmp	.+134    	; 0x2264 <udd_ctrl_interrupt_tc_setup+0xd4>
    21de:	88 e0       	ldi	r24, 0x08	; 8
    21e0:	e3 ec       	ldi	r30, 0xC3	; 195
    21e2:	f1 e2       	ldi	r31, 0x21	; 33
    21e4:	a4 e6       	ldi	r26, 0x64	; 100
    21e6:	b4 e2       	ldi	r27, 0x24	; 36
    21e8:	01 90       	ld	r0, Z+
    21ea:	0d 92       	st	X+, r0
    21ec:	8a 95       	dec	r24
    21ee:	e1 f7       	brne	.-8      	; 0x21e8 <udd_ctrl_interrupt_tc_setup+0x58>
    21f0:	e8 ec       	ldi	r30, 0xC8	; 200
    21f2:	f4 e0       	ldi	r31, 0x04	; 4
    21f4:	80 81       	ld	r24, Z
    21f6:	80 62       	ori	r24, 0x20	; 32
    21f8:	80 83       	st	Z, r24
    21fa:	80 81       	ld	r24, Z
    21fc:	80 62       	ori	r24, 0x20	; 32
    21fe:	80 83       	st	Z, r24
    2200:	0d db       	rcall	.-2534   	; 0x181c <udc_process_setup>
    2202:	c8 2f       	mov	r28, r24
    2204:	81 11       	cpse	r24, r1
    2206:	03 c0       	rjmp	.+6      	; 0x220e <udd_ctrl_interrupt_tc_setup+0x7e>
    2208:	f2 de       	rcall	.-540    	; 0x1fee <udd_ctrl_stall_data>
    220a:	c1 e0       	ldi	r28, 0x01	; 1
    220c:	2c c0       	rjmp	.+88     	; 0x2266 <udd_ctrl_interrupt_tc_setup+0xd6>
    220e:	80 91 64 24 	lds	r24, 0x2464	; 0x802464 <udd_g_ctrlreq>
    2212:	88 23       	and	r24, r24
    2214:	6c f4       	brge	.+26     	; 0x2230 <udd_ctrl_interrupt_tc_setup+0xa0>
    2216:	10 92 05 22 	sts	0x2205, r1	; 0x802205 <udd_ctrl_prev_payload_nb_trans>
    221a:	10 92 06 22 	sts	0x2206, r1	; 0x802206 <udd_ctrl_prev_payload_nb_trans+0x1>
    221e:	10 92 03 22 	sts	0x2203, r1	; 0x802203 <udd_ctrl_payload_nb_trans>
    2222:	10 92 04 22 	sts	0x2204, r1	; 0x802204 <udd_ctrl_payload_nb_trans+0x1>
    2226:	82 e0       	ldi	r24, 0x02	; 2
    2228:	80 93 07 22 	sts	0x2207, r24	; 0x802207 <udd_ep_control_state>
    222c:	04 df       	rcall	.-504    	; 0x2036 <udd_ctrl_in_sent>
    222e:	1b c0       	rjmp	.+54     	; 0x2266 <udd_ctrl_interrupt_tc_setup+0xd6>
    2230:	80 91 6a 24 	lds	r24, 0x246A	; 0x80246a <udd_g_ctrlreq+0x6>
    2234:	90 91 6b 24 	lds	r25, 0x246B	; 0x80246b <udd_g_ctrlreq+0x7>
    2238:	89 2b       	or	r24, r25
    223a:	11 f4       	brne	.+4      	; 0x2240 <udd_ctrl_interrupt_tc_setup+0xb0>
    223c:	e6 de       	rcall	.-564    	; 0x200a <udd_ctrl_send_zlp_in>
    223e:	13 c0       	rjmp	.+38     	; 0x2266 <udd_ctrl_interrupt_tc_setup+0xd6>
    2240:	10 92 05 22 	sts	0x2205, r1	; 0x802205 <udd_ctrl_prev_payload_nb_trans>
    2244:	10 92 06 22 	sts	0x2206, r1	; 0x802206 <udd_ctrl_prev_payload_nb_trans+0x1>
    2248:	10 92 03 22 	sts	0x2203, r1	; 0x802203 <udd_ctrl_payload_nb_trans>
    224c:	10 92 04 22 	sts	0x2204, r1	; 0x802204 <udd_ctrl_payload_nb_trans+0x1>
    2250:	81 e0       	ldi	r24, 0x01	; 1
    2252:	80 93 07 22 	sts	0x2207, r24	; 0x802207 <udd_ep_control_state>
    2256:	e8 e1       	ldi	r30, 0x18	; 24
    2258:	f2 e2       	ldi	r31, 0x22	; 34
    225a:	02 e0       	ldi	r16, 0x02	; 2
    225c:	06 93       	lac	Z, r16
    225e:	03 c0       	rjmp	.+6      	; 0x2266 <udd_ctrl_interrupt_tc_setup+0xd6>
    2260:	c0 e0       	ldi	r28, 0x00	; 0
    2262:	01 c0       	rjmp	.+2      	; 0x2266 <udd_ctrl_interrupt_tc_setup+0xd6>
    2264:	c1 e0       	ldi	r28, 0x01	; 1
    2266:	8c 2f       	mov	r24, r28
    2268:	cf 91       	pop	r28
    226a:	0f 91       	pop	r16
    226c:	08 95       	ret

0000226e <udd_ep_trans_complet>:
    226e:	8f 92       	push	r8
    2270:	9f 92       	push	r9
    2272:	af 92       	push	r10
    2274:	bf 92       	push	r11
    2276:	df 92       	push	r13
    2278:	ef 92       	push	r14
    227a:	ff 92       	push	r15
    227c:	0f 93       	push	r16
    227e:	1f 93       	push	r17
    2280:	cf 93       	push	r28
    2282:	df 93       	push	r29
    2284:	d8 2e       	mov	r13, r24
    2286:	69 df       	rcall	.-302    	; 0x215a <udd_ep_get_job>
    2288:	8c 01       	movw	r16, r24
    228a:	bd 2c       	mov	r11, r13
    228c:	bb 1c       	adc	r11, r11
    228e:	bb 24       	eor	r11, r11
    2290:	bb 1c       	adc	r11, r11
    2292:	cd 2d       	mov	r28, r13
    2294:	cf 70       	andi	r28, 0x0F	; 15
    2296:	d0 e0       	ldi	r29, 0x00	; 0
    2298:	cc 0f       	add	r28, r28
    229a:	dd 1f       	adc	r29, r29
    229c:	cb 0d       	add	r28, r11
    229e:	d1 1d       	adc	r29, r1
    22a0:	ce 01       	movw	r24, r28
    22a2:	88 0f       	add	r24, r24
    22a4:	99 1f       	adc	r25, r25
    22a6:	88 0f       	add	r24, r24
    22a8:	99 1f       	adc	r25, r25
    22aa:	88 0f       	add	r24, r24
    22ac:	99 1f       	adc	r25, r25
    22ae:	9c 01       	movw	r18, r24
    22b0:	28 5e       	subi	r18, 0xE8	; 232
    22b2:	3d 4d       	sbci	r19, 0xDD	; 221
    22b4:	79 01       	movw	r14, r18
    22b6:	c9 01       	movw	r24, r18
    22b8:	2a df       	rcall	.-428    	; 0x210e <udd_ep_get_size>
    22ba:	4c 01       	movw	r8, r24
    22bc:	bb 20       	and	r11, r11
    22be:	09 f4       	brne	.+2      	; 0x22c2 <udd_ep_trans_complet+0x54>
    22c0:	70 c0       	rjmp	.+224    	; 0x23a2 <udd_ep_trans_complet+0x134>
    22c2:	fe 01       	movw	r30, r28
    22c4:	ee 0f       	add	r30, r30
    22c6:	ff 1f       	adc	r31, r31
    22c8:	ee 0f       	add	r30, r30
    22ca:	ff 1f       	adc	r31, r31
    22cc:	ee 0f       	add	r30, r30
    22ce:	ff 1f       	adc	r31, r31
    22d0:	e8 5f       	subi	r30, 0xF8	; 248
    22d2:	fd 4d       	sbci	r31, 0xDD	; 221
    22d4:	26 89       	ldd	r18, Z+22	; 0x16
    22d6:	37 89       	ldd	r19, Z+23	; 0x17
    22d8:	d8 01       	movw	r26, r16
    22da:	15 96       	adiw	r26, 0x05	; 5
    22dc:	8d 91       	ld	r24, X+
    22de:	9c 91       	ld	r25, X
    22e0:	16 97       	sbiw	r26, 0x06	; 6
    22e2:	82 0f       	add	r24, r18
    22e4:	93 1f       	adc	r25, r19
    22e6:	15 96       	adiw	r26, 0x05	; 5
    22e8:	8d 93       	st	X+, r24
    22ea:	9c 93       	st	X, r25
    22ec:	16 97       	sbiw	r26, 0x06	; 6
    22ee:	13 96       	adiw	r26, 0x03	; 3
    22f0:	2d 91       	ld	r18, X+
    22f2:	3c 91       	ld	r19, X
    22f4:	14 97       	sbiw	r26, 0x04	; 4
    22f6:	82 17       	cp	r24, r18
    22f8:	93 07       	cpc	r25, r19
    22fa:	09 f4       	brne	.+2      	; 0x22fe <udd_ep_trans_complet+0x90>
    22fc:	3c c0       	rjmp	.+120    	; 0x2376 <udd_ep_trans_complet+0x108>
    22fe:	28 1b       	sub	r18, r24
    2300:	39 0b       	sbc	r19, r25
    2302:	21 15       	cp	r18, r1
    2304:	b4 e0       	ldi	r27, 0x04	; 4
    2306:	3b 07       	cpc	r19, r27
    2308:	38 f0       	brcs	.+14     	; 0x2318 <udd_ep_trans_complet+0xaa>
    230a:	2f ef       	ldi	r18, 0xFF	; 255
    230c:	33 e0       	ldi	r19, 0x03	; 3
    230e:	c9 01       	movw	r24, r18
    2310:	b4 01       	movw	r22, r8
    2312:	71 d5       	rcall	.+2786   	; 0x2df6 <__udivmodhi4>
    2314:	28 1b       	sub	r18, r24
    2316:	39 0b       	sbc	r19, r25
    2318:	f8 01       	movw	r30, r16
    231a:	80 81       	ld	r24, Z
    231c:	81 ff       	sbrs	r24, 1
    231e:	09 c0       	rjmp	.+18     	; 0x2332 <udd_ep_trans_complet+0xc4>
    2320:	c9 01       	movw	r24, r18
    2322:	b4 01       	movw	r22, r8
    2324:	68 d5       	rcall	.+2768   	; 0x2df6 <__udivmodhi4>
    2326:	41 e0       	ldi	r20, 0x01	; 1
    2328:	89 2b       	or	r24, r25
    232a:	09 f0       	breq	.+2      	; 0x232e <udd_ep_trans_complet+0xc0>
    232c:	40 e0       	ldi	r20, 0x00	; 0
    232e:	84 2f       	mov	r24, r20
    2330:	01 c0       	rjmp	.+2      	; 0x2334 <udd_ep_trans_complet+0xc6>
    2332:	80 e0       	ldi	r24, 0x00	; 0
    2334:	d8 01       	movw	r26, r16
    2336:	9c 91       	ld	r25, X
    2338:	80 fb       	bst	r24, 0
    233a:	91 f9       	bld	r25, 1
    233c:	9c 93       	st	X, r25
    233e:	cc 0f       	add	r28, r28
    2340:	dd 1f       	adc	r29, r29
    2342:	cc 0f       	add	r28, r28
    2344:	dd 1f       	adc	r29, r29
    2346:	cc 0f       	add	r28, r28
    2348:	dd 1f       	adc	r29, r29
    234a:	c8 5f       	subi	r28, 0xF8	; 248
    234c:	dd 4d       	sbci	r29, 0xDD	; 221
    234e:	1e 8a       	std	Y+22, r1	; 0x16
    2350:	1f 8a       	std	Y+23, r1	; 0x17
    2352:	2a 8b       	std	Y+18, r18	; 0x12
    2354:	3b 8b       	std	Y+19, r19	; 0x13
    2356:	11 96       	adiw	r26, 0x01	; 1
    2358:	2d 91       	ld	r18, X+
    235a:	3c 91       	ld	r19, X
    235c:	12 97       	sbiw	r26, 0x02	; 2
    235e:	15 96       	adiw	r26, 0x05	; 5
    2360:	8d 91       	ld	r24, X+
    2362:	9c 91       	ld	r25, X
    2364:	16 97       	sbiw	r26, 0x06	; 6
    2366:	82 0f       	add	r24, r18
    2368:	93 1f       	adc	r25, r19
    236a:	8c 8b       	std	Y+20, r24	; 0x14
    236c:	9d 8b       	std	Y+21, r25	; 0x15
    236e:	f7 01       	movw	r30, r14
    2370:	02 e0       	ldi	r16, 0x02	; 2
    2372:	06 93       	lac	Z, r16
    2374:	ca c0       	rjmp	.+404    	; 0x250a <udd_ep_trans_complet+0x29c>
    2376:	d8 01       	movw	r26, r16
    2378:	8c 91       	ld	r24, X
    237a:	81 ff       	sbrs	r24, 1
    237c:	b3 c0       	rjmp	.+358    	; 0x24e4 <udd_ep_trans_complet+0x276>
    237e:	8d 7f       	andi	r24, 0xFD	; 253
    2380:	8c 93       	st	X, r24
    2382:	cc 0f       	add	r28, r28
    2384:	dd 1f       	adc	r29, r29
    2386:	cc 0f       	add	r28, r28
    2388:	dd 1f       	adc	r29, r29
    238a:	cc 0f       	add	r28, r28
    238c:	dd 1f       	adc	r29, r29
    238e:	c8 5f       	subi	r28, 0xF8	; 248
    2390:	dd 4d       	sbci	r29, 0xDD	; 221
    2392:	1e 8a       	std	Y+22, r1	; 0x16
    2394:	1f 8a       	std	Y+23, r1	; 0x17
    2396:	1a 8a       	std	Y+18, r1	; 0x12
    2398:	1b 8a       	std	Y+19, r1	; 0x13
    239a:	f7 01       	movw	r30, r14
    239c:	02 e0       	ldi	r16, 0x02	; 2
    239e:	06 93       	lac	Z, r16
    23a0:	b4 c0       	rjmp	.+360    	; 0x250a <udd_ep_trans_complet+0x29c>
    23a2:	fe 01       	movw	r30, r28
    23a4:	ee 0f       	add	r30, r30
    23a6:	ff 1f       	adc	r31, r31
    23a8:	ee 0f       	add	r30, r30
    23aa:	ff 1f       	adc	r31, r31
    23ac:	ee 0f       	add	r30, r30
    23ae:	ff 1f       	adc	r31, r31
    23b0:	e8 5f       	subi	r30, 0xF8	; 248
    23b2:	fd 4d       	sbci	r31, 0xDD	; 221
    23b4:	a2 88       	ldd	r10, Z+18	; 0x12
    23b6:	b3 88       	ldd	r11, Z+19	; 0x13
    23b8:	d8 01       	movw	r26, r16
    23ba:	8c 91       	ld	r24, X
    23bc:	82 ff       	sbrs	r24, 2
    23be:	19 c0       	rjmp	.+50     	; 0x23f2 <udd_ep_trans_complet+0x184>
    23c0:	11 96       	adiw	r26, 0x01	; 1
    23c2:	ed 91       	ld	r30, X+
    23c4:	fc 91       	ld	r31, X
    23c6:	12 97       	sbiw	r26, 0x02	; 2
    23c8:	15 96       	adiw	r26, 0x05	; 5
    23ca:	2d 91       	ld	r18, X+
    23cc:	3c 91       	ld	r19, X
    23ce:	16 97       	sbiw	r26, 0x06	; 6
    23d0:	13 96       	adiw	r26, 0x03	; 3
    23d2:	8d 91       	ld	r24, X+
    23d4:	9c 91       	ld	r25, X
    23d6:	14 97       	sbiw	r26, 0x04	; 4
    23d8:	b4 01       	movw	r22, r8
    23da:	0d d5       	rcall	.+2586   	; 0x2df6 <__udivmodhi4>
    23dc:	b0 e4       	ldi	r27, 0x40	; 64
    23de:	db 9e       	mul	r13, r27
    23e0:	b0 01       	movw	r22, r0
    23e2:	11 24       	eor	r1, r1
    23e4:	63 57       	subi	r22, 0x73	; 115
    23e6:	7f 4d       	sbci	r23, 0xDF	; 223
    23e8:	ac 01       	movw	r20, r24
    23ea:	cf 01       	movw	r24, r30
    23ec:	82 0f       	add	r24, r18
    23ee:	93 1f       	adc	r25, r19
    23f0:	1c d5       	rcall	.+2616   	; 0x2e2a <memcpy>
    23f2:	f8 01       	movw	r30, r16
    23f4:	25 81       	ldd	r18, Z+5	; 0x05
    23f6:	36 81       	ldd	r19, Z+6	; 0x06
    23f8:	2a 0d       	add	r18, r10
    23fa:	3b 1d       	adc	r19, r11
    23fc:	25 83       	std	Z+5, r18	; 0x05
    23fe:	36 83       	std	Z+6, r19	; 0x06
    2400:	83 81       	ldd	r24, Z+3	; 0x03
    2402:	94 81       	ldd	r25, Z+4	; 0x04
    2404:	82 17       	cp	r24, r18
    2406:	93 07       	cpc	r25, r19
    2408:	68 f4       	brcc	.+26     	; 0x2424 <udd_ep_trans_complet+0x1b6>
    240a:	85 83       	std	Z+5, r24	; 0x05
    240c:	96 83       	std	Z+6, r25	; 0x06
    240e:	cc 0f       	add	r28, r28
    2410:	dd 1f       	adc	r29, r29
    2412:	cc 0f       	add	r28, r28
    2414:	dd 1f       	adc	r29, r29
    2416:	cc 0f       	add	r28, r28
    2418:	dd 1f       	adc	r29, r29
    241a:	c8 5f       	subi	r28, 0xF8	; 248
    241c:	dd 4d       	sbci	r29, 0xDD	; 221
    241e:	8e 89       	ldd	r24, Y+22	; 0x16
    2420:	9f 89       	ldd	r25, Y+23	; 0x17
    2422:	60 c0       	rjmp	.+192    	; 0x24e4 <udd_ep_trans_complet+0x276>
    2424:	fe 01       	movw	r30, r28
    2426:	ee 0f       	add	r30, r30
    2428:	ff 1f       	adc	r31, r31
    242a:	ee 0f       	add	r30, r30
    242c:	ff 1f       	adc	r31, r31
    242e:	ee 0f       	add	r30, r30
    2430:	ff 1f       	adc	r31, r31
    2432:	e8 5f       	subi	r30, 0xF8	; 248
    2434:	fd 4d       	sbci	r31, 0xDD	; 221
    2436:	46 89       	ldd	r20, Z+22	; 0x16
    2438:	57 89       	ldd	r21, Z+23	; 0x17
    243a:	4a 15       	cp	r20, r10
    243c:	5b 05       	cpc	r21, r11
    243e:	09 f0       	breq	.+2      	; 0x2442 <udd_ep_trans_complet+0x1d4>
    2440:	51 c0       	rjmp	.+162    	; 0x24e4 <udd_ep_trans_complet+0x276>
    2442:	28 17       	cp	r18, r24
    2444:	39 07       	cpc	r19, r25
    2446:	09 f4       	brne	.+2      	; 0x244a <udd_ep_trans_complet+0x1dc>
    2448:	4d c0       	rjmp	.+154    	; 0x24e4 <udd_ep_trans_complet+0x276>
    244a:	ac 01       	movw	r20, r24
    244c:	42 1b       	sub	r20, r18
    244e:	53 0b       	sbc	r21, r19
    2450:	9a 01       	movw	r18, r20
    2452:	21 15       	cp	r18, r1
    2454:	54 e0       	ldi	r21, 0x04	; 4
    2456:	35 07       	cpc	r19, r21
    2458:	50 f0       	brcs	.+20     	; 0x246e <udd_ep_trans_complet+0x200>
    245a:	2f ef       	ldi	r18, 0xFF	; 255
    245c:	33 e0       	ldi	r19, 0x03	; 3
    245e:	c9 01       	movw	r24, r18
    2460:	b4 01       	movw	r22, r8
    2462:	c9 d4       	rcall	.+2450   	; 0x2df6 <__udivmodhi4>
    2464:	d9 01       	movw	r26, r18
    2466:	a8 1b       	sub	r26, r24
    2468:	b9 0b       	sbc	r27, r25
    246a:	cd 01       	movw	r24, r26
    246c:	07 c0       	rjmp	.+14     	; 0x247c <udd_ep_trans_complet+0x20e>
    246e:	c9 01       	movw	r24, r18
    2470:	b4 01       	movw	r22, r8
    2472:	c1 d4       	rcall	.+2434   	; 0x2df6 <__udivmodhi4>
    2474:	f9 01       	movw	r30, r18
    2476:	e8 1b       	sub	r30, r24
    2478:	f9 0b       	sbc	r31, r25
    247a:	cf 01       	movw	r24, r30
    247c:	fe 01       	movw	r30, r28
    247e:	ee 0f       	add	r30, r30
    2480:	ff 1f       	adc	r31, r31
    2482:	ee 0f       	add	r30, r30
    2484:	ff 1f       	adc	r31, r31
    2486:	ee 0f       	add	r30, r30
    2488:	ff 1f       	adc	r31, r31
    248a:	e8 5f       	subi	r30, 0xF8	; 248
    248c:	fd 4d       	sbci	r31, 0xDD	; 221
    248e:	12 8a       	std	Z+18, r1	; 0x12
    2490:	13 8a       	std	Z+19, r1	; 0x13
    2492:	88 15       	cp	r24, r8
    2494:	99 05       	cpc	r25, r9
    2496:	78 f4       	brcc	.+30     	; 0x24b6 <udd_ep_trans_complet+0x248>
    2498:	d8 01       	movw	r26, r16
    249a:	8c 91       	ld	r24, X
    249c:	84 60       	ori	r24, 0x04	; 4
    249e:	8c 93       	st	X, r24
    24a0:	b0 e4       	ldi	r27, 0x40	; 64
    24a2:	db 9e       	mul	r13, r27
    24a4:	c0 01       	movw	r24, r0
    24a6:	11 24       	eor	r1, r1
    24a8:	83 57       	subi	r24, 0x73	; 115
    24aa:	9f 4d       	sbci	r25, 0xDF	; 223
    24ac:	84 8b       	std	Z+20, r24	; 0x14
    24ae:	95 8b       	std	Z+21, r25	; 0x15
    24b0:	86 8a       	std	Z+22, r8	; 0x16
    24b2:	97 8a       	std	Z+23, r9	; 0x17
    24b4:	13 c0       	rjmp	.+38     	; 0x24dc <udd_ep_trans_complet+0x26e>
    24b6:	f8 01       	movw	r30, r16
    24b8:	41 81       	ldd	r20, Z+1	; 0x01
    24ba:	52 81       	ldd	r21, Z+2	; 0x02
    24bc:	25 81       	ldd	r18, Z+5	; 0x05
    24be:	36 81       	ldd	r19, Z+6	; 0x06
    24c0:	24 0f       	add	r18, r20
    24c2:	35 1f       	adc	r19, r21
    24c4:	cc 0f       	add	r28, r28
    24c6:	dd 1f       	adc	r29, r29
    24c8:	cc 0f       	add	r28, r28
    24ca:	dd 1f       	adc	r29, r29
    24cc:	cc 0f       	add	r28, r28
    24ce:	dd 1f       	adc	r29, r29
    24d0:	c8 5f       	subi	r28, 0xF8	; 248
    24d2:	dd 4d       	sbci	r29, 0xDD	; 221
    24d4:	2c 8b       	std	Y+20, r18	; 0x14
    24d6:	3d 8b       	std	Y+21, r19	; 0x15
    24d8:	8e 8b       	std	Y+22, r24	; 0x16
    24da:	9f 8b       	std	Y+23, r25	; 0x17
    24dc:	f7 01       	movw	r30, r14
    24de:	02 e0       	ldi	r16, 0x02	; 2
    24e0:	06 93       	lac	Z, r16
    24e2:	13 c0       	rjmp	.+38     	; 0x250a <udd_ep_trans_complet+0x29c>
    24e4:	d8 01       	movw	r26, r16
    24e6:	8c 91       	ld	r24, X
    24e8:	80 ff       	sbrs	r24, 0
    24ea:	0f c0       	rjmp	.+30     	; 0x250a <udd_ep_trans_complet+0x29c>
    24ec:	8e 7f       	andi	r24, 0xFE	; 254
    24ee:	8c 93       	st	X, r24
    24f0:	17 96       	adiw	r26, 0x07	; 7
    24f2:	ed 91       	ld	r30, X+
    24f4:	fc 91       	ld	r31, X
    24f6:	18 97       	sbiw	r26, 0x08	; 8
    24f8:	30 97       	sbiw	r30, 0x00	; 0
    24fa:	39 f0       	breq	.+14     	; 0x250a <udd_ep_trans_complet+0x29c>
    24fc:	15 96       	adiw	r26, 0x05	; 5
    24fe:	6d 91       	ld	r22, X+
    2500:	7c 91       	ld	r23, X
    2502:	16 97       	sbiw	r26, 0x06	; 6
    2504:	4d 2d       	mov	r20, r13
    2506:	80 e0       	ldi	r24, 0x00	; 0
    2508:	09 95       	icall
    250a:	df 91       	pop	r29
    250c:	cf 91       	pop	r28
    250e:	1f 91       	pop	r17
    2510:	0f 91       	pop	r16
    2512:	ff 90       	pop	r15
    2514:	ef 90       	pop	r14
    2516:	df 90       	pop	r13
    2518:	bf 90       	pop	r11
    251a:	af 90       	pop	r10
    251c:	9f 90       	pop	r9
    251e:	8f 90       	pop	r8
    2520:	08 95       	ret

00002522 <udd_attach>:
    2522:	cf 93       	push	r28
    2524:	cf b7       	in	r28, 0x3f	; 63
    2526:	f8 94       	cli
    2528:	81 e0       	ldi	r24, 0x01	; 1
    252a:	11 dd       	rcall	.-1502   	; 0x1f4e <udd_sleep_mode>
    252c:	ea ec       	ldi	r30, 0xCA	; 202
    252e:	f4 e0       	ldi	r31, 0x04	; 4
    2530:	80 e4       	ldi	r24, 0x40	; 64
    2532:	80 83       	st	Z, r24
    2534:	80 e2       	ldi	r24, 0x20	; 32
    2536:	80 83       	st	Z, r24
    2538:	e1 ec       	ldi	r30, 0xC1	; 193
    253a:	f4 e0       	ldi	r31, 0x04	; 4
    253c:	80 81       	ld	r24, Z
    253e:	81 60       	ori	r24, 0x01	; 1
    2540:	80 83       	st	Z, r24
    2542:	a9 ec       	ldi	r26, 0xC9	; 201
    2544:	b4 e0       	ldi	r27, 0x04	; 4
    2546:	8c 91       	ld	r24, X
    2548:	82 60       	ori	r24, 0x02	; 2
    254a:	8c 93       	st	X, r24
    254c:	e8 ec       	ldi	r30, 0xC8	; 200
    254e:	f4 e0       	ldi	r31, 0x04	; 4
    2550:	80 81       	ld	r24, Z
    2552:	80 64       	ori	r24, 0x40	; 64
    2554:	80 83       	st	Z, r24
    2556:	8c 91       	ld	r24, X
    2558:	81 60       	ori	r24, 0x01	; 1
    255a:	8c 93       	st	X, r24
    255c:	80 81       	ld	r24, Z
    255e:	80 68       	ori	r24, 0x80	; 128
    2560:	80 83       	st	Z, r24
    2562:	cf bf       	out	0x3f, r28	; 63
    2564:	cf 91       	pop	r28
    2566:	08 95       	ret

00002568 <udd_enable>:
    2568:	cf 93       	push	r28
    256a:	df 93       	push	r29
    256c:	c0 e6       	ldi	r28, 0x60	; 96
    256e:	d0 e0       	ldi	r29, 0x00	; 0
    2570:	18 82       	st	Y, r1
    2572:	80 e3       	ldi	r24, 0x30	; 48
    2574:	0e 94 37 0a 	call	0x146e	; 0x146e <sysclk_enable_usb>
    2578:	e0 ec       	ldi	r30, 0xC0	; 192
    257a:	f4 e0       	ldi	r31, 0x04	; 4
    257c:	80 81       	ld	r24, Z
    257e:	80 64       	ori	r24, 0x40	; 64
    2580:	80 83       	st	Z, r24
    2582:	81 e0       	ldi	r24, 0x01	; 1
    2584:	88 83       	st	Y, r24
    2586:	cf b7       	in	r28, 0x3f	; 63
    2588:	f8 94       	cli
    258a:	80 e0       	ldi	r24, 0x00	; 0
    258c:	90 e0       	ldi	r25, 0x00	; 0
    258e:	fc 01       	movw	r30, r24
    2590:	ee 0f       	add	r30, r30
    2592:	ff 1f       	adc	r31, r31
    2594:	ee 0f       	add	r30, r30
    2596:	ff 1f       	adc	r31, r31
    2598:	ee 0f       	add	r30, r30
    259a:	ff 1f       	adc	r31, r31
    259c:	e8 5f       	subi	r30, 0xF8	; 248
    259e:	fd 4d       	sbci	r31, 0xDD	; 221
    25a0:	11 8a       	std	Z+17, r1	; 0x11
    25a2:	01 96       	adiw	r24, 0x01	; 1
    25a4:	88 30       	cpi	r24, 0x08	; 8
    25a6:	91 05       	cpc	r25, r1
    25a8:	91 f7       	brne	.-28     	; 0x258e <udd_enable+0x26>
    25aa:	ed e8       	ldi	r30, 0x8D	; 141
    25ac:	f1 e2       	ldi	r31, 0x21	; 33
    25ae:	80 81       	ld	r24, Z
    25b0:	8e 7f       	andi	r24, 0xFE	; 254
    25b2:	80 83       	st	Z, r24
    25b4:	e6 e9       	ldi	r30, 0x96	; 150
    25b6:	f1 e2       	ldi	r31, 0x21	; 33
    25b8:	80 81       	ld	r24, Z
    25ba:	8e 7f       	andi	r24, 0xFE	; 254
    25bc:	80 83       	st	Z, r24
    25be:	ef e9       	ldi	r30, 0x9F	; 159
    25c0:	f1 e2       	ldi	r31, 0x21	; 33
    25c2:	80 81       	ld	r24, Z
    25c4:	8e 7f       	andi	r24, 0xFE	; 254
    25c6:	80 83       	st	Z, r24
    25c8:	e8 ea       	ldi	r30, 0xA8	; 168
    25ca:	f1 e2       	ldi	r31, 0x21	; 33
    25cc:	80 81       	ld	r24, Z
    25ce:	8e 7f       	andi	r24, 0xFE	; 254
    25d0:	80 83       	st	Z, r24
    25d2:	e1 eb       	ldi	r30, 0xB1	; 177
    25d4:	f1 e2       	ldi	r31, 0x21	; 33
    25d6:	80 81       	ld	r24, Z
    25d8:	8e 7f       	andi	r24, 0xFE	; 254
    25da:	80 83       	st	Z, r24
    25dc:	ea eb       	ldi	r30, 0xBA	; 186
    25de:	f1 e2       	ldi	r31, 0x21	; 33
    25e0:	80 81       	ld	r24, Z
    25e2:	8e 7f       	andi	r24, 0xFE	; 254
    25e4:	80 83       	st	Z, r24
    25e6:	6a e1       	ldi	r22, 0x1A	; 26
    25e8:	70 e0       	ldi	r23, 0x00	; 0
    25ea:	82 e0       	ldi	r24, 0x02	; 2
    25ec:	a6 dc       	rcall	.-1716   	; 0x1f3a <nvm_read_byte>
    25ee:	8f 3f       	cpi	r24, 0xFF	; 255
    25f0:	19 f0       	breq	.+6      	; 0x25f8 <udd_enable+0x90>
    25f2:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    25f6:	03 c0       	rjmp	.+6      	; 0x25fe <udd_enable+0x96>
    25f8:	8f e1       	ldi	r24, 0x1F	; 31
    25fa:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    25fe:	6b e1       	ldi	r22, 0x1B	; 27
    2600:	70 e0       	ldi	r23, 0x00	; 0
    2602:	82 e0       	ldi	r24, 0x02	; 2
    2604:	9a dc       	rcall	.-1740   	; 0x1f3a <nvm_read_byte>
    2606:	8f 3f       	cpi	r24, 0xFF	; 255
    2608:	19 f0       	breq	.+6      	; 0x2610 <udd_enable+0xa8>
    260a:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    260e:	03 c0       	rjmp	.+6      	; 0x2616 <udd_enable+0xae>
    2610:	8f e1       	ldi	r24, 0x1F	; 31
    2612:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    2616:	e0 ec       	ldi	r30, 0xC0	; 192
    2618:	f4 e0       	ldi	r31, 0x04	; 4
    261a:	80 81       	ld	r24, Z
    261c:	83 60       	ori	r24, 0x03	; 3
    261e:	80 83       	st	Z, r24
    2620:	80 81       	ld	r24, Z
    2622:	80 68       	ori	r24, 0x80	; 128
    2624:	80 83       	st	Z, r24
    2626:	80 81       	ld	r24, Z
    2628:	80 61       	ori	r24, 0x10	; 16
    262a:	80 83       	st	Z, r24
    262c:	88 e1       	ldi	r24, 0x18	; 24
    262e:	92 e2       	ldi	r25, 0x22	; 34
    2630:	86 83       	std	Z+6, r24	; 0x06
    2632:	97 83       	std	Z+7, r25	; 0x07
    2634:	80 81       	ld	r24, Z
    2636:	80 62       	ori	r24, 0x20	; 32
    2638:	80 83       	st	Z, r24
    263a:	8f ef       	ldi	r24, 0xFF	; 255
    263c:	80 93 c5 04 	sts	0x04C5, r24	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
    2640:	e8 ec       	ldi	r30, 0xC8	; 200
    2642:	f4 e0       	ldi	r31, 0x04	; 4
    2644:	80 81       	ld	r24, Z
    2646:	82 60       	ori	r24, 0x02	; 2
    2648:	80 83       	st	Z, r24
    264a:	10 92 5c 22 	sts	0x225C, r1	; 0x80225c <udd_b_idle>
    264e:	80 91 55 2e 	lds	r24, 0x2E55	; 0x802e55 <sleepmgr_locks+0x5>
    2652:	8f 3f       	cpi	r24, 0xFF	; 255
    2654:	09 f4       	brne	.+2      	; 0x2658 <udd_enable+0xf0>
    2656:	ff cf       	rjmp	.-2      	; 0x2656 <udd_enable+0xee>
    2658:	9f b7       	in	r25, 0x3f	; 63
    265a:	f8 94       	cli
    265c:	e0 e5       	ldi	r30, 0x50	; 80
    265e:	fe e2       	ldi	r31, 0x2E	; 46
    2660:	85 81       	ldd	r24, Z+5	; 0x05
    2662:	8f 5f       	subi	r24, 0xFF	; 255
    2664:	85 83       	std	Z+5, r24	; 0x05
    2666:	9f bf       	out	0x3f, r25	; 63
    2668:	5c df       	rcall	.-328    	; 0x2522 <udd_attach>
    266a:	cf bf       	out	0x3f, r28	; 63
    266c:	df 91       	pop	r29
    266e:	cf 91       	pop	r28
    2670:	08 95       	ret

00002672 <udd_set_address>:
    2672:	80 93 c3 04 	sts	0x04C3, r24	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    2676:	08 95       	ret

00002678 <udd_getaddress>:
    2678:	80 91 c3 04 	lds	r24, 0x04C3	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    267c:	08 95       	ret

0000267e <udd_set_setup_payload>:
    267e:	e4 e6       	ldi	r30, 0x64	; 100
    2680:	f4 e2       	ldi	r31, 0x24	; 36
    2682:	80 87       	std	Z+8, r24	; 0x08
    2684:	91 87       	std	Z+9, r25	; 0x09
    2686:	62 87       	std	Z+10, r22	; 0x0a
    2688:	73 87       	std	Z+11, r23	; 0x0b
    268a:	08 95       	ret

0000268c <udd_ep_alloc>:
    268c:	28 2f       	mov	r18, r24
    268e:	2f 70       	andi	r18, 0x0F	; 15
    2690:	30 e0       	ldi	r19, 0x00	; 0
    2692:	22 0f       	add	r18, r18
    2694:	33 1f       	adc	r19, r19
    2696:	08 2e       	mov	r0, r24
    2698:	00 0c       	add	r0, r0
    269a:	99 0b       	sbc	r25, r25
    269c:	88 27       	eor	r24, r24
    269e:	99 0f       	add	r25, r25
    26a0:	88 1f       	adc	r24, r24
    26a2:	99 27       	eor	r25, r25
    26a4:	82 0f       	add	r24, r18
    26a6:	93 1f       	adc	r25, r19
    26a8:	fc 01       	movw	r30, r24
    26aa:	ee 0f       	add	r30, r30
    26ac:	ff 1f       	adc	r31, r31
    26ae:	ee 0f       	add	r30, r30
    26b0:	ff 1f       	adc	r31, r31
    26b2:	ee 0f       	add	r30, r30
    26b4:	ff 1f       	adc	r31, r31
    26b6:	e8 5f       	subi	r30, 0xF8	; 248
    26b8:	fd 4d       	sbci	r31, 0xDD	; 221
    26ba:	21 89       	ldd	r18, Z+17	; 0x11
    26bc:	20 7c       	andi	r18, 0xC0	; 192
    26be:	09 f0       	breq	.+2      	; 0x26c2 <udd_ep_alloc+0x36>
    26c0:	58 c0       	rjmp	.+176    	; 0x2772 <udd_ep_alloc+0xe6>
    26c2:	63 70       	andi	r22, 0x03	; 3
    26c4:	61 30       	cpi	r22, 0x01	; 1
    26c6:	11 f0       	breq	.+4      	; 0x26cc <udd_ep_alloc+0x40>
    26c8:	18 f4       	brcc	.+6      	; 0x26d0 <udd_ep_alloc+0x44>
    26ca:	04 c0       	rjmp	.+8      	; 0x26d4 <udd_ep_alloc+0x48>
    26cc:	20 ec       	ldi	r18, 0xC0	; 192
    26ce:	03 c0       	rjmp	.+6      	; 0x26d6 <udd_ep_alloc+0x4a>
    26d0:	20 e8       	ldi	r18, 0x80	; 128
    26d2:	01 c0       	rjmp	.+2      	; 0x26d6 <udd_ep_alloc+0x4a>
    26d4:	20 e4       	ldi	r18, 0x40	; 64
    26d6:	40 38       	cpi	r20, 0x80	; 128
    26d8:	51 05       	cpc	r21, r1
    26da:	e9 f0       	breq	.+58     	; 0x2716 <udd_ep_alloc+0x8a>
    26dc:	50 f4       	brcc	.+20     	; 0x26f2 <udd_ep_alloc+0x66>
    26de:	40 32       	cpi	r20, 0x20	; 32
    26e0:	51 05       	cpc	r21, r1
    26e2:	a9 f0       	breq	.+42     	; 0x270e <udd_ep_alloc+0x82>
    26e4:	40 34       	cpi	r20, 0x40	; 64
    26e6:	51 05       	cpc	r21, r1
    26e8:	a1 f0       	breq	.+40     	; 0x2712 <udd_ep_alloc+0x86>
    26ea:	40 31       	cpi	r20, 0x10	; 16
    26ec:	51 05       	cpc	r21, r1
    26ee:	d9 f4       	brne	.+54     	; 0x2726 <udd_ep_alloc+0x9a>
    26f0:	0c c0       	rjmp	.+24     	; 0x270a <udd_ep_alloc+0x7e>
    26f2:	41 15       	cp	r20, r1
    26f4:	32 e0       	ldi	r19, 0x02	; 2
    26f6:	53 07       	cpc	r21, r19
    26f8:	91 f0       	breq	.+36     	; 0x271e <udd_ep_alloc+0x92>
    26fa:	4f 3f       	cpi	r20, 0xFF	; 255
    26fc:	33 e0       	ldi	r19, 0x03	; 3
    26fe:	53 07       	cpc	r21, r19
    2700:	81 f0       	breq	.+32     	; 0x2722 <udd_ep_alloc+0x96>
    2702:	41 15       	cp	r20, r1
    2704:	51 40       	sbci	r21, 0x01	; 1
    2706:	79 f4       	brne	.+30     	; 0x2726 <udd_ep_alloc+0x9a>
    2708:	08 c0       	rjmp	.+16     	; 0x271a <udd_ep_alloc+0x8e>
    270a:	41 e0       	ldi	r20, 0x01	; 1
    270c:	0d c0       	rjmp	.+26     	; 0x2728 <udd_ep_alloc+0x9c>
    270e:	42 e0       	ldi	r20, 0x02	; 2
    2710:	0b c0       	rjmp	.+22     	; 0x2728 <udd_ep_alloc+0x9c>
    2712:	43 e0       	ldi	r20, 0x03	; 3
    2714:	09 c0       	rjmp	.+18     	; 0x2728 <udd_ep_alloc+0x9c>
    2716:	44 e0       	ldi	r20, 0x04	; 4
    2718:	07 c0       	rjmp	.+14     	; 0x2728 <udd_ep_alloc+0x9c>
    271a:	45 e0       	ldi	r20, 0x05	; 5
    271c:	05 c0       	rjmp	.+10     	; 0x2728 <udd_ep_alloc+0x9c>
    271e:	46 e0       	ldi	r20, 0x06	; 6
    2720:	03 c0       	rjmp	.+6      	; 0x2728 <udd_ep_alloc+0x9c>
    2722:	47 e0       	ldi	r20, 0x07	; 7
    2724:	01 c0       	rjmp	.+2      	; 0x2728 <udd_ep_alloc+0x9c>
    2726:	40 e0       	ldi	r20, 0x00	; 0
    2728:	fc 01       	movw	r30, r24
    272a:	ee 0f       	add	r30, r30
    272c:	ff 1f       	adc	r31, r31
    272e:	ee 0f       	add	r30, r30
    2730:	ff 1f       	adc	r31, r31
    2732:	ee 0f       	add	r30, r30
    2734:	ff 1f       	adc	r31, r31
    2736:	e8 5f       	subi	r30, 0xF8	; 248
    2738:	fd 4d       	sbci	r31, 0xDD	; 221
    273a:	11 8a       	std	Z+17, r1	; 0x11
    273c:	dc 01       	movw	r26, r24
    273e:	aa 0f       	add	r26, r26
    2740:	bb 1f       	adc	r27, r27
    2742:	aa 0f       	add	r26, r26
    2744:	bb 1f       	adc	r27, r27
    2746:	aa 0f       	add	r26, r26
    2748:	bb 1f       	adc	r27, r27
    274a:	a8 5e       	subi	r26, 0xE8	; 232
    274c:	bd 4d       	sbci	r27, 0xDD	; 221
    274e:	36 e0       	ldi	r19, 0x06	; 6
    2750:	3c 93       	st	X, r19
    2752:	24 2b       	or	r18, r20
    2754:	21 8b       	std	Z+17, r18	; 0x11
    2756:	88 0f       	add	r24, r24
    2758:	99 1f       	adc	r25, r25
    275a:	88 0f       	add	r24, r24
    275c:	99 1f       	adc	r25, r25
    275e:	88 0f       	add	r24, r24
    2760:	99 1f       	adc	r25, r25
    2762:	fc 01       	movw	r30, r24
    2764:	e8 5f       	subi	r30, 0xF8	; 248
    2766:	fd 4d       	sbci	r31, 0xDD	; 221
    2768:	81 89       	ldd	r24, Z+17	; 0x11
    276a:	80 62       	ori	r24, 0x20	; 32
    276c:	81 8b       	std	Z+17, r24	; 0x11
    276e:	81 e0       	ldi	r24, 0x01	; 1
    2770:	08 95       	ret
    2772:	80 e0       	ldi	r24, 0x00	; 0
    2774:	08 95       	ret

00002776 <udd_ep_is_halted>:
    2776:	e8 2f       	mov	r30, r24
    2778:	ef 70       	andi	r30, 0x0F	; 15
    277a:	f0 e0       	ldi	r31, 0x00	; 0
    277c:	ee 0f       	add	r30, r30
    277e:	ff 1f       	adc	r31, r31
    2780:	08 2e       	mov	r0, r24
    2782:	00 0c       	add	r0, r0
    2784:	99 0b       	sbc	r25, r25
    2786:	88 27       	eor	r24, r24
    2788:	99 0f       	add	r25, r25
    278a:	88 1f       	adc	r24, r24
    278c:	99 27       	eor	r25, r25
    278e:	e8 0f       	add	r30, r24
    2790:	f9 1f       	adc	r31, r25
    2792:	ee 0f       	add	r30, r30
    2794:	ff 1f       	adc	r31, r31
    2796:	ee 0f       	add	r30, r30
    2798:	ff 1f       	adc	r31, r31
    279a:	ee 0f       	add	r30, r30
    279c:	ff 1f       	adc	r31, r31
    279e:	e8 5f       	subi	r30, 0xF8	; 248
    27a0:	fd 4d       	sbci	r31, 0xDD	; 221
    27a2:	81 89       	ldd	r24, Z+17	; 0x11
    27a4:	82 fb       	bst	r24, 2
    27a6:	88 27       	eor	r24, r24
    27a8:	80 f9       	bld	r24, 0
    27aa:	08 95       	ret

000027ac <udd_ep_clear_halt>:
    27ac:	28 2f       	mov	r18, r24
    27ae:	2f 70       	andi	r18, 0x0F	; 15
    27b0:	30 e0       	ldi	r19, 0x00	; 0
    27b2:	a9 01       	movw	r20, r18
    27b4:	44 0f       	add	r20, r20
    27b6:	55 1f       	adc	r21, r21
    27b8:	28 2f       	mov	r18, r24
    27ba:	08 2e       	mov	r0, r24
    27bc:	00 0c       	add	r0, r0
    27be:	33 0b       	sbc	r19, r19
    27c0:	22 27       	eor	r18, r18
    27c2:	33 0f       	add	r19, r19
    27c4:	22 1f       	adc	r18, r18
    27c6:	33 27       	eor	r19, r19
    27c8:	24 0f       	add	r18, r20
    27ca:	35 1f       	adc	r19, r21
    27cc:	f9 01       	movw	r30, r18
    27ce:	ee 0f       	add	r30, r30
    27d0:	ff 1f       	adc	r31, r31
    27d2:	ee 0f       	add	r30, r30
    27d4:	ff 1f       	adc	r31, r31
    27d6:	ee 0f       	add	r30, r30
    27d8:	ff 1f       	adc	r31, r31
    27da:	e8 5f       	subi	r30, 0xF8	; 248
    27dc:	fd 4d       	sbci	r31, 0xDD	; 221
    27de:	91 89       	ldd	r25, Z+17	; 0x11
    27e0:	92 ff       	sbrs	r25, 2
    27e2:	17 c0       	rjmp	.+46     	; 0x2812 <udd_ep_clear_halt+0x66>
    27e4:	22 0f       	add	r18, r18
    27e6:	33 1f       	adc	r19, r19
    27e8:	22 0f       	add	r18, r18
    27ea:	33 1f       	adc	r19, r19
    27ec:	22 0f       	add	r18, r18
    27ee:	33 1f       	adc	r19, r19
    27f0:	f9 01       	movw	r30, r18
    27f2:	e8 5f       	subi	r30, 0xF8	; 248
    27f4:	fd 4d       	sbci	r31, 0xDD	; 221
    27f6:	91 89       	ldd	r25, Z+17	; 0x11
    27f8:	9b 7f       	andi	r25, 0xFB	; 251
    27fa:	91 8b       	std	Z+17, r25	; 0x11
    27fc:	ae dc       	rcall	.-1700   	; 0x215a <udd_ep_get_job>
    27fe:	fc 01       	movw	r30, r24
    2800:	80 81       	ld	r24, Z
    2802:	80 ff       	sbrs	r24, 0
    2804:	06 c0       	rjmp	.+12     	; 0x2812 <udd_ep_clear_halt+0x66>
    2806:	8e 7f       	andi	r24, 0xFE	; 254
    2808:	80 83       	st	Z, r24
    280a:	07 80       	ldd	r0, Z+7	; 0x07
    280c:	f0 85       	ldd	r31, Z+8	; 0x08
    280e:	e0 2d       	mov	r30, r0
    2810:	09 95       	icall
    2812:	81 e0       	ldi	r24, 0x01	; 1
    2814:	08 95       	ret

00002816 <udd_ep_run>:
    2816:	7f 92       	push	r7
    2818:	8f 92       	push	r8
    281a:	9f 92       	push	r9
    281c:	af 92       	push	r10
    281e:	bf 92       	push	r11
    2820:	cf 92       	push	r12
    2822:	df 92       	push	r13
    2824:	ef 92       	push	r14
    2826:	ff 92       	push	r15
    2828:	0f 93       	push	r16
    282a:	1f 93       	push	r17
    282c:	cf 93       	push	r28
    282e:	df 93       	push	r29
    2830:	98 2e       	mov	r9, r24
    2832:	86 2e       	mov	r8, r22
    2834:	6a 01       	movw	r12, r20
    2836:	79 01       	movw	r14, r18
    2838:	90 dc       	rcall	.-1760   	; 0x215a <udd_ep_get_job>
    283a:	5c 01       	movw	r10, r24
    283c:	79 2c       	mov	r7, r9
    283e:	77 1c       	adc	r7, r7
    2840:	77 24       	eor	r7, r7
    2842:	77 1c       	adc	r7, r7
    2844:	c9 2d       	mov	r28, r9
    2846:	cf 70       	andi	r28, 0x0F	; 15
    2848:	d0 e0       	ldi	r29, 0x00	; 0
    284a:	cc 0f       	add	r28, r28
    284c:	dd 1f       	adc	r29, r29
    284e:	c7 0d       	add	r28, r7
    2850:	d1 1d       	adc	r29, r1
    2852:	fe 01       	movw	r30, r28
    2854:	ee 0f       	add	r30, r30
    2856:	ff 1f       	adc	r31, r31
    2858:	ee 0f       	add	r30, r30
    285a:	ff 1f       	adc	r31, r31
    285c:	ee 0f       	add	r30, r30
    285e:	ff 1f       	adc	r31, r31
    2860:	e8 5f       	subi	r30, 0xF8	; 248
    2862:	fd 4d       	sbci	r31, 0xDD	; 221
    2864:	81 89       	ldd	r24, Z+17	; 0x11
    2866:	80 7c       	andi	r24, 0xC0	; 192
    2868:	09 f4       	brne	.+2      	; 0x286c <udd_ep_run+0x56>
    286a:	7d c0       	rjmp	.+250    	; 0x2966 <udd_ep_run+0x150>
    286c:	fe 01       	movw	r30, r28
    286e:	ee 0f       	add	r30, r30
    2870:	ff 1f       	adc	r31, r31
    2872:	ee 0f       	add	r30, r30
    2874:	ff 1f       	adc	r31, r31
    2876:	ee 0f       	add	r30, r30
    2878:	ff 1f       	adc	r31, r31
    287a:	e8 5f       	subi	r30, 0xF8	; 248
    287c:	fd 4d       	sbci	r31, 0xDD	; 221
    287e:	81 89       	ldd	r24, Z+17	; 0x11
    2880:	80 7c       	andi	r24, 0xC0	; 192
    2882:	80 3c       	cpi	r24, 0xC0	; 192
    2884:	61 f0       	breq	.+24     	; 0x289e <udd_ep_run+0x88>
    2886:	fe 01       	movw	r30, r28
    2888:	ee 0f       	add	r30, r30
    288a:	ff 1f       	adc	r31, r31
    288c:	ee 0f       	add	r30, r30
    288e:	ff 1f       	adc	r31, r31
    2890:	ee 0f       	add	r30, r30
    2892:	ff 1f       	adc	r31, r31
    2894:	e8 5f       	subi	r30, 0xF8	; 248
    2896:	fd 4d       	sbci	r31, 0xDD	; 221
    2898:	81 89       	ldd	r24, Z+17	; 0x11
    289a:	82 fd       	sbrc	r24, 2
    289c:	66 c0       	rjmp	.+204    	; 0x296a <udd_ep_run+0x154>
    289e:	8f b7       	in	r24, 0x3f	; 63
    28a0:	f8 94       	cli
    28a2:	f5 01       	movw	r30, r10
    28a4:	90 81       	ld	r25, Z
    28a6:	90 ff       	sbrs	r25, 0
    28a8:	03 c0       	rjmp	.+6      	; 0x28b0 <udd_ep_run+0x9a>
    28aa:	8f bf       	out	0x3f, r24	; 63
    28ac:	71 2c       	mov	r7, r1
    28ae:	5e c0       	rjmp	.+188    	; 0x296c <udd_ep_run+0x156>
    28b0:	f5 01       	movw	r30, r10
    28b2:	90 81       	ld	r25, Z
    28b4:	91 60       	ori	r25, 0x01	; 1
    28b6:	90 83       	st	Z, r25
    28b8:	8f bf       	out	0x3f, r24	; 63
    28ba:	c1 82       	std	Z+1, r12	; 0x01
    28bc:	d2 82       	std	Z+2, r13	; 0x02
    28be:	e3 82       	std	Z+3, r14	; 0x03
    28c0:	f4 82       	std	Z+4, r15	; 0x04
    28c2:	15 82       	std	Z+5, r1	; 0x05
    28c4:	16 82       	std	Z+6, r1	; 0x06
    28c6:	07 83       	std	Z+7, r16	; 0x07
    28c8:	10 87       	std	Z+8, r17	; 0x08
    28ca:	81 10       	cpse	r8, r1
    28cc:	06 c0       	rjmp	.+12     	; 0x28da <udd_ep_run+0xc4>
    28ce:	91 e0       	ldi	r25, 0x01	; 1
    28d0:	e1 14       	cp	r14, r1
    28d2:	f1 04       	cpc	r15, r1
    28d4:	19 f0       	breq	.+6      	; 0x28dc <udd_ep_run+0xc6>
    28d6:	90 e0       	ldi	r25, 0x00	; 0
    28d8:	01 c0       	rjmp	.+2      	; 0x28dc <udd_ep_run+0xc6>
    28da:	91 e0       	ldi	r25, 0x01	; 1
    28dc:	f5 01       	movw	r30, r10
    28de:	80 81       	ld	r24, Z
    28e0:	90 fb       	bst	r25, 0
    28e2:	81 f9       	bld	r24, 1
    28e4:	8b 7f       	andi	r24, 0xFB	; 251
    28e6:	80 83       	st	Z, r24
    28e8:	77 20       	and	r7, r7
    28ea:	59 f0       	breq	.+22     	; 0x2902 <udd_ep_run+0xec>
    28ec:	cc 0f       	add	r28, r28
    28ee:	dd 1f       	adc	r29, r29
    28f0:	cc 0f       	add	r28, r28
    28f2:	dd 1f       	adc	r29, r29
    28f4:	cc 0f       	add	r28, r28
    28f6:	dd 1f       	adc	r29, r29
    28f8:	c8 5f       	subi	r28, 0xF8	; 248
    28fa:	dd 4d       	sbci	r29, 0xDD	; 221
    28fc:	1e 8a       	std	Y+22, r1	; 0x16
    28fe:	1f 8a       	std	Y+23, r1	; 0x17
    2900:	2d c0       	rjmp	.+90     	; 0x295c <udd_ep_run+0x146>
    2902:	fe 01       	movw	r30, r28
    2904:	ee 0f       	add	r30, r30
    2906:	ff 1f       	adc	r31, r31
    2908:	ee 0f       	add	r30, r30
    290a:	ff 1f       	adc	r31, r31
    290c:	ee 0f       	add	r30, r30
    290e:	ff 1f       	adc	r31, r31
    2910:	e8 5f       	subi	r30, 0xF8	; 248
    2912:	fd 4d       	sbci	r31, 0xDD	; 221
    2914:	81 89       	ldd	r24, Z+17	; 0x11
    2916:	80 7c       	andi	r24, 0xC0	; 192
    2918:	80 3c       	cpi	r24, 0xC0	; 192
    291a:	a1 f4       	brne	.+40     	; 0x2944 <udd_ep_run+0x12e>
    291c:	ce 01       	movw	r24, r28
    291e:	88 0f       	add	r24, r24
    2920:	99 1f       	adc	r25, r25
    2922:	88 0f       	add	r24, r24
    2924:	99 1f       	adc	r25, r25
    2926:	88 0f       	add	r24, r24
    2928:	99 1f       	adc	r25, r25
    292a:	88 5e       	subi	r24, 0xE8	; 232
    292c:	9d 4d       	sbci	r25, 0xDD	; 221
    292e:	ef db       	rcall	.-2082   	; 0x210e <udd_ep_get_size>
    2930:	bc 01       	movw	r22, r24
    2932:	c7 01       	movw	r24, r14
    2934:	60 d2       	rcall	.+1216   	; 0x2df6 <__udivmodhi4>
    2936:	89 2b       	or	r24, r25
    2938:	29 f0       	breq	.+10     	; 0x2944 <udd_ep_run+0x12e>
    293a:	f5 01       	movw	r30, r10
    293c:	80 81       	ld	r24, Z
    293e:	8e 7f       	andi	r24, 0xFE	; 254
    2940:	80 83       	st	Z, r24
    2942:	14 c0       	rjmp	.+40     	; 0x296c <udd_ep_run+0x156>
    2944:	cc 0f       	add	r28, r28
    2946:	dd 1f       	adc	r29, r29
    2948:	cc 0f       	add	r28, r28
    294a:	dd 1f       	adc	r29, r29
    294c:	cc 0f       	add	r28, r28
    294e:	dd 1f       	adc	r29, r29
    2950:	c8 5f       	subi	r28, 0xF8	; 248
    2952:	dd 4d       	sbci	r29, 0xDD	; 221
    2954:	1a 8a       	std	Y+18, r1	; 0x12
    2956:	1b 8a       	std	Y+19, r1	; 0x13
    2958:	1e 8a       	std	Y+22, r1	; 0x16
    295a:	1f 8a       	std	Y+23, r1	; 0x17
    295c:	89 2d       	mov	r24, r9
    295e:	87 dc       	rcall	.-1778   	; 0x226e <udd_ep_trans_complet>
    2960:	77 24       	eor	r7, r7
    2962:	73 94       	inc	r7
    2964:	03 c0       	rjmp	.+6      	; 0x296c <udd_ep_run+0x156>
    2966:	71 2c       	mov	r7, r1
    2968:	01 c0       	rjmp	.+2      	; 0x296c <udd_ep_run+0x156>
    296a:	71 2c       	mov	r7, r1
    296c:	87 2d       	mov	r24, r7
    296e:	df 91       	pop	r29
    2970:	cf 91       	pop	r28
    2972:	1f 91       	pop	r17
    2974:	0f 91       	pop	r16
    2976:	ff 90       	pop	r15
    2978:	ef 90       	pop	r14
    297a:	df 90       	pop	r13
    297c:	cf 90       	pop	r12
    297e:	bf 90       	pop	r11
    2980:	af 90       	pop	r10
    2982:	9f 90       	pop	r9
    2984:	8f 90       	pop	r8
    2986:	7f 90       	pop	r7
    2988:	08 95       	ret

0000298a <udd_ep_abort>:
    298a:	ff 92       	push	r15
    298c:	0f 93       	push	r16
    298e:	1f 93       	push	r17
    2990:	cf 93       	push	r28
    2992:	df 93       	push	r29
    2994:	18 2f       	mov	r17, r24
    2996:	f8 2e       	mov	r15, r24
    2998:	ff 1c       	adc	r15, r15
    299a:	ff 24       	eor	r15, r15
    299c:	ff 1c       	adc	r15, r15
    299e:	c8 2f       	mov	r28, r24
    29a0:	cf 70       	andi	r28, 0x0F	; 15
    29a2:	d0 e0       	ldi	r29, 0x00	; 0
    29a4:	cc 0f       	add	r28, r28
    29a6:	dd 1f       	adc	r29, r29
    29a8:	cf 0d       	add	r28, r15
    29aa:	d1 1d       	adc	r29, r1
    29ac:	d6 db       	rcall	.-2132   	; 0x215a <udd_ep_get_job>
    29ae:	dc 01       	movw	r26, r24
    29b0:	fe 01       	movw	r30, r28
    29b2:	ee 0f       	add	r30, r30
    29b4:	ff 1f       	adc	r31, r31
    29b6:	ee 0f       	add	r30, r30
    29b8:	ff 1f       	adc	r31, r31
    29ba:	ee 0f       	add	r30, r30
    29bc:	ff 1f       	adc	r31, r31
    29be:	e8 5e       	subi	r30, 0xE8	; 232
    29c0:	fd 4d       	sbci	r31, 0xDD	; 221
    29c2:	02 e0       	ldi	r16, 0x02	; 2
    29c4:	05 93       	las	Z, r16
    29c6:	8c 91       	ld	r24, X
    29c8:	80 ff       	sbrs	r24, 0
    29ca:	22 c0       	rjmp	.+68     	; 0x2a10 <udd_ep_abort+0x86>
    29cc:	8e 7f       	andi	r24, 0xFE	; 254
    29ce:	8c 93       	st	X, r24
    29d0:	17 96       	adiw	r26, 0x07	; 7
    29d2:	ed 91       	ld	r30, X+
    29d4:	fc 91       	ld	r31, X
    29d6:	18 97       	sbiw	r26, 0x08	; 8
    29d8:	30 97       	sbiw	r30, 0x00	; 0
    29da:	d1 f0       	breq	.+52     	; 0x2a10 <udd_ep_abort+0x86>
    29dc:	ff 20       	and	r15, r15
    29de:	59 f0       	breq	.+22     	; 0x29f6 <udd_ep_abort+0x6c>
    29e0:	cc 0f       	add	r28, r28
    29e2:	dd 1f       	adc	r29, r29
    29e4:	cc 0f       	add	r28, r28
    29e6:	dd 1f       	adc	r29, r29
    29e8:	cc 0f       	add	r28, r28
    29ea:	dd 1f       	adc	r29, r29
    29ec:	c8 5f       	subi	r28, 0xF8	; 248
    29ee:	dd 4d       	sbci	r29, 0xDD	; 221
    29f0:	6e 89       	ldd	r22, Y+22	; 0x16
    29f2:	7f 89       	ldd	r23, Y+23	; 0x17
    29f4:	0a c0       	rjmp	.+20     	; 0x2a0a <udd_ep_abort+0x80>
    29f6:	cc 0f       	add	r28, r28
    29f8:	dd 1f       	adc	r29, r29
    29fa:	cc 0f       	add	r28, r28
    29fc:	dd 1f       	adc	r29, r29
    29fe:	cc 0f       	add	r28, r28
    2a00:	dd 1f       	adc	r29, r29
    2a02:	c8 5f       	subi	r28, 0xF8	; 248
    2a04:	dd 4d       	sbci	r29, 0xDD	; 221
    2a06:	6a 89       	ldd	r22, Y+18	; 0x12
    2a08:	7b 89       	ldd	r23, Y+19	; 0x13
    2a0a:	41 2f       	mov	r20, r17
    2a0c:	81 e0       	ldi	r24, 0x01	; 1
    2a0e:	09 95       	icall
    2a10:	df 91       	pop	r29
    2a12:	cf 91       	pop	r28
    2a14:	1f 91       	pop	r17
    2a16:	0f 91       	pop	r16
    2a18:	ff 90       	pop	r15
    2a1a:	08 95       	ret

00002a1c <udd_ep_free>:
    2a1c:	cf 93       	push	r28
    2a1e:	c8 2f       	mov	r28, r24
    2a20:	b4 df       	rcall	.-152    	; 0x298a <udd_ep_abort>
    2a22:	ec 2f       	mov	r30, r28
    2a24:	ef 70       	andi	r30, 0x0F	; 15
    2a26:	f0 e0       	ldi	r31, 0x00	; 0
    2a28:	ee 0f       	add	r30, r30
    2a2a:	ff 1f       	adc	r31, r31
    2a2c:	8c 2f       	mov	r24, r28
    2a2e:	cc 0f       	add	r28, r28
    2a30:	99 0b       	sbc	r25, r25
    2a32:	88 27       	eor	r24, r24
    2a34:	99 0f       	add	r25, r25
    2a36:	88 1f       	adc	r24, r24
    2a38:	99 27       	eor	r25, r25
    2a3a:	e8 0f       	add	r30, r24
    2a3c:	f9 1f       	adc	r31, r25
    2a3e:	ee 0f       	add	r30, r30
    2a40:	ff 1f       	adc	r31, r31
    2a42:	ee 0f       	add	r30, r30
    2a44:	ff 1f       	adc	r31, r31
    2a46:	ee 0f       	add	r30, r30
    2a48:	ff 1f       	adc	r31, r31
    2a4a:	e8 5f       	subi	r30, 0xF8	; 248
    2a4c:	fd 4d       	sbci	r31, 0xDD	; 221
    2a4e:	11 8a       	std	Z+17, r1	; 0x11
    2a50:	cf 91       	pop	r28
    2a52:	08 95       	ret

00002a54 <udd_ep_set_halt>:
    2a54:	0f 93       	push	r16
    2a56:	e8 2f       	mov	r30, r24
    2a58:	ef 70       	andi	r30, 0x0F	; 15
    2a5a:	f0 e0       	ldi	r31, 0x00	; 0
    2a5c:	ee 0f       	add	r30, r30
    2a5e:	ff 1f       	adc	r31, r31
    2a60:	28 2f       	mov	r18, r24
    2a62:	08 2e       	mov	r0, r24
    2a64:	00 0c       	add	r0, r0
    2a66:	33 0b       	sbc	r19, r19
    2a68:	22 27       	eor	r18, r18
    2a6a:	33 0f       	add	r19, r19
    2a6c:	22 1f       	adc	r18, r18
    2a6e:	33 27       	eor	r19, r19
    2a70:	e2 0f       	add	r30, r18
    2a72:	f3 1f       	adc	r31, r19
    2a74:	df 01       	movw	r26, r30
    2a76:	aa 0f       	add	r26, r26
    2a78:	bb 1f       	adc	r27, r27
    2a7a:	aa 0f       	add	r26, r26
    2a7c:	bb 1f       	adc	r27, r27
    2a7e:	aa 0f       	add	r26, r26
    2a80:	bb 1f       	adc	r27, r27
    2a82:	a8 5f       	subi	r26, 0xF8	; 248
    2a84:	bd 4d       	sbci	r27, 0xDD	; 221
    2a86:	51 96       	adiw	r26, 0x11	; 17
    2a88:	9c 91       	ld	r25, X
    2a8a:	51 97       	sbiw	r26, 0x11	; 17
    2a8c:	94 60       	ori	r25, 0x04	; 4
    2a8e:	51 96       	adiw	r26, 0x11	; 17
    2a90:	9c 93       	st	X, r25
    2a92:	ee 0f       	add	r30, r30
    2a94:	ff 1f       	adc	r31, r31
    2a96:	ee 0f       	add	r30, r30
    2a98:	ff 1f       	adc	r31, r31
    2a9a:	ee 0f       	add	r30, r30
    2a9c:	ff 1f       	adc	r31, r31
    2a9e:	e8 5e       	subi	r30, 0xE8	; 232
    2aa0:	fd 4d       	sbci	r31, 0xDD	; 221
    2aa2:	01 e0       	ldi	r16, 0x01	; 1
    2aa4:	06 93       	lac	Z, r16
    2aa6:	71 df       	rcall	.-286    	; 0x298a <udd_ep_abort>
    2aa8:	81 e0       	ldi	r24, 0x01	; 1
    2aaa:	0f 91       	pop	r16
    2aac:	08 95       	ret

00002aae <__vector_125>:
 * USB bus event interrupt includes :
 * - USB line events SOF, reset, suspend, resume, wakeup
 * - endpoint control errors underflow, overflow, stall
 */
ISR(USB_BUSEVENT_vect)
{
    2aae:	1f 92       	push	r1
    2ab0:	0f 92       	push	r0
    2ab2:	0f b6       	in	r0, 0x3f	; 63
    2ab4:	0f 92       	push	r0
    2ab6:	11 24       	eor	r1, r1
    2ab8:	0f 93       	push	r16
    2aba:	2f 93       	push	r18
    2abc:	3f 93       	push	r19
    2abe:	4f 93       	push	r20
    2ac0:	5f 93       	push	r21
    2ac2:	6f 93       	push	r22
    2ac4:	7f 93       	push	r23
    2ac6:	8f 93       	push	r24
    2ac8:	9f 93       	push	r25
    2aca:	af 93       	push	r26
    2acc:	bf 93       	push	r27
    2ace:	ef 93       	push	r30
    2ad0:	ff 93       	push	r31
	if (udd_is_start_of_frame_event()) {
    2ad2:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2ad6:	88 23       	and	r24, r24
    2ad8:	44 f4       	brge	.+16     	; 0x2aea <__vector_125+0x3c>
		udd_ack_start_of_frame_event();
    2ada:	80 e8       	ldi	r24, 0x80	; 128
    2adc:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udc_sof_notify();
    2ae0:	0e 94 de 0b 	call	0x17bc	; 0x17bc <udc_sof_notify>
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
    2ae4:	0e 94 b7 02 	call	0x56e	; 0x56e <main_sof_action>
#endif
		goto udd_interrupt_bus_event_end;
    2ae8:	8a c0       	rjmp	.+276    	; 0x2bfe <__vector_125+0x150>
}

static bool udd_ctrl_interrupt_error(void)
{
	// Underflow only managed for control endpoint
	if (udd_is_underflow_event()) {
    2aea:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2aee:	82 ff       	sbrs	r24, 2
    2af0:	20 c0       	rjmp	.+64     	; 0x2b32 <__vector_125+0x84>
		udd_ack_underflow_event();
    2af2:	84 e0       	ldi	r24, 0x04	; 4
    2af4:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_in_underflow()) {
    2af8:	80 91 20 22 	lds	r24, 0x2220	; 0x802220 <udd_sram+0x18>
    2afc:	86 ff       	sbrs	r24, 6
    2afe:	7f c0       	rjmp	.+254    	; 0x2bfe <__vector_125+0x150>
	udd_control_out_clear_NACK0();
}

static void udd_ctrl_underflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    2b00:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    2b04:	81 fd       	sbrc	r24, 1
    2b06:	7b c0       	rjmp	.+246    	; 0x2bfe <__vector_125+0x150>
    2b08:	43 db       	rcall	.-2426   	; 0x2190 <udd_ctrl_interrupt_tc_setup>
    2b0a:	81 11       	cpse	r24, r1
    2b0c:	78 c0       	rjmp	.+240    	; 0x2bfe <__vector_125+0x150>
		return; // underflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
    2b0e:	80 91 07 22 	lds	r24, 0x2207	; 0x802207 <udd_ep_control_state>
    2b12:	81 30       	cpi	r24, 0x01	; 1
    2b14:	11 f4       	brne	.+4      	; 0x2b1a <__vector_125+0x6c>
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
    2b16:	79 da       	rcall	.-2830   	; 0x200a <udd_ctrl_send_zlp_in>
    2b18:	72 c0       	rjmp	.+228    	; 0x2bfe <__vector_125+0x150>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    2b1a:	84 30       	cpi	r24, 0x04	; 4
    2b1c:	09 f0       	breq	.+2      	; 0x2b20 <__vector_125+0x72>
    2b1e:	6f c0       	rjmp	.+222    	; 0x2bfe <__vector_125+0x150>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data and following status stage
		udd_control_in_enable_stall();
    2b20:	e1 e2       	ldi	r30, 0x21	; 33
    2b22:	f2 e2       	ldi	r31, 0x22	; 34
    2b24:	04 e0       	ldi	r16, 0x04	; 4
    2b26:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    2b28:	e9 e1       	ldi	r30, 0x19	; 25
    2b2a:	f2 e2       	ldi	r31, 0x22	; 34
    2b2c:	04 e0       	ldi	r16, 0x04	; 4
    2b2e:	05 93       	las	Z, r16
    2b30:	66 c0       	rjmp	.+204    	; 0x2bfe <__vector_125+0x150>
			udd_ctrl_underflow();
		}
		return true;
	}
	// Overflow only managed for control endpoint
	if (udd_is_overflow_event()) {
    2b32:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2b36:	81 ff       	sbrs	r24, 1
    2b38:	5d c0       	rjmp	.+186    	; 0x2bf4 <__vector_125+0x146>
		udd_ack_overflow_event();
    2b3a:	82 e0       	ldi	r24, 0x02	; 2
    2b3c:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_out_overflow()) {
    2b40:	80 91 18 22 	lds	r24, 0x2218	; 0x802218 <udd_sram+0x10>
    2b44:	86 ff       	sbrs	r24, 6
    2b46:	5b c0       	rjmp	.+182    	; 0x2bfe <__vector_125+0x150>
	}
}

static void udd_ctrl_overflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    2b48:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    2b4c:	81 fd       	sbrc	r24, 1
    2b4e:	57 c0       	rjmp	.+174    	; 0x2bfe <__vector_125+0x150>
    2b50:	1f db       	rcall	.-2498   	; 0x2190 <udd_ctrl_interrupt_tc_setup>
    2b52:	81 11       	cpse	r24, r1
    2b54:	54 c0       	rjmp	.+168    	; 0x2bfe <__vector_125+0x150>
		return; // overflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
    2b56:	80 91 07 22 	lds	r24, 0x2207	; 0x802207 <udd_ep_control_state>
    2b5a:	82 30       	cpi	r24, 0x02	; 2
    2b5c:	41 f4       	brne	.+16     	; 0x2b6e <__vector_125+0xc0>
	udd_control_in_clear_NACK0();
}

static void udd_ctrl_send_zlp_out(void)
{
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    2b5e:	84 e0       	ldi	r24, 0x04	; 4
    2b60:	80 93 07 22 	sts	0x2207, r24	; 0x802207 <udd_ep_control_state>
	// Valid reception of OUT packet on control endpoint
	udd_control_out_clear_NACK0();
    2b64:	e8 e1       	ldi	r30, 0x18	; 24
    2b66:	f2 e2       	ldi	r31, 0x22	; 34
    2b68:	02 e0       	ldi	r16, 0x02	; 2
    2b6a:	06 93       	lac	Z, r16
    2b6c:	48 c0       	rjmp	.+144    	; 0x2bfe <__vector_125+0x150>
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
		// Host want to stop IN transaction
		// then stop to wait IN data phase and wait OUT ZLP handshake
		udd_ctrl_send_zlp_out();
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
    2b6e:	83 30       	cpi	r24, 0x03	; 3
    2b70:	09 f0       	breq	.+2      	; 0x2b74 <__vector_125+0xc6>
    2b72:	45 c0       	rjmp	.+138    	; 0x2bfe <__vector_125+0x150>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data and following status stage
		udd_control_in_enable_stall();
    2b74:	e1 e2       	ldi	r30, 0x21	; 33
    2b76:	f2 e2       	ldi	r31, 0x22	; 34
    2b78:	04 e0       	ldi	r16, 0x04	; 4
    2b7a:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    2b7c:	e9 e1       	ldi	r30, 0x19	; 25
    2b7e:	f2 e2       	ldi	r31, 0x22	; 34
    2b80:	04 e0       	ldi	r16, 0x04	; 4
    2b82:	05 93       	las	Z, r16
    2b84:	3c c0       	rjmp	.+120    	; 0x2bfe <__vector_125+0x150>

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
		udd_ack_reset_event();
    2b86:	80 e1       	ldi	r24, 0x10	; 16
    2b88:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i < USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    2b8c:	81 e0       	ldi	r24, 0x01	; 1
    2b8e:	fd de       	rcall	.-518    	; 0x298a <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
    2b90:	81 e8       	ldi	r24, 0x81	; 129
    2b92:	fb de       	rcall	.-522    	; 0x298a <udd_ep_abort>
		udd_ack_reset_event();
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i < USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    2b94:	82 e0       	ldi	r24, 0x02	; 2
    2b96:	f9 de       	rcall	.-526    	; 0x298a <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
    2b98:	82 e8       	ldi	r24, 0x82	; 130
    2b9a:	f7 de       	rcall	.-530    	; 0x298a <udd_ep_abort>
		}
#endif
		udc_reset();
    2b9c:	0e 94 b9 0b 	call	0x1772	; 0x1772 <udc_reset>

		// Reset USB address to 0
		udd_set_device_address(0);
    2ba0:	10 92 c3 04 	sts	0x04C3, r1	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    2ba4:	e8 e0       	ldi	r30, 0x08	; 8
    2ba6:	f2 e2       	ldi	r31, 0x22	; 34
    2ba8:	11 8a       	std	Z+17, r1	; 0x11
	udd_endpoint_clear_status(ep_ctrl);
    2baa:	96 e0       	ldi	r25, 0x06	; 6
    2bac:	90 8b       	std	Z+16, r25	; 0x10
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    2bae:	83 e4       	ldi	r24, 0x43	; 67
    2bb0:	81 8b       	std	Z+17, r24	; 0x11
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    2bb2:	11 8e       	std	Z+25, r1	; 0x19
	udd_endpoint_clear_status(ep_ctrl);
    2bb4:	90 8f       	std	Z+24, r25	; 0x18
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    2bb6:	81 8f       	std	Z+25, r24	; 0x19
		udd_set_device_address(0);
		// Alloc and configure control endpoint
		udd_ep_init(0, USB_EP_TYPE_CONTROL, USB_DEVICE_EP_CTRL_SIZE);
		udd_ep_init(0 | USB_EP_DIR_IN, USB_EP_TYPE_CONTROL,
				USB_DEVICE_EP_CTRL_SIZE);
		udd_control_out_set_buf(&udd_ctrl_buffer);
    2bb8:	83 ec       	ldi	r24, 0xC3	; 195
    2bba:	91 e2       	ldi	r25, 0x21	; 33
    2bbc:	84 8b       	std	Z+20, r24	; 0x14
    2bbe:	95 8b       	std	Z+21, r25	; 0x15
		// Reset endpoint control management
		udd_ctrl_init();
    2bc0:	ef d9       	rcall	.-3106   	; 0x1fa0 <udd_ctrl_init>
		goto udd_interrupt_bus_event_end;
    2bc2:	1d c0       	rjmp	.+58     	; 0x2bfe <__vector_125+0x150>
	}

	if (udd_is_suspend_event()) {
    2bc4:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2bc8:	86 ff       	sbrs	r24, 6
    2bca:	08 c0       	rjmp	.+16     	; 0x2bdc <__vector_125+0x12e>
		udd_ack_suspend_event();
    2bcc:	80 e4       	ldi	r24, 0x40	; 64
    2bce:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udd_sleep_mode(false); // Enter in SUSPEND mode
    2bd2:	80 e0       	ldi	r24, 0x00	; 0
    2bd4:	bc d9       	rcall	.-3208   	; 0x1f4e <udd_sleep_mode>
#ifdef UDC_SUSPEND_EVENT
		UDC_SUSPEND_EVENT();
    2bd6:	0e 94 b5 02 	call	0x56a	; 0x56a <main_suspend_action>
#endif
		goto udd_interrupt_bus_event_end;
    2bda:	11 c0       	rjmp	.+34     	; 0x2bfe <__vector_125+0x150>
	}

	if (udd_is_resume_event()) {
    2bdc:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2be0:	85 ff       	sbrs	r24, 5
    2be2:	0d c0       	rjmp	.+26     	; 0x2bfe <__vector_125+0x150>
		udd_ack_resume_event();
    2be4:	80 e2       	ldi	r24, 0x20	; 32
    2be6:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udd_sleep_mode(true); // Enter in power reduction mode
    2bea:	81 e0       	ldi	r24, 0x01	; 1
    2bec:	b0 d9       	rcall	.-3232   	; 0x1f4e <udd_sleep_mode>
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
    2bee:	0e 94 b6 02 	call	0x56c	; 0x56c <main_resume_action>
#endif
		goto udd_interrupt_bus_event_end;
    2bf2:	05 c0       	rjmp	.+10     	; 0x2bfe <__vector_125+0x150>
	}

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
    2bf4:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2bf8:	84 fd       	sbrc	r24, 4
    2bfa:	c5 cf       	rjmp	.-118    	; 0x2b86 <__vector_125+0xd8>
    2bfc:	e3 cf       	rjmp	.-58     	; 0x2bc4 <__vector_125+0x116>
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
}
    2bfe:	ff 91       	pop	r31
    2c00:	ef 91       	pop	r30
    2c02:	bf 91       	pop	r27
    2c04:	af 91       	pop	r26
    2c06:	9f 91       	pop	r25
    2c08:	8f 91       	pop	r24
    2c0a:	7f 91       	pop	r23
    2c0c:	6f 91       	pop	r22
    2c0e:	5f 91       	pop	r21
    2c10:	4f 91       	pop	r20
    2c12:	3f 91       	pop	r19
    2c14:	2f 91       	pop	r18
    2c16:	0f 91       	pop	r16
    2c18:	0f 90       	pop	r0
    2c1a:	0f be       	out	0x3f, r0	; 63
    2c1c:	0f 90       	pop	r0
    2c1e:	1f 90       	pop	r1
    2c20:	18 95       	reti

00002c22 <__vector_126>:
 * \brief Function called by USB transfer complete interrupt
 *
 * USB transfer complete interrupt includes events about endpoint transfer on all endpoints.
 */
ISR(USB_TRNCOMPL_vect)
{
    2c22:	1f 92       	push	r1
    2c24:	0f 92       	push	r0
    2c26:	0f b6       	in	r0, 0x3f	; 63
    2c28:	0f 92       	push	r0
    2c2a:	11 24       	eor	r1, r1
    2c2c:	0f 93       	push	r16
    2c2e:	1f 93       	push	r17
    2c30:	2f 93       	push	r18
    2c32:	3f 93       	push	r19
    2c34:	4f 93       	push	r20
    2c36:	5f 93       	push	r21
    2c38:	6f 93       	push	r22
    2c3a:	7f 93       	push	r23
    2c3c:	8f 93       	push	r24
    2c3e:	9f 93       	push	r25
    2c40:	af 93       	push	r26
    2c42:	bf 93       	push	r27
    2c44:	cf 93       	push	r28
    2c46:	df 93       	push	r29
    2c48:	ef 93       	push	r30
    2c4a:	ff 93       	push	r31
	int8_t rp;
	UDD_EP_t *ep_ctrl;
	udd_ep_id_t ep;
#endif

	if (!udd_is_tc_event()) {
    2c4c:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    2c50:	81 fd       	sbrc	r24, 1
    2c52:	03 c0       	rjmp	.+6      	; 0x2c5a <__vector_126+0x38>
		// If no other transfer complete
		// then check reception of SETUP packet on control endpoint
		if (udd_ctrl_interrupt_tc_setup()) {
    2c54:	9d da       	rcall	.-2758   	; 0x2190 <udd_ctrl_interrupt_tc_setup>
    2c56:	81 11       	cpse	r24, r1
    2c58:	b9 c0       	rjmp	.+370    	; 0x2dcc <__vector_126+0x1aa>
			goto udd_interrupt_tc_end;
		}
		Assert(false);
	}
	// Check IN/OUT transfer complete on all endpoints
	udd_ack_tc_event();
    2c5a:	82 e0       	ldi	r24, 0x02	; 2
    2c5c:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>

#if (0!=USB_DEVICE_MAX_EP)
	//** Decode TC FIFO
	// Compute ep addr
	rp = udd_get_fifo_rp();
    2c60:	80 91 c5 04 	lds	r24, 0x04C5	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
	i_fifo = 2 * (1 + ~rp);
    2c64:	81 95       	neg	r24
    2c66:	88 0f       	add	r24, r24
	ad = ((uint16_t) udd_sram.ep_ctrl) - i_fifo;
    2c68:	e8 e1       	ldi	r30, 0x18	; 24
    2c6a:	f2 e2       	ldi	r31, 0x22	; 34
    2c6c:	e8 1b       	sub	r30, r24
    2c6e:	f1 09       	sbc	r31, r1
	p_ad = (uint16_t *) ad;
	// Compute ep
	ep_index = (((uint16_t) * p_ad - ((uint16_t) udd_sram.ep_ctrl)) >> 3);
    2c70:	20 81       	ld	r18, Z
    2c72:	31 81       	ldd	r19, Z+1	; 0x01
    2c74:	28 51       	subi	r18, 0x18	; 24
    2c76:	32 42       	sbci	r19, 0x22	; 34
    2c78:	36 95       	lsr	r19
    2c7a:	27 95       	ror	r18
    2c7c:	36 95       	lsr	r19
    2c7e:	27 95       	ror	r18
    2c80:	36 95       	lsr	r19
    2c82:	27 95       	ror	r18
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
    2c84:	82 2f       	mov	r24, r18
    2c86:	86 95       	lsr	r24
    2c88:	20 fd       	sbrc	r18, 0
    2c8a:	02 c0       	rjmp	.+4      	; 0x2c90 <__vector_126+0x6e>
    2c8c:	90 e0       	ldi	r25, 0x00	; 0
    2c8e:	01 c0       	rjmp	.+2      	; 0x2c92 <__vector_126+0x70>
    2c90:	90 e8       	ldi	r25, 0x80	; 128
    2c92:	89 0f       	add	r24, r25
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    2c94:	e8 2f       	mov	r30, r24
    2c96:	ef 70       	andi	r30, 0x0F	; 15
    2c98:	f0 e0       	ldi	r31, 0x00	; 0
    2c9a:	ee 0f       	add	r30, r30
    2c9c:	ff 1f       	adc	r31, r31
			((ep & USB_EP_DIR_IN) ? 1 : 0))];
    2c9e:	28 2f       	mov	r18, r24
    2ca0:	08 2e       	mov	r0, r24
    2ca2:	00 0c       	add	r0, r0
    2ca4:	33 0b       	sbc	r19, r19
    2ca6:	22 27       	eor	r18, r18
    2ca8:	33 0f       	add	r19, r19
    2caa:	22 1f       	adc	r18, r18
    2cac:	33 27       	eor	r19, r19
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    2cae:	e2 0f       	add	r30, r18
    2cb0:	f3 1f       	adc	r31, r19
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
	Assert(USB_DEVICE_MAX_EP >= (ep & USB_EP_ADDR_MASK));

	// Ack IT TC of endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	if (!udd_endpoint_transfer_complete(ep_ctrl)) {
    2cb2:	df 01       	movw	r26, r30
    2cb4:	aa 0f       	add	r26, r26
    2cb6:	bb 1f       	adc	r27, r27
    2cb8:	aa 0f       	add	r26, r26
    2cba:	bb 1f       	adc	r27, r27
    2cbc:	aa 0f       	add	r26, r26
    2cbe:	bb 1f       	adc	r27, r27
    2cc0:	a8 5e       	subi	r26, 0xE8	; 232
    2cc2:	bd 4d       	sbci	r27, 0xDD	; 221
    2cc4:	9c 91       	ld	r25, X
    2cc6:	95 ff       	sbrs	r25, 5
    2cc8:	81 c0       	rjmp	.+258    	; 0x2dcc <__vector_126+0x1aa>
		return; // Error, TC is generated by Multipacket transfer
	}
	udd_endpoint_ack_transfer_complete(ep_ctrl);
    2cca:	fd 01       	movw	r30, r26
    2ccc:	00 e2       	ldi	r16, 0x20	; 32
    2cce:	06 93       	lac	Z, r16

	// Check status on control endpoint
	if (ep == 0) {
    2cd0:	81 11       	cpse	r24, r1
    2cd2:	77 c0       	rjmp	.+238    	; 0x2dc2 <__vector_126+0x1a0>

static void udd_ctrl_out_received(void)
{
	uint16_t nb_data;

	if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    2cd4:	80 91 07 22 	lds	r24, 0x2207	; 0x802207 <udd_ep_control_state>
    2cd8:	84 30       	cpi	r24, 0x04	; 4
    2cda:	19 f4       	brne	.+6      	; 0x2ce2 <__vector_126+0xc0>
		// Valid end of setup request
		udd_ctrl_endofrequest();
    2cdc:	a4 d9       	rcall	.-3256   	; 0x2026 <udd_ctrl_endofrequest>
		// Reinitializes control endpoint management
		udd_ctrl_init();
    2cde:	60 d9       	rcall	.-3392   	; 0x1fa0 <udd_ctrl_init>
    2ce0:	75 c0       	rjmp	.+234    	; 0x2dcc <__vector_126+0x1aa>
		return;
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_OUT);

	// Read data received during OUT phase
	nb_data = udd_control_out_get_bytecnt();
    2ce2:	00 91 1a 22 	lds	r16, 0x221A	; 0x80221a <udd_sram+0x12>
    2ce6:	10 91 1b 22 	lds	r17, 0x221B	; 0x80221b <udd_sram+0x13>

	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
    2cea:	80 91 6e 24 	lds	r24, 0x246E	; 0x80246e <udd_g_ctrlreq+0xa>
    2cee:	90 91 6f 24 	lds	r25, 0x246F	; 0x80246f <udd_g_ctrlreq+0xb>
    2cf2:	c0 91 03 22 	lds	r28, 0x2203	; 0x802203 <udd_ctrl_payload_nb_trans>
    2cf6:	d0 91 04 22 	lds	r29, 0x2204	; 0x802204 <udd_ctrl_payload_nb_trans+0x1>
    2cfa:	9e 01       	movw	r18, r28
    2cfc:	20 0f       	add	r18, r16
    2cfe:	31 1f       	adc	r19, r17
    2d00:	82 17       	cp	r24, r18
    2d02:	93 07       	cpc	r25, r19
    2d04:	18 f4       	brcc	.+6      	; 0x2d0c <__vector_126+0xea>
		// Payload buffer too small, ignore data remaining
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    2d06:	8c 01       	movw	r16, r24
    2d08:	0c 1b       	sub	r16, r28
    2d0a:	1d 0b       	sbc	r17, r29
	}

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
    2d0c:	80 91 6c 24 	lds	r24, 0x246C	; 0x80246c <udd_g_ctrlreq+0x8>
    2d10:	90 91 6d 24 	lds	r25, 0x246D	; 0x80246d <udd_g_ctrlreq+0x9>
    2d14:	a8 01       	movw	r20, r16
    2d16:	63 ec       	ldi	r22, 0xC3	; 195
    2d18:	71 e2       	ldi	r23, 0x21	; 33
    2d1a:	8c 0f       	add	r24, r28
    2d1c:	9d 1f       	adc	r25, r29
    2d1e:	85 d0       	rcall	.+266    	; 0x2e2a <memcpy>
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;
    2d20:	c0 0f       	add	r28, r16
    2d22:	d1 1f       	adc	r29, r17
    2d24:	c0 93 03 22 	sts	0x2203, r28	; 0x802203 <udd_ctrl_payload_nb_trans>
    2d28:	d0 93 04 22 	sts	0x2204, r29	; 0x802204 <udd_ctrl_payload_nb_trans+0x1>

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    2d2c:	00 34       	cpi	r16, 0x40	; 64
    2d2e:	11 05       	cpc	r17, r1
    2d30:	69 f4       	brne	.+26     	; 0x2d4c <__vector_126+0x12a>
			<= (udd_ctrl_prev_payload_nb_trans
			+ udd_ctrl_payload_nb_trans))) {
    2d32:	80 91 05 22 	lds	r24, 0x2205	; 0x802205 <udd_ctrl_prev_payload_nb_trans>
    2d36:	90 91 06 22 	lds	r25, 0x2206	; 0x802206 <udd_ctrl_prev_payload_nb_trans+0x1>
    2d3a:	8c 0f       	add	r24, r28
    2d3c:	9d 1f       	adc	r25, r29

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    2d3e:	20 91 6a 24 	lds	r18, 0x246A	; 0x80246a <udd_g_ctrlreq+0x6>
    2d42:	30 91 6b 24 	lds	r19, 0x246B	; 0x80246b <udd_g_ctrlreq+0x7>
    2d46:	82 17       	cp	r24, r18
    2d48:	93 07       	cpc	r25, r19
    2d4a:	80 f0       	brcs	.+32     	; 0x2d6c <__vector_126+0x14a>
		// End of reception because it is a short packet
		// or all data are transfered

		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
    2d4c:	e4 e6       	ldi	r30, 0x64	; 100
    2d4e:	f4 e2       	ldi	r31, 0x24	; 36
    2d50:	c2 87       	std	Z+10, r28	; 0x0a
    2d52:	d3 87       	std	Z+11, r29	; 0x0b
		if (NULL != udd_g_ctrlreq.over_under_run) {
    2d54:	06 84       	ldd	r0, Z+14	; 0x0e
    2d56:	f7 85       	ldd	r31, Z+15	; 0x0f
    2d58:	e0 2d       	mov	r30, r0
    2d5a:	30 97       	sbiw	r30, 0x00	; 0
    2d5c:	29 f0       	breq	.+10     	; 0x2d68 <__vector_126+0x146>
			if (!udd_g_ctrlreq.over_under_run()) {
    2d5e:	09 95       	icall
    2d60:	81 11       	cpse	r24, r1
    2d62:	02 c0       	rjmp	.+4      	; 0x2d68 <__vector_126+0x146>
				// Stall ZLP
				udd_ctrl_stall_data();
    2d64:	44 d9       	rcall	.-3448   	; 0x1fee <udd_ctrl_stall_data>
    2d66:	32 c0       	rjmp	.+100    	; 0x2dcc <__vector_126+0x1aa>
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ctrl_send_zlp_in();
    2d68:	50 d9       	rcall	.-3424   	; 0x200a <udd_ctrl_send_zlp_in>
    2d6a:	30 c0       	rjmp	.+96     	; 0x2dcc <__vector_126+0x1aa>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
    2d6c:	80 91 6e 24 	lds	r24, 0x246E	; 0x80246e <udd_g_ctrlreq+0xa>
    2d70:	90 91 6f 24 	lds	r25, 0x246F	; 0x80246f <udd_g_ctrlreq+0xb>
    2d74:	c8 17       	cp	r28, r24
    2d76:	d9 07       	cpc	r29, r25
    2d78:	f9 f4       	brne	.+62     	; 0x2db8 <__vector_126+0x196>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
    2d7a:	e0 91 72 24 	lds	r30, 0x2472	; 0x802472 <udd_g_ctrlreq+0xe>
    2d7e:	f0 91 73 24 	lds	r31, 0x2473	; 0x802473 <udd_g_ctrlreq+0xf>
    2d82:	30 97       	sbiw	r30, 0x00	; 0
    2d84:	11 f4       	brne	.+4      	; 0x2d8a <__vector_126+0x168>
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
    2d86:	33 d9       	rcall	.-3482   	; 0x1fee <udd_ctrl_stall_data>
    2d88:	21 c0       	rjmp	.+66     	; 0x2dcc <__vector_126+0x1aa>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
    2d8a:	09 95       	icall
    2d8c:	81 11       	cpse	r24, r1
    2d8e:	02 c0       	rjmp	.+4      	; 0x2d94 <__vector_126+0x172>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
    2d90:	2e d9       	rcall	.-3492   	; 0x1fee <udd_ctrl_stall_data>
    2d92:	1c c0       	rjmp	.+56     	; 0x2dcc <__vector_126+0x1aa>
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    2d94:	20 91 05 22 	lds	r18, 0x2205	; 0x802205 <udd_ctrl_prev_payload_nb_trans>
    2d98:	30 91 06 22 	lds	r19, 0x2206	; 0x802206 <udd_ctrl_prev_payload_nb_trans+0x1>
    2d9c:	80 91 03 22 	lds	r24, 0x2203	; 0x802203 <udd_ctrl_payload_nb_trans>
    2da0:	90 91 04 22 	lds	r25, 0x2204	; 0x802204 <udd_ctrl_payload_nb_trans+0x1>
    2da4:	82 0f       	add	r24, r18
    2da6:	93 1f       	adc	r25, r19
    2da8:	80 93 05 22 	sts	0x2205, r24	; 0x802205 <udd_ctrl_prev_payload_nb_trans>
    2dac:	90 93 06 22 	sts	0x2206, r25	; 0x802206 <udd_ctrl_prev_payload_nb_trans+0x1>
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
    2db0:	10 92 03 22 	sts	0x2203, r1	; 0x802203 <udd_ctrl_payload_nb_trans>
    2db4:	10 92 04 22 	sts	0x2204, r1	; 0x802204 <udd_ctrl_payload_nb_trans+0x1>
	}
	// Free buffer of OUT control endpoint to authorize next reception
	udd_control_out_clear_NACK0();
    2db8:	e8 e1       	ldi	r30, 0x18	; 24
    2dba:	f2 e2       	ldi	r31, 0x22	; 34
    2dbc:	02 e0       	ldi	r16, 0x02	; 2
    2dbe:	06 93       	lac	Z, r16
    2dc0:	05 c0       	rjmp	.+10     	; 0x2dcc <__vector_126+0x1aa>
	// Check status on control endpoint
	if (ep == 0) {
		udd_ctrl_out_received();
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
	}
	if (ep == (0 | USB_EP_DIR_IN)) {
    2dc2:	80 38       	cpi	r24, 0x80	; 128
    2dc4:	11 f4       	brne	.+4      	; 0x2dca <__vector_126+0x1a8>
		udd_ctrl_in_sent();
    2dc6:	37 d9       	rcall	.-3474   	; 0x2036 <udd_ctrl_in_sent>
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
    2dc8:	01 c0       	rjmp	.+2      	; 0x2dcc <__vector_126+0x1aa>
	}
	Assert(udd_ep_is_valid(ep));
	// Manage end of transfer on endpoint bulk/interrupt/isochronous
	udd_ep_trans_complet(ep);
    2dca:	51 da       	rcall	.-2910   	; 0x226e <udd_ep_trans_complet>
	}
#endif

udd_interrupt_tc_end:
	return;
}
    2dcc:	ff 91       	pop	r31
    2dce:	ef 91       	pop	r30
    2dd0:	df 91       	pop	r29
    2dd2:	cf 91       	pop	r28
    2dd4:	bf 91       	pop	r27
    2dd6:	af 91       	pop	r26
    2dd8:	9f 91       	pop	r25
    2dda:	8f 91       	pop	r24
    2ddc:	7f 91       	pop	r23
    2dde:	6f 91       	pop	r22
    2de0:	5f 91       	pop	r21
    2de2:	4f 91       	pop	r20
    2de4:	3f 91       	pop	r19
    2de6:	2f 91       	pop	r18
    2de8:	1f 91       	pop	r17
    2dea:	0f 91       	pop	r16
    2dec:	0f 90       	pop	r0
    2dee:	0f be       	out	0x3f, r0	; 63
    2df0:	0f 90       	pop	r0
    2df2:	1f 90       	pop	r1
    2df4:	18 95       	reti

00002df6 <__udivmodhi4>:
    2df6:	aa 1b       	sub	r26, r26
    2df8:	bb 1b       	sub	r27, r27
    2dfa:	51 e1       	ldi	r21, 0x11	; 17
    2dfc:	07 c0       	rjmp	.+14     	; 0x2e0c <__udivmodhi4_ep>

00002dfe <__udivmodhi4_loop>:
    2dfe:	aa 1f       	adc	r26, r26
    2e00:	bb 1f       	adc	r27, r27
    2e02:	a6 17       	cp	r26, r22
    2e04:	b7 07       	cpc	r27, r23
    2e06:	10 f0       	brcs	.+4      	; 0x2e0c <__udivmodhi4_ep>
    2e08:	a6 1b       	sub	r26, r22
    2e0a:	b7 0b       	sbc	r27, r23

00002e0c <__udivmodhi4_ep>:
    2e0c:	88 1f       	adc	r24, r24
    2e0e:	99 1f       	adc	r25, r25
    2e10:	5a 95       	dec	r21
    2e12:	a9 f7       	brne	.-22     	; 0x2dfe <__udivmodhi4_loop>
    2e14:	80 95       	com	r24
    2e16:	90 95       	com	r25
    2e18:	bc 01       	movw	r22, r24
    2e1a:	cd 01       	movw	r24, r26
    2e1c:	08 95       	ret

00002e1e <__tablejump2__>:
    2e1e:	ee 0f       	add	r30, r30
    2e20:	ff 1f       	adc	r31, r31
    2e22:	05 90       	lpm	r0, Z+
    2e24:	f4 91       	lpm	r31, Z
    2e26:	e0 2d       	mov	r30, r0
    2e28:	09 94       	ijmp

00002e2a <memcpy>:
    2e2a:	fb 01       	movw	r30, r22
    2e2c:	dc 01       	movw	r26, r24
    2e2e:	02 c0       	rjmp	.+4      	; 0x2e34 <memcpy+0xa>
    2e30:	01 90       	ld	r0, Z+
    2e32:	0d 92       	st	X+, r0
    2e34:	41 50       	subi	r20, 0x01	; 1
    2e36:	50 40       	sbci	r21, 0x00	; 0
    2e38:	d8 f7       	brcc	.-10     	; 0x2e30 <memcpy+0x6>
    2e3a:	08 95       	ret

00002e3c <_exit>:
    2e3c:	f8 94       	cli

00002e3e <__stop_program>:
    2e3e:	ff cf       	rjmp	.-2      	; 0x2e3e <__stop_program>
