{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676549937132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676549937132 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 16 13:18:56 2023 " "Processing started: Thu Feb 16 13:18:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676549937132 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1676549937132 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab2 -c Ver2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab2 -c Ver2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1676549937132 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ver2_7_1200mv_85c_slow.vho /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/simulation/modelsim/ simulation " "Generated file Ver2_7_1200mv_85c_slow.vho in folder \"/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1676549937721 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ver2_7_1200mv_0c_slow.vho /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/simulation/modelsim/ simulation " "Generated file Ver2_7_1200mv_0c_slow.vho in folder \"/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1676549937733 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ver2_min_1200mv_0c_fast.vho /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/simulation/modelsim/ simulation " "Generated file Ver2_min_1200mv_0c_fast.vho in folder \"/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1676549937749 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ver2.vho /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/simulation/modelsim/ simulation " "Generated file Ver2.vho in folder \"/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1676549937760 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ver2_7_1200mv_85c_vhd_slow.sdo /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/simulation/modelsim/ simulation " "Generated file Ver2_7_1200mv_85c_vhd_slow.sdo in folder \"/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1676549937772 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ver2_7_1200mv_0c_vhd_slow.sdo /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/simulation/modelsim/ simulation " "Generated file Ver2_7_1200mv_0c_vhd_slow.sdo in folder \"/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1676549937783 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ver2_min_1200mv_0c_vhd_fast.sdo /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/simulation/modelsim/ simulation " "Generated file Ver2_min_1200mv_0c_vhd_fast.sdo in folder \"/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1676549937794 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ver2_vhd.sdo /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/simulation/modelsim/ simulation " "Generated file Ver2_vhd.sdo in folder \"/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2_LF/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1676549937805 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "626 " "Peak virtual memory: 626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676549937828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 16 13:18:57 2023 " "Processing ended: Thu Feb 16 13:18:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676549937828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676549937828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676549937828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1676549937828 ""}
