

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc'
================================================================
* Date:           Tue Sep  5 11:41:15 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      286|      286|  2.860 us|  2.860 us|  286|  286|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                      |                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |               Instance               |               Module              |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |dataflow_in_loop_VITIS_LOOP_112_1_U0  |dataflow_in_loop_VITIS_LOOP_112_1  |       28|       28|  0.280 us|  0.280 us|   17|   17|  dataflow|
        +--------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_112_1  |      285|      285|        31|          -|          -|    16|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|      83|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   16|   12486|  11634|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   16|   12579|  11680|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|      11|     21|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+-----------------------------------+---------+----+-------+-------+-----+
    |               Instance               |               Module              | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +--------------------------------------+-----------------------------------+---------+----+-------+-------+-----+
    |dataflow_in_loop_VITIS_LOOP_112_1_U0  |dataflow_in_loop_VITIS_LOOP_112_1  |        0|  16|  12486|  11634|    0|
    +--------------------------------------+-----------------------------------+---------+----+-------+-------+-----+
    |Total                                 |                                   |        0|  16|  12486|  11634|    0|
    +--------------------------------------+-----------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+----+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+----+----+------------+------------+
    |loop_dataflow_input_count   |         +|   0|  26|   9|           5|           1|
    |loop_dataflow_output_count  |         +|   0|  26|   9|           5|           1|
    |bound_minus_1               |         -|   0|  31|  10|           6|           1|
    +----------------------------+----------+----+----+----+------------+------------+
    |Total                       |          |   0|  83|  28|          16|           3|
    +----------------------------+----------+----+----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|    5|         10|
    |loop_dataflow_output_count  |   9|          2|    5|         10|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   10|         20|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |loop_dataflow_input_count   |  5|   0|    5|          0|
    |loop_dataflow_output_count  |  5|   0|    5|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       | 10|   0|   10|          0|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+--------------+-----+-----+------------+---------------------------+--------------+
|A_0_address0  |  out|    6|   ap_memory|                        A_0|         array|
|A_0_ce0       |  out|    1|   ap_memory|                        A_0|         array|
|A_0_d0        |  out|   24|   ap_memory|                        A_0|         array|
|A_0_q0        |   in|   24|   ap_memory|                        A_0|         array|
|A_0_we0       |  out|    1|   ap_memory|                        A_0|         array|
|A_0_address1  |  out|    6|   ap_memory|                        A_0|         array|
|A_0_ce1       |  out|    1|   ap_memory|                        A_0|         array|
|A_0_d1        |  out|   24|   ap_memory|                        A_0|         array|
|A_0_q1        |   in|   24|   ap_memory|                        A_0|         array|
|A_0_we1       |  out|    1|   ap_memory|                        A_0|         array|
|ii            |   in|    2|     ap_none|                         ii|        scalar|
|ii_ap_vld     |   in|    1|     ap_none|                         ii|        scalar|
|A_1_address0  |  out|    6|   ap_memory|                        A_1|         array|
|A_1_ce0       |  out|    1|   ap_memory|                        A_1|         array|
|A_1_d0        |  out|   24|   ap_memory|                        A_1|         array|
|A_1_q0        |   in|   24|   ap_memory|                        A_1|         array|
|A_1_we0       |  out|    1|   ap_memory|                        A_1|         array|
|A_1_address1  |  out|    6|   ap_memory|                        A_1|         array|
|A_1_ce1       |  out|    1|   ap_memory|                        A_1|         array|
|A_1_d1        |  out|   24|   ap_memory|                        A_1|         array|
|A_1_q1        |   in|   24|   ap_memory|                        A_1|         array|
|A_1_we1       |  out|    1|   ap_memory|                        A_1|         array|
|A_2_address0  |  out|    6|   ap_memory|                        A_2|         array|
|A_2_ce0       |  out|    1|   ap_memory|                        A_2|         array|
|A_2_d0        |  out|   24|   ap_memory|                        A_2|         array|
|A_2_q0        |   in|   24|   ap_memory|                        A_2|         array|
|A_2_we0       |  out|    1|   ap_memory|                        A_2|         array|
|A_2_address1  |  out|    6|   ap_memory|                        A_2|         array|
|A_2_ce1       |  out|    1|   ap_memory|                        A_2|         array|
|A_2_d1        |  out|   24|   ap_memory|                        A_2|         array|
|A_2_q1        |   in|   24|   ap_memory|                        A_2|         array|
|A_2_we1       |  out|    1|   ap_memory|                        A_2|         array|
|A_3_address0  |  out|    6|   ap_memory|                        A_3|         array|
|A_3_ce0       |  out|    1|   ap_memory|                        A_3|         array|
|A_3_d0        |  out|   24|   ap_memory|                        A_3|         array|
|A_3_q0        |   in|   24|   ap_memory|                        A_3|         array|
|A_3_we0       |  out|    1|   ap_memory|                        A_3|         array|
|A_3_address1  |  out|    6|   ap_memory|                        A_3|         array|
|A_3_ce1       |  out|    1|   ap_memory|                        A_3|         array|
|A_3_d1        |  out|   24|   ap_memory|                        A_3|         array|
|A_3_q1        |   in|   24|   ap_memory|                        A_3|         array|
|A_3_we1       |  out|    1|   ap_memory|                        A_3|         array|
|B_0_address0  |  out|    8|   ap_memory|                        B_0|         array|
|B_0_ce0       |  out|    1|   ap_memory|                        B_0|         array|
|B_0_d0        |  out|   24|   ap_memory|                        B_0|         array|
|B_0_q0        |   in|   24|   ap_memory|                        B_0|         array|
|B_0_we0       |  out|    1|   ap_memory|                        B_0|         array|
|B_0_address1  |  out|    8|   ap_memory|                        B_0|         array|
|B_0_ce1       |  out|    1|   ap_memory|                        B_0|         array|
|B_0_d1        |  out|   24|   ap_memory|                        B_0|         array|
|B_0_q1        |   in|   24|   ap_memory|                        B_0|         array|
|B_0_we1       |  out|    1|   ap_memory|                        B_0|         array|
|B_1_address0  |  out|    8|   ap_memory|                        B_1|         array|
|B_1_ce0       |  out|    1|   ap_memory|                        B_1|         array|
|B_1_d0        |  out|   24|   ap_memory|                        B_1|         array|
|B_1_q0        |   in|   24|   ap_memory|                        B_1|         array|
|B_1_we0       |  out|    1|   ap_memory|                        B_1|         array|
|B_1_address1  |  out|    8|   ap_memory|                        B_1|         array|
|B_1_ce1       |  out|    1|   ap_memory|                        B_1|         array|
|B_1_d1        |  out|   24|   ap_memory|                        B_1|         array|
|B_1_q1        |   in|   24|   ap_memory|                        B_1|         array|
|B_1_we1       |  out|    1|   ap_memory|                        B_1|         array|
|B_2_address0  |  out|    8|   ap_memory|                        B_2|         array|
|B_2_ce0       |  out|    1|   ap_memory|                        B_2|         array|
|B_2_d0        |  out|   24|   ap_memory|                        B_2|         array|
|B_2_q0        |   in|   24|   ap_memory|                        B_2|         array|
|B_2_we0       |  out|    1|   ap_memory|                        B_2|         array|
|B_2_address1  |  out|    8|   ap_memory|                        B_2|         array|
|B_2_ce1       |  out|    1|   ap_memory|                        B_2|         array|
|B_2_d1        |  out|   24|   ap_memory|                        B_2|         array|
|B_2_q1        |   in|   24|   ap_memory|                        B_2|         array|
|B_2_we1       |  out|    1|   ap_memory|                        B_2|         array|
|B_3_address0  |  out|    8|   ap_memory|                        B_3|         array|
|B_3_ce0       |  out|    1|   ap_memory|                        B_3|         array|
|B_3_d0        |  out|   24|   ap_memory|                        B_3|         array|
|B_3_q0        |   in|   24|   ap_memory|                        B_3|         array|
|B_3_we0       |  out|    1|   ap_memory|                        B_3|         array|
|B_3_address1  |  out|    8|   ap_memory|                        B_3|         array|
|B_3_ce1       |  out|    1|   ap_memory|                        B_3|         array|
|B_3_d1        |  out|   24|   ap_memory|                        B_3|         array|
|B_3_q1        |   in|   24|   ap_memory|                        B_3|         array|
|B_3_we1       |  out|    1|   ap_memory|                        B_3|         array|
|C_3_address0  |  out|    8|   ap_memory|                        C_3|         array|
|C_3_ce0       |  out|    1|   ap_memory|                        C_3|         array|
|C_3_d0        |  out|   24|   ap_memory|                        C_3|         array|
|C_3_q0        |   in|   24|   ap_memory|                        C_3|         array|
|C_3_we0       |  out|    1|   ap_memory|                        C_3|         array|
|C_3_address1  |  out|    8|   ap_memory|                        C_3|         array|
|C_3_ce1       |  out|    1|   ap_memory|                        C_3|         array|
|C_3_d1        |  out|   24|   ap_memory|                        C_3|         array|
|C_3_q1        |   in|   24|   ap_memory|                        C_3|         array|
|C_3_we1       |  out|    1|   ap_memory|                        C_3|         array|
|C_2_address0  |  out|    8|   ap_memory|                        C_2|         array|
|C_2_ce0       |  out|    1|   ap_memory|                        C_2|         array|
|C_2_d0        |  out|   24|   ap_memory|                        C_2|         array|
|C_2_q0        |   in|   24|   ap_memory|                        C_2|         array|
|C_2_we0       |  out|    1|   ap_memory|                        C_2|         array|
|C_2_address1  |  out|    8|   ap_memory|                        C_2|         array|
|C_2_ce1       |  out|    1|   ap_memory|                        C_2|         array|
|C_2_d1        |  out|   24|   ap_memory|                        C_2|         array|
|C_2_q1        |   in|   24|   ap_memory|                        C_2|         array|
|C_2_we1       |  out|    1|   ap_memory|                        C_2|         array|
|C_1_address0  |  out|    8|   ap_memory|                        C_1|         array|
|C_1_ce0       |  out|    1|   ap_memory|                        C_1|         array|
|C_1_d0        |  out|   24|   ap_memory|                        C_1|         array|
|C_1_q0        |   in|   24|   ap_memory|                        C_1|         array|
|C_1_we0       |  out|    1|   ap_memory|                        C_1|         array|
|C_1_address1  |  out|    8|   ap_memory|                        C_1|         array|
|C_1_ce1       |  out|    1|   ap_memory|                        C_1|         array|
|C_1_d1        |  out|   24|   ap_memory|                        C_1|         array|
|C_1_q1        |   in|   24|   ap_memory|                        C_1|         array|
|C_1_we1       |  out|    1|   ap_memory|                        C_1|         array|
|C_0_address0  |  out|    8|   ap_memory|                        C_0|         array|
|C_0_ce0       |  out|    1|   ap_memory|                        C_0|         array|
|C_0_d0        |  out|   24|   ap_memory|                        C_0|         array|
|C_0_q0        |   in|   24|   ap_memory|                        C_0|         array|
|C_0_we0       |  out|    1|   ap_memory|                        C_0|         array|
|C_0_address1  |  out|    8|   ap_memory|                        C_0|         array|
|C_0_ce1       |  out|    1|   ap_memory|                        C_0|         array|
|C_0_d1        |  out|   24|   ap_memory|                        C_0|         array|
|C_0_q1        |   in|   24|   ap_memory|                        C_0|         array|
|C_0_we1       |  out|    1|   ap_memory|                        C_0|         array|
|ap_clk        |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
+--------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 3, States = { 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ii_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %ii"   --->   Operation 5 'read' 'ii_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.cond17.i.i"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%jj = phi i5 %add_ln112, void %init_block_AB.i.i, i5 0, void %newFuncRoot" [gemm_systolic_array.cpp:112]   --->   Operation 7 'phi' 'jj' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.36ns)   --->   "%icmp_ln112 = icmp_eq  i5 %jj, i5 16" [gemm_systolic_array.cpp:112]   --->   Operation 8 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln112 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @dataflow_parent_loop_str, i5 %jj, i5 16, i32 0" [gemm_systolic_array.cpp:112]   --->   Operation 10 'specdataflowpipeline' 'specdataflowpipeline_ln112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.78ns)   --->   "%add_ln112 = add i5 %jj, i5 1" [gemm_systolic_array.cpp:112]   --->   Operation 11 'add' 'add_ln112' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %init_block_AB.i.i, void %for.inc82.i.i.exitStub" [gemm_systolic_array.cpp:112]   --->   Operation 12 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 13 'ret' 'ret_ln0' <Predicate = (icmp_ln112)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.26>
ST_3 : Operation 14 [2/2] (7.26ns)   --->   "%call_ln112 = call void @dataflow_in_loop_VITIS_LOOP_112_1, i24 %A_0, i2 %ii_read, i24 %A_1, i24 %A_2, i24 %A_3, i24 %B_0, i5 %jj, i24 %B_1, i24 %B_2, i24 %B_3, i24 %C_3, i24 %C_2, i24 %C_1, i24 %C_0" [gemm_systolic_array.cpp:112]   --->   Operation 14 'call' 'call_ln112' <Predicate = (!icmp_ln112)> <Delay = 7.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [gemm_systolic_array.cpp:117]   --->   Operation 15 'specloopname' 'specloopname_ln117' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln112 = call void @dataflow_in_loop_VITIS_LOOP_112_1, i24 %A_0, i2 %ii_read, i24 %A_1, i24 %A_2, i24 %A_3, i24 %B_0, i5 %jj, i24 %B_1, i24 %B_2, i24 %B_3, i24 %C_3, i24 %C_2, i24 %C_1, i24 %C_0" [gemm_systolic_array.cpp:112]   --->   Operation 16 'call' 'call_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln112 = br void %for.cond17.i.i" [gemm_systolic_array.cpp:112]   --->   Operation 17 'br' 'br_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ii]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ii_read                    (read                ) [ 00111]
br_ln0                     (br                  ) [ 01111]
jj                         (phi                 ) [ 00111]
icmp_ln112                 (icmp                ) [ 00111]
empty                      (speclooptripcount   ) [ 00000]
specdataflowpipeline_ln112 (specdataflowpipeline) [ 00000]
add_ln112                  (add                 ) [ 01111]
br_ln112                   (br                  ) [ 00000]
ret_ln0                    (ret                 ) [ 00000]
specloopname_ln117         (specloopname        ) [ 00000]
call_ln112                 (call                ) [ 00000]
br_ln112                   (br                  ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ii">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ii"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="B_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="B_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="B_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="B_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="C_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="C_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="C_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="C_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_VITIS_LOOP_112_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="ii_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="2" slack="0"/>
<pin id="54" dir="0" index="1" bw="2" slack="0"/>
<pin id="55" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ii_read/1 "/>
</bind>
</comp>

<comp id="58" class="1005" name="jj_reg_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="5" slack="1"/>
<pin id="60" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="jj (phireg) "/>
</bind>
</comp>

<comp id="62" class="1004" name="jj_phi_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="5" slack="0"/>
<pin id="64" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="1" slack="1"/>
<pin id="66" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="jj/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_dataflow_in_loop_VITIS_LOOP_112_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="24" slack="0"/>
<pin id="73" dir="0" index="2" bw="2" slack="2"/>
<pin id="74" dir="0" index="3" bw="24" slack="0"/>
<pin id="75" dir="0" index="4" bw="24" slack="0"/>
<pin id="76" dir="0" index="5" bw="24" slack="0"/>
<pin id="77" dir="0" index="6" bw="24" slack="0"/>
<pin id="78" dir="0" index="7" bw="5" slack="1"/>
<pin id="79" dir="0" index="8" bw="24" slack="0"/>
<pin id="80" dir="0" index="9" bw="24" slack="0"/>
<pin id="81" dir="0" index="10" bw="24" slack="0"/>
<pin id="82" dir="0" index="11" bw="24" slack="0"/>
<pin id="83" dir="0" index="12" bw="24" slack="0"/>
<pin id="84" dir="0" index="13" bw="24" slack="0"/>
<pin id="85" dir="0" index="14" bw="24" slack="0"/>
<pin id="86" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln112/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="icmp_ln112_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="5" slack="0"/>
<pin id="103" dir="0" index="1" bw="5" slack="0"/>
<pin id="104" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="add_ln112_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="5" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/2 "/>
</bind>
</comp>

<comp id="113" class="1005" name="ii_read_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="2" slack="2"/>
<pin id="115" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="ii_read "/>
</bind>
</comp>

<comp id="118" class="1005" name="icmp_ln112_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln112 "/>
</bind>
</comp>

<comp id="122" class="1005" name="add_ln112_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="5" slack="0"/>
<pin id="124" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln112 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="26" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="61"><net_src comp="28" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="68"><net_src comp="58" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="69"><net_src comp="62" pin="4"/><net_sink comp="58" pin=0"/></net>

<net id="87"><net_src comp="46" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="70" pin=4"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="70" pin=5"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="70" pin=6"/></net>

<net id="93"><net_src comp="58" pin="1"/><net_sink comp="70" pin=7"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="70" pin=8"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="70" pin=9"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="70" pin=10"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="70" pin=11"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="70" pin=12"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="70" pin=13"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="70" pin=14"/></net>

<net id="105"><net_src comp="62" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="30" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="62" pin="4"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="44" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="116"><net_src comp="52" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="121"><net_src comp="101" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="107" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="62" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_0 | {}
	Port: A_1 | {}
	Port: A_2 | {}
	Port: A_3 | {}
	Port: B_0 | {}
	Port: B_1 | {}
	Port: B_2 | {}
	Port: B_3 | {}
	Port: C_3 | {3 4 }
	Port: C_2 | {3 4 }
	Port: C_1 | {3 4 }
	Port: C_0 | {3 4 }
 - Input state : 
	Port: dataflow_parent_loop_proc : A_0 | {3 4 }
	Port: dataflow_parent_loop_proc : ii | {1 }
	Port: dataflow_parent_loop_proc : A_1 | {3 4 }
	Port: dataflow_parent_loop_proc : A_2 | {3 4 }
	Port: dataflow_parent_loop_proc : A_3 | {3 4 }
	Port: dataflow_parent_loop_proc : B_0 | {3 4 }
	Port: dataflow_parent_loop_proc : B_1 | {3 4 }
	Port: dataflow_parent_loop_proc : B_2 | {3 4 }
	Port: dataflow_parent_loop_proc : B_3 | {3 4 }
	Port: dataflow_parent_loop_proc : C_3 | {3 4 }
	Port: dataflow_parent_loop_proc : C_2 | {3 4 }
	Port: dataflow_parent_loop_proc : C_1 | {3 4 }
	Port: dataflow_parent_loop_proc : C_0 | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln112 : 1
		specdataflowpipeline_ln112 : 1
		add_ln112 : 1
		br_ln112 : 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   call   | grp_dataflow_in_loop_VITIS_LOOP_112_1_fu_70 |    16   |  30.172 |   4457  |   2332  |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    add   |               add_ln112_fu_107              |    0    |    0    |    0    |    13   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   icmp   |              icmp_ln112_fu_101              |    0    |    0    |    0    |    9    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   read   |              ii_read_read_fu_52             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |    16   |  30.172 |   4457  |   2354  |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| add_ln112_reg_122|    5   |
|icmp_ln112_reg_118|    1   |
|  ii_read_reg_113 |    2   |
|     jj_reg_58    |    5   |
+------------------+--------+
|       Total      |   13   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| jj_reg_58 |  p0  |   2  |   5  |   10   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   10   ||  1.588  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |   30   |  4457  |  2354  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   13   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   31   |  4470  |  2363  |
+-----------+--------+--------+--------+--------+
