[{"name": "vadd_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00001", "instruction_group": "Vector arithmetic|Add|Addition", "base_instruction": ["ADD"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vaddq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00001", "instruction_group": "Vector arithmetic|Add|Addition", "base_instruction": ["ADD"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vadd_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00001", "instruction_group": "Vector arithmetic|Add|Addition", "base_instruction": ["ADD"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vaddq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00001", "instruction_group": "Vector arithmetic|Add|Addition", "base_instruction": ["ADD"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vadd_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00001", "instruction_group": "Vector arithmetic|Add|Addition", "base_instruction": ["ADD"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vaddq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00001", "instruction_group": "Vector arithmetic|Add|Addition", "base_instruction": ["ADD"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vadd_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64x1_t a", "int64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00001", "instruction_group": "Vector arithmetic|Add|Addition", "base_instruction": ["ADD"], "operands": "Dd,Dn,Dm"}, {"name": "vaddq_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00001", "instruction_group": "Vector arithmetic|Add|Addition", "base_instruction": ["ADD"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vadd_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00001", "instruction_group": "Vector arithmetic|Add|Addition", "base_instruction": ["ADD"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vaddq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00001", "instruction_group": "Vector arithmetic|Add|Addition", "base_instruction": ["ADD"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vadd_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00001", "instruction_group": "Vector arithmetic|Add|Addition", "base_instruction": ["ADD"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vaddq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00001", "instruction_group": "Vector arithmetic|Add|Addition", "base_instruction": ["ADD"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vadd_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00001", "instruction_group": "Vector arithmetic|Add|Addition", "base_instruction": ["ADD"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vaddq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00001", "instruction_group": "Vector arithmetic|Add|Addition", "base_instruction": ["ADD"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vadd_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64x1_t a", "uint64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00001", "instruction_group": "Vector arithmetic|Add|Addition", "base_instruction": ["ADD"], "operands": "Dd,Dn,Dm"}, {"name": "vaddq_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00001", "instruction_group": "Vector arithmetic|Add|Addition", "base_instruction": ["ADD"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vadd_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00002", "instruction_group": "Vector arithmetic|Add|Addition", "base_instruction": ["FADD"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vaddq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00002", "instruction_group": "Vector arithmetic|Add|Addition", "base_instruction": ["FADD"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vadd_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a", "float64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00002", "instruction_group": "Vector arithmetic|Add|Addition", "base_instruction": ["FADD"], "operands": "Dd,Dn,Dm"}, {"name": "vaddq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00002", "instruction_group": "Vector arithmetic|Add|Addition", "base_instruction": ["FADD"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vaddd_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["int64_t a", "int64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00001", "instruction_group": "Vector arithmetic|Add|Addition", "base_instruction": ["ADD"], "operands": "Dd,Dn,Dm"}, {"name": "vaddd_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["uint64_t a", "uint64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00001", "instruction_group": "Vector arithmetic|Add|Addition", "base_instruction": ["ADD"], "operands": "Dd,Dn,Dm"}, {"name": "vaddl_s8", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00003", "instruction_group": "Vector arithmetic|Add|Widening addition", "base_instruction": ["SADDL"], "operands": "Vd.8H,Vn.8B,Vm.8B"}, {"name": "vaddl_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00003", "instruction_group": "Vector arithmetic|Add|Widening addition", "base_instruction": ["SADDL"], "operands": "Vd.4S,Vn.4H,Vm.4H"}, {"name": "vaddl_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00003", "instruction_group": "Vector arithmetic|Add|Widening addition", "base_instruction": ["SADDL"], "operands": "Vd.2D,Vn.2S,Vm.2S"}, {"name": "vaddl_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00003", "instruction_group": "Vector arithmetic|Add|Widening addition", "base_instruction": ["UADDL"], "operands": "Vd.8H,Vn.8B,Vm.8B"}, {"name": "vaddl_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00003", "instruction_group": "Vector arithmetic|Add|Widening addition", "base_instruction": ["UADDL"], "operands": "Vd.4S,Vn.4H,Vm.4H"}, {"name": "vaddl_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00003", "instruction_group": "Vector arithmetic|Add|Widening addition", "base_instruction": ["UADDL"], "operands": "Vd.2D,Vn.2S,Vm.2S"}, {"name": "vaddl_high_s8", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00003", "instruction_group": "Vector arithmetic|Add|Widening addition", "base_instruction": ["SADDL2"], "operands": "Vd.8H,Vn.16B,Vm.16B"}, {"name": "vaddl_high_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00003", "instruction_group": "Vector arithmetic|Add|Widening addition", "base_instruction": ["SADDL2"], "operands": "Vd.4S,Vn.8H,Vm.8H"}, {"name": "vaddl_high_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00003", "instruction_group": "Vector arithmetic|Add|Widening addition", "base_instruction": ["SADDL2"], "operands": "Vd.2D,Vn.4S,Vm.4S"}, {"name": "vaddl_high_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00003", "instruction_group": "Vector arithmetic|Add|Widening addition", "base_instruction": ["UADDL2"], "operands": "Vd.8H,Vn.16B,Vm.16B"}, {"name": "vaddl_high_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00003", "instruction_group": "Vector arithmetic|Add|Widening addition", "base_instruction": ["UADDL2"], "operands": "Vd.4S,Vn.8H,Vm.8H"}, {"name": "vaddl_high_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00003", "instruction_group": "Vector arithmetic|Add|Widening addition", "base_instruction": ["UADDL2"], "operands": "Vd.2D,Vn.4S,Vm.4S"}, {"name": "vaddw_s8", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int8x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00004", "instruction_group": "Vector arithmetic|Add|Widening addition", "base_instruction": ["SADDW"], "operands": "Vd.8H,Vn.8H,Vm.8B"}, {"name": "vaddw_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00004", "instruction_group": "Vector arithmetic|Add|Widening addition", "base_instruction": ["SADDW"], "operands": "Vd.4S,Vn.4S,Vm.4H"}, {"name": "vaddw_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00004", "instruction_group": "Vector arithmetic|Add|Widening addition", "base_instruction": ["SADDW"], "operands": "Vd.2D,Vn.2D,Vm.2S"}, {"name": "vaddw_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint8x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00004", "instruction_group": "Vector arithmetic|Add|Widening addition", "base_instruction": ["UADDW"], "operands": "Vd.8H,Vn.8H,Vm.8B"}, {"name": "vaddw_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint16x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00004", "instruction_group": "Vector arithmetic|Add|Widening addition", "base_instruction": ["UADDW"], "operands": "Vd.4S,Vn.4S,Vm.4H"}, {"name": "vaddw_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint32x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00004", "instruction_group": "Vector arithmetic|Add|Widening addition", "base_instruction": ["UADDW"], "operands": "Vd.2D,Vn.2D,Vm.2S"}, {"name": "vaddw_high_s8", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int8x16_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00004", "instruction_group": "Vector arithmetic|Add|Widening addition", "base_instruction": ["SADDW2"], "operands": "Vd.8H,Vn.8H,Vm.16B"}, {"name": "vaddw_high_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x8_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00004", "instruction_group": "Vector arithmetic|Add|Widening addition", "base_instruction": ["SADDW2"], "operands": "Vd.4S,Vn.4S,Vm.8H"}, {"name": "vaddw_high_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x4_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00004", "instruction_group": "Vector arithmetic|Add|Widening addition", "base_instruction": ["SADDW2"], "operands": "Vd.2D,Vn.2D,Vm.4S"}, {"name": "vaddw_high_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint8x16_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00004", "instruction_group": "Vector arithmetic|Add|Widening addition", "base_instruction": ["UADDW2"], "operands": "Vd.8H,Vn.8H,Vm.16B"}, {"name": "vaddw_high_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint16x8_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00004", "instruction_group": "Vector arithmetic|Add|Widening addition", "base_instruction": ["UADDW2"], "operands": "Vd.4S,Vn.4S,Vm.8H"}, {"name": "vaddw_high_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint32x4_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00004", "instruction_group": "Vector arithmetic|Add|Widening addition", "base_instruction": ["UADDW2"], "operands": "Vd.2D,Vn.2D,Vm.4S"}, {"name": "vhadd_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00005", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["SHADD"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vhaddq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00005", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["SHADD"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vhadd_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00005", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["SHADD"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vhaddq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00005", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["SHADD"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vhadd_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00005", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["SHADD"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vhaddq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00005", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["SHADD"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vhadd_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00005", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["UHADD"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vhaddq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00005", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["UHADD"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vhadd_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00005", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["UHADD"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vhaddq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00005", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["UHADD"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vhadd_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00005", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["UHADD"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vhaddq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00005", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["UHADD"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vrhadd_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00006", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["SRHADD"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vrhaddq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00006", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["SRHADD"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vrhadd_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00006", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["SRHADD"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vrhaddq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00006", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["SRHADD"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vrhadd_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00006", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["SRHADD"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vrhaddq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00006", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["SRHADD"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vrhadd_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00006", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["URHADD"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vrhaddq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00006", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["URHADD"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vrhadd_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00006", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["URHADD"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vrhaddq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00006", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["URHADD"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vrhadd_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00006", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["URHADD"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vrhaddq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00006", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["URHADD"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vqadd_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00007", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["SQADD"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vqaddq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00007", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["SQADD"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vqadd_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00007", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["SQADD"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vqaddq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00007", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["SQADD"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vqadd_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00007", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["SQADD"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vqaddq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00007", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["SQADD"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vqadd_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64x1_t a", "int64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00007", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["SQADD"], "operands": "Dd,Dn,Dm"}, {"name": "vqaddq_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00007", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["SQADD"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vqadd_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00007", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["UQADD"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vqaddq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00007", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["UQADD"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vqadd_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00007", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["UQADD"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vqaddq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00007", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["UQADD"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vqadd_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00007", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["UQADD"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vqaddq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00007", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["UQADD"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vqadd_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64x1_t a", "uint64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00007", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["UQADD"], "operands": "Dd,Dn,Dm"}, {"name": "vqaddq_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00007", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["UQADD"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vqaddb_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8_t"}, "arguments": ["int8_t a", "int8_t b"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"a": {"register": "Bn"}, "b": {"register": "Bm"}}, "Operation": "NeonOperationId_00007", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["SQADD"], "operands": "Bd,Bn,Bm"}, {"name": "vqaddh_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["int16_t a", "int16_t b"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "b": {"register": "Hm"}}, "Operation": "NeonOperationId_00007", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["SQADD"], "operands": "Hd,Hn,Hm"}, {"name": "vqadds_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int32_t a", "int32_t b"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "b": {"register": "Sm"}}, "Operation": "NeonOperationId_00007", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["SQADD"], "operands": "Sd,Sn,Sm"}, {"name": "vqaddd_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["int64_t a", "int64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00007", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["SQADD"], "operands": "Dd,Dn,Dm"}, {"name": "vqaddb_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8_t"}, "arguments": ["uint8_t a", "uint8_t b"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"a": {"register": "Bn"}, "b": {"register": "Bm"}}, "Operation": "NeonOperationId_00007", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["UQADD"], "operands": "Bd,Bn,Bm"}, {"name": "vqaddh_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["uint16_t a", "uint16_t b"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "b": {"register": "Hm"}}, "Operation": "NeonOperationId_00007", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["UQADD"], "operands": "Hd,Hn,Hm"}, {"name": "vqadds_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["uint32_t a", "uint32_t b"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "b": {"register": "Sm"}}, "Operation": "NeonOperationId_00007", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["UQADD"], "operands": "Sd,Sn,Sm"}, {"name": "vqaddd_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["uint64_t a", "uint64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00007", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["UQADD"], "operands": "Dd,Dn,Dm"}, {"name": "vuqadd_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "uint8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "b": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00008", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["SUQADD"], "operands": "Vd.8B,Vn.8B"}, {"name": "vuqaddq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "uint8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "b": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00008", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["SUQADD"], "operands": "Vd.16B,Vn.16B"}, {"name": "vuqadd_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "uint16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00008", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["SUQADD"], "operands": "Vd.4H,Vn.4H"}, {"name": "vuqaddq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "uint16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00008", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["SUQADD"], "operands": "Vd.8H,Vn.8H"}, {"name": "vuqadd_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "uint32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00008", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["SUQADD"], "operands": "Vd.2S,Vn.2S"}, {"name": "vuqaddq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "uint32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00008", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["SUQADD"], "operands": "Vd.4S,Vn.4S"}, {"name": "vuqadd_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64x1_t a", "uint64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dd"}, "b": {"register": "Dn"}}, "Operation": "NeonOperationId_00008", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["SUQADD"], "operands": "Dd,Dn"}, {"name": "vuqaddq_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "uint64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00008", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["SUQADD"], "operands": "Vd.2D,Vn.2D"}, {"name": "vuqaddb_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8_t"}, "arguments": ["int8_t a", "uint8_t b"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"a": {"register": "Bd"}, "b": {"register": "Bn"}}, "Operation": "NeonOperationId_00008", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["SUQADD"], "operands": "Bd,Bn"}, {"name": "vuqaddh_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["int16_t a", "uint16_t b"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hd"}, "b": {"register": "Hn"}}, "Operation": "NeonOperationId_00008", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["SUQADD"], "operands": "Hd,Hn"}, {"name": "vuqadds_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int32_t a", "uint32_t b"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sd"}, "b": {"register": "Sn"}}, "Operation": "NeonOperationId_00008", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["SUQADD"], "operands": "Sd,Sn"}, {"name": "vuqaddd_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["int64_t a", "uint64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dd"}, "b": {"register": "Dn"}}, "Operation": "NeonOperationId_00008", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["SUQADD"], "operands": "Dd,Dn"}, {"name": "vsqadd_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "b": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00008", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["USQADD"], "operands": "Vd.8B,Vn.8B"}, {"name": "vsqaddq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "b": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00008", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["USQADD"], "operands": "Vd.16B,Vn.16B"}, {"name": "vsqadd_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "int16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00008", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["USQADD"], "operands": "Vd.4H,Vn.4H"}, {"name": "vsqaddq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "int16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00008", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["USQADD"], "operands": "Vd.8H,Vn.8H"}, {"name": "vsqadd_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "int32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00008", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["USQADD"], "operands": "Vd.2S,Vn.2S"}, {"name": "vsqaddq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "int32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00008", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["USQADD"], "operands": "Vd.4S,Vn.4S"}, {"name": "vsqadd_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64x1_t a", "int64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dd"}, "b": {"register": "Dn"}}, "Operation": "NeonOperationId_00008", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["USQADD"], "operands": "Dd,Dn"}, {"name": "vsqaddq_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "int64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00008", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["USQADD"], "operands": "Vd.2D,Vn.2D"}, {"name": "vsqaddb_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8_t"}, "arguments": ["uint8_t a", "int8_t b"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"a": {"register": "Bd"}, "b": {"register": "Bn"}}, "Operation": "NeonOperationId_00008", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["USQADD"], "operands": "Bd,Bn"}, {"name": "vsqaddh_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["uint16_t a", "int16_t b"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hd"}, "b": {"register": "Hn"}}, "Operation": "NeonOperationId_00008", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["USQADD"], "operands": "Hd,Hn"}, {"name": "vsqadds_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["uint32_t a", "int32_t b"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sd"}, "b": {"register": "Sn"}}, "Operation": "NeonOperationId_00008", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["USQADD"], "operands": "Sd,Sn"}, {"name": "vsqaddd_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["uint64_t a", "int64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dd"}, "b": {"register": "Dn"}}, "Operation": "NeonOperationId_00008", "instruction_group": "Vector arithmetic|Add|Saturating addition", "base_instruction": ["USQADD"], "operands": "Dd,Dn"}, {"name": "vaddhn_s16", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["ADDHN"], "operands": "Vd.8B,Vn.8H,Vm.8H"}, {"name": "vaddhn_s32", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["ADDHN"], "operands": "Vd.4H,Vn.4S,Vm.4S"}, {"name": "vaddhn_s64", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int64x2_t a", "int64x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["ADDHN"], "operands": "Vd.2S,Vn.2D,Vm.2D"}, {"name": "vaddhn_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["ADDHN"], "operands": "Vd.8B,Vn.8H,Vm.8H"}, {"name": "vaddhn_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["ADDHN"], "operands": "Vd.4H,Vn.4S,Vm.4S"}, {"name": "vaddhn_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint64x2_t a", "uint64x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["ADDHN"], "operands": "Vd.2S,Vn.2D,Vm.2D"}, {"name": "vaddhn_high_s16", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x8_t r", "int16x8_t a", "int16x8_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.8B"}, "a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["ADDHN2"], "operands": "Vd.16B,Vn.8H,Vm.8H"}, {"name": "vaddhn_high_s32", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x4_t r", "int32x4_t a", "int32x4_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4H"}, "a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["ADDHN2"], "operands": "Vd.8H,Vn.4S,Vm.4S"}, {"name": "vaddhn_high_s64", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x2_t r", "int64x2_t a", "int64x2_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["ADDHN2"], "operands": "Vd.4S,Vn.2D,Vm.2D"}, {"name": "vaddhn_high_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x8_t r", "uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.8B"}, "a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["ADDHN2"], "operands": "Vd.16B,Vn.8H,Vm.8H"}, {"name": "vaddhn_high_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x4_t r", "uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4H"}, "a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["ADDHN2"], "operands": "Vd.8H,Vn.4S,Vm.4S"}, {"name": "vaddhn_high_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x2_t r", "uint64x2_t a", "uint64x2_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["ADDHN2"], "operands": "Vd.4S,Vn.2D,Vm.2D"}, {"name": "vraddhn_s16", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["RADDHN"], "operands": "Vd.8B,Vn.8H,Vm.8H"}, {"name": "vraddhn_s32", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["RADDHN"], "operands": "Vd.4H,Vn.4S,Vm.4S"}, {"name": "vraddhn_s64", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int64x2_t a", "int64x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["RADDHN"], "operands": "Vd.2S,Vn.2D,Vm.2D"}, {"name": "vraddhn_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["RADDHN"], "operands": "Vd.8B,Vn.8H,Vm.8H"}, {"name": "vraddhn_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["RADDHN"], "operands": "Vd.4H,Vn.4S,Vm.4S"}, {"name": "vraddhn_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint64x2_t a", "uint64x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["RADDHN"], "operands": "Vd.2S,Vn.2D,Vm.2D"}, {"name": "vraddhn_high_s16", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x8_t r", "int16x8_t a", "int16x8_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.8B"}, "a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["RADDHN2"], "operands": "Vd.16B,Vn.8H,Vm.8H"}, {"name": "vraddhn_high_s32", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x4_t r", "int32x4_t a", "int32x4_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4H"}, "a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["RADDHN2"], "operands": "Vd.8H,Vn.4S,Vm.4S"}, {"name": "vraddhn_high_s64", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x2_t r", "int64x2_t a", "int64x2_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["RADDHN2"], "operands": "Vd.4S,Vn.2D,Vm.2D"}, {"name": "vraddhn_high_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x8_t r", "uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.8B"}, "a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["RADDHN2"], "operands": "Vd.16B,Vn.8H,Vm.8H"}, {"name": "vraddhn_high_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x4_t r", "uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4H"}, "a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["RADDHN2"], "operands": "Vd.8H,Vn.4S,Vm.4S"}, {"name": "vraddhn_high_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x2_t r", "uint64x2_t a", "uint64x2_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Add|Narrowing addition", "base_instruction": ["RADDHN2"], "operands": "Vd.4S,Vn.2D,Vm.2D"}, {"name": "vmul_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00010", "instruction_group": "Vector arithmetic|Multiply|Multiplication", "base_instruction": ["MUL"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vmulq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00010", "instruction_group": "Vector arithmetic|Multiply|Multiplication", "base_instruction": ["MUL"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vmul_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00010", "instruction_group": "Vector arithmetic|Multiply|Multiplication", "base_instruction": ["MUL"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vmulq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00010", "instruction_group": "Vector arithmetic|Multiply|Multiplication", "base_instruction": ["MUL"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vmul_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00010", "instruction_group": "Vector arithmetic|Multiply|Multiplication", "base_instruction": ["MUL"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vmulq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00010", "instruction_group": "Vector arithmetic|Multiply|Multiplication", "base_instruction": ["MUL"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vmul_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00010", "instruction_group": "Vector arithmetic|Multiply|Multiplication", "base_instruction": ["MUL"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vmulq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00010", "instruction_group": "Vector arithmetic|Multiply|Multiplication", "base_instruction": ["MUL"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vmul_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00010", "instruction_group": "Vector arithmetic|Multiply|Multiplication", "base_instruction": ["MUL"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vmulq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00010", "instruction_group": "Vector arithmetic|Multiply|Multiplication", "base_instruction": ["MUL"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vmul_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00010", "instruction_group": "Vector arithmetic|Multiply|Multiplication", "base_instruction": ["MUL"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vmulq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00010", "instruction_group": "Vector arithmetic|Multiply|Multiplication", "base_instruction": ["MUL"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vmul_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00011", "instruction_group": "Vector arithmetic|Multiply|Multiplication", "base_instruction": ["FMUL"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vmulq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00011", "instruction_group": "Vector arithmetic|Multiply|Multiplication", "base_instruction": ["FMUL"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vmul_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x8_t a", "poly8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00010", "instruction_group": "Vector arithmetic|Polynomial|Polynomial multiply", "base_instruction": ["PMUL"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vmulq_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly8x16_t a", "poly8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00010", "instruction_group": "Vector arithmetic|Polynomial|Polynomial multiply", "base_instruction": ["PMUL"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vmul_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a", "float64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00011", "instruction_group": "Vector arithmetic|Multiply|Multiplication", "base_instruction": ["FMUL"], "operands": "Dd,Dn,Dm"}, {"name": "vmulq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00011", "instruction_group": "Vector arithmetic|Multiply|Multiplication", "base_instruction": ["FMUL"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vmulx_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00012", "instruction_group": "Vector arithmetic|Multiply|Multiply extended", "base_instruction": ["FMULX"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vmulxq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00012", "instruction_group": "Vector arithmetic|Multiply|Multiply extended", "base_instruction": ["FMULX"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vmulx_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a", "float64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00012", "instruction_group": "Vector arithmetic|Multiply|Multiply extended", "base_instruction": ["FMULX"], "operands": "Dd,Dn,Dm"}, {"name": "vmulxq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00012", "instruction_group": "Vector arithmetic|Multiply|Multiply extended", "base_instruction": ["FMULX"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vmulxs_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["float32_t a", "float32_t b"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "b": {"register": "Sm"}}, "Operation": "NeonOperationId_00012", "instruction_group": "Vector arithmetic|Multiply|Multiply extended", "base_instruction": ["FMULX"], "operands": "Sd,Sn,Sm"}, {"name": "vmulxd_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64_t"}, "arguments": ["float64_t a", "float64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00012", "instruction_group": "Vector arithmetic|Multiply|Multiply extended", "base_instruction": ["FMULX"], "operands": "Dd,Dn,Dm"}, {"name": "vmulx_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t v", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00012", "instruction_group": "Vector arithmetic|Multiply|Multiply extended", "base_instruction": ["FMULX"], "operands": "Vd.2S,Vn.2S,Vm.S[lane]"}, {"name": "vmulxq_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x2_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00012", "instruction_group": "Vector arithmetic|Multiply|Multiply extended", "base_instruction": ["FMULX"], "operands": "Vd.4S,Vn.4S,Vm.S[lane]"}, {"name": "vmulx_lane_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a", "float64x1_t v", "const int lane"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "v": {"register": "Vm.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00012", "instruction_group": "Vector arithmetic|Multiply|Multiply extended", "base_instruction": ["FMULX"], "operands": "Dd,Dn,Vm.D[lane]"}, {"name": "vmulxq_lane_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x1_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "v": {"register": "Vm.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00012", "instruction_group": "Vector arithmetic|Multiply|Multiply extended", "base_instruction": ["FMULX"], "operands": "Vd.2D,Vn.2D,Vm.D[lane]"}, {"name": "vmulxs_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["float32_t a", "float32x2_t v", "const int lane"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00012", "instruction_group": "Vector arithmetic|Multiply|Multiply extended", "base_instruction": ["FMULX"], "operands": "Sd,Sn,Vm.S[lane]"}, {"name": "vmulxd_lane_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64_t"}, "arguments": ["float64_t a", "float64x1_t v", "const int lane"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "v": {"register": "Vm.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00012", "instruction_group": "Vector arithmetic|Multiply|Multiply extended", "base_instruction": ["FMULX"], "operands": "Dd,Dn,Vm.D[lane]"}, {"name": "vmulx_laneq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x4_t v", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00012", "instruction_group": "Vector arithmetic|Multiply|Multiply extended", "base_instruction": ["FMULX"], "operands": "Vd.2S,Vn.2S,Vm.S[lane]"}, {"name": "vmulxq_laneq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00012", "instruction_group": "Vector arithmetic|Multiply|Multiply extended", "base_instruction": ["FMULX"], "operands": "Vd.4S,Vn.4S,Vm.S[lane]"}, {"name": "vmulx_laneq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a", "float64x2_t v", "const int lane"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "v": {"register": "Vm.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00012", "instruction_group": "Vector arithmetic|Multiply|Multiply extended", "base_instruction": ["FMULX"], "operands": "Dd,Dn,Vm.D[lane]"}, {"name": "vmulxq_laneq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "v": {"register": "Vm.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00012", "instruction_group": "Vector arithmetic|Multiply|Multiply extended", "base_instruction": ["FMULX"], "operands": "Vd.2D,Vn.2D,Vm.D[lane]"}, {"name": "vmulxs_laneq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["float32_t a", "float32x4_t v", "const int lane"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00012", "instruction_group": "Vector arithmetic|Multiply|Multiply extended", "base_instruction": ["FMULX"], "operands": "Sd,Sn,Vm.S[lane]"}, {"name": "vmulxd_laneq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64_t"}, "arguments": ["float64_t a", "float64x2_t v", "const int lane"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "v": {"register": "Vm.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00012", "instruction_group": "Vector arithmetic|Multiply|Multiply extended", "base_instruction": ["FMULX"], "operands": "Dd,Dn,Vm.D[lane]"}, {"name": "vdiv_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00013", "instruction_group": "Vector arithmetic|Division", "base_instruction": ["FDIV"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vdivq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00013", "instruction_group": "Vector arithmetic|Division", "base_instruction": ["FDIV"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vdiv_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a", "float64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00013", "instruction_group": "Vector arithmetic|Division", "base_instruction": ["FDIV"], "operands": "Dd,Dn,Dm"}, {"name": "vdivq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00013", "instruction_group": "Vector arithmetic|Division", "base_instruction": ["FDIV"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vmla_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b", "int8x8_t c"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "b": {"register": "Vn.8B"}, "c": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate", "base_instruction": ["MLA"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vmlaq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b", "int8x16_t c"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "b": {"register": "Vn.16B"}, "c": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate", "base_instruction": ["MLA"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vmla_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b", "int16x4_t c"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "c": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate", "base_instruction": ["MLA"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vmlaq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b", "int16x8_t c"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}, "c": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate", "base_instruction": ["MLA"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vmla_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b", "int32x2_t c"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "c": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate", "base_instruction": ["MLA"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vmlaq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b", "int32x4_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}, "c": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate", "base_instruction": ["MLA"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vmla_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b", "uint8x8_t c"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "b": {"register": "Vn.8B"}, "c": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate", "base_instruction": ["MLA"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vmlaq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b", "uint8x16_t c"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "b": {"register": "Vn.16B"}, "c": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate", "base_instruction": ["MLA"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vmla_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b", "uint16x4_t c"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "c": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate", "base_instruction": ["MLA"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vmlaq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b", "uint16x8_t c"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}, "c": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate", "base_instruction": ["MLA"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vmla_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b", "uint32x2_t c"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "c": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate", "base_instruction": ["MLA"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vmlaq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b", "uint32x4_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}, "c": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate", "base_instruction": ["MLA"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vmla_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b", "float32x2_t c"], "results": [{"N/A": "result"}], "Arguments_Preparation": {"a": {"register": "N/A"}, "b": {"register": "N/A"}, "c": {"register": "N/A"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate", "base_instruction": ["RESULT[I]"], "operands": "= a[i] + (b[i] * c[i]) for i = 0 to 1"}, {"name": "vmlaq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b", "float32x4_t c"], "results": [{"N/A": "result"}], "Arguments_Preparation": {"a": {"register": "N/A"}, "b": {"register": "N/A"}, "c": {"register": "N/A"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate", "base_instruction": ["RESULT[I]"], "operands": "= a[i] + (b[i] * c[i]) for i = 0 to 3"}, {"name": "vmla_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a", "float64x1_t b", "float64x1_t c"], "results": [{"N/A": "result"}], "Arguments_Preparation": {"a": {"register": "N/A"}, "b": {"register": "N/A"}, "c": {"register": "N/A"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate", "base_instruction": ["RESULT[I]"], "operands": "= a[i] + (b[i] * c[i]) for i = 0"}, {"name": "vmlaq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b", "float64x2_t c"], "results": [{"N/A": "result"}], "Arguments_Preparation": {"a": {"register": "N/A"}, "b": {"register": "N/A"}, "c": {"register": "N/A"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate", "base_instruction": ["RESULT[I]"], "operands": "= a[i] + (b[i] * c[i]) for i = 0 to 1"}, {"name": "vmlal_s8", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int8x8_t b", "int8x8_t c"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8B"}, "c": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate and widen", "base_instruction": ["SMLAL"], "operands": "Vd.8H,Vn.8B,Vm.8B"}, {"name": "vmlal_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x4_t b", "int16x4_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4H"}, "c": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate and widen", "base_instruction": ["SMLAL"], "operands": "Vd.4S,Vn.4H,Vm.4H"}, {"name": "vmlal_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x2_t b", "int32x2_t c"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2S"}, "c": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate and widen", "base_instruction": ["SMLAL"], "operands": "Vd.2D,Vn.2S,Vm.2S"}, {"name": "vmlal_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint8x8_t b", "uint8x8_t c"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8B"}, "c": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate and widen", "base_instruction": ["UMLAL"], "operands": "Vd.8H,Vn.8B,Vm.8B"}, {"name": "vmlal_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint16x4_t b", "uint16x4_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4H"}, "c": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate and widen", "base_instruction": ["UMLAL"], "operands": "Vd.4S,Vn.4H,Vm.4H"}, {"name": "vmlal_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint32x2_t b", "uint32x2_t c"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2S"}, "c": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate and widen", "base_instruction": ["UMLAL"], "operands": "Vd.2D,Vn.2S,Vm.2S"}, {"name": "vmlal_high_s8", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int8x16_t b", "int8x16_t c"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.16B"}, "c": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate and widen", "base_instruction": ["SMLAL2"], "operands": "Vd.8H,Vn.16B,Vm.16B"}, {"name": "vmlal_high_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x8_t b", "int16x8_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.8H"}, "c": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate and widen", "base_instruction": ["SMLAL2"], "operands": "Vd.4S,Vn.8H,Vm.8H"}, {"name": "vmlal_high_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x4_t b", "int32x4_t c"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.4S"}, "c": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate and widen", "base_instruction": ["SMLAL2"], "operands": "Vd.2D,Vn.4S,Vm.4S"}, {"name": "vmlal_high_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint8x16_t b", "uint8x16_t c"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.16B"}, "c": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate and widen", "base_instruction": ["UMLAL2"], "operands": "Vd.8H,Vn.16B,Vm.16B"}, {"name": "vmlal_high_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint16x8_t b", "uint16x8_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.8H"}, "c": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate and widen", "base_instruction": ["UMLAL2"], "operands": "Vd.4S,Vn.8H,Vm.8H"}, {"name": "vmlal_high_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint32x4_t b", "uint32x4_t c"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.4S"}, "c": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate and widen", "base_instruction": ["UMLAL2"], "operands": "Vd.2D,Vn.4S,Vm.4S"}, {"name": "vmls_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b", "int8x8_t c"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "b": {"register": "Vn.8B"}, "c": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate", "base_instruction": ["MLS"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vmlsq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b", "int8x16_t c"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "b": {"register": "Vn.16B"}, "c": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate", "base_instruction": ["MLS"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vmls_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b", "int16x4_t c"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "c": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate", "base_instruction": ["MLS"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vmlsq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b", "int16x8_t c"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}, "c": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate", "base_instruction": ["MLS"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vmls_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b", "int32x2_t c"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "c": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate", "base_instruction": ["MLS"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vmlsq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b", "int32x4_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}, "c": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate", "base_instruction": ["MLS"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vmls_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b", "uint8x8_t c"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "b": {"register": "Vn.8B"}, "c": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate", "base_instruction": ["MLS"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vmlsq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b", "uint8x16_t c"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "b": {"register": "Vn.16B"}, "c": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate", "base_instruction": ["MLS"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vmls_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b", "uint16x4_t c"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "c": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate", "base_instruction": ["MLS"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vmlsq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b", "uint16x8_t c"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}, "c": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate", "base_instruction": ["MLS"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vmls_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b", "uint32x2_t c"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "c": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate", "base_instruction": ["MLS"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vmlsq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b", "uint32x4_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}, "c": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate", "base_instruction": ["MLS"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vmls_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b", "float32x2_t c"], "results": [{"N/A": "result"}], "Arguments_Preparation": {"a": {"register": "N/A"}, "b": {"register": "N/A"}, "c": {"register": "N/A"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate", "base_instruction": ["RESULT[I]"], "operands": "= a[i] - (b[i] * c[i]) for i = 0 to 1"}, {"name": "vmlsq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b", "float32x4_t c"], "results": [{"N/A": "result"}], "Arguments_Preparation": {"a": {"register": "N/A"}, "b": {"register": "N/A"}, "c": {"register": "N/A"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate", "base_instruction": ["RESULT[I]"], "operands": "= a[i] - (b[i] * c[i]) for i = 0 to 3"}, {"name": "vmls_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a", "float64x1_t b", "float64x1_t c"], "results": [{"N/A": "result"}], "Arguments_Preparation": {"a": {"register": "N/A"}, "b": {"register": "N/A"}, "c": {"register": "N/A"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate", "base_instruction": ["RESULT[I]"], "operands": "= a[i] - (b[i] * c[i]) for i = 0"}, {"name": "vmlsq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b", "float64x2_t c"], "results": [{"N/A": "result"}], "Arguments_Preparation": {"a": {"register": "N/A"}, "b": {"register": "N/A"}, "c": {"register": "N/A"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate", "base_instruction": ["RESULT[I]"], "operands": "= a[i] - (b[i] * c[i]) for i = 0 to 1"}, {"name": "vmlsl_s8", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int8x8_t b", "int8x8_t c"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8B"}, "c": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate and widen", "base_instruction": ["SMLSL"], "operands": "Vd.8H,Vn.8B,Vm.8B"}, {"name": "vmlsl_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x4_t b", "int16x4_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4H"}, "c": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate and widen", "base_instruction": ["SMLSL"], "operands": "Vd.4S,Vn.4H,Vm.4H"}, {"name": "vmlsl_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x2_t b", "int32x2_t c"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2S"}, "c": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate and widen", "base_instruction": ["SMLSL"], "operands": "Vd.2D,Vn.2S,Vm.2S"}, {"name": "vmlsl_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint8x8_t b", "uint8x8_t c"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8B"}, "c": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate and widen", "base_instruction": ["UMLSL"], "operands": "Vd.8H,Vn.8B,Vm.8B"}, {"name": "vmlsl_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint16x4_t b", "uint16x4_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4H"}, "c": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate and widen", "base_instruction": ["UMLSL"], "operands": "Vd.4S,Vn.4H,Vm.4H"}, {"name": "vmlsl_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint32x2_t b", "uint32x2_t c"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2S"}, "c": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate and widen", "base_instruction": ["UMLSL"], "operands": "Vd.2D,Vn.2S,Vm.2S"}, {"name": "vmlsl_high_s8", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int8x16_t b", "int8x16_t c"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.16B"}, "c": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate and widen", "base_instruction": ["SMLSL2"], "operands": "Vd.8H,Vn.16B,Vm.16B"}, {"name": "vmlsl_high_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x8_t b", "int16x8_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.8H"}, "c": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate and widen", "base_instruction": ["SMLSL2"], "operands": "Vd.4S,Vn.8H,Vm.8H"}, {"name": "vmlsl_high_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x4_t b", "int32x4_t c"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.4S"}, "c": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate and widen", "base_instruction": ["SMLSL2"], "operands": "Vd.2D,Vn.4S,Vm.4S"}, {"name": "vmlsl_high_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint8x16_t b", "uint8x16_t c"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.16B"}, "c": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate and widen", "base_instruction": ["UMLSL2"], "operands": "Vd.8H,Vn.16B,Vm.16B"}, {"name": "vmlsl_high_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint16x8_t b", "uint16x8_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.8H"}, "c": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate and widen", "base_instruction": ["UMLSL2"], "operands": "Vd.4S,Vn.8H,Vm.8H"}, {"name": "vmlsl_high_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint32x4_t b", "uint32x4_t c"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.4S"}, "c": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate and widen", "base_instruction": ["UMLSL2"], "operands": "Vd.2D,Vn.4S,Vm.4S"}, {"name": "vfma_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b", "float32x2_t c"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "c": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLA"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vfmaq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b", "float32x4_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}, "c": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLA"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vfma_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a", "float64x1_t b", "float64x1_t c"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Da"}, "b": {"register": "Dn"}, "c": {"register": "Dm"}}, "Operation": "NeonOperationId_00018", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMADD"], "operands": "Dd,Dn,Dm,Da"}, {"name": "vfmaq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b", "float64x2_t c"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2D"}, "c": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLA"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vfma_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b", "float32x2_t v", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLA"], "operands": "Vd.2S,Vn.2S,Vm.S[lane]"}, {"name": "vfmaq_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b", "float32x2_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLA"], "operands": "Vd.4S,Vn.4S,Vm.S[lane]"}, {"name": "vfma_lane_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a", "float64x1_t b", "float64x1_t v", "const int lane"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dd"}, "b": {"register": "Dn"}, "v": {"register": "Vm.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLA"], "operands": "Dd,Dn,Vm.D[lane]"}, {"name": "vfmaq_lane_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b", "float64x1_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2D"}, "v": {"register": "Vm.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLA"], "operands": "Vd.2D,Vn.2D,Vm.D[lane]"}, {"name": "vfmas_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["float32_t a", "float32_t b", "float32x2_t v", "const int lane"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sd"}, "b": {"register": "Sn"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLA"], "operands": "Sd,Sn,Vm.S[lane]"}, {"name": "vfmad_lane_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64_t"}, "arguments": ["float64_t a", "float64_t b", "float64x1_t v", "const int lane"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dd"}, "b": {"register": "Dn"}, "v": {"register": "Vm.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLA"], "operands": "Dd,Dn,Vm.D[lane]"}, {"name": "vfma_laneq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b", "float32x4_t v", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLA"], "operands": "Vd.2S,Vn.2S,Vm.S[lane]"}, {"name": "vfmaq_laneq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b", "float32x4_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLA"], "operands": "Vd.4S,Vn.4S,Vm.S[lane]"}, {"name": "vfma_laneq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a", "float64x1_t b", "float64x2_t v", "const int lane"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dd"}, "b": {"register": "Dn"}, "v": {"register": "Vm.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLA"], "operands": "Dd,Dn,Vm.D[lane]"}, {"name": "vfmaq_laneq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b", "float64x2_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2D"}, "v": {"register": "Vm.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLA"], "operands": "Vd.2D,Vn.2D,Vm.D[lane]"}, {"name": "vfmas_laneq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["float32_t a", "float32_t b", "float32x4_t v", "const int lane"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sd"}, "b": {"register": "Sn"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLA"], "operands": "Sd,Sn,Vm.S[lane]"}, {"name": "vfmad_laneq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64_t"}, "arguments": ["float64_t a", "float64_t b", "float64x2_t v", "const int lane"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dd"}, "b": {"register": "Dn"}, "v": {"register": "Vm.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLA"], "operands": "Dd,Dn,Vm.D[lane]"}, {"name": "vfms_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b", "float32x2_t c"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "c": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLS"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vfmsq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b", "float32x4_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}, "c": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLS"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vfms_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a", "float64x1_t b", "float64x1_t c"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Da"}, "b": {"register": "Dn"}, "c": {"register": "Dm"}}, "Operation": "NeonOperationId_00018", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMSUB"], "operands": "Dd,Dn,Dm,Da"}, {"name": "vfmsq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b", "float64x2_t c"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2D"}, "c": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLS"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vfms_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b", "float32x2_t v", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLS"], "operands": "Vd.2S,Vn.2S,Vm.S[lane]"}, {"name": "vfmsq_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b", "float32x2_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLS"], "operands": "Vd.4S,Vn.4S,Vm.S[lane]"}, {"name": "vfms_lane_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a", "float64x1_t b", "float64x1_t v", "const int lane"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dd"}, "b": {"register": "Dn"}, "v": {"register": "Vm.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLS"], "operands": "Dd,Dn,Vm.D[lane]"}, {"name": "vfmsq_lane_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b", "float64x1_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2D"}, "v": {"register": "Vm.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLS"], "operands": "Vd.2D,Vn.2D,Vm.D[lane]"}, {"name": "vfmss_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["float32_t a", "float32_t b", "float32x2_t v", "const int lane"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sd"}, "b": {"register": "Sn"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLS"], "operands": "Sd,Sn,Vm.S[lane]"}, {"name": "vfmsd_lane_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64_t"}, "arguments": ["float64_t a", "float64_t b", "float64x1_t v", "const int lane"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dd"}, "b": {"register": "Dn"}, "v": {"register": "Vm.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLS"], "operands": "Dd,Dn,Vm.D[lane]"}, {"name": "vfms_laneq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b", "float32x4_t v", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLS"], "operands": "Vd.2S,Vn.2S,Vm.S[lane]"}, {"name": "vfmsq_laneq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b", "float32x4_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLS"], "operands": "Vd.4S,Vn.4S,Vm.S[lane]"}, {"name": "vfms_laneq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a", "float64x1_t b", "float64x2_t v", "const int lane"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dd"}, "b": {"register": "Dn"}, "v": {"register": "Vm.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLS"], "operands": "Dd,Dn,Vm.D[lane]"}, {"name": "vfmsq_laneq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b", "float64x2_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2D"}, "v": {"register": "Vm.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLS"], "operands": "Vd.2D,Vn.2D,Vm.D[lane]"}, {"name": "vfmss_laneq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["float32_t a", "float32_t b", "float32x4_t v", "const int lane"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sd"}, "b": {"register": "Sn"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLS"], "operands": "Sd,Sn,Vm.S[lane]"}, {"name": "vfmsd_laneq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64_t"}, "arguments": ["float64_t a", "float64_t b", "float64x2_t v", "const int lane"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dd"}, "b": {"register": "Dn"}, "v": {"register": "Vm.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLS"], "operands": "Dd,Dn,Vm.D[lane]"}, {"name": "vqdmulh_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00019", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply", "base_instruction": ["SQDMULH"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vqdmulhq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00019", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply", "base_instruction": ["SQDMULH"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vqdmulh_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00019", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply", "base_instruction": ["SQDMULH"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vqdmulhq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00019", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply", "base_instruction": ["SQDMULH"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vqdmulhh_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["int16_t a", "int16_t b"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "b": {"register": "Hm"}}, "Operation": "NeonOperationId_00019", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply", "base_instruction": ["SQDMULH"], "operands": "Hd,Hn,Hm"}, {"name": "vqdmulhs_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int32_t a", "int32_t b"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "b": {"register": "Sm"}}, "Operation": "NeonOperationId_00019", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply", "base_instruction": ["SQDMULH"], "operands": "Sd,Sn,Sm"}, {"name": "vqrdmulh_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00019", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply", "base_instruction": ["SQRDMULH"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vqrdmulhq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00019", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply", "base_instruction": ["SQRDMULH"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vqrdmulh_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00019", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply", "base_instruction": ["SQRDMULH"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vqrdmulhq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00019", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply", "base_instruction": ["SQRDMULH"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vqrdmulhh_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["int16_t a", "int16_t b"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "b": {"register": "Hm"}}, "Operation": "NeonOperationId_00019", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply", "base_instruction": ["SQRDMULH"], "operands": "Hd,Hn,Hm"}, {"name": "vqrdmulhs_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int32_t a", "int32_t b"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "b": {"register": "Sm"}}, "Operation": "NeonOperationId_00019", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply", "base_instruction": ["SQRDMULH"], "operands": "Sd,Sn,Sm"}, {"name": "vqdmlal_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x4_t b", "int16x4_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4H"}, "c": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00020", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQDMLAL"], "operands": "Vd.4S,Vn.4H,Vm.4H"}, {"name": "vqdmlal_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x2_t b", "int32x2_t c"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2S"}, "c": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00020", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQDMLAL"], "operands": "Vd.2D,Vn.2S,Vm.2S"}, {"name": "vqdmlalh_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int32_t a", "int16_t b", "int16_t c"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sd"}, "b": {"register": "Hn"}, "c": {"register": "Hm"}}, "Operation": "NeonOperationId_00020", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQDMLAL"], "operands": "Sd,Hn,Hm"}, {"name": "vqdmlals_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["int64_t a", "int32_t b", "int32_t c"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dd"}, "b": {"register": "Sn"}, "c": {"register": "Sm"}}, "Operation": "NeonOperationId_00020", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQDMLAL"], "operands": "Dd,Sn,Sm"}, {"name": "vqdmlal_high_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x8_t b", "int16x8_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.8H"}, "c": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00020", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQDMLAL2"], "operands": "Vd.4S,Vn.8H,Vm.8H"}, {"name": "vqdmlal_high_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x4_t b", "int32x4_t c"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.4S"}, "c": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00020", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQDMLAL2"], "operands": "Vd.2D,Vn.4S,Vm.4S"}, {"name": "vqdmlsl_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x4_t b", "int16x4_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4H"}, "c": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00020", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQDMLSL"], "operands": "Vd.4S,Vn.4H,Vm.4H"}, {"name": "vqdmlsl_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x2_t b", "int32x2_t c"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2S"}, "c": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00020", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQDMLSL"], "operands": "Vd.2D,Vn.2S,Vm.2S"}, {"name": "vqdmlslh_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int32_t a", "int16_t b", "int16_t c"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sd"}, "b": {"register": "Hn"}, "c": {"register": "Hm"}}, "Operation": "NeonOperationId_00020", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQDMLSL"], "operands": "Sd,Hn,Hm"}, {"name": "vqdmlsls_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["int64_t a", "int32_t b", "int32_t c"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dd"}, "b": {"register": "Sn"}, "c": {"register": "Sm"}}, "Operation": "NeonOperationId_00020", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQDMLSL"], "operands": "Dd,Sn,Sm"}, {"name": "vqdmlsl_high_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x8_t b", "int16x8_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.8H"}, "c": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00020", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQDMLSL2"], "operands": "Vd.4S,Vn.8H,Vm.8H"}, {"name": "vqdmlsl_high_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x4_t b", "int32x4_t c"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.4S"}, "c": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00020", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQDMLSL2"], "operands": "Vd.2D,Vn.4S,Vm.4S"}, {"name": "vmull_s8", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00021", "instruction_group": "Vector arithmetic|Multiply|Widening multiplication", "base_instruction": ["SMULL"], "operands": "Vd.8H,Vn.8B,Vm.8B"}, {"name": "vmull_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00021", "instruction_group": "Vector arithmetic|Multiply|Widening multiplication", "base_instruction": ["SMULL"], "operands": "Vd.4S,Vn.4H,Vm.4H"}, {"name": "vmull_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00021", "instruction_group": "Vector arithmetic|Multiply|Widening multiplication", "base_instruction": ["SMULL"], "operands": "Vd.2D,Vn.2S,Vm.2S"}, {"name": "vmull_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00021", "instruction_group": "Vector arithmetic|Multiply|Widening multiplication", "base_instruction": ["UMULL"], "operands": "Vd.8H,Vn.8B,Vm.8B"}, {"name": "vmull_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00021", "instruction_group": "Vector arithmetic|Multiply|Widening multiplication", "base_instruction": ["UMULL"], "operands": "Vd.4S,Vn.4H,Vm.4H"}, {"name": "vmull_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00021", "instruction_group": "Vector arithmetic|Multiply|Widening multiplication", "base_instruction": ["UMULL"], "operands": "Vd.2D,Vn.2S,Vm.2S"}, {"name": "vmull_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["poly8x8_t a", "poly8x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00022", "instruction_group": "Vector arithmetic|Polynomial|Polynomial multiply", "base_instruction": ["PMULL"], "operands": "Vd.8H,Vn.8B,Vm.8B"}, {"name": "vmull_high_s8", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00021", "instruction_group": "Vector arithmetic|Multiply|Widening multiplication", "base_instruction": ["SMULL2"], "operands": "Vd.8H,Vn.16B,Vm.16B"}, {"name": "vmull_high_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00021", "instruction_group": "Vector arithmetic|Multiply|Widening multiplication", "base_instruction": ["SMULL2"], "operands": "Vd.4S,Vn.8H,Vm.8H"}, {"name": "vmull_high_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00021", "instruction_group": "Vector arithmetic|Multiply|Widening multiplication", "base_instruction": ["SMULL2"], "operands": "Vd.2D,Vn.4S,Vm.4S"}, {"name": "vmull_high_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00021", "instruction_group": "Vector arithmetic|Multiply|Widening multiplication", "base_instruction": ["UMULL2"], "operands": "Vd.8H,Vn.16B,Vm.16B"}, {"name": "vmull_high_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00021", "instruction_group": "Vector arithmetic|Multiply|Widening multiplication", "base_instruction": ["UMULL2"], "operands": "Vd.4S,Vn.8H,Vm.8H"}, {"name": "vmull_high_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00021", "instruction_group": "Vector arithmetic|Multiply|Multiplication", "base_instruction": ["UMULL2"], "operands": "Vd.2D,Vn.4S,Vm.4S"}, {"name": "vmull_high_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["poly8x16_t a", "poly8x16_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00022", "instruction_group": "Vector arithmetic|Polynomial|Polynomial multiply", "base_instruction": ["PMULL2"], "operands": "Vd.8H,Vn.16B,Vm.16B"}, {"name": "vqdmull_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00023", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply", "base_instruction": ["SQDMULL"], "operands": "Vd.4S,Vn.4H,Vm.4H"}, {"name": "vqdmull_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00023", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply", "base_instruction": ["SQDMULL"], "operands": "Vd.2D,Vn.2S,Vm.2S"}, {"name": "vqdmullh_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int16_t a", "int16_t b"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "b": {"register": "Hm"}}, "Operation": "NeonOperationId_00023", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply", "base_instruction": ["SQDMULL"], "operands": "Sd,Hn,Hm"}, {"name": "vqdmulls_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["int32_t a", "int32_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "b": {"register": "Sm"}}, "Operation": "NeonOperationId_00023", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply", "base_instruction": ["SQDMULL"], "operands": "Dd,Sn,Sm"}, {"name": "vqdmull_high_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00023", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply", "base_instruction": ["SQDMULL2"], "operands": "Vd.4S,Vn.8H,Vm.8H"}, {"name": "vqdmull_high_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00023", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply", "base_instruction": ["SQDMULL2"], "operands": "Vd.2D,Vn.4S,Vm.4S"}, {"name": "vsub_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00001", "instruction_group": "Vector arithmetic|Subtract|Subtraction", "base_instruction": ["SUB"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vsubq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00001", "instruction_group": "Vector arithmetic|Subtract|Subtraction", "base_instruction": ["SUB"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vsub_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00001", "instruction_group": "Vector arithmetic|Subtract|Subtraction", "base_instruction": ["SUB"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vsubq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00001", "instruction_group": "Vector arithmetic|Subtract|Subtraction", "base_instruction": ["SUB"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vsub_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00001", "instruction_group": "Vector arithmetic|Subtract|Subtraction", "base_instruction": ["SUB"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vsubq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00001", "instruction_group": "Vector arithmetic|Subtract|Subtraction", "base_instruction": ["SUB"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vsub_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64x1_t a", "int64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00001", "instruction_group": "Vector arithmetic|Subtract|Subtraction", "base_instruction": ["SUB"], "operands": "Dd,Dn,Dm"}, {"name": "vsubq_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00001", "instruction_group": "Vector arithmetic|Subtract|Subtraction", "base_instruction": ["SUB"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vsub_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00001", "instruction_group": "Vector arithmetic|Subtract|Subtraction", "base_instruction": ["SUB"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vsubq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00001", "instruction_group": "Vector arithmetic|Subtract|Subtraction", "base_instruction": ["SUB"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vsub_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00001", "instruction_group": "Vector arithmetic|Subtract|Subtraction", "base_instruction": ["SUB"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vsubq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00001", "instruction_group": "Vector arithmetic|Subtract|Subtraction", "base_instruction": ["SUB"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vsub_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00001", "instruction_group": "Vector arithmetic|Subtract|Subtraction", "base_instruction": ["SUB"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vsubq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00001", "instruction_group": "Vector arithmetic|Subtract|Subtraction", "base_instruction": ["SUB"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vsub_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64x1_t a", "uint64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00001", "instruction_group": "Vector arithmetic|Subtract|Subtraction", "base_instruction": ["SUB"], "operands": "Dd,Dn,Dm"}, {"name": "vsubq_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00001", "instruction_group": "Vector arithmetic|Subtract|Subtraction", "base_instruction": ["SUB"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vsub_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00024", "instruction_group": "Vector arithmetic|Subtract|Subtraction", "base_instruction": ["FSUB"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vsubq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00024", "instruction_group": "Vector arithmetic|Subtract|Subtraction", "base_instruction": ["FSUB"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vsub_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a", "float64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00024", "instruction_group": "Vector arithmetic|Subtract|Subtraction", "base_instruction": ["FSUB"], "operands": "Dd,Dn,Dm"}, {"name": "vsubq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00024", "instruction_group": "Vector arithmetic|Subtract|Subtraction", "base_instruction": ["FSUB"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vsubd_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["int64_t a", "int64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00001", "instruction_group": "Vector arithmetic|Subtract|Subtraction", "base_instruction": ["SUB"], "operands": "Dd,Dn,Dm"}, {"name": "vsubd_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["uint64_t a", "uint64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00001", "instruction_group": "Vector arithmetic|Subtract|Subtraction", "base_instruction": ["SUB"], "operands": "Dd,Dn,Dm"}, {"name": "vsubl_s8", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00003", "instruction_group": "Vector arithmetic|Subtract|Widening subtraction", "base_instruction": ["SSUBL"], "operands": "Vd.8H,Vn.8B,Vm.8B"}, {"name": "vsubl_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00003", "instruction_group": "Vector arithmetic|Subtract|Widening subtraction", "base_instruction": ["SSUBL"], "operands": "Vd.4S,Vn.4H,Vm.4H"}, {"name": "vsubl_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00003", "instruction_group": "Vector arithmetic|Subtract|Widening subtraction", "base_instruction": ["SSUBL"], "operands": "Vd.2D,Vn.2S,Vm.2S"}, {"name": "vsubl_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00003", "instruction_group": "Vector arithmetic|Subtract|Widening subtraction", "base_instruction": ["USUBL"], "operands": "Vd.8H,Vn.8B,Vm.8B"}, {"name": "vsubl_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00003", "instruction_group": "Vector arithmetic|Subtract|Widening subtraction", "base_instruction": ["USUBL"], "operands": "Vd.4S,Vn.4H,Vm.4H"}, {"name": "vsubl_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00003", "instruction_group": "Vector arithmetic|Subtract|Widening subtraction", "base_instruction": ["USUBL"], "operands": "Vd.2D,Vn.2S,Vm.2S"}, {"name": "vsubl_high_s8", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00003", "instruction_group": "Vector arithmetic|Subtract|Widening subtraction", "base_instruction": ["SSUBL2"], "operands": "Vd.8H,Vn.16B,Vm.16B"}, {"name": "vsubl_high_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00003", "instruction_group": "Vector arithmetic|Subtract|Widening subtraction", "base_instruction": ["SSUBL2"], "operands": "Vd.4S,Vn.8H,Vm.8H"}, {"name": "vsubl_high_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00003", "instruction_group": "Vector arithmetic|Subtract|Widening subtraction", "base_instruction": ["SSUBL2"], "operands": "Vd.2D,Vn.4S,Vm.4S"}, {"name": "vsubl_high_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00003", "instruction_group": "Vector arithmetic|Subtract|Widening subtraction", "base_instruction": ["USUBL2"], "operands": "Vd.8H,Vn.16B,Vm.16B"}, {"name": "vsubl_high_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00003", "instruction_group": "Vector arithmetic|Subtract|Widening subtraction", "base_instruction": ["USUBL2"], "operands": "Vd.4S,Vn.8H,Vm.8H"}, {"name": "vsubl_high_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00003", "instruction_group": "Vector arithmetic|Subtract|Widening subtraction", "base_instruction": ["USUBL2"], "operands": "Vd.2D,Vn.4S,Vm.4S"}, {"name": "vsubw_s8", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int8x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00004", "instruction_group": "Vector arithmetic|Subtract|Widening subtraction", "base_instruction": ["SSUBW"], "operands": "Vd.8H,Vn.8H,Vm.8B"}, {"name": "vsubw_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00004", "instruction_group": "Vector arithmetic|Subtract|Widening subtraction", "base_instruction": ["SSUBW"], "operands": "Vd.4S,Vn.4S,Vm.4H"}, {"name": "vsubw_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00004", "instruction_group": "Vector arithmetic|Subtract|Widening subtraction", "base_instruction": ["SSUBW"], "operands": "Vd.2D,Vn.2D,Vm.2S"}, {"name": "vsubw_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint8x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00004", "instruction_group": "Vector arithmetic|Subtract|Widening subtraction", "base_instruction": ["USUBW"], "operands": "Vd.8H,Vn.8H,Vm.8B"}, {"name": "vsubw_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint16x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00004", "instruction_group": "Vector arithmetic|Subtract|Widening subtraction", "base_instruction": ["USUBW"], "operands": "Vd.4S,Vn.4S,Vm.4H"}, {"name": "vsubw_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint32x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00004", "instruction_group": "Vector arithmetic|Subtract|Widening subtraction", "base_instruction": ["USUBW"], "operands": "Vd.2D,Vn.2D,Vm.2S"}, {"name": "vsubw_high_s8", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int8x16_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00004", "instruction_group": "Vector arithmetic|Subtract|Widening subtraction", "base_instruction": ["SSUBW2"], "operands": "Vd.8H,Vn.8H,Vm.16B"}, {"name": "vsubw_high_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x8_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00004", "instruction_group": "Vector arithmetic|Subtract|Widening subtraction", "base_instruction": ["SSUBW2"], "operands": "Vd.4S,Vn.4S,Vm.8H"}, {"name": "vsubw_high_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x4_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00004", "instruction_group": "Vector arithmetic|Subtract|Widening subtraction", "base_instruction": ["SSUBW2"], "operands": "Vd.2D,Vn.2D,Vm.4S"}, {"name": "vsubw_high_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint8x16_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00004", "instruction_group": "Vector arithmetic|Subtract|Widening subtraction", "base_instruction": ["USUBW2"], "operands": "Vd.8H,Vn.8H,Vm.16B"}, {"name": "vsubw_high_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint16x8_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00004", "instruction_group": "Vector arithmetic|Subtract|Widening subtraction", "base_instruction": ["USUBW2"], "operands": "Vd.4S,Vn.4S,Vm.8H"}, {"name": "vsubw_high_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint32x4_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00004", "instruction_group": "Vector arithmetic|Subtract|Widening subtraction", "base_instruction": ["USUBW2"], "operands": "Vd.2D,Vn.2D,Vm.4S"}, {"name": "vhsub_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00025", "instruction_group": "Vector arithmetic|Subtract|Narrowing subtraction", "base_instruction": ["SHSUB"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vhsubq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00025", "instruction_group": "Vector arithmetic|Subtract|Narrowing subtraction", "base_instruction": ["SHSUB"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vhsub_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00025", "instruction_group": "Vector arithmetic|Subtract|Narrowing subtraction", "base_instruction": ["SHSUB"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vhsubq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00025", "instruction_group": "Vector arithmetic|Subtract|Narrowing subtraction", "base_instruction": ["SHSUB"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vhsub_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00025", "instruction_group": "Vector arithmetic|Subtract|Narrowing subtraction", "base_instruction": ["SHSUB"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vhsubq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00025", "instruction_group": "Vector arithmetic|Subtract|Narrowing subtraction", "base_instruction": ["SHSUB"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vhsub_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00025", "instruction_group": "Vector arithmetic|Subtract|Narrowing subtraction", "base_instruction": ["UHSUB"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vhsubq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00025", "instruction_group": "Vector arithmetic|Subtract|Narrowing subtraction", "base_instruction": ["UHSUB"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vhsub_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00025", "instruction_group": "Vector arithmetic|Subtract|Narrowing subtraction", "base_instruction": ["UHSUB"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vhsubq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00025", "instruction_group": "Vector arithmetic|Subtract|Narrowing subtraction", "base_instruction": ["UHSUB"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vhsub_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00025", "instruction_group": "Vector arithmetic|Subtract|Narrowing subtraction", "base_instruction": ["UHSUB"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vhsubq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00025", "instruction_group": "Vector arithmetic|Subtract|Narrowing subtraction", "base_instruction": ["UHSUB"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vqsub_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00026", "instruction_group": "Vector arithmetic|Subtract|Saturating subtract", "base_instruction": ["SQSUB"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vqsubq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00026", "instruction_group": "Vector arithmetic|Subtract|Saturating subtract", "base_instruction": ["SQSUB"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vqsub_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00026", "instruction_group": "Vector arithmetic|Subtract|Saturating subtract", "base_instruction": ["SQSUB"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vqsubq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00026", "instruction_group": "Vector arithmetic|Subtract|Saturating subtract", "base_instruction": ["SQSUB"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vqsub_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00026", "instruction_group": "Vector arithmetic|Subtract|Saturating subtract", "base_instruction": ["SQSUB"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vqsubq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00026", "instruction_group": "Vector arithmetic|Subtract|Saturating subtract", "base_instruction": ["SQSUB"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vqsub_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64x1_t a", "int64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00026", "instruction_group": "Vector arithmetic|Subtract|Saturating subtract", "base_instruction": ["SQSUB"], "operands": "Dd,Dn,Dm"}, {"name": "vqsubq_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00026", "instruction_group": "Vector arithmetic|Subtract|Saturating subtract", "base_instruction": ["SQSUB"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vqsub_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00026", "instruction_group": "Vector arithmetic|Subtract|Saturating subtract", "base_instruction": ["UQSUB"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vqsubq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00026", "instruction_group": "Vector arithmetic|Subtract|Saturating subtract", "base_instruction": ["UQSUB"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vqsub_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00026", "instruction_group": "Vector arithmetic|Subtract|Saturating subtract", "base_instruction": ["UQSUB"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vqsubq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00026", "instruction_group": "Vector arithmetic|Subtract|Saturating subtract", "base_instruction": ["UQSUB"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vqsub_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00026", "instruction_group": "Vector arithmetic|Subtract|Saturating subtract", "base_instruction": ["UQSUB"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vqsubq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00026", "instruction_group": "Vector arithmetic|Subtract|Saturating subtract", "base_instruction": ["UQSUB"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vqsub_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64x1_t a", "uint64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00026", "instruction_group": "Vector arithmetic|Subtract|Saturating subtract", "base_instruction": ["UQSUB"], "operands": "Dd,Dn,Dm"}, {"name": "vqsubq_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00026", "instruction_group": "Vector arithmetic|Subtract|Saturating subtract", "base_instruction": ["UQSUB"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vqsubb_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8_t"}, "arguments": ["int8_t a", "int8_t b"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"a": {"register": "Bn"}, "b": {"register": "Bm"}}, "Operation": "NeonOperationId_00026", "instruction_group": "Vector arithmetic|Subtract|Saturating subtract", "base_instruction": ["SQSUB"], "operands": "Bd,Bn,Bm"}, {"name": "vqsubh_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["int16_t a", "int16_t b"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "b": {"register": "Hm"}}, "Operation": "NeonOperationId_00026", "instruction_group": "Vector arithmetic|Subtract|Saturating subtract", "base_instruction": ["SQSUB"], "operands": "Hd,Hn,Hm"}, {"name": "vqsubs_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int32_t a", "int32_t b"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "b": {"register": "Sm"}}, "Operation": "NeonOperationId_00026", "instruction_group": "Vector arithmetic|Subtract|Saturating subtract", "base_instruction": ["SQSUB"], "operands": "Sd,Sn,Sm"}, {"name": "vqsubd_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["int64_t a", "int64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00026", "instruction_group": "Vector arithmetic|Subtract|Saturating subtract", "base_instruction": ["SQSUB"], "operands": "Dd,Dn,Dm"}, {"name": "vqsubb_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8_t"}, "arguments": ["uint8_t a", "uint8_t b"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"a": {"register": "Bn"}, "b": {"register": "Bm"}}, "Operation": "NeonOperationId_00026", "instruction_group": "Vector arithmetic|Subtract|Saturating subtract", "base_instruction": ["UQSUB"], "operands": "Bd,Bn,Bm"}, {"name": "vqsubh_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["uint16_t a", "uint16_t b"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "b": {"register": "Hm"}}, "Operation": "NeonOperationId_00026", "instruction_group": "Vector arithmetic|Subtract|Saturating subtract", "base_instruction": ["UQSUB"], "operands": "Hd,Hn,Hm"}, {"name": "vqsubs_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["uint32_t a", "uint32_t b"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "b": {"register": "Sm"}}, "Operation": "NeonOperationId_00026", "instruction_group": "Vector arithmetic|Subtract|Saturating subtract", "base_instruction": ["UQSUB"], "operands": "Sd,Sn,Sm"}, {"name": "vqsubd_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["uint64_t a", "uint64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00026", "instruction_group": "Vector arithmetic|Subtract|Saturating subtract", "base_instruction": ["UQSUB"], "operands": "Dd,Dn,Dm"}, {"name": "vsubhn_s16", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Subtract|Narrowing subtraction", "base_instruction": ["SUBHN"], "operands": "Vd.8B,Vn.8H,Vm.8H"}, {"name": "vsubhn_s32", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Subtract|Narrowing subtraction", "base_instruction": ["SUBHN"], "operands": "Vd.4H,Vn.4S,Vm.4S"}, {"name": "vsubhn_s64", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int64x2_t a", "int64x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Subtract|Narrowing subtraction", "base_instruction": ["SUBHN"], "operands": "Vd.2S,Vn.2D,Vm.2D"}, {"name": "vsubhn_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Subtract|Narrowing subtraction", "base_instruction": ["SUBHN"], "operands": "Vd.8B,Vn.8H,Vm.8H"}, {"name": "vsubhn_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Subtract|Narrowing subtraction", "base_instruction": ["SUBHN"], "operands": "Vd.4H,Vn.4S,Vm.4S"}, {"name": "vsubhn_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint64x2_t a", "uint64x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Subtract|Narrowing subtraction", "base_instruction": ["SUBHN"], "operands": "Vd.2S,Vn.2D,Vm.2D"}, {"name": "vsubhn_high_s16", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x8_t r", "int16x8_t a", "int16x8_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.8B"}, "a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Subtract|Narrowing subtraction", "base_instruction": ["SUBHN2"], "operands": "Vd.16B,Vn.8H,Vm.8H"}, {"name": "vsubhn_high_s32", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x4_t r", "int32x4_t a", "int32x4_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4H"}, "a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Subtract|Narrowing subtraction", "base_instruction": ["SUBHN2"], "operands": "Vd.8H,Vn.4S,Vm.4S"}, {"name": "vsubhn_high_s64", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x2_t r", "int64x2_t a", "int64x2_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Subtract|Narrowing subtraction", "base_instruction": ["SUBHN2"], "operands": "Vd.4S,Vn.2D,Vm.2D"}, {"name": "vsubhn_high_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x8_t r", "uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.8B"}, "a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Subtract|Narrowing subtraction", "base_instruction": ["SUBHN2"], "operands": "Vd.16B,Vn.8H,Vm.8H"}, {"name": "vsubhn_high_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x4_t r", "uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4H"}, "a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Subtract|Narrowing subtraction", "base_instruction": ["SUBHN2"], "operands": "Vd.8H,Vn.4S,Vm.4S"}, {"name": "vsubhn_high_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x2_t r", "uint64x2_t a", "uint64x2_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Subtract|Narrowing subtraction", "base_instruction": ["SUBHN2"], "operands": "Vd.4S,Vn.2D,Vm.2D"}, {"name": "vrsubhn_s16", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Subtract|Narrowing subtraction", "base_instruction": ["RSUBHN"], "operands": "Vd.8B,Vn.8H,Vm.8H"}, {"name": "vrsubhn_s32", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Subtract|Narrowing subtraction", "base_instruction": ["RSUBHN"], "operands": "Vd.4H,Vn.4S,Vm.4S"}, {"name": "vrsubhn_s64", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int64x2_t a", "int64x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Subtract|Narrowing subtraction", "base_instruction": ["RSUBHN"], "operands": "Vd.2S,Vn.2D,Vm.2D"}, {"name": "vrsubhn_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Subtract|Narrowing subtraction", "base_instruction": ["RSUBHN"], "operands": "Vd.8B,Vn.8H,Vm.8H"}, {"name": "vrsubhn_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Subtract|Narrowing subtraction", "base_instruction": ["RSUBHN"], "operands": "Vd.4H,Vn.4S,Vm.4S"}, {"name": "vrsubhn_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint64x2_t a", "uint64x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Subtract|Narrowing subtraction", "base_instruction": ["RSUBHN"], "operands": "Vd.2S,Vn.2D,Vm.2D"}, {"name": "vrsubhn_high_s16", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x8_t r", "int16x8_t a", "int16x8_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.8B"}, "a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Subtract|Narrowing subtraction", "base_instruction": ["RSUBHN2"], "operands": "Vd.16B,Vn.8H,Vm.8H"}, {"name": "vrsubhn_high_s32", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x4_t r", "int32x4_t a", "int32x4_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4H"}, "a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Subtract|Narrowing subtraction", "base_instruction": ["RSUBHN2"], "operands": "Vd.8H,Vn.4S,Vm.4S"}, {"name": "vrsubhn_high_s64", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x2_t r", "int64x2_t a", "int64x2_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Subtract|Narrowing subtraction", "base_instruction": ["RSUBHN2"], "operands": "Vd.4S,Vn.2D,Vm.2D"}, {"name": "vrsubhn_high_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x8_t r", "uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.8B"}, "a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Subtract|Narrowing subtraction", "base_instruction": ["RSUBHN2"], "operands": "Vd.16B,Vn.8H,Vm.8H"}, {"name": "vrsubhn_high_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x4_t r", "uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4H"}, "a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Subtract|Narrowing subtraction", "base_instruction": ["RSUBHN2"], "operands": "Vd.8H,Vn.4S,Vm.4S"}, {"name": "vrsubhn_high_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x2_t r", "uint64x2_t a", "uint64x2_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00009", "instruction_group": "Vector arithmetic|Subtract|Narrowing subtraction", "base_instruction": ["RSUBHN2"], "operands": "Vd.4S,Vn.2D,Vm.2D"}, {"name": "vceq_s8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise equal", "base_instruction": ["CMEQ"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vceqq_s8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise equal", "base_instruction": ["CMEQ"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vceq_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise equal", "base_instruction": ["CMEQ"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vceqq_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise equal", "base_instruction": ["CMEQ"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vceq_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise equal", "base_instruction": ["CMEQ"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vceqq_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise equal", "base_instruction": ["CMEQ"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vceq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise equal", "base_instruction": ["CMEQ"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vceqq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise equal", "base_instruction": ["CMEQ"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vceq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise equal", "base_instruction": ["CMEQ"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vceqq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise equal", "base_instruction": ["CMEQ"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vceq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise equal", "base_instruction": ["CMEQ"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vceqq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise equal", "base_instruction": ["CMEQ"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vceq_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Bitwise equal", "base_instruction": ["FCMEQ"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vceqq_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Bitwise equal", "base_instruction": ["FCMEQ"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vceq_p8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["poly8x8_t a", "poly8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise equal", "base_instruction": ["CMEQ"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vceqq_p8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["poly8x16_t a", "poly8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise equal", "base_instruction": ["CMEQ"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vceq_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["int64x1_t a", "int64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise equal", "base_instruction": ["CMEQ"], "operands": "Dd,Dn,Dm"}, {"name": "vceqq_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["int64x2_t a", "int64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise equal", "base_instruction": ["CMEQ"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vceq_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64x1_t a", "uint64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise equal", "base_instruction": ["CMEQ"], "operands": "Dd,Dn,Dm"}, {"name": "vceqq_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise equal", "base_instruction": ["CMEQ"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vceq_p64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["poly64x1_t a", "poly64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise equal", "base_instruction": ["CMEQ"], "operands": "Dd,Dn,Dm"}, {"name": "vceqq_p64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["poly64x2_t a", "poly64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise equal", "base_instruction": ["CMEQ"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vceq_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["float64x1_t a", "float64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Bitwise equal", "base_instruction": ["FCMEQ"], "operands": "Dd,Dn,Dm"}, {"name": "vceqq_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Bitwise equal", "base_instruction": ["FCMEQ"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vceqd_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["int64_t a", "int64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise equal", "base_instruction": ["CMEQ"], "operands": "Dd,Dn,Dm"}, {"name": "vceqd_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["uint64_t a", "uint64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise equal", "base_instruction": ["CMEQ"], "operands": "Dd,Dn,Dm"}, {"name": "vceqs_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["float32_t a", "float32_t b"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "b": {"register": "Sm"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Bitwise equal", "base_instruction": ["FCMEQ"], "operands": "Sd,Sn,Sm"}, {"name": "vceqd_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["float64_t a", "float64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Bitwise equal", "base_instruction": ["FCMEQ"], "operands": "Dd,Dn,Dm"}, {"name": "vceqz_s8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["int8x8_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Bitwise equal to zero", "base_instruction": ["CMEQ"], "operands": "Vd.8B,Vn.8B,#0"}, {"name": "vceqzq_s8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["int8x16_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Bitwise equal to zero", "base_instruction": ["CMEQ"], "operands": "Vd.16B,Vn.16B,#0"}, {"name": "vceqz_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["int16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Bitwise equal to zero", "base_instruction": ["CMEQ"], "operands": "Vd.4H,Vn.4H,#0"}, {"name": "vceqzq_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["int16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Bitwise equal to zero", "base_instruction": ["CMEQ"], "operands": "Vd.8H,Vn.8H,#0"}, {"name": "vceqz_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["int32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Bitwise equal to zero", "base_instruction": ["CMEQ"], "operands": "Vd.2S,Vn.2S,#0"}, {"name": "vceqzq_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["int32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Bitwise equal to zero", "base_instruction": ["CMEQ"], "operands": "Vd.4S,Vn.4S,#0"}, {"name": "vceqz_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Bitwise equal to zero", "base_instruction": ["CMEQ"], "operands": "Vd.8B,Vn.8B,#0"}, {"name": "vceqzq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Bitwise equal to zero", "base_instruction": ["CMEQ"], "operands": "Vd.16B,Vn.16B,#0"}, {"name": "vceqz_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Bitwise equal to zero", "base_instruction": ["CMEQ"], "operands": "Vd.4H,Vn.4H,#0"}, {"name": "vceqzq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Bitwise equal to zero", "base_instruction": ["CMEQ"], "operands": "Vd.8H,Vn.8H,#0"}, {"name": "vceqz_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Bitwise equal to zero", "base_instruction": ["CMEQ"], "operands": "Vd.2S,Vn.2S,#0"}, {"name": "vceqzq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Bitwise equal to zero", "base_instruction": ["CMEQ"], "operands": "Vd.4S,Vn.4S,#0"}, {"name": "vceqz_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Bitwise equal to zero", "base_instruction": ["FCMEQ"], "operands": "Vd.2S,Vn.2S,#0"}, {"name": "vceqzq_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Bitwise equal to zero", "base_instruction": ["FCMEQ"], "operands": "Vd.4S,Vn.4S,#0"}, {"name": "vceqz_p8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["poly8x8_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Bitwise equal to zero", "base_instruction": ["CMEQ"], "operands": "Vd.8B,Vn.8B,#0"}, {"name": "vceqzq_p8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["poly8x16_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Bitwise equal to zero", "base_instruction": ["CMEQ"], "operands": "Vd.16B,Vn.16B,#0"}, {"name": "vceqz_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["int64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Bitwise equal to zero", "base_instruction": ["CMEQ"], "operands": "Dd,Dn,#0"}, {"name": "vceqzq_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["int64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Bitwise equal to zero", "base_instruction": ["CMEQ"], "operands": "Vd.2D,Vn.2D,#0"}, {"name": "vceqz_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Bitwise equal to zero", "base_instruction": ["CMEQ"], "operands": "Dd,Dn,#0"}, {"name": "vceqzq_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Bitwise equal to zero", "base_instruction": ["CMEQ"], "operands": "Vd.2D,Vn.2D,#0"}, {"name": "vceqz_p64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["poly64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Bitwise equal to zero", "base_instruction": ["CMEQ"], "operands": "Dd,Dn,#0"}, {"name": "vceqzq_p64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["poly64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Bitwise equal to zero", "base_instruction": ["CMEQ"], "operands": "Vd.2D,Vn.2D,#0"}, {"name": "vceqz_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["float64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Bitwise equal to zero", "base_instruction": ["FCMEQ"], "operands": "Dd,Dn,#0"}, {"name": "vceqzq_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Bitwise equal to zero", "base_instruction": ["FCMEQ"], "operands": "Vd.2D,Vn.2D,#0"}, {"name": "vceqzd_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["int64_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Bitwise equal to zero", "base_instruction": ["CMEQ"], "operands": "Dd,Dn,#0"}, {"name": "vceqzd_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["uint64_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Bitwise equal to zero", "base_instruction": ["CMEQ"], "operands": "Dd,Dn,#0"}, {"name": "vceqzs_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["float32_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Bitwise equal to zero", "base_instruction": ["FCMEQ"], "operands": "Sd,Sn,#0"}, {"name": "vceqzd_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["float64_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Bitwise equal to zero", "base_instruction": ["FCMEQ"], "operands": "Dd,Dn,#0"}, {"name": "vcge_s8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00031", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["CMGE"], "operands": "Vd.8B,Vm.8B,Vn.8B"}, {"name": "vcgeq_s8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00031", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["CMGE"], "operands": "Vd.16B,Vm.16B,Vn.16B"}, {"name": "vcge_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00031", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["CMGE"], "operands": "Vd.4H,Vm.4H,Vn.4H"}, {"name": "vcgeq_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00031", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["CMGE"], "operands": "Vd.8H,Vm.8H,Vn.8H"}, {"name": "vcge_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00031", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["CMGE"], "operands": "Vd.2S,Vm.2S,Vn.2S"}, {"name": "vcgeq_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00031", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["CMGE"], "operands": "Vd.4S,Vm.4S,Vn.4S"}, {"name": "vcge_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00031", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["CMHS"], "operands": "Vd.8B,Vm.8B,Vn.8B"}, {"name": "vcgeq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00031", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["CMHS"], "operands": "Vd.16B,Vm.16B,Vn.16B"}, {"name": "vcge_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00031", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["CMHS"], "operands": "Vd.4H,Vm.4H,Vn.4H"}, {"name": "vcgeq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00031", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["CMHS"], "operands": "Vd.8H,Vm.8H,Vn.8H"}, {"name": "vcge_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00031", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["CMHS"], "operands": "Vd.2S,Vm.2S,Vn.2S"}, {"name": "vcgeq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00031", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["CMHS"], "operands": "Vd.4S,Vm.4S,Vn.4S"}, {"name": "vcge_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["FCMGE"], "operands": "Vd.2S,Vm.2S,Vn.2S"}, {"name": "vcgeq_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["FCMGE"], "operands": "Vd.4S,Vm.4S,Vn.4S"}, {"name": "vcge_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["int64x1_t a", "int64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00031", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["CMGE"], "operands": "Dd,Dn,Dm"}, {"name": "vcgeq_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["int64x2_t a", "int64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00031", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["CMGE"], "operands": "Vd.2D,Vm.2D,Vn.2D"}, {"name": "vcge_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64x1_t a", "uint64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00031", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["CMHS"], "operands": "Dd,Dn,Dm"}, {"name": "vcgeq_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00031", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["CMHS"], "operands": "Vd.2D,Vm.2D,Vn.2D"}, {"name": "vcge_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["float64x1_t a", "float64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["FCMGE"], "operands": "Dd,Dn,Dm"}, {"name": "vcgeq_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["FCMGE"], "operands": "Vd.2D,Vm.2D,Vn.2D"}, {"name": "vcged_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["int64_t a", "int64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00031", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["CMGE"], "operands": "Dd,Dn,Dm"}, {"name": "vcged_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["uint64_t a", "uint64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00031", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["CMHS"], "operands": "Dd,Dn,Dm"}, {"name": "vcges_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["float32_t a", "float32_t b"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "b": {"register": "Sm"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["FCMGE"], "operands": "Sd,Sn,Sm"}, {"name": "vcged_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["float64_t a", "float64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["FCMGE"], "operands": "Dd,Dn,Dm"}, {"name": "vcgez_s8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["int8x8_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["CMGE"], "operands": "Vd.8B,Vn.8B,#0"}, {"name": "vcgezq_s8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["int8x16_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["CMGE"], "operands": "Vd.16B,Vn.16B,#0"}, {"name": "vcgez_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["int16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["CMGE"], "operands": "Vd.4H,Vn.4H,#0"}, {"name": "vcgezq_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["int16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["CMGE"], "operands": "Vd.8H,Vn.8H,#0"}, {"name": "vcgez_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["int32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["CMGE"], "operands": "Vd.2S,Vn.2S,#0"}, {"name": "vcgezq_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["int32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["CMGE"], "operands": "Vd.4S,Vn.4S,#0"}, {"name": "vcgez_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["int64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["CMGE"], "operands": "Dd,Dn,#0"}, {"name": "vcgezq_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["int64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["CMGE"], "operands": "Vd.2D,Vn.2D,#0"}, {"name": "vcgez_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["FCMGE"], "operands": "Vd.2S,Vn.2S,#0"}, {"name": "vcgezq_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["FCMGE"], "operands": "Vd.4S,Vn.4S,#0"}, {"name": "vcgez_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["float64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["FCMGE"], "operands": "Dd,Dn,#0"}, {"name": "vcgezq_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["FCMGE"], "operands": "Vd.2D,Vn.2D,#0"}, {"name": "vcgezd_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["int64_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["CMGE"], "operands": "Dd,Dn,#0"}, {"name": "vcgezs_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["float32_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["FCMGE"], "operands": "Sd,Sn,#0"}, {"name": "vcgezd_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["float64_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["FCMGE"], "operands": "Dd,Dn,#0"}, {"name": "vcle_s8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["CMGE"], "operands": "Vd.8B,Vm.8B,Vn.8B"}, {"name": "vcleq_s8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["CMGE"], "operands": "Vd.16B,Vm.16B,Vn.16B"}, {"name": "vcle_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["CMGE"], "operands": "Vd.4H,Vm.4H,Vn.4H"}, {"name": "vcleq_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["CMGE"], "operands": "Vd.8H,Vm.8H,Vn.8H"}, {"name": "vcle_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["CMGE"], "operands": "Vd.2S,Vm.2S,Vn.2S"}, {"name": "vcleq_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["CMGE"], "operands": "Vd.4S,Vm.4S,Vn.4S"}, {"name": "vcle_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["CMHS"], "operands": "Vd.8B,Vm.8B,Vn.8B"}, {"name": "vcleq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["CMHS"], "operands": "Vd.16B,Vm.16B,Vn.16B"}, {"name": "vcle_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["CMHS"], "operands": "Vd.4H,Vm.4H,Vn.4H"}, {"name": "vcleq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["CMHS"], "operands": "Vd.8H,Vm.8H,Vn.8H"}, {"name": "vcle_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["CMHS"], "operands": "Vd.2S,Vm.2S,Vn.2S"}, {"name": "vcleq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["CMHS"], "operands": "Vd.4S,Vm.4S,Vn.4S"}, {"name": "vcle_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["FCMGE"], "operands": "Vd.2S,Vm.2S,Vn.2S"}, {"name": "vcleq_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["FCMGE"], "operands": "Vd.4S,Vm.4S,Vn.4S"}, {"name": "vcle_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["int64x1_t a", "int64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["CMGE"], "operands": "Dd,Dm,Dn"}, {"name": "vcleq_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["int64x2_t a", "int64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["CMGE"], "operands": "Vd.2D,Vm.2D,Vn.2D"}, {"name": "vcle_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64x1_t a", "uint64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["CMHS"], "operands": "Dd,Dm,Dn"}, {"name": "vcleq_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["CMHS"], "operands": "Vd.2D,Vm.2D,Vn.2D"}, {"name": "vcle_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["float64x1_t a", "float64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["FCMGE"], "operands": "Dd,Dm,Dn"}, {"name": "vcleq_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["FCMGE"], "operands": "Vd.2D,Vm.2D,Vn.2D"}, {"name": "vcled_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["int64_t a", "int64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["CMGE"], "operands": "Dd,Dm,Dn"}, {"name": "vcled_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["uint64_t a", "uint64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["CMHS"], "operands": "Dd,Dm,Dn"}, {"name": "vcles_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["float32_t a", "float32_t b"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "b": {"register": "Sm"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["FCMGE"], "operands": "Sd,Sm,Sn"}, {"name": "vcled_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["float64_t a", "float64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["FCMGE"], "operands": "Dd,Dm,Dn"}, {"name": "vclez_s8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["int8x8_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["CMLE"], "operands": "Vd.8B,Vn.8B,#0"}, {"name": "vclezq_s8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["int8x16_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["CMLE"], "operands": "Vd.16B,Vn.16B,#0"}, {"name": "vclez_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["int16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["CMLE"], "operands": "Vd.4H,Vn.4H,#0"}, {"name": "vclezq_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["int16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["CMLE"], "operands": "Vd.8H,Vn.8H,#0"}, {"name": "vclez_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["int32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["CMLE"], "operands": "Vd.2S,Vn.2S,#0"}, {"name": "vclezq_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["int32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["CMLE"], "operands": "Vd.4S,Vn.4S,#0"}, {"name": "vclez_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["int64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["CMLE"], "operands": "Dd,Dn,#0"}, {"name": "vclezq_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["int64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["CMLE"], "operands": "Vd.2D,Vn.2D,#0"}, {"name": "vclez_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["CMLE"], "operands": "Vd.2S,Vn.2S,#0"}, {"name": "vclezq_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["FCMLE"], "operands": "Vd.4S,Vn.4S,#0"}, {"name": "vclez_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["float64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["FCMLE"], "operands": "Dd,Dn,#0"}, {"name": "vclezq_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["FCMLE"], "operands": "Vd.2D,Vn.2D,#0"}, {"name": "vclezd_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["int64_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["CMLE"], "operands": "Dd,Dn,#0"}, {"name": "vclezs_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["float32_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["FCMLE"], "operands": "Sd,Sn,#0"}, {"name": "vclezd_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["float64_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["FCMLE"], "operands": "Dd,Dn,#0"}, {"name": "vcgt_s8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00031", "instruction_group": "Compare|Greater than", "base_instruction": ["CMGT"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vcgtq_s8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00031", "instruction_group": "Compare|Greater than", "base_instruction": ["CMGT"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vcgt_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00031", "instruction_group": "Compare|Greater than", "base_instruction": ["CMGT"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vcgtq_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00031", "instruction_group": "Compare|Greater than", "base_instruction": ["CMGT"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vcgt_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00031", "instruction_group": "Compare|Greater than", "base_instruction": ["CMGT"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vcgtq_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00031", "instruction_group": "Compare|Greater than", "base_instruction": ["CMGT"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vcgt_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00031", "instruction_group": "Compare|Greater than", "base_instruction": ["CMHI"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vcgtq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00031", "instruction_group": "Compare|Greater than", "base_instruction": ["CMHI"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vcgt_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00031", "instruction_group": "Compare|Greater than", "base_instruction": ["CMHI"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vcgtq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00031", "instruction_group": "Compare|Greater than", "base_instruction": ["CMHI"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vcgt_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00031", "instruction_group": "Compare|Greater than", "base_instruction": ["CMHI"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vcgtq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00031", "instruction_group": "Compare|Greater than", "base_instruction": ["CMHI"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vcgt_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Greater than", "base_instruction": ["FCMGT"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vcgtq_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Greater than", "base_instruction": ["FCMGT"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vcgt_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["int64x1_t a", "int64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00031", "instruction_group": "Compare|Greater than", "base_instruction": ["CMGT"], "operands": "Dd,Dn,Dm"}, {"name": "vcgtq_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["int64x2_t a", "int64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00031", "instruction_group": "Compare|Greater than", "base_instruction": ["CMGT"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vcgt_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64x1_t a", "uint64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00031", "instruction_group": "Compare|Greater than", "base_instruction": ["CMHI"], "operands": "Dd,Dn,Dm"}, {"name": "vcgtq_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00031", "instruction_group": "Compare|Greater than", "base_instruction": ["CMHI"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vcgt_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["float64x1_t a", "float64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Greater than", "base_instruction": ["FCMGT"], "operands": "Dd,Dn,Dm"}, {"name": "vcgtq_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Greater than", "base_instruction": ["FCMGT"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vcgtd_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["int64_t a", "int64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00031", "instruction_group": "Compare|Greater than", "base_instruction": ["CMGT"], "operands": "Dd,Dn,Dm"}, {"name": "vcgtd_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["uint64_t a", "uint64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00031", "instruction_group": "Compare|Greater than", "base_instruction": ["CMHI"], "operands": "Dd,Dn,Dm"}, {"name": "vcgts_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["float32_t a", "float32_t b"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "b": {"register": "Sm"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Greater than", "base_instruction": ["FCMGT"], "operands": "Sd,Sn,Sm"}, {"name": "vcgtd_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["float64_t a", "float64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Greater than", "base_instruction": ["FCMGT"], "operands": "Dd,Dn,Dm"}, {"name": "vcgtz_s8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["int8x8_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Greater than", "base_instruction": ["CMGT"], "operands": "Vd.8B,Vn.8B,#0"}, {"name": "vcgtzq_s8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["int8x16_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Greater than", "base_instruction": ["CMGT"], "operands": "Vd.16B,Vn.16B,#0"}, {"name": "vcgtz_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["int16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Greater than", "base_instruction": ["CMGT"], "operands": "Vd.4H,Vn.4H,#0"}, {"name": "vcgtzq_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["int16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Greater than", "base_instruction": ["CMGT"], "operands": "Vd.8H,Vn.8H,#0"}, {"name": "vcgtz_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["int32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Greater than", "base_instruction": ["CMGT"], "operands": "Vd.2S,Vn.2S,#0"}, {"name": "vcgtzq_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["int32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Greater than", "base_instruction": ["CMGT"], "operands": "Vd.4S,Vn.4S,#0"}, {"name": "vcgtz_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["int64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Greater than", "base_instruction": ["CMGT"], "operands": "Dd,Dn,#0"}, {"name": "vcgtzq_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["int64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Greater than", "base_instruction": ["CMGT"], "operands": "Vd.2D,Vn.2D,#0"}, {"name": "vcgtz_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Greater than", "base_instruction": ["FCMGT"], "operands": "Vd.2S,Vn.2S,#0"}, {"name": "vcgtzq_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Greater than", "base_instruction": ["FCMGT"], "operands": "Vd.4S,Vn.4S,#0"}, {"name": "vcgtz_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["float64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Greater than", "base_instruction": ["FCMGT"], "operands": "Dd,Dn,#0"}, {"name": "vcgtzq_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Greater than", "base_instruction": ["FCMGT"], "operands": "Vd.2D,Vn.2D,#0"}, {"name": "vcgtzd_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["int64_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Greater than", "base_instruction": ["CMGT"], "operands": "Dd,Dn,#0"}, {"name": "vcgtzs_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["float32_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Greater than", "base_instruction": ["FCMGT"], "operands": "Sd,Sn,#0"}, {"name": "vcgtzd_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["float64_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Greater than", "base_instruction": ["FCMGT"], "operands": "Dd,Dn,#0"}, {"name": "vclt_s8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than", "base_instruction": ["CMGT"], "operands": "Vd.8B,Vm.8B,Vn.8B"}, {"name": "vcltq_s8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than", "base_instruction": ["CMGT"], "operands": "Vd.16B,Vm.16B,Vn.16B"}, {"name": "vclt_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than", "base_instruction": ["CMGT"], "operands": "Vd.4H,Vm.4H,Vn.4H"}, {"name": "vcltq_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than", "base_instruction": ["CMGT"], "operands": "Vd.8H,Vm.8H,Vn.8H"}, {"name": "vclt_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than", "base_instruction": ["CMGT"], "operands": "Vd.2S,Vm.2S,Vn.2S"}, {"name": "vcltq_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than", "base_instruction": ["CMGT"], "operands": "Vd.4S,Vm.4S,Vn.4S"}, {"name": "vclt_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than", "base_instruction": ["CMHI"], "operands": "Vd.8B,Vm.8B,Vn.8B"}, {"name": "vcltq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than", "base_instruction": ["CMHI"], "operands": "Vd.16B,Vm.16B,Vn.16B"}, {"name": "vclt_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than", "base_instruction": ["CMHI"], "operands": "Vd.4H,Vm.4H,Vn.4H"}, {"name": "vcltq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than", "base_instruction": ["CMHI"], "operands": "Vd.8H,Vm.8H,Vn.8H"}, {"name": "vclt_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than", "base_instruction": ["CMHI"], "operands": "Vd.2S,Vm.2S,Vn.2S"}, {"name": "vcltq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than", "base_instruction": ["CMHI"], "operands": "Vd.4S,Vm.4S,Vn.4S"}, {"name": "vclt_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than", "base_instruction": ["FCMGT"], "operands": "Vd.2S,Vm.2S,Vn.2S"}, {"name": "vcltq_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than", "base_instruction": ["FCMGT"], "operands": "Vd.4S,Vm.4S,Vn.4S"}, {"name": "vclt_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["int64x1_t a", "int64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than", "base_instruction": ["CMGT"], "operands": "Dd,Dm,Dn"}, {"name": "vcltq_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["int64x2_t a", "int64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than", "base_instruction": ["CMGT"], "operands": "Vd.2D,Vm.2D,Vn.2D"}, {"name": "vclt_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64x1_t a", "uint64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than", "base_instruction": ["CMHI"], "operands": "Dd,Dm,Dn"}, {"name": "vcltq_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than", "base_instruction": ["CMHI"], "operands": "Vd.2D,Vm.2D,Vn.2D"}, {"name": "vclt_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["float64x1_t a", "float64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than", "base_instruction": ["FCMGT"], "operands": "Dd,Dm,Dn"}, {"name": "vcltq_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than", "base_instruction": ["FCMGT"], "operands": "Vd.2D,Vm.2D,Vn.2D"}, {"name": "vcltd_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["int64_t a", "int64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than", "base_instruction": ["CMGT"], "operands": "Dd,Dm,Dn"}, {"name": "vcltd_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["uint64_t a", "uint64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than", "base_instruction": ["CMHI"], "operands": "Dd,Dm,Dn"}, {"name": "vclts_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["float32_t a", "float32_t b"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "b": {"register": "Sm"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than", "base_instruction": ["FCMGT"], "operands": "Sd,Sm,Sn"}, {"name": "vcltd_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["float64_t a", "float64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than", "base_instruction": ["FCMGT"], "operands": "Dd,Dm,Dn"}, {"name": "vcltz_s8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["int8x8_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Less than", "base_instruction": ["CMLT"], "operands": "Vd.8B,Vn.8B,#0"}, {"name": "vcltzq_s8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["int8x16_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Less than", "base_instruction": ["CMLT"], "operands": "Vd.16B,Vn.16B,#0"}, {"name": "vcltz_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["int16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Less than", "base_instruction": ["CMLT"], "operands": "Vd.4H,Vn.4H,#0"}, {"name": "vcltzq_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["int16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Less than", "base_instruction": ["CMLT"], "operands": "Vd.8H,Vn.8H,#0"}, {"name": "vcltz_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["int32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Less than", "base_instruction": ["CMLT"], "operands": "Vd.2S,Vn.2S,#0"}, {"name": "vcltzq_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["int32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Less than", "base_instruction": ["CMLT"], "operands": "Vd.4S,Vn.4S,#0"}, {"name": "vcltz_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["int64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Less than", "base_instruction": ["CMLT"], "operands": "Dd,Dn,#0"}, {"name": "vcltzq_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["int64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Less than", "base_instruction": ["CMLT"], "operands": "Vd.2D,Vn.2D,#0"}, {"name": "vcltz_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Less than", "base_instruction": ["FCMLT"], "operands": "Vd.2S,Vn.2S,#0"}, {"name": "vcltzq_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Less than", "base_instruction": ["FCMLT"], "operands": "Vd.4S,Vn.4S,#0"}, {"name": "vcltz_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["float64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Less than", "base_instruction": ["FCMLT"], "operands": "Dd,Dn,#0"}, {"name": "vcltzq_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Less than", "base_instruction": ["FCMLT"], "operands": "Vd.2D,Vn.2D,#0"}, {"name": "vcltzd_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["int64_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00029", "instruction_group": "Compare|Less than", "base_instruction": ["CMLT"], "operands": "Dd,Dn,#0"}, {"name": "vcltzs_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["float32_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Less than", "base_instruction": ["FCMLT"], "operands": "Sd,Sn,#0"}, {"name": "vcltzd_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["float64_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Less than", "base_instruction": ["FCMLT"], "operands": "Dd,Dn,#0"}, {"name": "vcage_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Absolute greater than or equal to", "base_instruction": ["FACGE"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vcageq_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Absolute greater than or equal to", "base_instruction": ["FACGE"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vcage_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["float64x1_t a", "float64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Absolute greater than or equal to", "base_instruction": ["FACGE"], "operands": "Dd,Dn,Dm"}, {"name": "vcageq_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Absolute greater than or equal to", "base_instruction": ["FACGE"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vcages_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["float32_t a", "float32_t b"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "b": {"register": "Sm"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Absolute greater than or equal to", "base_instruction": ["FACGE"], "operands": "Sd,Sn,Sm"}, {"name": "vcaged_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["float64_t a", "float64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Absolute greater than or equal to", "base_instruction": ["FACGE"], "operands": "Dd,Dn,Dm"}, {"name": "vcale_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Absolute less than or equal to", "base_instruction": ["FACGE"], "operands": "Vd.2S,Vm.2S,Vn.2S"}, {"name": "vcaleq_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Absolute less than or equal to", "base_instruction": ["FACGE"], "operands": "Vd.4S,Vm.4S,Vn.4S"}, {"name": "vcale_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["float64x1_t a", "float64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Absolute less than or equal to", "base_instruction": ["FACGE"], "operands": "Dd,Dm,Dn"}, {"name": "vcaleq_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Absolute less than or equal to", "base_instruction": ["FACGE"], "operands": "Vd.2D,Vm.2D,Vn.2D"}, {"name": "vcales_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["float32_t a", "float32_t b"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "b": {"register": "Sm"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Absolute less than or equal to", "base_instruction": ["FACGE"], "operands": "Sd,Sm,Sn"}, {"name": "vcaled_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["float64_t a", "float64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Absolute less than or equal to", "base_instruction": ["FACGE"], "operands": "Dd,Dm,Dn"}, {"name": "vcagt_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Absolute greater than", "base_instruction": ["FACGT"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vcagtq_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Absolute greater than", "base_instruction": ["FACGT"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vcagt_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["float64x1_t a", "float64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Absolute greater than", "base_instruction": ["FACGT"], "operands": "Dd,Dn,Dm"}, {"name": "vcagtq_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Absolute greater than", "base_instruction": ["FACGT"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vcagts_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["float32_t a", "float32_t b"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "b": {"register": "Sm"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Absolute greater than", "base_instruction": ["FACGT"], "operands": "Sd,Sn,Sm"}, {"name": "vcagtd_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["float64_t a", "float64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Absolute greater than", "base_instruction": ["FACGT"], "operands": "Dd,Dn,Dm"}, {"name": "vcalt_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Absolute less than", "base_instruction": ["FACGT"], "operands": "Vd.2S,Vm.2S,Vn.2S"}, {"name": "vcaltq_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Absolute less than", "base_instruction": ["FACGT"], "operands": "Vd.4S,Vm.4S,Vn.4S"}, {"name": "vcalt_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["float64x1_t a", "float64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Absolute less than", "base_instruction": ["FACGT"], "operands": "Dd,Dm,Dn"}, {"name": "vcaltq_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Absolute less than", "base_instruction": ["FACGT"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vcalts_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["float32_t a", "float32_t b"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "b": {"register": "Sm"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Absolute less than", "base_instruction": ["FACGT"], "operands": "Sd,Sm,Sn"}, {"name": "vcaltd_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["float64_t a", "float64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Absolute less than", "base_instruction": ["FACGT"], "operands": "Dd,Dm,Dn"}, {"name": "vtst_s8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise not equal to zero", "base_instruction": ["CMTST"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vtstq_s8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise not equal to zero", "base_instruction": ["CMTST"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vtst_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise not equal to zero", "base_instruction": ["CMTST"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vtstq_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise not equal to zero", "base_instruction": ["CMTST"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vtst_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise not equal to zero", "base_instruction": ["CMTST"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vtstq_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise not equal to zero", "base_instruction": ["CMTST"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vtst_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise not equal to zero", "base_instruction": ["CMTST"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vtstq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise not equal to zero", "base_instruction": ["CMTST"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vtst_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise not equal to zero", "base_instruction": ["CMTST"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vtstq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise not equal to zero", "base_instruction": ["CMTST"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vtst_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise not equal to zero", "base_instruction": ["CMTST"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vtstq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise not equal to zero", "base_instruction": ["CMTST"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vtst_p8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["poly8x8_t a", "poly8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise not equal to zero", "base_instruction": ["CMTST"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vtstq_p8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["poly8x16_t a", "poly8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise not equal to zero", "base_instruction": ["CMTST"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vtst_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["int64x1_t a", "int64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise not equal to zero", "base_instruction": ["CMTST"], "operands": "Dd,Dn,Dm"}, {"name": "vtstq_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["int64x2_t a", "int64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise not equal to zero", "base_instruction": ["CMTST"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vtst_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64x1_t a", "uint64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise not equal to zero", "base_instruction": ["CMTST"], "operands": "Dd,Dn,Dm"}, {"name": "vtstq_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise not equal to zero", "base_instruction": ["CMTST"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vtst_p64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["poly64x1_t a", "poly64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise not equal to zero", "base_instruction": ["CMTST"], "operands": "Dd,Dn,Dm"}, {"name": "vtstq_p64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["poly64x2_t a", "poly64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise not equal to zero", "base_instruction": ["CMTST"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vtstd_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["int64_t a", "int64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise not equal to zero", "base_instruction": ["CMTST"], "operands": "Dd,Dn,Dm"}, {"name": "vtstd_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["uint64_t a", "uint64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00027", "instruction_group": "Compare|Bitwise not equal to zero", "base_instruction": ["CMTST"], "operands": "Dd,Dn,Dm"}, {"name": "vabd_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00032", "instruction_group": "Vector arithmetic|Absolute|Absolute difference", "base_instruction": ["SABD"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vabdq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00032", "instruction_group": "Vector arithmetic|Absolute|Absolute difference", "base_instruction": ["SABD"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vabd_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00032", "instruction_group": "Vector arithmetic|Absolute|Absolute difference", "base_instruction": ["SABD"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vabdq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00032", "instruction_group": "Vector arithmetic|Absolute|Absolute difference", "base_instruction": ["SABD"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vabd_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00032", "instruction_group": "Vector arithmetic|Absolute|Absolute difference", "base_instruction": ["SABD"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vabdq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00032", "instruction_group": "Vector arithmetic|Absolute|Absolute difference", "base_instruction": ["SABD"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vabd_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00032", "instruction_group": "Vector arithmetic|Absolute|Absolute difference", "base_instruction": ["UABD"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vabdq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00032", "instruction_group": "Vector arithmetic|Absolute|Absolute difference", "base_instruction": ["UABD"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vabd_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00032", "instruction_group": "Vector arithmetic|Absolute|Absolute difference", "base_instruction": ["UABD"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vabdq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00032", "instruction_group": "Vector arithmetic|Absolute|Absolute difference", "base_instruction": ["UABD"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vabd_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00032", "instruction_group": "Vector arithmetic|Absolute|Absolute difference", "base_instruction": ["UABD"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vabdq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00032", "instruction_group": "Vector arithmetic|Absolute|Absolute difference", "base_instruction": ["UABD"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vabd_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00033", "instruction_group": "Vector arithmetic|Absolute|Absolute difference", "base_instruction": ["FABD"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vabdq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00033", "instruction_group": "Vector arithmetic|Absolute|Absolute difference", "base_instruction": ["FABD"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vabd_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a", "float64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00033", "instruction_group": "Vector arithmetic|Absolute|Absolute difference", "base_instruction": ["FABD"], "operands": "Dd,Dn,Dm"}, {"name": "vabdq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00033", "instruction_group": "Vector arithmetic|Absolute|Absolute difference", "base_instruction": ["FABD"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vabds_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["float32_t a", "float32_t b"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "b": {"register": "Sm"}}, "Operation": "NeonOperationId_00033", "instruction_group": "Vector arithmetic|Absolute|Absolute difference", "base_instruction": ["FABD"], "operands": "Sd,Sn,Sm"}, {"name": "vabdd_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64_t"}, "arguments": ["float64_t a", "float64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00033", "instruction_group": "Vector arithmetic|Absolute|Absolute difference", "base_instruction": ["FABD"], "operands": "Dd,Dn,Dm"}, {"name": "vabdl_s8", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00034", "instruction_group": "Vector arithmetic|Absolute|Widening absolute difference", "base_instruction": ["SABDL"], "operands": "Vd.8H,Vn.8B,Vm.8B"}, {"name": "vabdl_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00034", "instruction_group": "Vector arithmetic|Absolute|Widening absolute difference", "base_instruction": ["SABDL"], "operands": "Vd.4S,Vn.4H,Vm.4H"}, {"name": "vabdl_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00034", "instruction_group": "Vector arithmetic|Absolute|Widening absolute difference", "base_instruction": ["SABDL"], "operands": "Vd.2D,Vn.2S,Vm.2S"}, {"name": "vabdl_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00034", "instruction_group": "Vector arithmetic|Absolute|Widening absolute difference", "base_instruction": ["UABDL"], "operands": "Vd.8H,Vn.8B,Vm.8B"}, {"name": "vabdl_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00034", "instruction_group": "Vector arithmetic|Absolute|Widening absolute difference", "base_instruction": ["UABDL"], "operands": "Vd.4S,Vn.4H,Vm.4H"}, {"name": "vabdl_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00034", "instruction_group": "Vector arithmetic|Absolute|Widening absolute difference", "base_instruction": ["UABDL"], "operands": "Vd.2D,Vn.2S,Vm.2S"}, {"name": "vabdl_high_s8", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00034", "instruction_group": "Vector arithmetic|Absolute|Widening absolute difference", "base_instruction": ["SABDL2"], "operands": "Vd.8H,Vn.16B,Vm.16B"}, {"name": "vabdl_high_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00034", "instruction_group": "Vector arithmetic|Absolute|Widening absolute difference", "base_instruction": ["SABDL2"], "operands": "Vd.4S,Vn.8H,Vm.8H"}, {"name": "vabdl_high_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00034", "instruction_group": "Vector arithmetic|Absolute|Widening absolute difference", "base_instruction": ["SABDL2"], "operands": "Vd.2D,Vn.4S,Vm.4S"}, {"name": "vabdl_high_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00034", "instruction_group": "Vector arithmetic|Absolute|Widening absolute difference", "base_instruction": ["UABDL2"], "operands": "Vd.8H,Vn.16B,Vm.16B"}, {"name": "vabdl_high_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00034", "instruction_group": "Vector arithmetic|Absolute|Widening absolute difference", "base_instruction": ["UABDL2"], "operands": "Vd.4S,Vn.8H,Vm.8H"}, {"name": "vabdl_high_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00034", "instruction_group": "Vector arithmetic|Absolute|Widening absolute difference", "base_instruction": ["UABDL2"], "operands": "Vd.2D,Vn.4S,Vm.4S"}, {"name": "vaba_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b", "int8x8_t c"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "b": {"register": "Vn.8B"}, "c": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00032", "instruction_group": "Vector arithmetic|Absolute|Absolute difference and accumulate", "base_instruction": ["SABA"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vabaq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b", "int8x16_t c"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "b": {"register": "Vn.16B"}, "c": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00032", "instruction_group": "Vector arithmetic|Absolute|Absolute difference and accumulate", "base_instruction": ["SABA"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vaba_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b", "int16x4_t c"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "c": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00032", "instruction_group": "Vector arithmetic|Absolute|Absolute difference and accumulate", "base_instruction": ["SABA"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vabaq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b", "int16x8_t c"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}, "c": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00032", "instruction_group": "Vector arithmetic|Absolute|Absolute difference and accumulate", "base_instruction": ["SABA"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vaba_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b", "int32x2_t c"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "c": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00032", "instruction_group": "Vector arithmetic|Absolute|Absolute difference and accumulate", "base_instruction": ["SABA"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vabaq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b", "int32x4_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}, "c": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00032", "instruction_group": "Vector arithmetic|Absolute|Absolute difference and accumulate", "base_instruction": ["SABA"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vaba_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b", "uint8x8_t c"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "b": {"register": "Vn.8B"}, "c": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00032", "instruction_group": "Vector arithmetic|Absolute|Absolute difference and accumulate", "base_instruction": ["UABA"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vabaq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b", "uint8x16_t c"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "b": {"register": "Vn.16B"}, "c": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00032", "instruction_group": "Vector arithmetic|Absolute|Absolute difference and accumulate", "base_instruction": ["UABA"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vaba_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b", "uint16x4_t c"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "c": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00032", "instruction_group": "Vector arithmetic|Absolute|Absolute difference and accumulate", "base_instruction": ["UABA"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vabaq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b", "uint16x8_t c"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}, "c": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00032", "instruction_group": "Vector arithmetic|Absolute|Absolute difference and accumulate", "base_instruction": ["UABA"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vaba_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b", "uint32x2_t c"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "c": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00032", "instruction_group": "Vector arithmetic|Absolute|Absolute difference and accumulate", "base_instruction": ["UABA"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vabaq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b", "uint32x4_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}, "c": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00032", "instruction_group": "Vector arithmetic|Absolute|Absolute difference and accumulate", "base_instruction": ["UABA"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vabal_s8", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int8x8_t b", "int8x8_t c"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8B"}, "c": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00034", "instruction_group": "Vector arithmetic|Absolute|Widening absolute difference and accumulate", "base_instruction": ["SABAL"], "operands": "Vd.8H,Vn.8B,Vm.8B"}, {"name": "vabal_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x4_t b", "int16x4_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4H"}, "c": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00034", "instruction_group": "Vector arithmetic|Absolute|Widening absolute difference and accumulate", "base_instruction": ["SABAL"], "operands": "Vd.4S,Vn.4H,Vm.4H"}, {"name": "vabal_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x2_t b", "int32x2_t c"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2S"}, "c": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00034", "instruction_group": "Vector arithmetic|Absolute|Widening absolute difference and accumulate", "base_instruction": ["SABAL"], "operands": "Vd.2D,Vn.2S,Vm.2S"}, {"name": "vabal_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint8x8_t b", "uint8x8_t c"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8B"}, "c": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00034", "instruction_group": "Vector arithmetic|Absolute|Widening absolute difference and accumulate", "base_instruction": ["UABAL"], "operands": "Vd.8H,Vn.8B,Vm.8B"}, {"name": "vabal_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint16x4_t b", "uint16x4_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4H"}, "c": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00034", "instruction_group": "Vector arithmetic|Absolute|Widening absolute difference and accumulate", "base_instruction": ["UABAL"], "operands": "Vd.4S,Vn.4H,Vm.4H"}, {"name": "vabal_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint32x2_t b", "uint32x2_t c"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2S"}, "c": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00034", "instruction_group": "Vector arithmetic|Absolute|Widening absolute difference and accumulate", "base_instruction": ["UABAL"], "operands": "Vd.2D,Vn.2S,Vm.2S"}, {"name": "vabal_high_s8", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int8x16_t b", "int8x16_t c"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.16B"}, "c": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00034", "instruction_group": "Vector arithmetic|Absolute|Widening absolute difference and accumulate", "base_instruction": ["SABAL2"], "operands": "Vd.8H,Vn.16B,Vm.16B"}, {"name": "vabal_high_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x8_t b", "int16x8_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.8H"}, "c": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00034", "instruction_group": "Vector arithmetic|Absolute|Widening absolute difference and accumulate", "base_instruction": ["SABAL2"], "operands": "Vd.4S,Vn.8H,Vm.8H"}, {"name": "vabal_high_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x4_t b", "int32x4_t c"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.4S"}, "c": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00034", "instruction_group": "Vector arithmetic|Absolute|Widening absolute difference and accumulate", "base_instruction": ["SABAL2"], "operands": "Vd.2D,Vn.4S,Vm.4S"}, {"name": "vabal_high_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint8x16_t b", "uint8x16_t c"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.16B"}, "c": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00034", "instruction_group": "Vector arithmetic|Absolute|Widening absolute difference and accumulate", "base_instruction": ["UABAL2"], "operands": "Vd.8H,Vn.16B,Vm.16B"}, {"name": "vabal_high_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint16x8_t b", "uint16x8_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.8H"}, "c": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00034", "instruction_group": "Vector arithmetic|Absolute|Widening absolute difference and accumulate", "base_instruction": ["UABAL2"], "operands": "Vd.4S,Vn.8H,Vm.8H"}, {"name": "vabal_high_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint32x4_t b", "uint32x4_t c"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.4S"}, "c": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00034", "instruction_group": "Vector arithmetic|Absolute|Widening absolute difference and accumulate", "base_instruction": ["UABAL2"], "operands": "Vd.2D,Vn.4S,Vm.4S"}, {"name": "vmax_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00035", "instruction_group": "Vector arithmetic|Maximum", "base_instruction": ["SMAX"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vmaxq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00035", "instruction_group": "Vector arithmetic|Maximum", "base_instruction": ["SMAX"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vmax_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00035", "instruction_group": "Vector arithmetic|Maximum", "base_instruction": ["SMAX"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vmaxq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00035", "instruction_group": "Vector arithmetic|Maximum", "base_instruction": ["SMAX"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vmax_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00035", "instruction_group": "Vector arithmetic|Maximum", "base_instruction": ["SMAX"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vmaxq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00035", "instruction_group": "Vector arithmetic|Maximum", "base_instruction": ["SMAX"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vmax_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00035", "instruction_group": "Vector arithmetic|Maximum", "base_instruction": ["UMAX"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vmaxq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00035", "instruction_group": "Vector arithmetic|Maximum", "base_instruction": ["UMAX"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vmax_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00035", "instruction_group": "Vector arithmetic|Maximum", "base_instruction": ["UMAX"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vmaxq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00035", "instruction_group": "Vector arithmetic|Maximum", "base_instruction": ["UMAX"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vmax_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00035", "instruction_group": "Vector arithmetic|Maximum", "base_instruction": ["UMAX"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vmaxq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00035", "instruction_group": "Vector arithmetic|Maximum", "base_instruction": ["UMAX"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vmax_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00036", "instruction_group": "Vector arithmetic|Maximum", "base_instruction": ["FMAX"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vmaxq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00036", "instruction_group": "Vector arithmetic|Maximum", "base_instruction": ["FMAX"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vmax_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a", "float64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00036", "instruction_group": "Vector arithmetic|Maximum", "base_instruction": ["FMAX"], "operands": "Dd,Dn,Dm"}, {"name": "vmaxq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00036", "instruction_group": "Vector arithmetic|Maximum", "base_instruction": ["FMAX"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vmin_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00035", "instruction_group": "Vector arithmetic|Minimum", "base_instruction": ["SMIN"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vminq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00035", "instruction_group": "Vector arithmetic|Minimum", "base_instruction": ["SMIN"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vmin_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00035", "instruction_group": "Vector arithmetic|Minimum", "base_instruction": ["SMIN"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vminq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00035", "instruction_group": "Vector arithmetic|Minimum", "base_instruction": ["SMIN"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vmin_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00035", "instruction_group": "Vector arithmetic|Minimum", "base_instruction": ["SMIN"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vminq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00035", "instruction_group": "Vector arithmetic|Minimum", "base_instruction": ["SMIN"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vmin_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00035", "instruction_group": "Vector arithmetic|Minimum", "base_instruction": ["UMIN"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vminq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00035", "instruction_group": "Vector arithmetic|Minimum", "base_instruction": ["UMIN"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vmin_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00035", "instruction_group": "Vector arithmetic|Minimum", "base_instruction": ["UMIN"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vminq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00035", "instruction_group": "Vector arithmetic|Minimum", "base_instruction": ["UMIN"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vmin_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00035", "instruction_group": "Vector arithmetic|Minimum", "base_instruction": ["UMIN"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vminq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00035", "instruction_group": "Vector arithmetic|Minimum", "base_instruction": ["UMIN"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vmin_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00036", "instruction_group": "Vector arithmetic|Minimum", "base_instruction": ["FMIN"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vminq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00036", "instruction_group": "Vector arithmetic|Minimum", "base_instruction": ["FMIN"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vmin_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a", "float64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00036", "instruction_group": "Vector arithmetic|Minimum", "base_instruction": ["FMIN"], "operands": "Dd,Dn,Dm"}, {"name": "vminq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00036", "instruction_group": "Vector arithmetic|Minimum", "base_instruction": ["FMIN"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vmaxnm_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00037", "instruction_group": "Vector arithmetic|Minimum", "base_instruction": ["FMAXNM"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vmaxnmq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00037", "instruction_group": "Vector arithmetic|Minimum", "base_instruction": ["FMAXNM"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vmaxnm_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a", "float64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00037", "instruction_group": "Vector arithmetic|Minimum", "base_instruction": ["FMAXNM"], "operands": "Dd,Dn,Dm"}, {"name": "vmaxnmq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00037", "instruction_group": "Vector arithmetic|Minimum", "base_instruction": ["FMAXNM"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vminnm_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00037", "instruction_group": "Vector arithmetic|Minimum", "base_instruction": ["FMINNM"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vminnmq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00037", "instruction_group": "Vector arithmetic|Minimum", "base_instruction": ["FMINNM"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vminnm_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a", "float64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00037", "instruction_group": "Vector arithmetic|Minimum", "base_instruction": ["FMINNM"], "operands": "Dd,Dn,Dm"}, {"name": "vminnmq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00037", "instruction_group": "Vector arithmetic|Minimum", "base_instruction": ["FMINNM"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vshl_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector shift left", "base_instruction": ["SSHL"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vshlq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector shift left", "base_instruction": ["SSHL"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vshl_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector shift left", "base_instruction": ["SSHL"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vshlq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector shift left", "base_instruction": ["SSHL"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vshl_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector shift left", "base_instruction": ["SSHL"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vshlq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector shift left", "base_instruction": ["SSHL"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vshl_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64x1_t a", "int64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector shift left", "base_instruction": ["SSHL"], "operands": "Dd,Dn,Dm"}, {"name": "vshlq_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector shift left", "base_instruction": ["SSHL"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vshl_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector shift left", "base_instruction": ["USHL"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vshlq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector shift left", "base_instruction": ["USHL"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vshl_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "int16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector shift left", "base_instruction": ["USHL"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vshlq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "int16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector shift left", "base_instruction": ["USHL"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vshl_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "int32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector shift left", "base_instruction": ["USHL"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vshlq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "int32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector shift left", "base_instruction": ["USHL"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vshl_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64x1_t a", "int64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector shift left", "base_instruction": ["USHL"], "operands": "Dd,Dn,Dm"}, {"name": "vshlq_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "int64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector shift left", "base_instruction": ["USHL"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vshld_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["int64_t a", "int64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector shift left", "base_instruction": ["SSHL"], "operands": "Dd,Dn,Dm"}, {"name": "vshld_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["uint64_t a", "int64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector shift left", "base_instruction": ["USHL"], "operands": "Dd,Dn,Dm"}, {"name": "vqshl_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["SQSHL"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vqshlq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["SQSHL"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vqshl_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["SQSHL"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vqshlq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["SQSHL"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vqshl_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["SQSHL"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vqshlq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["SQSHL"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vqshl_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64x1_t a", "int64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["SQSHL"], "operands": "Dd,Dn,Dm"}, {"name": "vqshlq_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["SQSHL"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vqshl_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["UQSHL"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vqshlq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["UQSHL"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vqshl_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "int16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["UQSHL"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vqshlq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "int16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["UQSHL"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vqshl_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "int32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["UQSHL"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vqshlq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "int32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["UQSHL"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vqshl_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64x1_t a", "int64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["UQSHL"], "operands": "Dd,Dn,Dm"}, {"name": "vqshlq_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "int64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["UQSHL"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vqshlb_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8_t"}, "arguments": ["int8_t a", "int8_t b"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"a": {"register": "Bn"}, "b": {"register": "Bm"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["SQSHL"], "operands": "Bd,Bn,Bm"}, {"name": "vqshlh_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["int16_t a", "int16_t b"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "b": {"register": "Hm"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["SQSHL"], "operands": "Hd,Hn,Hm"}, {"name": "vqshls_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int32_t a", "int32_t b"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "b": {"register": "Sm"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["SQSHL"], "operands": "Sd,Sn,Sm"}, {"name": "vqshld_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["int64_t a", "int64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["SQSHL"], "operands": "Dd,Dn,Dm"}, {"name": "vqshlb_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8_t"}, "arguments": ["uint8_t a", "int8_t b"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"a": {"register": "Bn"}, "b": {"register": "Bm"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["UQSHL"], "operands": "Bd,Bn,Bm"}, {"name": "vqshlh_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["uint16_t a", "int16_t b"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "b": {"register": "Hm"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["UQSHL"], "operands": "Hd,Hn,Hm"}, {"name": "vqshls_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["uint32_t a", "int32_t b"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "b": {"register": "Sm"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["UQSHL"], "operands": "Sd,Sn,Sm"}, {"name": "vqshld_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["uint64_t a", "int64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["UQSHL"], "operands": "Dd,Dn,Dm"}, {"name": "vrshl_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector rounding shift left", "base_instruction": ["SRSHL"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vrshlq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector rounding shift left", "base_instruction": ["SRSHL"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vrshl_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector rounding shift left", "base_instruction": ["SRSHL"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vrshlq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector rounding shift left", "base_instruction": ["SRSHL"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vrshl_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector rounding shift left", "base_instruction": ["SRSHL"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vrshlq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector rounding shift left", "base_instruction": ["SRSHL"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vrshl_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64x1_t a", "int64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector rounding shift left", "base_instruction": ["SRSHL"], "operands": "Dd,Dn,Dm"}, {"name": "vrshlq_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector rounding shift left", "base_instruction": ["SRSHL"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vrshl_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector rounding shift left", "base_instruction": ["URSHL"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vrshlq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector rounding shift left", "base_instruction": ["URSHL"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vrshl_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "int16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector rounding shift left", "base_instruction": ["URSHL"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vrshlq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "int16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector rounding shift left", "base_instruction": ["URSHL"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vrshl_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "int32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector rounding shift left", "base_instruction": ["URSHL"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vrshlq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "int32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector rounding shift left", "base_instruction": ["URSHL"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vrshl_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64x1_t a", "int64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector rounding shift left", "base_instruction": ["URSHL"], "operands": "Dd,Dn,Dm"}, {"name": "vrshlq_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "int64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector rounding shift left", "base_instruction": ["URSHL"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vrshld_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["int64_t a", "int64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector rounding shift left", "base_instruction": ["SRSHL"], "operands": "Dd,Dn,Dm"}, {"name": "vrshld_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["uint64_t a", "int64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector rounding shift left", "base_instruction": ["URSHL"], "operands": "Dd,Dn,Dm"}, {"name": "vqrshl_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating rounding shift left", "base_instruction": ["SQRSHL"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vqrshlq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating rounding shift left", "base_instruction": ["SQRSHL"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vqrshl_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating rounding shift left", "base_instruction": ["SQRSHL"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vqrshlq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating rounding shift left", "base_instruction": ["SQRSHL"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vqrshl_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating rounding shift left", "base_instruction": ["SQRSHL"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vqrshlq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating rounding shift left", "base_instruction": ["SQRSHL"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vqrshl_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64x1_t a", "int64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating rounding shift left", "base_instruction": ["SQRSHL"], "operands": "Dd,Dn,Dm"}, {"name": "vqrshlq_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating rounding shift left", "base_instruction": ["SQRSHL"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vqrshl_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating rounding shift left", "base_instruction": ["UQRSHL"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vqrshlq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating rounding shift left", "base_instruction": ["UQRSHL"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vqrshl_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "int16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating rounding shift left", "base_instruction": ["UQRSHL"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vqrshlq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "int16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating rounding shift left", "base_instruction": ["UQRSHL"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vqrshl_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "int32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating rounding shift left", "base_instruction": ["UQRSHL"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vqrshlq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "int32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating rounding shift left", "base_instruction": ["UQRSHL"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vqrshl_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64x1_t a", "int64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating rounding shift left", "base_instruction": ["UQRSHL"], "operands": "Dd,Dn,Dm"}, {"name": "vqrshlq_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "int64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating rounding shift left", "base_instruction": ["UQRSHL"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vqrshlb_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8_t"}, "arguments": ["int8_t a", "int8_t b"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"a": {"register": "Bn"}, "b": {"register": "Bm"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating rounding shift left", "base_instruction": ["SQRSHL"], "operands": "Bd,Bn,Bm"}, {"name": "vqrshlh_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["int16_t a", "int16_t b"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "b": {"register": "Hm"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating rounding shift left", "base_instruction": ["SQRSHL"], "operands": "Hd,Hn,Hm"}, {"name": "vqrshls_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int32_t a", "int32_t b"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "b": {"register": "Sm"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating rounding shift left", "base_instruction": ["SQRSHL"], "operands": "Sd,Sn,Sm"}, {"name": "vqrshld_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["int64_t a", "int64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating rounding shift left", "base_instruction": ["SQRSHL"], "operands": "Dd,Dn,Dm"}, {"name": "vqrshlb_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8_t"}, "arguments": ["uint8_t a", "int8_t b"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"a": {"register": "Bn"}, "b": {"register": "Bm"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating rounding shift left", "base_instruction": ["UQRSHL"], "operands": "Bd,Bn,Bm"}, {"name": "vqrshlh_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["uint16_t a", "int16_t b"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "b": {"register": "Hm"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating rounding shift left", "base_instruction": ["UQRSHL"], "operands": "Hd,Hn,Hm"}, {"name": "vqrshls_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["uint32_t a", "int32_t b"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "b": {"register": "Sm"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating rounding shift left", "base_instruction": ["UQRSHL"], "operands": "Sd,Sn,Sm"}, {"name": "vqrshld_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["uint64_t a", "int64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating rounding shift left", "base_instruction": ["UQRSHL"], "operands": "Dd,Dn,Dm"}, {"name": "vshr_n_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector shift right", "base_instruction": ["SSHR"], "operands": "Vd.8B,Vn.8B,#n"}, {"name": "vshrq_n_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector shift right", "base_instruction": ["SSHR"], "operands": "Vd.16B,Vn.16B,#n"}, {"name": "vshr_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "const int n"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector shift right", "base_instruction": ["SSHR"], "operands": "Vd.4H,Vn.4H,#n"}, {"name": "vshrq_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "const int n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector shift right", "base_instruction": ["SSHR"], "operands": "Vd.8H,Vn.8H,#n"}, {"name": "vshr_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "const int n"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector shift right", "base_instruction": ["SSHR"], "operands": "Vd.2S,Vn.2S,#n"}, {"name": "vshrq_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "const int n"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector shift right", "base_instruction": ["SSHR"], "operands": "Vd.4S,Vn.4S,#n"}, {"name": "vshr_n_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64x1_t a", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector shift right", "base_instruction": ["SSHR"], "operands": "Dd,Dn,#n"}, {"name": "vshrq_n_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "const int n"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector shift right", "base_instruction": ["SSHR"], "operands": "Vd.2D,Vn.2D,#n"}, {"name": "vshr_n_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector shift right", "base_instruction": ["USHR"], "operands": "Vd.8B,Vn.8B,#n"}, {"name": "vshrq_n_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector shift right", "base_instruction": ["USHR"], "operands": "Vd.16B,Vn.16B,#n"}, {"name": "vshr_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "const int n"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector shift right", "base_instruction": ["USHR"], "operands": "Vd.4H,Vn.4H,#n"}, {"name": "vshrq_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "const int n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector shift right", "base_instruction": ["USHR"], "operands": "Vd.8H,Vn.8H,#n"}, {"name": "vshr_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "const int n"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector shift right", "base_instruction": ["USHR"], "operands": "Vd.2S,Vn.2S,#n"}, {"name": "vshrq_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "const int n"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector shift right", "base_instruction": ["USHR"], "operands": "Vd.4S,Vn.4S,#n"}, {"name": "vshr_n_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64x1_t a", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector shift right", "base_instruction": ["USHR"], "operands": "Dd,Dn,#n"}, {"name": "vshrq_n_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "const int n"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector shift right", "base_instruction": ["USHR"], "operands": "Vd.2D,Vn.2D,#n"}, {"name": "vshrd_n_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["int64_t a", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector shift right", "base_instruction": ["SSHR"], "operands": "Dd,Dn,#n"}, {"name": "vshrd_n_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["uint64_t a", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector shift right", "base_instruction": ["USHR"], "operands": "Dd,Dn,#n"}, {"name": "vshl_n_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "n": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00040", "instruction_group": "Shift|Left|Vector shift left", "base_instruction": ["SHL"], "operands": "Vd.8B,Vn.8B,#n"}, {"name": "vshlq_n_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "n": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00040", "instruction_group": "Shift|Left|Vector shift left", "base_instruction": ["SHL"], "operands": "Vd.16B,Vn.16B,#n"}, {"name": "vshl_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "const int n"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "n": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00040", "instruction_group": "Shift|Left|Vector shift left", "base_instruction": ["SHL"], "operands": "Vd.4H,Vn.4H,#n"}, {"name": "vshlq_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "const int n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "n": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00040", "instruction_group": "Shift|Left|Vector shift left", "base_instruction": ["SHL"], "operands": "Vd.8H,Vn.8H,#n"}, {"name": "vshl_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "const int n"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "n": {"minimum": "0", "maximum": "31"}}, "Operation": "NeonOperationId_00040", "instruction_group": "Shift|Left|Vector shift left", "base_instruction": ["SHL"], "operands": "Vd.2S,Vn.2S,#n"}, {"name": "vshlq_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "const int n"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "n": {"minimum": "0", "maximum": "31"}}, "Operation": "NeonOperationId_00040", "instruction_group": "Shift|Left|Vector shift left", "base_instruction": ["SHL"], "operands": "Vd.4S,Vn.4S,#n"}, {"name": "vshl_n_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64x1_t a", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "n": {"minimum": "0", "maximum": "63"}}, "Operation": "NeonOperationId_00040", "instruction_group": "Shift|Left|Vector shift left", "base_instruction": ["SHL"], "operands": "Dd,Dn,#n"}, {"name": "vshlq_n_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "const int n"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "n": {"minimum": "0", "maximum": "63"}}, "Operation": "NeonOperationId_00040", "instruction_group": "Shift|Left|Vector shift left", "base_instruction": ["SHL"], "operands": "Vd.2D,Vn.2D,#n"}, {"name": "vshl_n_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "n": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00040", "instruction_group": "Shift|Left|Vector shift left", "base_instruction": ["SHL"], "operands": "Vd.8B,Vn.8B,#n"}, {"name": "vshlq_n_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "n": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00040", "instruction_group": "Shift|Left|Vector shift left", "base_instruction": ["SHL"], "operands": "Vd.16B,Vn.16B,#n"}, {"name": "vshl_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "const int n"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "n": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00040", "instruction_group": "Shift|Left|Vector shift left", "base_instruction": ["SHL"], "operands": "Vd.4H,Vn.4H,#n"}, {"name": "vshlq_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "const int n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "n": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00040", "instruction_group": "Shift|Left|Vector shift left", "base_instruction": ["SHL"], "operands": "Vd.8H,Vn.8H,#n"}, {"name": "vshl_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "const int n"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "n": {"minimum": "0", "maximum": "31"}}, "Operation": "NeonOperationId_00040", "instruction_group": "Shift|Left|Vector shift left", "base_instruction": ["SHL"], "operands": "Vd.2S,Vn.2S,#n"}, {"name": "vshlq_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "const int n"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "n": {"minimum": "0", "maximum": "31"}}, "Operation": "NeonOperationId_00040", "instruction_group": "Shift|Left|Vector shift left", "base_instruction": ["SHL"], "operands": "Vd.4S,Vn.4S,#n"}, {"name": "vshl_n_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64x1_t a", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "n": {"minimum": "0", "maximum": "63"}}, "Operation": "NeonOperationId_00040", "instruction_group": "Shift|Left|Vector shift left", "base_instruction": ["SHL"], "operands": "Dd,Dn,#n"}, {"name": "vshlq_n_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "const int n"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "n": {"minimum": "0", "maximum": "63"}}, "Operation": "NeonOperationId_00040", "instruction_group": "Shift|Left|Vector shift left", "base_instruction": ["SHL"], "operands": "Vd.2D,Vn.2D,#n"}, {"name": "vshld_n_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["int64_t a", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "n": {"minimum": "0", "maximum": "63"}}, "Operation": "NeonOperationId_00040", "instruction_group": "Shift|Left|Vector shift left", "base_instruction": ["SHL"], "operands": "Dd,Dn,#n"}, {"name": "vshld_n_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["uint64_t a", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "n": {"minimum": "0", "maximum": "63"}}, "Operation": "NeonOperationId_00040", "instruction_group": "Shift|Left|Vector shift left", "base_instruction": ["SHL"], "operands": "Dd,Dn,#n"}, {"name": "vrshr_n_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector rounding shift right", "base_instruction": ["SRSHR"], "operands": "Vd.8B,Vn.8B,#n"}, {"name": "vrshrq_n_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector rounding shift right", "base_instruction": ["SRSHR"], "operands": "Vd.16B,Vn.16B,#n"}, {"name": "vrshr_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "const int n"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector rounding shift right", "base_instruction": ["SRSHR"], "operands": "Vd.4H,Vn.4H,#n"}, {"name": "vrshrq_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "const int n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector rounding shift right", "base_instruction": ["SRSHR"], "operands": "Vd.8H,Vn.8H,#n"}, {"name": "vrshr_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "const int n"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector rounding shift right", "base_instruction": ["SRSHR"], "operands": "Vd.2S,Vn.2S,#n"}, {"name": "vrshrq_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "const int n"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector rounding shift right", "base_instruction": ["SRSHR"], "operands": "Vd.4S,Vn.4S,#n"}, {"name": "vrshr_n_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64x1_t a", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector rounding shift right", "base_instruction": ["SRSHR"], "operands": "Dd,Dn,#n"}, {"name": "vrshrq_n_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "const int n"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector rounding shift right", "base_instruction": ["SRSHR"], "operands": "Vd.2D,Vn.2D,#n"}, {"name": "vrshr_n_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector rounding shift right", "base_instruction": ["URSHR"], "operands": "Vd.8B,Vn.8B,#n"}, {"name": "vrshrq_n_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector rounding shift right", "base_instruction": ["URSHR"], "operands": "Vd.16B,Vn.16B,#n"}, {"name": "vrshr_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "const int n"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector rounding shift right", "base_instruction": ["URSHR"], "operands": "Vd.4H,Vn.4H,#n"}, {"name": "vrshrq_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "const int n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector rounding shift right", "base_instruction": ["URSHR"], "operands": "Vd.8H,Vn.8H,#n"}, {"name": "vrshr_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "const int n"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector rounding shift right", "base_instruction": ["URSHR"], "operands": "Vd.2S,Vn.2S,#n"}, {"name": "vrshrq_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "const int n"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector rounding shift right", "base_instruction": ["URSHR"], "operands": "Vd.4S,Vn.4S,#n"}, {"name": "vrshr_n_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64x1_t a", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector rounding shift right", "base_instruction": ["URSHR"], "operands": "Dd,Dn,#n"}, {"name": "vrshrq_n_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "const int n"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector rounding shift right", "base_instruction": ["URSHR"], "operands": "Vd.2D,Vn.2D,#n"}, {"name": "vrshrd_n_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["int64_t a", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector rounding shift right", "base_instruction": ["SRSHR"], "operands": "Dd,Dn,#n"}, {"name": "vrshrd_n_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["uint64_t a", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector rounding shift right", "base_instruction": ["URSHR"], "operands": "Dd,Dn,#n"}, {"name": "vsra_n_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "b": {"register": "Vn.8B"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector shift right and accumulate", "base_instruction": ["SSRA"], "operands": "Vd.8B,Vn.8B,#n"}, {"name": "vsraq_n_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "b": {"register": "Vn.16B"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector shift right and accumulate", "base_instruction": ["SSRA"], "operands": "Vd.16B,Vn.16B,#n"}, {"name": "vsra_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b", "const int n"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector shift right and accumulate", "base_instruction": ["SSRA"], "operands": "Vd.4H,Vn.4H,#n"}, {"name": "vsraq_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b", "const int n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector shift right and accumulate", "base_instruction": ["SSRA"], "operands": "Vd.8H,Vn.8H,#n"}, {"name": "vsra_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b", "const int n"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector shift right and accumulate", "base_instruction": ["SSRA"], "operands": "Vd.2S,Vn.2S,#n"}, {"name": "vsraq_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b", "const int n"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector shift right and accumulate", "base_instruction": ["SSRA"], "operands": "Vd.4S,Vn.4S,#n"}, {"name": "vsra_n_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64x1_t a", "int64x1_t b", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dd"}, "b": {"register": "Dn"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector shift right and accumulate", "base_instruction": ["SSRA"], "operands": "Dd,Dn,#n"}, {"name": "vsraq_n_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int64x2_t b", "const int n"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2D"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector shift right and accumulate", "base_instruction": ["SSRA"], "operands": "Vd.2D,Vn.2D,#n"}, {"name": "vsra_n_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "b": {"register": "Vn.8B"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector shift right and accumulate", "base_instruction": ["USRA"], "operands": "Vd.8B,Vn.8B,#n"}, {"name": "vsraq_n_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "b": {"register": "Vn.16B"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector shift right and accumulate", "base_instruction": ["USRA"], "operands": "Vd.16B,Vn.16B,#n"}, {"name": "vsra_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b", "const int n"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector shift right and accumulate", "base_instruction": ["USRA"], "operands": "Vd.4H,Vn.4H,#n"}, {"name": "vsraq_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b", "const int n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector shift right and accumulate", "base_instruction": ["USRA"], "operands": "Vd.8H,Vn.8H,#n"}, {"name": "vsra_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b", "const int n"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector shift right and accumulate", "base_instruction": ["USRA"], "operands": "Vd.2S,Vn.2S,#n"}, {"name": "vsraq_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b", "const int n"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector shift right and accumulate", "base_instruction": ["USRA"], "operands": "Vd.4S,Vn.4S,#n"}, {"name": "vsra_n_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64x1_t a", "uint64x1_t b", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dd"}, "b": {"register": "Dn"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector shift right and accumulate", "base_instruction": ["USRA"], "operands": "Dd,Dn,#n"}, {"name": "vsraq_n_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint64x2_t b", "const int n"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2D"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector shift right and accumulate", "base_instruction": ["USRA"], "operands": "Vd.2D,Vn.2D,#n"}, {"name": "vsrad_n_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["int64_t a", "int64_t b", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dd"}, "b": {"register": "Dn"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector shift right and accumulate", "base_instruction": ["SSRA"], "operands": "Dd,Dn,#n"}, {"name": "vsrad_n_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["uint64_t a", "uint64_t b", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dd"}, "b": {"register": "Dn"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector shift right and accumulate", "base_instruction": ["USRA"], "operands": "Dd,Dn,#n"}, {"name": "vrsra_n_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "b": {"register": "Vn.8B"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector rounding shift right and accumulate", "base_instruction": ["SRSRA"], "operands": "Vd.8B,Vn.8B,#n"}, {"name": "vrsraq_n_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "b": {"register": "Vn.16B"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector rounding shift right and accumulate", "base_instruction": ["SRSRA"], "operands": "Vd.16B,Vn.16B,#n"}, {"name": "vrsra_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b", "const int n"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector rounding shift right and accumulate", "base_instruction": ["SRSRA"], "operands": "Vd.4H,Vn.4H,#n"}, {"name": "vrsraq_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b", "const int n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector rounding shift right and accumulate", "base_instruction": ["SRSRA"], "operands": "Vd.8H,Vn.8H,#n"}, {"name": "vrsra_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b", "const int n"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector rounding shift right and accumulate", "base_instruction": ["SRSRA"], "operands": "Vd.2S,Vn.2S,#n"}, {"name": "vrsraq_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b", "const int n"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector rounding shift right and accumulate", "base_instruction": ["SRSRA"], "operands": "Vd.4S,Vn.4S,#n"}, {"name": "vrsra_n_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64x1_t a", "int64x1_t b", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dd"}, "b": {"register": "Dn"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector rounding shift right and accumulate", "base_instruction": ["SRSRA"], "operands": "Dd,Dn,#n"}, {"name": "vrsraq_n_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int64x2_t b", "const int n"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2D"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector rounding shift right and accumulate", "base_instruction": ["SRSRA"], "operands": "Vd.2D,Vn.2D,#n"}, {"name": "vrsra_n_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "b": {"register": "Vn.8B"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector rounding shift right and accumulate", "base_instruction": ["URSRA"], "operands": "Vd.8B,Vn.8B,#n"}, {"name": "vrsraq_n_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "b": {"register": "Vn.16B"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector rounding shift right and accumulate", "base_instruction": ["URSRA"], "operands": "Vd.16B,Vn.16B,#n"}, {"name": "vrsra_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b", "const int n"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector rounding shift right and accumulate", "base_instruction": ["URSRA"], "operands": "Vd.4H,Vn.4H,#n"}, {"name": "vrsraq_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b", "const int n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector rounding shift right and accumulate", "base_instruction": ["URSRA"], "operands": "Vd.8H,Vn.8H,#n"}, {"name": "vrsra_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b", "const int n"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector rounding shift right and accumulate", "base_instruction": ["URSRA"], "operands": "Vd.2S,Vn.2S,#n"}, {"name": "vrsraq_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b", "const int n"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector rounding shift right and accumulate", "base_instruction": ["URSRA"], "operands": "Vd.4S,Vn.4S,#n"}, {"name": "vrsra_n_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64x1_t a", "uint64x1_t b", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dd"}, "b": {"register": "Dn"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector rounding shift right and accumulate", "base_instruction": ["URSRA"], "operands": "Dd,Dn,#n"}, {"name": "vrsraq_n_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint64x2_t b", "const int n"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2D"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector rounding shift right and accumulate", "base_instruction": ["URSRA"], "operands": "Vd.2D,Vn.2D,#n"}, {"name": "vrsrad_n_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["int64_t a", "int64_t b", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dd"}, "b": {"register": "Dn"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector rounding shift right and accumulate", "base_instruction": ["SRSRA"], "operands": "Dd,Dn,#n"}, {"name": "vrsrad_n_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["uint64_t a", "uint64_t b", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dd"}, "b": {"register": "Dn"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00039", "instruction_group": "Shift|Right|Vector rounding shift right and accumulate", "base_instruction": ["URSRA"], "operands": "Dd,Dn,#n"}, {"name": "vqshl_n_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "n": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["SQSHL"], "operands": "Vd.8B,Vn.8B,#n"}, {"name": "vqshlq_n_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "n": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["SQSHL"], "operands": "Vd.16B,Vn.16B,#n"}, {"name": "vqshl_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "const int n"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "n": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["SQSHL"], "operands": "Vd.4H,Vn.4H,#n"}, {"name": "vqshlq_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "const int n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "n": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["SQSHL"], "operands": "Vd.8H,Vn.8H,#n"}, {"name": "vqshl_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "const int n"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "n": {"minimum": "0", "maximum": "31"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["SQSHL"], "operands": "Vd.2S,Vn.2S,#n"}, {"name": "vqshlq_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "const int n"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "n": {"minimum": "0", "maximum": "31"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["SQSHL"], "operands": "Vd.4S,Vn.4S,#n"}, {"name": "vqshl_n_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64x1_t a", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "n": {"minimum": "0", "maximum": "63"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["SQSHL"], "operands": "Dd,Dn,#n"}, {"name": "vqshlq_n_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "const int n"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "n": {"minimum": "0", "maximum": "63"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["SQSHL"], "operands": "Vd.2D,Vn.2D,#n"}, {"name": "vqshl_n_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "n": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["UQSHL"], "operands": "Vd.8B,Vn.8B,#n"}, {"name": "vqshlq_n_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "n": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["UQSHL"], "operands": "Vd.16B,Vn.16B,#n"}, {"name": "vqshl_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "const int n"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "n": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["UQSHL"], "operands": "Vd.4H,Vn.4H,#n"}, {"name": "vqshlq_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "const int n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "n": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["UQSHL"], "operands": "Vd.8H,Vn.8H,#n"}, {"name": "vqshl_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "const int n"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "n": {"minimum": "0", "maximum": "31"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["UQSHL"], "operands": "Vd.2S,Vn.2S,#n"}, {"name": "vqshlq_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "const int n"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "n": {"minimum": "0", "maximum": "31"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["UQSHL"], "operands": "Vd.4S,Vn.4S,#n"}, {"name": "vqshl_n_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64x1_t a", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "n": {"minimum": "0", "maximum": "63"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["UQSHL"], "operands": "Dd,Dn,#n"}, {"name": "vqshlq_n_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "const int n"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "n": {"minimum": "0", "maximum": "63"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["UQSHL"], "operands": "Vd.2D,Vn.2D,#n"}, {"name": "vqshlb_n_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8_t"}, "arguments": ["int8_t a", "const int n"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"a": {"register": "Bn"}, "n": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["SQSHL"], "operands": "Bd,Bn,#n"}, {"name": "vqshlh_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["int16_t a", "const int n"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "n": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["SQSHL"], "operands": "Hd,Hn,#n"}, {"name": "vqshls_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int32_t a", "const int n"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "n": {"minimum": "0", "maximum": "31"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["SQSHL"], "operands": "Sd,Sn,#n"}, {"name": "vqshld_n_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["int64_t a", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "n": {"minimum": "0", "maximum": "63"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["SQSHL"], "operands": "Dd,Dn,#n"}, {"name": "vqshlb_n_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8_t"}, "arguments": ["uint8_t a", "const int n"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"a": {"register": "Bn"}, "n": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["UQSHL"], "operands": "Bd,Bn,#n"}, {"name": "vqshlh_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["uint16_t a", "const int n"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "n": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["UQSHL"], "operands": "Hd,Hn,#n"}, {"name": "vqshls_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["uint32_t a", "const int n"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "n": {"minimum": "0", "maximum": "31"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["UQSHL"], "operands": "Sd,Sn,#n"}, {"name": "vqshld_n_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["uint64_t a", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "n": {"minimum": "0", "maximum": "63"}}, "Operation": "NeonOperationId_00038", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["UQSHL"], "operands": "Dd,Dn,#n"}, {"name": "vqshlu_n_s8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["int8x8_t a", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "n": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00041", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["SQSHLU"], "operands": "Vd.8B,Vn.8B,#n"}, {"name": "vqshluq_n_s8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["int8x16_t a", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "n": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00041", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["SQSHLU"], "operands": "Vd.16B,Vn.16B,#n"}, {"name": "vqshlu_n_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["int16x4_t a", "const int n"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "n": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00041", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["SQSHLU"], "operands": "Vd.4H,Vn.4H,#n"}, {"name": "vqshluq_n_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["int16x8_t a", "const int n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "n": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00041", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["SQSHLU"], "operands": "Vd.8H,Vn.8H,#n"}, {"name": "vqshlu_n_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["int32x2_t a", "const int n"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "n": {"minimum": "0", "maximum": "31"}}, "Operation": "NeonOperationId_00041", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["SQSHLU"], "operands": "Vd.2S,Vn.2S,#n"}, {"name": "vqshluq_n_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["int32x4_t a", "const int n"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "n": {"minimum": "0", "maximum": "31"}}, "Operation": "NeonOperationId_00041", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["SQSHLU"], "operands": "Vd.4S,Vn.4S,#n"}, {"name": "vqshlu_n_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["int64x1_t a", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "n": {"minimum": "0", "maximum": "63"}}, "Operation": "NeonOperationId_00041", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["SQSHLU"], "operands": "Dd,Dn,#n"}, {"name": "vqshluq_n_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["int64x2_t a", "const int n"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "n": {"minimum": "0", "maximum": "63"}}, "Operation": "NeonOperationId_00041", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["SQSHLU"], "operands": "Vd.2D,Vn.2D,#n"}, {"name": "vqshlub_n_s8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8_t"}, "arguments": ["int8_t a", "const int n"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"a": {"register": "Bn"}, "n": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00041", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["SQSHLU"], "operands": "Bd,Bn,#n"}, {"name": "vqshluh_n_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["int16_t a", "const int n"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "n": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00041", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["SQSHLU"], "operands": "Hd,Hn,#n"}, {"name": "vqshlus_n_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["int32_t a", "const int n"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "n": {"minimum": "0", "maximum": "31"}}, "Operation": "NeonOperationId_00041", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["SQSHLU"], "operands": "Sd,Sn,#n"}, {"name": "vqshlud_n_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["int64_t a", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "n": {"minimum": "0", "maximum": "63"}}, "Operation": "NeonOperationId_00041", "instruction_group": "Shift|Left|Vector saturating shift left", "base_instruction": ["SQSHLU"], "operands": "Dd,Dn,#n"}, {"name": "vshrn_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int16x8_t a", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00042", "instruction_group": "Shift|Right|Vector shift right and narrow", "base_instruction": ["SHRN"], "operands": "Vd.8B,Vn.8H,#n"}, {"name": "vshrn_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int32x4_t a", "const int n"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00042", "instruction_group": "Shift|Right|Vector shift right and narrow", "base_instruction": ["SHRN"], "operands": "Vd.4H,Vn.4S,#n"}, {"name": "vshrn_n_s64", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int64x2_t a", "const int n"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00042", "instruction_group": "Shift|Right|Vector shift right and narrow", "base_instruction": ["SHRN"], "operands": "Vd.2S,Vn.2D,#n"}, {"name": "vshrn_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint16x8_t a", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00042", "instruction_group": "Shift|Right|Vector shift right and narrow", "base_instruction": ["SHRN"], "operands": "Vd.8B,Vn.8H,#n"}, {"name": "vshrn_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint32x4_t a", "const int n"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00042", "instruction_group": "Shift|Right|Vector shift right and narrow", "base_instruction": ["SHRN"], "operands": "Vd.4H,Vn.4S,#n"}, {"name": "vshrn_n_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint64x2_t a", "const int n"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00042", "instruction_group": "Shift|Right|Vector shift right and narrow", "base_instruction": ["SHRN"], "operands": "Vd.2S,Vn.2D,#n"}, {"name": "vshrn_high_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x8_t r", "int16x8_t a", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.8B"}, "a": {"register": "Vn.8H"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00042", "instruction_group": "Shift|Right|Vector shift right and narrow", "base_instruction": ["SHRN2"], "operands": "Vd.16B,Vn.8H,#n"}, {"name": "vshrn_high_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x4_t r", "int32x4_t a", "const int n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4H"}, "a": {"register": "Vn.4S"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00042", "instruction_group": "Shift|Right|Vector shift right and narrow", "base_instruction": ["SHRN2"], "operands": "Vd.8H,Vn.4S,#n"}, {"name": "vshrn_high_n_s64", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x2_t r", "int64x2_t a", "const int n"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {"register": "Vn.2D"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00042", "instruction_group": "Shift|Right|Vector shift right and narrow", "base_instruction": ["SHRN2"], "operands": "Vd.4S,Vn.2D,#n"}, {"name": "vshrn_high_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x8_t r", "uint16x8_t a", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.8B"}, "a": {"register": "Vn.8H"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00042", "instruction_group": "Shift|Right|Vector shift right and narrow", "base_instruction": ["SHRN2"], "operands": "Vd.16B,Vn.8H,#n"}, {"name": "vshrn_high_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x4_t r", "uint32x4_t a", "const int n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4H"}, "a": {"register": "Vn.4S"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00042", "instruction_group": "Shift|Right|Vector shift right and narrow", "base_instruction": ["SHRN2"], "operands": "Vd.8H,Vn.4S,#n"}, {"name": "vshrn_high_n_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x2_t r", "uint64x2_t a", "const int n"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {"register": "Vn.2D"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00042", "instruction_group": "Shift|Right|Vector shift right and narrow", "base_instruction": ["SHRN2"], "operands": "Vd.4S,Vn.2D,#n"}, {"name": "vqshrun_n_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["int16x8_t a", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00043", "instruction_group": "Shift|Right|Vector saturating shift right and narrow", "base_instruction": ["SQSHRUN"], "operands": "Vd.8B,Vn.8H,#n"}, {"name": "vqshrun_n_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["int32x4_t a", "const int n"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00043", "instruction_group": "Shift|Right|Vector saturating shift right and narrow", "base_instruction": ["SQSHRUN"], "operands": "Vd.4H,Vn.4S,#n"}, {"name": "vqshrun_n_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["int64x2_t a", "const int n"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00043", "instruction_group": "Shift|Right|Vector saturating shift right and narrow", "base_instruction": ["SQSHRUN"], "operands": "Vd.2S,Vn.2D,#n"}, {"name": "vqshrunh_n_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8_t"}, "arguments": ["int16_t a", "const int n"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00043", "instruction_group": "Shift|Right|Vector saturating shift right and narrow", "base_instruction": ["SQSHRUN"], "operands": "Bd,Hn,#n"}, {"name": "vqshruns_n_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["int32_t a", "const int n"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00043", "instruction_group": "Shift|Right|Vector saturating shift right and narrow", "base_instruction": ["SQSHRUN"], "operands": "Hd,Sn,#n"}, {"name": "vqshrund_n_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["int64_t a", "const int n"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00043", "instruction_group": "Shift|Right|Vector saturating shift right and narrow", "base_instruction": ["SQSHRUN"], "operands": "Sd,Dn,#n"}, {"name": "vqshrun_high_n_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x8_t r", "int16x8_t a", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.8B"}, "a": {"register": "Vn.8H"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00043", "instruction_group": "Shift|Right|Vector saturating shift right and narrow", "base_instruction": ["SQSHRUN2"], "operands": "Vd.16B,Vn.8H,#n"}, {"name": "vqshrun_high_n_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x4_t r", "int32x4_t a", "const int n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4H"}, "a": {"register": "Vn.4S"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00043", "instruction_group": "Shift|Right|Vector saturating shift right and narrow", "base_instruction": ["SQSHRUN2"], "operands": "Vd.8H,Vn.4S,#n"}, {"name": "vqshrun_high_n_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x2_t r", "int64x2_t a", "const int n"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {"register": "Vn.2D"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00043", "instruction_group": "Shift|Right|Vector saturating shift right and narrow", "base_instruction": ["SQSHRUN2"], "operands": "Vd.4S,Vn.2D,#n"}, {"name": "vqrshrun_n_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["int16x8_t a", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00043", "instruction_group": "Shift|Right|Vector saturating rounding shift right and narrow", "base_instruction": ["SQRSHRUN"], "operands": "Vd.8B,Vn.8H,#n"}, {"name": "vqrshrun_n_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["int32x4_t a", "const int n"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00043", "instruction_group": "Shift|Right|Vector saturating rounding shift right and narrow", "base_instruction": ["SQRSHRUN"], "operands": "Vd.4H,Vn.4S,#n"}, {"name": "vqrshrun_n_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["int64x2_t a", "const int n"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00043", "instruction_group": "Shift|Right|Vector saturating rounding shift right and narrow", "base_instruction": ["SQRSHRUN"], "operands": "Vd.2S,Vn.2D,#n"}, {"name": "vqrshrunh_n_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8_t"}, "arguments": ["int16_t a", "const int n"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00043", "instruction_group": "Shift|Right|Vector saturating rounding shift right and narrow", "base_instruction": ["SQRSHRUN"], "operands": "Bd,Hn,#n"}, {"name": "vqrshruns_n_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["int32_t a", "const int n"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00043", "instruction_group": "Shift|Right|Vector saturating rounding shift right and narrow", "base_instruction": ["SQRSHRUN"], "operands": "Hd,Sn,#n"}, {"name": "vqrshrund_n_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["int64_t a", "const int n"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00043", "instruction_group": "Shift|Right|Vector saturating rounding shift right and narrow", "base_instruction": ["SQRSHRUN"], "operands": "Sd,Dn,#n"}, {"name": "vqrshrun_high_n_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x8_t r", "int16x8_t a", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.8B"}, "a": {"register": "Vn.8H"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00043", "instruction_group": "Shift|Right|Vector saturating rounding shift right and narrow", "base_instruction": ["SQRSHRUN2"], "operands": "Vd.16B,Vn.8H,#n"}, {"name": "vqrshrun_high_n_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x4_t r", "int32x4_t a", "const int n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4H"}, "a": {"register": "Vn.4S"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00043", "instruction_group": "Shift|Right|Vector saturating rounding shift right and narrow", "base_instruction": ["SQRSHRUN2"], "operands": "Vd.8H,Vn.4S,#n"}, {"name": "vqrshrun_high_n_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x2_t r", "int64x2_t a", "const int n"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {"register": "Vn.2D"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00043", "instruction_group": "Shift|Right|Vector saturating rounding shift right and narrow", "base_instruction": ["SQRSHRUN2"], "operands": "Vd.4S,Vn.2D,#n"}, {"name": "vqshrn_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int16x8_t a", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00044", "instruction_group": "Shift|Right|Vector saturating shift right and narrow", "base_instruction": ["SQSHRN"], "operands": "Vd.8B,Vn.8H,#n"}, {"name": "vqshrn_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int32x4_t a", "const int n"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00044", "instruction_group": "Shift|Right|Vector saturating shift right and narrow", "base_instruction": ["SQSHRN"], "operands": "Vd.4H,Vn.4S,#n"}, {"name": "vqshrn_n_s64", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int64x2_t a", "const int n"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00044", "instruction_group": "Shift|Right|Vector saturating shift right and narrow", "base_instruction": ["SQSHRN"], "operands": "Vd.2S,Vn.2D,#n"}, {"name": "vqshrn_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint16x8_t a", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00044", "instruction_group": "Shift|Right|Vector saturating shift right and narrow", "base_instruction": ["UQSHRN"], "operands": "Vd.8B,Vn.8H,#n"}, {"name": "vqshrn_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint32x4_t a", "const int n"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00044", "instruction_group": "Shift|Right|Vector saturating shift right and narrow", "base_instruction": ["UQSHRN"], "operands": "Vd.4H,Vn.4S,#n"}, {"name": "vqshrn_n_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint64x2_t a", "const int n"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00044", "instruction_group": "Shift|Right|Vector saturating shift right and narrow", "base_instruction": ["UQSHRN"], "operands": "Vd.2S,Vn.2D,#n"}, {"name": "vqshrnh_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8_t"}, "arguments": ["int16_t a", "const int n"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00044", "instruction_group": "Shift|Right|Vector saturating shift right and narrow", "base_instruction": ["SQSHRN"], "operands": "Bd,Hn,#n"}, {"name": "vqshrns_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["int32_t a", "const int n"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00044", "instruction_group": "Shift|Right|Vector saturating shift right and narrow", "base_instruction": ["SQSHRN"], "operands": "Hd,Sn,#n"}, {"name": "vqshrnd_n_s64", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int64_t a", "const int n"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00044", "instruction_group": "Shift|Right|Vector saturating shift right and narrow", "base_instruction": ["SQSHRN"], "operands": "Sd,Dn,#n"}, {"name": "vqshrnh_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8_t"}, "arguments": ["uint16_t a", "const int n"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00044", "instruction_group": "Shift|Right|Vector saturating shift right and narrow", "base_instruction": ["UQSHRN"], "operands": "Bd,Hn,#n"}, {"name": "vqshrns_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["uint32_t a", "const int n"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00044", "instruction_group": "Shift|Right|Vector saturating shift right and narrow", "base_instruction": ["UQSHRN"], "operands": "Hd,Sn,#n"}, {"name": "vqshrnd_n_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["uint64_t a", "const int n"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00044", "instruction_group": "Shift|Right|Vector saturating shift right and narrow", "base_instruction": ["UQSHRN"], "operands": "Sd,Dn,#n"}, {"name": "vqshrn_high_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x8_t r", "int16x8_t a", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.8B"}, "a": {"register": "Vn.8H"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00044", "instruction_group": "Shift|Right|Vector saturating shift right and narrow", "base_instruction": ["SQSHRN2"], "operands": "Vd.16B,Vn.8H,#n"}, {"name": "vqshrn_high_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x4_t r", "int32x4_t a", "const int n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4H"}, "a": {"register": "Vn.4S"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00044", "instruction_group": "Shift|Right|Vector saturating shift right and narrow", "base_instruction": ["SQSHRN2"], "operands": "Vd.8H,Vn.4S,#n"}, {"name": "vqshrn_high_n_s64", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x2_t r", "int64x2_t a", "const int n"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {"register": "Vn.2D"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00044", "instruction_group": "Shift|Right|Vector saturating shift right and narrow", "base_instruction": ["SQSHRN2"], "operands": "Vd.4S,Vn.2D,#n"}, {"name": "vqshrn_high_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x8_t r", "uint16x8_t a", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.8B"}, "a": {"register": "Vn.8H"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00044", "instruction_group": "Shift|Right|Vector saturating shift right and narrow", "base_instruction": ["UQSHRN2"], "operands": "Vd.16B,Vn.8H,#n"}, {"name": "vqshrn_high_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x4_t r", "uint32x4_t a", "const int n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4H"}, "a": {"register": "Vn.4S"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00044", "instruction_group": "Shift|Right|Vector saturating shift right and narrow", "base_instruction": ["UQSHRN2"], "operands": "Vd.8H,Vn.4S,#n"}, {"name": "vqshrn_high_n_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x2_t r", "uint64x2_t a", "const int n"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {"register": "Vn.2D"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00044", "instruction_group": "Shift|Right|Vector saturating shift right and narrow", "base_instruction": ["UQSHRN2"], "operands": "Vd.4S,Vn.2D,#n"}, {"name": "vrshrn_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int16x8_t a", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00042", "instruction_group": "Shift|Right|Vector rounding shift right and narrow", "base_instruction": ["RSHRN"], "operands": "Vd.8B,Vn.8H,#n"}, {"name": "vrshrn_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int32x4_t a", "const int n"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00042", "instruction_group": "Shift|Right|Vector rounding shift right and narrow", "base_instruction": ["RSHRN"], "operands": "Vd.4H,Vn.4S,#n"}, {"name": "vrshrn_n_s64", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int64x2_t a", "const int n"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00042", "instruction_group": "Shift|Right|Vector rounding shift right and narrow", "base_instruction": ["RSHRN"], "operands": "Vd.2S,Vn.2D,#n"}, {"name": "vrshrn_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint16x8_t a", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00042", "instruction_group": "Shift|Right|Vector rounding shift right and narrow", "base_instruction": ["RSHRN"], "operands": "Vd.8B,Vn.8H,#n"}, {"name": "vrshrn_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint32x4_t a", "const int n"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00042", "instruction_group": "Shift|Right|Vector rounding shift right and narrow", "base_instruction": ["RSHRN"], "operands": "Vd.4H,Vn.4S,#n"}, {"name": "vrshrn_n_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint64x2_t a", "const int n"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00042", "instruction_group": "Shift|Right|Vector rounding shift right and narrow", "base_instruction": ["RSHRN"], "operands": "Vd.2S,Vn.2D,#n"}, {"name": "vrshrn_high_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x8_t r", "int16x8_t a", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.8B"}, "a": {"register": "Vn.8H"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00042", "instruction_group": "Shift|Right|Vector rounding shift right and narrow", "base_instruction": ["RSHRN2"], "operands": "Vd.16B,Vn.8H,#n"}, {"name": "vrshrn_high_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x4_t r", "int32x4_t a", "const int n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4H"}, "a": {"register": "Vn.4S"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00042", "instruction_group": "Shift|Right|Vector rounding shift right and narrow", "base_instruction": ["RSHRN2"], "operands": "Vd.8H,Vn.4S,#n"}, {"name": "vrshrn_high_n_s64", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x2_t r", "int64x2_t a", "const int n"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {"register": "Vn.2D"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00042", "instruction_group": "Shift|Right|Vector rounding shift right and narrow", "base_instruction": ["RSHRN2"], "operands": "Vd.4S,Vn.2D,#n"}, {"name": "vrshrn_high_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x8_t r", "uint16x8_t a", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.8B"}, "a": {"register": "Vn.8H"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00042", "instruction_group": "Shift|Right|Vector rounding shift right and narrow", "base_instruction": ["RSHRN2"], "operands": "Vd.16B,Vn.8H,#n"}, {"name": "vrshrn_high_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x4_t r", "uint32x4_t a", "const int n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4H"}, "a": {"register": "Vn.4S"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00042", "instruction_group": "Shift|Right|Vector rounding shift right and narrow", "base_instruction": ["RSHRN2"], "operands": "Vd.8H,Vn.4S,#n"}, {"name": "vrshrn_high_n_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x2_t r", "uint64x2_t a", "const int n"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "32(Vd)"}, "a": {"register": "Vn.2D"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00042", "instruction_group": "Shift|Right|Vector rounding shift right and narrow", "base_instruction": ["RSHRN2"], "operands": "Vd.4S,Vn.2D,#n"}, {"name": "vqrshrn_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int16x8_t a", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00044", "instruction_group": "Shift|Right|Vector saturating rounding shift right and narrow", "base_instruction": ["SQRSHRN"], "operands": "Vd.8B,Vn.8H,#n"}, {"name": "vqrshrn_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int32x4_t a", "const int n"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00044", "instruction_group": "Shift|Right|Vector saturating rounding shift right and narrow", "base_instruction": ["SQRSHRN"], "operands": "Vd.4H,Vn.4S,#n"}, {"name": "vqrshrn_n_s64", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int64x2_t a", "const int n"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00044", "instruction_group": "Shift|Right|Vector saturating rounding shift right and narrow", "base_instruction": ["SQRSHRN"], "operands": "Vd.2S,Vn.2D,#n"}, {"name": "vqrshrn_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint16x8_t a", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00044", "instruction_group": "Shift|Right|Vector saturating rounding shift right and narrow", "base_instruction": ["UQRSHRN"], "operands": "Vd.8B,Vn.8H,#n"}, {"name": "vqrshrn_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint32x4_t a", "const int n"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00044", "instruction_group": "Shift|Right|Vector saturating rounding shift right and narrow", "base_instruction": ["UQRSHRN"], "operands": "Vd.4H,Vn.4S,#n"}, {"name": "vqrshrn_n_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint64x2_t a", "const int n"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00044", "instruction_group": "Shift|Right|Vector saturating rounding shift right and narrow", "base_instruction": ["UQRSHRN"], "operands": "Vd.2S,Vn.2D,#n"}, {"name": "vqrshrnh_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8_t"}, "arguments": ["int16_t a", "const int n"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00044", "instruction_group": "Shift|Right|Vector saturating rounding shift right and narrow", "base_instruction": ["SQRSHRN"], "operands": "Bd,Hn,#n"}, {"name": "vqrshrns_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["int32_t a", "const int n"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00044", "instruction_group": "Shift|Right|Vector saturating rounding shift right and narrow", "base_instruction": ["SQRSHRN"], "operands": "Hd,Sn,#n"}, {"name": "vqrshrnd_n_s64", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int64_t a", "const int n"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00044", "instruction_group": "Shift|Right|Vector saturating rounding shift right and narrow", "base_instruction": ["SQRSHRN"], "operands": "Sd,Dn,#n"}, {"name": "vqrshrnh_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8_t"}, "arguments": ["uint16_t a", "const int n"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00044", "instruction_group": "Shift|Right|Vector saturating rounding shift right and narrow", "base_instruction": ["UQRSHRN"], "operands": "Bd,Hn,#n"}, {"name": "vqrshrns_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["uint32_t a", "const int n"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00044", "instruction_group": "Shift|Right|Vector saturating rounding shift right and narrow", "base_instruction": ["UQRSHRN"], "operands": "Hd,Sn,#n"}, {"name": "vqrshrnd_n_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["uint64_t a", "const int n"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00044", "instruction_group": "Shift|Right|Vector saturating rounding shift right and narrow", "base_instruction": ["UQRSHRN"], "operands": "Sd,Dn,#n"}, {"name": "vqrshrn_high_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x8_t r", "int16x8_t a", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.8B"}, "a": {"register": "Vn.8H"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00044", "instruction_group": "Shift|Right|Vector saturating rounding shift right and narrow", "base_instruction": ["SQRSHRN2"], "operands": "Vd.16B,Vn.8H,#n"}, {"name": "vqrshrn_high_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x4_t r", "int32x4_t a", "const int n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4H"}, "a": {"register": "Vn.4S"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00044", "instruction_group": "Shift|Right|Vector saturating rounding shift right and narrow", "base_instruction": ["SQRSHRN2"], "operands": "Vd.8H,Vn.4S,#n"}, {"name": "vqrshrn_high_n_s64", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x2_t r", "int64x2_t a", "const int n"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {"register": "Vn.2D"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00044", "instruction_group": "Shift|Right|Vector saturating rounding shift right and narrow", "base_instruction": ["SQRSHRN2"], "operands": "Vd.4S,Vn.2D,#n"}, {"name": "vqrshrn_high_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x8_t r", "uint16x8_t a", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.8B"}, "a": {"register": "Vn.8H"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00044", "instruction_group": "Shift|Right|Vector saturating rounding shift right and narrow", "base_instruction": ["UQRSHRN2"], "operands": "Vd.16B,Vn.8H,#n"}, {"name": "vqrshrn_high_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x4_t r", "uint32x4_t a", "const int n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4H"}, "a": {"register": "Vn.4S"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00044", "instruction_group": "Shift|Right|Vector saturating rounding shift right and narrow", "base_instruction": ["UQRSHRN2"], "operands": "Vd.8H,Vn.4S,#n"}, {"name": "vqrshrn_high_n_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x2_t r", "uint64x2_t a", "const int n"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {"register": "Vn.2D"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00044", "instruction_group": "Shift|Right|Vector saturating rounding shift right and narrow", "base_instruction": ["UQRSHRN2"], "operands": "Vd.4S,Vn.2D,#n"}, {"name": "vshll_n_s8", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int8x8_t a", "const int n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "n": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00045", "instruction_group": "Shift|Left|Vector shift left and widen", "base_instruction": ["SSHLL"], "operands": "Vd.8H,Vn.8B,#n"}, {"name": "vshll_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int16x4_t a", "const int n"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "n": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00045", "instruction_group": "Shift|Left|Vector shift left and widen", "base_instruction": ["SSHLL"], "operands": "Vd.4S,Vn.4H,#n"}, {"name": "vshll_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int32x2_t a", "const int n"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "n": {"minimum": "0", "maximum": "31"}}, "Operation": "NeonOperationId_00045", "instruction_group": "Shift|Left|Vector shift left and widen", "base_instruction": ["SSHLL"], "operands": "Vd.2D,Vn.2S,#n"}, {"name": "vshll_n_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint8x8_t a", "const int n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "n": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00045", "instruction_group": "Shift|Left|Vector shift left and widen", "base_instruction": ["USHLL"], "operands": "Vd.8H,Vn.8B,#n"}, {"name": "vshll_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint16x4_t a", "const int n"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "n": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00045", "instruction_group": "Shift|Left|Vector shift left and widen", "base_instruction": ["USHLL"], "operands": "Vd.4S,Vn.4H,#n"}, {"name": "vshll_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint32x2_t a", "const int n"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "n": {"minimum": "0", "maximum": "31"}}, "Operation": "NeonOperationId_00045", "instruction_group": "Shift|Left|Vector shift left and widen", "base_instruction": ["USHLL"], "operands": "Vd.2D,Vn.2S,#n"}, {"name": "vshll_high_n_s8", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int8x16_t a", "const int n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "n": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00045", "instruction_group": "Shift|Left|Vector shift left and widen", "base_instruction": ["SSHLL2"], "operands": "Vd.8H,Vn.16B,#n"}, {"name": "vshll_high_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int16x8_t a", "const int n"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "n": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00045", "instruction_group": "Shift|Left|Vector shift left and widen", "base_instruction": ["SSHLL2"], "operands": "Vd.4S,Vn.8H,#n"}, {"name": "vshll_high_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int32x4_t a", "const int n"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "n": {"minimum": "0", "maximum": "31"}}, "Operation": "NeonOperationId_00045", "instruction_group": "Shift|Left|Vector shift left and widen", "base_instruction": ["SSHLL2"], "operands": "Vd.2D,Vn.4S,#n"}, {"name": "vshll_high_n_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint8x16_t a", "const int n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "n": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00045", "instruction_group": "Shift|Left|Vector shift left and widen", "base_instruction": ["USHLL2"], "operands": "Vd.8H,Vn.16B,#n"}, {"name": "vshll_high_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint16x8_t a", "const int n"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "n": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00045", "instruction_group": "Shift|Left|Vector shift left and widen", "base_instruction": ["USHLL2"], "operands": "Vd.4S,Vn.8H,#n"}, {"name": "vshll_high_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint32x4_t a", "const int n"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "n": {"minimum": "0", "maximum": "31"}}, "Operation": "NeonOperationId_00045", "instruction_group": "Shift|Left|Vector shift left and widen", "base_instruction": ["USHLL2"], "operands": "Vd.2D,Vn.4S,#n"}, {"name": "vsri_n_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "b": {"register": "Vn.8B"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00046", "instruction_group": "Shift|Right|Vector shift right and insert", "base_instruction": ["SRI"], "operands": "Vd.8B,Vn.8B,#n"}, {"name": "vsriq_n_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "b": {"register": "Vn.16B"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00046", "instruction_group": "Shift|Right|Vector shift right and insert", "base_instruction": ["SRI"], "operands": "Vd.16B,Vn.16B,#n"}, {"name": "vsri_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b", "const int n"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00046", "instruction_group": "Shift|Right|Vector shift right and insert", "base_instruction": ["SRI"], "operands": "Vd.4H,Vn.4H,#n"}, {"name": "vsriq_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b", "const int n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00046", "instruction_group": "Shift|Right|Vector shift right and insert", "base_instruction": ["SRI"], "operands": "Vd.8H,Vn.8H,#n"}, {"name": "vsri_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b", "const int n"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00046", "instruction_group": "Shift|Right|Vector shift right and insert", "base_instruction": ["SRI"], "operands": "Vd.2S,Vn.2S,#n"}, {"name": "vsriq_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b", "const int n"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00046", "instruction_group": "Shift|Right|Vector shift right and insert", "base_instruction": ["SRI"], "operands": "Vd.4S,Vn.4S,#n"}, {"name": "vsri_n_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64x1_t a", "int64x1_t b", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dd"}, "b": {"register": "Dn"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00046", "instruction_group": "Shift|Right|Vector shift right and insert", "base_instruction": ["SRI"], "operands": "Dd,Dn,#n"}, {"name": "vsriq_n_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int64x2_t b", "const int n"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2D"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00046", "instruction_group": "Shift|Right|Vector shift right and insert", "base_instruction": ["SRI"], "operands": "Vd.2D,Vn.2D,#n"}, {"name": "vsri_n_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "b": {"register": "Vn.8B"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00046", "instruction_group": "Shift|Right|Vector shift right and insert", "base_instruction": ["SRI"], "operands": "Vd.8B,Vn.8B,#n"}, {"name": "vsriq_n_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "b": {"register": "Vn.16B"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00046", "instruction_group": "Shift|Right|Vector shift right and insert", "base_instruction": ["SRI"], "operands": "Vd.16B,Vn.16B,#n"}, {"name": "vsri_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b", "const int n"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00046", "instruction_group": "Shift|Right|Vector shift right and insert", "base_instruction": ["SRI"], "operands": "Vd.4H,Vn.4H,#n"}, {"name": "vsriq_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b", "const int n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00046", "instruction_group": "Shift|Right|Vector shift right and insert", "base_instruction": ["SRI"], "operands": "Vd.8H,Vn.8H,#n"}, {"name": "vsri_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b", "const int n"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00046", "instruction_group": "Shift|Right|Vector shift right and insert", "base_instruction": ["SRI"], "operands": "Vd.2S,Vn.2S,#n"}, {"name": "vsriq_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b", "const int n"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00046", "instruction_group": "Shift|Right|Vector shift right and insert", "base_instruction": ["SRI"], "operands": "Vd.4S,Vn.4S,#n"}, {"name": "vsri_n_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64x1_t a", "uint64x1_t b", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dd"}, "b": {"register": "Dn"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00046", "instruction_group": "Shift|Right|Vector shift right and insert", "base_instruction": ["SRI"], "operands": "Dd,Dn,#n"}, {"name": "vsriq_n_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint64x2_t b", "const int n"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2D"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00046", "instruction_group": "Shift|Right|Vector shift right and insert", "base_instruction": ["SRI"], "operands": "Vd.2D,Vn.2D,#n"}, {"name": "vsri_n_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1_t"}, "arguments": ["poly64x1_t a", "poly64x1_t b", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dd"}, "b": {"register": "Dn"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00046", "instruction_group": "Shift|Right|Vector shift right and insert", "base_instruction": ["SRI"], "operands": "Dd,Dn,#n"}, {"name": "vsriq_n_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2_t"}, "arguments": ["poly64x2_t a", "poly64x2_t b", "const int n"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2D"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00046", "instruction_group": "Shift|Right|Vector shift right and insert", "base_instruction": ["SRI"], "operands": "Vd.2D,Vn.2D,#n"}, {"name": "vsri_n_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x8_t a", "poly8x8_t b", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "b": {"register": "Vn.8B"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00046", "instruction_group": "Shift|Right|Vector shift right and insert", "base_instruction": ["SRI"], "operands": "Vd.8B,Vn.8B,#n"}, {"name": "vsriq_n_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly8x16_t a", "poly8x16_t b", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "b": {"register": "Vn.16B"}, "n": {"minimum": "1", "maximum": "8"}}, "Operation": "NeonOperationId_00046", "instruction_group": "Shift|Right|Vector shift right and insert", "base_instruction": ["SRI"], "operands": "Vd.16B,Vn.16B,#n"}, {"name": "vsri_n_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["poly16x4_t a", "poly16x4_t b", "const int n"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00046", "instruction_group": "Shift|Right|Vector shift right and insert", "base_instruction": ["SRI"], "operands": "Vd.4H,Vn.4H,#n"}, {"name": "vsriq_n_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["poly16x8_t a", "poly16x8_t b", "const int n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00046", "instruction_group": "Shift|Right|Vector shift right and insert", "base_instruction": ["SRI"], "operands": "Vd.8H,Vn.8H,#n"}, {"name": "vsrid_n_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["int64_t a", "int64_t b", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dd"}, "b": {"register": "Dn"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00046", "instruction_group": "Shift|Right|Vector shift right and insert", "base_instruction": ["SRI"], "operands": "Dd,Dn,#n"}, {"name": "vsrid_n_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["uint64_t a", "uint64_t b", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dd"}, "b": {"register": "Dn"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00046", "instruction_group": "Shift|Right|Vector shift right and insert", "base_instruction": ["SRI"], "operands": "Dd,Dn,#n"}, {"name": "vsli_n_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "b": {"register": "Vn.8B"}, "n": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00047", "instruction_group": "Shift|Left|Vector shift left and insert", "base_instruction": ["SLI"], "operands": "Vd.8B,Vn.8B,#n"}, {"name": "vsliq_n_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "b": {"register": "Vn.16B"}, "n": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00047", "instruction_group": "Shift|Left|Vector shift left and insert", "base_instruction": ["SLI"], "operands": "Vd.16B,Vn.16B,#n"}, {"name": "vsli_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b", "const int n"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "n": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00047", "instruction_group": "Shift|Left|Vector shift left and insert", "base_instruction": ["SLI"], "operands": "Vd.4H,Vn.4H,#n"}, {"name": "vsliq_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b", "const int n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}, "n": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00047", "instruction_group": "Shift|Left|Vector shift left and insert", "base_instruction": ["SLI"], "operands": "Vd.8H,Vn.8H,#n"}, {"name": "vsli_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b", "const int n"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "n": {"minimum": "0", "maximum": "31"}}, "Operation": "NeonOperationId_00047", "instruction_group": "Shift|Left|Vector shift left and insert", "base_instruction": ["SLI"], "operands": "Vd.2S,Vn.2S,#n"}, {"name": "vsliq_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b", "const int n"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}, "n": {"minimum": "0", "maximum": "31"}}, "Operation": "NeonOperationId_00047", "instruction_group": "Shift|Left|Vector shift left and insert", "base_instruction": ["SLI"], "operands": "Vd.4S,Vn.4S,#n"}, {"name": "vsli_n_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64x1_t a", "int64x1_t b", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dd"}, "b": {"register": "Dn"}, "n": {"minimum": "0", "maximum": "63"}}, "Operation": "NeonOperationId_00047", "instruction_group": "Shift|Left|Vector shift left and insert", "base_instruction": ["SLI"], "operands": "Dd,Dn,#n"}, {"name": "vsliq_n_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int64x2_t b", "const int n"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2D"}, "n": {"minimum": "0", "maximum": "63"}}, "Operation": "NeonOperationId_00047", "instruction_group": "Shift|Left|Vector shift left and insert", "base_instruction": ["SLI"], "operands": "Vd.2D,Vn.2D,#n"}, {"name": "vsli_n_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "b": {"register": "Vn.8B"}, "n": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00047", "instruction_group": "Shift|Left|Vector shift left and insert", "base_instruction": ["SLI"], "operands": "Vd.8B,Vn.8B,#n"}, {"name": "vsliq_n_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "b": {"register": "Vn.16B"}, "n": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00047", "instruction_group": "Shift|Left|Vector shift left and insert", "base_instruction": ["SLI"], "operands": "Vd.16B,Vn.16B,#n"}, {"name": "vsli_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b", "const int n"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "n": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00047", "instruction_group": "Shift|Left|Vector shift left and insert", "base_instruction": ["SLI"], "operands": "Vd.4H,Vn.4H,#n"}, {"name": "vsliq_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b", "const int n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}, "n": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00047", "instruction_group": "Shift|Left|Vector shift left and insert", "base_instruction": ["SLI"], "operands": "Vd.8H,Vn.8H,#n"}, {"name": "vsli_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b", "const int n"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "n": {"minimum": "0", "maximum": "31"}}, "Operation": "NeonOperationId_00047", "instruction_group": "Shift|Left|Vector shift left and insert", "base_instruction": ["SLI"], "operands": "Vd.2S,Vn.2S,#n"}, {"name": "vsliq_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b", "const int n"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}, "n": {"minimum": "0", "maximum": "31"}}, "Operation": "NeonOperationId_00047", "instruction_group": "Shift|Left|Vector shift left and insert", "base_instruction": ["SLI"], "operands": "Vd.4S,Vn.4S,#n"}, {"name": "vsli_n_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64x1_t a", "uint64x1_t b", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dd"}, "b": {"register": "Dn"}, "n": {"minimum": "0", "maximum": "63"}}, "Operation": "NeonOperationId_00047", "instruction_group": "Shift|Left|Vector shift left and insert", "base_instruction": ["SLI"], "operands": "Dd,Dn,#n"}, {"name": "vsliq_n_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint64x2_t b", "const int n"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2D"}, "n": {"minimum": "0", "maximum": "63"}}, "Operation": "NeonOperationId_00047", "instruction_group": "Shift|Left|Vector shift left and insert", "base_instruction": ["SLI"], "operands": "Vd.2D,Vn.2D,#n"}, {"name": "vsli_n_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1_t"}, "arguments": ["poly64x1_t a", "poly64x1_t b", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dd"}, "b": {"register": "Dn"}, "n": {"minimum": "0", "maximum": "63"}}, "Operation": "NeonOperationId_00047", "instruction_group": "Shift|Left|Vector shift left and insert", "base_instruction": ["SLI"], "operands": "Dd,Dn,#n"}, {"name": "vsliq_n_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2_t"}, "arguments": ["poly64x2_t a", "poly64x2_t b", "const int n"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2D"}, "n": {"minimum": "0", "maximum": "63"}}, "Operation": "NeonOperationId_00047", "instruction_group": "Shift|Left|Vector shift left and insert", "base_instruction": ["SLI"], "operands": "Vd.2D,Vn.2D,#n"}, {"name": "vsli_n_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x8_t a", "poly8x8_t b", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "b": {"register": "Vn.8B"}, "n": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00047", "instruction_group": "Shift|Left|Vector shift left and insert", "base_instruction": ["SLI"], "operands": "Vd.8B,Vn.8B,#n"}, {"name": "vsliq_n_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly8x16_t a", "poly8x16_t b", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "b": {"register": "Vn.16B"}, "n": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00047", "instruction_group": "Shift|Left|Vector shift left and insert", "base_instruction": ["SLI"], "operands": "Vd.16B,Vn.16B,#n"}, {"name": "vsli_n_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["poly16x4_t a", "poly16x4_t b", "const int n"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "n": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00047", "instruction_group": "Shift|Left|Vector shift left and insert", "base_instruction": ["SLI"], "operands": "Vd.4H,Vn.4H,#n"}, {"name": "vsliq_n_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["poly16x8_t a", "poly16x8_t b", "const int n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}, "n": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00047", "instruction_group": "Shift|Left|Vector shift left and insert", "base_instruction": ["SLI"], "operands": "Vd.8H,Vn.8H,#n"}, {"name": "vslid_n_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["int64_t a", "int64_t b", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dd"}, "b": {"register": "Dn"}, "n": {"minimum": "0", "maximum": "63"}}, "Operation": "NeonOperationId_00047", "instruction_group": "Shift|Left|Vector shift left and insert", "base_instruction": ["SLI"], "operands": "Dd,Dn,#n"}, {"name": "vslid_n_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["uint64_t a", "uint64_t b", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dd"}, "b": {"register": "Dn"}, "n": {"minimum": "0", "maximum": "63"}}, "Operation": "NeonOperationId_00047", "instruction_group": "Shift|Left|Vector shift left and insert", "base_instruction": ["SLI"], "operands": "Dd,Dn,#n"}, {"name": "vcvt_s32_f32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZS"], "operands": "Vd.2S,Vn.2S"}, {"name": "vcvtq_s32_f32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZS"], "operands": "Vd.4S,Vn.4S"}, {"name": "vcvt_u32_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZU"], "operands": "Vd.2S,Vn.2S"}, {"name": "vcvtq_u32_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZU"], "operands": "Vd.4S,Vn.4S"}, {"name": "vcvtn_s32_f32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTNS"], "operands": "Vd.2S,Vn.2S"}, {"name": "vcvtnq_s32_f32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTNS"], "operands": "Vd.4S,Vn.4S"}, {"name": "vcvtn_u32_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTNU"], "operands": "Vd.2S,Vn.2S"}, {"name": "vcvtnq_u32_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTNU"], "operands": "Vd.4S,Vn.4S"}, {"name": "vcvtm_s32_f32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTMS"], "operands": "Vd.2S,Vn.2S"}, {"name": "vcvtmq_s32_f32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTMS"], "operands": "Vd.4S,Vn.4S"}, {"name": "vcvtm_u32_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTMU"], "operands": "Vd.2S,Vn.2S"}, {"name": "vcvtmq_u32_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTMU"], "operands": "Vd.4S,Vn.4S"}, {"name": "vcvtp_s32_f32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTPS"], "operands": "Vd.2S,Vn.2S"}, {"name": "vcvtpq_s32_f32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTPS"], "operands": "Vd.4S,Vn.4S"}, {"name": "vcvtp_u32_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTPU"], "operands": "Vd.2S,Vn.2S"}, {"name": "vcvtpq_u32_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTPU"], "operands": "Vd.4S,Vn.4S"}, {"name": "vcvta_s32_f32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTAS"], "operands": "Vd.2S,Vn.2S"}, {"name": "vcvtaq_s32_f32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTAS"], "operands": "Vd.4S,Vn.4S"}, {"name": "vcvta_u32_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTAU"], "operands": "Vd.2S,Vn.2S"}, {"name": "vcvtaq_u32_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTAU"], "operands": "Vd.4S,Vn.4S"}, {"name": "vcvts_s32_f32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["float32_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZS"], "operands": "Sd,Sn"}, {"name": "vcvts_u32_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["float32_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZU"], "operands": "Sd,Sn"}, {"name": "vcvtns_s32_f32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["float32_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTNS"], "operands": "Sd,Sn"}, {"name": "vcvtns_u32_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["float32_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTNU"], "operands": "Sd,Sn"}, {"name": "vcvtms_s32_f32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["float32_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTMS"], "operands": "Sd,Sn"}, {"name": "vcvtms_u32_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["float32_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTMU"], "operands": "Sd,Sn"}, {"name": "vcvtps_s32_f32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["float32_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTPS"], "operands": "Sd,Sn"}, {"name": "vcvtps_u32_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["float32_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTPU"], "operands": "Sd,Sn"}, {"name": "vcvtas_s32_f32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["float32_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTAS"], "operands": "Sd,Sn"}, {"name": "vcvtas_u32_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["float32_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTAU"], "operands": "Sd,Sn"}, {"name": "vcvt_s64_f64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["float64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZS"], "operands": "Dd,Dn"}, {"name": "vcvtq_s64_f64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZS"], "operands": "Vd.2D,Vn.2D"}, {"name": "vcvt_u64_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["float64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZU"], "operands": "Dd,Dn"}, {"name": "vcvtq_u64_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZU"], "operands": "Vd.2D,Vn.2D"}, {"name": "vcvtn_s64_f64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["float64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTNS"], "operands": "Dd,Dn"}, {"name": "vcvtnq_s64_f64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTNS"], "operands": "Vd.2D,Vn.2D"}, {"name": "vcvtn_u64_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["float64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTNU"], "operands": "Dd,Dn"}, {"name": "vcvtnq_u64_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTNU"], "operands": "Vd.2D,Vn.2D"}, {"name": "vcvtm_s64_f64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["float64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTMS"], "operands": "Dd,Dn"}, {"name": "vcvtmq_s64_f64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTMS"], "operands": "Vd.2D,Vn.2D"}, {"name": "vcvtm_u64_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["float64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTMU"], "operands": "Dd,Dn"}, {"name": "vcvtmq_u64_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTMU"], "operands": "Vd.2D,Vn.2D"}, {"name": "vcvtp_s64_f64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["float64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTPS"], "operands": "Dd,Dn"}, {"name": "vcvtpq_s64_f64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTPS"], "operands": "Vd.2D,Vn.2D"}, {"name": "vcvtp_u64_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["float64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTPU"], "operands": "Dd,Dn"}, {"name": "vcvtpq_u64_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTPU"], "operands": "Vd.2D,Vn.2D"}, {"name": "vcvta_s64_f64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["float64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTAS"], "operands": "Dd,Dn"}, {"name": "vcvtaq_s64_f64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTAS"], "operands": "Vd.2D,Vn.2D"}, {"name": "vcvta_u64_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["float64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTAU"], "operands": "Dd,Dn"}, {"name": "vcvtaq_u64_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTAU"], "operands": "Vd.2D,Vn.2D"}, {"name": "vcvtd_s64_f64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["float64_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZS"], "operands": "Dd,Dn"}, {"name": "vcvtd_u64_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["float64_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZU"], "operands": "Dd,Dn"}, {"name": "vcvtnd_s64_f64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["float64_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTNS"], "operands": "Dd,Dn"}, {"name": "vcvtnd_u64_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["float64_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTNU"], "operands": "Dd,Dn"}, {"name": "vcvtmd_s64_f64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["float64_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTMS"], "operands": "Dd,Dn"}, {"name": "vcvtmd_u64_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["float64_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTMU"], "operands": "Dd,Dn"}, {"name": "vcvtpd_s64_f64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["float64_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTPS"], "operands": "Dd,Dn"}, {"name": "vcvtpd_u64_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["float64_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTPU"], "operands": "Dd,Dn"}, {"name": "vcvtad_s64_f64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["float64_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTAS"], "operands": "Dd,Dn"}, {"name": "vcvtad_u64_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["float64_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTAU"], "operands": "Dd,Dn"}, {"name": "vcvt_n_s32_f32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["float32x2_t a", "const int n"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZS"], "operands": "Vd.2S,Vn.2S,#n"}, {"name": "vcvtq_n_s32_f32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["float32x4_t a", "const int n"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZS"], "operands": "Vd.4S,Vn.4S,#n"}, {"name": "vcvt_n_u32_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["float32x2_t a", "const int n"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZU"], "operands": "Vd.2S,Vn.2S,#n"}, {"name": "vcvtq_n_u32_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["float32x4_t a", "const int n"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZU"], "operands": "Vd.4S,Vn.4S,#n"}, {"name": "vcvts_n_s32_f32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["float32_t a", "const int n"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZS"], "operands": "Sd,Sn,#n"}, {"name": "vcvts_n_u32_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["float32_t a", "const int n"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZU"], "operands": "Sd,Sn,#n"}, {"name": "vcvt_n_s64_f64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["float64x1_t a", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZS"], "operands": "Dd,Dn,#n"}, {"name": "vcvtq_n_s64_f64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["float64x2_t a", "const int n"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZS"], "operands": "Vd.2D,Vn.2D,#n"}, {"name": "vcvt_n_u64_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["float64x1_t a", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZU"], "operands": "Dd,Dn,#n"}, {"name": "vcvtq_n_u64_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["float64x2_t a", "const int n"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZU"], "operands": "Vd.2D,Vn.2D,#n"}, {"name": "vcvtd_n_s64_f64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["float64_t a", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZS"], "operands": "Dd,Dn,#n"}, {"name": "vcvtd_n_u64_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["float64_t a", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZU"], "operands": "Dd,Dn,#n"}, {"name": "vcvt_f32_s32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["int32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["SCVTF"], "operands": "Vd.2S,Vn.2S"}, {"name": "vcvtq_f32_s32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["int32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["SCVTF"], "operands": "Vd.4S,Vn.4S"}, {"name": "vcvt_f32_u32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["uint32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["UCVTF"], "operands": "Vd.2S,Vn.2S"}, {"name": "vcvtq_f32_u32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["uint32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["UCVTF"], "operands": "Vd.4S,Vn.4S"}, {"name": "vcvts_f32_s32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["int32_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["SCVTF"], "operands": "Sd,Sn"}, {"name": "vcvts_f32_u32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["uint32_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["UCVTF"], "operands": "Sd,Sn"}, {"name": "vcvt_f64_s64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["int64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["SCVTF"], "operands": "Dd,Dn"}, {"name": "vcvtq_f64_s64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["int64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["SCVTF"], "operands": "Vd.2D,Vn.2D"}, {"name": "vcvt_f64_u64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["uint64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["UCVTF"], "operands": "Dd,Dn"}, {"name": "vcvtq_f64_u64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["uint64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["UCVTF"], "operands": "Vd.2D,Vn.2D"}, {"name": "vcvtd_f64_s64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64_t"}, "arguments": ["int64_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["SCVTF"], "operands": "Dd,Dn"}, {"name": "vcvtd_f64_u64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64_t"}, "arguments": ["uint64_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["UCVTF"], "operands": "Dd,Dn"}, {"name": "vcvt_n_f32_s32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["int32x2_t a", "const int n"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["SCVTF"], "operands": "Vd.2S,Vn.2S,#n"}, {"name": "vcvtq_n_f32_s32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["int32x4_t a", "const int n"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["SCVTF"], "operands": "Vd.4S,Vn.4S,#n"}, {"name": "vcvt_n_f32_u32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["uint32x2_t a", "const int n"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["UCVTF"], "operands": "Vd.2S,Vn.2S,#n"}, {"name": "vcvtq_n_f32_u32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["uint32x4_t a", "const int n"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["UCVTF"], "operands": "Vd.4S,Vn.4S,#n"}, {"name": "vcvts_n_f32_s32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["int32_t a", "const int n"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["SCVTF"], "operands": "Sd,Sn,#n"}, {"name": "vcvts_n_f32_u32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["uint32_t a", "const int n"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "n": {"minimum": "1", "maximum": "32"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["UCVTF"], "operands": "Sd,Sn,#n"}, {"name": "vcvt_n_f64_s64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["int64x1_t a", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["SCVTF"], "operands": "Dd,Dn,#n"}, {"name": "vcvtq_n_f64_s64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["int64x2_t a", "const int n"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["SCVTF"], "operands": "Vd.2D,Vn.2D,#n"}, {"name": "vcvt_n_f64_u64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["uint64x1_t a", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["UCVTF"], "operands": "Dd,Dn,#n"}, {"name": "vcvtq_n_f64_u64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["uint64x2_t a", "const int n"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["UCVTF"], "operands": "Vd.2D,Vn.2D,#n"}, {"name": "vcvtd_n_f64_s64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64_t"}, "arguments": ["int64_t a", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["SCVTF"], "operands": "Dd,Dn,#n"}, {"name": "vcvtd_n_f64_u64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64_t"}, "arguments": ["uint64_t a", "const int n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "n": {"minimum": "1", "maximum": "64"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["UCVTF"], "operands": "Dd,Dn,#n"}, {"name": "vcvt_f16_f32", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00051", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTN"], "operands": "Vd.4H,Vn.4S"}, {"name": "vcvt_high_f16_f32", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x4_t r", "float32x4_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4H"}, "a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00051", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTN2"], "operands": "Vd.8H,Vn.4S"}, {"name": "vcvt_f32_f64", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00051", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTN"], "operands": "Vd.2S,Vn.2D"}, {"name": "vcvt_high_f32_f64", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x2_t r", "float64x2_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00051", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTN2"], "operands": "Vd.4S,Vn.2D"}, {"name": "vcvt_f32_f16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00052", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTL"], "operands": "Vd.4S,Vn.4H"}, {"name": "vcvt_high_f32_f16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00052", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTL2"], "operands": "Vd.4S,Vn.8H"}, {"name": "vcvt_f64_f32", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00052", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTL"], "operands": "Vd.2D,Vn.2S"}, {"name": "vcvt_high_f64_f32", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00052", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTL2"], "operands": "Vd.2D,Vn.4S"}, {"name": "vcvtx_f32_f64", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00053", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTXN"], "operands": "Vd.2S,Vn.2D"}, {"name": "vcvtxd_f32_f64", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["float64_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00053", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTXN"], "operands": "Sd,Dn"}, {"name": "vcvtx_high_f32_f64", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x2_t r", "float64x2_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00053", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTXN2"], "operands": "Vd.4S,Vn.2D"}, {"name": "vrnd_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTZ"], "operands": "Vd.2S,Vn.2S"}, {"name": "vrndq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTZ"], "operands": "Vd.4S,Vn.4S"}, {"name": "vrnd_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTZ"], "operands": "Dd,Dn"}, {"name": "vrndq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTZ"], "operands": "Vd.2D,Vn.2D"}, {"name": "vrndn_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTN"], "operands": "Vd.2S,Vn.2S"}, {"name": "vrndnq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTN"], "operands": "Vd.4S,Vn.4S"}, {"name": "vrndn_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTN"], "operands": "Dd,Dn"}, {"name": "vrndnq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTN"], "operands": "Vd.2D,Vn.2D"}, {"name": "vrndns_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["float32_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTN"], "operands": "Sd,Sn"}, {"name": "vrndm_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTM"], "operands": "Vd.2S,Vn.2S"}, {"name": "vrndmq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTM"], "operands": "Vd.4S,Vn.4S"}, {"name": "vrndm_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTM"], "operands": "Dd,Dn"}, {"name": "vrndmq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTM"], "operands": "Vd.2D,Vn.2D"}, {"name": "vrndp_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTP"], "operands": "Vd.2S,Vn.2S"}, {"name": "vrndpq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTP"], "operands": "Vd.4S,Vn.4S"}, {"name": "vrndp_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTP"], "operands": "Dd,Dn"}, {"name": "vrndpq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTP"], "operands": "Vd.2D,Vn.2D"}, {"name": "vrnda_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTA"], "operands": "Vd.2S,Vn.2S"}, {"name": "vrndaq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTA"], "operands": "Vd.4S,Vn.4S"}, {"name": "vrnda_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTA"], "operands": "Dd,Dn"}, {"name": "vrndaq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTA"], "operands": "Vd.2D,Vn.2D"}, {"name": "vrndi_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTI"], "operands": "Vd.2S,Vn.2S"}, {"name": "vrndiq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTI"], "operands": "Vd.4S,Vn.4S"}, {"name": "vrndi_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTI"], "operands": "Dd,Dn"}, {"name": "vrndiq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTI"], "operands": "Vd.2D,Vn.2D"}, {"name": "vrndx_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTX"], "operands": "Vd.2S,Vn.2S"}, {"name": "vrndxq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTX"], "operands": "Vd.4S,Vn.4S"}, {"name": "vrndx_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTX"], "operands": "Dd,Dn"}, {"name": "vrndxq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTX"], "operands": "Vd.2D,Vn.2D"}, {"name": "vmovn_s16", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int16x8_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00055", "instruction_group": "Move|Narrow", "base_instruction": ["XTN"], "operands": "Vd.8B,Vn.8H"}, {"name": "vmovn_s32", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int32x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00055", "instruction_group": "Move|Narrow", "base_instruction": ["XTN"], "operands": "Vd.4H,Vn.4S"}, {"name": "vmovn_s64", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int64x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00055", "instruction_group": "Move|Narrow", "base_instruction": ["XTN"], "operands": "Vd.2S,Vn.2D"}, {"name": "vmovn_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint16x8_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00055", "instruction_group": "Move|Narrow", "base_instruction": ["XTN"], "operands": "Vd.8B,Vn.8H"}, {"name": "vmovn_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint32x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00055", "instruction_group": "Move|Narrow", "base_instruction": ["XTN"], "operands": "Vd.4H,Vn.4S"}, {"name": "vmovn_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint64x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00055", "instruction_group": "Move|Narrow", "base_instruction": ["XTN"], "operands": "Vd.2S,Vn.2D"}, {"name": "vmovn_high_s16", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x8_t r", "int16x8_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.8B"}, "a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00055", "instruction_group": "Move|Narrow", "base_instruction": ["XTN2"], "operands": "Vd.16B,Vn.8H"}, {"name": "vmovn_high_s32", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x4_t r", "int32x4_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4H"}, "a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00055", "instruction_group": "Move|Narrow", "base_instruction": ["XTN2"], "operands": "Vd.8H,Vn.4S"}, {"name": "vmovn_high_s64", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x2_t r", "int64x2_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00055", "instruction_group": "Move|Narrow", "base_instruction": ["XTN2"], "operands": "Vd.4S,Vn.2D"}, {"name": "vmovn_high_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x8_t r", "uint16x8_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.8B"}, "a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00055", "instruction_group": "Move|Narrow", "base_instruction": ["XTN2"], "operands": "Vd.16B,Vn.8H"}, {"name": "vmovn_high_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x4_t r", "uint32x4_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4H"}, "a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00055", "instruction_group": "Move|Narrow", "base_instruction": ["XTN2"], "operands": "Vd.8H,Vn.4S"}, {"name": "vmovn_high_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x2_t r", "uint64x2_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00055", "instruction_group": "Move|Narrow", "base_instruction": ["XTN2"], "operands": "Vd.4S,Vn.2D"}, {"name": "vmovl_s8", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int8x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Move|Widen", "base_instruction": ["SSHLL"], "operands": "Vd.8H,Vn.8B,#0"}, {"name": "vmovl_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int16x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Move|Widen", "base_instruction": ["SSHLL"], "operands": "Vd.4S,Vn.4H,#0"}, {"name": "vmovl_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int32x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Move|Widen", "base_instruction": ["SSHLL"], "operands": "Vd.2D,Vn.2S,#0"}, {"name": "vmovl_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint8x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Move|Widen", "base_instruction": ["USHLL"], "operands": "Vd.8H,Vn.8B,#0"}, {"name": "vmovl_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint16x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Move|Widen", "base_instruction": ["USHLL"], "operands": "Vd.4S,Vn.4H,#0"}, {"name": "vmovl_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint32x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Move|Widen", "base_instruction": ["USHLL"], "operands": "Vd.2D,Vn.2S,#0"}, {"name": "vmovl_high_s8", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int8x16_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Move|Widen", "base_instruction": ["SSHLL2"], "operands": "Vd.8H,Vn.16B,#0"}, {"name": "vmovl_high_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int16x8_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Move|Widen", "base_instruction": ["SSHLL2"], "operands": "Vd.4S,Vn.8H,#0"}, {"name": "vmovl_high_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int32x4_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Move|Widen", "base_instruction": ["SSHLL2"], "operands": "Vd.2D,Vn.4S,#0"}, {"name": "vmovl_high_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint8x16_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Move|Widen", "base_instruction": ["USHLL2"], "operands": "Vd.8H,Vn.16B,#0"}, {"name": "vmovl_high_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint16x8_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Move|Widen", "base_instruction": ["USHLL2"], "operands": "Vd.4S,Vn.8H,#0"}, {"name": "vmovl_high_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint32x4_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Move|Widen", "base_instruction": ["USHLL2"], "operands": "Vd.2D,Vn.4S,#0"}, {"name": "vqmovn_s16", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int16x8_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00056", "instruction_group": "Move|Saturating narrow", "base_instruction": ["SQXTN"], "operands": "Vd.8B,Vn.8H"}, {"name": "vqmovn_s32", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int32x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00056", "instruction_group": "Move|Saturating narrow", "base_instruction": ["SQXTN"], "operands": "Vd.4H,Vn.4S"}, {"name": "vqmovn_s64", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int64x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00056", "instruction_group": "Move|Saturating narrow", "base_instruction": ["SQXTN"], "operands": "Vd.2S,Vn.2D"}, {"name": "vqmovn_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint16x8_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00056", "instruction_group": "Move|Saturating narrow", "base_instruction": ["UQXTN"], "operands": "Vd.8B,Vn.8H"}, {"name": "vqmovn_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint32x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00056", "instruction_group": "Move|Saturating narrow", "base_instruction": ["UQXTN"], "operands": "Vd.4H,Vn.4S"}, {"name": "vqmovn_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint64x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00056", "instruction_group": "Move|Saturating narrow", "base_instruction": ["UQXTN"], "operands": "Vd.2S,Vn.2D"}, {"name": "vqmovnh_s16", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8_t"}, "arguments": ["int16_t a"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00056", "instruction_group": "Move|Saturating narrow", "base_instruction": ["SQXTN"], "operands": "Bd,Hn"}, {"name": "vqmovns_s32", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["int32_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}}, "Operation": "NeonOperationId_00056", "instruction_group": "Move|Saturating narrow", "base_instruction": ["SQXTN"], "operands": "Hd,Sn"}, {"name": "vqmovnd_s64", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int64_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00056", "instruction_group": "Move|Saturating narrow", "base_instruction": ["SQXTN"], "operands": "Sd,Dn"}, {"name": "vqmovnh_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8_t"}, "arguments": ["uint16_t a"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00056", "instruction_group": "Move|Saturating narrow", "base_instruction": ["UQXTN"], "operands": "Bd,Hn"}, {"name": "vqmovns_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["uint32_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}}, "Operation": "NeonOperationId_00056", "instruction_group": "Move|Saturating narrow", "base_instruction": ["UQXTN"], "operands": "Hd,Sn"}, {"name": "vqmovnd_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["uint64_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00056", "instruction_group": "Move|Saturating narrow", "base_instruction": ["UQXTN"], "operands": "Sd,Dn"}, {"name": "vqmovn_high_s16", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x8_t r", "int16x8_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.8B"}, "a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00056", "instruction_group": "Move|Saturating narrow", "base_instruction": ["SQXTN2"], "operands": "Vd.16B,Vn.8H"}, {"name": "vqmovn_high_s32", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x4_t r", "int32x4_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4H"}, "a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00056", "instruction_group": "Move|Saturating narrow", "base_instruction": ["SQXTN2"], "operands": "Vd.8H,Vn.4S"}, {"name": "vqmovn_high_s64", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x2_t r", "int64x2_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00056", "instruction_group": "Move|Saturating narrow", "base_instruction": ["SQXTN2"], "operands": "Vd.4S,Vn.2D"}, {"name": "vqmovn_high_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x8_t r", "uint16x8_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.8B"}, "a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00056", "instruction_group": "Move|Saturating narrow", "base_instruction": ["UQXTN2"], "operands": "Vd.16B,Vn.8H"}, {"name": "vqmovn_high_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x4_t r", "uint32x4_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4H"}, "a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00056", "instruction_group": "Move|Saturating narrow", "base_instruction": ["UQXTN2"], "operands": "Vd.8H,Vn.4S"}, {"name": "vqmovn_high_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x2_t r", "uint64x2_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00056", "instruction_group": "Move|Saturating narrow", "base_instruction": ["UQXTN2"], "operands": "Vd.4S,Vn.2D"}, {"name": "vqmovun_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["int16x8_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00057", "instruction_group": "Move|Saturating narrow", "base_instruction": ["SQXTUN"], "operands": "Vd.8B,Vn.8H"}, {"name": "vqmovun_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["int32x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00057", "instruction_group": "Move|Saturating narrow", "base_instruction": ["SQXTUN"], "operands": "Vd.4H,Vn.4S"}, {"name": "vqmovun_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["int64x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00057", "instruction_group": "Move|Saturating narrow", "base_instruction": ["SQXTUN"], "operands": "Vd.2S,Vn.2D"}, {"name": "vqmovunh_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8_t"}, "arguments": ["int16_t a"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00057", "instruction_group": "Move|Saturating narrow", "base_instruction": ["SQXTUN"], "operands": "Bd,Hn"}, {"name": "vqmovuns_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["int32_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}}, "Operation": "NeonOperationId_00057", "instruction_group": "Move|Saturating narrow", "base_instruction": ["SQXTUN"], "operands": "Hd,Sn"}, {"name": "vqmovund_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["int64_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00057", "instruction_group": "Move|Saturating narrow", "base_instruction": ["SQXTUN"], "operands": "Sd,Dn"}, {"name": "vqmovun_high_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x8_t r", "int16x8_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.8B"}, "a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00057", "instruction_group": "Move|Saturating narrow", "base_instruction": ["SQXTUN2"], "operands": "Vd.16B,Vn.8H"}, {"name": "vqmovun_high_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x4_t r", "int32x4_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4H"}, "a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00057", "instruction_group": "Move|Saturating narrow", "base_instruction": ["SQXTUN2"], "operands": "Vd.8H,Vn.4S"}, {"name": "vqmovun_high_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x2_t r", "int64x2_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00057", "instruction_group": "Move|Saturating narrow", "base_instruction": ["SQXTUN2"], "operands": "Vd.4S,Vn.2D"}, {"name": "vmla_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b", "int16x4_t v", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["MLA"], "operands": "Vd.4H,Vn.4H,Vm.H[lane]"}, {"name": "vmlaq_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b", "int16x4_t v", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["MLA"], "operands": "Vd.8H,Vn.8H,Vm.H[lane]"}, {"name": "vmla_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b", "int32x2_t v", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["MLA"], "operands": "Vd.2S,Vn.2S,Vm.S[lane]"}, {"name": "vmlaq_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b", "int32x2_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["MLA"], "operands": "Vd.4S,Vn.4S,Vm.S[lane]"}, {"name": "vmla_lane_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b", "uint16x4_t v", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["MLA"], "operands": "Vd.4H,Vn.4H,Vm.H[lane]"}, {"name": "vmlaq_lane_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b", "uint16x4_t v", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["MLA"], "operands": "Vd.8H,Vn.8H,Vm.H[lane]"}, {"name": "vmla_lane_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b", "uint32x2_t v", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["MLA"], "operands": "Vd.2S,Vn.2S,Vm.S[lane]"}, {"name": "vmlaq_lane_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b", "uint32x2_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["MLA"], "operands": "Vd.4S,Vn.4S,Vm.S[lane]"}, {"name": "vmla_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b", "float32x2_t v", "const int lane"], "results": [{"N/A": "result"}], "Arguments_Preparation": {"a": {}, "b": {}, "v": {}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["RESULT[I]"], "operands": "= a[i] + (b[i] * v[lane]) for i = 0 to 1"}, {"name": "vmlaq_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b", "float32x2_t v", "const int lane"], "results": [{"N/A": "result"}], "Arguments_Preparation": {"a": {}, "b": {}, "v": {}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["RESULT[I]"], "operands": "= a[i] + (b[i] * v[lane]) for i = 0 to 3"}, {"name": "vmla_laneq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b", "int16x8_t v", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["MLA"], "operands": "Vd.4H,Vn.4H,Vm.H[lane]"}, {"name": "vmlaq_laneq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b", "int16x8_t v", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["MLA"], "operands": "Vd.8H,Vn.8H,Vm.H[lane]"}, {"name": "vmla_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b", "int32x4_t v", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["MLA"], "operands": "Vd.2S,Vn.2S,Vm.S[lane]"}, {"name": "vmlaq_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b", "int32x4_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["MLA"], "operands": "Vd.4S,Vn.4S,Vm.S[lane]"}, {"name": "vmla_laneq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b", "uint16x8_t v", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["MLA"], "operands": "Vd.4H,Vn.4H,Vm.H[lane]"}, {"name": "vmlaq_laneq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b", "uint16x8_t v", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["MLA"], "operands": "Vd.8H,Vn.8H,Vm.H[lane]"}, {"name": "vmla_laneq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b", "uint32x4_t v", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["MLA"], "operands": "Vd.2S,Vn.2S,Vm.S[lane]"}, {"name": "vmlaq_laneq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b", "uint32x4_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["MLA"], "operands": "Vd.4S,Vn.4S,Vm.S[lane]"}, {"name": "vmla_laneq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b", "float32x4_t v", "const int lane"], "results": [{"N/A": "result"}], "Arguments_Preparation": {"a": {}, "b": {}, "v": {}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["RESULT[I]"], "operands": "= a[i] + (b[i] * v[lane]) for i = 0 to 1"}, {"name": "vmlaq_laneq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b", "float32x4_t v", "const int lane"], "results": [{"N/A": "result"}], "Arguments_Preparation": {"a": {}, "b": {}, "v": {}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["RESULT[I]"], "operands": "= a[i] + (b[i] * v[lane]) for i = 0 to 3"}, {"name": "vmlal_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x4_t b", "int16x4_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["SMLAL"], "operands": "Vd.4S,Vn.4H,Vm.H[lane]"}, {"name": "vmlal_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x2_t b", "int32x2_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["SMLAL"], "operands": "Vd.2D,Vn.2S,Vm.S[lane]"}, {"name": "vmlal_lane_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint16x4_t b", "uint16x4_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["UMLAL"], "operands": "Vd.4S,Vn.4H,Vm.H[lane]"}, {"name": "vmlal_lane_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint32x2_t b", "uint32x2_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["UMLAL"], "operands": "Vd.2D,Vn.2S,Vm.S[lane]"}, {"name": "vmlal_high_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x8_t b", "int16x4_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.8H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["SMLAL2"], "operands": "Vd.4S,Vn.8H,Vm.H[lane]"}, {"name": "vmlal_high_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x4_t b", "int32x2_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.4S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["SMLAL2"], "operands": "Vd.2D,Vn.4S,Vm.S[lane]"}, {"name": "vmlal_high_lane_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint16x8_t b", "uint16x4_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.8H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["UMLAL2"], "operands": "Vd.4S,Vn.8H,Vm.H[lane]"}, {"name": "vmlal_high_lane_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint32x4_t b", "uint32x2_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.4S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["UMLAL2"], "operands": "Vd.2D,Vn.4S,Vm.S[lane]"}, {"name": "vmlal_laneq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x4_t b", "int16x8_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["SMLAL"], "operands": "Vd.4S,Vn.4H,Vm.H[lane]"}, {"name": "vmlal_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x2_t b", "int32x4_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["SMLAL"], "operands": "Vd.2D,Vn.2S,Vm.S[lane]"}, {"name": "vmlal_laneq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint16x4_t b", "uint16x8_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["UMLAL"], "operands": "Vd.4S,Vn.4H,Vm.H[lane]"}, {"name": "vmlal_laneq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint32x2_t b", "uint32x4_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["UMLAL"], "operands": "Vd.2D,Vn.2S,Vm.S[lane]"}, {"name": "vmlal_high_laneq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x8_t b", "int16x8_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.8H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["SMLAL2"], "operands": "Vd.4S,Vn.8H,Vm.H[lane]"}, {"name": "vmlal_high_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x4_t b", "int32x4_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.4S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["SMLAL2"], "operands": "Vd.2D,Vn.4S,Vm.S[lane]"}, {"name": "vmlal_high_laneq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint16x8_t b", "uint16x8_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.8H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["UMLAL2"], "operands": "Vd.4S,Vn.8H,Vm.H[lane]"}, {"name": "vmlal_high_laneq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint32x4_t b", "uint32x4_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.4S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["UMLAL2"], "operands": "Vd.2D,Vn.4S,Vm.S[lane]"}, {"name": "vqdmlal_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x4_t b", "int16x4_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQDMLAL"], "operands": "Vd.4S,Vn.4H,Vm.H[lane]"}, {"name": "vqdmlal_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x2_t b", "int32x2_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQDMLAL"], "operands": "Vd.2D,Vn.2S,Vm.S[lane]"}, {"name": "vqdmlalh_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int32_t a", "int16_t b", "int16x4_t v", "const int lane"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sd"}, "b": {"register": "Hn"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00020", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQDMLAL"], "operands": "Sd,Hn,Vm.H[lane]"}, {"name": "vqdmlals_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["int64_t a", "int32_t b", "int32x2_t v", "const int lane"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dd"}, "b": {"register": "Sn"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00020", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQDMLAL"], "operands": "Dd,Sn,Vm.S[lane]"}, {"name": "vqdmlal_high_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x8_t b", "int16x4_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.8H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00020", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQDMLAL2"], "operands": "Vd.4S,Vn.8H,Vm.H[lane]"}, {"name": "vqdmlal_high_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x4_t b", "int32x2_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.4S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00020", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQDMLAL2"], "operands": "Vd.2D,Vn.4S,Vm.S[lane]"}, {"name": "vqdmlal_laneq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x4_t b", "int16x8_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00020", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQDMLAL"], "operands": "Vd.4S,Vn.4H,Vm.H[lane]"}, {"name": "vqdmlal_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x2_t b", "int32x4_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00020", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQDMLAL"], "operands": "Vd.2D,Vn.2S,Vm.S[lane]"}, {"name": "vqdmlalh_laneq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int32_t a", "int16_t b", "int16x8_t v", "const int lane"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sd"}, "b": {"register": "Hn"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00020", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQDMLAL"], "operands": "Sd,Hn,Vm.H[lane]"}, {"name": "vqdmlals_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["int64_t a", "int32_t b", "int32x4_t v", "const int lane"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dd"}, "b": {"register": "Sn"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00020", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQDMLAL"], "operands": "Dd,Sn,Vm.S[lane]"}, {"name": "vqdmlal_high_laneq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x8_t b", "int16x8_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.8H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00020", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQDMLAL2"], "operands": "Vd.4S,Vn.8H,Vm.H[lane]"}, {"name": "vqdmlal_high_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x4_t b", "int32x4_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.4S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00020", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQDMLAL2"], "operands": "Vd.2D,Vn.4S,Vm.S[lane]"}, {"name": "vmls_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b", "int16x4_t v", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-subtract by scalar", "base_instruction": ["MLS"], "operands": "Vd.4H,Vn.4H,Vm.H[lane]"}, {"name": "vmlsq_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b", "int16x4_t v", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-subtract by scalar", "base_instruction": ["MLS"], "operands": "Vd.8H,Vn.8H,Vm.H[lane]"}, {"name": "vmls_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b", "int32x2_t v", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-subtract by scalar", "base_instruction": ["MLS"], "operands": "Vd.2S,Vn.2S,Vm.S[lane]"}, {"name": "vmlsq_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b", "int32x2_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-subtract by scalar", "base_instruction": ["MLS"], "operands": "Vd.4S,Vn.4S,Vm.S[lane]"}, {"name": "vmls_lane_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b", "uint16x4_t v", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-subtract by scalar", "base_instruction": ["MLS"], "operands": "Vd.4H,Vn.4H,Vm.H[lane]"}, {"name": "vmlsq_lane_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b", "uint16x4_t v", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-subtract by scalar", "base_instruction": ["MLS"], "operands": "Vd.8H,Vn.8H,Vm.H[lane]"}, {"name": "vmls_lane_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b", "uint32x2_t v", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-subtract by scalar", "base_instruction": ["MLS"], "operands": "Vd.2S,Vn.2S,Vm.S[lane]"}, {"name": "vmlsq_lane_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b", "uint32x2_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-subtract by scalar", "base_instruction": ["MLS"], "operands": "Vd.4S,Vn.4S,Vm.S[lane]"}, {"name": "vmls_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b", "float32x2_t v", "const int lane"], "results": [{"N/A": "result"}], "Arguments_Preparation": {"a": {}, "b": {}, "v": {}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-subtract by scalar", "base_instruction": ["RESULT[I]"], "operands": "= a[i] - (b[i] * v[lane]) for i = 0 to 1"}, {"name": "vmlsq_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b", "float32x2_t v", "const int lane"], "results": [{"N/A": "result"}], "Arguments_Preparation": {"a": {}, "b": {}, "v": {}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-subtract by scalar", "base_instruction": ["RESULT[I]"], "operands": "= a[i] - (b[i] * v[lane]) for i = 0 to 3"}, {"name": "vmls_laneq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b", "int16x8_t v", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Scalar arithmetic|Vector multiply-subtract by scalar", "base_instruction": ["MLS"], "operands": "Vd.4H,Vn.4H,Vm.H[lane]"}, {"name": "vmlsq_laneq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b", "int16x8_t v", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Scalar arithmetic|Vector multiply-subtract by scalar", "base_instruction": ["MLS"], "operands": "Vd.8H,Vn.8H,Vm.H[lane]"}, {"name": "vmls_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b", "int32x4_t v", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Scalar arithmetic|Vector multiply-subtract by scalar", "base_instruction": ["MLS"], "operands": "Vd.2S,Vn.2S,Vm.S[lane]"}, {"name": "vmlsq_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b", "int32x4_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Scalar arithmetic|Vector multiply-subtract by scalar", "base_instruction": ["MLS"], "operands": "Vd.4S,Vn.4S,Vm.S[lane]"}, {"name": "vmls_laneq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b", "uint16x8_t v", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Scalar arithmetic|Vector multiply-subtract by scalar", "base_instruction": ["MLS"], "operands": "Vd.4H,Vn.4H,Vm.H[lane]"}, {"name": "vmlsq_laneq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b", "uint16x8_t v", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Scalar arithmetic|Vector multiply-subtract by scalar", "base_instruction": ["MLS"], "operands": "Vd.8H,Vn.8H,Vm.H[lane]"}, {"name": "vmls_laneq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b", "uint32x4_t v", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Scalar arithmetic|Vector multiply-subtract by scalar", "base_instruction": ["MLS"], "operands": "Vd.2S,Vn.2S,Vm.S[lane]"}, {"name": "vmlsq_laneq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b", "uint32x4_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00014", "instruction_group": "Scalar arithmetic|Vector multiply-subtract by scalar", "base_instruction": ["MLS"], "operands": "Vd.4S,Vn.4S,Vm.S[lane]"}, {"name": "vmls_laneq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b", "float32x4_t v", "const int lane"], "results": [{"N/A": "result"}], "Arguments_Preparation": {"a": {}, "b": {}, "v": {}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-subtract by scalar", "base_instruction": ["RESULT[I]"], "operands": "= a[i] - (b[i] * v[lane]) for i = 0 to 1"}, {"name": "vmlsq_laneq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b", "float32x4_t v", "const int lane"], "results": [{"N/A": "result"}], "Arguments_Preparation": {"a": {}, "b": {}, "v": {}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-subtract by scalar", "base_instruction": ["RESULT[I]"], "operands": "= a[i] - (b[i] * v[lane]) for i = 0 to 3"}, {"name": "vmlsl_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x4_t b", "int16x4_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-subtract by scalar", "base_instruction": ["SMLSL"], "operands": "Vd.4S,Vn.4H,Vm.H[lane]"}, {"name": "vmlsl_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x2_t b", "int32x2_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-subtract by scalar", "base_instruction": ["SMLSL"], "operands": "Vd.2D,Vn.2S,Vm.S[lane]"}, {"name": "vmlsl_lane_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint16x4_t b", "uint16x4_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-subtract by scalar", "base_instruction": ["UMLSL"], "operands": "Vd.4S,Vn.4H,Vm.H[lane]"}, {"name": "vmlsl_lane_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint32x2_t b", "uint32x2_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-subtract by scalar", "base_instruction": ["UMLSL"], "operands": "Vd.2D,Vn.2S,Vm.S[lane]"}, {"name": "vmlsl_high_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x8_t b", "int16x4_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.8H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Scalar arithmetic|Vector multiply-subtract by scalar", "base_instruction": ["SMLSL2"], "operands": "Vd.4S,Vn.8H,Vm.H[lane]"}, {"name": "vmlsl_high_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x4_t b", "int32x2_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.4S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Scalar arithmetic|Vector multiply-subtract by scalar", "base_instruction": ["SMLSL2"], "operands": "Vd.2D,Vn.4S,Vm.S[lane]"}, {"name": "vmlsl_high_lane_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint16x8_t b", "uint16x4_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.8H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Scalar arithmetic|Vector multiply-subtract by scalar", "base_instruction": ["UMLSL2"], "operands": "Vd.4S,Vn.8H,Vm.H[lane]"}, {"name": "vmlsl_high_lane_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint32x4_t b", "uint32x2_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.4S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Scalar arithmetic|Vector multiply-subtract by scalar", "base_instruction": ["UMLSL2"], "operands": "Vd.2D,Vn.4S,Vm.S[lane]"}, {"name": "vmlsl_laneq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x4_t b", "int16x8_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Scalar arithmetic|Vector multiply-subtract by scalar", "base_instruction": ["SMLSL"], "operands": "Vd.4S,Vn.4H,Vm.H[lane]"}, {"name": "vmlsl_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x2_t b", "int32x4_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Scalar arithmetic|Vector multiply-subtract by scalar", "base_instruction": ["SMLSL"], "operands": "Vd.2D,Vn.2S,Vm.S[lane]"}, {"name": "vmlsl_laneq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint16x4_t b", "uint16x8_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Scalar arithmetic|Vector multiply-subtract by scalar", "base_instruction": ["UMLSL"], "operands": "Vd.4S,Vn.4H,Vm.H[lane]"}, {"name": "vmlsl_laneq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint32x2_t b", "uint32x4_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Scalar arithmetic|Vector multiply-subtract by scalar", "base_instruction": ["UMLSL"], "operands": "Vd.2D,Vn.2S,Vm.S[lane]"}, {"name": "vmlsl_high_laneq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x8_t b", "int16x8_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.8H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Scalar arithmetic|Vector multiply-subtract by scalar", "base_instruction": ["SMLSL2"], "operands": "Vd.4S,Vn.8H,Vm.H[lane]"}, {"name": "vmlsl_high_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x4_t b", "int32x4_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.4S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Scalar arithmetic|Vector multiply-subtract by scalar", "base_instruction": ["SMLSL2"], "operands": "Vd.2D,Vn.4S,Vm.S[lane]"}, {"name": "vmlsl_high_laneq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint16x8_t b", "uint16x8_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.8H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Scalar arithmetic|Vector multiply-subtract by scalar", "base_instruction": ["UMLSL2"], "operands": "Vd.4S,Vn.8H,Vm.H[lane]"}, {"name": "vmlsl_high_laneq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint32x4_t b", "uint32x4_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.4S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Scalar arithmetic|Vector multiply-subtract by scalar", "base_instruction": ["UMLSL2"], "operands": "Vd.2D,Vn.4S,Vm.S[lane]"}, {"name": "vqdmlsl_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x4_t b", "int16x4_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQDMLSL"], "operands": "Vd.4S,Vn.4H,Vm.H[lane]"}, {"name": "vqdmlsl_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x2_t b", "int32x2_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQDMLSL"], "operands": "Vd.2D,Vn.2S,Vm.S[lane]"}, {"name": "vqdmlslh_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int32_t a", "int16_t b", "int16x4_t v", "const int lane"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sd"}, "b": {"register": "Hn"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00020", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQDMLSL"], "operands": "Sd,Hn,Vm.H[lane]"}, {"name": "vqdmlsls_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["int64_t a", "int32_t b", "int32x2_t v", "const int lane"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dd"}, "b": {"register": "Sn"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00020", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQDMLSL"], "operands": "Dd,Sn,Vm.S[lane]"}, {"name": "vqdmlsl_high_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x8_t b", "int16x4_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.8H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00020", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQDMLSL2"], "operands": "Vd.4S,Vn.8H,Vm.H[lane]"}, {"name": "vqdmlsl_high_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x4_t b", "int32x2_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.4S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00020", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQDMLSL2"], "operands": "Vd.2D,Vn.4S,Vm.S[lane]"}, {"name": "vqdmlsl_laneq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x4_t b", "int16x8_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00020", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQDMLSL"], "operands": "Vd.4S,Vn.4H,Vm.H[lane]"}, {"name": "vqdmlsl_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x2_t b", "int32x4_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00020", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQDMLSL"], "operands": "Vd.2D,Vn.2S,Vm.S[lane]"}, {"name": "vqdmlslh_laneq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int32_t a", "int16_t b", "int16x8_t v", "const int lane"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sd"}, "b": {"register": "Hn"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00020", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQDMLSL"], "operands": "Sd,Hn,Vm.H[lane]"}, {"name": "vqdmlsls_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["int64_t a", "int32_t b", "int32x4_t v", "const int lane"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dd"}, "b": {"register": "Sn"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00020", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQDMLSL"], "operands": "Dd,Sn,Vm.S[lane]"}, {"name": "vqdmlsl_high_laneq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x8_t b", "int16x8_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.8H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00020", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQDMLSL2"], "operands": "Vd.4S,Vn.8H,Vm.H[lane]"}, {"name": "vqdmlsl_high_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x4_t b", "int32x4_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.4S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00020", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQDMLSL2"], "operands": "Vd.2D,Vn.4S,Vm.S[lane]"}, {"name": "vmul_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["MUL"], "operands": "Vd.4H,Vn.4H,Vm.H[0]"}, {"name": "vmulq_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["MUL"], "operands": "Vd.8H,Vn.8H,Vm.H[0]"}, {"name": "vmul_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["MUL"], "operands": "Vd.2S,Vn.2S,Vm.S[0]"}, {"name": "vmulq_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["MUL"], "operands": "Vd.4S,Vn.4S,Vm.S[0]"}, {"name": "vmul_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["MUL"], "operands": "Vd.4H,Vn.4H,Vm.H[0]"}, {"name": "vmulq_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["MUL"], "operands": "Vd.8H,Vn.8H,Vm.H[0]"}, {"name": "vmul_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["MUL"], "operands": "Vd.2S,Vn.2S,Vm.S[0]"}, {"name": "vmulq_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["MUL"], "operands": "Vd.4S,Vn.4S,Vm.S[0]"}, {"name": "vmul_n_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["FMUL"], "operands": "Vd.2S,Vn.2S,Vm.S[0]"}, {"name": "vmulq_n_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["FMUL"], "operands": "Vd.4S,Vn.4S,Vm.S[0]"}, {"name": "vmul_n_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a", "float64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Vm.D[0]"}}, "Operation": "NeonOperationId_00011", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["FMUL"], "operands": "Dd,Dn,Vm.D[0]"}, {"name": "vmulq_n_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.D[0]"}}, "Operation": "NeonOperationId_00011", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["FMUL"], "operands": "Vd.2D,Vn.2D,Vm.D[0]"}, {"name": "vmul_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t v", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00010", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["MUL"], "operands": "Vd.4H,Vn.4H,Vm.H[lane]"}, {"name": "vmulq_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x4_t v", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00010", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["MUL"], "operands": "Vd.8H,Vn.8H,Vm.H[lane]"}, {"name": "vmul_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t v", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00010", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["MUL"], "operands": "Vd.2S,Vn.2S,Vm.S[lane]"}, {"name": "vmulq_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x2_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00010", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["MUL"], "operands": "Vd.4S,Vn.4S,Vm.S[lane]"}, {"name": "vmul_lane_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t v", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00010", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["MUL"], "operands": "Vd.4H,Vn.4H,Vm.H[lane]"}, {"name": "vmulq_lane_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x4_t v", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00010", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["MUL"], "operands": "Vd.8H,Vn.8H,Vm.H[lane]"}, {"name": "vmul_lane_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t v", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00010", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["MUL"], "operands": "Vd.2S,Vn.2S,Vm.S[lane]"}, {"name": "vmulq_lane_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x2_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00010", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["MUL"], "operands": "Vd.4S,Vn.4S,Vm.S[lane]"}, {"name": "vmul_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t v", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00011", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["FMUL"], "operands": "Vd.2S,Vn.2S,Vm.S[lane]"}, {"name": "vmulq_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x2_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00011", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["FMUL"], "operands": "Vd.4S,Vn.4S,Vm.S[lane]"}, {"name": "vmul_lane_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a", "float64x1_t v", "const int lane"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "v": {"register": "Vm.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00011", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["FMUL"], "operands": "Dd,Dn,Vm.D[lane]"}, {"name": "vmulq_lane_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x1_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "v": {"register": "Vm.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00011", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["FMUL"], "operands": "Vd.2D,Vn.2D,Vm.D[lane]"}, {"name": "vmuls_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["float32_t a", "float32x2_t v", "const int lane"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00011", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["FMUL"], "operands": "Sd,Sn,Vm.S[lane]"}, {"name": "vmuld_lane_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64_t"}, "arguments": ["float64_t a", "float64x1_t v", "const int lane"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "v": {"register": "Vm.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00011", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["FMUL"], "operands": "Dd,Dn,Vm.S[lane]"}, {"name": "vmul_laneq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x8_t v", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00010", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["MUL"], "operands": "Vd.4H,Vn.4H,Vm.H[lane]"}, {"name": "vmulq_laneq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t v", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00010", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["MUL"], "operands": "Vd.8H,Vn.8H,Vm.H[lane]"}, {"name": "vmul_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x4_t v", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00010", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["MUL"], "operands": "Vd.2S,Vn.2S,Vm.S[lane]"}, {"name": "vmulq_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00010", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["MUL"], "operands": "Vd.4S,Vn.4S,Vm.S[lane]"}, {"name": "vmul_laneq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x8_t v", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00010", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["MUL"], "operands": "Vd.4H,Vn.4H,Vm.H[lane]"}, {"name": "vmulq_laneq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t v", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00010", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["MUL"], "operands": "Vd.8H,Vn.8H,Vm.H[lane]"}, {"name": "vmul_laneq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x4_t v", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00010", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["MUL"], "operands": "Vd.2S,Vn.2S,Vm.S[lane]"}, {"name": "vmulq_laneq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00010", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["MUL"], "operands": "Vd.4S,Vn.4S,Vm.S[lane]"}, {"name": "vmul_laneq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x4_t v", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00011", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["FMUL"], "operands": "Vd.2S,Vn.2S,Vm.S[lane]"}, {"name": "vmulq_laneq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00011", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["FMUL"], "operands": "Vd.4S,Vn.4S,Vm.S[lane]"}, {"name": "vmul_laneq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a", "float64x2_t v", "const int lane"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "v": {"register": "Vm.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00011", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["FMUL"], "operands": "Dd,Dn,Vm.D[lane]"}, {"name": "vmulq_laneq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "v": {"register": "Vm.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00011", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["FMUL"], "operands": "Vd.2D,Vn.2D,Vm.D[lane]"}, {"name": "vmuls_laneq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["float32_t a", "float32x4_t v", "const int lane"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00011", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["FMUL"], "operands": "Sd,Sn,Vm.S[lane]"}, {"name": "vmuld_laneq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64_t"}, "arguments": ["float64_t a", "float64x2_t v", "const int lane"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "v": {"register": "Vm.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00011", "instruction_group": "Scalar arithmetic|Vector multiply by scalar", "base_instruction": ["FMUL"], "operands": "Dd,Dn,Vm.D[lane]"}, {"name": "vmull_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int16x4_t a", "int16_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply by scalar and widen", "base_instruction": ["SMULL"], "operands": "Vd.4S,Vn.4H,Vm.H[0]"}, {"name": "vmull_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int32x2_t a", "int32_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply by scalar and widen", "base_instruction": ["SMULL"], "operands": "Vd.2D,Vn.2S,Vm.S[0]"}, {"name": "vmull_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint16x4_t a", "uint16_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply by scalar and widen", "base_instruction": ["UMULL"], "operands": "Vd.4S,Vn.4H,Vm.H[0]"}, {"name": "vmull_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint32x2_t a", "uint32_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply by scalar and widen", "base_instruction": ["UMULL"], "operands": "Vd.2D,Vn.2S,Vm.S[0]"}, {"name": "vmull_high_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int16x8_t a", "int16_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00021", "instruction_group": "Scalar arithmetic|Vector multiply by scalar and widen", "base_instruction": ["SMULL2"], "operands": "Vd.4S,Vn.8H,Vm.H[0]"}, {"name": "vmull_high_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int32x4_t a", "int32_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00021", "instruction_group": "Scalar arithmetic|Vector multiply by scalar and widen", "base_instruction": ["SMULL2"], "operands": "Vd.2D,Vn.4S,Vm.S[0]"}, {"name": "vmull_high_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint16x8_t a", "uint16_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00021", "instruction_group": "Scalar arithmetic|Vector multiply by scalar and widen", "base_instruction": ["UMULL2"], "operands": "Vd.4S,Vn.8H,Vm.H[0]"}, {"name": "vmull_high_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint32x4_t a", "uint32_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00021", "instruction_group": "Scalar arithmetic|Vector multiply by scalar and widen", "base_instruction": ["UMULL2"], "operands": "Vd.2D,Vn.4S,Vm.S[0]"}, {"name": "vmull_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int16x4_t a", "int16x4_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply by scalar and widen", "base_instruction": ["SMULL"], "operands": "Vd.4S,Vn.4H,Vm.H[lane]"}, {"name": "vmull_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int32x2_t a", "int32x2_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply by scalar and widen", "base_instruction": ["SMULL"], "operands": "Vd.2D,Vn.2S,Vm.S[lane]"}, {"name": "vmull_lane_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply by scalar and widen", "base_instruction": ["UMULL"], "operands": "Vd.4S,Vn.4H,Vm.H[lane]"}, {"name": "vmull_lane_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply by scalar and widen", "base_instruction": ["UMULL"], "operands": "Vd.2D,Vn.2S,Vm.S[lane]"}, {"name": "vmull_high_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int16x8_t a", "int16x4_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00021", "instruction_group": "Scalar arithmetic|Vector multiply by scalar and widen", "base_instruction": ["SMULL2"], "operands": "Vd.4S,Vn.8H,Vm.H[lane]"}, {"name": "vmull_high_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int32x4_t a", "int32x2_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00021", "instruction_group": "Scalar arithmetic|Vector multiply by scalar and widen", "base_instruction": ["SMULL2"], "operands": "Vd.2D,Vn.4S,Vm.S[lane]"}, {"name": "vmull_high_lane_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint16x8_t a", "uint16x4_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00021", "instruction_group": "Scalar arithmetic|Vector multiply by scalar and widen", "base_instruction": ["UMULL2"], "operands": "Vd.4S,Vn.8H,Vm.H[lane]"}, {"name": "vmull_high_lane_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint32x4_t a", "uint32x2_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00021", "instruction_group": "Scalar arithmetic|Vector multiply by scalar and widen", "base_instruction": ["UMULL2"], "operands": "Vd.2D,Vn.4S,Vm.S[lane]"}, {"name": "vmull_laneq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int16x4_t a", "int16x8_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00021", "instruction_group": "Scalar arithmetic|Vector multiply by scalar and widen", "base_instruction": ["SMULL"], "operands": "Vd.4S,Vn.4H,Vm.H[lane]"}, {"name": "vmull_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int32x2_t a", "int32x4_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00021", "instruction_group": "Scalar arithmetic|Vector multiply by scalar and widen", "base_instruction": ["SMULL"], "operands": "Vd.2D,Vn.2S,Vm.S[lane]"}, {"name": "vmull_laneq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint16x4_t a", "uint16x8_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00021", "instruction_group": "Scalar arithmetic|Vector multiply by scalar and widen", "base_instruction": ["UMULL"], "operands": "Vd.4S,Vn.4H,Vm.H[lane]"}, {"name": "vmull_laneq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint32x2_t a", "uint32x4_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00021", "instruction_group": "Scalar arithmetic|Vector multiply by scalar and widen", "base_instruction": ["UMULL"], "operands": "Vd.2D,Vn.2S,Vm.S[lane]"}, {"name": "vmull_high_laneq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int16x8_t a", "int16x8_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00021", "instruction_group": "Scalar arithmetic|Vector multiply by scalar and widen", "base_instruction": ["SMULL2"], "operands": "Vd.4S,Vn.8H,Vm.H[lane]"}, {"name": "vmull_high_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int32x4_t a", "int32x4_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00021", "instruction_group": "Scalar arithmetic|Vector multiply by scalar and widen", "base_instruction": ["SMULL2"], "operands": "Vd.2D,Vn.4S,Vm.S[lane]"}, {"name": "vmull_high_laneq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint16x8_t a", "uint16x8_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00021", "instruction_group": "Scalar arithmetic|Vector multiply by scalar and widen", "base_instruction": ["UMULL2"], "operands": "Vd.4S,Vn.8H,Vm.H[lane]"}, {"name": "vmull_high_laneq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint32x4_t a", "uint32x4_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00021", "instruction_group": "Scalar arithmetic|Vector multiply by scalar and widen", "base_instruction": ["UMULL2"], "operands": "Vd.2D,Vn.4S,Vm.S[lane]"}, {"name": "vqdmull_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int16x4_t a", "int16_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQDMULL"], "operands": "Vd.4S,Vn.4H,Vm.H[0]"}, {"name": "vqdmull_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int32x2_t a", "int32_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQDMULL"], "operands": "Vd.2D,Vn.2S,Vm.S[0]"}, {"name": "vqdmull_high_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int16x8_t a", "int16_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00023", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQDMULL2"], "operands": "Vd.4S,Vn.8H,Vm.H[0]"}, {"name": "vqdmull_high_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int32x4_t a", "int32_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00023", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQDMULL2"], "operands": "Vd.2D,Vn.4S,Vm.S[0]"}, {"name": "vqdmull_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int16x4_t a", "int16x4_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQDMULL"], "operands": "Vd.4S,Vn.4H,Vm.H[lane]"}, {"name": "vqdmull_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int32x2_t a", "int32x2_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQDMULL"], "operands": "Vd.2D,Vn.2S,Vm.S[lane]"}, {"name": "vqdmullh_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int16_t a", "int16x4_t v", "const int lane"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00023", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQDMULL"], "operands": "Sd,Hn,Vm.H[lane]"}, {"name": "vqdmulls_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["int32_t a", "int32x2_t v", "const int lane"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00023", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQDMULL"], "operands": "Dd,Sn,Vm.S[lane]"}, {"name": "vqdmull_high_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int16x8_t a", "int16x4_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00023", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQDMULL2"], "operands": "Vd.4S,Vn.8H,Vm.H[lane]"}, {"name": "vqdmull_high_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int32x4_t a", "int32x2_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00023", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQDMULL2"], "operands": "Vd.2D,Vn.4S,Vm.S[lane]"}, {"name": "vqdmull_laneq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int16x4_t a", "int16x8_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00023", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQDMULL"], "operands": "Vd.4S,Vn.4H,Vm.H[lane]"}, {"name": "vqdmull_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int32x2_t a", "int32x4_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00023", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQDMULL"], "operands": "Vd.2D,Vn.2S,Vm.S[lane]"}, {"name": "vqdmullh_laneq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int16_t a", "int16x8_t v", "const int lane"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00023", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQDMULL"], "operands": "Sd,Hn,Vm.H[lane]"}, {"name": "vqdmulls_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["int32_t a", "int32x4_t v", "const int lane"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00023", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQDMULL"], "operands": "Dd,Sn,Vm.S[lane]"}, {"name": "vqdmull_high_laneq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int16x8_t a", "int16x8_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00023", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQDMULL2"], "operands": "Vd.4S,Vn.8H,Vm.H[lane]"}, {"name": "vqdmull_high_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int32x4_t a", "int32x4_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00023", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQDMULL2"], "operands": "Vd.2D,Vn.4S,Vm.S[lane]"}, {"name": "vqdmulh_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQDMULH"], "operands": "Vd.4H,Vn.4H,Vm.H[0]"}, {"name": "vqdmulhq_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQDMULH"], "operands": "Vd.8H,Vn.8H,Vm.H[0]"}, {"name": "vqdmulh_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQDMULH"], "operands": "Vd.2S,Vn.2S,Vm.S[0]"}, {"name": "vqdmulhq_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQDMULH"], "operands": "Vd.4S,Vn.4S,Vm.S[0]"}, {"name": "vqdmulh_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t v", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQDMULH"], "operands": "Vd.4H,Vn.4H,Vm.H[lane]"}, {"name": "vqdmulhq_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x4_t v", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQDMULH"], "operands": "Vd.8H,Vn.8H,Vm.H[lane]"}, {"name": "vqdmulh_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t v", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQDMULH"], "operands": "Vd.2S,Vn.2S,Vm.S[lane]"}, {"name": "vqdmulhq_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x2_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQDMULH"], "operands": "Vd.4S,Vn.4S,Vm.S[lane]"}, {"name": "vqdmulhh_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["int16_t a", "int16x4_t v", "const int lane"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00019", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQDMULH"], "operands": "Hd,Hn,Vm.H[lane]"}, {"name": "vqdmulhs_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int32_t a", "int32x2_t v", "const int lane"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00019", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQDMULH"], "operands": "Sd,Sn,Vm.H[lane]"}, {"name": "vqdmulh_laneq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x8_t v", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00019", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQDMULH"], "operands": "Vd.4H,Vn.4H,Vm.H[lane]"}, {"name": "vqdmulhq_laneq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t v", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00019", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQDMULH"], "operands": "Vd.8H,Vn.8H,Vm.H[lane]"}, {"name": "vqdmulh_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x4_t v", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00019", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQDMULH"], "operands": "Vd.2S,Vn.2S,Vm.S[lane]"}, {"name": "vqdmulhq_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00019", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQDMULH"], "operands": "Vd.4S,Vn.4S,Vm.S[lane]"}, {"name": "vqdmulhh_laneq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["int16_t a", "int16x8_t v", "const int lane"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00019", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQDMULH"], "operands": "Hd,Hn,Vm.H[lane]"}, {"name": "vqdmulhs_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int32_t a", "int32x4_t v", "const int lane"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00019", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQDMULH"], "operands": "Sd,Sn,Vm.H[lane]"}, {"name": "vqrdmulh_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQRDMULH"], "operands": "Vd.4H,Vn.4H,Vm.H[0]"}, {"name": "vqrdmulhq_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQRDMULH"], "operands": "Vd.8H,Vn.8H,Vm.H[0]"}, {"name": "vqrdmulh_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQRDMULH"], "operands": "Vd.2S,Vn.2S,Vm.S[0]"}, {"name": "vqrdmulhq_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQRDMULH"], "operands": "Vd.4S,Vn.4S,Vm.S[0]"}, {"name": "vqrdmulh_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t v", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQRDMULH"], "operands": "Vd.4H,Vn.4H,Vm.H[lane]"}, {"name": "vqrdmulhq_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x4_t v", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQRDMULH"], "operands": "Vd.8H,Vn.8H,Vm.H[lane]"}, {"name": "vqrdmulh_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t v", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQRDMULH"], "operands": "Vd.2S,Vn.2S,Vm.S[lane]"}, {"name": "vqrdmulhq_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x2_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQRDMULH"], "operands": "Vd.4S,Vn.4S,Vm.S[lane]"}, {"name": "vqrdmulhh_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["int16_t a", "int16x4_t v", "const int lane"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00019", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQRDMULH"], "operands": "Hd,Hn,Vm.H[lane]"}, {"name": "vqrdmulhs_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int32_t a", "int32x2_t v", "const int lane"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00019", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQRDMULH"], "operands": "Sd,Sn,Vm.S[lane]"}, {"name": "vqrdmulh_laneq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x8_t v", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00019", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQRDMULH"], "operands": "Vd.4H,Vn.4H,Vm.H[lane]"}, {"name": "vqrdmulhq_laneq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t v", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00019", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQRDMULH"], "operands": "Vd.8H,Vn.8H,Vm.H[lane]"}, {"name": "vqrdmulh_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x4_t v", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00019", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQRDMULH"], "operands": "Vd.2S,Vn.2S,Vm.S[lane]"}, {"name": "vqrdmulhq_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00019", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQRDMULH"], "operands": "Vd.4S,Vn.4S,Vm.S[lane]"}, {"name": "vqrdmulhh_laneq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["int16_t a", "int16x8_t v", "const int lane"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00019", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQRDMULH"], "operands": "Hd,Hn,Vm.H[lane]"}, {"name": "vqrdmulhs_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int32_t a", "int32x4_t v", "const int lane"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00019", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply by scalar and widen", "base_instruction": ["SQRDMULH"], "operands": "Sd,Sn,Vm.S[lane]"}, {"name": "vmla_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b", "int16_t c"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "c": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["MLA"], "operands": "Vd.4H,Vn.4H,Vm.H[0]"}, {"name": "vmlaq_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b", "int16_t c"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}, "c": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["MLA"], "operands": "Vd.8H,Vn.8H,Vm.H[0]"}, {"name": "vmla_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b", "int32_t c"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "c": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["MLA"], "operands": "Vd.2S,Vn.2S,Vm.S[0]"}, {"name": "vmlaq_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b", "int32_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}, "c": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["MLA"], "operands": "Vd.4S,Vn.4S,Vm.S[0]"}, {"name": "vmla_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b", "uint16_t c"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "c": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["MLA"], "operands": "Vd.4H,Vn.4H,Vm.H[0]"}, {"name": "vmlaq_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b", "uint16_t c"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}, "c": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["MLA"], "operands": "Vd.8H,Vn.8H,Vm.H[0]"}, {"name": "vmla_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b", "uint32_t c"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "c": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["MLA"], "operands": "Vd.2S,Vn.2S,Vm.S[0]"}, {"name": "vmlaq_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b", "uint32_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}, "c": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["MLA"], "operands": "Vd.4S,Vn.4S,Vm.S[0]"}, {"name": "vmla_n_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b", "float32_t c"], "results": [{"N/A": "result"}], "Arguments_Preparation": {"a": {"register": "N/A"}, "b": {"register": "N/A"}, "c": {"register": "N/A"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["RESULT[I]"], "operands": "= a[i] + (b[i] * c) for i = 0 to 1"}, {"name": "vmlaq_n_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b", "float32_t c"], "results": [{"N/A": "result"}], "Arguments_Preparation": {"a": {"register": "N/A"}, "b": {"register": "N/A"}, "c": {"register": "N/A"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["RESULT[I]"], "operands": "= a[i] + (b[i] * c) for i = 0 to 3"}, {"name": "vmlal_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x4_t b", "int16_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4H"}, "c": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar and widen", "base_instruction": ["SMLAL"], "operands": "Vd.4S,Vn.4H,Vm.H[0]"}, {"name": "vmlal_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x2_t b", "int32_t c"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2S"}, "c": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar and widen", "base_instruction": ["SMLAL"], "operands": "Vd.2D,Vn.2S,Vm.S[0]"}, {"name": "vmlal_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint16x4_t b", "uint16_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4H"}, "c": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar and widen", "base_instruction": ["UMLAL"], "operands": "Vd.4S,Vn.4H,Vm.H[0]"}, {"name": "vmlal_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint32x2_t b", "uint32_t c"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2S"}, "c": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar and widen", "base_instruction": ["UMLAL"], "operands": "Vd.2D,Vn.2S,Vm.S[0]"}, {"name": "vmlal_high_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x8_t b", "int16_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.8H"}, "c": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar and widen", "base_instruction": ["SMLAL2"], "operands": "Vd.4S,Vn.8H,Vm.H[0]"}, {"name": "vmlal_high_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x4_t b", "int32_t c"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.4S"}, "c": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar and widen", "base_instruction": ["SMLAL2"], "operands": "Vd.2D,Vn.4S,Vm.S[0]"}, {"name": "vmlal_high_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint16x8_t b", "uint16_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.8H"}, "c": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar and widen", "base_instruction": ["UMLAL2"], "operands": "Vd.4S,Vn.8H,Vm.H[0]"}, {"name": "vmlal_high_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint32x4_t b", "uint32_t c"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.4S"}, "c": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar and widen", "base_instruction": ["UMLAL2"], "operands": "Vd.2D,Vn.4S,Vm.S[0]"}, {"name": "vqdmlal_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x4_t b", "int16_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4H"}, "c": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate by scalar and widen", "base_instruction": ["SQDMLAL"], "operands": "Vd.4S,Vn.4H,Vm.H[0]"}, {"name": "vqdmlal_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x2_t b", "int32_t c"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2S"}, "c": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate by scalar and widen", "base_instruction": ["SQDMLAL"], "operands": "Vd.2D,Vn.2S,Vm.S[0]"}, {"name": "vqdmlal_high_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x8_t b", "int16_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.8H"}, "c": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00020", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate by scalar and widen", "base_instruction": ["SQDMLAL2"], "operands": "Vd.4S,Vn.8H,Vm.H[0]"}, {"name": "vqdmlal_high_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x4_t b", "int32_t c"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.4S"}, "c": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00020", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate by scalar and widen", "base_instruction": ["SQDMLAL2"], "operands": "Vd.2D,Vn.4S,Vm.S[0]"}, {"name": "vmls_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b", "int16_t c"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "c": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar and widen", "base_instruction": ["MLS"], "operands": "Vd.4H,Vn.4H,Vm.H[0]"}, {"name": "vmlsq_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b", "int16_t c"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}, "c": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar and widen", "base_instruction": ["MLS"], "operands": "Vd.8H,Vn.8H,Vm.H[0]"}, {"name": "vmls_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b", "int32_t c"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "c": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar and widen", "base_instruction": ["MLS"], "operands": "Vd.2S,Vn.2S,Vm.S[0]"}, {"name": "vmlsq_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b", "int32_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}, "c": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar and widen", "base_instruction": ["MLS"], "operands": "Vd.4S,Vn.4S,Vm.S[0]"}, {"name": "vmls_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b", "uint16_t c"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "c": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar and widen", "base_instruction": ["MLS"], "operands": "Vd.4H,Vn.4H,Vm.H[0]"}, {"name": "vmlsq_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b", "uint16_t c"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}, "c": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar and widen", "base_instruction": ["MLS"], "operands": "Vd.8H,Vn.8H,Vm.H[0]"}, {"name": "vmls_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b", "uint32_t c"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "c": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar and widen", "base_instruction": ["MLS"], "operands": "Vd.2S,Vn.2S,Vm.S[0]"}, {"name": "vmlsq_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b", "uint32_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}, "c": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar and widen", "base_instruction": ["MLS"], "operands": "Vd.4S,Vn.4S,Vm.S[0]"}, {"name": "vmls_n_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b", "float32_t c"], "results": [{"N/A": "result"}], "Arguments_Preparation": {"a": {"register": "N/A"}, "b": {"register": "N/A"}, "c": {"register": "N/A"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar and widen", "base_instruction": ["RESULT[I]"], "operands": "= a[i] - (b[i] * c) for i = 0 to 1"}, {"name": "vmlsq_n_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b", "float32_t c"], "results": [{"N/A": "result"}], "Arguments_Preparation": {"a": {"register": "N/A"}, "b": {"register": "N/A"}, "c": {"register": "N/A"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar and widen", "base_instruction": ["RESULT[I]"], "operands": "= a[i] - (b[i] * c) for i = 0 to 3"}, {"name": "vmlsl_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x4_t b", "int16_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4H"}, "c": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar and widen", "base_instruction": ["SMLSL"], "operands": "Vd.4S,Vn.4H,Vm.H[0]"}, {"name": "vmlsl_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x2_t b", "int32_t c"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2S"}, "c": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar and widen", "base_instruction": ["SMLSL"], "operands": "Vd.2D,Vn.2S,Vm.S[0]"}, {"name": "vmlsl_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint16x4_t b", "uint16_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4H"}, "c": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar and widen", "base_instruction": ["UMLSL"], "operands": "Vd.4S,Vn.4H,Vm.H[0]"}, {"name": "vmlsl_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint32x2_t b", "uint32_t c"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2S"}, "c": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar and widen", "base_instruction": ["UMLSL"], "operands": "Vd.2D,Vn.2S,Vm.S[0]"}, {"name": "vmlsl_high_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x8_t b", "int16_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.8H"}, "c": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar and widen", "base_instruction": ["SMLSL2"], "operands": "Vd.4S,Vn.8H,Vm.H[0]"}, {"name": "vmlsl_high_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x4_t b", "int32_t c"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.4S"}, "c": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar and widen", "base_instruction": ["SMLSL2"], "operands": "Vd.2D,Vn.4S,Vm.S[0]"}, {"name": "vmlsl_high_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint16x8_t b", "uint16_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.8H"}, "c": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar and widen", "base_instruction": ["UMLSL2"], "operands": "Vd.4S,Vn.8H,Vm.H[0]"}, {"name": "vmlsl_high_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint32x4_t b", "uint32_t c"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.4S"}, "c": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00016", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar and widen", "base_instruction": ["UMLSL2"], "operands": "Vd.2D,Vn.4S,Vm.S[0]"}, {"name": "vqdmlsl_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x4_t b", "int16_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4H"}, "c": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate by scalar and widen", "base_instruction": ["SQDMLSL"], "operands": "Vd.4S,Vn.4H,Vm.H[0]"}, {"name": "vqdmlsl_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x2_t b", "int32_t c"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2S"}, "c": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate by scalar and widen", "base_instruction": ["SQDMLSL"], "operands": "Vd.2D,Vn.2S,Vm.S[0]"}, {"name": "vqdmlsl_high_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x8_t b", "int16_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.8H"}, "c": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00020", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate by scalar and widen", "base_instruction": ["SQDMLSL2"], "operands": "Vd.4S,Vn.8H,Vm.H[0]"}, {"name": "vqdmlsl_high_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x4_t b", "int32_t c"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.4S"}, "c": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00020", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate by scalar and widen", "base_instruction": ["SQDMLSL2"], "operands": "Vd.2D,Vn.4S,Vm.S[0]"}, {"name": "vabs_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00058", "instruction_group": "Vector arithmetic|Absolute|Absolute value", "base_instruction": ["ABS"], "operands": "Vd.8B,Vn.8B"}, {"name": "vabsq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00058", "instruction_group": "Vector arithmetic|Absolute|Absolute value", "base_instruction": ["ABS"], "operands": "Vd.16B,Vn.16B"}, {"name": "vabs_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00058", "instruction_group": "Vector arithmetic|Absolute|Absolute value", "base_instruction": ["ABS"], "operands": "Vd.4H,Vn.4H"}, {"name": "vabsq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00058", "instruction_group": "Vector arithmetic|Absolute|Absolute value", "base_instruction": ["ABS"], "operands": "Vd.8H,Vn.8H"}, {"name": "vabs_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00058", "instruction_group": "Vector arithmetic|Absolute|Absolute value", "base_instruction": ["ABS"], "operands": "Vd.2S,Vn.2S"}, {"name": "vabsq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00058", "instruction_group": "Vector arithmetic|Absolute|Absolute value", "base_instruction": ["ABS"], "operands": "Vd.4S,Vn.4S"}, {"name": "vabs_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00059", "instruction_group": "Vector arithmetic|Absolute|Absolute value", "base_instruction": ["FABS"], "operands": "Vd.2S,Vn.2S"}, {"name": "vabsq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00059", "instruction_group": "Vector arithmetic|Absolute|Absolute value", "base_instruction": ["FABS"], "operands": "Vd.4S,Vn.4S"}, {"name": "vabs_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00058", "instruction_group": "Vector arithmetic|Absolute|Absolute value", "base_instruction": ["ABS"], "operands": "Dd,Dn"}, {"name": "vabsd_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["int64_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00058", "instruction_group": "Vector arithmetic|Absolute|Absolute value", "base_instruction": ["ABS"], "operands": "Dd,Dn"}, {"name": "vabsq_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00058", "instruction_group": "Vector arithmetic|Absolute|Absolute value", "base_instruction": ["ABS"], "operands": "Vd.2D,Vn.2D"}, {"name": "vabs_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00059", "instruction_group": "Vector arithmetic|Absolute|Absolute value", "base_instruction": ["FABS"], "operands": "Dd,Dn"}, {"name": "vabsq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00059", "instruction_group": "Vector arithmetic|Absolute|Absolute value", "base_instruction": ["FABS"], "operands": "Vd.2D,Vn.2D"}, {"name": "vqabs_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00060", "instruction_group": "Vector arithmetic|Absolute|Saturating absolute value", "base_instruction": ["SQABS"], "operands": "Vd.8B,Vn.8B"}, {"name": "vqabsq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00060", "instruction_group": "Vector arithmetic|Absolute|Saturating absolute value", "base_instruction": ["SQABS"], "operands": "Vd.16B,Vn.16B"}, {"name": "vqabs_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00060", "instruction_group": "Vector arithmetic|Absolute|Saturating absolute value", "base_instruction": ["SQABS"], "operands": "Vd.4H,Vn.4H"}, {"name": "vqabsq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00060", "instruction_group": "Vector arithmetic|Absolute|Saturating absolute value", "base_instruction": ["SQABS"], "operands": "Vd.8H,Vn.8H"}, {"name": "vqabs_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00060", "instruction_group": "Vector arithmetic|Absolute|Saturating absolute value", "base_instruction": ["SQABS"], "operands": "Vd.2S,Vn.2S"}, {"name": "vqabsq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00060", "instruction_group": "Vector arithmetic|Absolute|Saturating absolute value", "base_instruction": ["SQABS"], "operands": "Vd.4S,Vn.4S"}, {"name": "vqabs_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00060", "instruction_group": "Vector arithmetic|Absolute|Saturating absolute value", "base_instruction": ["SQABS"], "operands": "Dd,Dn"}, {"name": "vqabsq_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00060", "instruction_group": "Vector arithmetic|Absolute|Saturating absolute value", "base_instruction": ["SQABS"], "operands": "Vd.2D,Vn.2D"}, {"name": "vqabsb_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8_t"}, "arguments": ["int8_t a"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"a": {"register": "Bn"}}, "Operation": "NeonOperationId_00060", "instruction_group": "Vector arithmetic|Absolute|Saturating absolute value", "base_instruction": ["SQABS"], "operands": "Bd,Bn"}, {"name": "vqabsh_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["int16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00060", "instruction_group": "Vector arithmetic|Absolute|Saturating absolute value", "base_instruction": ["SQABS"], "operands": "Hd,Hn"}, {"name": "vqabss_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int32_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}}, "Operation": "NeonOperationId_00060", "instruction_group": "Vector arithmetic|Absolute|Saturating absolute value", "base_instruction": ["SQABS"], "operands": "Sd,Sn"}, {"name": "vqabsd_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["int64_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00060", "instruction_group": "Vector arithmetic|Absolute|Saturating absolute value", "base_instruction": ["SQABS"], "operands": "Dd,Dn"}, {"name": "vneg_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00058", "instruction_group": "Logical|Negate", "base_instruction": ["NEG"], "operands": "Vd.8B,Vn.8B"}, {"name": "vnegq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00058", "instruction_group": "Logical|Negate", "base_instruction": ["NEG"], "operands": "Vd.16B,Vn.16B"}, {"name": "vneg_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00058", "instruction_group": "Logical|Negate", "base_instruction": ["NEG"], "operands": "Vd.4H,Vn.4H"}, {"name": "vnegq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00058", "instruction_group": "Logical|Negate", "base_instruction": ["NEG"], "operands": "Vd.8H,Vn.8H"}, {"name": "vneg_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00058", "instruction_group": "Logical|Negate", "base_instruction": ["NEG"], "operands": "Vd.2S,Vn.2S"}, {"name": "vnegq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00058", "instruction_group": "Logical|Negate", "base_instruction": ["NEG"], "operands": "Vd.4S,Vn.4S"}, {"name": "vneg_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00059", "instruction_group": "Logical|Negate", "base_instruction": ["FNEG"], "operands": "Vd.2S,Vn.2S"}, {"name": "vnegq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00059", "instruction_group": "Logical|Negate", "base_instruction": ["FNEG"], "operands": "Vd.4S,Vn.4S"}, {"name": "vneg_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00058", "instruction_group": "Logical|Negate", "base_instruction": ["NEG"], "operands": "Dd,Dn"}, {"name": "vnegd_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["int64_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00058", "instruction_group": "Logical|Negate", "base_instruction": ["NEG"], "operands": "Dd,Dn"}, {"name": "vnegq_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00058", "instruction_group": "Logical|Negate", "base_instruction": ["NEG"], "operands": "Vd.2D,Vn.2D"}, {"name": "vneg_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00059", "instruction_group": "Logical|Negate", "base_instruction": ["FNEG"], "operands": "Dd,Dn"}, {"name": "vnegq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00059", "instruction_group": "Logical|Negate", "base_instruction": ["FNEG"], "operands": "Vd.2D,Vn.2D"}, {"name": "vqneg_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00060", "instruction_group": "Logical|Saturating Negate", "base_instruction": ["SQNEG"], "operands": "Vd.8B,Vn.8B"}, {"name": "vqnegq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00060", "instruction_group": "Logical|Saturating Negate", "base_instruction": ["SQNEG"], "operands": "Vd.16B,Vn.16B"}, {"name": "vqneg_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00060", "instruction_group": "Logical|Saturating Negate", "base_instruction": ["SQNEG"], "operands": "Vd.4H,Vn.4H"}, {"name": "vqnegq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00060", "instruction_group": "Logical|Saturating Negate", "base_instruction": ["SQNEG"], "operands": "Vd.8H,Vn.8H"}, {"name": "vqneg_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00060", "instruction_group": "Logical|Saturating Negate", "base_instruction": ["SQNEG"], "operands": "Vd.2S,Vn.2S"}, {"name": "vqnegq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00060", "instruction_group": "Logical|Saturating Negate", "base_instruction": ["SQNEG"], "operands": "Vd.4S,Vn.4S"}, {"name": "vqneg_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00060", "instruction_group": "Logical|Saturating Negate", "base_instruction": ["SQNEG"], "operands": "Dd,Dn"}, {"name": "vqnegq_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00060", "instruction_group": "Logical|Saturating Negate", "base_instruction": ["SQNEG"], "operands": "Vd.2D,Vn.2D"}, {"name": "vqnegb_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8_t"}, "arguments": ["int8_t a"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"a": {"register": "Bn"}}, "Operation": "NeonOperationId_00060", "instruction_group": "Logical|Saturating Negate", "base_instruction": ["SQNEG"], "operands": "Bd,Bn"}, {"name": "vqnegh_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["int16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00060", "instruction_group": "Logical|Saturating Negate", "base_instruction": ["SQNEG"], "operands": "Hd,Hn"}, {"name": "vqnegs_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int32_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}}, "Operation": "NeonOperationId_00060", "instruction_group": "Logical|Saturating Negate", "base_instruction": ["SQNEG"], "operands": "Sd,Sn"}, {"name": "vqnegd_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["int64_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00060", "instruction_group": "Logical|Saturating Negate", "base_instruction": ["SQNEG"], "operands": "Dd,Dn"}, {"name": "vcls_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00061", "instruction_group": "Bit manipulation|Count leading sign bits", "base_instruction": ["CLS"], "operands": "Vd.8B,Vn.8B"}, {"name": "vclsq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00061", "instruction_group": "Bit manipulation|Count leading sign bits", "base_instruction": ["CLS"], "operands": "Vd.16B,Vn.16B"}, {"name": "vcls_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00061", "instruction_group": "Bit manipulation|Count leading sign bits", "base_instruction": ["CLS"], "operands": "Vd.4H,Vn.4H"}, {"name": "vclsq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00061", "instruction_group": "Bit manipulation|Count leading sign bits", "base_instruction": ["CLS"], "operands": "Vd.8H,Vn.8H"}, {"name": "vcls_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00061", "instruction_group": "Bit manipulation|Count leading sign bits", "base_instruction": ["CLS"], "operands": "Vd.2S,Vn.2S"}, {"name": "vclsq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00061", "instruction_group": "Bit manipulation|Count leading sign bits", "base_instruction": ["CLS"], "operands": "Vd.4S,Vn.4S"}, {"name": "vcls_u8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["uint8x8_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00061", "instruction_group": "Bit manipulation|Count leading sign bits", "base_instruction": ["CLS"], "operands": "Vd.8B,Vn.8B"}, {"name": "vclsq_u8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["uint8x16_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00061", "instruction_group": "Bit manipulation|Count leading sign bits", "base_instruction": ["CLS"], "operands": "Vd.16B,Vn.16B"}, {"name": "vcls_u16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["uint16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00061", "instruction_group": "Bit manipulation|Count leading sign bits", "base_instruction": ["CLS"], "operands": "Vd.4H,Vn.4H"}, {"name": "vclsq_u16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["uint16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00061", "instruction_group": "Bit manipulation|Count leading sign bits", "base_instruction": ["CLS"], "operands": "Vd.8H,Vn.8H"}, {"name": "vcls_u32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["uint32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00061", "instruction_group": "Bit manipulation|Count leading sign bits", "base_instruction": ["CLS"], "operands": "Vd.2S,Vn.2S"}, {"name": "vclsq_u32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["uint32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00061", "instruction_group": "Bit manipulation|Count leading sign bits", "base_instruction": ["CLS"], "operands": "Vd.4S,Vn.4S"}, {"name": "vclz_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00061", "instruction_group": "Bit manipulation|Count leading zeros", "base_instruction": ["CLZ"], "operands": "Vd.8B,Vn.8B"}, {"name": "vclzq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00061", "instruction_group": "Bit manipulation|Count leading zeros", "base_instruction": ["CLZ"], "operands": "Vd.16B,Vn.16B"}, {"name": "vclz_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00061", "instruction_group": "Bit manipulation|Count leading zeros", "base_instruction": ["CLZ"], "operands": "Vd.4H,Vn.4H"}, {"name": "vclzq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00061", "instruction_group": "Bit manipulation|Count leading zeros", "base_instruction": ["CLZ"], "operands": "Vd.8H,Vn.8H"}, {"name": "vclz_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00061", "instruction_group": "Bit manipulation|Count leading zeros", "base_instruction": ["CLZ"], "operands": "Vd.2S,Vn.2S"}, {"name": "vclzq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00061", "instruction_group": "Bit manipulation|Count leading zeros", "base_instruction": ["CLZ"], "operands": "Vd.4S,Vn.4S"}, {"name": "vclz_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00061", "instruction_group": "Bit manipulation|Count leading zeros", "base_instruction": ["CLZ"], "operands": "Vd.8B,Vn.8B"}, {"name": "vclzq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00061", "instruction_group": "Bit manipulation|Count leading zeros", "base_instruction": ["CLZ"], "operands": "Vd.16B,Vn.16B"}, {"name": "vclz_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00061", "instruction_group": "Bit manipulation|Count leading zeros", "base_instruction": ["CLZ"], "operands": "Vd.4H,Vn.4H"}, {"name": "vclzq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00061", "instruction_group": "Bit manipulation|Count leading zeros", "base_instruction": ["CLZ"], "operands": "Vd.8H,Vn.8H"}, {"name": "vclz_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00061", "instruction_group": "Bit manipulation|Count leading zeros", "base_instruction": ["CLZ"], "operands": "Vd.2S,Vn.2S"}, {"name": "vclzq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00061", "instruction_group": "Bit manipulation|Count leading zeros", "base_instruction": ["CLZ"], "operands": "Vd.4S,Vn.4S"}, {"name": "vcnt_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00062", "instruction_group": "Bit manipulation|Population count", "base_instruction": ["CNT"], "operands": "Vd.8B,Vn.8B"}, {"name": "vcntq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00062", "instruction_group": "Bit manipulation|Population count", "base_instruction": ["CNT"], "operands": "Vd.16B,Vn.16B"}, {"name": "vcnt_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00062", "instruction_group": "Bit manipulation|Population count", "base_instruction": ["CNT"], "operands": "Vd.8B,Vn.8B"}, {"name": "vcntq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00062", "instruction_group": "Bit manipulation|Population count", "base_instruction": ["CNT"], "operands": "Vd.16B,Vn.16B"}, {"name": "vcnt_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x8_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00062", "instruction_group": "Bit manipulation|Population count", "base_instruction": ["CNT"], "operands": "Vd.8B,Vn.8B"}, {"name": "vcntq_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly8x16_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00062", "instruction_group": "Bit manipulation|Population count", "base_instruction": ["CNT"], "operands": "Vd.16B,Vn.16B"}, {"name": "vrecpe_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00063", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal estimate", "base_instruction": ["URECPE"], "operands": "Vd.2S,Vn.2S"}, {"name": "vrecpeq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00063", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal estimate", "base_instruction": ["URECPE"], "operands": "Vd.4S,Vn.4S"}, {"name": "vrecpe_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00064", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal estimate", "base_instruction": ["FRECPE"], "operands": "Vd.2S,Vn.2S"}, {"name": "vrecpeq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00064", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal estimate", "base_instruction": ["FRECPE"], "operands": "Vd.4S,Vn.4S"}, {"name": "vrecpe_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00064", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal estimate", "base_instruction": ["FRECPE"], "operands": "Dd,Dn"}, {"name": "vrecpeq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00064", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal estimate", "base_instruction": ["FRECPE"], "operands": "Vd.2D,Vn.2D"}, {"name": "vrecpes_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["float32_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}}, "Operation": "NeonOperationId_00064", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal estimate", "base_instruction": ["FRECPE"], "operands": "Sd,Sn"}, {"name": "vrecped_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64_t"}, "arguments": ["float64_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00064", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal estimate", "base_instruction": ["FRECPE"], "operands": "Dd,Dn"}, {"name": "vrecps_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00065", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal estimate", "base_instruction": ["FRECPS"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vrecpsq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00065", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal estimate", "base_instruction": ["FRECPS"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vrecps_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a", "float64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00065", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal estimate", "base_instruction": ["FRECPS"], "operands": "Dd,Dn,Dm"}, {"name": "vrecpsq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00065", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal estimate", "base_instruction": ["FRECPS"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vrecpss_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["float32_t a", "float32_t b"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "b": {"register": "Sm"}}, "Operation": "NeonOperationId_00065", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal estimate", "base_instruction": ["FRECPS"], "operands": "Sd,Sn,Sm"}, {"name": "vrecpsd_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64_t"}, "arguments": ["float64_t a", "float64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00065", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal estimate", "base_instruction": ["FRECPS"], "operands": "Dd,Dn,Dm"}, {"name": "vsqrt_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00066", "instruction_group": "Vector arithmetic|Square root", "base_instruction": ["FSQRT"], "operands": "Vd.2S,Vn.2S"}, {"name": "vsqrtq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00066", "instruction_group": "Vector arithmetic|Square root", "base_instruction": ["FSQRT"], "operands": "Vd.4S,Vn.4S"}, {"name": "vsqrt_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00066", "instruction_group": "Vector arithmetic|Square root", "base_instruction": ["FSQRT"], "operands": "Dd,Dn"}, {"name": "vsqrtq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00066", "instruction_group": "Vector arithmetic|Square root", "base_instruction": ["FSQRT"], "operands": "Vd.2D,Vn.2D"}, {"name": "vrsqrte_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00067", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal square-root estimate", "base_instruction": ["URSQRTE"], "operands": "Vd.2S,Vn.2S"}, {"name": "vrsqrteq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00067", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal square-root estimate", "base_instruction": ["URSQRTE"], "operands": "Vd.4S,Vn.4S"}, {"name": "vrsqrte_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00068", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal square-root estimate", "base_instruction": ["FRSQRTE"], "operands": "Vd.2S,Vn.2S"}, {"name": "vrsqrteq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00068", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal square-root estimate", "base_instruction": ["FRSQRTE"], "operands": "Vd.4S,Vn.4S"}, {"name": "vrsqrte_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00068", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal square-root estimate", "base_instruction": ["FRSQRTE"], "operands": "Dd,Dn"}, {"name": "vrsqrteq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00068", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal square-root estimate", "base_instruction": ["FRSQRTE"], "operands": "Vd.2D,Vn.2D"}, {"name": "vrsqrtes_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["float32_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}}, "Operation": "NeonOperationId_00068", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal square-root estimate", "base_instruction": ["FRSQRTE"], "operands": "Sd,Sn"}, {"name": "vrsqrted_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64_t"}, "arguments": ["float64_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00068", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal square-root estimate", "base_instruction": ["FRSQRTE"], "operands": "Dd,Dn"}, {"name": "vrsqrts_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00069", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal square-root estimate", "base_instruction": ["FRSQRTS"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vrsqrtsq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00069", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal square-root estimate", "base_instruction": ["FRSQRTS"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vrsqrts_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a", "float64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00069", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal square-root estimate", "base_instruction": ["FRSQRTS"], "operands": "Dd,Dn,Dm"}, {"name": "vrsqrtsq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00069", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal square-root estimate", "base_instruction": ["FRSQRTS"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vrsqrtss_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["float32_t a", "float32_t b"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}, "b": {"register": "Sm"}}, "Operation": "NeonOperationId_00069", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal square-root estimate", "base_instruction": ["FRSQRTS"], "operands": "Sd,Sn,Sm"}, {"name": "vrsqrtsd_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64_t"}, "arguments": ["float64_t a", "float64_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00069", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal square-root estimate", "base_instruction": ["FRSQRTS"], "operands": "Dd,Dn,Dm"}, {"name": "vmvn_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00070", "instruction_group": "Logical|Bitwise NOT", "base_instruction": ["MVN"], "operands": "Vd.8B,Vn.8B"}, {"name": "vmvnq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00070", "instruction_group": "Logical|Bitwise NOT", "base_instruction": ["MVN"], "operands": "Vd.16B,Vn.16B"}, {"name": "vmvn_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00070", "instruction_group": "Logical|Bitwise NOT", "base_instruction": ["MVN"], "operands": "Vd.8B,Vn.8B"}, {"name": "vmvnq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00070", "instruction_group": "Logical|Bitwise NOT", "base_instruction": ["MVN"], "operands": "Vd.16B,Vn.16B"}, {"name": "vmvn_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00070", "instruction_group": "Logical|Bitwise NOT", "base_instruction": ["MVN"], "operands": "Vd.8B,Vn.8B"}, {"name": "vmvnq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00070", "instruction_group": "Logical|Bitwise NOT", "base_instruction": ["MVN"], "operands": "Vd.16B,Vn.16B"}, {"name": "vmvn_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00070", "instruction_group": "Logical|Bitwise NOT", "base_instruction": ["MVN"], "operands": "Vd.8B,Vn.8B"}, {"name": "vmvnq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00070", "instruction_group": "Logical|Bitwise NOT", "base_instruction": ["MVN"], "operands": "Vd.16B,Vn.16B"}, {"name": "vmvn_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00070", "instruction_group": "Logical|Bitwise NOT", "base_instruction": ["MVN"], "operands": "Vd.8B,Vn.8B"}, {"name": "vmvnq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00070", "instruction_group": "Logical|Bitwise NOT", "base_instruction": ["MVN"], "operands": "Vd.16B,Vn.16B"}, {"name": "vmvn_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00070", "instruction_group": "Logical|Bitwise NOT", "base_instruction": ["MVN"], "operands": "Vd.8B,Vn.8B"}, {"name": "vmvnq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00070", "instruction_group": "Logical|Bitwise NOT", "base_instruction": ["MVN"], "operands": "Vd.16B,Vn.16B"}, {"name": "vmvn_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x8_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00070", "instruction_group": "Logical|Bitwise NOT", "base_instruction": ["MVN"], "operands": "Vd.8B,Vn.8B"}, {"name": "vmvnq_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly8x16_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00070", "instruction_group": "Logical|Bitwise NOT", "base_instruction": ["MVN"], "operands": "Vd.16B,Vn.16B"}, {"name": "vand_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|AND", "base_instruction": ["AND"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vandq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|AND", "base_instruction": ["AND"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vand_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|AND", "base_instruction": ["AND"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vandq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|AND", "base_instruction": ["AND"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vand_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|AND", "base_instruction": ["AND"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vandq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|AND", "base_instruction": ["AND"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vand_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64x1_t a", "int64x1_t b"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}, "b": {"register": "Dm"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|AND", "base_instruction": ["AND"], "operands": "Dd,Dn,Dm"}, {"name": "vandq_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int64x2_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|AND", "base_instruction": ["AND"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vand_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|AND", "base_instruction": ["AND"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vandq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|AND", "base_instruction": ["AND"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vand_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|AND", "base_instruction": ["AND"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vandq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|AND", "base_instruction": ["AND"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vand_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|AND", "base_instruction": ["AND"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vandq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|AND", "base_instruction": ["AND"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vand_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64x1_t a", "uint64x1_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|AND", "base_instruction": ["AND"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vandq_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint64x2_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|AND", "base_instruction": ["AND"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vorr_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|OR", "base_instruction": ["ORR"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vorrq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|OR", "base_instruction": ["ORR"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vorr_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|OR", "base_instruction": ["ORR"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vorrq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|OR", "base_instruction": ["ORR"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vorr_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|OR", "base_instruction": ["ORR"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vorrq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|OR", "base_instruction": ["ORR"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vorr_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64x1_t a", "int64x1_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|OR", "base_instruction": ["ORR"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vorrq_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int64x2_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|OR", "base_instruction": ["ORR"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vorr_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|OR", "base_instruction": ["ORR"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vorrq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|OR", "base_instruction": ["ORR"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vorr_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|OR", "base_instruction": ["ORR"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vorrq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|OR", "base_instruction": ["ORR"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vorr_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|OR", "base_instruction": ["ORR"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vorrq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|OR", "base_instruction": ["ORR"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vorr_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64x1_t a", "uint64x1_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|OR", "base_instruction": ["ORR"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vorrq_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint64x2_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|OR", "base_instruction": ["ORR"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "veor_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Logical|Exclusive OR", "base_instruction": ["EOR"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "veorq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Logical|Exclusive OR", "base_instruction": ["EOR"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "veor_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Logical|Exclusive OR", "base_instruction": ["EOR"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "veorq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Logical|Exclusive OR", "base_instruction": ["EOR"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "veor_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Logical|Exclusive OR", "base_instruction": ["EOR"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "veorq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Logical|Exclusive OR", "base_instruction": ["EOR"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "veor_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64x1_t a", "int64x1_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Logical|Exclusive OR", "base_instruction": ["EOR"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "veorq_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int64x2_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Logical|Exclusive OR", "base_instruction": ["EOR"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "veor_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Logical|Exclusive OR", "base_instruction": ["EOR"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "veorq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Logical|Exclusive OR", "base_instruction": ["EOR"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "veor_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Logical|Exclusive OR", "base_instruction": ["EOR"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "veorq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Logical|Exclusive OR", "base_instruction": ["EOR"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "veor_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Logical|Exclusive OR", "base_instruction": ["EOR"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "veorq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Logical|Exclusive OR", "base_instruction": ["EOR"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "veor_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64x1_t a", "uint64x1_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Logical|Exclusive OR", "base_instruction": ["EOR"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "veorq_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint64x2_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Logical|Exclusive OR", "base_instruction": ["EOR"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vbic_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Bit manipulation|Bitwise clear", "base_instruction": ["BIC"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vbicq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Bit manipulation|Bitwise clear", "base_instruction": ["BIC"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vbic_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Bit manipulation|Bitwise clear", "base_instruction": ["BIC"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vbicq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Bit manipulation|Bitwise clear", "base_instruction": ["BIC"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vbic_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Bit manipulation|Bitwise clear", "base_instruction": ["BIC"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vbicq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Bit manipulation|Bitwise clear", "base_instruction": ["BIC"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vbic_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64x1_t a", "int64x1_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Bit manipulation|Bitwise clear", "base_instruction": ["BIC"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vbicq_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int64x2_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Bit manipulation|Bitwise clear", "base_instruction": ["BIC"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vbic_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Bit manipulation|Bitwise clear", "base_instruction": ["BIC"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vbicq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Bit manipulation|Bitwise clear", "base_instruction": ["BIC"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vbic_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Bit manipulation|Bitwise clear", "base_instruction": ["BIC"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vbicq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Bit manipulation|Bitwise clear", "base_instruction": ["BIC"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vbic_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Bit manipulation|Bitwise clear", "base_instruction": ["BIC"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vbicq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Bit manipulation|Bitwise clear", "base_instruction": ["BIC"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vbic_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64x1_t a", "uint64x1_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Bit manipulation|Bitwise clear", "base_instruction": ["BIC"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vbicq_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint64x2_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Bit manipulation|Bitwise clear", "base_instruction": ["BIC"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vorn_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|OR-NOT", "base_instruction": ["ORN"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vornq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|OR-NOT", "base_instruction": ["ORN"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vorn_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|OR-NOT", "base_instruction": ["ORN"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vornq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|OR-NOT", "base_instruction": ["ORN"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vorn_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|OR-NOT", "base_instruction": ["ORN"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vornq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|OR-NOT", "base_instruction": ["ORN"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vorn_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64x1_t a", "int64x1_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|OR-NOT", "base_instruction": ["ORN"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vornq_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int64x2_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|OR-NOT", "base_instruction": ["ORN"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vorn_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|OR-NOT", "base_instruction": ["ORN"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vornq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|OR-NOT", "base_instruction": ["ORN"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vorn_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|OR-NOT", "base_instruction": ["ORN"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vornq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|OR-NOT", "base_instruction": ["ORN"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vorn_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|OR-NOT", "base_instruction": ["ORN"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vornq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|OR-NOT", "base_instruction": ["ORN"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vorn_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64x1_t a", "uint64x1_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|OR-NOT", "base_instruction": ["ORN"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vornq_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint64x2_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00071", "instruction_group": "Logical|OR-NOT", "base_instruction": ["ORN"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vbsl_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["uint8x8_t a", "int8x8_t b", "int8x8_t c"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "b": {"register": "Vn.8B"}, "c": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Bit manipulation|Bitwise select", "base_instruction": ["BSL"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vbslq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["uint8x16_t a", "int8x16_t b", "int8x16_t c"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "b": {"register": "Vn.16B"}, "c": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Bit manipulation|Bitwise select", "base_instruction": ["BSL"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vbsl_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["uint16x4_t a", "int16x4_t b", "int16x4_t c"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "b": {"register": "Vn.8B"}, "c": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Bit manipulation|Bitwise select", "base_instruction": ["BSL"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vbslq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["uint16x8_t a", "int16x8_t b", "int16x8_t c"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "b": {"register": "Vn.16B"}, "c": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Bit manipulation|Bitwise select", "base_instruction": ["BSL"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vbsl_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["uint32x2_t a", "int32x2_t b", "int32x2_t c"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "b": {"register": "Vn.8B"}, "c": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Bit manipulation|Bitwise select", "base_instruction": ["BSL"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vbslq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["uint32x4_t a", "int32x4_t b", "int32x4_t c"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "b": {"register": "Vn.16B"}, "c": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Bit manipulation|Bitwise select", "base_instruction": ["BSL"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vbsl_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["uint64x1_t a", "int64x1_t b", "int64x1_t c"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "b": {"register": "Vn.8B"}, "c": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Bit manipulation|Bitwise select", "base_instruction": ["BSL"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vbslq_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["uint64x2_t a", "int64x2_t b", "int64x2_t c"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "b": {"register": "Vn.16B"}, "c": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Bit manipulation|Bitwise select", "base_instruction": ["BSL"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vbsl_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b", "uint8x8_t c"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "b": {"register": "Vn.8B"}, "c": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Bit manipulation|Bitwise select", "base_instruction": ["BSL"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vbslq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b", "uint8x16_t c"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "b": {"register": "Vn.16B"}, "c": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Bit manipulation|Bitwise select", "base_instruction": ["BSL"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vbsl_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b", "uint16x4_t c"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "b": {"register": "Vn.8B"}, "c": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Bit manipulation|Bitwise select", "base_instruction": ["BSL"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vbslq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b", "uint16x8_t c"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "b": {"register": "Vn.16B"}, "c": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Bit manipulation|Bitwise select", "base_instruction": ["BSL"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vbsl_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b", "uint32x2_t c"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "b": {"register": "Vn.8B"}, "c": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Bit manipulation|Bitwise select", "base_instruction": ["BSL"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vbslq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b", "uint32x4_t c"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "b": {"register": "Vn.16B"}, "c": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Bit manipulation|Bitwise select", "base_instruction": ["BSL"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vbsl_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64x1_t a", "uint64x1_t b", "uint64x1_t c"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "b": {"register": "Vn.8B"}, "c": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Bit manipulation|Bitwise select", "base_instruction": ["BSL"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vbslq_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint64x2_t b", "uint64x2_t c"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "b": {"register": "Vn.16B"}, "c": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Bit manipulation|Bitwise select", "base_instruction": ["BSL"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vbsl_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1_t"}, "arguments": ["poly64x1_t a", "poly64x1_t b", "poly64x1_t c"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "b": {"register": "Vn.8B"}, "c": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Bit manipulation|Bitwise select", "base_instruction": ["BSL"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vbslq_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2_t"}, "arguments": ["poly64x2_t a", "poly64x2_t b", "poly64x2_t c"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "b": {"register": "Vn.16B"}, "c": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Bit manipulation|Bitwise select", "base_instruction": ["BSL"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vbsl_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["uint32x2_t a", "float32x2_t b", "float32x2_t c"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "b": {"register": "Vn.8B"}, "c": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Bit manipulation|Bitwise select", "base_instruction": ["BSL"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vbslq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["uint32x4_t a", "float32x4_t b", "float32x4_t c"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "b": {"register": "Vn.16B"}, "c": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Bit manipulation|Bitwise select", "base_instruction": ["BSL"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vbsl_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["uint8x8_t a", "poly8x8_t b", "poly8x8_t c"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "b": {"register": "Vn.8B"}, "c": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Bit manipulation|Bitwise select", "base_instruction": ["BSL"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vbslq_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["uint8x16_t a", "poly8x16_t b", "poly8x16_t c"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "b": {"register": "Vn.16B"}, "c": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Bit manipulation|Bitwise select", "base_instruction": ["BSL"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vbsl_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["uint16x4_t a", "poly16x4_t b", "poly16x4_t c"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "b": {"register": "Vn.8B"}, "c": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Bit manipulation|Bitwise select", "base_instruction": ["BSL"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vbslq_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["uint16x8_t a", "poly16x8_t b", "poly16x8_t c"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "b": {"register": "Vn.16B"}, "c": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Bit manipulation|Bitwise select", "base_instruction": ["BSL"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vbsl_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["uint64x1_t a", "float64x1_t b", "float64x1_t c"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "b": {"register": "Vn.8B"}, "c": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Bit manipulation|Bitwise select", "base_instruction": ["BSL"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vbslq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["uint64x2_t a", "float64x2_t b", "float64x2_t c"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "b": {"register": "Vn.16B"}, "c": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Bit manipulation|Bitwise select", "base_instruction": ["BSL"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vcopy_lane_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "const int lane1", "int8x8_t b", "const int lane2"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "lane1": {"minimum": "0", "maximum": "7"}, "b": {"register": "Vn.8B"}, "lane2": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.B[lane1],Vn.B[lane2]"}, {"name": "vcopyq_lane_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "const int lane1", "int8x8_t b", "const int lane2"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "lane1": {"minimum": "0", "maximum": "15"}, "b": {"register": "Vn.8B"}, "lane2": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.B[lane1],Vn.B[lane2]"}, {"name": "vcopy_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "const int lane1", "int16x4_t b", "const int lane2"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "lane1": {"minimum": "0", "maximum": "3"}, "b": {"register": "Vn.4H"}, "lane2": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.H[lane1],Vn.H[lane2]"}, {"name": "vcopyq_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "const int lane1", "int16x4_t b", "const int lane2"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "lane1": {"minimum": "0", "maximum": "7"}, "b": {"register": "Vn.4H"}, "lane2": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.H[lane1],Vn.H[lane2]"}, {"name": "vcopy_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "const int lane1", "int32x2_t b", "const int lane2"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "lane1": {"minimum": "0", "maximum": "1"}, "b": {"register": "Vn.2S"}, "lane2": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.S[lane1],Vn.S[lane2]"}, {"name": "vcopyq_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "const int lane1", "int32x2_t b", "const int lane2"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "lane1": {"minimum": "0", "maximum": "3"}, "b": {"register": "Vn.2S"}, "lane2": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.S[lane1],Vn.S[lane2]"}, {"name": "vcopy_lane_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64x1_t a", "const int lane1", "int64x1_t b", "const int lane2"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "UNUSED"}, "lane1": {"minimum": "0", "maximum": "0"}, "b": {"register": "Vn.1D"}, "lane2": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["DUP"], "operands": "Dd,Vn.D[lane2]"}, {"name": "vcopyq_lane_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "const int lane1", "int64x1_t b", "const int lane2"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "lane1": {"minimum": "0", "maximum": "1"}, "b": {"register": "Vn.1D"}, "lane2": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.D[lane1],Vn.D[lane2]"}, {"name": "vcopy_lane_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "const int lane1", "uint8x8_t b", "const int lane2"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "lane1": {"minimum": "0", "maximum": "7"}, "b": {"register": "Vn.8B"}, "lane2": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.B[lane1],Vn.B[lane2]"}, {"name": "vcopyq_lane_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "const int lane1", "uint8x8_t b", "const int lane2"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "lane1": {"minimum": "0", "maximum": "15"}, "b": {"register": "Vn.8B"}, "lane2": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.B[lane1],Vn.B[lane2]"}, {"name": "vcopy_lane_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "const int lane1", "uint16x4_t b", "const int lane2"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "lane1": {"minimum": "0", "maximum": "3"}, "b": {"register": "Vn.4H"}, "lane2": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.H[lane1],Vn.H[lane2]"}, {"name": "vcopyq_lane_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "const int lane1", "uint16x4_t b", "const int lane2"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "lane1": {"minimum": "0", "maximum": "7"}, "b": {"register": "Vn.4H"}, "lane2": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.H[lane1],Vn.H[lane2]"}, {"name": "vcopy_lane_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "const int lane1", "uint32x2_t b", "const int lane2"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "lane1": {"minimum": "0", "maximum": "1"}, "b": {"register": "Vn.2S"}, "lane2": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.S[lane1],Vn.S[lane2]"}, {"name": "vcopyq_lane_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "const int lane1", "uint32x2_t b", "const int lane2"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "lane1": {"minimum": "0", "maximum": "3"}, "b": {"register": "Vn.2S"}, "lane2": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.S[lane1],Vn.S[lane2]"}, {"name": "vcopy_lane_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64x1_t a", "const int lane1", "uint64x1_t b", "const int lane2"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "UNUSED"}, "lane1": {"minimum": "0", "maximum": "0"}, "b": {"register": "Vn.1D"}, "lane2": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["DUP"], "operands": "Dd,Vn.D[lane2]"}, {"name": "vcopyq_lane_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "const int lane1", "uint64x1_t b", "const int lane2"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "lane1": {"minimum": "0", "maximum": "1"}, "b": {"register": "Vn.1D"}, "lane2": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.D[lane1],Vn.D[lane2]"}, {"name": "vcopy_lane_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1_t"}, "arguments": ["poly64x1_t a", "const int lane1", "poly64x1_t b", "const int lane2"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "UNUSED"}, "lane1": {"minimum": "0", "maximum": "0"}, "b": {"register": "Vn.1D"}, "lane2": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["DUP"], "operands": "Dd,Vn.D[lane2]"}, {"name": "vcopyq_lane_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2_t"}, "arguments": ["poly64x2_t a", "const int lane1", "poly64x1_t b", "const int lane2"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "lane1": {"minimum": "0", "maximum": "1"}, "b": {"register": "Vn.1D"}, "lane2": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.D[lane1],Vn.D[lane2]"}, {"name": "vcopy_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "const int lane1", "float32x2_t b", "const int lane2"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "lane1": {"minimum": "0", "maximum": "1"}, "b": {"register": "Vn.2S"}, "lane2": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.S[lane1],Vn.S[lane2]"}, {"name": "vcopyq_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "const int lane1", "float32x2_t b", "const int lane2"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "lane1": {"minimum": "0", "maximum": "3"}, "b": {"register": "Vn.2S"}, "lane2": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.S[lane1],Vn.S[lane2]"}, {"name": "vcopy_lane_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a", "const int lane1", "float64x1_t b", "const int lane2"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "UNUSED"}, "lane1": {"minimum": "0", "maximum": "0"}, "b": {"register": "Vn.1D"}, "lane2": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["DUP"], "operands": "Dd,Vn.D[lane2]"}, {"name": "vcopyq_lane_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "const int lane1", "float64x1_t b", "const int lane2"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "lane1": {"minimum": "0", "maximum": "1"}, "b": {"register": "Vn.1D"}, "lane2": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.D[lane1],Vn.D[lane2]"}, {"name": "vcopy_lane_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x8_t a", "const int lane1", "poly8x8_t b", "const int lane2"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "lane1": {"minimum": "0", "maximum": "7"}, "b": {"register": "Vn.8B"}, "lane2": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.B[lane1],Vn.B[lane2]"}, {"name": "vcopyq_lane_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly8x16_t a", "const int lane1", "poly8x8_t b", "const int lane2"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "lane1": {"minimum": "0", "maximum": "15"}, "b": {"register": "Vn.8B"}, "lane2": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.B[lane1],Vn.B[lane2]"}, {"name": "vcopy_lane_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["poly16x4_t a", "const int lane1", "poly16x4_t b", "const int lane2"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "lane1": {"minimum": "0", "maximum": "3"}, "b": {"register": "Vn.4H"}, "lane2": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.H[lane1],Vn.H[lane2]"}, {"name": "vcopyq_lane_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["poly16x8_t a", "const int lane1", "poly16x4_t b", "const int lane2"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "lane1": {"minimum": "0", "maximum": "7"}, "b": {"register": "Vn.4H"}, "lane2": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.H[lane1],Vn.H[lane2]"}, {"name": "vcopy_laneq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "const int lane1", "int8x16_t b", "const int lane2"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "lane1": {"minimum": "0", "maximum": "7"}, "b": {"register": "Vn.16B"}, "lane2": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.B[lane1],Vn.B[lane2]"}, {"name": "vcopyq_laneq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "const int lane1", "int8x16_t b", "const int lane2"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "lane1": {"minimum": "0", "maximum": "15"}, "b": {"register": "Vn.16B"}, "lane2": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.B[lane1],Vn.B[lane2]"}, {"name": "vcopy_laneq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "const int lane1", "int16x8_t b", "const int lane2"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "lane1": {"minimum": "0", "maximum": "3"}, "b": {"register": "Vn.8H"}, "lane2": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.H[lane1],Vn.H[lane2]"}, {"name": "vcopyq_laneq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "const int lane1", "int16x8_t b", "const int lane2"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "lane1": {"minimum": "0", "maximum": "7"}, "b": {"register": "Vn.8H"}, "lane2": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.H[lane1],Vn.H[lane2]"}, {"name": "vcopy_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "const int lane1", "int32x4_t b", "const int lane2"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "lane1": {"minimum": "0", "maximum": "1"}, "b": {"register": "Vn.4S"}, "lane2": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.S[lane1],Vn.S[lane2]"}, {"name": "vcopyq_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "const int lane1", "int32x4_t b", "const int lane2"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "lane1": {"minimum": "0", "maximum": "3"}, "b": {"register": "Vn.4S"}, "lane2": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.S[lane1],Vn.S[lane2]"}, {"name": "vcopy_laneq_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64x1_t a", "const int lane1", "int64x2_t b", "const int lane2"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "UNUSED"}, "lane1": {"minimum": "0", "maximum": "0"}, "b": {"register": "Vn.2D"}, "lane2": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["DUP"], "operands": "Dd,Vn.D[lane2]"}, {"name": "vcopyq_laneq_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "const int lane1", "int64x2_t b", "const int lane2"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "lane1": {"minimum": "0", "maximum": "1"}, "b": {"register": "Vn.2D"}, "lane2": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.D[lane1],Vn.D[lane2]"}, {"name": "vcopy_laneq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "const int lane1", "uint8x16_t b", "const int lane2"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "lane1": {"minimum": "0", "maximum": "7"}, "b": {"register": "Vn.16B"}, "lane2": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.B[lane1],Vn.B[lane2]"}, {"name": "vcopyq_laneq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "const int lane1", "uint8x16_t b", "const int lane2"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "lane1": {"minimum": "0", "maximum": "15"}, "b": {"register": "Vn.16B"}, "lane2": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.B[lane1],Vn.B[lane2]"}, {"name": "vcopy_laneq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "const int lane1", "uint16x8_t b", "const int lane2"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "lane1": {"minimum": "0", "maximum": "3"}, "b": {"register": "Vn.8H"}, "lane2": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.H[lane1],Vn.H[lane2]"}, {"name": "vcopyq_laneq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "const int lane1", "uint16x8_t b", "const int lane2"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "lane1": {"minimum": "0", "maximum": "7"}, "b": {"register": "Vn.8H"}, "lane2": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.H[lane1],Vn.H[lane2]"}, {"name": "vcopy_laneq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "const int lane1", "uint32x4_t b", "const int lane2"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "lane1": {"minimum": "0", "maximum": "1"}, "b": {"register": "Vn.4S"}, "lane2": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.S[lane1],Vn.S[lane2]"}, {"name": "vcopyq_laneq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "const int lane1", "uint32x4_t b", "const int lane2"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "lane1": {"minimum": "0", "maximum": "3"}, "b": {"register": "Vn.4S"}, "lane2": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.S[lane1],Vn.S[lane2]"}, {"name": "vcopy_laneq_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64x1_t a", "const int lane1", "uint64x2_t b", "const int lane2"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "UNUSED"}, "lane1": {"minimum": "0", "maximum": "0"}, "b": {"register": "Vn.2D"}, "lane2": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["DUP"], "operands": "Dd,Vn.D[lane2]"}, {"name": "vcopyq_laneq_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "const int lane1", "uint64x2_t b", "const int lane2"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "lane1": {"minimum": "0", "maximum": "1"}, "b": {"register": "Vn.2D"}, "lane2": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.D[lane1],Vn.D[lane2]"}, {"name": "vcopy_laneq_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1_t"}, "arguments": ["poly64x1_t a", "const int lane1", "poly64x2_t b", "const int lane2"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "UNUSED"}, "lane1": {"minimum": "0", "maximum": "0"}, "b": {"register": "Vn.2D"}, "lane2": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["DUP"], "operands": "Dd,Vn.D[lane2]"}, {"name": "vcopyq_laneq_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2_t"}, "arguments": ["poly64x2_t a", "const int lane1", "poly64x2_t b", "const int lane2"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "lane1": {"minimum": "0", "maximum": "1"}, "b": {"register": "Vn.2D"}, "lane2": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.D[lane1],Vn.D[lane2]"}, {"name": "vcopy_laneq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "const int lane1", "float32x4_t b", "const int lane2"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "lane1": {"minimum": "0", "maximum": "1"}, "b": {"register": "Vn.4S"}, "lane2": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.S[lane1],Vn.S[lane2]"}, {"name": "vcopyq_laneq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "const int lane1", "float32x4_t b", "const int lane2"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "lane1": {"minimum": "0", "maximum": "3"}, "b": {"register": "Vn.4S"}, "lane2": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.S[lane1],Vn.S[lane2]"}, {"name": "vcopy_laneq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a", "const int lane1", "float64x2_t b", "const int lane2"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "UNUSED"}, "lane1": {"minimum": "0", "maximum": "0"}, "b": {"register": "Vn.2D"}, "lane2": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["DUP"], "operands": "Dd,Vn.D[lane2]"}, {"name": "vcopyq_laneq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "const int lane1", "float64x2_t b", "const int lane2"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "lane1": {"minimum": "0", "maximum": "1"}, "b": {"register": "Vn.2D"}, "lane2": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.D[lane1],Vn.D[lane2]"}, {"name": "vcopy_laneq_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x8_t a", "const int lane1", "poly8x16_t b", "const int lane2"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "lane1": {"minimum": "0", "maximum": "7"}, "b": {"register": "Vn.16B"}, "lane2": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.B[lane1],Vn.B[lane2]"}, {"name": "vcopyq_laneq_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly8x16_t a", "const int lane1", "poly8x16_t b", "const int lane2"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "lane1": {"minimum": "0", "maximum": "15"}, "b": {"register": "Vn.16B"}, "lane2": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.B[lane1],Vn.B[lane2]"}, {"name": "vcopy_laneq_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["poly16x4_t a", "const int lane1", "poly16x8_t b", "const int lane2"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "lane1": {"minimum": "0", "maximum": "3"}, "b": {"register": "Vn.8H"}, "lane2": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.H[lane1],Vn.H[lane2]"}, {"name": "vcopyq_laneq_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["poly16x8_t a", "const int lane1", "poly16x8_t b", "const int lane2"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "lane1": {"minimum": "0", "maximum": "7"}, "b": {"register": "Vn.8H"}, "lane2": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.H[lane1],Vn.H[lane2]"}, {"name": "vrbit_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00075", "instruction_group": "Vector manipulation|Reverse bits within elements", "base_instruction": ["RBIT"], "operands": "Vd.8B,Vn.8B"}, {"name": "vrbitq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00075", "instruction_group": "Vector manipulation|Reverse bits within elements", "base_instruction": ["RBIT"], "operands": "Vd.16B,Vn.16B"}, {"name": "vrbit_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00075", "instruction_group": "Vector manipulation|Reverse bits within elements", "base_instruction": ["RBIT"], "operands": "Vd.8B,Vn.8B"}, {"name": "vrbitq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00075", "instruction_group": "Vector manipulation|Reverse bits within elements", "base_instruction": ["RBIT"], "operands": "Vd.16B,Vn.16B"}, {"name": "vrbit_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x8_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00075", "instruction_group": "Vector manipulation|Reverse bits within elements", "base_instruction": ["RBIT"], "operands": "Vd.8B,Vn.8B"}, {"name": "vrbitq_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly8x16_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00075", "instruction_group": "Vector manipulation|Reverse bits within elements", "base_instruction": ["RBIT"], "operands": "Vd.16B,Vn.16B"}, {"name": "vcreate_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["uint64_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Xn"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Create vector", "base_instruction": ["INS"], "operands": "Vd.D[0],Xn"}, {"name": "vcreate_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["uint64_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Xn"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Create vector", "base_instruction": ["INS"], "operands": "Vd.D[0],Xn"}, {"name": "vcreate_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["uint64_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Xn"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Create vector", "base_instruction": ["INS"], "operands": "Vd.D[0],Xn"}, {"name": "vcreate_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["uint64_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Xn"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Create vector", "base_instruction": ["INS"], "operands": "Vd.D[0],Xn"}, {"name": "vcreate_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint64_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Xn"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Create vector", "base_instruction": ["INS"], "operands": "Vd.D[0],Xn"}, {"name": "vcreate_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint64_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Xn"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Create vector", "base_instruction": ["INS"], "operands": "Vd.D[0],Xn"}, {"name": "vcreate_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint64_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Xn"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Create vector", "base_instruction": ["INS"], "operands": "Vd.D[0],Xn"}, {"name": "vcreate_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Xn"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Create vector", "base_instruction": ["INS"], "operands": "Vd.D[0],Xn"}, {"name": "vcreate_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1_t"}, "arguments": ["uint64_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Xn"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Create vector", "base_instruction": ["INS"], "operands": "Vd.D[0],Xn"}, {"name": "vcreate_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["uint64_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Xn"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Create vector", "base_instruction": ["INS"], "operands": "Vd.D[0],Xn"}, {"name": "vcreate_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["uint64_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Xn"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Create vector", "base_instruction": ["INS"], "operands": "Vd.D[0],Xn"}, {"name": "vcreate_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["uint64_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Xn"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Create vector", "base_instruction": ["INS"], "operands": "Vd.D[0],Xn"}, {"name": "vcreate_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["uint64_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Xn"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Create vector", "base_instruction": ["INS"], "operands": "Vd.D[0],Xn"}, {"name": "vcreate_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["uint64_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Xn"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Create vector", "base_instruction": ["INS"], "operands": "Vd.D[0],Xn"}, {"name": "vdup_n_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8_t value"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.8B,rn"}, {"name": "vdupq_n_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8_t value"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.16B,rn"}, {"name": "vdup_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16_t value"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.4H,rn"}, {"name": "vdupq_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16_t value"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.8H,rn"}, {"name": "vdup_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32_t value"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.2S,rn"}, {"name": "vdupq_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32_t value"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.4S,rn"}, {"name": "vdup_n_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64_t value"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["INS"], "operands": "Dd.D[0],xn"}, {"name": "vdupq_n_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64_t value"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.2D,rn"}, {"name": "vdup_n_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8_t value"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.8B,rn"}, {"name": "vdupq_n_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8_t value"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.16B,rn"}, {"name": "vdup_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16_t value"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.4H,rn"}, {"name": "vdupq_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16_t value"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.8H,rn"}, {"name": "vdup_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32_t value"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.2S,rn"}, {"name": "vdupq_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32_t value"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.4S,rn"}, {"name": "vdup_n_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64_t value"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["INS"], "operands": "Dd.D[0],xn"}, {"name": "vdupq_n_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64_t value"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.2D,rn"}, {"name": "vdup_n_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1_t"}, "arguments": ["poly64_t value"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["INS"], "operands": "Dd.D[0],xn"}, {"name": "vdupq_n_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2_t"}, "arguments": ["poly64_t value"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.2D,rn"}, {"name": "vdup_n_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32_t value"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.2S,rn"}, {"name": "vdupq_n_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32_t value"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.4S,rn"}, {"name": "vdup_n_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8_t value"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.8B,rn"}, {"name": "vdupq_n_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly8_t value"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.16B,rn"}, {"name": "vdup_n_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["poly16_t value"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.4H,rn"}, {"name": "vdupq_n_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["poly16_t value"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.8H,rn"}, {"name": "vdup_n_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64_t value"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["INS"], "operands": "Dd.D[0],xn"}, {"name": "vdupq_n_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64_t value"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.2D,rn"}, {"name": "vmov_n_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8_t value"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.8B,rn"}, {"name": "vmovq_n_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8_t value"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.16B,rn"}, {"name": "vmov_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16_t value"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.4H,rn"}, {"name": "vmovq_n_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16_t value"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.8H,rn"}, {"name": "vmov_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32_t value"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.2S,rn"}, {"name": "vmovq_n_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32_t value"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.4S,rn"}, {"name": "vmov_n_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64_t value"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.1D,rn"}, {"name": "vmovq_n_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64_t value"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.2D,rn"}, {"name": "vmov_n_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8_t value"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.8B,rn"}, {"name": "vmovq_n_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8_t value"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.16B,rn"}, {"name": "vmov_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16_t value"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.4H,rn"}, {"name": "vmovq_n_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16_t value"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.8H,rn"}, {"name": "vmov_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32_t value"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.2S,rn"}, {"name": "vmovq_n_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32_t value"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.4S,rn"}, {"name": "vmov_n_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64_t value"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.1D,rn"}, {"name": "vmovq_n_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64_t value"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.2D,rn"}, {"name": "vmov_n_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32_t value"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.2S,rn"}, {"name": "vmovq_n_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32_t value"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.4S,rn"}, {"name": "vmov_n_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8_t value"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.8B,rn"}, {"name": "vmovq_n_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly8_t value"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.16B,rn"}, {"name": "vmov_n_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["poly16_t value"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.4H,rn"}, {"name": "vmovq_n_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["poly16_t value"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.8H,rn"}, {"name": "vmov_n_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64_t value"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.1D,rn"}, {"name": "vmovq_n_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64_t value"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.2D,rn"}, {"name": "vdup_lane_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t vec", "const int lane"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.8B,Vn.B[lane]"}, {"name": "vdupq_lane_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x8_t vec", "const int lane"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.16B,Vn.B[lane]"}, {"name": "vdup_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t vec", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.4H,Vn.H[lane]"}, {"name": "vdupq_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x4_t vec", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.8H,Vn.H[lane]"}, {"name": "vdup_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t vec", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.2S,Vn.S[lane]"}, {"name": "vdupq_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x2_t vec", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.4S,Vn.S[lane]"}, {"name": "vdup_lane_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64x1_t vec", "const int lane"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Dd,Vn.D[lane]"}, {"name": "vdupq_lane_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x1_t vec", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.2D,Vn.D[lane]"}, {"name": "vdup_lane_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t vec", "const int lane"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.8B,Vn.B[lane]"}, {"name": "vdupq_lane_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x8_t vec", "const int lane"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.16B,Vn.B[lane]"}, {"name": "vdup_lane_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t vec", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.4H,Vn.H[lane]"}, {"name": "vdupq_lane_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x4_t vec", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.8H,Vn.H[lane]"}, {"name": "vdup_lane_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t vec", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.2S,Vn.S[lane]"}, {"name": "vdupq_lane_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x2_t vec", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.4S,Vn.S[lane]"}, {"name": "vdup_lane_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64x1_t vec", "const int lane"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Dd,Vn.D[lane]"}, {"name": "vdupq_lane_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x1_t vec", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.2D,Vn.D[lane]"}, {"name": "vdup_lane_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1_t"}, "arguments": ["poly64x1_t vec", "const int lane"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Dd,Vn.D[lane]"}, {"name": "vdupq_lane_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2_t"}, "arguments": ["poly64x1_t vec", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.2D,Vn.D[lane]"}, {"name": "vdup_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t vec", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.2S,Vn.S[lane]"}, {"name": "vdupq_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x2_t vec", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.4S,Vn.S[lane]"}, {"name": "vdup_lane_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x8_t vec", "const int lane"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.8B,Vn.B[lane]"}, {"name": "vdupq_lane_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly8x8_t vec", "const int lane"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.16B,Vn.B[lane]"}, {"name": "vdup_lane_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["poly16x4_t vec", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.4H,Vn.H[lane]"}, {"name": "vdupq_lane_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["poly16x4_t vec", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.8H,Vn.H[lane]"}, {"name": "vdup_lane_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t vec", "const int lane"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Dd,Vn.D[lane]"}, {"name": "vdupq_lane_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x1_t vec", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.2D,Vn.D[lane]"}, {"name": "vdup_laneq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x16_t vec", "const int lane"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.8B,Vn.B[lane]"}, {"name": "vdupq_laneq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t vec", "const int lane"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.16B,Vn.B[lane]"}, {"name": "vdup_laneq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x8_t vec", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.4H,Vn.H[lane]"}, {"name": "vdupq_laneq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t vec", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.8H,Vn.H[lane]"}, {"name": "vdup_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x4_t vec", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.2S,Vn.S[lane]"}, {"name": "vdupq_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t vec", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.4S,Vn.S[lane]"}, {"name": "vdup_laneq_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64x2_t vec", "const int lane"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Dd,Vn.D[lane]"}, {"name": "vdupq_laneq_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t vec", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.2D,Vn.D[lane]"}, {"name": "vdup_laneq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x16_t vec", "const int lane"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.8B,Vn.B[lane]"}, {"name": "vdupq_laneq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t vec", "const int lane"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.16B,Vn.B[lane]"}, {"name": "vdup_laneq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x8_t vec", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.4H,Vn.H[lane]"}, {"name": "vdupq_laneq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t vec", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.8H,Vn.H[lane]"}, {"name": "vdup_laneq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x4_t vec", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.2S,Vn.S[lane]"}, {"name": "vdupq_laneq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t vec", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.4S,Vn.S[lane]"}, {"name": "vdup_laneq_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64x2_t vec", "const int lane"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Dd,Vn.D[lane]"}, {"name": "vdupq_laneq_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t vec", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.2D,Vn.D[lane]"}, {"name": "vdup_laneq_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1_t"}, "arguments": ["poly64x2_t vec", "const int lane"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Dd,Vn.D[lane]"}, {"name": "vdupq_laneq_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2_t"}, "arguments": ["poly64x2_t vec", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.2D,Vn.D[lane]"}, {"name": "vdup_laneq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x4_t vec", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.2S,Vn.S[lane]"}, {"name": "vdupq_laneq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t vec", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.4S,Vn.S[lane]"}, {"name": "vdup_laneq_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x16_t vec", "const int lane"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.8B,Vn.B[lane]"}, {"name": "vdupq_laneq_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly8x16_t vec", "const int lane"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.16B,Vn.B[lane]"}, {"name": "vdup_laneq_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["poly16x8_t vec", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.4H,Vn.H[lane]"}, {"name": "vdupq_laneq_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["poly16x8_t vec", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.8H,Vn.H[lane]"}, {"name": "vdup_laneq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x2_t vec", "const int lane"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Dd,Vn.D[lane]"}, {"name": "vdupq_laneq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t vec", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.2D,Vn.D[lane]"}, {"name": "vcombine_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x8_t low", "int8x8_t high"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"low": {"register": "Vn.8B"}, "high": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Combine vectors", "base_instruction": ["DUP", "INS"], "operands": "Vd.1D,Vn.D[0]"}, {"name": "vcombine_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x4_t low", "int16x4_t high"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"low": {"register": "Vn.4H"}, "high": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Combine vectors", "base_instruction": ["DUP", "INS"], "operands": "Vd.1D,Vn.D[0]"}, {"name": "vcombine_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x2_t low", "int32x2_t high"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"low": {"register": "Vn.2S"}, "high": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Combine vectors", "base_instruction": ["DUP", "INS"], "operands": "Vd.1D,Vn.D[0]"}, {"name": "vcombine_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x1_t low", "int64x1_t high"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"low": {"register": "Vn.1D"}, "high": {"register": "Vm.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Combine vectors", "base_instruction": ["DUP", "INS"], "operands": "Vd.1D,Vn.D[0]"}, {"name": "vcombine_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x8_t low", "uint8x8_t high"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"low": {"register": "Vn.8B"}, "high": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Combine vectors", "base_instruction": ["DUP", "INS"], "operands": "Vd.1D,Vn.D[0]"}, {"name": "vcombine_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x4_t low", "uint16x4_t high"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"low": {"register": "Vn.4H"}, "high": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Combine vectors", "base_instruction": ["DUP", "INS"], "operands": "Vd.1D,Vn.D[0]"}, {"name": "vcombine_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x2_t low", "uint32x2_t high"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"low": {"register": "Vn.2S"}, "high": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Combine vectors", "base_instruction": ["DUP", "INS"], "operands": "Vd.1D,Vn.D[0]"}, {"name": "vcombine_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x1_t low", "uint64x1_t high"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"low": {"register": "Vn.1D"}, "high": {"register": "Vm.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Combine vectors", "base_instruction": ["DUP", "INS"], "operands": "Vd.1D,Vn.D[0]"}, {"name": "vcombine_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2_t"}, "arguments": ["poly64x1_t low", "poly64x1_t high"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"low": {"register": "Vn.1D"}, "high": {"register": "Vm.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Combine vectors", "base_instruction": ["DUP", "INS"], "operands": "Vd.1D,Vn.D[0]"}, {"name": "vcombine_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x4_t low", "float16x4_t high"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"low": {"register": "Vn.4H"}, "high": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Combine vectors", "base_instruction": ["DUP", "INS"], "operands": "Vd.1D,Vn.D[0]"}, {"name": "vcombine_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x2_t low", "float32x2_t high"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"low": {"register": "Vn.2S"}, "high": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Combine vectors", "base_instruction": ["DUP", "INS"], "operands": "Vd.1D,Vn.D[0]"}, {"name": "vcombine_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly8x8_t low", "poly8x8_t high"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"low": {"register": "Vn.8B"}, "high": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Combine vectors", "base_instruction": ["DUP", "INS"], "operands": "Vd.1D,Vn.D[0]"}, {"name": "vcombine_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["poly16x4_t low", "poly16x4_t high"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"low": {"register": "Vn.4H"}, "high": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Combine vectors", "base_instruction": ["DUP", "INS"], "operands": "Vd.1D,Vn.D[0]"}, {"name": "vcombine_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x1_t low", "float64x1_t high"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"low": {"register": "Vn.1D"}, "high": {"register": "Vm.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Combine vectors", "base_instruction": ["DUP", "INS"], "operands": "Vd.1D,Vn.D[0]"}, {"name": "vget_high_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x16_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Split vectors", "base_instruction": ["DUP"], "operands": "Vd.1D,Vn.D[1]"}, {"name": "vget_high_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x8_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Split vectors", "base_instruction": ["DUP"], "operands": "Vd.1D,Vn.D[1]"}, {"name": "vget_high_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x4_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Split vectors", "base_instruction": ["DUP"], "operands": "Vd.1D,Vn.D[1]"}, {"name": "vget_high_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64x2_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Split vectors", "base_instruction": ["DUP"], "operands": "Vd.1D,Vn.D[1]"}, {"name": "vget_high_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x16_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Split vectors", "base_instruction": ["DUP"], "operands": "Vd.1D,Vn.D[1]"}, {"name": "vget_high_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x8_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Split vectors", "base_instruction": ["DUP"], "operands": "Vd.1D,Vn.D[1]"}, {"name": "vget_high_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x4_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Split vectors", "base_instruction": ["DUP"], "operands": "Vd.1D,Vn.D[1]"}, {"name": "vget_high_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64x2_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Split vectors", "base_instruction": ["DUP"], "operands": "Vd.1D,Vn.D[1]"}, {"name": "vget_high_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1_t"}, "arguments": ["poly64x2_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Split vectors", "base_instruction": ["DUP"], "operands": "Vd.1D,Vn.D[1]"}, {"name": "vget_high_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Split vectors", "base_instruction": ["DUP"], "operands": "Vd.1D,Vn.D[1]"}, {"name": "vget_high_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Split vectors", "base_instruction": ["DUP"], "operands": "Vd.1D,Vn.D[1]"}, {"name": "vget_high_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x16_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Split vectors", "base_instruction": ["DUP"], "operands": "Vd.1D,Vn.D[1]"}, {"name": "vget_high_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["poly16x8_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Split vectors", "base_instruction": ["DUP"], "operands": "Vd.1D,Vn.D[1]"}, {"name": "vget_high_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Split vectors", "base_instruction": ["DUP"], "operands": "Vd.1D,Vn.D[1]"}, {"name": "vget_low_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x16_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Split vectors", "base_instruction": ["DUP"], "operands": "Vd.1D,Vn.D[0]"}, {"name": "vget_low_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x8_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Split vectors", "base_instruction": ["DUP"], "operands": "Vd.1D,Vn.D[0]"}, {"name": "vget_low_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x4_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Split vectors", "base_instruction": ["DUP"], "operands": "Vd.1D,Vn.D[0]"}, {"name": "vget_low_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64x2_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Split vectors", "base_instruction": ["DUP"], "operands": "Vd.1D,Vn.D[0]"}, {"name": "vget_low_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x16_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Split vectors", "base_instruction": ["DUP"], "operands": "Vd.1D,Vn.D[0]"}, {"name": "vget_low_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x8_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Split vectors", "base_instruction": ["DUP"], "operands": "Vd.1D,Vn.D[0]"}, {"name": "vget_low_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x4_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Split vectors", "base_instruction": ["DUP"], "operands": "Vd.1D,Vn.D[0]"}, {"name": "vget_low_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64x2_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Split vectors", "base_instruction": ["DUP"], "operands": "Vd.1D,Vn.D[0]"}, {"name": "vget_low_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1_t"}, "arguments": ["poly64x2_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Split vectors", "base_instruction": ["DUP"], "operands": "Vd.1D,Vn.D[0]"}, {"name": "vget_low_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Split vectors", "base_instruction": ["DUP"], "operands": "Vd.1D,Vn.D[0]"}, {"name": "vget_low_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Split vectors", "base_instruction": ["DUP"], "operands": "Vd.1D,Vn.D[0]"}, {"name": "vget_low_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x16_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Split vectors", "base_instruction": ["DUP"], "operands": "Vd.1D,Vn.D[0]"}, {"name": "vget_low_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["poly16x8_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Split vectors", "base_instruction": ["DUP"], "operands": "Vd.1D,Vn.D[0]"}, {"name": "vget_low_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Split vectors", "base_instruction": ["DUP"], "operands": "Vd.1D,Vn.D[0]"}, {"name": "vdupb_lane_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8_t"}, "arguments": ["int8x8_t vec", "const int lane"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["DUP"], "operands": "Bd,Vn.B[lane]"}, {"name": "vduph_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["int16x4_t vec", "const int lane"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["DUP"], "operands": "Hd,Vn.H[lane]"}, {"name": "vdups_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int32x2_t vec", "const int lane"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["DUP"], "operands": "Sd,Vn.S[lane]"}, {"name": "vdupd_lane_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["int64x1_t vec", "const int lane"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["DUP"], "operands": "Dd,Vn.D[lane]"}, {"name": "vdupb_lane_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8_t"}, "arguments": ["uint8x8_t vec", "const int lane"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["DUP"], "operands": "Bd,Vn.B[lane]"}, {"name": "vduph_lane_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["uint16x4_t vec", "const int lane"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["DUP"], "operands": "Hd,Vn.H[lane]"}, {"name": "vdups_lane_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["uint32x2_t vec", "const int lane"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["DUP"], "operands": "Sd,Vn.S[lane]"}, {"name": "vdupd_lane_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["uint64x1_t vec", "const int lane"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["DUP"], "operands": "Dd,Vn.D[lane]"}, {"name": "vdups_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["float32x2_t vec", "const int lane"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["DUP"], "operands": "Sd,Vn.S[lane]"}, {"name": "vdupd_lane_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64_t"}, "arguments": ["float64x1_t vec", "const int lane"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["DUP"], "operands": "Dd,Vn.D[lane]"}, {"name": "vdupb_lane_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8_t"}, "arguments": ["poly8x8_t vec", "const int lane"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["DUP"], "operands": "Bd,Vn.B[lane]"}, {"name": "vduph_lane_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16_t"}, "arguments": ["poly16x4_t vec", "const int lane"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["DUP"], "operands": "Hd,Vn.H[lane]"}, {"name": "vdupb_laneq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8_t"}, "arguments": ["int8x16_t vec", "const int lane"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["DUP"], "operands": "Bd,Vn.B[lane]"}, {"name": "vduph_laneq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["int16x8_t vec", "const int lane"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["DUP"], "operands": "Hd,Vn.H[lane]"}, {"name": "vdups_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int32x4_t vec", "const int lane"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["DUP"], "operands": "Sd,Vn.S[lane]"}, {"name": "vdupd_laneq_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["int64x2_t vec", "const int lane"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["DUP"], "operands": "Dd,Vn.D[lane]"}, {"name": "vdupb_laneq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8_t"}, "arguments": ["uint8x16_t vec", "const int lane"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["DUP"], "operands": "Bd,Vn.B[lane]"}, {"name": "vduph_laneq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["uint16x8_t vec", "const int lane"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["DUP"], "operands": "Hd,Vn.H[lane]"}, {"name": "vdups_laneq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["uint32x4_t vec", "const int lane"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["DUP"], "operands": "Sd,Vn.S[lane]"}, {"name": "vdupd_laneq_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["uint64x2_t vec", "const int lane"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["DUP"], "operands": "Dd,Vn.D[lane]"}, {"name": "vdups_laneq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["float32x4_t vec", "const int lane"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["DUP"], "operands": "Sd,Vn.S[lane]"}, {"name": "vdupd_laneq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64_t"}, "arguments": ["float64x2_t vec", "const int lane"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["DUP"], "operands": "Dd,Vn.D[lane]"}, {"name": "vdupb_laneq_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8_t"}, "arguments": ["poly8x16_t vec", "const int lane"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["DUP"], "operands": "Bd,Vn.B[lane]"}, {"name": "vduph_laneq_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16_t"}, "arguments": ["poly16x8_t vec", "const int lane"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["DUP"], "operands": "Hd,Vn.H[lane]"}, {"name": "vld1_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8_t const * ptr"], "results": [{"Vt.8B": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.8B},[Xn]"}, {"name": "vld1q_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8_t const * ptr"], "results": [{"Vt.16B": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.16B},[Xn]"}, {"name": "vld1_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16_t const * ptr"], "results": [{"Vt.4H": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.4H},[Xn]"}, {"name": "vld1q_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16_t const * ptr"], "results": [{"Vt.8H": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.8H},[Xn]"}, {"name": "vld1_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32_t const * ptr"], "results": [{"Vt.2S": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.2S},[Xn]"}, {"name": "vld1q_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32_t const * ptr"], "results": [{"Vt.4S": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.4S},[Xn]"}, {"name": "vld1_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64_t const * ptr"], "results": [{"Vt.1D": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.1D},[Xn]"}, {"name": "vld1q_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64_t const * ptr"], "results": [{"Vt.2D": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.2D},[Xn]"}, {"name": "vld1_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8_t const * ptr"], "results": [{"Vt.8B": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.8B},[Xn]"}, {"name": "vld1q_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8_t const * ptr"], "results": [{"Vt.16B": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.16B},[Xn]"}, {"name": "vld1_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16_t const * ptr"], "results": [{"Vt.4H": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.4H},[Xn]"}, {"name": "vld1q_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16_t const * ptr"], "results": [{"Vt.8H": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.8H},[Xn]"}, {"name": "vld1_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32_t const * ptr"], "results": [{"Vt.2S": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.2S},[Xn]"}, {"name": "vld1q_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32_t const * ptr"], "results": [{"Vt.4S": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.4S},[Xn]"}, {"name": "vld1_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64_t const * ptr"], "results": [{"Vt.1D": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.1D},[Xn]"}, {"name": "vld1q_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64_t const * ptr"], "results": [{"Vt.2D": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.2D},[Xn]"}, {"name": "vld1_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1_t"}, "arguments": ["poly64_t const * ptr"], "results": [{"Vt.1D": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.1D},[Xn]"}, {"name": "vld1q_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2_t"}, "arguments": ["poly64_t const * ptr"], "results": [{"Vt.2D": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.2D},[Xn]"}, {"name": "vld1_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16_t const * ptr"], "results": [{"Vt.4H": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.4H},[Xn]"}, {"name": "vld1q_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16_t const * ptr"], "results": [{"Vt.8H": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.8H},[Xn]"}, {"name": "vld1_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32_t const * ptr"], "results": [{"Vt.2S": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.2S},[Xn]"}, {"name": "vld1q_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32_t const * ptr"], "results": [{"Vt.4S": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.4S},[Xn]"}, {"name": "vld1_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8_t const * ptr"], "results": [{"Vt.8B": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.8B},[Xn]"}, {"name": "vld1q_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly8_t const * ptr"], "results": [{"Vt.16B": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.16B},[Xn]"}, {"name": "vld1_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["poly16_t const * ptr"], "results": [{"Vt.4H": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.4H},[Xn]"}, {"name": "vld1q_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["poly16_t const * ptr"], "results": [{"Vt.8H": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.8H},[Xn]"}, {"name": "vld1_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64_t const * ptr"], "results": [{"Vt.1D": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.1D},[Xn]"}, {"name": "vld1q_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64_t const * ptr"], "results": [{"Vt.2D": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.2D},[Xn]"}, {"name": "vld1_lane_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8_t const * ptr", "int8x8_t src", "const int lane"], "results": [{"Vt.8B": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.b}[lane],[Xn]"}, {"name": "vld1q_lane_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8_t const * ptr", "int8x16_t src", "const int lane"], "results": [{"Vt.16B": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.b}[lane],[Xn]"}, {"name": "vld1_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16_t const * ptr", "int16x4_t src", "const int lane"], "results": [{"Vt.4H": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.H}[lane],[Xn]"}, {"name": "vld1q_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16_t const * ptr", "int16x8_t src", "const int lane"], "results": [{"Vt.8H": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.H}[lane],[Xn]"}, {"name": "vld1_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32_t const * ptr", "int32x2_t src", "const int lane"], "results": [{"Vt.2S": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.S}[lane],[Xn]"}, {"name": "vld1q_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32_t const * ptr", "int32x4_t src", "const int lane"], "results": [{"Vt.4S": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.S}[lane],[Xn]"}, {"name": "vld1_lane_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64_t const * ptr", "int64x1_t src", "const int lane"], "results": [{"Vt.1D": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.D}[lane],[Xn]"}, {"name": "vld1q_lane_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64_t const * ptr", "int64x2_t src", "const int lane"], "results": [{"Vt.2D": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.D}[lane],[Xn]"}, {"name": "vld1_lane_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8_t const * ptr", "uint8x8_t src", "const int lane"], "results": [{"Vt.8B": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.B}[lane],[Xn]"}, {"name": "vld1q_lane_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8_t const * ptr", "uint8x16_t src", "const int lane"], "results": [{"Vt.16B": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.B}[lane],[Xn]"}, {"name": "vld1_lane_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16_t const * ptr", "uint16x4_t src", "const int lane"], "results": [{"Vt.4H": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.H}[lane],[Xn]"}, {"name": "vld1q_lane_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16_t const * ptr", "uint16x8_t src", "const int lane"], "results": [{"Vt.8H": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.H}[lane],[Xn]"}, {"name": "vld1_lane_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32_t const * ptr", "uint32x2_t src", "const int lane"], "results": [{"Vt.2S": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.S}[lane],[Xn]"}, {"name": "vld1q_lane_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32_t const * ptr", "uint32x4_t src", "const int lane"], "results": [{"Vt.4S": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.S}[lane],[Xn]"}, {"name": "vld1_lane_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64_t const * ptr", "uint64x1_t src", "const int lane"], "results": [{"Vt.1D": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.D}[lane],[Xn]"}, {"name": "vld1q_lane_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64_t const * ptr", "uint64x2_t src", "const int lane"], "results": [{"Vt.2D": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.D}[lane],[Xn]"}, {"name": "vld1_lane_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1_t"}, "arguments": ["poly64_t const * ptr", "poly64x1_t src", "const int lane"], "results": [{"Vt.1D": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.D}[lane],[Xn]"}, {"name": "vld1q_lane_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2_t"}, "arguments": ["poly64_t const * ptr", "poly64x2_t src", "const int lane"], "results": [{"Vt.2D": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.D}[lane],[Xn]"}, {"name": "vld1_lane_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16_t const * ptr", "float16x4_t src", "const int lane"], "results": [{"Vt.4H": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.H}[lane],[Xn]"}, {"name": "vld1q_lane_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16_t const * ptr", "float16x8_t src", "const int lane"], "results": [{"Vt.8H": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.H}[lane],[Xn]"}, {"name": "vld1_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32_t const * ptr", "float32x2_t src", "const int lane"], "results": [{"Vt.2S": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.S}[lane],[Xn]"}, {"name": "vld1q_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32_t const * ptr", "float32x4_t src", "const int lane"], "results": [{"Vt.4S": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.S}[lane],[Xn]"}, {"name": "vld1_lane_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8_t const * ptr", "poly8x8_t src", "const int lane"], "results": [{"Vt.8B": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.B}[lane],[Xn]"}, {"name": "vld1q_lane_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly8_t const * ptr", "poly8x16_t src", "const int lane"], "results": [{"Vt.16B": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.B}[lane],[Xn]"}, {"name": "vld1_lane_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["poly16_t const * ptr", "poly16x4_t src", "const int lane"], "results": [{"Vt.4H": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.H}[lane],[Xn]"}, {"name": "vld1q_lane_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["poly16_t const * ptr", "poly16x8_t src", "const int lane"], "results": [{"Vt.8H": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.H}[lane],[Xn]"}, {"name": "vld1_lane_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64_t const * ptr", "float64x1_t src", "const int lane"], "results": [{"Vt.1D": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.D}[lane],[Xn]"}, {"name": "vld1q_lane_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64_t const * ptr", "float64x2_t src", "const int lane"], "results": [{"Vt.2D": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.D}[lane],[Xn]"}, {"name": "vld1_dup_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8_t const * ptr"], "results": [{"Vt.8B": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD1R"], "operands": "{Vt.8B},[Xn]"}, {"name": "vld1q_dup_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8_t const * ptr"], "results": [{"Vt.16B": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD1R"], "operands": "{Vt.16B},[Xn]"}, {"name": "vld1_dup_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16_t const * ptr"], "results": [{"Vt.4H": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD1R"], "operands": "{Vt.4H},[Xn]"}, {"name": "vld1q_dup_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16_t const * ptr"], "results": [{"Vt.8H": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD1R"], "operands": "{Vt.8H},[Xn]"}, {"name": "vld1_dup_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32_t const * ptr"], "results": [{"Vt.2S": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD1R"], "operands": "{Vt.2S},[Xn]"}, {"name": "vld1q_dup_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32_t const * ptr"], "results": [{"Vt.4S": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD1R"], "operands": "{Vt.4S},[Xn]"}, {"name": "vld1_dup_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64_t const * ptr"], "results": [{"Vt.1D": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.1D},[Xn]"}, {"name": "vld1q_dup_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64_t const * ptr"], "results": [{"Vt.2D": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD1R"], "operands": "{Vt.2D},[Xn]"}, {"name": "vld1_dup_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8_t const * ptr"], "results": [{"Vt.8B": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD1R"], "operands": "{Vt.8B},[Xn]"}, {"name": "vld1q_dup_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8_t const * ptr"], "results": [{"Vt.16B": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD1R"], "operands": "{Vt.16B},[Xn]"}, {"name": "vld1_dup_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16_t const * ptr"], "results": [{"Vt.4H": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD1R"], "operands": "{Vt.4H},[Xn]"}, {"name": "vld1q_dup_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16_t const * ptr"], "results": [{"Vt.8H": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD1R"], "operands": "{Vt.8H},[Xn]"}, {"name": "vld1_dup_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32_t const * ptr"], "results": [{"Vt.2S": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD1R"], "operands": "{Vt.2S},[Xn]"}, {"name": "vld1q_dup_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32_t const * ptr"], "results": [{"Vt.4S": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD1R"], "operands": "{Vt.4S},[Xn]"}, {"name": "vld1_dup_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64_t const * ptr"], "results": [{"Vt.1D": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.1D},[Xn]"}, {"name": "vld1q_dup_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64_t const * ptr"], "results": [{"Vt.2D": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD1R"], "operands": "{Vt.2D},[Xn]"}, {"name": "vld1_dup_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1_t"}, "arguments": ["poly64_t const * ptr"], "results": [{"Vt.1D": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.1D},[Xn]"}, {"name": "vld1q_dup_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2_t"}, "arguments": ["poly64_t const * ptr"], "results": [{"Vt.2D": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD1R"], "operands": "{Vt.2D},[Xn]"}, {"name": "vld1_dup_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16_t const * ptr"], "results": [{"Vt.4H": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD1R"], "operands": "{Vt.4H},[Xn]"}, {"name": "vld1q_dup_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16_t const * ptr"], "results": [{"Vt.8H": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD1R"], "operands": "{Vt.8H},[Xn]"}, {"name": "vld1_dup_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32_t const * ptr"], "results": [{"Vt.2S": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD1R"], "operands": "{Vt.2S},[Xn]"}, {"name": "vld1q_dup_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32_t const * ptr"], "results": [{"Vt.4S": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD1R"], "operands": "{Vt.4S},[Xn]"}, {"name": "vld1_dup_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8_t const * ptr"], "results": [{"Vt.8B": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD1R"], "operands": "{Vt.8B},[Xn]"}, {"name": "vld1q_dup_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly8_t const * ptr"], "results": [{"Vt.16B": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD1R"], "operands": "{Vt.16B},[Xn]"}, {"name": "vld1_dup_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["poly16_t const * ptr"], "results": [{"Vt.4H": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD1R"], "operands": "{Vt.4H},[Xn]"}, {"name": "vld1q_dup_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["poly16_t const * ptr"], "results": [{"Vt.8H": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD1R"], "operands": "{Vt.8H},[Xn]"}, {"name": "vld1_dup_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64_t const * ptr"], "results": [{"Vt.1D": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.1D},[Xn]"}, {"name": "vld1q_dup_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64_t const * ptr"], "results": [{"Vt.2D": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD1R"], "operands": "{Vt.2D},[Xn]"}, {"name": "vst1_s8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int8_t * ptr", "int8x8_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.8B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.8B},[Xn]"}, {"name": "vst1q_s8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int8_t * ptr", "int8x16_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.16B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.16B},[Xn]"}, {"name": "vst1_s16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int16_t * ptr", "int16x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.4H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.4H},[Xn]"}, {"name": "vst1q_s16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int16_t * ptr", "int16x8_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.8H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.8H},[Xn]"}, {"name": "vst1_s32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int32_t * ptr", "int32x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.2S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.2S},[Xn]"}, {"name": "vst1q_s32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int32_t * ptr", "int32x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.4S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.4S},[Xn]"}, {"name": "vst1_s64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int64_t * ptr", "int64x1_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.1D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.1D},[Xn]"}, {"name": "vst1q_s64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int64_t * ptr", "int64x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.2D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.2D},[Xn]"}, {"name": "vst1_u8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint8_t * ptr", "uint8x8_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.8B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.8B},[Xn]"}, {"name": "vst1q_u8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint8_t * ptr", "uint8x16_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.16B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.16B},[Xn]"}, {"name": "vst1_u16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint16_t * ptr", "uint16x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.4H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.4H},[Xn]"}, {"name": "vst1q_u16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint16_t * ptr", "uint16x8_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.8H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.8H},[Xn]"}, {"name": "vst1_u32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint32_t * ptr", "uint32x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.2S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.2S},[Xn]"}, {"name": "vst1q_u32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint32_t * ptr", "uint32x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.4S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.4S},[Xn]"}, {"name": "vst1_u64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint64_t * ptr", "uint64x1_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.1D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.1D},[Xn]"}, {"name": "vst1q_u64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint64_t * ptr", "uint64x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.2D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.2D},[Xn]"}, {"name": "vst1_p64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly64_t * ptr", "poly64x1_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.1D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.1D},[Xn]"}, {"name": "vst1q_p64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly64_t * ptr", "poly64x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.2D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.2D},[Xn]"}, {"name": "vst1_f16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float16_t * ptr", "float16x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.4H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.4H},[Xn]"}, {"name": "vst1q_f16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float16_t * ptr", "float16x8_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.8H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.8H},[Xn]"}, {"name": "vst1_f32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float32_t * ptr", "float32x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.2S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.2S},[Xn]"}, {"name": "vst1q_f32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float32_t * ptr", "float32x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.4S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.4S},[Xn]"}, {"name": "vst1_p8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly8_t * ptr", "poly8x8_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.8B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.8B},[Xn]"}, {"name": "vst1q_p8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly8_t * ptr", "poly8x16_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.16B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.16B},[Xn]"}, {"name": "vst1_p16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly16_t * ptr", "poly16x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.4H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.4H},[Xn]"}, {"name": "vst1q_p16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly16_t * ptr", "poly16x8_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.8H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.8H},[Xn]"}, {"name": "vst1_f64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float64_t * ptr", "float64x1_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.1D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.1D},[Xn]"}, {"name": "vst1q_f64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float64_t * ptr", "float64x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.2D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.2D},[Xn]"}, {"name": "vst1_lane_s8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int8_t * ptr", "int8x8_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.b}[lane],[Xn]"}, {"name": "vst1q_lane_s8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int8_t * ptr", "int8x16_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.b}[lane],[Xn]"}, {"name": "vst1_lane_s16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int16_t * ptr", "int16x4_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.h}[lane],[Xn]"}, {"name": "vst1q_lane_s16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int16_t * ptr", "int16x8_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.h}[lane],[Xn]"}, {"name": "vst1_lane_s32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int32_t * ptr", "int32x2_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.s}[lane],[Xn]"}, {"name": "vst1q_lane_s32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int32_t * ptr", "int32x4_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.s}[lane],[Xn]"}, {"name": "vst1_lane_s64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int64_t * ptr", "int64x1_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.d}[lane],[Xn]"}, {"name": "vst1q_lane_s64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int64_t * ptr", "int64x2_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.d}[lane],[Xn]"}, {"name": "vst1_lane_u8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint8_t * ptr", "uint8x8_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.b}[lane],[Xn]"}, {"name": "vst1q_lane_u8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint8_t * ptr", "uint8x16_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.b}[lane],[Xn]"}, {"name": "vst1_lane_u16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint16_t * ptr", "uint16x4_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.h}[lane],[Xn]"}, {"name": "vst1q_lane_u16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint16_t * ptr", "uint16x8_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.h}[lane],[Xn]"}, {"name": "vst1_lane_u32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint32_t * ptr", "uint32x2_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.s}[lane],[Xn]"}, {"name": "vst1q_lane_u32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint32_t * ptr", "uint32x4_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.s}[lane],[Xn]"}, {"name": "vst1_lane_u64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint64_t * ptr", "uint64x1_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.d}[lane],[Xn]"}, {"name": "vst1q_lane_u64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint64_t * ptr", "uint64x2_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.d}[lane],[Xn]"}, {"name": "vst1_lane_p64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly64_t * ptr", "poly64x1_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.d}[lane],[Xn]"}, {"name": "vst1q_lane_p64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly64_t * ptr", "poly64x2_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.d}[lane],[Xn]"}, {"name": "vst1_lane_f16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float16_t * ptr", "float16x4_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.h}[lane],[Xn]"}, {"name": "vst1q_lane_f16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float16_t * ptr", "float16x8_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.h}[lane],[Xn]"}, {"name": "vst1_lane_f32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float32_t * ptr", "float32x2_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.s}[lane],[Xn]"}, {"name": "vst1q_lane_f32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float32_t * ptr", "float32x4_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.s}[lane],[Xn]"}, {"name": "vst1_lane_p8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly8_t * ptr", "poly8x8_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.b}[lane],[Xn]"}, {"name": "vst1q_lane_p8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly8_t * ptr", "poly8x16_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.b}[lane],[Xn]"}, {"name": "vst1_lane_p16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly16_t * ptr", "poly16x4_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.h}[lane],[Xn]"}, {"name": "vst1q_lane_p16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly16_t * ptr", "poly16x8_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.h}[lane],[Xn]"}, {"name": "vst1_lane_f64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float64_t * ptr", "float64x1_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.d}[lane],[Xn]"}, {"name": "vst1q_lane_f64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float64_t * ptr", "float64x2_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.d}[lane],[Xn]"}, {"name": "vld2_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8x2_t"}, "arguments": ["int8_t const * ptr"], "results": [{"Vt2.8B": "result.val[1]"}, {"Vt.8B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.8B - Vt2.8B},[Xn]"}, {"name": "vld2q_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16x2_t"}, "arguments": ["int8_t const * ptr"], "results": [{"Vt2.16B": "result.val[1]"}, {"Vt.16B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.16B - Vt2.16B},[Xn]"}, {"name": "vld2_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4x2_t"}, "arguments": ["int16_t const * ptr"], "results": [{"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.4H - Vt2.4H},[Xn]"}, {"name": "vld2q_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8x2_t"}, "arguments": ["int16_t const * ptr"], "results": [{"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.8H - Vt2.8H},[Xn]"}, {"name": "vld2_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2x2_t"}, "arguments": ["int32_t const * ptr"], "results": [{"Vt2.2S": "result.val[1]"}, {"Vt.2S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.2S - Vt2.2S},[Xn]"}, {"name": "vld2q_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4x2_t"}, "arguments": ["int32_t const * ptr"], "results": [{"Vt2.4S": "result.val[1]"}, {"Vt.4S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.4S - Vt2.4S},[Xn]"}, {"name": "vld2_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8x2_t"}, "arguments": ["uint8_t const * ptr"], "results": [{"Vt2.8B": "result.val[1]"}, {"Vt.8B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.8B - Vt2.8B},[Xn]"}, {"name": "vld2q_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16x2_t"}, "arguments": ["uint8_t const * ptr"], "results": [{"Vt2.16B": "result.val[1]"}, {"Vt.16B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.16B - Vt2.16B},[Xn]"}, {"name": "vld2_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4x2_t"}, "arguments": ["uint16_t const * ptr"], "results": [{"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.4H - Vt2.4H},[Xn]"}, {"name": "vld2q_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8x2_t"}, "arguments": ["uint16_t const * ptr"], "results": [{"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.8H - Vt2.8H},[Xn]"}, {"name": "vld2_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2x2_t"}, "arguments": ["uint32_t const * ptr"], "results": [{"Vt2.2S": "result.val[1]"}, {"Vt.2S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.2S - Vt2.2S},[Xn]"}, {"name": "vld2q_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4x2_t"}, "arguments": ["uint32_t const * ptr"], "results": [{"Vt2.4S": "result.val[1]"}, {"Vt.4S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.4S - Vt2.4S},[Xn]"}, {"name": "vld2_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4x2_t"}, "arguments": ["float16_t const * ptr"], "results": [{"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.4H - Vt2.4H},[Xn]"}, {"name": "vld2q_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8x2_t"}, "arguments": ["float16_t const * ptr"], "results": [{"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.8H - Vt2.8H},[Xn]"}, {"name": "vld2_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2x2_t"}, "arguments": ["float32_t const * ptr"], "results": [{"Vt2.2S": "result.val[1]"}, {"Vt.2S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.2S - Vt2.2S},[Xn]"}, {"name": "vld2q_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4x2_t"}, "arguments": ["float32_t const * ptr"], "results": [{"Vt2.4S": "result.val[1]"}, {"Vt.4S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.4S - Vt2.4S},[Xn]"}, {"name": "vld2_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8x2_t"}, "arguments": ["poly8_t const * ptr"], "results": [{"Vt2.8B": "result.val[1]"}, {"Vt.8B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.8B - Vt2.8B},[Xn]"}, {"name": "vld2q_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16x2_t"}, "arguments": ["poly8_t const * ptr"], "results": [{"Vt2.16B": "result.val[1]"}, {"Vt.16B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.16B - Vt2.16B},[Xn]"}, {"name": "vld2_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4x2_t"}, "arguments": ["poly16_t const * ptr"], "results": [{"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.4H - Vt2.4H},[Xn]"}, {"name": "vld2q_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8x2_t"}, "arguments": ["poly16_t const * ptr"], "results": [{"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.8H - Vt2.8H},[Xn]"}, {"name": "vld2_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1x2_t"}, "arguments": ["int64_t const * ptr"], "results": [{"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.1D - Vt2.1D},[Xn]"}, {"name": "vld2_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1x2_t"}, "arguments": ["uint64_t const * ptr"], "results": [{"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.1D - Vt2.1D},[Xn]"}, {"name": "vld2_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1x2_t"}, "arguments": ["poly64_t const * ptr"], "results": [{"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.1D - Vt2.1D},[Xn]"}, {"name": "vld2q_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2x2_t"}, "arguments": ["int64_t const * ptr"], "results": [{"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.2D - Vt2.2D},[Xn]"}, {"name": "vld2q_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2x2_t"}, "arguments": ["uint64_t const * ptr"], "results": [{"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.2D - Vt2.2D},[Xn]"}, {"name": "vld2q_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2x2_t"}, "arguments": ["poly64_t const * ptr"], "results": [{"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.2D - Vt2.2D},[Xn]"}, {"name": "vld2_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1x2_t"}, "arguments": ["float64_t const * ptr"], "results": [{"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.1D - Vt2.1D},[Xn]"}, {"name": "vld2q_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2x2_t"}, "arguments": ["float64_t const * ptr"], "results": [{"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.2D - Vt2.2D},[Xn]"}, {"name": "vld3_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8x3_t"}, "arguments": ["int8_t const * ptr"], "results": [{"Vt3.8B": "result.val[2]"}, {"Vt2.8B": "result.val[1]"}, {"Vt.8B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.8B - Vt3.8B},[Xn]"}, {"name": "vld3q_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16x3_t"}, "arguments": ["int8_t const * ptr"], "results": [{"Vt3.16B": "result.val[2]"}, {"Vt2.16B": "result.val[1]"}, {"Vt.16B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.16B - Vt3.16B},[Xn]"}, {"name": "vld3_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4x3_t"}, "arguments": ["int16_t const * ptr"], "results": [{"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.4H - Vt3.4H},[Xn]"}, {"name": "vld3q_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8x3_t"}, "arguments": ["int16_t const * ptr"], "results": [{"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.8H - Vt3.8H},[Xn]"}, {"name": "vld3_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2x3_t"}, "arguments": ["int32_t const * ptr"], "results": [{"Vt3.2S": "result.val[2]"}, {"Vt2.2S": "result.val[1]"}, {"Vt.2S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.2S - Vt3.2S},[Xn]"}, {"name": "vld3q_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4x3_t"}, "arguments": ["int32_t const * ptr"], "results": [{"Vt3.4S": "result.val[2]"}, {"Vt2.4S": "result.val[1]"}, {"Vt.4S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.4S - Vt3.4S},[Xn]"}, {"name": "vld3_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8x3_t"}, "arguments": ["uint8_t const * ptr"], "results": [{"Vt3.8B": "result.val[2]"}, {"Vt2.8B": "result.val[1]"}, {"Vt.8B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.8B - Vt3.8B},[Xn]"}, {"name": "vld3q_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16x3_t"}, "arguments": ["uint8_t const * ptr"], "results": [{"Vt3.16B": "result.val[2]"}, {"Vt2.16B": "result.val[1]"}, {"Vt.16B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.16B - Vt3.16B},[Xn]"}, {"name": "vld3_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4x3_t"}, "arguments": ["uint16_t const * ptr"], "results": [{"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.4H - Vt3.4H},[Xn]"}, {"name": "vld3q_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8x3_t"}, "arguments": ["uint16_t const * ptr"], "results": [{"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.8H - Vt3.8H},[Xn]"}, {"name": "vld3_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2x3_t"}, "arguments": ["uint32_t const * ptr"], "results": [{"Vt3.2S": "result.val[2]"}, {"Vt2.2S": "result.val[1]"}, {"Vt.2S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.2S - Vt3.2S},[Xn]"}, {"name": "vld3q_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4x3_t"}, "arguments": ["uint32_t const * ptr"], "results": [{"Vt3.4S": "result.val[2]"}, {"Vt2.4S": "result.val[1]"}, {"Vt.4S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.4S - Vt3.4S},[Xn]"}, {"name": "vld3_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4x3_t"}, "arguments": ["float16_t const * ptr"], "results": [{"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.4H - Vt3.4H},[Xn]"}, {"name": "vld3q_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8x3_t"}, "arguments": ["float16_t const * ptr"], "results": [{"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.8H - Vt3.8H},[Xn]"}, {"name": "vld3_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2x3_t"}, "arguments": ["float32_t const * ptr"], "results": [{"Vt3.2S": "result.val[2]"}, {"Vt2.2S": "result.val[1]"}, {"Vt.2S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.2S - Vt3.2S},[Xn]"}, {"name": "vld3q_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4x3_t"}, "arguments": ["float32_t const * ptr"], "results": [{"Vt3.4S": "result.val[2]"}, {"Vt2.4S": "result.val[1]"}, {"Vt.4S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.4S - Vt3.4S},[Xn]"}, {"name": "vld3_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8x3_t"}, "arguments": ["poly8_t const * ptr"], "results": [{"Vt3.8B": "result.val[2]"}, {"Vt2.8B": "result.val[1]"}, {"Vt.8B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.8B - Vt3.8B},[Xn]"}, {"name": "vld3q_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16x3_t"}, "arguments": ["poly8_t const * ptr"], "results": [{"Vt3.16B": "result.val[2]"}, {"Vt2.16B": "result.val[1]"}, {"Vt.16B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.16B - Vt3.16B},[Xn]"}, {"name": "vld3_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4x3_t"}, "arguments": ["poly16_t const * ptr"], "results": [{"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.4H - Vt3.4H},[Xn]"}, {"name": "vld3q_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8x3_t"}, "arguments": ["poly16_t const * ptr"], "results": [{"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.8H - Vt3.8H},[Xn]"}, {"name": "vld3_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1x3_t"}, "arguments": ["int64_t const * ptr"], "results": [{"Vt3.1D": "result.val[2]"}, {"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.1D - Vt3.1D},[Xn]"}, {"name": "vld3_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1x3_t"}, "arguments": ["uint64_t const * ptr"], "results": [{"Vt3.1D": "result.val[2]"}, {"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.1D - Vt3.1D},[Xn]"}, {"name": "vld3_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1x3_t"}, "arguments": ["poly64_t const * ptr"], "results": [{"Vt3.1D": "result.val[2]"}, {"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.1D - Vt3.1D},[Xn]"}, {"name": "vld3q_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2x3_t"}, "arguments": ["int64_t const * ptr"], "results": [{"Vt3.2D": "result.val[2]"}, {"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.2D - Vt3.2D},[Xn]"}, {"name": "vld3q_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2x3_t"}, "arguments": ["uint64_t const * ptr"], "results": [{"Vt3.2D": "result.val[2]"}, {"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.2D - Vt3.2D},[Xn]"}, {"name": "vld3q_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2x3_t"}, "arguments": ["poly64_t const * ptr"], "results": [{"Vt3.2D": "result.val[2]"}, {"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.2D - Vt3.2D},[Xn]"}, {"name": "vld3_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1x3_t"}, "arguments": ["float64_t const * ptr"], "results": [{"Vt3.1D": "result.val[2]"}, {"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.1D - Vt3.1D},[Xn]"}, {"name": "vld3q_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2x3_t"}, "arguments": ["float64_t const * ptr"], "results": [{"Vt3.2D": "result.val[2]"}, {"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.2D - Vt3.2D},[Xn]"}, {"name": "vld4_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8x4_t"}, "arguments": ["int8_t const * ptr"], "results": [{"Vt4.8B": "result.val[3]"}, {"Vt3.8B": "result.val[2]"}, {"Vt2.8B": "result.val[1]"}, {"Vt.8B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.8B - Vt4.8B},[Xn]"}, {"name": "vld4q_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16x4_t"}, "arguments": ["int8_t const * ptr"], "results": [{"Vt4.16B": "result.val[3]"}, {"Vt3.16B": "result.val[2]"}, {"Vt2.16B": "result.val[1]"}, {"Vt.16B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.16B - Vt4.16B},[Xn]"}, {"name": "vld4_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4x4_t"}, "arguments": ["int16_t const * ptr"], "results": [{"Vt4.4H": "result.val[3]"}, {"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.4H - Vt4.4H},[Xn]"}, {"name": "vld4q_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8x4_t"}, "arguments": ["int16_t const * ptr"], "results": [{"Vt4.8H": "result.val[3]"}, {"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.8H - Vt4.8H},[Xn]"}, {"name": "vld4_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2x4_t"}, "arguments": ["int32_t const * ptr"], "results": [{"Vt4.2S": "result.val[3]"}, {"Vt3.2S": "result.val[2]"}, {"Vt2.2S": "result.val[1]"}, {"Vt.2S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.2S - Vt4.2S},[Xn]"}, {"name": "vld4q_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4x4_t"}, "arguments": ["int32_t const * ptr"], "results": [{"Vt4.4S": "result.val[3]"}, {"Vt3.4S": "result.val[2]"}, {"Vt2.4S": "result.val[1]"}, {"Vt.4S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.4S - Vt4.4S},[Xn]"}, {"name": "vld4_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8x4_t"}, "arguments": ["uint8_t const * ptr"], "results": [{"Vt4.8B": "result.val[3]"}, {"Vt3.8B": "result.val[2]"}, {"Vt2.8B": "result.val[1]"}, {"Vt.8B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.8B - Vt4.8B},[Xn]"}, {"name": "vld4q_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16x4_t"}, "arguments": ["uint8_t const * ptr"], "results": [{"Vt4.16B": "result.val[3]"}, {"Vt3.16B": "result.val[2]"}, {"Vt2.16B": "result.val[1]"}, {"Vt.16B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.16B - Vt4.16B},[Xn]"}, {"name": "vld4_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4x4_t"}, "arguments": ["uint16_t const * ptr"], "results": [{"Vt4.4H": "result.val[3]"}, {"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.4H - Vt4.4H},[Xn]"}, {"name": "vld4q_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8x4_t"}, "arguments": ["uint16_t const * ptr"], "results": [{"Vt4.8H": "result.val[3]"}, {"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.8H - Vt4.8H},[Xn]"}, {"name": "vld4_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2x4_t"}, "arguments": ["uint32_t const * ptr"], "results": [{"Vt4.2S": "result.val[3]"}, {"Vt3.2S": "result.val[2]"}, {"Vt2.2S": "result.val[1]"}, {"Vt.2S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.2S - Vt4.2S},[Xn]"}, {"name": "vld4q_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4x4_t"}, "arguments": ["uint32_t const * ptr"], "results": [{"Vt4.4S": "result.val[3]"}, {"Vt3.4S": "result.val[2]"}, {"Vt2.4S": "result.val[1]"}, {"Vt.4S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.4S - Vt4.4S},[Xn]"}, {"name": "vld4_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4x4_t"}, "arguments": ["float16_t const * ptr"], "results": [{"Vt4.4H": "result.val[3]"}, {"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.4H - Vt4.4H},[Xn]"}, {"name": "vld4q_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8x4_t"}, "arguments": ["float16_t const * ptr"], "results": [{"Vt4.8H": "result.val[3]"}, {"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.8H - Vt4.8H},[Xn]"}, {"name": "vld4_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2x4_t"}, "arguments": ["float32_t const * ptr"], "results": [{"Vt4.2S": "result.val[3]"}, {"Vt3.2S": "result.val[2]"}, {"Vt2.2S": "result.val[1]"}, {"Vt.2S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.2S - Vt4.2S},[Xn]"}, {"name": "vld4q_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4x4_t"}, "arguments": ["float32_t const * ptr"], "results": [{"Vt4.4S": "result.val[3]"}, {"Vt3.4S": "result.val[2]"}, {"Vt2.4S": "result.val[1]"}, {"Vt.4S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.4S - Vt4.4S},[Xn]"}, {"name": "vld4_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8x4_t"}, "arguments": ["poly8_t const * ptr"], "results": [{"Vt4.8B": "result.val[3]"}, {"Vt3.8B": "result.val[2]"}, {"Vt2.8B": "result.val[1]"}, {"Vt.8B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.8B - Vt4.8B},[Xn]"}, {"name": "vld4q_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16x4_t"}, "arguments": ["poly8_t const * ptr"], "results": [{"Vt4.16B": "result.val[3]"}, {"Vt3.16B": "result.val[2]"}, {"Vt2.16B": "result.val[1]"}, {"Vt.16B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.16B - Vt4.16B},[Xn]"}, {"name": "vld4_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4x4_t"}, "arguments": ["poly16_t const * ptr"], "results": [{"Vt4.4H": "result.val[3]"}, {"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.4H - Vt4.4H},[Xn]"}, {"name": "vld4q_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8x4_t"}, "arguments": ["poly16_t const * ptr"], "results": [{"Vt4.8H": "result.val[3]"}, {"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.8H - Vt4.8H},[Xn]"}, {"name": "vld4_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1x4_t"}, "arguments": ["int64_t const * ptr"], "results": [{"Vt4.1D": "result.val[3]"}, {"Vt3.1D": "result.val[2]"}, {"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.1D - Vt4.1D},[Xn]"}, {"name": "vld4_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1x4_t"}, "arguments": ["uint64_t const * ptr"], "results": [{"Vt4.1D": "result.val[3]"}, {"Vt3.1D": "result.val[2]"}, {"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.1D - Vt4.1D},[Xn]"}, {"name": "vld4_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1x4_t"}, "arguments": ["poly64_t const * ptr"], "results": [{"Vt4.1D": "result.val[3]"}, {"Vt3.1D": "result.val[2]"}, {"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.1D - Vt4.1D},[Xn]"}, {"name": "vld4q_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2x4_t"}, "arguments": ["int64_t const * ptr"], "results": [{"Vt4.2D": "result.val[3]"}, {"Vt3.2D": "result.val[2]"}, {"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.2D - Vt4.2D},[Xn]"}, {"name": "vld4q_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2x4_t"}, "arguments": ["uint64_t const * ptr"], "results": [{"Vt4.2D": "result.val[3]"}, {"Vt3.2D": "result.val[2]"}, {"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.2D - Vt4.2D},[Xn]"}, {"name": "vld4q_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2x4_t"}, "arguments": ["poly64_t const * ptr"], "results": [{"Vt4.2D": "result.val[3]"}, {"Vt3.2D": "result.val[2]"}, {"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.2D - Vt4.2D},[Xn]"}, {"name": "vld4_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1x4_t"}, "arguments": ["float64_t const * ptr"], "results": [{"Vt4.1D": "result.val[3]"}, {"Vt3.1D": "result.val[2]"}, {"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.1D - Vt4.1D},[Xn]"}, {"name": "vld4q_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2x4_t"}, "arguments": ["float64_t const * ptr"], "results": [{"Vt4.2D": "result.val[3]"}, {"Vt3.2D": "result.val[2]"}, {"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.2D - Vt4.2D},[Xn]"}, {"name": "vld2_dup_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8x2_t"}, "arguments": ["int8_t const * ptr"], "results": [{"Vt2.8B": "result.val[1]"}, {"Vt.8B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD2R"], "operands": "{Vt.8B - Vt2.8B},[Xn]"}, {"name": "vld2q_dup_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16x2_t"}, "arguments": ["int8_t const * ptr"], "results": [{"Vt2.16B": "result.val[1]"}, {"Vt.16B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD2R"], "operands": "{Vt.16B - Vt2.16B},[Xn]"}, {"name": "vld2_dup_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4x2_t"}, "arguments": ["int16_t const * ptr"], "results": [{"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD2R"], "operands": "{Vt.4H - Vt2.4H},[Xn]"}, {"name": "vld2q_dup_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8x2_t"}, "arguments": ["int16_t const * ptr"], "results": [{"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD2R"], "operands": "{Vt.8H - Vt2.8H},[Xn]"}, {"name": "vld2_dup_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2x2_t"}, "arguments": ["int32_t const * ptr"], "results": [{"Vt2.2S": "result.val[1]"}, {"Vt.2S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD2R"], "operands": "{Vt.2S - Vt2.2S},[Xn]"}, {"name": "vld2q_dup_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4x2_t"}, "arguments": ["int32_t const * ptr"], "results": [{"Vt2.4S": "result.val[1]"}, {"Vt.4S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD2R"], "operands": "{Vt.4S - Vt2.4S},[Xn]"}, {"name": "vld2_dup_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8x2_t"}, "arguments": ["uint8_t const * ptr"], "results": [{"Vt2.8B": "result.val[1]"}, {"Vt.8B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD2R"], "operands": "{Vt.8B - Vt2.8B},[Xn]"}, {"name": "vld2q_dup_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16x2_t"}, "arguments": ["uint8_t const * ptr"], "results": [{"Vt2.16B": "result.val[1]"}, {"Vt.16B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD2R"], "operands": "{Vt.16B - Vt2.16B},[Xn]"}, {"name": "vld2_dup_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4x2_t"}, "arguments": ["uint16_t const * ptr"], "results": [{"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD2R"], "operands": "{Vt.4H - Vt2.4H},[Xn]"}, {"name": "vld2q_dup_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8x2_t"}, "arguments": ["uint16_t const * ptr"], "results": [{"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD2R"], "operands": "{Vt.8H - Vt2.8H},[Xn]"}, {"name": "vld2_dup_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2x2_t"}, "arguments": ["uint32_t const * ptr"], "results": [{"Vt2.2S": "result.val[1]"}, {"Vt.2S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD2R"], "operands": "{Vt.2S - Vt2.2S},[Xn]"}, {"name": "vld2q_dup_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4x2_t"}, "arguments": ["uint32_t const * ptr"], "results": [{"Vt2.4S": "result.val[1]"}, {"Vt.4S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD2R"], "operands": "{Vt.4S - Vt2.4S},[Xn]"}, {"name": "vld2_dup_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4x2_t"}, "arguments": ["float16_t const * ptr"], "results": [{"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD2R"], "operands": "{Vt.4H - Vt2.4H},[Xn]"}, {"name": "vld2q_dup_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8x2_t"}, "arguments": ["float16_t const * ptr"], "results": [{"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD2R"], "operands": "{Vt.8H - Vt2.8H},[Xn]"}, {"name": "vld2_dup_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2x2_t"}, "arguments": ["float32_t const * ptr"], "results": [{"Vt2.2S": "result.val[1]"}, {"Vt.2S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD2R"], "operands": "{Vt.2S - Vt2.2S},[Xn]"}, {"name": "vld2q_dup_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4x2_t"}, "arguments": ["float32_t const * ptr"], "results": [{"Vt2.4S": "result.val[1]"}, {"Vt.4S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD2R"], "operands": "{Vt.4S - Vt2.4S},[Xn]"}, {"name": "vld2_dup_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8x2_t"}, "arguments": ["poly8_t const * ptr"], "results": [{"Vt2.8B": "result.val[1]"}, {"Vt.8B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD2R"], "operands": "{Vt.8B - Vt2.8B},[Xn]"}, {"name": "vld2q_dup_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16x2_t"}, "arguments": ["poly8_t const * ptr"], "results": [{"Vt2.16B": "result.val[1]"}, {"Vt.16B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD2R"], "operands": "{Vt.16B - Vt2.16B},[Xn]"}, {"name": "vld2_dup_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4x2_t"}, "arguments": ["poly16_t const * ptr"], "results": [{"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD2R"], "operands": "{Vt.4H - Vt2.4H},[Xn]"}, {"name": "vld2q_dup_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8x2_t"}, "arguments": ["poly16_t const * ptr"], "results": [{"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD2R"], "operands": "{Vt.8H - Vt2.8H},[Xn]"}, {"name": "vld2_dup_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1x2_t"}, "arguments": ["int64_t const * ptr"], "results": [{"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD2R"], "operands": "{Vt.1D - Vt2.1D},[Xn]"}, {"name": "vld2_dup_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1x2_t"}, "arguments": ["uint64_t const * ptr"], "results": [{"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD2R"], "operands": "{Vt.1D - Vt2.1D},[Xn]"}, {"name": "vld2_dup_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1x2_t"}, "arguments": ["poly64_t const * ptr"], "results": [{"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD2R"], "operands": "{Vt.1D - Vt2.1D},[Xn]"}, {"name": "vld2q_dup_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2x2_t"}, "arguments": ["int64_t const * ptr"], "results": [{"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD2R"], "operands": "{Vt.2D - Vt2.2D},[Xn]"}, {"name": "vld2q_dup_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2x2_t"}, "arguments": ["uint64_t const * ptr"], "results": [{"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD2R"], "operands": "{Vt.2D - Vt2.2D},[Xn]"}, {"name": "vld2q_dup_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2x2_t"}, "arguments": ["poly64_t const * ptr"], "results": [{"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD2R"], "operands": "{Vt.2D - Vt2.2D},[Xn]"}, {"name": "vld2_dup_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1x2_t"}, "arguments": ["float64_t const * ptr"], "results": [{"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD2R"], "operands": "{Vt.1D - Vt2.1D},[Xn]"}, {"name": "vld2q_dup_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2x2_t"}, "arguments": ["float64_t const * ptr"], "results": [{"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD2R"], "operands": "{Vt.2D - Vt2.2D},[Xn]"}, {"name": "vld3_dup_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8x3_t"}, "arguments": ["int8_t const * ptr"], "results": [{"Vt3.8B": "result.val[2]"}, {"Vt2.8B": "result.val[1]"}, {"Vt.8B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD3R"], "operands": "{Vt.8B - Vt3.8B},[Xn]"}, {"name": "vld3q_dup_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16x3_t"}, "arguments": ["int8_t const * ptr"], "results": [{"Vt3.16B": "result.val[2]"}, {"Vt2.16B": "result.val[1]"}, {"Vt.16B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD3R"], "operands": "{Vt.16B - Vt3.16B},[Xn]"}, {"name": "vld3_dup_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4x3_t"}, "arguments": ["int16_t const * ptr"], "results": [{"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD3R"], "operands": "{Vt.4H - Vt3.4H},[Xn]"}, {"name": "vld3q_dup_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8x3_t"}, "arguments": ["int16_t const * ptr"], "results": [{"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD3R"], "operands": "{Vt.8H - Vt3.8H},[Xn]"}, {"name": "vld3_dup_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2x3_t"}, "arguments": ["int32_t const * ptr"], "results": [{"Vt3.2S": "result.val[2]"}, {"Vt2.2S": "result.val[1]"}, {"Vt.2S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD3R"], "operands": "{Vt.2S - Vt3.2S},[Xn]"}, {"name": "vld3q_dup_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4x3_t"}, "arguments": ["int32_t const * ptr"], "results": [{"Vt3.4S": "result.val[2]"}, {"Vt2.4S": "result.val[1]"}, {"Vt.4S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD3R"], "operands": "{Vt.4S - Vt3.4S},[Xn]"}, {"name": "vld3_dup_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8x3_t"}, "arguments": ["uint8_t const * ptr"], "results": [{"Vt3.8B": "result.val[2]"}, {"Vt2.8B": "result.val[1]"}, {"Vt.8B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD3R"], "operands": "{Vt.8B - Vt3.8B},[Xn]"}, {"name": "vld3q_dup_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16x3_t"}, "arguments": ["uint8_t const * ptr"], "results": [{"Vt3.16B": "result.val[2]"}, {"Vt2.16B": "result.val[1]"}, {"Vt.16B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD3R"], "operands": "{Vt.16B - Vt3.16B},[Xn]"}, {"name": "vld3_dup_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4x3_t"}, "arguments": ["uint16_t const * ptr"], "results": [{"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD3R"], "operands": "{Vt.4H - Vt3.4H},[Xn]"}, {"name": "vld3q_dup_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8x3_t"}, "arguments": ["uint16_t const * ptr"], "results": [{"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD3R"], "operands": "{Vt.8H - Vt3.8H},[Xn]"}, {"name": "vld3_dup_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2x3_t"}, "arguments": ["uint32_t const * ptr"], "results": [{"Vt3.2S": "result.val[2]"}, {"Vt2.2S": "result.val[1]"}, {"Vt.2S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD3R"], "operands": "{Vt.2S - Vt3.2S},[Xn]"}, {"name": "vld3q_dup_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4x3_t"}, "arguments": ["uint32_t const * ptr"], "results": [{"Vt3.4S": "result.val[2]"}, {"Vt2.4S": "result.val[1]"}, {"Vt.4S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD3R"], "operands": "{Vt.4S - Vt3.4S},[Xn]"}, {"name": "vld3_dup_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4x3_t"}, "arguments": ["float16_t const * ptr"], "results": [{"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD3R"], "operands": "{Vt.4H - Vt3.4H},[Xn]"}, {"name": "vld3q_dup_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8x3_t"}, "arguments": ["float16_t const * ptr"], "results": [{"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD3R"], "operands": "{Vt.8H - Vt3.8H},[Xn]"}, {"name": "vld3_dup_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2x3_t"}, "arguments": ["float32_t const * ptr"], "results": [{"Vt3.2S": "result.val[2]"}, {"Vt2.2S": "result.val[1]"}, {"Vt.2S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD3R"], "operands": "{Vt.2S - Vt3.2S},[Xn]"}, {"name": "vld3q_dup_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4x3_t"}, "arguments": ["float32_t const * ptr"], "results": [{"Vt3.4S": "result.val[2]"}, {"Vt2.4S": "result.val[1]"}, {"Vt.4S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD3R"], "operands": "{Vt.4S - Vt3.4S},[Xn]"}, {"name": "vld3_dup_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8x3_t"}, "arguments": ["poly8_t const * ptr"], "results": [{"Vt3.8B": "result.val[2]"}, {"Vt2.8B": "result.val[1]"}, {"Vt.8B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD3R"], "operands": "{Vt.8B - Vt3.8B},[Xn]"}, {"name": "vld3q_dup_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16x3_t"}, "arguments": ["poly8_t const * ptr"], "results": [{"Vt3.16B": "result.val[2]"}, {"Vt2.16B": "result.val[1]"}, {"Vt.16B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD3R"], "operands": "{Vt.16B - Vt3.16B},[Xn]"}, {"name": "vld3_dup_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4x3_t"}, "arguments": ["poly16_t const * ptr"], "results": [{"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD3R"], "operands": "{Vt.4H - Vt3.4H},[Xn]"}, {"name": "vld3q_dup_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8x3_t"}, "arguments": ["poly16_t const * ptr"], "results": [{"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD3R"], "operands": "{Vt.8H - Vt3.8H},[Xn]"}, {"name": "vld3_dup_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1x3_t"}, "arguments": ["int64_t const * ptr"], "results": [{"Vt3.1D": "result.val[2]"}, {"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD3R"], "operands": "{Vt.1D - Vt3.1D},[Xn]"}, {"name": "vld3_dup_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1x3_t"}, "arguments": ["uint64_t const * ptr"], "results": [{"Vt3.1D": "result.val[2]"}, {"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD3R"], "operands": "{Vt.1D - Vt3.1D},[Xn]"}, {"name": "vld3_dup_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1x3_t"}, "arguments": ["poly64_t const * ptr"], "results": [{"Vt3.1D": "result.val[2]"}, {"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD3R"], "operands": "{Vt.1D - Vt3.1D},[Xn]"}, {"name": "vld3q_dup_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2x3_t"}, "arguments": ["int64_t const * ptr"], "results": [{"Vt3.2D": "result.val[2]"}, {"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD3R"], "operands": "{Vt.2D - Vt3.2D},[Xn]"}, {"name": "vld3q_dup_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2x3_t"}, "arguments": ["uint64_t const * ptr"], "results": [{"Vt3.2D": "result.val[2]"}, {"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD3R"], "operands": "{Vt.2D - Vt3.2D},[Xn]"}, {"name": "vld3q_dup_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2x3_t"}, "arguments": ["poly64_t const * ptr"], "results": [{"Vt3.2D": "result.val[2]"}, {"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD3R"], "operands": "{Vt.2D - Vt3.2D},[Xn]"}, {"name": "vld3_dup_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1x3_t"}, "arguments": ["float64_t const * ptr"], "results": [{"Vt3.1D": "result.val[2]"}, {"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD3R"], "operands": "{Vt.1D - Vt3.1D},[Xn]"}, {"name": "vld3q_dup_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2x3_t"}, "arguments": ["float64_t const * ptr"], "results": [{"Vt3.2D": "result.val[2]"}, {"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD3R"], "operands": "{Vt.2D - Vt3.2D},[Xn]"}, {"name": "vld4_dup_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8x4_t"}, "arguments": ["int8_t const * ptr"], "results": [{"Vt4.8B": "result.val[3]"}, {"Vt3.8B": "result.val[2]"}, {"Vt2.8B": "result.val[1]"}, {"Vt.8B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD4R"], "operands": "{Vt.8B - Vt4.8B},[Xn]"}, {"name": "vld4q_dup_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16x4_t"}, "arguments": ["int8_t const * ptr"], "results": [{"Vt4.16B": "result.val[3]"}, {"Vt3.16B": "result.val[2]"}, {"Vt2.16B": "result.val[1]"}, {"Vt.16B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD4R"], "operands": "{Vt.16B - Vt4.16B},[Xn]"}, {"name": "vld4_dup_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4x4_t"}, "arguments": ["int16_t const * ptr"], "results": [{"Vt4.4H": "result.val[3]"}, {"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD4R"], "operands": "{Vt.4H - Vt4.4H},[Xn]"}, {"name": "vld4q_dup_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8x4_t"}, "arguments": ["int16_t const * ptr"], "results": [{"Vt4.8H": "result.val[3]"}, {"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD4R"], "operands": "{Vt.8H - Vt4.8H},[Xn]"}, {"name": "vld4_dup_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2x4_t"}, "arguments": ["int32_t const * ptr"], "results": [{"Vt4.2S": "result.val[3]"}, {"Vt3.2S": "result.val[2]"}, {"Vt2.2S": "result.val[1]"}, {"Vt.2S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD4R"], "operands": "{Vt.2S - Vt4.2S},[Xn]"}, {"name": "vld4q_dup_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4x4_t"}, "arguments": ["int32_t const * ptr"], "results": [{"Vt4.4S": "result.val[3]"}, {"Vt3.4S": "result.val[2]"}, {"Vt2.4S": "result.val[1]"}, {"Vt.4S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD4R"], "operands": "{Vt.4S - Vt4.4S},[Xn]"}, {"name": "vld4_dup_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8x4_t"}, "arguments": ["uint8_t const * ptr"], "results": [{"Vt4.8B": "result.val[3]"}, {"Vt3.8B": "result.val[2]"}, {"Vt2.8B": "result.val[1]"}, {"Vt.8B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD4R"], "operands": "{Vt.8B - Vt4.8B},[Xn]"}, {"name": "vld4q_dup_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16x4_t"}, "arguments": ["uint8_t const * ptr"], "results": [{"Vt4.16B": "result.val[3]"}, {"Vt3.16B": "result.val[2]"}, {"Vt2.16B": "result.val[1]"}, {"Vt.16B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD4R"], "operands": "{Vt.16B - Vt4.16B},[Xn]"}, {"name": "vld4_dup_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4x4_t"}, "arguments": ["uint16_t const * ptr"], "results": [{"Vt4.4H": "result.val[3]"}, {"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD4R"], "operands": "{Vt.4H - Vt4.4H},[Xn]"}, {"name": "vld4q_dup_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8x4_t"}, "arguments": ["uint16_t const * ptr"], "results": [{"Vt4.8H": "result.val[3]"}, {"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD4R"], "operands": "{Vt.8H - Vt4.8H},[Xn]"}, {"name": "vld4_dup_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2x4_t"}, "arguments": ["uint32_t const * ptr"], "results": [{"Vt4.2S": "result.val[3]"}, {"Vt3.2S": "result.val[2]"}, {"Vt2.2S": "result.val[1]"}, {"Vt.2S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD4R"], "operands": "{Vt.2S - Vt4.2S},[Xn]"}, {"name": "vld4q_dup_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4x4_t"}, "arguments": ["uint32_t const * ptr"], "results": [{"Vt4.4S": "result.val[3]"}, {"Vt3.4S": "result.val[2]"}, {"Vt2.4S": "result.val[1]"}, {"Vt.4S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD4R"], "operands": "{Vt.4S - Vt4.4S},[Xn]"}, {"name": "vld4_dup_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4x4_t"}, "arguments": ["float16_t const * ptr"], "results": [{"Vt4.4H": "result.val[3]"}, {"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD4R"], "operands": "{Vt.4H - Vt4.4H},[Xn]"}, {"name": "vld4q_dup_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8x4_t"}, "arguments": ["float16_t const * ptr"], "results": [{"Vt4.8H": "result.val[3]"}, {"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD4R"], "operands": "{Vt.8H - Vt4.8H},[Xn]"}, {"name": "vld4_dup_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2x4_t"}, "arguments": ["float32_t const * ptr"], "results": [{"Vt4.2S": "result.val[3]"}, {"Vt3.2S": "result.val[2]"}, {"Vt2.2S": "result.val[1]"}, {"Vt.2S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD4R"], "operands": "{Vt.2S - Vt4.2S},[Xn]"}, {"name": "vld4q_dup_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4x4_t"}, "arguments": ["float32_t const * ptr"], "results": [{"Vt4.4S": "result.val[3]"}, {"Vt3.4S": "result.val[2]"}, {"Vt2.4S": "result.val[1]"}, {"Vt.4S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD4R"], "operands": "{Vt.4S - Vt4.4S},[Xn]"}, {"name": "vld4_dup_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8x4_t"}, "arguments": ["poly8_t const * ptr"], "results": [{"Vt4.8B": "result.val[3]"}, {"Vt3.8B": "result.val[2]"}, {"Vt2.8B": "result.val[1]"}, {"Vt.8B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD4R"], "operands": "{Vt.8B - Vt4.8B},[Xn]"}, {"name": "vld4q_dup_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16x4_t"}, "arguments": ["poly8_t const * ptr"], "results": [{"Vt4.16B": "result.val[3]"}, {"Vt3.16B": "result.val[2]"}, {"Vt2.16B": "result.val[1]"}, {"Vt.16B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD4R"], "operands": "{Vt.16B - Vt4.16B},[Xn]"}, {"name": "vld4_dup_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4x4_t"}, "arguments": ["poly16_t const * ptr"], "results": [{"Vt4.4H": "result.val[3]"}, {"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD4R"], "operands": "{Vt.4H - Vt4.4H},[Xn]"}, {"name": "vld4q_dup_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8x4_t"}, "arguments": ["poly16_t const * ptr"], "results": [{"Vt4.8H": "result.val[3]"}, {"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD4R"], "operands": "{Vt.8H - Vt4.8H},[Xn]"}, {"name": "vld4_dup_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1x4_t"}, "arguments": ["int64_t const * ptr"], "results": [{"Vt4.1D": "result.val[3]"}, {"Vt3.1D": "result.val[2]"}, {"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD4R"], "operands": "{Vt.1D - Vt4.1D},[Xn]"}, {"name": "vld4_dup_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1x4_t"}, "arguments": ["uint64_t const * ptr"], "results": [{"Vt4.1D": "result.val[3]"}, {"Vt3.1D": "result.val[2]"}, {"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD4R"], "operands": "{Vt.1D - Vt4.1D},[Xn]"}, {"name": "vld4_dup_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1x4_t"}, "arguments": ["poly64_t const * ptr"], "results": [{"Vt4.1D": "result.val[3]"}, {"Vt3.1D": "result.val[2]"}, {"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD4R"], "operands": "{Vt.1D - Vt4.1D},[Xn]"}, {"name": "vld4q_dup_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2x4_t"}, "arguments": ["int64_t const * ptr"], "results": [{"Vt4.2D": "result.val[3]"}, {"Vt3.2D": "result.val[2]"}, {"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD4R"], "operands": "{Vt.2D - Vt4.2D},[Xn]"}, {"name": "vld4q_dup_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2x4_t"}, "arguments": ["uint64_t const * ptr"], "results": [{"Vt4.2D": "result.val[3]"}, {"Vt3.2D": "result.val[2]"}, {"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD4R"], "operands": "{Vt.2D - Vt4.2D},[Xn]"}, {"name": "vld4q_dup_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2x4_t"}, "arguments": ["poly64_t const * ptr"], "results": [{"Vt4.2D": "result.val[3]"}, {"Vt3.2D": "result.val[2]"}, {"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD4R"], "operands": "{Vt.2D - Vt4.2D},[Xn]"}, {"name": "vld4_dup_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1x4_t"}, "arguments": ["float64_t const * ptr"], "results": [{"Vt4.1D": "result.val[3]"}, {"Vt3.1D": "result.val[2]"}, {"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD4R"], "operands": "{Vt.1D - Vt4.1D},[Xn]"}, {"name": "vld4q_dup_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2x4_t"}, "arguments": ["float64_t const * ptr"], "results": [{"Vt4.2D": "result.val[3]"}, {"Vt3.2D": "result.val[2]"}, {"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD4R"], "operands": "{Vt.2D - Vt4.2D},[Xn]"}, {"name": "vst2_s8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int8_t * ptr", "int8x8x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.8B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.8B - Vt2.8B},[Xn]"}, {"name": "vst2q_s8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int8_t * ptr", "int8x16x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.16B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.16B - Vt2.16B},[Xn]"}, {"name": "vst2_s16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int16_t * ptr", "int16x4x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.4H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.4H - Vt2.4H},[Xn]"}, {"name": "vst2q_s16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int16_t * ptr", "int16x8x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.8H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.8H - Vt2.8H},[Xn]"}, {"name": "vst2_s32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int32_t * ptr", "int32x2x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.2S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.2S - Vt2.2S},[Xn]"}, {"name": "vst2q_s32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int32_t * ptr", "int32x4x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.4S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.4S - Vt2.4S},[Xn]"}, {"name": "vst2_u8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint8_t * ptr", "uint8x8x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.8B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.8B - Vt2.8B},[Xn]"}, {"name": "vst2q_u8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint8_t * ptr", "uint8x16x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.16B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.16B - Vt2.16B},[Xn]"}, {"name": "vst2_u16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint16_t * ptr", "uint16x4x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.4H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.4H - Vt2.4H},[Xn]"}, {"name": "vst2q_u16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint16_t * ptr", "uint16x8x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.8H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.8H - Vt2.8H},[Xn]"}, {"name": "vst2_u32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint32_t * ptr", "uint32x2x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.2S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.2S - Vt2.2S},[Xn]"}, {"name": "vst2q_u32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint32_t * ptr", "uint32x4x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.4S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.4S - Vt2.4S},[Xn]"}, {"name": "vst2_f16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float16_t * ptr", "float16x4x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.4H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.4H - Vt2.4H},[Xn]"}, {"name": "vst2q_f16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float16_t * ptr", "float16x8x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.8H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.8H - Vt2.8H},[Xn]"}, {"name": "vst2_f32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float32_t * ptr", "float32x2x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.2S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.2S - Vt2.2S},[Xn]"}, {"name": "vst2q_f32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float32_t * ptr", "float32x4x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.4S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.4S - Vt2.4S},[Xn]"}, {"name": "vst2_p8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly8_t * ptr", "poly8x8x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.8B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.8B - Vt2.8B},[Xn]"}, {"name": "vst2q_p8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly8_t * ptr", "poly8x16x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.16B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.16B - Vt2.16B},[Xn]"}, {"name": "vst2_p16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly16_t * ptr", "poly16x4x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.4H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.4H - Vt2.4H},[Xn]"}, {"name": "vst2q_p16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly16_t * ptr", "poly16x8x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.8H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.8H - Vt2.8H},[Xn]"}, {"name": "vst2_s64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int64_t * ptr", "int64x1x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.1D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.1D - Vt2.1D},[Xn]"}, {"name": "vst2_u64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint64_t * ptr", "uint64x1x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.1D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.1D - Vt2.1D},[Xn]"}, {"name": "vst2_p64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly64_t * ptr", "poly64x1x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.1D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.1D - Vt2.1D},[Xn]"}, {"name": "vst2q_s64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int64_t * ptr", "int64x2x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.2D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.2D - Vt2.2D},[Xn]"}, {"name": "vst2q_u64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint64_t * ptr", "uint64x2x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.2D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.2D - Vt2.2D},[Xn]"}, {"name": "vst2q_p64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly64_t * ptr", "poly64x2x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.2D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.2D - Vt2.2D},[Xn]"}, {"name": "vst2_f64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float64_t * ptr", "float64x1x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.1D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.1D - Vt2.1D},[Xn]"}, {"name": "vst2q_f64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float64_t * ptr", "float64x2x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.2D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.2D - Vt2.2D},[Xn]"}, {"name": "vst3_s8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int8_t * ptr", "int8x8x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.8B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.8B - Vt3.8B},[Xn]"}, {"name": "vst3q_s8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int8_t * ptr", "int8x16x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.16B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.16B - Vt3.16B},[Xn]"}, {"name": "vst3_s16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int16_t * ptr", "int16x4x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.4H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.4H - Vt3.4H},[Xn]"}, {"name": "vst3q_s16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int16_t * ptr", "int16x8x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.8H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.8H - Vt3.8H},[Xn]"}, {"name": "vst3_s32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int32_t * ptr", "int32x2x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.2S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.2S - Vt3.2S},[Xn]"}, {"name": "vst3q_s32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int32_t * ptr", "int32x4x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.4S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.4S - Vt3.4S},[Xn]"}, {"name": "vst3_u8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint8_t * ptr", "uint8x8x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.8B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.8B - Vt3.8B},[Xn]"}, {"name": "vst3q_u8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint8_t * ptr", "uint8x16x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.16B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.16B - Vt3.16B},[Xn]"}, {"name": "vst3_u16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint16_t * ptr", "uint16x4x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.4H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.4H - Vt3.4H},[Xn]"}, {"name": "vst3q_u16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint16_t * ptr", "uint16x8x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.8H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.8H - Vt3.8H},[Xn]"}, {"name": "vst3_u32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint32_t * ptr", "uint32x2x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.2S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.2S - Vt3.2S},[Xn]"}, {"name": "vst3q_u32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint32_t * ptr", "uint32x4x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.4S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.4S - Vt3.4S},[Xn]"}, {"name": "vst3_f16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float16_t * ptr", "float16x4x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.4H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.4H - Vt3.4H},[Xn]"}, {"name": "vst3q_f16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float16_t * ptr", "float16x8x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.8H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.8H - Vt3.8H},[Xn]"}, {"name": "vst3_f32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float32_t * ptr", "float32x2x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.2S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.2S - Vt3.2S},[Xn]"}, {"name": "vst3q_f32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float32_t * ptr", "float32x4x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.4S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.4S - Vt3.4S},[Xn]"}, {"name": "vst3_p8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly8_t * ptr", "poly8x8x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.8B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.8B - Vt3.8B},[Xn]"}, {"name": "vst3q_p8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly8_t * ptr", "poly8x16x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.16B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.16B - Vt3.16B},[Xn]"}, {"name": "vst3_p16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly16_t * ptr", "poly16x4x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.4H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.4H - Vt3.4H},[Xn]"}, {"name": "vst3q_p16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly16_t * ptr", "poly16x8x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.8H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.8H - Vt3.8H},[Xn]"}, {"name": "vst3_s64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int64_t * ptr", "int64x1x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.1D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.1D - Vt3.1D},[Xn]"}, {"name": "vst3_u64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint64_t * ptr", "uint64x1x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.1D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.1D - Vt3.1D},[Xn]"}, {"name": "vst3_p64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly64_t * ptr", "poly64x1x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.1D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.1D - Vt3.1D},[Xn]"}, {"name": "vst3q_s64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int64_t * ptr", "int64x2x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.2D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.2D - Vt3.2D},[Xn]"}, {"name": "vst3q_u64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint64_t * ptr", "uint64x2x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.2D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.2D - Vt3.2D},[Xn]"}, {"name": "vst3q_p64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly64_t * ptr", "poly64x2x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.2D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.2D - Vt3.2D},[Xn]"}, {"name": "vst3_f64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float64_t * ptr", "float64x1x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.1D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.1D - Vt3.1D},[Xn]"}, {"name": "vst3q_f64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float64_t * ptr", "float64x2x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.2D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.2D - Vt3.2D},[Xn]"}, {"name": "vst4_s8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int8_t * ptr", "int8x8x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.8B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.8B - Vt4.8B},[Xn]"}, {"name": "vst4q_s8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int8_t * ptr", "int8x16x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.16B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.16B - Vt4.16B},[Xn]"}, {"name": "vst4_s16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int16_t * ptr", "int16x4x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.4H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.4H - Vt4.4H},[Xn]"}, {"name": "vst4q_s16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int16_t * ptr", "int16x8x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.8H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.8H - Vt4.8H},[Xn]"}, {"name": "vst4_s32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int32_t * ptr", "int32x2x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.2S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.2S - Vt4.2S},[Xn]"}, {"name": "vst4q_s32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int32_t * ptr", "int32x4x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.4S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.4S - Vt4.4S},[Xn]"}, {"name": "vst4_u8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint8_t * ptr", "uint8x8x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.8B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.8B - Vt4.8B},[Xn]"}, {"name": "vst4q_u8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint8_t * ptr", "uint8x16x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.16B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.16B - Vt4.16B},[Xn]"}, {"name": "vst4_u16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint16_t * ptr", "uint16x4x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.4H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.4H - Vt4.4H},[Xn]"}, {"name": "vst4q_u16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint16_t * ptr", "uint16x8x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.8H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.8H - Vt4.8H},[Xn]"}, {"name": "vst4_u32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint32_t * ptr", "uint32x2x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.2S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.2S - Vt4.2S},[Xn]"}, {"name": "vst4q_u32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint32_t * ptr", "uint32x4x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.4S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.4S - Vt4.4S},[Xn]"}, {"name": "vst4_f16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float16_t * ptr", "float16x4x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.4H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.4H - Vt4.4H},[Xn]"}, {"name": "vst4q_f16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float16_t * ptr", "float16x8x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.8H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.8H - Vt4.8H},[Xn]"}, {"name": "vst4_f32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float32_t * ptr", "float32x2x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.2S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.2S - Vt4.2S},[Xn]"}, {"name": "vst4q_f32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float32_t * ptr", "float32x4x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.4S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.4S - Vt4.4S},[Xn]"}, {"name": "vst4_p8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly8_t * ptr", "poly8x8x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.8B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.8B - Vt4.8B},[Xn]"}, {"name": "vst4q_p8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly8_t * ptr", "poly8x16x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.16B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.16B - Vt4.16B},[Xn]"}, {"name": "vst4_p16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly16_t * ptr", "poly16x4x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.4H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.4H - Vt4.4H},[Xn]"}, {"name": "vst4q_p16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly16_t * ptr", "poly16x8x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.8H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.8H - Vt4.8H},[Xn]"}, {"name": "vst4_s64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int64_t * ptr", "int64x1x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.1D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.1D - Vt4.1D},[Xn]"}, {"name": "vst4_u64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint64_t * ptr", "uint64x1x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.1D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.1D - Vt4.1D},[Xn]"}, {"name": "vst4_p64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly64_t * ptr", "poly64x1x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.1D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.1D - Vt4.1D},[Xn]"}, {"name": "vst4q_s64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int64_t * ptr", "int64x2x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.2D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.2D - Vt4.2D},[Xn]"}, {"name": "vst4q_u64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint64_t * ptr", "uint64x2x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.2D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.2D - Vt4.2D},[Xn]"}, {"name": "vst4q_p64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly64_t * ptr", "poly64x2x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.2D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.2D - Vt4.2D},[Xn]"}, {"name": "vst4_f64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float64_t * ptr", "float64x1x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.1D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.1D - Vt4.1D},[Xn]"}, {"name": "vst4q_f64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float64_t * ptr", "float64x2x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.2D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.2D - Vt4.2D},[Xn]"}, {"name": "vld2_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4x2_t"}, "arguments": ["int16_t const * ptr", "int16x4x2_t src", "const int lane"], "results": [{"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt2.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.h - Vt2.h}[lane],[Xn]"}, {"name": "vld2q_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8x2_t"}, "arguments": ["int16_t const * ptr", "int16x8x2_t src", "const int lane"], "results": [{"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt2.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.h - Vt2.h}[lane],[Xn]"}, {"name": "vld2_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2x2_t"}, "arguments": ["int32_t const * ptr", "int32x2x2_t src", "const int lane"], "results": [{"Vt2.2S": "result.val[1]"}, {"Vt.2S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt2.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.s - Vt2.s}[lane],[Xn]"}, {"name": "vld2q_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4x2_t"}, "arguments": ["int32_t const * ptr", "int32x4x2_t src", "const int lane"], "results": [{"Vt2.4S": "result.val[1]"}, {"Vt.4S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt2.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.s - Vt2.s}[lane],[Xn]"}, {"name": "vld2_lane_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4x2_t"}, "arguments": ["uint16_t const * ptr", "uint16x4x2_t src", "const int lane"], "results": [{"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt2.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.h - Vt2.h}[lane],[Xn]"}, {"name": "vld2q_lane_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8x2_t"}, "arguments": ["uint16_t const * ptr", "uint16x8x2_t src", "const int lane"], "results": [{"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt2.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.h - Vt2.h}[lane],[Xn]"}, {"name": "vld2_lane_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2x2_t"}, "arguments": ["uint32_t const * ptr", "uint32x2x2_t src", "const int lane"], "results": [{"Vt2.2S": "result.val[1]"}, {"Vt.2S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt2.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.s - Vt2.s}[lane],[Xn]"}, {"name": "vld2q_lane_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4x2_t"}, "arguments": ["uint32_t const * ptr", "uint32x4x2_t src", "const int lane"], "results": [{"Vt2.4S": "result.val[1]"}, {"Vt.4S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt2.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.s - Vt2.s}[lane],[Xn]"}, {"name": "vld2_lane_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4x2_t"}, "arguments": ["float16_t const * ptr", "float16x4x2_t src", "const int lane"], "results": [{"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt2.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.h - Vt2.h}[lane],[Xn]"}, {"name": "vld2q_lane_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8x2_t"}, "arguments": ["float16_t const * ptr", "float16x8x2_t src", "const int lane"], "results": [{"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt2.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.h - Vt2.h}[lane],[Xn]"}, {"name": "vld2_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2x2_t"}, "arguments": ["float32_t const * ptr", "float32x2x2_t src", "const int lane"], "results": [{"Vt2.2S": "result.val[1]"}, {"Vt.2S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt2.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.s - Vt2.s}[lane],[Xn]"}, {"name": "vld2q_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4x2_t"}, "arguments": ["float32_t const * ptr", "float32x4x2_t src", "const int lane"], "results": [{"Vt2.4S": "result.val[1]"}, {"Vt.4S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt2.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.s - Vt2.s}[lane],[Xn]"}, {"name": "vld2_lane_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4x2_t"}, "arguments": ["poly16_t const * ptr", "poly16x4x2_t src", "const int lane"], "results": [{"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt2.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.h - Vt2.h}[lane],[Xn]"}, {"name": "vld2q_lane_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8x2_t"}, "arguments": ["poly16_t const * ptr", "poly16x8x2_t src", "const int lane"], "results": [{"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt2.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.h - Vt2.h}[lane],[Xn]"}, {"name": "vld2_lane_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8x2_t"}, "arguments": ["int8_t const * ptr", "int8x8x2_t src", "const int lane"], "results": [{"Vt2.8B": "result.val[1]"}, {"Vt.8B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt2.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.b - Vt2.b}[lane],[Xn]"}, {"name": "vld2_lane_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8x2_t"}, "arguments": ["uint8_t const * ptr", "uint8x8x2_t src", "const int lane"], "results": [{"Vt2.8B": "result.val[1]"}, {"Vt.8B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt2.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.b - Vt2.b}[lane],[Xn]"}, {"name": "vld2_lane_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8x2_t"}, "arguments": ["poly8_t const * ptr", "poly8x8x2_t src", "const int lane"], "results": [{"Vt2.8B": "result.val[1]"}, {"Vt.8B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt2.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.b - Vt2.b}[lane],[Xn]"}, {"name": "vld2q_lane_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16x2_t"}, "arguments": ["int8_t const * ptr", "int8x16x2_t src", "const int lane"], "results": [{"Vt2.16B": "result.val[1]"}, {"Vt.16B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt2.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.b - Vt2.b}[lane],[Xn]"}, {"name": "vld2q_lane_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16x2_t"}, "arguments": ["uint8_t const * ptr", "uint8x16x2_t src", "const int lane"], "results": [{"Vt2.16B": "result.val[1]"}, {"Vt.16B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt2.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.b - Vt2.b}[lane],[Xn]"}, {"name": "vld2q_lane_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16x2_t"}, "arguments": ["poly8_t const * ptr", "poly8x16x2_t src", "const int lane"], "results": [{"Vt2.16B": "result.val[1]"}, {"Vt.16B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt2.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.b - Vt2.b}[lane],[Xn]"}, {"name": "vld2_lane_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1x2_t"}, "arguments": ["int64_t const * ptr", "int64x1x2_t src", "const int lane"], "results": [{"ptr": "Xn"}, {"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt2.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.d - Vt2.d}[lane],[Xn]"}, {"name": "vld2q_lane_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2x2_t"}, "arguments": ["int64_t const * ptr", "int64x2x2_t src", "const int lane"], "results": [{"ptr": "Xn"}, {"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt2.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.d - Vt2.d}[lane],[Xn]"}, {"name": "vld2_lane_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1x2_t"}, "arguments": ["uint64_t const * ptr", "uint64x1x2_t src", "const int lane"], "results": [{"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt2.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.d - Vt2.d}[lane],[Xn]"}, {"name": "vld2q_lane_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2x2_t"}, "arguments": ["uint64_t const * ptr", "uint64x2x2_t src", "const int lane"], "results": [{"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt2.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.d - Vt2.d}[lane],[Xn]"}, {"name": "vld2_lane_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1x2_t"}, "arguments": ["poly64_t const * ptr", "poly64x1x2_t src", "const int lane"], "results": [{"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt2.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.d - Vt2.d}[lane],[Xn]"}, {"name": "vld2q_lane_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2x2_t"}, "arguments": ["poly64_t const * ptr", "poly64x2x2_t src", "const int lane"], "results": [{"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt2.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.d - Vt2.d}[lane],[Xn]"}, {"name": "vld2_lane_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1x2_t"}, "arguments": ["float64_t const * ptr", "float64x1x2_t src", "const int lane"], "results": [{"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt2.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.d - Vt2.d}[lane],[Xn]"}, {"name": "vld2q_lane_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2x2_t"}, "arguments": ["float64_t const * ptr", "float64x2x2_t src", "const int lane"], "results": [{"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt2.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.d - Vt2.d}[lane],[Xn]"}, {"name": "vld3_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4x3_t"}, "arguments": ["int16_t const * ptr", "int16x4x3_t src", "const int lane"], "results": [{"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt3.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.h - Vt3.h}[lane],[Xn]"}, {"name": "vld3q_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8x3_t"}, "arguments": ["int16_t const * ptr", "int16x8x3_t src", "const int lane"], "results": [{"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt3.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.h - Vt3.h}[lane],[Xn]"}, {"name": "vld3_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2x3_t"}, "arguments": ["int32_t const * ptr", "int32x2x3_t src", "const int lane"], "results": [{"Vt3.2S": "result.val[2]"}, {"Vt2.2S": "result.val[1]"}, {"Vt.2S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt3.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.s - Vt3.s}[lane],[Xn]"}, {"name": "vld3q_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4x3_t"}, "arguments": ["int32_t const * ptr", "int32x4x3_t src", "const int lane"], "results": [{"Vt3.4S": "result.val[2]"}, {"Vt2.4S": "result.val[1]"}, {"Vt.4S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt3.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.s - Vt3.s}[lane],[Xn]"}, {"name": "vld3_lane_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4x3_t"}, "arguments": ["uint16_t const * ptr", "uint16x4x3_t src", "const int lane"], "results": [{"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt3.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.h - Vt3.h}[lane],[Xn]"}, {"name": "vld3q_lane_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8x3_t"}, "arguments": ["uint16_t const * ptr", "uint16x8x3_t src", "const int lane"], "results": [{"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt3.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.h - Vt3.h}[lane],[Xn]"}, {"name": "vld3_lane_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2x3_t"}, "arguments": ["uint32_t const * ptr", "uint32x2x3_t src", "const int lane"], "results": [{"Vt3.2S": "result.val[2]"}, {"Vt2.2S": "result.val[1]"}, {"Vt.2S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt3.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.s - Vt3.s}[lane],[Xn]"}, {"name": "vld3q_lane_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4x3_t"}, "arguments": ["uint32_t const * ptr", "uint32x4x3_t src", "const int lane"], "results": [{"Vt3.4S": "result.val[2]"}, {"Vt2.4S": "result.val[1]"}, {"Vt.4S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt3.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.s - Vt3.s}[lane],[Xn]"}, {"name": "vld3_lane_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4x3_t"}, "arguments": ["float16_t const * ptr", "float16x4x3_t src", "const int lane"], "results": [{"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt3.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.h - Vt3.h}[lane],[Xn]"}, {"name": "vld3q_lane_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8x3_t"}, "arguments": ["float16_t const * ptr", "float16x8x3_t src", "const int lane"], "results": [{"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt3.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.h - Vt3.h}[lane],[Xn]"}, {"name": "vld3_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2x3_t"}, "arguments": ["float32_t const * ptr", "float32x2x3_t src", "const int lane"], "results": [{"Vt3.2S": "result.val[2]"}, {"Vt2.2S": "result.val[1]"}, {"Vt.2S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt3.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.s - Vt3.s}[lane],[Xn]"}, {"name": "vld3q_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4x3_t"}, "arguments": ["float32_t const * ptr", "float32x4x3_t src", "const int lane"], "results": [{"Vt3.4S": "result.val[2]"}, {"Vt2.4S": "result.val[1]"}, {"Vt.4S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt3.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.s - Vt3.s}[lane],[Xn]"}, {"name": "vld3_lane_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4x3_t"}, "arguments": ["poly16_t const * ptr", "poly16x4x3_t src", "const int lane"], "results": [{"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt3.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.h - Vt3.h}[lane],[Xn]"}, {"name": "vld3q_lane_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8x3_t"}, "arguments": ["poly16_t const * ptr", "poly16x8x3_t src", "const int lane"], "results": [{"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt3.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.h - Vt3.h}[lane],[Xn]"}, {"name": "vld3_lane_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8x3_t"}, "arguments": ["int8_t const * ptr", "int8x8x3_t src", "const int lane"], "results": [{"Vt3.8B": "result.val[2]"}, {"Vt2.8B": "result.val[1]"}, {"Vt.8B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt3.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.b - Vt3.b}[lane],[Xn]"}, {"name": "vld3_lane_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8x3_t"}, "arguments": ["uint8_t const * ptr", "uint8x8x3_t src", "const int lane"], "results": [{"Vt3.8B": "result.val[2]"}, {"Vt2.8B": "result.val[1]"}, {"Vt.8B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt3.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.b - Vt3.b}[lane],[Xn]"}, {"name": "vld3_lane_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8x3_t"}, "arguments": ["poly8_t const * ptr", "poly8x8x3_t src", "const int lane"], "results": [{"Vt3.8B": "result.val[2]"}, {"Vt2.8B": "result.val[1]"}, {"Vt.8B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt3.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.b - Vt3.b}[lane],[Xn]"}, {"name": "vld3q_lane_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16x3_t"}, "arguments": ["int8_t const * ptr", "int8x16x3_t src", "const int lane"], "results": [{"Vt3.16B": "result.val[2]"}, {"Vt2.16B": "result.val[1]"}, {"Vt.16B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt3.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.b - Vt3.b}[lane],[Xn]"}, {"name": "vld3q_lane_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16x3_t"}, "arguments": ["uint8_t const * ptr", "uint8x16x3_t src", "const int lane"], "results": [{"Vt3.16B": "result.val[2]"}, {"Vt2.16B": "result.val[1]"}, {"Vt.16B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt3.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.b - Vt3.b}[lane],[Xn]"}, {"name": "vld3q_lane_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16x3_t"}, "arguments": ["poly8_t const * ptr", "poly8x16x3_t src", "const int lane"], "results": [{"Vt3.16B": "result.val[2]"}, {"Vt2.16B": "result.val[1]"}, {"Vt.16B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt3.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.b - Vt3.b}[lane],[Xn]"}, {"name": "vld3_lane_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1x3_t"}, "arguments": ["int64_t const * ptr", "int64x1x3_t src", "const int lane"], "results": [{"Vt3.1D": "result.val[2]"}, {"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt3.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.d - Vt3.d}[lane],[Xn]"}, {"name": "vld3q_lane_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2x3_t"}, "arguments": ["int64_t const * ptr", "int64x2x3_t src", "const int lane"], "results": [{"Vt3.2D": "result.val[2]"}, {"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt3.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.d - Vt3.d}[lane],[Xn]"}, {"name": "vld3_lane_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1x3_t"}, "arguments": ["uint64_t const * ptr", "uint64x1x3_t src", "const int lane"], "results": [{"Vt3.1D": "result.val[2]"}, {"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt3.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.d - Vt3.d}[lane],[Xn]"}, {"name": "vld3q_lane_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2x3_t"}, "arguments": ["uint64_t const * ptr", "uint64x2x3_t src", "const int lane"], "results": [{"Vt3.2D": "result.val[2]"}, {"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt3.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.d - Vt3.d}[lane],[Xn]"}, {"name": "vld3_lane_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1x3_t"}, "arguments": ["poly64_t const * ptr", "poly64x1x3_t src", "const int lane"], "results": [{"Vt3.1D": "result.val[2]"}, {"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt3.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.d - Vt3.d}[lane],[Xn]"}, {"name": "vld3q_lane_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2x3_t"}, "arguments": ["poly64_t const * ptr", "poly64x2x3_t src", "const int lane"], "results": [{"Vt3.2D": "result.val[2]"}, {"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt3.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.d - Vt3.d}[lane],[Xn]"}, {"name": "vld3_lane_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1x3_t"}, "arguments": ["float64_t const * ptr", "float64x1x3_t src", "const int lane"], "results": [{"Vt3.1D": "result.val[2]"}, {"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt3.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.d - Vt3.d}[lane],[Xn]"}, {"name": "vld3q_lane_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2x3_t"}, "arguments": ["float64_t const * ptr", "float64x2x3_t src", "const int lane"], "results": [{"Vt3.2D": "result.val[2]"}, {"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt3.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.d - Vt3.d}[lane],[Xn]"}, {"name": "vld4_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4x4_t"}, "arguments": ["int16_t const * ptr", "int16x4x4_t src", "const int lane"], "results": [{"Vt4.4H": "result.val[3]"}, {"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt4.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.h - Vt4.h}[lane],[Xn]"}, {"name": "vld4q_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8x4_t"}, "arguments": ["int16_t const * ptr", "int16x8x4_t src", "const int lane"], "results": [{"Vt4.8H": "result.val[3]"}, {"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt4.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.h - Vt4.h}[lane],[Xn]"}, {"name": "vld4_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2x4_t"}, "arguments": ["int32_t const * ptr", "int32x2x4_t src", "const int lane"], "results": [{"Vt4.2S": "result.val[3]"}, {"Vt3.2S": "result.val[2]"}, {"Vt2.2S": "result.val[1]"}, {"Vt.2S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt4.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.s - Vt4.s}[lane],[Xn]"}, {"name": "vld4q_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4x4_t"}, "arguments": ["int32_t const * ptr", "int32x4x4_t src", "const int lane"], "results": [{"Vt4.4S": "result.val[3]"}, {"Vt3.4S": "result.val[2]"}, {"Vt2.4S": "result.val[1]"}, {"Vt.4S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt4.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.s - Vt4.s}[lane],[Xn]"}, {"name": "vld4_lane_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4x4_t"}, "arguments": ["uint16_t const * ptr", "uint16x4x4_t src", "const int lane"], "results": [{"Vt4.4H": "result.val[3]"}, {"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt4.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.h - Vt4.h}[lane],[Xn]"}, {"name": "vld4q_lane_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8x4_t"}, "arguments": ["uint16_t const * ptr", "uint16x8x4_t src", "const int lane"], "results": [{"Vt4.8H": "result.val[3]"}, {"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt4.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.h - Vt4.h}[lane],[Xn]"}, {"name": "vld4_lane_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2x4_t"}, "arguments": ["uint32_t const * ptr", "uint32x2x4_t src", "const int lane"], "results": [{"Vt4.2S": "result.val[3]"}, {"Vt3.2S": "result.val[2]"}, {"Vt2.2S": "result.val[1]"}, {"Vt.2S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt4.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.s - Vt4.s}[lane],[Xn]"}, {"name": "vld4q_lane_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4x4_t"}, "arguments": ["uint32_t const * ptr", "uint32x4x4_t src", "const int lane"], "results": [{"Vt4.4S": "result.val[3]"}, {"Vt3.4S": "result.val[2]"}, {"Vt2.4S": "result.val[1]"}, {"Vt.4S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt4.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.s - Vt4.s}[lane],[Xn]"}, {"name": "vld4_lane_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4x4_t"}, "arguments": ["float16_t const * ptr", "float16x4x4_t src", "const int lane"], "results": [{"Vt4.4H": "result.val[3]"}, {"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt4.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.h - Vt4.h}[lane],[Xn]"}, {"name": "vld4q_lane_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8x4_t"}, "arguments": ["float16_t const * ptr", "float16x8x4_t src", "const int lane"], "results": [{"Vt4.8H": "result.val[3]"}, {"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt4.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.h - Vt4.h}[lane],[Xn]"}, {"name": "vld4_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2x4_t"}, "arguments": ["float32_t const * ptr", "float32x2x4_t src", "const int lane"], "results": [{"Vt4.2S": "result.val[3]"}, {"Vt3.2S": "result.val[2]"}, {"Vt2.2S": "result.val[1]"}, {"Vt.2S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt4.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.s - Vt4.s}[lane],[Xn]"}, {"name": "vld4q_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4x4_t"}, "arguments": ["float32_t const * ptr", "float32x4x4_t src", "const int lane"], "results": [{"Vt4.4S": "result.val[3]"}, {"Vt3.4S": "result.val[2]"}, {"Vt2.4S": "result.val[1]"}, {"Vt.4S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt4.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.s - Vt4.s}[lane],[Xn]"}, {"name": "vld4_lane_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4x4_t"}, "arguments": ["poly16_t const * ptr", "poly16x4x4_t src", "const int lane"], "results": [{"Vt4.4H": "result.val[3]"}, {"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt4.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.h - Vt4.h}[lane],[Xn]"}, {"name": "vld4q_lane_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8x4_t"}, "arguments": ["poly16_t const * ptr", "poly16x8x4_t src", "const int lane"], "results": [{"Vt4.8H": "result.val[3]"}, {"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt4.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.h - Vt4.h}[lane],[Xn]"}, {"name": "vld4_lane_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8x4_t"}, "arguments": ["int8_t const * ptr", "int8x8x4_t src", "const int lane"], "results": [{"Vt4.8B": "result.val[3]"}, {"Vt3.8B": "result.val[2]"}, {"Vt2.8B": "result.val[1]"}, {"Vt.8B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt4.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.b - Vt4.b}[lane],[Xn]"}, {"name": "vld4_lane_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8x4_t"}, "arguments": ["uint8_t const * ptr", "uint8x8x4_t src", "const int lane"], "results": [{"Vt4.8B": "result.val[3]"}, {"Vt3.8B": "result.val[2]"}, {"Vt2.8B": "result.val[1]"}, {"Vt.8B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt4.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.b - Vt4.b}[lane],[Xn]"}, {"name": "vld4_lane_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8x4_t"}, "arguments": ["poly8_t const * ptr", "poly8x8x4_t src", "const int lane"], "results": [{"Vt4.8B": "result.val[3]"}, {"Vt3.8B": "result.val[2]"}, {"Vt2.8B": "result.val[1]"}, {"Vt.8B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt4.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.b - Vt4.b}[lane],[Xn]"}, {"name": "vld4q_lane_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16x4_t"}, "arguments": ["int8_t const * ptr", "int8x16x4_t src", "const int lane"], "results": [{"Vt4.16B": "result.val[3]"}, {"Vt3.16B": "result.val[2]"}, {"Vt2.16B": "result.val[1]"}, {"Vt.16B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt4.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.b - Vt4.b}[lane],[Xn]"}, {"name": "vld4q_lane_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16x4_t"}, "arguments": ["uint8_t const * ptr", "uint8x16x4_t src", "const int lane"], "results": [{"Vt4.16B": "result.val[3]"}, {"Vt3.16B": "result.val[2]"}, {"Vt2.16B": "result.val[1]"}, {"Vt.16B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt4.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.b - Vt4.b}[lane],[Xn]"}, {"name": "vld4q_lane_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16x4_t"}, "arguments": ["poly8_t const * ptr", "poly8x16x4_t src", "const int lane"], "results": [{"Vt4.16B": "result.val[3]"}, {"Vt3.16B": "result.val[2]"}, {"Vt2.16B": "result.val[1]"}, {"Vt.16B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt4.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.b - Vt4.b}[lane],[Xn]"}, {"name": "vld4_lane_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1x4_t"}, "arguments": ["int64_t const * ptr", "int64x1x4_t src", "const int lane"], "results": [{"Vt4.1D": "result.val[3]"}, {"Vt3.1D": "result.val[2]"}, {"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt4.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.d - Vt4.d}[lane],[Xn]"}, {"name": "vld4q_lane_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2x4_t"}, "arguments": ["int64_t const * ptr", "int64x2x4_t src", "const int lane"], "results": [{"Vt4.2D": "result.val[3]"}, {"Vt3.2D": "result.val[2]"}, {"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt4.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.d - Vt4.d}[lane],[Xn]"}, {"name": "vld4_lane_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1x4_t"}, "arguments": ["uint64_t const * ptr", "uint64x1x4_t src", "const int lane"], "results": [{"Vt4.1D": "result.val[3]"}, {"Vt3.1D": "result.val[2]"}, {"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt4.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.d - Vt4.d}[lane],[Xn]"}, {"name": "vld4q_lane_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2x4_t"}, "arguments": ["uint64_t const * ptr", "uint64x2x4_t src", "const int lane"], "results": [{"Vt4.2D": "result.val[3]"}, {"Vt3.2D": "result.val[2]"}, {"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt4.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.d - Vt4.d}[lane],[Xn]"}, {"name": "vld4_lane_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1x4_t"}, "arguments": ["poly64_t const * ptr", "poly64x1x4_t src", "const int lane"], "results": [{"Vt4.1D": "result.val[3]"}, {"Vt3.1D": "result.val[2]"}, {"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt4.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.d - Vt4.d}[lane],[Xn]"}, {"name": "vld4q_lane_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2x4_t"}, "arguments": ["poly64_t const * ptr", "poly64x2x4_t src", "const int lane"], "results": [{"Vt4.2D": "result.val[3]"}, {"Vt3.2D": "result.val[2]"}, {"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt4.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.d - Vt4.d}[lane],[Xn]"}, {"name": "vld4_lane_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1x4_t"}, "arguments": ["float64_t const * ptr", "float64x1x4_t src", "const int lane"], "results": [{"Vt4.1D": "result.val[3]"}, {"Vt3.1D": "result.val[2]"}, {"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt4.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.d - Vt4.d}[lane],[Xn]"}, {"name": "vld4q_lane_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2x4_t"}, "arguments": ["float64_t const * ptr", "float64x2x4_t src", "const int lane"], "results": [{"Vt4.2D": "result.val[3]"}, {"Vt3.2D": "result.val[2]"}, {"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt4.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.d - Vt4.d}[lane],[Xn]"}, {"name": "vst2_lane_s8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int8_t * ptr", "int8x8x2_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.b - Vt2.b}[lane],[Xn]"}, {"name": "vst2_lane_u8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint8_t * ptr", "uint8x8x2_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.b - Vt2.b}[lane],[Xn]"}, {"name": "vst2_lane_p8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly8_t * ptr", "poly8x8x2_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.b - Vt2.b}[lane],[Xn]"}, {"name": "vst3_lane_s8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int8_t * ptr", "int8x8x3_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.b - Vt3.b}[lane],[Xn]"}, {"name": "vst3_lane_u8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint8_t * ptr", "uint8x8x3_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.b - Vt3.b}[lane],[Xn]"}, {"name": "vst3_lane_p8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly8_t * ptr", "poly8x8x3_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.b - Vt3.b}[lane],[Xn]"}, {"name": "vst4_lane_s8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int8_t * ptr", "int8x8x4_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.b - Vt4.b}[lane],[Xn]"}, {"name": "vst4_lane_u8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint8_t * ptr", "uint8x8x4_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.b - Vt4.b}[lane],[Xn]"}, {"name": "vst4_lane_p8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly8_t * ptr", "poly8x8x4_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.b - Vt4.b}[lane],[Xn]"}, {"name": "vst2_lane_s16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int16_t * ptr", "int16x4x2_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.h - Vt2.h}[lane],[Xn]"}, {"name": "vst2q_lane_s16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int16_t * ptr", "int16x8x2_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.h - Vt2.h}[lane],[Xn]"}, {"name": "vst2_lane_s32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int32_t * ptr", "int32x2x2_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.s - Vt2.s}[lane],[Xn]"}, {"name": "vst2q_lane_s32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int32_t * ptr", "int32x4x2_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.s - Vt2.s}[lane],[Xn]"}, {"name": "vst2_lane_u16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint16_t * ptr", "uint16x4x2_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.h - Vt2.h}[lane],[Xn]"}, {"name": "vst2q_lane_u16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint16_t * ptr", "uint16x8x2_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.h - Vt2.h}[lane],[Xn]"}, {"name": "vst2_lane_u32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint32_t * ptr", "uint32x2x2_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.s - Vt2.s}[lane],[Xn]"}, {"name": "vst2q_lane_u32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint32_t * ptr", "uint32x4x2_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.s - Vt2.s}[lane],[Xn]"}, {"name": "vst2_lane_f16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float16_t * ptr", "float16x4x2_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.h - Vt2.h}[lane],[Xn]"}, {"name": "vst2q_lane_f16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float16_t * ptr", "float16x8x2_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.h - Vt2.h}[lane],[Xn]"}, {"name": "vst2_lane_f32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float32_t * ptr", "float32x2x2_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.s - Vt2.s}[lane],[Xn]"}, {"name": "vst2q_lane_f32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float32_t * ptr", "float32x4x2_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.s - Vt2.s}[lane],[Xn]"}, {"name": "vst2_lane_p16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly16_t * ptr", "poly16x4x2_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.h - Vt2.h}[lane],[Xn]"}, {"name": "vst2q_lane_p16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly16_t * ptr", "poly16x8x2_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.h - Vt2.h}[lane],[Xn]"}, {"name": "vst2q_lane_s8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int8_t * ptr", "int8x16x2_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.b - Vt2.b}[lane],[Xn]"}, {"name": "vst2q_lane_u8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint8_t * ptr", "uint8x16x2_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.b - Vt2.b}[lane],[Xn]"}, {"name": "vst2q_lane_p8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly8_t * ptr", "poly8x16x2_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.b - Vt2.b}[lane],[Xn]"}, {"name": "vst2_lane_s64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int64_t * ptr", "int64x1x2_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.d - Vt2.d}[lane],[Xn]"}, {"name": "vst2q_lane_s64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int64_t * ptr", "int64x2x2_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.d - Vt2.d}[lane],[Xn]"}, {"name": "vst2_lane_u64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint64_t * ptr", "uint64x1x2_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.d - Vt2.d}[lane],[Xn]"}, {"name": "vst2q_lane_u64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint64_t * ptr", "uint64x2x2_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.d - Vt2.d}[lane],[Xn]"}, {"name": "vst2_lane_p64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly64_t * ptr", "poly64x1x2_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.d - Vt2.d}[lane],[Xn]"}, {"name": "vst2q_lane_p64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly64_t * ptr", "poly64x2x2_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.d - Vt2.d}[lane],[Xn]"}, {"name": "vst2_lane_f64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float64_t * ptr", "float64x1x2_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.d - Vt2.d}[lane],[Xn]"}, {"name": "vst2q_lane_f64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float64_t * ptr", "float64x2x2_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.2D"}, "lane": {"minimum": "0", "maximum": "2"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.d - Vt2.d}[lane],[Xn]"}, {"name": "vst3_lane_s16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int16_t * ptr", "int16x4x3_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.h - Vt3.h}[lane],[Xn]"}, {"name": "vst3q_lane_s16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int16_t * ptr", "int16x8x3_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.h - Vt3.h}[lane],[Xn]"}, {"name": "vst3_lane_s32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int32_t * ptr", "int32x2x3_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.s - Vt3.s}[lane],[Xn]"}, {"name": "vst3q_lane_s32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int32_t * ptr", "int32x4x3_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.s - Vt3.s}[lane],[Xn]"}, {"name": "vst3_lane_u16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint16_t * ptr", "uint16x4x3_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.h - Vt3.h}[lane],[Xn]"}, {"name": "vst3q_lane_u16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint16_t * ptr", "uint16x8x3_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.h - Vt3.h}[lane],[Xn]"}, {"name": "vst3_lane_u32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint32_t * ptr", "uint32x2x3_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.s - Vt3.s}[lane],[Xn]"}, {"name": "vst3q_lane_u32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint32_t * ptr", "uint32x4x3_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.s - Vt3.s}[lane],[Xn]"}, {"name": "vst3_lane_f16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float16_t * ptr", "float16x4x3_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.h - Vt3.h}[lane],[Xn]"}, {"name": "vst3q_lane_f16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float16_t * ptr", "float16x8x3_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.h - Vt3.h}[lane],[Xn]"}, {"name": "vst3_lane_f32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float32_t * ptr", "float32x2x3_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.s - Vt3.s}[lane],[Xn]"}, {"name": "vst3q_lane_f32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float32_t * ptr", "float32x4x3_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.s - Vt3.s}[lane],[Xn]"}, {"name": "vst3_lane_p16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly16_t * ptr", "poly16x4x3_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.h - Vt3.h}[lane],[Xn]"}, {"name": "vst3q_lane_p16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly16_t * ptr", "poly16x8x3_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.h - Vt3.h}[lane],[Xn]"}, {"name": "vst3q_lane_s8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int8_t * ptr", "int8x16x3_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.b - Vt3.b}[lane],[Xn]"}, {"name": "vst3q_lane_u8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint8_t * ptr", "uint8x16x3_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.b - Vt3.b}[lane],[Xn]"}, {"name": "vst3q_lane_p8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly8_t * ptr", "poly8x16x3_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.b - Vt3.b}[lane],[Xn]"}, {"name": "vst3_lane_s64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int64_t * ptr", "int64x1x3_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.d - Vt3.d}[lane],[Xn]"}, {"name": "vst3q_lane_s64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int64_t * ptr", "int64x2x3_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.d - Vt3.d}[lane],[Xn]"}, {"name": "vst3_lane_u64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint64_t * ptr", "uint64x1x3_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.d - Vt3.d}[lane],[Xn]"}, {"name": "vst3q_lane_u64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint64_t * ptr", "uint64x2x3_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.d - Vt3.d}[lane],[Xn]"}, {"name": "vst3_lane_p64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly64_t * ptr", "poly64x1x3_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.d - Vt3.d}[lane],[Xn]"}, {"name": "vst3q_lane_p64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly64_t * ptr", "poly64x2x3_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.d - Vt3.d}[lane],[Xn]"}, {"name": "vst3_lane_f64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float64_t * ptr", "float64x1x3_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.d - Vt3.d}[lane],[Xn]"}, {"name": "vst3q_lane_f64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float64_t * ptr", "float64x2x3_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.d - Vt3.d}[lane],[Xn]"}, {"name": "vst4_lane_s16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int16_t * ptr", "int16x4x4_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.h - Vt4.h}[lane],[Xn]"}, {"name": "vst4q_lane_s16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int16_t * ptr", "int16x8x4_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.h - Vt4.h}[lane],[Xn]"}, {"name": "vst4_lane_s32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int32_t * ptr", "int32x2x4_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.s - Vt4.s}[lane],[Xn]"}, {"name": "vst4q_lane_s32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int32_t * ptr", "int32x4x4_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.s - Vt4.s}[lane],[Xn]"}, {"name": "vst4_lane_u16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint16_t * ptr", "uint16x4x4_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.h - Vt4.h}[lane],[Xn]"}, {"name": "vst4q_lane_u16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint16_t * ptr", "uint16x8x4_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.h - Vt4.h}[lane],[Xn]"}, {"name": "vst4_lane_u32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint32_t * ptr", "uint32x2x4_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.s - Vt4.s}[lane],[Xn]"}, {"name": "vst4q_lane_u32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint32_t * ptr", "uint32x4x4_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.s - Vt4.s}[lane],[Xn]"}, {"name": "vst4_lane_f16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float16_t * ptr", "float16x4x4_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.h - Vt4.h}[lane],[Xn]"}, {"name": "vst4q_lane_f16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float16_t * ptr", "float16x8x4_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.h - Vt4.h}[lane],[Xn]"}, {"name": "vst4_lane_f32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float32_t * ptr", "float32x2x4_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.s - Vt4.s}[lane],[Xn]"}, {"name": "vst4q_lane_f32", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float32_t * ptr", "float32x4x4_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.s - Vt4.s}[lane],[Xn]"}, {"name": "vst4_lane_p16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly16_t * ptr", "poly16x4x4_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.h - Vt4.h}[lane],[Xn]"}, {"name": "vst4q_lane_p16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly16_t * ptr", "poly16x8x4_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.h - Vt4.h}[lane],[Xn]"}, {"name": "vst4q_lane_s8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int8_t * ptr", "int8x16x4_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.b - Vt4.b}[lane],[Xn]"}, {"name": "vst4q_lane_u8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint8_t * ptr", "uint8x16x4_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.b - Vt4.b}[lane],[Xn]"}, {"name": "vst4q_lane_p8", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly8_t * ptr", "poly8x16x4_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.b - Vt4.b}[lane],[Xn]"}, {"name": "vst4_lane_s64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int64_t * ptr", "int64x1x4_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.d - Vt4.d}[lane],[Xn]"}, {"name": "vst4q_lane_s64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int64_t * ptr", "int64x2x4_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.d - Vt4.d}[lane],[Xn]"}, {"name": "vst4_lane_u64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint64_t * ptr", "uint64x1x4_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.d - Vt4.d}[lane],[Xn]"}, {"name": "vst4q_lane_u64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint64_t * ptr", "uint64x2x4_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.d - Vt4.d}[lane],[Xn]"}, {"name": "vst4_lane_p64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly64_t * ptr", "poly64x1x4_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.d - Vt4.d}[lane],[Xn]"}, {"name": "vst4q_lane_p64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly64_t * ptr", "poly64x2x4_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.d - Vt4.d}[lane],[Xn]"}, {"name": "vst4_lane_f64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float64_t * ptr", "float64x1x4_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.d - Vt4.d}[lane],[Xn]"}, {"name": "vst4q_lane_f64", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float64_t * ptr", "float64x2x4_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.d - Vt4.d}[lane],[Xn]"}, {"name": "vst1_s8_x2", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int8_t * ptr", "int8x8x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.8B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.8B - Vt2.8B},[Xn]"}, {"name": "vst1q_s8_x2", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int8_t * ptr", "int8x16x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.16B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.16B - Vt2.16B},[Xn]"}, {"name": "vst1_s16_x2", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int16_t * ptr", "int16x4x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.4H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.4H - Vt2.4H},[Xn]"}, {"name": "vst1q_s16_x2", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int16_t * ptr", "int16x8x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.8H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.8H - Vt2.8H},[Xn]"}, {"name": "vst1_s32_x2", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int32_t * ptr", "int32x2x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.2S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.2S - Vt2.2S},[Xn]"}, {"name": "vst1q_s32_x2", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int32_t * ptr", "int32x4x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.4S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.4S - Vt2.4S},[Xn]"}, {"name": "vst1_u8_x2", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint8_t * ptr", "uint8x8x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.8B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.8B - Vt2.8B},[Xn]"}, {"name": "vst1q_u8_x2", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint8_t * ptr", "uint8x16x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.16B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.16B - Vt2.16B},[Xn]"}, {"name": "vst1_u16_x2", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint16_t * ptr", "uint16x4x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.4H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.4H - Vt2.4H},[Xn]"}, {"name": "vst1q_u16_x2", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint16_t * ptr", "uint16x8x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.8H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.8H - Vt2.8H},[Xn]"}, {"name": "vst1_u32_x2", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint32_t * ptr", "uint32x2x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.2S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.2S - Vt2.2S},[Xn]"}, {"name": "vst1q_u32_x2", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint32_t * ptr", "uint32x4x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.4S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.4S - Vt2.4S},[Xn]"}, {"name": "vst1_f16_x2", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float16_t * ptr", "float16x4x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.4H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.4H - Vt2.4H},[Xn]"}, {"name": "vst1q_f16_x2", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float16_t * ptr", "float16x8x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.8H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.8H - Vt2.8H},[Xn]"}, {"name": "vst1_f32_x2", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float32_t * ptr", "float32x2x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.2S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.2S - Vt2.2S},[Xn]"}, {"name": "vst1q_f32_x2", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float32_t * ptr", "float32x4x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.4S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.4S - Vt2.4S},[Xn]"}, {"name": "vst1_p8_x2", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly8_t * ptr", "poly8x8x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.8B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.8B - Vt2.8B},[Xn]"}, {"name": "vst1q_p8_x2", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly8_t * ptr", "poly8x16x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.16B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.16B - Vt2.16B},[Xn]"}, {"name": "vst1_p16_x2", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly16_t * ptr", "poly16x4x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.4H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.4H - Vt2.4H},[Xn]"}, {"name": "vst1q_p16_x2", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly16_t * ptr", "poly16x8x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.8H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.8H - Vt2.8H},[Xn]"}, {"name": "vst1_s64_x2", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int64_t * ptr", "int64x1x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.1D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.1D - Vt2.1D},[Xn]"}, {"name": "vst1_u64_x2", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint64_t * ptr", "uint64x1x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.1D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.1D - Vt2.1D},[Xn]"}, {"name": "vst1_p64_x2", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly64_t * ptr", "poly64x1x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.1D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.1D - Vt2.1D},[Xn]"}, {"name": "vst1q_s64_x2", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int64_t * ptr", "int64x2x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.2D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.2D - Vt2.2D},[Xn]"}, {"name": "vst1q_u64_x2", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint64_t * ptr", "uint64x2x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.2D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.2D - Vt2.2D},[Xn]"}, {"name": "vst1q_p64_x2", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly64_t * ptr", "poly64x2x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.2D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.2D - Vt2.2D},[Xn]"}, {"name": "vst1_f64_x2", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float64_t * ptr", "float64x1x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.1D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.1D - Vt2.1D},[Xn]"}, {"name": "vst1q_f64_x2", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float64_t * ptr", "float64x2x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.2D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.2D - Vt2.2D},[Xn]"}, {"name": "vst1_s8_x3", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int8_t * ptr", "int8x8x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.8B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.8B - Vt3.8B},[Xn]"}, {"name": "vst1q_s8_x3", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int8_t * ptr", "int8x16x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.16B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.16B - Vt3.16B},[Xn]"}, {"name": "vst1_s16_x3", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int16_t * ptr", "int16x4x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.4H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.4H - Vt3.4H},[Xn]"}, {"name": "vst1q_s16_x3", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int16_t * ptr", "int16x8x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.8H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.8H - Vt3.8H},[Xn]"}, {"name": "vst1_s32_x3", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int32_t * ptr", "int32x2x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.2S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.2S - Vt3.2S},[Xn]"}, {"name": "vst1q_s32_x3", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int32_t * ptr", "int32x4x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.4S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.4S - Vt3.4S},[Xn]"}, {"name": "vst1_u8_x3", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint8_t * ptr", "uint8x8x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.8B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.8B - Vt3.8B},[Xn]"}, {"name": "vst1q_u8_x3", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint8_t * ptr", "uint8x16x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.16B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.16B - Vt3.16B},[Xn]"}, {"name": "vst1_u16_x3", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint16_t * ptr", "uint16x4x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.4H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.4H - Vt3.4H},[Xn]"}, {"name": "vst1q_u16_x3", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint16_t * ptr", "uint16x8x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.8H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.8H - Vt3.8H},[Xn]"}, {"name": "vst1_u32_x3", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint32_t * ptr", "uint32x2x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.2S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.2S - Vt3.2S},[Xn]"}, {"name": "vst1q_u32_x3", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint32_t * ptr", "uint32x4x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.4S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.4S - Vt3.4S},[Xn]"}, {"name": "vst1_f16_x3", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float16_t * ptr", "float16x4x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.4H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.4H - Vt3.4H},[Xn]"}, {"name": "vst1q_f16_x3", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float16_t * ptr", "float16x8x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.8H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.8H - Vt3.8H},[Xn]"}, {"name": "vst1_f32_x3", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float32_t * ptr", "float32x2x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.2S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.2S - Vt3.2S},[Xn]"}, {"name": "vst1q_f32_x3", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float32_t * ptr", "float32x4x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.4S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.4S - Vt3.4S},[Xn]"}, {"name": "vst1_p8_x3", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly8_t * ptr", "poly8x8x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.8B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.8B - Vt3.8B},[Xn]"}, {"name": "vst1q_p8_x3", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly8_t * ptr", "poly8x16x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.16B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.16B - Vt3.16B},[Xn]"}, {"name": "vst1_p16_x3", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly16_t * ptr", "poly16x4x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.4H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.4H - Vt3.4H},[Xn]"}, {"name": "vst1q_p16_x3", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly16_t * ptr", "poly16x8x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.8H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.8H - Vt3.8H},[Xn]"}, {"name": "vst1_s64_x3", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int64_t * ptr", "int64x1x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.1D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.1D - Vt3.1D},[Xn]"}, {"name": "vst1_u64_x3", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint64_t * ptr", "uint64x1x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.1D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.1D - Vt3.1D},[Xn]"}, {"name": "vst1_p64_x3", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly64_t * ptr", "poly64x1x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.1D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.1D - Vt3.1D},[Xn]"}, {"name": "vst1q_s64_x3", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int64_t * ptr", "int64x2x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.2D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.2D - Vt3.2D},[Xn]"}, {"name": "vst1q_u64_x3", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint64_t * ptr", "uint64x2x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.2D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.2D - Vt3.2D},[Xn]"}, {"name": "vst1q_p64_x3", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly64_t * ptr", "poly64x2x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.2D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.2D - Vt3.2D},[Xn]"}, {"name": "vst1_f64_x3", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float64_t * ptr", "float64x1x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.1D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.1D - Vt3.1D},[Xn]"}, {"name": "vst1q_f64_x3", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float64_t * ptr", "float64x2x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.2D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.2D - Vt3.2D},[Xn]"}, {"name": "vst1_s8_x4", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int8_t * ptr", "int8x8x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.8B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.8B - Vt4.8B},[Xn]"}, {"name": "vst1q_s8_x4", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int8_t * ptr", "int8x16x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.16B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.16B - Vt4.16B},[Xn]"}, {"name": "vst1_s16_x4", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int16_t * ptr", "int16x4x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.4H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.4H - Vt4.4H},[Xn]"}, {"name": "vst1q_s16_x4", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int16_t * ptr", "int16x8x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.8H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.8H - Vt4.8H},[Xn]"}, {"name": "vst1_s32_x4", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int32_t * ptr", "int32x2x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.2S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.2S - Vt4.2S},[Xn]"}, {"name": "vst1q_s32_x4", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int32_t * ptr", "int32x4x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.4S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.4S - Vt4.4S},[Xn]"}, {"name": "vst1_u8_x4", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint8_t * ptr", "uint8x8x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.8B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.8B - Vt4.8B},[Xn]"}, {"name": "vst1q_u8_x4", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint8_t * ptr", "uint8x16x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.16B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.16B - Vt4.16B},[Xn]"}, {"name": "vst1_u16_x4", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint16_t * ptr", "uint16x4x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.4H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.4H - Vt4.4H},[Xn]"}, {"name": "vst1q_u16_x4", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint16_t * ptr", "uint16x8x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.8H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.8H - Vt4.8H},[Xn]"}, {"name": "vst1_u32_x4", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint32_t * ptr", "uint32x2x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.2S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.2S - Vt4.2S},[Xn]"}, {"name": "vst1q_u32_x4", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint32_t * ptr", "uint32x4x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.4S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.4S - Vt4.4S},[Xn]"}, {"name": "vst1_f16_x4", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float16_t * ptr", "float16x4x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.4H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.4H - Vt4.4H},[Xn]"}, {"name": "vst1q_f16_x4", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float16_t * ptr", "float16x8x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.8H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.8H - Vt4.8H},[Xn]"}, {"name": "vst1_f32_x4", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float32_t * ptr", "float32x2x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.2S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.2S - Vt4.2S},[Xn]"}, {"name": "vst1q_f32_x4", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float32_t * ptr", "float32x4x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.4S"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.4S - Vt4.4S},[Xn]"}, {"name": "vst1_p8_x4", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly8_t * ptr", "poly8x8x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.8B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.8B - Vt4.8B},[Xn]"}, {"name": "vst1q_p8_x4", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly8_t * ptr", "poly8x16x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.16B"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.16B - Vt4.16B},[Xn]"}, {"name": "vst1_p16_x4", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly16_t * ptr", "poly16x4x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.4H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.4H - Vt4.4H},[Xn]"}, {"name": "vst1q_p16_x4", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly16_t * ptr", "poly16x8x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.8H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.8H - Vt4.8H},[Xn]"}, {"name": "vst1_s64_x4", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int64_t * ptr", "int64x1x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.1D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.1D - Vt4.1D},[Xn]"}, {"name": "vst1_u64_x4", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint64_t * ptr", "uint64x1x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.1D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.1D - Vt4.1D},[Xn]"}, {"name": "vst1_p64_x4", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly64_t * ptr", "poly64x1x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.1D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.1D - Vt4.1D},[Xn]"}, {"name": "vst1q_s64_x4", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["int64_t * ptr", "int64x2x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.2D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.2D - Vt4.2D},[Xn]"}, {"name": "vst1q_u64_x4", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["uint64_t * ptr", "uint64x2x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.2D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.2D - Vt4.2D},[Xn]"}, {"name": "vst1q_p64_x4", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly64_t * ptr", "poly64x2x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.2D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.2D - Vt4.2D},[Xn]"}, {"name": "vst1_f64_x4", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float64_t * ptr", "float64x1x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.1D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.1D - Vt4.1D},[Xn]"}, {"name": "vst1q_f64_x4", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["float64_t * ptr", "float64x2x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.2D"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.2D - Vt4.2D},[Xn]"}, {"name": "vld1_s8_x2", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8x2_t"}, "arguments": ["int8_t const * ptr"], "results": [{"Vt2.8B": "result.val[1]"}, {"Vt.8B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.8B - Vt2.8B},[Xn]"}, {"name": "vld1q_s8_x2", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16x2_t"}, "arguments": ["int8_t const * ptr"], "results": [{"Vt2.16B": "result.val[1]"}, {"Vt.16B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.16B - Vt2.16B},[Xn]"}, {"name": "vld1_s16_x2", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4x2_t"}, "arguments": ["int16_t const * ptr"], "results": [{"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.4H - Vt2.4H},[Xn]"}, {"name": "vld1q_s16_x2", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8x2_t"}, "arguments": ["int16_t const * ptr"], "results": [{"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.8H - Vt2.8H},[Xn]"}, {"name": "vld1_s32_x2", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2x2_t"}, "arguments": ["int32_t const * ptr"], "results": [{"Vt2.2S": "result.val[1]"}, {"Vt.2S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.2S - Vt2.2S},[Xn]"}, {"name": "vld1q_s32_x2", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4x2_t"}, "arguments": ["int32_t const * ptr"], "results": [{"Vt2.4S": "result.val[1]"}, {"Vt.4S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.4S - Vt2.4S},[Xn]"}, {"name": "vld1_u8_x2", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8x2_t"}, "arguments": ["uint8_t const * ptr"], "results": [{"Vt2.8B": "result.val[1]"}, {"Vt.8B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.8B - Vt2.8B},[Xn]"}, {"name": "vld1q_u8_x2", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16x2_t"}, "arguments": ["uint8_t const * ptr"], "results": [{"Vt2.16B": "result.val[1]"}, {"Vt.16B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.16B - Vt2.16B},[Xn]"}, {"name": "vld1_u16_x2", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4x2_t"}, "arguments": ["uint16_t const * ptr"], "results": [{"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.4H - Vt2.4H},[Xn]"}, {"name": "vld1q_u16_x2", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8x2_t"}, "arguments": ["uint16_t const * ptr"], "results": [{"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.8H - Vt2.8H},[Xn]"}, {"name": "vld1_u32_x2", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2x2_t"}, "arguments": ["uint32_t const * ptr"], "results": [{"Vt2.2S": "result.val[1]"}, {"Vt.2S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.2S - Vt2.2S},[Xn]"}, {"name": "vld1q_u32_x2", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4x2_t"}, "arguments": ["uint32_t const * ptr"], "results": [{"Vt2.4S": "result.val[1]"}, {"Vt.4S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.4S - Vt2.4S},[Xn]"}, {"name": "vld1_f16_x2", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4x2_t"}, "arguments": ["float16_t const * ptr"], "results": [{"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.4H - Vt2.4H},[Xn]"}, {"name": "vld1q_f16_x2", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8x2_t"}, "arguments": ["float16_t const * ptr"], "results": [{"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.8H - Vt2.8H},[Xn]"}, {"name": "vld1_f32_x2", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2x2_t"}, "arguments": ["float32_t const * ptr"], "results": [{"Vt2.2S": "result.val[1]"}, {"Vt.2S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.2S - Vt2.2S},[Xn]"}, {"name": "vld1q_f32_x2", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4x2_t"}, "arguments": ["float32_t const * ptr"], "results": [{"Vt2.4S": "result.val[1]"}, {"Vt.4S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.4S - Vt2.4S},[Xn]"}, {"name": "vld1_p8_x2", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8x2_t"}, "arguments": ["poly8_t const * ptr"], "results": [{"Vt2.8B": "result.val[1]"}, {"Vt.8B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.8B - Vt2.8B},[Xn]"}, {"name": "vld1q_p8_x2", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16x2_t"}, "arguments": ["poly8_t const * ptr"], "results": [{"Vt2.16B": "result.val[1]"}, {"Vt.16B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.16B - Vt2.16B},[Xn]"}, {"name": "vld1_p16_x2", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4x2_t"}, "arguments": ["poly16_t const * ptr"], "results": [{"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.4H - Vt2.4H},[Xn]"}, {"name": "vld1q_p16_x2", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8x2_t"}, "arguments": ["poly16_t const * ptr"], "results": [{"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.8H - Vt2.8H},[Xn]"}, {"name": "vld1_s64_x2", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1x2_t"}, "arguments": ["int64_t const * ptr"], "results": [{"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.1D - Vt2.1D},[Xn]"}, {"name": "vld1_u64_x2", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1x2_t"}, "arguments": ["uint64_t const * ptr"], "results": [{"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.1D - Vt2.1D},[Xn]"}, {"name": "vld1_p64_x2", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1x2_t"}, "arguments": ["poly64_t const * ptr"], "results": [{"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.1D - Vt2.1D},[Xn]"}, {"name": "vld1q_s64_x2", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2x2_t"}, "arguments": ["int64_t const * ptr"], "results": [{"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.2D - Vt2.2D},[Xn]"}, {"name": "vld1q_u64_x2", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2x2_t"}, "arguments": ["uint64_t const * ptr"], "results": [{"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.2D - Vt2.2D},[Xn]"}, {"name": "vld1q_p64_x2", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2x2_t"}, "arguments": ["poly64_t const * ptr"], "results": [{"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.2D - Vt2.2D},[Xn]"}, {"name": "vld1_f64_x2", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1x2_t"}, "arguments": ["float64_t const * ptr"], "results": [{"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.1D - Vt2.1D},[Xn]"}, {"name": "vld1q_f64_x2", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2x2_t"}, "arguments": ["float64_t const * ptr"], "results": [{"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.2D - Vt2.2D},[Xn]"}, {"name": "vld1_s8_x3", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8x3_t"}, "arguments": ["int8_t const * ptr"], "results": [{"Vt3.8B": "result.val[2]"}, {"Vt2.8B": "result.val[1]"}, {"Vt.8B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.8B - Vt3.8B},[Xn]"}, {"name": "vld1q_s8_x3", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16x3_t"}, "arguments": ["int8_t const * ptr"], "results": [{"Vt3.16B": "result.val[2]"}, {"Vt2.16B": "result.val[1]"}, {"Vt.16B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.16B - Vt3.16B},[Xn]"}, {"name": "vld1_s16_x3", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4x3_t"}, "arguments": ["int16_t const * ptr"], "results": [{"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.4H - Vt3.4H},[Xn]"}, {"name": "vld1q_s16_x3", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8x3_t"}, "arguments": ["int16_t const * ptr"], "results": [{"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.8H - Vt3.8H},[Xn]"}, {"name": "vld1_s32_x3", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2x3_t"}, "arguments": ["int32_t const * ptr"], "results": [{"Vt3.2S": "result.val[2]"}, {"Vt2.2S": "result.val[1]"}, {"Vt.2S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.2S - Vt3.2S},[Xn]"}, {"name": "vld1q_s32_x3", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4x3_t"}, "arguments": ["int32_t const * ptr"], "results": [{"Vt3.4S": "result.val[2]"}, {"Vt2.4S": "result.val[1]"}, {"Vt.4S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.4S - Vt3.4S},[Xn]"}, {"name": "vld1_u8_x3", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8x3_t"}, "arguments": ["uint8_t const * ptr"], "results": [{"Vt3.8B": "result.val[2]"}, {"Vt2.8B": "result.val[1]"}, {"Vt.8B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.8B - Vt3.8B},[Xn]"}, {"name": "vld1q_u8_x3", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16x3_t"}, "arguments": ["uint8_t const * ptr"], "results": [{"Vt3.16B": "result.val[2]"}, {"Vt2.16B": "result.val[1]"}, {"Vt.16B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.16B - Vt3.16B},[Xn]"}, {"name": "vld1_u16_x3", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4x3_t"}, "arguments": ["uint16_t const * ptr"], "results": [{"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.4H - Vt3.4H},[Xn]"}, {"name": "vld1q_u16_x3", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8x3_t"}, "arguments": ["uint16_t const * ptr"], "results": [{"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.8H - Vt3.8H},[Xn]"}, {"name": "vld1_u32_x3", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2x3_t"}, "arguments": ["uint32_t const * ptr"], "results": [{"Vt3.2S": "result.val[2]"}, {"Vt2.2S": "result.val[1]"}, {"Vt.2S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.2S - Vt3.2S},[Xn]"}, {"name": "vld1q_u32_x3", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4x3_t"}, "arguments": ["uint32_t const * ptr"], "results": [{"Vt3.4S": "result.val[2]"}, {"Vt2.4S": "result.val[1]"}, {"Vt.4S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.4S - Vt3.4S},[Xn]"}, {"name": "vld1_f16_x3", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4x3_t"}, "arguments": ["float16_t const * ptr"], "results": [{"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.4H - Vt3.4H},[Xn]"}, {"name": "vld1q_f16_x3", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8x3_t"}, "arguments": ["float16_t const * ptr"], "results": [{"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.8H - Vt3.8H},[Xn]"}, {"name": "vld1_f32_x3", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2x3_t"}, "arguments": ["float32_t const * ptr"], "results": [{"Vt3.2S": "result.val[2]"}, {"Vt2.2S": "result.val[1]"}, {"Vt.2S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.2S - Vt3.2S},[Xn]"}, {"name": "vld1q_f32_x3", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4x3_t"}, "arguments": ["float32_t const * ptr"], "results": [{"Vt3.4S": "result.val[2]"}, {"Vt2.4S": "result.val[1]"}, {"Vt.4S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.4S - Vt3.4S},[Xn]"}, {"name": "vld1_p8_x3", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8x3_t"}, "arguments": ["poly8_t const * ptr"], "results": [{"Vt3.8B": "result.val[2]"}, {"Vt2.8B": "result.val[1]"}, {"Vt.8B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.8B - Vt3.8B},[Xn]"}, {"name": "vld1q_p8_x3", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16x3_t"}, "arguments": ["poly8_t const * ptr"], "results": [{"Vt3.16B": "result.val[2]"}, {"Vt2.16B": "result.val[1]"}, {"Vt.16B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.16B - Vt3.16B},[Xn]"}, {"name": "vld1_p16_x3", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4x3_t"}, "arguments": ["poly16_t const * ptr"], "results": [{"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.4H - Vt3.4H},[Xn]"}, {"name": "vld1q_p16_x3", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8x3_t"}, "arguments": ["poly16_t const * ptr"], "results": [{"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.8H - Vt3.8H},[Xn]"}, {"name": "vld1_s64_x3", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1x3_t"}, "arguments": ["int64_t const * ptr"], "results": [{"Vt3.1D": "result.val[2]"}, {"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.1D - Vt3.1D},[Xn]"}, {"name": "vld1_u64_x3", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1x3_t"}, "arguments": ["uint64_t const * ptr"], "results": [{"Vt3.1D": "result.val[2]"}, {"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.1D - Vt3.1D},[Xn]"}, {"name": "vld1_p64_x3", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1x3_t"}, "arguments": ["poly64_t const * ptr"], "results": [{"Vt3.1D": "result.val[2]"}, {"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.1D - Vt3.1D},[Xn]"}, {"name": "vld1q_s64_x3", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2x3_t"}, "arguments": ["int64_t const * ptr"], "results": [{"Vt3.2D": "result.val[2]"}, {"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.2D - Vt3.2D},[Xn]"}, {"name": "vld1q_u64_x3", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2x3_t"}, "arguments": ["uint64_t const * ptr"], "results": [{"Vt3.2D": "result.val[2]"}, {"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.2D - Vt3.2D},[Xn]"}, {"name": "vld1q_p64_x3", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2x3_t"}, "arguments": ["poly64_t const * ptr"], "results": [{"Vt3.2D": "result.val[2]"}, {"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.2D - Vt3.2D},[Xn]"}, {"name": "vld1_f64_x3", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1x3_t"}, "arguments": ["float64_t const * ptr"], "results": [{"Vt3.1D": "result.val[2]"}, {"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.1D - Vt3.1D},[Xn]"}, {"name": "vld1q_f64_x3", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2x3_t"}, "arguments": ["float64_t const * ptr"], "results": [{"Vt3.2D": "result.val[2]"}, {"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.2D - Vt3.2D},[Xn]"}, {"name": "vld1_s8_x4", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8x4_t"}, "arguments": ["int8_t const * ptr"], "results": [{"Vt4.8B": "result.val[3]"}, {"Vt3.8B": "result.val[2]"}, {"Vt2.8B": "result.val[1]"}, {"Vt.8B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.8B - Vt4.8B},[Xn]"}, {"name": "vld1q_s8_x4", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16x4_t"}, "arguments": ["int8_t const * ptr"], "results": [{"Vt4.16B": "result.val[3]"}, {"Vt3.16B": "result.val[2]"}, {"Vt2.16B": "result.val[1]"}, {"Vt.16B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.16B - Vt4.16B},[Xn]"}, {"name": "vld1_s16_x4", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4x4_t"}, "arguments": ["int16_t const * ptr"], "results": [{"Vt4.4H": "result.val[3]"}, {"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.4H - Vt4.4H},[Xn]"}, {"name": "vld1q_s16_x4", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8x4_t"}, "arguments": ["int16_t const * ptr"], "results": [{"Vt4.8H": "result.val[3]"}, {"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.8H - Vt4.8H},[Xn]"}, {"name": "vld1_s32_x4", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2x4_t"}, "arguments": ["int32_t const * ptr"], "results": [{"Vt4.2S": "result.val[3]"}, {"Vt3.2S": "result.val[2]"}, {"Vt2.2S": "result.val[1]"}, {"Vt.2S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.2S - Vt4.2S},[Xn]"}, {"name": "vld1q_s32_x4", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4x4_t"}, "arguments": ["int32_t const * ptr"], "results": [{"Vt4.4S": "result.val[3]"}, {"Vt3.4S": "result.val[2]"}, {"Vt2.4S": "result.val[1]"}, {"Vt.4S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.4S - Vt4.4S},[Xn]"}, {"name": "vld1_u8_x4", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8x4_t"}, "arguments": ["uint8_t const * ptr"], "results": [{"Vt4.8B": "result.val[3]"}, {"Vt3.8B": "result.val[2]"}, {"Vt2.8B": "result.val[1]"}, {"Vt.8B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.8B - Vt4.8B},[Xn]"}, {"name": "vld1q_u8_x4", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16x4_t"}, "arguments": ["uint8_t const * ptr"], "results": [{"Vt4.16B": "result.val[3]"}, {"Vt3.16B": "result.val[2]"}, {"Vt2.16B": "result.val[1]"}, {"Vt.16B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.16B - Vt4.16B},[Xn]"}, {"name": "vld1_u16_x4", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4x4_t"}, "arguments": ["uint16_t const * ptr"], "results": [{"Vt4.4H": "result.val[3]"}, {"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.4H - Vt4.4H},[Xn]"}, {"name": "vld1q_u16_x4", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8x4_t"}, "arguments": ["uint16_t const * ptr"], "results": [{"Vt4.8H": "result.val[3]"}, {"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.8H - Vt4.8H},[Xn]"}, {"name": "vld1_u32_x4", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2x4_t"}, "arguments": ["uint32_t const * ptr"], "results": [{"Vt4.2S": "result.val[3]"}, {"Vt3.2S": "result.val[2]"}, {"Vt2.2S": "result.val[1]"}, {"Vt.2S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.2S - Vt4.2S},[Xn]"}, {"name": "vld1q_u32_x4", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4x4_t"}, "arguments": ["uint32_t const * ptr"], "results": [{"Vt4.4S": "result.val[3]"}, {"Vt3.4S": "result.val[2]"}, {"Vt2.4S": "result.val[1]"}, {"Vt.4S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.4S - Vt4.4S},[Xn]"}, {"name": "vld1_f16_x4", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4x4_t"}, "arguments": ["float16_t const * ptr"], "results": [{"Vt4.4H": "result.val[3]"}, {"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.4H - Vt4.4H},[Xn]"}, {"name": "vld1q_f16_x4", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8x4_t"}, "arguments": ["float16_t const * ptr"], "results": [{"Vt4.8H": "result.val[3]"}, {"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.8H - Vt4.8H},[Xn]"}, {"name": "vld1_f32_x4", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2x4_t"}, "arguments": ["float32_t const * ptr"], "results": [{"Vt4.2S": "result.val[3]"}, {"Vt3.2S": "result.val[2]"}, {"Vt2.2S": "result.val[1]"}, {"Vt.2S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.2S - Vt4.2S},[Xn]"}, {"name": "vld1q_f32_x4", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4x4_t"}, "arguments": ["float32_t const * ptr"], "results": [{"Vt4.4S": "result.val[3]"}, {"Vt3.4S": "result.val[2]"}, {"Vt2.4S": "result.val[1]"}, {"Vt.4S": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.4S - Vt4.4S},[Xn]"}, {"name": "vld1_p8_x4", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8x4_t"}, "arguments": ["poly8_t const * ptr"], "results": [{"Vt4.8B": "result.val[3]"}, {"Vt3.8B": "result.val[2]"}, {"Vt2.8B": "result.val[1]"}, {"Vt.8B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.8B - Vt4.8B},[Xn]"}, {"name": "vld1q_p8_x4", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16x4_t"}, "arguments": ["poly8_t const * ptr"], "results": [{"Vt4.16B": "result.val[3]"}, {"Vt3.16B": "result.val[2]"}, {"Vt2.16B": "result.val[1]"}, {"Vt.16B": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.16B - Vt4.16B},[Xn]"}, {"name": "vld1_p16_x4", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4x4_t"}, "arguments": ["poly16_t const * ptr"], "results": [{"Vt4.4H": "result.val[3]"}, {"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.4H - Vt4.4H},[Xn]"}, {"name": "vld1q_p16_x4", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8x4_t"}, "arguments": ["poly16_t const * ptr"], "results": [{"Vt4.8H": "result.val[3]"}, {"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.8H - Vt4.8H},[Xn]"}, {"name": "vld1_s64_x4", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1x4_t"}, "arguments": ["int64_t const * ptr"], "results": [{"Vt4.1D": "result.val[3]"}, {"Vt3.1D": "result.val[2]"}, {"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.1D - Vt4.1D},[Xn]"}, {"name": "vld1_u64_x4", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1x4_t"}, "arguments": ["uint64_t const * ptr"], "results": [{"Vt4.1D": "result.val[3]"}, {"Vt3.1D": "result.val[2]"}, {"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.1D - Vt4.1D},[Xn]"}, {"name": "vld1_p64_x4", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1x4_t"}, "arguments": ["poly64_t const * ptr"], "results": [{"Vt4.1D": "result.val[3]"}, {"Vt3.1D": "result.val[2]"}, {"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.1D - Vt4.1D},[Xn]"}, {"name": "vld1q_s64_x4", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2x4_t"}, "arguments": ["int64_t const * ptr"], "results": [{"Vt4.2D": "result.val[3]"}, {"Vt3.2D": "result.val[2]"}, {"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.2D - Vt4.2D},[Xn]"}, {"name": "vld1q_u64_x4", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2x4_t"}, "arguments": ["uint64_t const * ptr"], "results": [{"Vt4.2D": "result.val[3]"}, {"Vt3.2D": "result.val[2]"}, {"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.2D - Vt4.2D},[Xn]"}, {"name": "vld1q_p64_x4", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2x4_t"}, "arguments": ["poly64_t const * ptr"], "results": [{"Vt4.2D": "result.val[3]"}, {"Vt3.2D": "result.val[2]"}, {"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.2D - Vt4.2D},[Xn]"}, {"name": "vld1_f64_x4", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1x4_t"}, "arguments": ["float64_t const * ptr"], "results": [{"Vt4.1D": "result.val[3]"}, {"Vt3.1D": "result.val[2]"}, {"Vt2.1D": "result.val[1]"}, {"Vt.1D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.1D - Vt4.1D},[Xn]"}, {"name": "vld1q_f64_x4", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2x4_t"}, "arguments": ["float64_t const * ptr"], "results": [{"Vt4.2D": "result.val[3]"}, {"Vt3.2D": "result.val[2]"}, {"Vt2.2D": "result.val[1]"}, {"Vt.2D": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.2D - Vt4.2D},[Xn]"}, {"name": "vpadd_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00078", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition", "base_instruction": ["ADDP"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vpadd_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00078", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition", "base_instruction": ["ADDP"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vpadd_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00078", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition", "base_instruction": ["ADDP"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vpadd_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00078", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition", "base_instruction": ["ADDP"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vpadd_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00078", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition", "base_instruction": ["ADDP"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vpadd_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00078", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition", "base_instruction": ["ADDP"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vpadd_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00002", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition", "base_instruction": ["FADDP"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vpaddq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00078", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition", "base_instruction": ["ADDP"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vpaddq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00078", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition", "base_instruction": ["ADDP"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vpaddq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00078", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition", "base_instruction": ["ADDP"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vpaddq_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00078", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition", "base_instruction": ["ADDP"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vpaddq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00078", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition", "base_instruction": ["ADDP"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vpaddq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00078", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition", "base_instruction": ["ADDP"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vpaddq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00078", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition", "base_instruction": ["ADDP"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vpaddq_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00078", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition", "base_instruction": ["ADDP"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vpaddq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00002", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition", "base_instruction": ["FADDP"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vpaddq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00002", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition", "base_instruction": ["FADDP"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vpaddl_s8", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int8x8_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00079", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition and widen", "base_instruction": ["SADDLP"], "operands": "Vd.4H,Vn.8B"}, {"name": "vpaddlq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int8x16_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00079", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition and widen", "base_instruction": ["SADDLP"], "operands": "Vd.8H,Vn.16B"}, {"name": "vpaddl_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int16x4_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00079", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition and widen", "base_instruction": ["SADDLP"], "operands": "Vd.2S,Vn.4H"}, {"name": "vpaddlq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int16x8_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00079", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition and widen", "base_instruction": ["SADDLP"], "operands": "Vd.4S,Vn.8H"}, {"name": "vpaddl_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int32x2_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00079", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition and widen", "base_instruction": ["SADDLP"], "operands": "Vd.1D,Vn.2S"}, {"name": "vpaddlq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int32x4_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00079", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition and widen", "base_instruction": ["SADDLP"], "operands": "Vd.2D,Vn.4S"}, {"name": "vpaddl_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint8x8_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00079", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition and widen", "base_instruction": ["UADDLP"], "operands": "Vd.4H,Vn.8B"}, {"name": "vpaddlq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint8x16_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00079", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition and widen", "base_instruction": ["UADDLP"], "operands": "Vd.8H,Vn.16B"}, {"name": "vpaddl_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint16x4_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00079", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition and widen", "base_instruction": ["UADDLP"], "operands": "Vd.2S,Vn.4H"}, {"name": "vpaddlq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint16x8_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00079", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition and widen", "base_instruction": ["UADDLP"], "operands": "Vd.4S,Vn.8H"}, {"name": "vpaddl_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint32x2_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00079", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition and widen", "base_instruction": ["UADDLP"], "operands": "Vd.1D,Vn.2S"}, {"name": "vpaddlq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint32x4_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00079", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition and widen", "base_instruction": ["UADDLP"], "operands": "Vd.2D,Vn.4S"}, {"name": "vpadal_s8", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int8x8_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00079", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition and widen", "base_instruction": ["SADALP"], "operands": "Vd.4H,Vn.8B"}, {"name": "vpadalq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int8x16_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00079", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition and widen", "base_instruction": ["SADALP"], "operands": "Vd.8H,Vn.16B"}, {"name": "vpadal_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int16x4_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00079", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition and widen", "base_instruction": ["SADALP"], "operands": "Vd.2S,Vn.4H"}, {"name": "vpadalq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int16x8_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00079", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition and widen", "base_instruction": ["SADALP"], "operands": "Vd.4S,Vn.8H"}, {"name": "vpadal_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64x1_t a", "int32x2_t b"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}, "b": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00079", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition and widen", "base_instruction": ["SADALP"], "operands": "Vd.1D,Vn.2S"}, {"name": "vpadalq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int32x4_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00079", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition and widen", "base_instruction": ["SADALP"], "operands": "Vd.2D,Vn.4S"}, {"name": "vpadal_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint8x8_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00079", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition and widen", "base_instruction": ["UADALP"], "operands": "Vd.4H,Vn.8B"}, {"name": "vpadalq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint8x16_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00079", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition and widen", "base_instruction": ["UADALP"], "operands": "Vd.8H,Vn.16B"}, {"name": "vpadal_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint16x4_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00079", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition and widen", "base_instruction": ["UADALP"], "operands": "Vd.2S,Vn.4H"}, {"name": "vpadalq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint16x8_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00079", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition and widen", "base_instruction": ["UADALP"], "operands": "Vd.4S,Vn.8H"}, {"name": "vpadal_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64x1_t a", "uint32x2_t b"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}, "b": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00079", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition and widen", "base_instruction": ["UADALP"], "operands": "Vd.1D,Vn.2S"}, {"name": "vpadalq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint32x4_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00079", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition and widen", "base_instruction": ["UADALP"], "operands": "Vd.2D,Vn.4S"}, {"name": "vpmax_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00080", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise maximum", "base_instruction": ["SMAXP"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vpmax_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00080", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise maximum", "base_instruction": ["SMAXP"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vpmax_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00080", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise maximum", "base_instruction": ["SMAXP"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vpmax_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00080", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise maximum", "base_instruction": ["UMAXP"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vpmax_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00080", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise maximum", "base_instruction": ["UMAXP"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vpmax_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00080", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise maximum", "base_instruction": ["UMAXP"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vpmax_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00036", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise maximum", "base_instruction": ["FMAXP"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vpmaxq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00080", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise maximum", "base_instruction": ["SMAXP"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vpmaxq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00080", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise maximum", "base_instruction": ["SMAXP"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vpmaxq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00080", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise maximum", "base_instruction": ["SMAXP"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vpmaxq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00080", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise maximum", "base_instruction": ["UMAXP"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vpmaxq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00080", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise maximum", "base_instruction": ["UMAXP"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vpmaxq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00080", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise maximum", "base_instruction": ["UMAXP"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vpmaxq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00036", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise maximum", "base_instruction": ["FMAXP"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vpmaxq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00036", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise maximum", "base_instruction": ["FMAXP"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vpmin_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00080", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise minimum", "base_instruction": ["SMINP"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vpmin_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00080", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise minimum", "base_instruction": ["SMINP"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vpmin_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00080", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise minimum", "base_instruction": ["SMINP"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vpmin_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00080", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise minimum", "base_instruction": ["UMINP"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vpmin_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00080", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise minimum", "base_instruction": ["UMINP"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vpmin_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00080", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise minimum", "base_instruction": ["UMINP"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vpmin_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00036", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise minimum", "base_instruction": ["FMINP"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vpminq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00080", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise minimum", "base_instruction": ["SMINP"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vpminq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00080", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise minimum", "base_instruction": ["SMINP"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vpminq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00080", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise minimum", "base_instruction": ["SMINP"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vpminq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00080", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise minimum", "base_instruction": ["UMINP"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vpminq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00080", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise minimum", "base_instruction": ["UMINP"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vpminq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00080", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise minimum", "base_instruction": ["UMINP"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vpminq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00036", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise minimum", "base_instruction": ["FMINP"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vpminq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00036", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise minimum", "base_instruction": ["FMINP"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vpmaxnm_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00037", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise maximum (IEEE754)", "base_instruction": ["FMAXNMP"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vpmaxnmq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00037", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise maximum (IEEE754)", "base_instruction": ["FMAXNMP"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vpmaxnmq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00037", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise maximum (IEEE754)", "base_instruction": ["FMAXNMP"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vpminnm_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00037", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise minimum (IEEE754)", "base_instruction": ["FMINNMP"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vpminnmq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00037", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise minimum (IEEE754)", "base_instruction": ["FMINNMP"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vpminnmq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00037", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise minimum (IEEE754)", "base_instruction": ["FMINNMP"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vpaddd_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["int64x2_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00078", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition", "base_instruction": ["ADDP"], "operands": "Dd,Vn.2D"}, {"name": "vpaddd_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["uint64x2_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00078", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition", "base_instruction": ["ADDP"], "operands": "Dd,Vn.2D"}, {"name": "vpadds_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["float32x2_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00002", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition", "base_instruction": ["FADDP"], "operands": "Sd,Vn.2S"}, {"name": "vpaddd_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64_t"}, "arguments": ["float64x2_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00002", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition", "base_instruction": ["FADDP"], "operands": "Dd,Vn.2D"}, {"name": "vpmaxs_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["float32x2_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00036", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise maximum", "base_instruction": ["FMAXP"], "operands": "Sd,Vn.2S"}, {"name": "vpmaxqd_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64_t"}, "arguments": ["float64x2_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00036", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise maximum", "base_instruction": ["FMAXP"], "operands": "Dd,Vn.2D"}, {"name": "vpmins_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["float32x2_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00036", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise minimum", "base_instruction": ["FMINP"], "operands": "Sd,Vn.2S"}, {"name": "vpminqd_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64_t"}, "arguments": ["float64x2_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00036", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise minimum (IEEE754)", "base_instruction": ["FMINP"], "operands": "Dd,Vn.2D"}, {"name": "vpmaxnms_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["float32x2_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00037", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise maximum", "base_instruction": ["FMAXNMP"], "operands": "Sd,Vn.2S"}, {"name": "vpmaxnmqd_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64_t"}, "arguments": ["float64x2_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00037", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise maximum", "base_instruction": ["FMAXNMP"], "operands": "Dd,Vn.2D"}, {"name": "vpminnms_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["float32x2_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00037", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise minimum (IEEE754)", "base_instruction": ["FMINNMP"], "operands": "Sd,Vn.2S"}, {"name": "vpminnmqd_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64_t"}, "arguments": ["float64x2_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00037", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise minimum (IEEE754)", "base_instruction": ["FMINNMP"], "operands": "Dd,Vn.2D"}, {"name": "vaddv_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8_t"}, "arguments": ["int8x8_t a"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00081", "instruction_group": "Vector arithmetic|Across vector arithmetic|Addition across vector", "base_instruction": ["ADDV"], "operands": "Bd,Vn.8B"}, {"name": "vaddvq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8_t"}, "arguments": ["int8x16_t a"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00081", "instruction_group": "Vector arithmetic|Across vector arithmetic|Addition across vector", "base_instruction": ["ADDV"], "operands": "Bd,Vn.16B"}, {"name": "vaddv_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["int16x4_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00081", "instruction_group": "Vector arithmetic|Across vector arithmetic|Addition across vector", "base_instruction": ["ADDV"], "operands": "Hd,Vn.4H"}, {"name": "vaddvq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["int16x8_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00081", "instruction_group": "Vector arithmetic|Across vector arithmetic|Addition across vector", "base_instruction": ["ADDV"], "operands": "Hd,Vn.8H"}, {"name": "vaddv_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int32x2_t a"], "results": [{"Vd.S[0]": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Across vector arithmetic|Addition across vector", "base_instruction": ["ADDP"], "operands": " Vd.2S,Vn.2S,Vm.2S"}, {"name": "vaddvq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int32x4_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00081", "instruction_group": "Vector arithmetic|Across vector arithmetic|Addition across vector", "base_instruction": ["ADDV"], "operands": "Sd,Vn.4S"}, {"name": "vaddvq_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["int64x2_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Across vector arithmetic|Addition across vector", "base_instruction": ["ADDP"], "operands": "Dd,Vn.2D"}, {"name": "vaddv_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8_t"}, "arguments": ["uint8x8_t a"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00081", "instruction_group": "Vector arithmetic|Across vector arithmetic|Addition across vector", "base_instruction": ["ADDV"], "operands": "Bd,Vn.8B"}, {"name": "vaddvq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8_t"}, "arguments": ["uint8x16_t a"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00081", "instruction_group": "Vector arithmetic|Across vector arithmetic|Addition across vector", "base_instruction": ["ADDV"], "operands": "Bd,Vn.16B"}, {"name": "vaddv_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["uint16x4_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00081", "instruction_group": "Vector arithmetic|Across vector arithmetic|Addition across vector", "base_instruction": ["ADDV"], "operands": "Hd,Vn.4H"}, {"name": "vaddvq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["uint16x8_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00081", "instruction_group": "Vector arithmetic|Across vector arithmetic|Addition across vector", "base_instruction": ["ADDV"], "operands": "Hd,Vn.8H"}, {"name": "vaddv_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["uint32x2_t a"], "results": [{"Vd.S[0]": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Across vector arithmetic|Addition across vector", "base_instruction": ["ADDP"], "operands": " Vd.2S,Vn.2S,Vm.2S"}, {"name": "vaddvq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["uint32x4_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00081", "instruction_group": "Vector arithmetic|Across vector arithmetic|Addition across vector", "base_instruction": ["ADDV"], "operands": "Sd,Vn.4S"}, {"name": "vaddvq_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["uint64x2_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Across vector arithmetic|Addition across vector", "base_instruction": ["ADDP"], "operands": "Dd,Vn.2D"}, {"name": "vaddv_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["float32x2_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Across vector arithmetic|Addition across vector", "base_instruction": ["FADDP"], "operands": "Sd,Vn.2S"}, {"name": "vaddvq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["float32x4_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Across vector arithmetic|Addition across vector", "base_instruction": ["FADDP", "FADDP"], "operands": "Vt.4S,Vn.4S,Vm.4S"}, {"name": "vaddvq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64_t"}, "arguments": ["float64x2_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector arithmetic|Across vector arithmetic|Addition across vector", "base_instruction": ["FADDP"], "operands": "Dd,Vn.2D"}, {"name": "vaddlv_s8", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["int8x8_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00082", "instruction_group": "Vector arithmetic|Across vector arithmetic|Addition across vector widening", "base_instruction": ["SADDLV"], "operands": "Hd,Vn.8B"}, {"name": "vaddlvq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["int8x16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00082", "instruction_group": "Vector arithmetic|Across vector arithmetic|Addition across vector widening", "base_instruction": ["SADDLV"], "operands": "Hd,Vn.16B"}, {"name": "vaddlv_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int16x4_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00082", "instruction_group": "Vector arithmetic|Across vector arithmetic|Addition across vector widening", "base_instruction": ["SADDLV"], "operands": "Sd,Vn.4H"}, {"name": "vaddlvq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int16x8_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00082", "instruction_group": "Vector arithmetic|Across vector arithmetic|Addition across vector widening", "base_instruction": ["SADDLV"], "operands": "Sd,Vn.8H"}, {"name": "vaddlv_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["int32x2_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00079", "instruction_group": "Vector arithmetic|Across vector arithmetic|Addition across vector widening", "base_instruction": ["SADDLP"], "operands": "Vd.1D,Vn.2S"}, {"name": "vaddlvq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["int32x4_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00082", "instruction_group": "Vector arithmetic|Across vector arithmetic|Addition across vector widening", "base_instruction": ["SADDLV"], "operands": "Dd,Vn.4S"}, {"name": "vaddlv_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["uint8x8_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00082", "instruction_group": "Vector arithmetic|Across vector arithmetic|Addition across vector widening", "base_instruction": ["UADDLV"], "operands": "Hd,Vn.8B"}, {"name": "vaddlvq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["uint8x16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00082", "instruction_group": "Vector arithmetic|Across vector arithmetic|Addition across vector widening", "base_instruction": ["UADDLV"], "operands": "Hd,Vn.16B"}, {"name": "vaddlv_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["uint16x4_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00082", "instruction_group": "Vector arithmetic|Across vector arithmetic|Addition across vector widening", "base_instruction": ["UADDLV"], "operands": "Sd,Vn.4H"}, {"name": "vaddlvq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["uint16x8_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00082", "instruction_group": "Vector arithmetic|Across vector arithmetic|Addition across vector widening", "base_instruction": ["UADDLV"], "operands": "Sd,Vn.8H"}, {"name": "vaddlv_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["uint32x2_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00079", "instruction_group": "Vector arithmetic|Across vector arithmetic|Addition across vector widening", "base_instruction": ["UADDLP"], "operands": "Vd.1D,Vn.2S"}, {"name": "vaddlvq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["uint32x4_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00082", "instruction_group": "Vector arithmetic|Across vector arithmetic|Addition across vector widening", "base_instruction": ["UADDLV"], "operands": "Dd,Vn.4S"}, {"name": "vmaxv_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8_t"}, "arguments": ["int8x8_t a"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00083", "instruction_group": "Vector arithmetic|Across vector arithmetic|Maximum across vector", "base_instruction": ["SMAXV"], "operands": "Bd,Vn.8B"}, {"name": "vmaxvq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8_t"}, "arguments": ["int8x16_t a"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00083", "instruction_group": "Vector arithmetic|Across vector arithmetic|Maximum across vector", "base_instruction": ["SMAXV"], "operands": "Bd,Vn.16B"}, {"name": "vmaxv_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["int16x4_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00083", "instruction_group": "Vector arithmetic|Across vector arithmetic|Maximum across vector", "base_instruction": ["SMAXV"], "operands": "Hd,Vn.4H"}, {"name": "vmaxvq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["int16x8_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00083", "instruction_group": "Vector arithmetic|Across vector arithmetic|Maximum across vector", "base_instruction": ["SMAXV"], "operands": "Hd,Vn.8H"}, {"name": "vmaxv_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int32x2_t a"], "results": [{"Vd.S[0]": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00080", "instruction_group": "Vector arithmetic|Across vector arithmetic|Maximum across vector", "base_instruction": ["SMAXP"], "operands": " Vd.2S,Vn.2S,Vm.2S"}, {"name": "vmaxvq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int32x4_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00083", "instruction_group": "Vector arithmetic|Across vector arithmetic|Maximum across vector", "base_instruction": ["SMAXV"], "operands": "Sd,Vn.4S"}, {"name": "vmaxv_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8_t"}, "arguments": ["uint8x8_t a"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00083", "instruction_group": "Vector arithmetic|Across vector arithmetic|Maximum across vector", "base_instruction": ["UMAXV"], "operands": "Bd,Vn.8B"}, {"name": "vmaxvq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8_t"}, "arguments": ["uint8x16_t a"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00083", "instruction_group": "Vector arithmetic|Across vector arithmetic|Maximum across vector", "base_instruction": ["UMAXV"], "operands": "Bd,Vn.16B"}, {"name": "vmaxv_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["uint16x4_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00083", "instruction_group": "Vector arithmetic|Across vector arithmetic|Maximum across vector", "base_instruction": ["UMAXV"], "operands": "Hd,Vn.4H"}, {"name": "vmaxvq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["uint16x8_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00083", "instruction_group": "Vector arithmetic|Across vector arithmetic|Maximum across vector", "base_instruction": ["UMAXV"], "operands": "Hd,Vn.8H"}, {"name": "vmaxv_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["uint32x2_t a"], "results": [{"Vd.S[0]": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00080", "instruction_group": "Vector arithmetic|Across vector arithmetic|Maximum across vector", "base_instruction": ["UMAXP"], "operands": " Vd.2S,Vn.2S,Vm.2S"}, {"name": "vmaxvq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["uint32x4_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00083", "instruction_group": "Vector arithmetic|Across vector arithmetic|Maximum across vector", "base_instruction": ["UMAXV"], "operands": "Sd,Vn.4S"}, {"name": "vmaxv_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["float32x2_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00036", "instruction_group": "Vector arithmetic|Across vector arithmetic|Maximum across vector", "base_instruction": ["FMAXP"], "operands": "Sd,Vn.2S"}, {"name": "vmaxvq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["float32x4_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00084", "instruction_group": "Vector arithmetic|Across vector arithmetic|Maximum across vector", "base_instruction": ["FMAXV"], "operands": "Sd,Vn.4S"}, {"name": "vmaxvq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64_t"}, "arguments": ["float64x2_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00036", "instruction_group": "Vector arithmetic|Across vector arithmetic|Maximum across vector", "base_instruction": ["FMAXP"], "operands": "Dd,Vn.2D"}, {"name": "vminv_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8_t"}, "arguments": ["int8x8_t a"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00083", "instruction_group": "Vector arithmetic|Across vector arithmetic|Minimum across vector", "base_instruction": ["SMINV"], "operands": "Bd,Vn.8B"}, {"name": "vminvq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8_t"}, "arguments": ["int8x16_t a"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00083", "instruction_group": "Vector arithmetic|Across vector arithmetic|Minimum across vector", "base_instruction": ["SMINV"], "operands": "Bd,Vn.16B"}, {"name": "vminv_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["int16x4_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00083", "instruction_group": "Vector arithmetic|Across vector arithmetic|Minimum across vector", "base_instruction": ["SMINV"], "operands": "Hd,Vn.4H"}, {"name": "vminvq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["int16x8_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00083", "instruction_group": "Vector arithmetic|Across vector arithmetic|Minimum across vector", "base_instruction": ["SMINV"], "operands": "Hd,Vn.8H"}, {"name": "vminv_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int32x2_t a"], "results": [{"Vd.S[0]": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00080", "instruction_group": "Vector arithmetic|Across vector arithmetic|Minimum across vector", "base_instruction": ["SMINP"], "operands": " Vd.2S,Vn.2S,Vm.2S"}, {"name": "vminvq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int32x4_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00083", "instruction_group": "Vector arithmetic|Across vector arithmetic|Minimum across vector", "base_instruction": ["SMINV"], "operands": "Sd,Vn.4S"}, {"name": "vminv_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8_t"}, "arguments": ["uint8x8_t a"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00083", "instruction_group": "Vector arithmetic|Across vector arithmetic|Minimum across vector", "base_instruction": ["UMINV"], "operands": "Bd,Vn.8B"}, {"name": "vminvq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8_t"}, "arguments": ["uint8x16_t a"], "results": [{"Bd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00083", "instruction_group": "Vector arithmetic|Across vector arithmetic|Minimum across vector", "base_instruction": ["UMINV"], "operands": "Bd,Vn.16B"}, {"name": "vminv_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["uint16x4_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00083", "instruction_group": "Vector arithmetic|Across vector arithmetic|Minimum across vector", "base_instruction": ["UMINV"], "operands": "Hd,Vn.4H"}, {"name": "vminvq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["uint16x8_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00083", "instruction_group": "Vector arithmetic|Across vector arithmetic|Minimum across vector", "base_instruction": ["UMINV"], "operands": "Hd,Vn.8H"}, {"name": "vminv_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["uint32x2_t a"], "results": [{"Vd.S[0]": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00080", "instruction_group": "Vector arithmetic|Across vector arithmetic|Minimum across vector", "base_instruction": ["UMINP"], "operands": " Vd.2S,Vn.2S,Vm.2S"}, {"name": "vminvq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["uint32x4_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00083", "instruction_group": "Vector arithmetic|Across vector arithmetic|Minimum across vector", "base_instruction": ["UMINV"], "operands": "Sd,Vn.4S"}, {"name": "vminv_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["float32x2_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00036", "instruction_group": "Vector arithmetic|Across vector arithmetic|Minimum across vector", "base_instruction": ["FMINP"], "operands": "Sd,Vn.2S"}, {"name": "vminvq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["float32x4_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00084", "instruction_group": "Vector arithmetic|Across vector arithmetic|Minimum across vector", "base_instruction": ["FMINV"], "operands": "Sd,Vn.4S"}, {"name": "vminvq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64_t"}, "arguments": ["float64x2_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00036", "instruction_group": "Vector arithmetic|Across vector arithmetic|Minimum across vector", "base_instruction": ["FMINP"], "operands": "Dd,Vn.2D"}, {"name": "vmaxnmv_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["float32x2_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00037", "instruction_group": "Vector arithmetic|Across vector arithmetic|Maximum across vector (IEEE754)", "base_instruction": ["FMAXNMP"], "operands": "Sd,Vn.2S"}, {"name": "vmaxnmvq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["float32x4_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00085", "instruction_group": "Vector arithmetic|Across vector arithmetic|Maximum across vector (IEEE754)", "base_instruction": ["FMAXNMV"], "operands": "Sd,Vn.4S"}, {"name": "vmaxnmvq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64_t"}, "arguments": ["float64x2_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00037", "instruction_group": "Vector arithmetic|Across vector arithmetic|Maximum across vector (IEEE754)", "base_instruction": ["FMAXNMP"], "operands": " Dd,Vn.2D"}, {"name": "vminnmv_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["float32x2_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00037", "instruction_group": "Vector arithmetic|Across vector arithmetic|Minimum across vector (IEEE754)", "base_instruction": ["FMINNMP"], "operands": " Sd,Vn.2S"}, {"name": "vminnmvq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["float32x4_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00085", "instruction_group": "Vector arithmetic|Across vector arithmetic|Minimum across vector (IEEE754)", "base_instruction": ["FMINNMV"], "operands": "Sd,Vn.4S"}, {"name": "vminnmvq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64_t"}, "arguments": ["float64x2_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00037", "instruction_group": "Vector arithmetic|Across vector arithmetic|Minimum across vector (IEEE754)", "base_instruction": ["FMINNMP"], "operands": " Dd,Vn.2D"}, {"name": "vext_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}, "n": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00086", "instruction_group": "Vector manipulation|Extract vector from a pair of vectors", "base_instruction": ["EXT"], "operands": "Vd.8B,Vn.8B,Vm.8B,#n"}, {"name": "vextq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}, "n": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00086", "instruction_group": "Vector manipulation|Extract vector from a pair of vectors", "base_instruction": ["EXT"], "operands": "Vd.16B,Vn.16B,Vm.16B,#n"}, {"name": "vext_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}, "n": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00086", "instruction_group": "Vector manipulation|Extract vector from a pair of vectors", "base_instruction": ["EXT"], "operands": "Vd.8B,Vn.8B,Vm.8B,#(n<<1)"}, {"name": "vextq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}, "n": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00086", "instruction_group": "Vector manipulation|Extract vector from a pair of vectors", "base_instruction": ["EXT"], "operands": "Vd.16B,Vn.16B,Vm.16B,#(n<<1)"}, {"name": "vext_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}, "n": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00086", "instruction_group": "Vector manipulation|Extract vector from a pair of vectors", "base_instruction": ["EXT"], "operands": "Vd.8B,Vn.8B,Vm.8B,#(n<<2)"}, {"name": "vextq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}, "n": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00086", "instruction_group": "Vector manipulation|Extract vector from a pair of vectors", "base_instruction": ["EXT"], "operands": "Vd.16B,Vn.16B,Vm.16B,#(n<<2)"}, {"name": "vext_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64x1_t a", "int64x1_t b", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}, "n": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00086", "instruction_group": "Vector manipulation|Extract vector from a pair of vectors", "base_instruction": ["EXT"], "operands": "Vd.8B,Vn.8B,Vm.8B,#(n<<3)"}, {"name": "vextq_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int64x2_t b", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}, "n": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00086", "instruction_group": "Vector manipulation|Extract vector from a pair of vectors", "base_instruction": ["EXT"], "operands": "Vd.16B,Vn.16B,Vm.16B,#(n<<3)"}, {"name": "vext_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}, "n": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00086", "instruction_group": "Vector manipulation|Extract vector from a pair of vectors", "base_instruction": ["EXT"], "operands": "Vd.8B,Vn.8B,Vm.8B,#n"}, {"name": "vextq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}, "n": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00086", "instruction_group": "Vector manipulation|Extract vector from a pair of vectors", "base_instruction": ["EXT"], "operands": "Vd.16B,Vn.16B,Vm.16B,#n"}, {"name": "vext_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}, "n": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00086", "instruction_group": "Vector manipulation|Extract vector from a pair of vectors", "base_instruction": ["EXT"], "operands": "Vd.8B,Vn.8B,Vm.8B,#(n<<1)"}, {"name": "vextq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}, "n": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00086", "instruction_group": "Vector manipulation|Extract vector from a pair of vectors", "base_instruction": ["EXT"], "operands": "Vd.16B,Vn.16B,Vm.16B,#(n<<1)"}, {"name": "vext_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}, "n": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00086", "instruction_group": "Vector manipulation|Extract vector from a pair of vectors", "base_instruction": ["EXT"], "operands": "Vd.8B,Vn.8B,Vm.8B,#(n<<2)"}, {"name": "vextq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}, "n": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00086", "instruction_group": "Vector manipulation|Extract vector from a pair of vectors", "base_instruction": ["EXT"], "operands": "Vd.16B,Vn.16B,Vm.16B,#(n<<2)"}, {"name": "vext_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64x1_t a", "uint64x1_t b", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}, "n": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00086", "instruction_group": "Vector manipulation|Extract vector from a pair of vectors", "base_instruction": ["EXT"], "operands": "Vd.8B,Vn.8B,Vm.8B,#(n<<3)"}, {"name": "vextq_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint64x2_t b", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}, "n": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00086", "instruction_group": "Vector manipulation|Extract vector from a pair of vectors", "base_instruction": ["EXT"], "operands": "Vd.16B,Vn.16B,Vm.16B,#(n<<3)"}, {"name": "vext_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1_t"}, "arguments": ["poly64x1_t a", "poly64x1_t b", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}, "n": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00086", "instruction_group": "Vector manipulation|Extract vector from a pair of vectors", "base_instruction": ["EXT"], "operands": "Vd.8B,Vn.8B,Vm.8B,#(n<<3)"}, {"name": "vextq_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2_t"}, "arguments": ["poly64x2_t a", "poly64x2_t b", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}, "n": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00086", "instruction_group": "Vector manipulation|Extract vector from a pair of vectors", "base_instruction": ["EXT"], "operands": "Vd.16B,Vn.16B,Vm.16B,#(n<<3)"}, {"name": "vext_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}, "n": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00086", "instruction_group": "Vector manipulation|Extract vector from a pair of vectors", "base_instruction": ["EXT"], "operands": "Vd.8B,Vn.8B,Vm.8B,#(n<<2)"}, {"name": "vextq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}, "n": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00086", "instruction_group": "Vector manipulation|Extract vector from a pair of vectors", "base_instruction": ["EXT"], "operands": "Vd.16B,Vn.16B,Vm.16B,#(n<<2)"}, {"name": "vext_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a", "float64x1_t b", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}, "n": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00086", "instruction_group": "Vector manipulation|Extract vector from a pair of vectors", "base_instruction": ["EXT"], "operands": "Vd.8B,Vn.8B,Vm.8B,#(n<<3)"}, {"name": "vextq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}, "n": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00086", "instruction_group": "Vector manipulation|Extract vector from a pair of vectors", "base_instruction": ["EXT"], "operands": "Vd.16B,Vn.16B,Vm.16B,#(n<<3)"}, {"name": "vext_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x8_t a", "poly8x8_t b", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}, "n": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00086", "instruction_group": "Vector manipulation|Extract vector from a pair of vectors", "base_instruction": ["EXT"], "operands": "Vd.8B,Vn.8B,Vm.8B,#n"}, {"name": "vextq_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly8x16_t a", "poly8x16_t b", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}, "n": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00086", "instruction_group": "Vector manipulation|Extract vector from a pair of vectors", "base_instruction": ["EXT"], "operands": "Vd.16B,Vn.16B,Vm.16B,#n"}, {"name": "vext_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["poly16x4_t a", "poly16x4_t b", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}, "n": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00086", "instruction_group": "Vector manipulation|Extract vector from a pair of vectors", "base_instruction": ["EXT"], "operands": "Vd.8B,Vn.8B,Vm.8B,#(n<<1)"}, {"name": "vextq_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["poly16x8_t a", "poly16x8_t b", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}, "n": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00086", "instruction_group": "Vector manipulation|Extract vector from a pair of vectors", "base_instruction": ["EXT"], "operands": "Vd.16B,Vn.16B,Vm.16B,#(n<<1)"}, {"name": "vrev64_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t vec"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00087", "instruction_group": "Vector manipulation|Reverse elements", "base_instruction": ["REV64"], "operands": "Vd.8B,Vn.8B"}, {"name": "vrev64q_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t vec"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00087", "instruction_group": "Vector manipulation|Reverse elements", "base_instruction": ["REV64"], "operands": "Vd.16B,Vn.16B"}, {"name": "vrev64_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t vec"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00087", "instruction_group": "Vector manipulation|Reverse elements", "base_instruction": ["REV64"], "operands": "Vd.4H,Vn.4H"}, {"name": "vrev64q_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t vec"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00087", "instruction_group": "Vector manipulation|Reverse elements", "base_instruction": ["REV64"], "operands": "Vd.8H,Vn.8H"}, {"name": "vrev64_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t vec"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00087", "instruction_group": "Vector manipulation|Reverse elements", "base_instruction": ["REV64"], "operands": "Vd.2S,Vn.2S"}, {"name": "vrev64q_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t vec"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00087", "instruction_group": "Vector manipulation|Reverse elements", "base_instruction": ["REV64"], "operands": "Vd.4S,Vn.4S"}, {"name": "vrev64_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t vec"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00087", "instruction_group": "Vector manipulation|Reverse elements", "base_instruction": ["REV64"], "operands": "Vd.8B,Vn.8B"}, {"name": "vrev64q_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t vec"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00087", "instruction_group": "Vector manipulation|Reverse elements", "base_instruction": ["REV64"], "operands": "Vd.16B,Vn.16B"}, {"name": "vrev64_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t vec"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00087", "instruction_group": "Vector manipulation|Reverse elements", "base_instruction": ["REV64"], "operands": "Vd.4H,Vn.4H"}, {"name": "vrev64q_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t vec"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00087", "instruction_group": "Vector manipulation|Reverse elements", "base_instruction": ["REV64"], "operands": "Vd.8H,Vn.8H"}, {"name": "vrev64_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t vec"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00087", "instruction_group": "Vector manipulation|Reverse elements", "base_instruction": ["REV64"], "operands": "Vd.2S,Vn.2S"}, {"name": "vrev64q_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t vec"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00087", "instruction_group": "Vector manipulation|Reverse elements", "base_instruction": ["REV64"], "operands": "Vd.4S,Vn.4S"}, {"name": "vrev64_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t vec"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.2S"}}, "Operation": "NeonOperationId_00087", "instruction_group": "Vector manipulation|Reverse elements", "base_instruction": ["REV64"], "operands": "Vd.2S,Vn.2S"}, {"name": "vrev64q_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t vec"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00087", "instruction_group": "Vector manipulation|Reverse elements", "base_instruction": ["REV64"], "operands": "Vd.4S,Vn.4S"}, {"name": "vrev64_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x8_t vec"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00087", "instruction_group": "Vector manipulation|Reverse elements", "base_instruction": ["REV64"], "operands": "Vd.8B,Vn.8B"}, {"name": "vrev64q_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly8x16_t vec"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00087", "instruction_group": "Vector manipulation|Reverse elements", "base_instruction": ["REV64"], "operands": "Vd.16B,Vn.16B"}, {"name": "vrev64_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["poly16x4_t vec"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00087", "instruction_group": "Vector manipulation|Reverse elements", "base_instruction": ["REV64"], "operands": "Vd.4H,Vn.4H"}, {"name": "vrev64q_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["poly16x8_t vec"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00087", "instruction_group": "Vector manipulation|Reverse elements", "base_instruction": ["REV64"], "operands": "Vd.8H,Vn.8H"}, {"name": "vrev32_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t vec"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00087", "instruction_group": "Vector manipulation|Reverse elements", "base_instruction": ["REV32"], "operands": "Vd.8B,Vn.8B"}, {"name": "vrev32q_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t vec"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00087", "instruction_group": "Vector manipulation|Reverse elements", "base_instruction": ["REV32"], "operands": "Vd.16B,Vn.16B"}, {"name": "vrev32_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t vec"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00087", "instruction_group": "Vector manipulation|Reverse elements", "base_instruction": ["REV32"], "operands": "Vd.4H,Vn.4H"}, {"name": "vrev32q_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t vec"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00087", "instruction_group": "Vector manipulation|Reverse elements", "base_instruction": ["REV32"], "operands": "Vd.8H,Vn.8H"}, {"name": "vrev32_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t vec"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00087", "instruction_group": "Vector manipulation|Reverse elements", "base_instruction": ["REV32"], "operands": "Vd.8B,Vn.8B"}, {"name": "vrev32q_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t vec"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00087", "instruction_group": "Vector manipulation|Reverse elements", "base_instruction": ["REV32"], "operands": "Vd.16B,Vn.16B"}, {"name": "vrev32_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t vec"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00087", "instruction_group": "Vector manipulation|Reverse elements", "base_instruction": ["REV32"], "operands": "Vd.4H,Vn.4H"}, {"name": "vrev32q_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t vec"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00087", "instruction_group": "Vector manipulation|Reverse elements", "base_instruction": ["REV32"], "operands": "Vd.8H,Vn.8H"}, {"name": "vrev32_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x8_t vec"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00087", "instruction_group": "Vector manipulation|Reverse elements", "base_instruction": ["REV32"], "operands": "Vd.8B,Vn.8B"}, {"name": "vrev32q_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly8x16_t vec"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00087", "instruction_group": "Vector manipulation|Reverse elements", "base_instruction": ["REV32"], "operands": "Vd.16B,Vn.16B"}, {"name": "vrev32_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["poly16x4_t vec"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00087", "instruction_group": "Vector manipulation|Reverse elements", "base_instruction": ["REV32"], "operands": "Vd.4H,Vn.4H"}, {"name": "vrev32q_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["poly16x8_t vec"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00087", "instruction_group": "Vector manipulation|Reverse elements", "base_instruction": ["REV32"], "operands": "Vd.8H,Vn.8H"}, {"name": "vrev16_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t vec"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00087", "instruction_group": "Vector manipulation|Reverse elements", "base_instruction": ["REV16"], "operands": "Vd.8B,Vn.8B"}, {"name": "vrev16q_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t vec"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00087", "instruction_group": "Vector manipulation|Reverse elements", "base_instruction": ["REV16"], "operands": "Vd.16B,Vn.16B"}, {"name": "vrev16_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t vec"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00087", "instruction_group": "Vector manipulation|Reverse elements", "base_instruction": ["REV16"], "operands": "Vd.8B,Vn.8B"}, {"name": "vrev16q_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t vec"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00087", "instruction_group": "Vector manipulation|Reverse elements", "base_instruction": ["REV16"], "operands": "Vd.16B,Vn.16B"}, {"name": "vrev16_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x8_t vec"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8B"}}, "Operation": "NeonOperationId_00087", "instruction_group": "Vector manipulation|Reverse elements", "base_instruction": ["REV16"], "operands": "Vd.8B,Vn.8B"}, {"name": "vrev16q_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly8x16_t vec"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00087", "instruction_group": "Vector manipulation|Reverse elements", "base_instruction": ["REV16"], "operands": "Vd.16B,Vn.16B"}, {"name": "vzip1_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vzip1q_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vzip1_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vzip1q_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vzip1_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vzip1q_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vzip1q_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vzip1_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vzip1q_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vzip1_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vzip1q_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vzip1_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vzip1q_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vzip1q_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vzip1q_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2_t"}, "arguments": ["poly64x2_t a", "poly64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vzip1_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vzip1q_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vzip1q_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vzip1_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x8_t a", "poly8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vzip1q_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly8x16_t a", "poly8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vzip1_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["poly16x4_t a", "poly16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vzip1q_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["poly16x8_t a", "poly16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vzip2_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP2"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vzip2q_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP2"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vzip2_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP2"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vzip2q_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP2"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vzip2_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP2"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vzip2q_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP2"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vzip2q_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP2"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vzip2_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP2"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vzip2q_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP2"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vzip2_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP2"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vzip2q_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP2"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vzip2_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP2"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vzip2q_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP2"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vzip2q_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP2"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vzip2q_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2_t"}, "arguments": ["poly64x2_t a", "poly64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP2"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vzip2_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP2"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vzip2q_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP2"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vzip2q_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP2"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vzip2_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x8_t a", "poly8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP2"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vzip2q_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly8x16_t a", "poly8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP2"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vzip2_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["poly16x4_t a", "poly16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP2"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vzip2q_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["poly16x8_t a", "poly16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP2"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vuzp1_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vuzp1q_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vuzp1_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vuzp1q_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vuzp1_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vuzp1q_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vuzp1q_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vuzp1_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vuzp1q_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vuzp1_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vuzp1q_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vuzp1_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vuzp1q_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vuzp1q_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vuzp1q_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2_t"}, "arguments": ["poly64x2_t a", "poly64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vuzp1_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vuzp1q_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vuzp1q_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vuzp1_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x8_t a", "poly8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vuzp1q_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly8x16_t a", "poly8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vuzp1_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["poly16x4_t a", "poly16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vuzp1q_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["poly16x8_t a", "poly16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vuzp2_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP2"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vuzp2q_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP2"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vuzp2_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP2"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vuzp2q_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP2"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vuzp2_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP2"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vuzp2q_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP2"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vuzp2q_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP2"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vuzp2_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP2"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vuzp2q_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP2"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vuzp2_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP2"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vuzp2q_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP2"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vuzp2_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP2"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vuzp2q_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP2"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vuzp2q_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP2"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vuzp2q_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2_t"}, "arguments": ["poly64x2_t a", "poly64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP2"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vuzp2_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP2"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vuzp2q_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP2"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vuzp2q_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP2"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vuzp2_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x8_t a", "poly8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP2"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vuzp2q_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly8x16_t a", "poly8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP2"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vuzp2_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["poly16x4_t a", "poly16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP2"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vuzp2q_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["poly16x8_t a", "poly16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP2"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vtrn1_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vtrn1q_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vtrn1_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vtrn1q_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vtrn1_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vtrn1q_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vtrn1q_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vtrn1_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vtrn1q_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vtrn1_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vtrn1q_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vtrn1_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vtrn1q_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vtrn1q_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vtrn1q_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2_t"}, "arguments": ["poly64x2_t a", "poly64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vtrn1_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vtrn1q_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vtrn1q_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vtrn1_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x8_t a", "poly8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vtrn1q_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly8x16_t a", "poly8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vtrn1_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["poly16x4_t a", "poly16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vtrn1q_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["poly16x8_t a", "poly16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vtrn2_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN2"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vtrn2q_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN2"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vtrn2_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN2"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vtrn2q_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN2"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vtrn2_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN2"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vtrn2q_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN2"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vtrn2q_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN2"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vtrn2_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN2"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vtrn2q_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN2"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vtrn2_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN2"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vtrn2q_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN2"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vtrn2_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN2"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vtrn2q_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN2"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vtrn2q_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN2"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vtrn2q_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2_t"}, "arguments": ["poly64x2_t a", "poly64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN2"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vtrn2_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN2"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vtrn2q_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN2"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vtrn2q_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN2"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vtrn2_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x8_t a", "poly8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN2"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vtrn2q_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly8x16_t a", "poly8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN2"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vtrn2_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["poly16x4_t a", "poly16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN2"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vtrn2q_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["poly16x8_t a", "poly16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN2"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vtbl1_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "idx": {}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["TBL"], "operands": "Vd.8B,{Vn.16B},Vm.8B"}, {"name": "vtbl1_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "idx": {}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["TBL"], "operands": "Vd.8B,{Vn.16B},Vm.8B"}, {"name": "vtbl1_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x8_t a", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "idx": {}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["TBL"], "operands": "Vd.8B,{Vn.16B},Vm.8B"}, {"name": "vtbx1_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8_t b", "int8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {}, "b": {"register": "Vn.16B"}, "idx": {}}, "Operation": "NeonOperationId_00015", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["MOVI", "CMHS", "TBL", "BIF"], "operands": "Vtmp.8B,#8"}, {"name": "vtbx1_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {}, "b": {"register": "Vn.16B"}, "idx": {}}, "Operation": "NeonOperationId_00015", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["MOVI", "CMHS", "TBL", "BIF"], "operands": "Vtmp.8B,#8"}, {"name": "vtbx1_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x8_t a", "poly8x8_t b", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {}, "b": {"register": "Vn.16B"}, "idx": {}}, "Operation": "NeonOperationId_00015", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["MOVI", "CMHS", "TBL", "BIF"], "operands": "Vtmp.8B,#8"}, {"name": "vtbl2_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8x2_t a", "int8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "idx": {}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["TBL"], "operands": "Vd.8B,{Vn.16B},Vm.8B"}, {"name": "vtbl2_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8x2_t a", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "idx": {}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["TBL"], "operands": "Vd.8B,{Vn.16B},Vm.8B"}, {"name": "vtbl2_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x8x2_t a", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "idx": {}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["TBL"], "operands": "Vd.8B,{Vn.16B},Vm.8B"}, {"name": "vtbl3_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8x3_t a", "int8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "idx": {}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["TBL"], "operands": "Vd.8B,{Vn.16B,Vn+1.16B},Vm.8B"}, {"name": "vtbl3_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8x3_t a", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "idx": {}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["TBL"], "operands": "Vd.8B,{Vn.16B,Vn+1.16B},Vm.8B"}, {"name": "vtbl3_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x8x3_t a", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "idx": {}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["TBL"], "operands": "Vd.8B,{Vn.16B,Vn+1.16B},Vm.8B"}, {"name": "vtbl4_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8x4_t a", "int8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "idx": {}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["TBL"], "operands": "Vd.8B,{Vn.16B,Vn+1.16B},Vm.8B"}, {"name": "vtbl4_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8x4_t a", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "idx": {}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["TBL"], "operands": "Vd.8B,{Vn.16B,Vn+1.16B},Vm.8B"}, {"name": "vtbl4_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x8x4_t a", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "idx": {}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["TBL"], "operands": "Vd.8B,{Vn.16B,Vn+1.16B},Vm.8B"}, {"name": "vtbx2_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8x2_t b", "int8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {}, "b": {"register": "Vn.16B"}, "idx": {}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Extended table lookup", "base_instruction": ["TBX"], "operands": "Vd.8B,{Vn.16B},Vm.8B"}, {"name": "vtbx2_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8x2_t b", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {}, "b": {"register": "Vn.16B"}, "idx": {}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Extended table lookup", "base_instruction": ["TBX"], "operands": "Vd.8B,{Vn.16B},Vm.8B"}, {"name": "vtbx2_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x8_t a", "poly8x8x2_t b", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {}, "b": {"register": "Vn.16B"}, "idx": {}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Extended table lookup", "base_instruction": ["TBX"], "operands": "Vd.8B,{Vn.16B},Vm.8B"}, {"name": "vtbx3_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8x3_t b", "int8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {}, "b": {"register": "Vn.16B"}, "idx": {}}, "Operation": "NeonOperationId_00015", "instruction_group": "Table lookup|Extended table lookup", "base_instruction": ["MOVI", "CMHS", "TBL", "BIF"], "operands": "Vtmp.8B,#24"}, {"name": "vtbx3_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8x3_t b", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {}, "b": {"register": "Vn.16B"}, "idx": {}}, "Operation": "NeonOperationId_00015", "instruction_group": "Table lookup|Extended table lookup", "base_instruction": ["MOVI", "CMHS", "TBL", "BIF"], "operands": "Vtmp.8B,#24"}, {"name": "vtbx3_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x8_t a", "poly8x8x3_t b", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {}, "b": {"register": "Vn.16B"}, "idx": {}}, "Operation": "NeonOperationId_00015", "instruction_group": "Table lookup|Extended table lookup", "base_instruction": ["MOVI", "CMHS", "TBL", "BIF"], "operands": "Vtmp.8B,#24"}, {"name": "vtbx4_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x8x4_t b", "int8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {}, "b": {"register": "Vn.16B"}, "idx": {}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Extended table lookup", "base_instruction": ["TBX"], "operands": "Vd.8B,{Vn.16B,Vn+1.16B},Vm.8B"}, {"name": "vtbx4_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x8x4_t b", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {}, "b": {"register": "Vn.16B"}, "idx": {}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Extended table lookup", "base_instruction": ["TBX"], "operands": "Vd.8B,{Vn.16B,Vn+1.16B},Vm.8B"}, {"name": "vtbx4_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x8_t a", "poly8x8x4_t b", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {}, "b": {"register": "Vn.16B"}, "idx": {}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Extended table lookup", "base_instruction": ["TBX"], "operands": "Vd.8B,{Vn.16B,Vn+1.16B},Vm.8B"}, {"name": "vqtbl1_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x16_t t", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"t": {"register": "Vn.16B"}, "idx": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["TBL"], "operands": "Vd.8B,{Vn.16B},Vm.8B"}, {"name": "vqtbl1q_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t t", "uint8x16_t idx"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"t": {"register": "Vn.16B"}, "idx": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["TBL"], "operands": "Vd.16B,{Vn.16B},Vm.16B"}, {"name": "vqtbl1_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x16_t t", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"t": {"register": "Vn.16B"}, "idx": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["TBL"], "operands": "Vd.8B,{Vn.16B},Vm.8B"}, {"name": "vqtbl1q_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t t", "uint8x16_t idx"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"t": {"register": "Vn.16B"}, "idx": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["TBL"], "operands": "Vd.16B,{Vn.16B},Vm.16B"}, {"name": "vqtbl1_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x16_t t", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"t": {"register": "Vn.16B"}, "idx": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["TBL"], "operands": "Vd.8B,{Vn.16B},Vm.8B"}, {"name": "vqtbl1q_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly8x16_t t", "uint8x16_t idx"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"t": {"register": "Vn.16B"}, "idx": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["TBL"], "operands": "Vd.16B,{Vn.16B},Vm.16B"}, {"name": "vqtbx1_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x16_t t", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "t": {"register": "Vn.16B"}, "idx": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Extended table lookup", "base_instruction": ["TBX"], "operands": "Vd.8B,{Vn.16B},Vm.8B"}, {"name": "vqtbx1q_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t t", "uint8x16_t idx"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "t": {"register": "Vn.16B"}, "idx": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Extended table lookup", "base_instruction": ["TBX"], "operands": "Vd.16B,{Vn.16B},Vm.16B"}, {"name": "vqtbx1_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x16_t t", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "t": {"register": "Vn.16B"}, "idx": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Extended table lookup", "base_instruction": ["TBX"], "operands": "Vd.8B,{Vn.16B},Vm.8B"}, {"name": "vqtbx1q_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t t", "uint8x16_t idx"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "t": {"register": "Vn.16B"}, "idx": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Extended table lookup", "base_instruction": ["TBX"], "operands": "Vd.16B,{Vn.16B},Vm.16B"}, {"name": "vqtbx1_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x8_t a", "poly8x16_t t", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "t": {"register": "Vn.16B"}, "idx": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Extended table lookup", "base_instruction": ["TBX"], "operands": "Vd.8B,{Vn.16B},Vm.8B"}, {"name": "vqtbx1q_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly8x16_t a", "poly8x16_t t", "uint8x16_t idx"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "t": {"register": "Vn.16B"}, "idx": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Extended table lookup", "base_instruction": ["TBX"], "operands": "Vd.16B,{Vn.16B},Vm.16B"}, {"name": "vqtbl2_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x16x2_t t", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"t": {"register": "Vn.16B"}, "idx": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["TBL"], "operands": "Vd.8B,{Vn.16B - Vn+1.16B},Vm.8B"}, {"name": "vqtbl2q_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16x2_t t", "uint8x16_t idx"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"t": {"register": "Vn.16B"}, "idx": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["TBL"], "operands": "Vd.16B,{Vn.16B - Vn+1.16B},Vm.16B"}, {"name": "vqtbl2_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x16x2_t t", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"t": {"register": "Vn.16B"}, "idx": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["TBL"], "operands": "Vd.8B,{Vn.16B - Vn+1.16B},Vm.8B"}, {"name": "vqtbl2q_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16x2_t t", "uint8x16_t idx"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"t": {"register": "Vn.16B"}, "idx": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["TBL"], "operands": "Vd.16B,{Vn.16B - Vn+1.16B},Vm.16B"}, {"name": "vqtbl2_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x16x2_t t", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"t": {"register": "Vn.16B"}, "idx": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["TBL"], "operands": "Vd.8B,{Vn.16B - Vn+1.16B},Vm.8B"}, {"name": "vqtbl2q_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly8x16x2_t t", "uint8x16_t idx"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"t": {"register": "Vn.16B"}, "idx": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["TBL"], "operands": "Vd.16B,{Vn.16B - Vn+1.16B},Vm.16B"}, {"name": "vqtbl3_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x16x3_t t", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"t": {"register": "Vn.16B"}, "idx": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["TBL"], "operands": "Vd.8B,{Vn.16B - Vn+2.16B},Vm.8B"}, {"name": "vqtbl3q_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16x3_t t", "uint8x16_t idx"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"t": {"register": "Vn.16B"}, "idx": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["TBL"], "operands": "Vd.16B,{Vn.16B - Vn+2.16B},Vm.16B"}, {"name": "vqtbl3_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x16x3_t t", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"t": {"register": "Vn.16B"}, "idx": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["TBL"], "operands": "Vd.8B,{Vn.16B - Vn+2.16B},Vm.8B"}, {"name": "vqtbl3q_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16x3_t t", "uint8x16_t idx"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"t": {"register": "Vn.16B"}, "idx": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["TBL"], "operands": "Vd.16B,{Vn.16B - Vn+2.16B},Vm.16B"}, {"name": "vqtbl3_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x16x3_t t", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"t": {"register": "Vn.16B"}, "idx": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["TBL"], "operands": "Vd.8B,{Vn.16B - Vn+2.16B},Vm.8B"}, {"name": "vqtbl3q_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly8x16x3_t t", "uint8x16_t idx"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"t": {"register": "Vn.16B"}, "idx": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["TBL"], "operands": "Vd.16B,{Vn.16B - Vn+2.16B},Vm.16B"}, {"name": "vqtbl4_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x16x4_t t", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"t": {"register": "Vn.16B"}, "idx": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["TBL"], "operands": "Vd.8B,{Vn.16B - Vn+3.16B},Vm.8B"}, {"name": "vqtbl4q_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16x4_t t", "uint8x16_t idx"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"t": {"register": "Vn.16B"}, "idx": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["TBL"], "operands": "Vd.16B,{Vn.16B - Vn+3.16B},Vm.16B"}, {"name": "vqtbl4_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x16x4_t t", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"t": {"register": "Vn.16B"}, "idx": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["TBL"], "operands": "Vd.8B,{Vn.16B - Vn+3.16B},Vm.8B"}, {"name": "vqtbl4q_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16x4_t t", "uint8x16_t idx"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"t": {"register": "Vn.16B"}, "idx": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["TBL"], "operands": "Vd.16B,{Vn.16B - Vn+3.16B},Vm.16B"}, {"name": "vqtbl4_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x16x4_t t", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"t": {"register": "Vn.16B"}, "idx": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["TBL"], "operands": "Vd.8B,{Vn.16B - Vn+3.16B},Vm.8B"}, {"name": "vqtbl4q_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly8x16x4_t t", "uint8x16_t idx"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"t": {"register": "Vn.16B"}, "idx": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Table lookup", "base_instruction": ["TBL"], "operands": "Vd.16B,{Vn.16B - Vn+3.16B},Vm.16B"}, {"name": "vqtbx2_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x16x2_t t", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "t": {"register": "Vn.16B"}, "idx": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Extended table lookup", "base_instruction": ["TBX"], "operands": "Vd.8B,{Vn.16B - Vn+1.16B},Vm.8B"}, {"name": "vqtbx2q_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16x2_t t", "uint8x16_t idx"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "t": {"register": "Vn.16B"}, "idx": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Extended table lookup", "base_instruction": ["TBX"], "operands": "Vd.16B,{Vn.16B - Vn+1.16B},Vm.16B"}, {"name": "vqtbx2_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x16x2_t t", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "t": {"register": "Vn.16B"}, "idx": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Extended table lookup", "base_instruction": ["TBX"], "operands": "Vd.8B,{Vn.16B - Vn+1.16B},Vm.8B"}, {"name": "vqtbx2q_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16x2_t t", "uint8x16_t idx"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "t": {"register": "Vn.16B"}, "idx": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Extended table lookup", "base_instruction": ["TBX"], "operands": "Vd.16B,{Vn.16B - Vn+1.16B},Vm.16B"}, {"name": "vqtbx2_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x8_t a", "poly8x16x2_t t", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "t": {"register": "Vn.16B"}, "idx": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Extended table lookup", "base_instruction": ["TBX"], "operands": "Vd.8B,{Vn.16B - Vn+1.16B},Vm.8B"}, {"name": "vqtbx2q_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly8x16_t a", "poly8x16x2_t t", "uint8x16_t idx"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "t": {"register": "Vn.16B"}, "idx": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Extended table lookup", "base_instruction": ["TBX"], "operands": "Vd.16B,{Vn.16B - Vn+1.16B},Vm.16B"}, {"name": "vqtbx3_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x16x3_t t", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "t": {"register": "Vn.16B"}, "idx": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Extended table lookup", "base_instruction": ["TBX"], "operands": "Vd.8B,{Vn.16B - Vn+2.16B},Vm.8B"}, {"name": "vqtbx3q_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16x3_t t", "uint8x16_t idx"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "t": {"register": "Vn.16B"}, "idx": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Extended table lookup", "base_instruction": ["TBX"], "operands": "Vd.16B,{Vn.16B - Vn+2.16B},Vm.16B"}, {"name": "vqtbx3_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x16x3_t t", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "t": {"register": "Vn.16B"}, "idx": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Extended table lookup", "base_instruction": ["TBX"], "operands": "Vd.8B,{Vn.16B - Vn+2.16B},Vm.8B"}, {"name": "vqtbx3q_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16x3_t t", "uint8x16_t idx"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "t": {"register": "Vn.16B"}, "idx": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Extended table lookup", "base_instruction": ["TBX"], "operands": "Vd.16B,{Vn.16B - Vn+2.16B},Vm.16B"}, {"name": "vqtbx3_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x8_t a", "poly8x16x3_t t", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "t": {"register": "Vn.16B"}, "idx": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Extended table lookup", "base_instruction": ["TBX"], "operands": "Vd.8B,{Vn.16B - Vn+2.16B},Vm.8B"}, {"name": "vqtbx3q_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly8x16_t a", "poly8x16x3_t t", "uint8x16_t idx"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "t": {"register": "Vn.16B"}, "idx": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Extended table lookup", "base_instruction": ["TBX"], "operands": "Vd.16B,{Vn.16B - Vn+2.16B},Vm.16B"}, {"name": "vqtbx4_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8x8_t a", "int8x16x4_t t", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "t": {"register": "Vn.16B"}, "idx": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Extended table lookup", "base_instruction": ["TBX"], "operands": "Vd.8B,{Vn.16B - Vn+3.16B},Vm.8B"}, {"name": "vqtbx4q_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16x4_t t", "uint8x16_t idx"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "t": {"register": "Vn.16B"}, "idx": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Extended table lookup", "base_instruction": ["TBX"], "operands": "Vd.16B,{Vn.16B - Vn+3.16B},Vm.16B"}, {"name": "vqtbx4_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8x8_t a", "uint8x16x4_t t", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "t": {"register": "Vn.16B"}, "idx": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Extended table lookup", "base_instruction": ["TBX"], "operands": "Vd.8B,{Vn.16B - Vn+3.16B},Vm.8B"}, {"name": "vqtbx4q_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16x4_t t", "uint8x16_t idx"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "t": {"register": "Vn.16B"}, "idx": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Extended table lookup", "base_instruction": ["TBX"], "operands": "Vd.16B,{Vn.16B - Vn+3.16B},Vm.16B"}, {"name": "vqtbx4_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x8_t a", "poly8x16x4_t t", "uint8x8_t idx"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "t": {"register": "Vn.16B"}, "idx": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Extended table lookup", "base_instruction": ["TBX"], "operands": "Vd.8B,{Vn.16B - Vn+3.16B},Vm.8B"}, {"name": "vqtbx4q_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly8x16_t a", "poly8x16x4_t t", "uint8x16_t idx"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "t": {"register": "Vn.16B"}, "idx": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00091", "instruction_group": "Table lookup|Extended table lookup", "base_instruction": ["TBX"], "operands": "Vd.16B,{Vn.16B - Vn+3.16B},Vm.16B"}, {"name": "vget_lane_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8_t"}, "arguments": ["uint8x8_t v", "const int lane"], "results": [{"Rd": "result"}], "Arguments_Preparation": {"v": {"register": "Vn.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00092", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["UMOV"], "operands": "Rd,Vn.B[lane]"}, {"name": "vget_lane_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["uint16x4_t v", "const int lane"], "results": [{"Rd": "result"}], "Arguments_Preparation": {"v": {"register": "Vn.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00092", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["UMOV"], "operands": "Rd,Vn.H[lane]"}, {"name": "vget_lane_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["uint32x2_t v", "const int lane"], "results": [{"Rd": "result"}], "Arguments_Preparation": {"v": {"register": "Vn.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00092", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["UMOV"], "operands": "Rd,Vn.S[lane]"}, {"name": "vget_lane_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["uint64x1_t v", "const int lane"], "results": [{"Rd": "result"}], "Arguments_Preparation": {"v": {"register": "Vn.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00092", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["UMOV"], "operands": "Rd,Vn.D[lane]"}, {"name": "vget_lane_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64_t"}, "arguments": ["poly64x1_t v", "const int lane"], "results": [{"Rd": "result"}], "Arguments_Preparation": {"v": {"register": "Vn.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00092", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["UMOV"], "operands": "Rd,Vn.D[lane]"}, {"name": "vget_lane_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8_t"}, "arguments": ["int8x8_t v", "const int lane"], "results": [{"Rd": "result"}], "Arguments_Preparation": {"v": {"register": "Vn.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00093", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["SMOV"], "operands": "Rd,Vn.B[lane]"}, {"name": "vget_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["int16x4_t v", "const int lane"], "results": [{"Rd": "result"}], "Arguments_Preparation": {"v": {"register": "Vn.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00093", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["SMOV"], "operands": "Rd,Vn.H[lane]"}, {"name": "vget_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int32x2_t v", "const int lane"], "results": [{"Rd": "result"}], "Arguments_Preparation": {"v": {"register": "Vn.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00093", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["SMOV"], "operands": "Rd,Vn.S[lane]"}, {"name": "vget_lane_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["int64x1_t v", "const int lane"], "results": [{"Rd": "result"}], "Arguments_Preparation": {"v": {"register": "Vn.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00092", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["UMOV"], "operands": "Rd,Vn.D[lane]"}, {"name": "vget_lane_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8_t"}, "arguments": ["poly8x8_t v", "const int lane"], "results": [{"Rd": "result"}], "Arguments_Preparation": {"v": {"register": "Vn.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00092", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["UMOV"], "operands": "Rd,Vn.B[lane]"}, {"name": "vget_lane_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16_t"}, "arguments": ["poly16x4_t v", "const int lane"], "results": [{"Rd": "result"}], "Arguments_Preparation": {"v": {"register": "Vn.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00092", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["UMOV"], "operands": "Rd,Vn.H[lane]"}, {"name": "vget_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["float32x2_t v", "const int lane"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"v": {"register": "Vn.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["DUP"], "operands": "Sd,Vn.S[lane]"}, {"name": "vget_lane_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64_t"}, "arguments": ["float64x1_t v", "const int lane"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"v": {"register": "Vn.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["DUP"], "operands": "Dd,Vn.D[lane]"}, {"name": "vgetq_lane_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8_t"}, "arguments": ["uint8x16_t v", "const int lane"], "results": [{"Rd": "result"}], "Arguments_Preparation": {"v": {"register": "Vn.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00092", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["UMOV"], "operands": "Rd,Vn.B[lane]"}, {"name": "vgetq_lane_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["uint16x8_t v", "const int lane"], "results": [{"Rd": "result"}], "Arguments_Preparation": {"v": {"register": "Vn.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00092", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["UMOV"], "operands": "Rd,Vn.H[lane]"}, {"name": "vgetq_lane_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["uint32x4_t v", "const int lane"], "results": [{"Rd": "result"}], "Arguments_Preparation": {"v": {"register": "Vn.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00092", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["UMOV"], "operands": "Rd,Vn.S[lane]"}, {"name": "vgetq_lane_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["uint64x2_t v", "const int lane"], "results": [{"Rd": "result"}], "Arguments_Preparation": {"v": {"register": "Vn.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00092", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["UMOV"], "operands": "Rd,Vn.D[lane]"}, {"name": "vgetq_lane_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64_t"}, "arguments": ["poly64x2_t v", "const int lane"], "results": [{"Rd": "result"}], "Arguments_Preparation": {"v": {"register": "Vn.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00092", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["UMOV"], "operands": "Rd,Vn.D[lane]"}, {"name": "vgetq_lane_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8_t"}, "arguments": ["int8x16_t v", "const int lane"], "results": [{"Rd": "result"}], "Arguments_Preparation": {"v": {"register": "Vn.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00093", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["SMOV"], "operands": "Rd,Vn.B[lane]"}, {"name": "vgetq_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["int16x8_t v", "const int lane"], "results": [{"Rd": "result"}], "Arguments_Preparation": {"v": {"register": "Vn.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00093", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["SMOV"], "operands": "Rd,Vn.H[lane]"}, {"name": "vgetq_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int32x4_t v", "const int lane"], "results": [{"Rd": "result"}], "Arguments_Preparation": {"v": {"register": "Vn.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00093", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["SMOV"], "operands": "Rd,Vn.S[lane]"}, {"name": "vgetq_lane_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["int64x2_t v", "const int lane"], "results": [{"Rd": "result"}], "Arguments_Preparation": {"v": {"register": "Vn.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00092", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["UMOV"], "operands": "Rd,Vn.D[lane]"}, {"name": "vgetq_lane_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8_t"}, "arguments": ["poly8x16_t v", "const int lane"], "results": [{"Rd": "result"}], "Arguments_Preparation": {"v": {"register": "Vn.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00092", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["UMOV"], "operands": "Rd,Vn.B[lane]"}, {"name": "vgetq_lane_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16_t"}, "arguments": ["poly16x8_t v", "const int lane"], "results": [{"Rd": "result"}], "Arguments_Preparation": {"v": {"register": "Vn.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00092", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["UMOV"], "operands": "Rd,Vn.H[lane]"}, {"name": "vget_lane_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16x4_t v", "const int lane"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"v": {"register": "Vn.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["DUP"], "operands": "Hd,Vn.H[lane]"}, {"name": "vgetq_lane_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16x8_t v", "const int lane"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"v": {"register": "Vn.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["DUP"], "operands": "Hd,Vn.H[lane]"}, {"name": "vgetq_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["float32x4_t v", "const int lane"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"v": {"register": "Vn.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["DUP"], "operands": "Sd,Vn.S[lane]"}, {"name": "vgetq_lane_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64_t"}, "arguments": ["float64x2_t v", "const int lane"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"v": {"register": "Vn.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Extract one element from vector", "base_instruction": ["DUP"], "operands": "Dd,Vn.D[lane]"}, {"name": "vset_lane_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint8_t a", "uint8x8_t v", "const int lane"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Rn"}, "v": {"register": "Vd.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set vector lane", "base_instruction": ["MOV"], "operands": "Vd.B[lane],Rn"}, {"name": "vset_lane_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint16_t a", "uint16x4_t v", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Rn"}, "v": {"register": "Vd.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set vector lane", "base_instruction": ["MOV"], "operands": "Vd.H[lane],Rn"}, {"name": "vset_lane_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32_t a", "uint32x2_t v", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Rn"}, "v": {"register": "Vd.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set vector lane", "base_instruction": ["MOV"], "operands": "Vd.S[lane],Rn"}, {"name": "vset_lane_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint64_t a", "uint64x1_t v", "const int lane"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Rn"}, "v": {"register": "Vd.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set vector lane", "base_instruction": ["MOV"], "operands": "Vd.D[lane],Rn"}, {"name": "vset_lane_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1_t"}, "arguments": ["poly64_t a", "poly64x1_t v", "const int lane"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Rn"}, "v": {"register": "Vd.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set vector lane", "base_instruction": ["MOV"], "operands": "Vd.D[lane],Rn"}, {"name": "vset_lane_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int8_t a", "int8x8_t v", "const int lane"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Rn"}, "v": {"register": "Vd.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set vector lane", "base_instruction": ["MOV"], "operands": "Vd.B[lane],Rn"}, {"name": "vset_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16_t a", "int16x4_t v", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Rn"}, "v": {"register": "Vd.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set vector lane", "base_instruction": ["MOV"], "operands": "Vd.H[lane],Rn"}, {"name": "vset_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32_t a", "int32x2_t v", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Rn"}, "v": {"register": "Vd.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set vector lane", "base_instruction": ["MOV"], "operands": "Vd.S[lane],Rn"}, {"name": "vset_lane_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int64_t a", "int64x1_t v", "const int lane"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Rn"}, "v": {"register": "Vd.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set vector lane", "base_instruction": ["MOV"], "operands": "Vd.D[lane],Rn"}, {"name": "vset_lane_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8_t a", "poly8x8_t v", "const int lane"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Rn"}, "v": {"register": "Vd.8B"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set vector lane", "base_instruction": ["MOV"], "operands": "Vd.B[lane],Rn"}, {"name": "vset_lane_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["poly16_t a", "poly16x4_t v", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Rn"}, "v": {"register": "Vd.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set vector lane", "base_instruction": ["MOV"], "operands": "Vd.H[lane],Rn"}, {"name": "vset_lane_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16_t a", "float16x4_t v", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "VnH"}, "v": {"register": "Vd.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set vector lane", "base_instruction": ["MOV"], "operands": "Vd.H[lane],Vn.H[0]"}, {"name": "vsetq_lane_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16_t a", "float16x8_t v", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "VnH"}, "v": {"register": "Vd.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set vector lane", "base_instruction": ["MOV"], "operands": "Vd.H[lane],Vn.H[0]"}, {"name": "vset_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32_t a", "float32x2_t v", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Rn"}, "v": {"register": "Vd.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set vector lane", "base_instruction": ["MOV"], "operands": "Vd.S[lane],Rn"}, {"name": "vset_lane_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64_t a", "float64x1_t v", "const int lane"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Rn"}, "v": {"register": "Vd.1D"}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set vector lane", "base_instruction": ["MOV"], "operands": "Vd.D[lane],Rn"}, {"name": "vsetq_lane_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8_t a", "uint8x16_t v", "const int lane"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Rn"}, "v": {"register": "Vd.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set vector lane", "base_instruction": ["MOV"], "operands": "Vd.B[lane],Rn"}, {"name": "vsetq_lane_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16_t a", "uint16x8_t v", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Rn"}, "v": {"register": "Vd.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set vector lane", "base_instruction": ["MOV"], "operands": "Vd.H[lane],Rn"}, {"name": "vsetq_lane_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32_t a", "uint32x4_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Rn"}, "v": {"register": "Vd.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set vector lane", "base_instruction": ["MOV"], "operands": "Vd.S[lane],Rn"}, {"name": "vsetq_lane_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64_t a", "uint64x2_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Rn"}, "v": {"register": "Vd.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set vector lane", "base_instruction": ["MOV"], "operands": "Vd.D[lane],Rn"}, {"name": "vsetq_lane_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2_t"}, "arguments": ["poly64_t a", "poly64x2_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Rn"}, "v": {"register": "Vd.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set vector lane", "base_instruction": ["MOV"], "operands": "Vd.D[lane],Rn"}, {"name": "vsetq_lane_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8_t a", "int8x16_t v", "const int lane"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Rn"}, "v": {"register": "Vd.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set vector lane", "base_instruction": ["MOV"], "operands": "Vd.B[lane],Rn"}, {"name": "vsetq_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16_t a", "int16x8_t v", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Rn"}, "v": {"register": "Vd.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set vector lane", "base_instruction": ["MOV"], "operands": "Vd.H[lane],Rn"}, {"name": "vsetq_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32_t a", "int32x4_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Rn"}, "v": {"register": "Vd.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set vector lane", "base_instruction": ["MOV"], "operands": "Vd.S[lane],Rn"}, {"name": "vsetq_lane_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64_t a", "int64x2_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Rn"}, "v": {"register": "Vd.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set vector lane", "base_instruction": ["MOV"], "operands": "Vd.D[lane],Rn"}, {"name": "vsetq_lane_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly8_t a", "poly8x16_t v", "const int lane"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Rn"}, "v": {"register": "Vd.16B"}, "lane": {"minimum": "0", "maximum": "15"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set vector lane", "base_instruction": ["MOV"], "operands": "Vd.B[lane],Rn"}, {"name": "vsetq_lane_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["poly16_t a", "poly16x8_t v", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Rn"}, "v": {"register": "Vd.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set vector lane", "base_instruction": ["MOV"], "operands": "Vd.H[lane],Rn"}, {"name": "vsetq_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32_t a", "float32x4_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Rn"}, "v": {"register": "Vd.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set vector lane", "base_instruction": ["MOV"], "operands": "Vd.S[lane],Rn"}, {"name": "vsetq_lane_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64_t a", "float64x2_t v", "const int lane"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Rn"}, "v": {"register": "Vd.2D"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set vector lane", "base_instruction": ["MOV"], "operands": "Vd.D[lane],Rn"}, {"name": "vrecpxs_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["float32_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}}, "Operation": "NeonOperationId_00094", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal exponent", "base_instruction": ["FRECPX"], "operands": "Sd,Sn"}, {"name": "vrecpxd_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64_t"}, "arguments": ["float64_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00094", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal exponent", "base_instruction": ["FRECPX"], "operands": "Dd,Dn"}, {"name": "vfma_n_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b", "float32_t n"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "n": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Scalar arithmetic|Fused multiply-accumulate by scalar", "base_instruction": ["FMLA"], "operands": "Vd.2S,Vn.2S,Vm.S[0]"}, {"name": "vfmaq_n_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b", "float32_t n"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}, "n": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Scalar arithmetic|Fused multiply-accumulate by scalar", "base_instruction": ["FMLA"], "operands": "Vd.4S,Vn.4S,Vm.S[0]"}, {"name": "vfms_n_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b", "float32_t n"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "n": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Scalar arithmetic|Fused multiply-accumulate by scalar", "base_instruction": ["FMLS"], "operands": "Vd.2S,Vn.2S,Vm.S[0]"}, {"name": "vfmsq_n_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b", "float32_t n"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}, "n": {"register": "Vm.S[0]"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Scalar arithmetic|Fused multiply-accumulate by scalar", "base_instruction": ["FMLS"], "operands": "Vd.4S,Vn.4S,Vm.S[0]"}, {"name": "vfma_n_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a", "float64x1_t b", "float64_t n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Da"}, "b": {"register": "Dn"}, "n": {"register": "Dm"}}, "Operation": "NeonOperationId_00018", "instruction_group": "Scalar arithmetic|Fused multiply-accumulate by scalar", "base_instruction": ["FMADD"], "operands": "Dd,Dn,Dm,Da"}, {"name": "vfmaq_n_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b", "float64_t n"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2D"}, "n": {"register": "Vm.D[0]"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Scalar arithmetic|Fused multiply-accumulate by scalar", "base_instruction": ["FMLA"], "operands": "Vd.2D,Vn.2D,Vm.D[0]"}, {"name": "vfms_n_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a", "float64x1_t b", "float64_t n"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Da"}, "b": {"register": "Dn"}, "n": {"register": "Dm"}}, "Operation": "NeonOperationId_00018", "instruction_group": "Scalar arithmetic|Fused multiply-accumulate by scalar", "base_instruction": ["FMSUB"], "operands": "Dd,Dn,Dm,Da"}, {"name": "vfmsq_n_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b", "float64_t n"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}, "b": {"register": "Vn.2D"}, "n": {"register": "Vm.D[0]"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Scalar arithmetic|Fused multiply-accumulate by scalar", "base_instruction": ["FMLS"], "operands": "Vd.2D,Vn.2D,Vm.D[0]"}, {"name": "vtrn_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8x2_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd1.8B": "result.val[0]"}, {"Vd2.8B": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1", "TRN2"], "operands": "Vd1.8B,Vn.8B,Vm.8B"}, {"name": "vtrn_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4x2_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd1.4H": "result.val[0]"}, {"Vd2.4H": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1", "TRN2"], "operands": "Vd1.4H,Vn.4H,Vm.4H"}, {"name": "vtrn_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8x2_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b"], "results": [{"Vd1.8B": "result.val[0]"}, {"Vd2.8B": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1", "TRN2"], "operands": "Vd1.8B,Vn.8B,Vm.8B"}, {"name": "vtrn_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4x2_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b"], "results": [{"Vd1.4H": "result.val[0]"}, {"Vd2.4H": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1", "TRN2"], "operands": "Vd1.4H,Vn.4H,Vm.4H"}, {"name": "vtrn_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8x2_t"}, "arguments": ["poly8x8_t a", "poly8x8_t b"], "results": [{"Vd1.8B": "result.val[0]"}, {"Vd2.8B": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1", "TRN2"], "operands": "Vd1.8B,Vn.8B,Vm.8B"}, {"name": "vtrn_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4x2_t"}, "arguments": ["poly16x4_t a", "poly16x4_t b"], "results": [{"Vd1.4H": "result.val[0]"}, {"Vd2.4H": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1", "TRN2"], "operands": "Vd1.4H,Vn.4H,Vm.4H"}, {"name": "vtrn_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd1.2S": "result.val[0]"}, {"Vd2.2S": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1", "TRN2"], "operands": "Vd1.2S,Vn.2S,Vm.2S"}, {"name": "vtrn_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b"], "results": [{"Vd1.2S": "result.val[0]"}, {"Vd2.2S": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1", "TRN2"], "operands": "Vd1.2S,Vn.2S,Vm.2S"}, {"name": "vtrn_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b"], "results": [{"Vd1.2S": "result.val[0]"}, {"Vd2.2S": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1", "TRN2"], "operands": "Vd1.2S,Vn.2S,Vm.2S"}, {"name": "vtrnq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16x2_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd1.16B": "result.val[0]"}, {"Vd2.16B": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1", "TRN2"], "operands": "Vd1.16B,Vn.16B,Vm.16B"}, {"name": "vtrnq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8x2_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd1.8H": "result.val[0]"}, {"Vd2.8H": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1", "TRN2"], "operands": "Vd1.8H,Vn.8H,Vm.8H"}, {"name": "vtrnq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4x2_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd1.4S": "result.val[0]"}, {"Vd2.4S": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1", "TRN2"], "operands": "Vd1.4S,Vn.4S,Vm.4S"}, {"name": "vtrnq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4x2_t"}, "arguments": ["float32x4_t a", "float32x4_t b"], "results": [{"Vd1.4S": "result.val[0]"}, {"Vd2.4S": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1", "TRN2"], "operands": "Vd1.4S,Vn.4S,Vm.4S"}, {"name": "vtrnq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16x2_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b"], "results": [{"Vd1.16B": "result.val[0]"}, {"Vd2.16B": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1", "TRN2"], "operands": "Vd1.16B,Vn.16B,Vm.16B"}, {"name": "vtrnq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8x2_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd1.8H": "result.val[0]"}, {"Vd2.8H": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1", "TRN2"], "operands": "Vd1.8H,Vn.8H,Vm.8H"}, {"name": "vtrnq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4x2_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd1.4S": "result.val[0]"}, {"Vd2.4S": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1", "TRN2"], "operands": "Vd1.4S,Vn.4S,Vm.4S"}, {"name": "vtrnq_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16x2_t"}, "arguments": ["poly8x16_t a", "poly8x16_t b"], "results": [{"Vd1.16B": "result.val[0]"}, {"Vd2.16B": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1", "TRN2"], "operands": "Vd1.16B,Vn.16B,Vm.16B"}, {"name": "vtrnq_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8x2_t"}, "arguments": ["poly16x8_t a", "poly16x8_t b"], "results": [{"Vd1.8H": "result.val[0]"}, {"Vd2.8H": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1", "TRN2"], "operands": "Vd1.8H,Vn.8H,Vm.8H"}, {"name": "vzip_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8x2_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd1.8B": "result.val[0]"}, {"Vd2.8B": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1", "ZIP2"], "operands": "Vd1.8B,Vn.8B,Vm.8B"}, {"name": "vzip_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4x2_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd1.4H": "result.val[0]"}, {"Vd2.4H": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1", "ZIP2"], "operands": "Vd1.4H,Vn.4H,Vm.4H"}, {"name": "vzip_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8x2_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b"], "results": [{"Vd1.8B": "result.val[0]"}, {"Vd2.8B": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1", "ZIP2"], "operands": "Vd1.8B,Vn.8B,Vm.8B"}, {"name": "vzip_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4x2_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b"], "results": [{"Vd1.4H": "result.val[0]"}, {"Vd2.4H": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1", "ZIP2"], "operands": "Vd1.4H,Vn.4H,Vm.4H"}, {"name": "vzip_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8x2_t"}, "arguments": ["poly8x8_t a", "poly8x8_t b"], "results": [{"Vd1.8B": "result.val[0]"}, {"Vd2.8B": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1", "ZIP2"], "operands": "Vd1.8B,Vn.8B,Vm.8B"}, {"name": "vzip_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4x2_t"}, "arguments": ["poly16x4_t a", "poly16x4_t b"], "results": [{"Vd1.4H": "result.val[0]"}, {"Vd2.4H": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1", "ZIP2"], "operands": "Vd1.4H,Vn.4H,Vm.4H"}, {"name": "vzip_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd1.2S": "result.val[0]"}, {"Vd2.2S": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1", "ZIP2"], "operands": "Vd1.2S,Vn.2S,Vm.2S"}, {"name": "vzip_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b"], "results": [{"Vd1.2S": "result.val[0]"}, {"Vd2.2S": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1", "ZIP2"], "operands": "Vd1.2S,Vn.2S,Vm.2S"}, {"name": "vzip_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b"], "results": [{"Vd1.2S": "result.val[0]"}, {"Vd2.2S": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1", "ZIP2"], "operands": "Vd1.2S,Vn.2S,Vm.2S"}, {"name": "vzipq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16x2_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd1.16B": "result.val[0]"}, {"Vd2.16B": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1", "ZIP2"], "operands": "Vd1.16B,Vn.16B,Vm.16B"}, {"name": "vzipq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8x2_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd1.8H": "result.val[0]"}, {"Vd2.8H": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1", "ZIP2"], "operands": "Vd1.8H,Vn.8H,Vm.8H"}, {"name": "vzipq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4x2_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd1.4S": "result.val[0]"}, {"Vd2.4S": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1", "ZIP2"], "operands": "Vd1.4S,Vn.4S,Vm.4S"}, {"name": "vzipq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4x2_t"}, "arguments": ["float32x4_t a", "float32x4_t b"], "results": [{"Vd1.4S": "result.val[0]"}, {"Vd2.4S": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1", "ZIP2"], "operands": "Vd1.4S,Vn.4S,Vm.4S"}, {"name": "vzipq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16x2_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b"], "results": [{"Vd1.16B": "result.val[0]"}, {"Vd2.16B": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1", "ZIP2"], "operands": "Vd1.16B,Vn.16B,Vm.16B"}, {"name": "vzipq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8x2_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd1.8H": "result.val[0]"}, {"Vd2.8H": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1", "ZIP2"], "operands": "Vd1.8H,Vn.8H,Vm.8H"}, {"name": "vzipq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4x2_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd1.4S": "result.val[0]"}, {"Vd2.4S": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1", "ZIP2"], "operands": "Vd1.4S,Vn.4S,Vm.4S"}, {"name": "vzipq_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16x2_t"}, "arguments": ["poly8x16_t a", "poly8x16_t b"], "results": [{"Vd1.16B": "result.val[0]"}, {"Vd2.16B": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1", "ZIP2"], "operands": "Vd1.16B,Vn.16B,Vm.16B"}, {"name": "vzipq_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8x2_t"}, "arguments": ["poly16x8_t a", "poly16x8_t b"], "results": [{"Vd1.8H": "result.val[0]"}, {"Vd2.8H": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1", "ZIP2"], "operands": "Vd1.8H,Vn.8H,Vm.8H"}, {"name": "vuzp_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8x2_t"}, "arguments": ["int8x8_t a", "int8x8_t b"], "results": [{"Vd1.8B": "result.val[0]"}, {"Vd2.8B": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1", "UZP2"], "operands": "Vd1.8B,Vn.8B,Vm.8B"}, {"name": "vuzp_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4x2_t"}, "arguments": ["int16x4_t a", "int16x4_t b"], "results": [{"Vd1.4H": "result.val[0]"}, {"Vd2.4H": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1", "UZP2"], "operands": "Vd1.4H,Vn.4H,Vm.4H"}, {"name": "vuzp_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b"], "results": [{"Vd1.2S": "result.val[0]"}, {"Vd2.2S": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1", "UZP2"], "operands": "Vd1.2S,Vn.2S,Vm.2S"}, {"name": "vuzp_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b"], "results": [{"Vd1.2S": "result.val[0]"}, {"Vd2.2S": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1", "UZP2"], "operands": "Vd1.2S,Vn.2S,Vm.2S"}, {"name": "vuzp_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8x2_t"}, "arguments": ["uint8x8_t a", "uint8x8_t b"], "results": [{"Vd1.8B": "result.val[0]"}, {"Vd2.8B": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1", "UZP2"], "operands": "Vd1.8B,Vn.8B,Vm.8B"}, {"name": "vuzp_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4x2_t"}, "arguments": ["uint16x4_t a", "uint16x4_t b"], "results": [{"Vd1.4H": "result.val[0]"}, {"Vd2.4H": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1", "UZP2"], "operands": "Vd1.4H,Vn.4H,Vm.4H"}, {"name": "vuzp_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2x2_t"}, "arguments": ["uint32x2_t a", "uint32x2_t b"], "results": [{"Vd1.2S": "result.val[0]"}, {"Vd2.2S": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.2S"}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1", "UZP2"], "operands": "Vd1.2S,Vn.2S,Vm.2S"}, {"name": "vuzp_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8x2_t"}, "arguments": ["poly8x8_t a", "poly8x8_t b"], "results": [{"Vd1.8B": "result.val[0]"}, {"Vd2.8B": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1", "UZP2"], "operands": "Vd1.8B,Vn.8B,Vm.8B"}, {"name": "vuzp_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4x2_t"}, "arguments": ["poly16x4_t a", "poly16x4_t b"], "results": [{"Vd1.4H": "result.val[0]"}, {"Vd2.4H": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1", "UZP2"], "operands": "Vd1.4H,Vn.4H,Vm.4H"}, {"name": "vuzpq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16x2_t"}, "arguments": ["int8x16_t a", "int8x16_t b"], "results": [{"Vd1.16B": "result.val[0]"}, {"Vd2.16B": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1", "UZP2"], "operands": "Vd1.16B,Vn.16B,Vm.16B"}, {"name": "vuzpq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8x2_t"}, "arguments": ["int16x8_t a", "int16x8_t b"], "results": [{"Vd1.8H": "result.val[0]"}, {"Vd2.8H": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1", "UZP2"], "operands": "Vd1.8H,Vn.8H,Vm.8H"}, {"name": "vuzpq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4x2_t"}, "arguments": ["int32x4_t a", "int32x4_t b"], "results": [{"Vd1.4S": "result.val[0]"}, {"Vd2.4S": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1", "UZP2"], "operands": "Vd1.4S,Vn.4S,Vm.4S"}, {"name": "vuzpq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4x2_t"}, "arguments": ["float32x4_t a", "float32x4_t b"], "results": [{"Vd1.4S": "result.val[0]"}, {"Vd2.4S": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1", "UZP2"], "operands": "Vd1.4S,Vn.4S,Vm.4S"}, {"name": "vuzpq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16x2_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b"], "results": [{"Vd1.16B": "result.val[0]"}, {"Vd2.16B": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1", "UZP2"], "operands": "Vd1.16B,Vn.16B,Vm.16B"}, {"name": "vuzpq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8x2_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b"], "results": [{"Vd1.8H": "result.val[0]"}, {"Vd2.8H": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1", "UZP2"], "operands": "Vd1.8H,Vn.8H,Vm.8H"}, {"name": "vuzpq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4x2_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd1.4S": "result.val[0]"}, {"Vd2.4S": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1", "UZP2"], "operands": "Vd1.4S,Vn.4S,Vm.4S"}, {"name": "vuzpq_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16x2_t"}, "arguments": ["poly8x16_t a", "poly8x16_t b"], "results": [{"Vd1.16B": "result.val[0]"}, {"Vd2.16B": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1", "UZP2"], "operands": "Vd1.16B,Vn.16B,Vm.16B"}, {"name": "vuzpq_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8x2_t"}, "arguments": ["poly16x8_t a", "poly16x8_t b"], "results": [{"Vd1.8H": "result.val[0]"}, {"Vd2.8H": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1", "UZP2"], "operands": "Vd1.8H,Vn.8H,Vm.8H"}, {"name": "vreinterpret_s16_s8", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int8x8_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s32_s8", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int8x8_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f32_s8", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["int8x8_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u8_s8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["int8x8_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u16_s8", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["int8x8_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u32_s8", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["int8x8_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p8_s8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["int8x8_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p16_s8", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["int8x8_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u64_s8", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["int8x8_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s64_s8", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int8x8_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f64_s8", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["int8x8_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p64_s8", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1_t"}, "arguments": ["int8x8_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f16_s8", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["int8x8_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s8_s16", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int16x4_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s32_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int16x4_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f32_s16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["int16x4_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u8_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["int16x4_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u16_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["int16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u32_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["int16x4_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p8_s16", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["int16x4_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p16_s16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["int16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u64_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["int16x4_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s64_s16", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int16x4_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f64_s16", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["int16x4_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p64_s16", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1_t"}, "arguments": ["int16x4_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f16_s16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["int16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s8_s32", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int32x2_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s16_s32", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int32x2_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f32_s32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["int32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u8_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["int32x2_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u16_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["int32x2_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u32_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["int32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p8_s32", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["int32x2_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p16_s32", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["int32x2_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u64_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["int32x2_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s64_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["int32x2_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f64_s32", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["int32x2_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p64_s32", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1_t"}, "arguments": ["int32x2_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f16_s32", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["int32x2_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s8_f32", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s16_f32", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s32_f32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u8_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u16_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u32_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p8_f32", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p16_f32", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u64_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s64_f32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f64_f32", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p64_f32", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p64_f64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1_t"}, "arguments": ["float64x1_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f16_f32", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s8_u8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["uint8x8_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s16_u8", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["uint8x8_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s32_u8", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["uint8x8_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f32_u8", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["uint8x8_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u16_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint8x8_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u32_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint8x8_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p8_u8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["uint8x8_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p16_u8", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["uint8x8_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u64_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint8x8_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s64_u8", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["uint8x8_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f64_u8", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["uint8x8_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p64_u8", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1_t"}, "arguments": ["uint8x8_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f16_u8", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["uint8x8_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s8_u16", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["uint16x4_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s16_u16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["uint16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s32_u16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["uint16x4_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f32_u16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["uint16x4_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u8_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint16x4_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u32_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint16x4_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p8_u16", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["uint16x4_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p16_u16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["uint16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u64_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint16x4_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s64_u16", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["uint16x4_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f64_u16", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["uint16x4_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p64_u16", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1_t"}, "arguments": ["uint16x4_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f16_u16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["uint16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s8_u32", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["uint32x2_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s16_u32", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["uint32x2_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s32_u32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["uint32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f32_u32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["uint32x2_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u8_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint32x2_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u16_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint32x2_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p8_u32", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["uint32x2_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p16_u32", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["uint32x2_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u64_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["uint32x2_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s64_u32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["uint32x2_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f64_u32", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["uint32x2_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p64_u32", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1_t"}, "arguments": ["uint32x2_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f16_u32", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["uint32x2_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s8_p8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["poly8x8_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s16_p8", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["poly8x8_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s32_p8", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["poly8x8_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f32_p8", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["poly8x8_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u8_p8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["poly8x8_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u16_p8", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["poly8x8_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u32_p8", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["poly8x8_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p16_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["poly8x8_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u64_p8", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["poly8x8_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s64_p8", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["poly8x8_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f64_p8", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["poly8x8_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p64_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1_t"}, "arguments": ["poly8x8_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f16_p8", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["poly8x8_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s8_p16", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["poly16x4_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s16_p16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["poly16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s32_p16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["poly16x4_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f32_p16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["poly16x4_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u8_p16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["poly16x4_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u16_p16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["poly16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u32_p16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["poly16x4_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p8_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly16x4_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u64_p16", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["poly16x4_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s64_p16", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["poly16x4_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f64_p16", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["poly16x4_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p64_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1_t"}, "arguments": ["poly16x4_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f16_p16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["poly16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s8_u64", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["uint64x1_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s16_u64", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["uint64x1_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s32_u64", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["uint64x1_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f32_u64", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["uint64x1_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u8_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["uint64x1_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u16_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["uint64x1_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u32_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint64x1_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p8_u64", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["uint64x1_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p16_u64", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["uint64x1_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s64_u64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["uint64x1_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f64_u64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["uint64x1_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p64_u64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1_t"}, "arguments": ["uint64x1_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f16_u64", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["uint64x1_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s8_s64", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["int64x1_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s16_s64", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int64x1_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s32_s64", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int64x1_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f32_s64", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["int64x1_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u8_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["int64x1_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u16_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["int64x1_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u32_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["int64x1_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p8_s64", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["int64x1_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p16_s64", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["int64x1_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u64_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["int64x1_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f64_s64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["int64x1_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u64_p64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["poly64x1_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f16_s64", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["int64x1_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s8_f16", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s16_f16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s32_f16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f32_f16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u8_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u16_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u32_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p8_f16", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p16_f16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u64_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s64_f16", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f64_f16", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p64_f16", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s16_s8", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int8x16_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s32_s8", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int8x16_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f32_s8", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["int8x16_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u8_s8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["int8x16_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u16_s8", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["int8x16_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u32_s8", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["int8x16_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p8_s8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["int8x16_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p16_s8", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["int8x16_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u64_s8", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["int8x16_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s64_s8", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int8x16_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f64_s8", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["int8x16_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p64_s8", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2_t"}, "arguments": ["int8x16_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p128_s8", "return_type": {"return_base_type": "poly", "element_bit_size": "128", "value": "poly128_t"}, "arguments": ["int8x16_t a"], "results": [{"Vd.1Q": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f16_s8", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["int8x16_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s8_s16", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int16x8_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s32_s16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int16x8_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f32_s16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["int16x8_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u8_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["int16x8_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u16_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["int16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u32_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["int16x8_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p8_s16", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["int16x8_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p16_s16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["int16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u64_s16", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["int16x8_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s64_s16", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int16x8_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f64_s16", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["int16x8_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p64_s16", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2_t"}, "arguments": ["int16x8_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p128_s16", "return_type": {"return_base_type": "poly", "element_bit_size": "128", "value": "poly128_t"}, "arguments": ["int16x8_t a"], "results": [{"Vd.1Q": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f16_s16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["int16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s8_s32", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int32x4_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s16_s32", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int32x4_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f32_s32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["int32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u8_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["int32x4_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u16_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["int32x4_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u32_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["int32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p8_s32", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["int32x4_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p16_s32", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["int32x4_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u64_s32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["int32x4_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s64_s32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int32x4_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f64_s32", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["int32x4_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p64_s32", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2_t"}, "arguments": ["int32x4_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p128_s32", "return_type": {"return_base_type": "poly", "element_bit_size": "128", "value": "poly128_t"}, "arguments": ["int32x4_t a"], "results": [{"Vd.1Q": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f16_s32", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["int32x4_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s8_f32", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s16_f32", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s32_f32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u8_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u16_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u32_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p8_f32", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p16_f32", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u64_f32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s64_f32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f64_f32", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p64_f32", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p128_f32", "return_type": {"return_base_type": "poly", "element_bit_size": "128", "value": "poly128_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.1Q": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p64_f64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p128_f64", "return_type": {"return_base_type": "poly", "element_bit_size": "128", "value": "poly128_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1Q"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f16_f32", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s8_u8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["uint8x16_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s16_u8", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["uint8x16_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s32_u8", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["uint8x16_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f32_u8", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["uint8x16_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u16_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint8x16_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u32_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint8x16_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p8_u8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["uint8x16_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p16_u8", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["uint8x16_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u64_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint8x16_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s64_u8", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["uint8x16_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f64_u8", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["uint8x16_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p64_u8", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2_t"}, "arguments": ["uint8x16_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p128_u8", "return_type": {"return_base_type": "poly", "element_bit_size": "128", "value": "poly128_t"}, "arguments": ["uint8x16_t a"], "results": [{"Vd.1Q": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f16_u8", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["uint8x16_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s8_u16", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["uint16x8_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s16_u16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["uint16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s32_u16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["uint16x8_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f32_u16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["uint16x8_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u8_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint16x8_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u32_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint16x8_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p8_u16", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["uint16x8_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p16_u16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["uint16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u64_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint16x8_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s64_u16", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["uint16x8_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f64_u16", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["uint16x8_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p64_u16", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2_t"}, "arguments": ["uint16x8_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p128_u16", "return_type": {"return_base_type": "poly", "element_bit_size": "128", "value": "poly128_t"}, "arguments": ["uint16x8_t a"], "results": [{"Vd.1Q": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f16_u16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["uint16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s8_u32", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["uint32x4_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s16_u32", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["uint32x4_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s32_u32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["uint32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f32_u32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["uint32x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u8_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint32x4_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u16_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint32x4_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p8_u32", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["uint32x4_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p16_u32", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["uint32x4_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u64_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint32x4_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s64_u32", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["uint32x4_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f64_u32", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["uint32x4_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p64_u32", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2_t"}, "arguments": ["uint32x4_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p128_u32", "return_type": {"return_base_type": "poly", "element_bit_size": "128", "value": "poly128_t"}, "arguments": ["uint32x4_t a"], "results": [{"Vd.1Q": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f16_u32", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["uint32x4_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s8_p8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["poly8x16_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s16_p8", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["poly8x16_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s32_p8", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["poly8x16_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f32_p8", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["poly8x16_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u8_p8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["poly8x16_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u16_p8", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["poly8x16_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u32_p8", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["poly8x16_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p16_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["poly8x16_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u64_p8", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["poly8x16_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s64_p8", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["poly8x16_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f64_p8", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["poly8x16_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p64_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2_t"}, "arguments": ["poly8x16_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p128_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "128", "value": "poly128_t"}, "arguments": ["poly8x16_t a"], "results": [{"Vd.1Q": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f16_p8", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["poly8x16_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s8_p16", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["poly16x8_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s16_p16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["poly16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s32_p16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["poly16x8_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f32_p16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["poly16x8_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u8_p16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["poly16x8_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u16_p16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["poly16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u32_p16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["poly16x8_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p8_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly16x8_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u64_p16", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["poly16x8_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s64_p16", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["poly16x8_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f64_p16", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["poly16x8_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p64_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2_t"}, "arguments": ["poly16x8_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p128_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "128", "value": "poly128_t"}, "arguments": ["poly16x8_t a"], "results": [{"Vd.1Q": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f16_p16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["poly16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s8_u64", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["uint64x2_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s16_u64", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["uint64x2_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s32_u64", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["uint64x2_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f32_u64", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["uint64x2_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u8_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint64x2_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u16_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint64x2_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u32_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint64x2_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p8_u64", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["uint64x2_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p16_u64", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["uint64x2_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s64_u64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["uint64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f64_u64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["uint64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f64_s64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["int64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p64_s64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2_t"}, "arguments": ["int64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p128_s64", "return_type": {"return_base_type": "poly", "element_bit_size": "128", "value": "poly128_t"}, "arguments": ["int64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1Q"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p64_u64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2_t"}, "arguments": ["uint64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p128_u64", "return_type": {"return_base_type": "poly", "element_bit_size": "128", "value": "poly128_t"}, "arguments": ["uint64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1Q"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f16_u64", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["uint64x2_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s8_s64", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int64x2_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s16_s64", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int64x2_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s32_s64", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int64x2_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f32_s64", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["int64x2_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u8_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["int64x2_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u16_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["int64x2_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u32_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["int64x2_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p8_s64", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["int64x2_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p16_s64", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["int64x2_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u64_s64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["int64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u64_p64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["poly64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f16_s64", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["int64x2_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s8_f16", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s16_f16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s32_f16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f32_f16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u8_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u16_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u32_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p8_f16", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p16_f16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u64_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s64_f16", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f64_f16", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p64_f16", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p128_f16", "return_type": {"return_base_type": "poly", "element_bit_size": "128", "value": "poly128_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.1Q": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s8_f64", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["float64x1_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s16_f64", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["float64x1_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s32_f64", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["float64x1_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u8_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["float64x1_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u16_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["float64x1_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u32_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["float64x1_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p8_f64", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["float64x1_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p16_f64", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["float64x1_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u64_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["float64x1_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s64_f64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["float64x1_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f16_f64", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float64x1_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f32_f64", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float64x1_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s8_f64", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s16_f64", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s32_f64", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u8_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u16_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u32_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p8_f64", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p16_f64", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u64_f64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s64_f64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f16_f64", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f32_f64", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s8_p64", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["poly64x1_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s16_p64", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["poly64x1_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s32_p64", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["poly64x1_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u8_p64", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["poly64x1_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u16_p64", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["poly64x1_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u32_p64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["poly64x1_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p8_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly64x1_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p16_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["poly64x1_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s64_p64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["poly64x1_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f64_p64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["poly64x1_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f16_p64", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["poly64x1_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s8_p64", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["poly64x2_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s16_p64", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["poly64x2_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s32_p64", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["poly64x2_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u8_p64", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["poly64x2_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u16_p64", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["poly64x2_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u32_p64", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["poly64x2_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p8_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly64x2_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p16_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["poly64x2_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s64_p64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["poly64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f64_p64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["poly64x2_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f16_p64", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["poly64x2_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s8_p128", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["poly128_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1Q"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s16_p128", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["poly128_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1Q"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s32_p128", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["poly128_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1Q"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u8_p128", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["poly128_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1Q"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u16_p128", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["poly128_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1Q"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u32_p128", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["poly128_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1Q"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p8_p128", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly128_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1Q"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p16_p128", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["poly128_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1Q"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u64_p128", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["poly128_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1Q"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s64_p128", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["poly128_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1Q"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f64_p128", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["poly128_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1Q"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f16_p128", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["poly128_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1Q"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vldrq_p128", "return_type": {"return_base_type": "poly", "element_bit_size": "128", "value": "poly128_t"}, "arguments": ["poly128_t const * ptr"], "results": [{"Qd": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00095", "instruction_group": "Load|Load", "base_instruction": ["LDR"], "operands": "Qd,[Xn]"}, {"name": "vstrq_p128", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["poly128_t * ptr", "poly128_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Qt"}}, "Operation": "NeonOperationId_00095", "instruction_group": "Store|Store", "base_instruction": ["STR"], "operands": "Qt,[Xn]"}, {"name": "vaeseq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t data", "uint8x16_t key"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"data": {"register": "Vd.16B"}, "key": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00096", "instruction_group": "Cryptography|AES", "base_instruction": ["AESE"], "operands": "Vd.16B,Vn.16B"}, {"name": "vaesdq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t data", "uint8x16_t key"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"data": {"register": "Vd.16B"}, "key": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00096", "instruction_group": "Cryptography|AES", "base_instruction": ["AESD"], "operands": "Vd.16B,Vn.16B"}, {"name": "vaesmcq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t data"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"data": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00097", "instruction_group": "Cryptography|AES", "base_instruction": ["AESMC"], "operands": "Vd.16B,Vn.16B"}, {"name": "vaesimcq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t data"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"data": {"register": "Vn.16B"}}, "Operation": "NeonOperationId_00097", "instruction_group": "Cryptography|AES", "base_instruction": ["AESIMC"], "operands": "Vd.16B,Vn.16B"}, {"name": "vsha1cq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t hash_abcd", "uint32_t hash_e", "uint32x4_t wk"], "results": [{"Qd": "result"}], "Arguments_Preparation": {"hash_abcd": {"register": "Qd"}, "hash_e": {"register": "Sn"}, "wk": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00098", "instruction_group": "Cryptography|SHA1", "base_instruction": ["SHA1C"], "operands": "Qd,Sn,Vm.4S"}, {"name": "vsha1pq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t hash_abcd", "uint32_t hash_e", "uint32x4_t wk"], "results": [{"Qd": "result"}], "Arguments_Preparation": {"hash_abcd": {"register": "Qd"}, "hash_e": {"register": "Sn"}, "wk": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00099", "instruction_group": "Cryptography|SHA1", "base_instruction": ["SHA1P"], "operands": "Qd,Sn,Vm.4S"}, {"name": "vsha1mq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t hash_abcd", "uint32_t hash_e", "uint32x4_t wk"], "results": [{"Qd": "result"}], "Arguments_Preparation": {"hash_abcd": {"register": "Qd"}, "hash_e": {"register": "Sn"}, "wk": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00100", "instruction_group": "Cryptography|SHA1", "base_instruction": ["SHA1M"], "operands": "Qd,Sn,Vm.4S"}, {"name": "vsha1h_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["uint32_t hash_e"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"hash_e": {"register": "Sn"}}, "Operation": "NeonOperationId_00101", "instruction_group": "Cryptography|SHA1", "base_instruction": ["SHA1H"], "operands": "Sd,Sn"}, {"name": "vsha1su0q_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t w0_3", "uint32x4_t w4_7", "uint32x4_t w8_11"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"w0_3": {"register": "Vd.4S"}, "w4_7": {"register": "Vn.4S"}, "w8_11": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00102", "instruction_group": "Cryptography|SHA1", "base_instruction": ["SHA1SU0"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vsha1su1q_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t tw0_3", "uint32x4_t w12_15"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"tw0_3": {"register": "Vd.4S"}, "w12_15": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00103", "instruction_group": "Cryptography|SHA1", "base_instruction": ["SHA1SU1"], "operands": "Vd.4S,Vn.4S"}, {"name": "vsha256hq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t hash_abcd", "uint32x4_t hash_efgh", "uint32x4_t wk"], "results": [{"Qd": "result"}], "Arguments_Preparation": {"hash_abcd": {"register": "Qd"}, "hash_efgh": {"register": "Qn"}, "wk": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00104", "instruction_group": "Cryptography|SHA256", "base_instruction": ["SHA256H"], "operands": "Qd,Qn,Vm.4S"}, {"name": "vsha256h2q_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t hash_efgh", "uint32x4_t hash_abcd", "uint32x4_t wk"], "results": [{"Qd": "result"}], "Arguments_Preparation": {"hash_efgh": {"register": "Qd"}, "hash_abcd": {"register": "Qn"}, "wk": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00104", "instruction_group": "Cryptography|SHA256", "base_instruction": ["SHA256H2"], "operands": "Qd,Qn,Vm.4S"}, {"name": "vsha256su0q_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t w0_3", "uint32x4_t w4_7"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"w0_3": {"register": "Vd.4S"}, "w4_7": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00105", "instruction_group": "Cryptography|SHA256", "base_instruction": ["SHA256SU0"], "operands": "Vd.4S,Vn.4S"}, {"name": "vsha256su1q_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t tw0_3", "uint32x4_t w8_11", "uint32x4_t w12_15"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"tw0_3": {"register": "Vd.4S"}, "w8_11": {"register": "Vn.4S"}, "w12_15": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00106", "instruction_group": "Cryptography|SHA256", "base_instruction": ["SHA256SU1"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vmull_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "128", "value": "poly128_t"}, "arguments": ["poly64_t a", "poly64_t b"], "results": [{"Vd.1Q": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.1D"}, "b": {"register": "Vm.1D"}}, "Operation": "NeonOperationId_00022", "instruction_group": "Vector arithmetic|Polynomial|Polynomial multiply", "base_instruction": ["PMULL"], "operands": "Vd.1Q,Vn.1D,Vm.1D"}, {"name": "vmull_high_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "128", "value": "poly128_t"}, "arguments": ["poly64x2_t a", "poly64x2_t b"], "results": [{"Vd.1Q": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00022", "instruction_group": "Vector arithmetic|Polynomial|Polynomial multiply", "base_instruction": ["PMULL2"], "operands": "Vd.1Q,Vn.2D,Vm.2D"}, {"name": "vadd_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["poly8x8_t a", "poly8x8_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Vector arithmetic|Polynomial|Polynomial addition", "base_instruction": ["EOR"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vadd_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["poly16x4_t a", "poly16x4_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Vector arithmetic|Polynomial|Polynomial addition", "base_instruction": ["EOR"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vadd_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1_t"}, "arguments": ["poly64x1_t a", "poly64x1_t b"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Vector arithmetic|Polynomial|Polynomial addition", "base_instruction": ["EOR"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vaddq_p8", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["poly8x16_t a", "poly8x16_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Vector arithmetic|Polynomial|Polynomial addition", "base_instruction": ["EOR"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vaddq_p16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["poly16x8_t a", "poly16x8_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Vector arithmetic|Polynomial|Polynomial addition", "base_instruction": ["EOR"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vaddq_p64", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2_t"}, "arguments": ["poly64x2_t a", "poly64x2_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Vector arithmetic|Polynomial|Polynomial addition", "base_instruction": ["EOR"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vaddq_p128", "return_type": {"return_base_type": "poly", "element_bit_size": "128", "value": "poly128_t"}, "arguments": ["poly128_t a", "poly128_t b"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Vector arithmetic|Polynomial|Polynomial addition", "base_instruction": ["EOR"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "__crc32b", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["uint32_t a", "uint8_t b"], "results": [{"Wd": "result"}], "Arguments_Preparation": {"a": {"register": "Wn"}, "b": {"register": "Wm"}}, "Operation": "NeonOperationId_00107", "instruction_group": "Cryptography|CRC32", "base_instruction": ["CRC32B"], "operands": "Wd,Wn,Wm"}, {"name": "__crc32h", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["uint32_t a", "uint16_t b"], "results": [{"Wd": "result"}], "Arguments_Preparation": {"a": {"register": "Wn"}, "b": {"register": "Wm"}}, "Operation": "NeonOperationId_00107", "instruction_group": "Cryptography|CRC32", "base_instruction": ["CRC32H"], "operands": "Wd,Wn,Wm"}, {"name": "__crc32w", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["uint32_t a", "uint32_t b"], "results": [{"Wd": "result"}], "Arguments_Preparation": {"a": {"register": "Wn"}, "b": {"register": "Wm"}}, "Operation": "NeonOperationId_00107", "instruction_group": "Cryptography|CRC32", "base_instruction": ["CRC32W"], "operands": "Wd,Wn,Wm"}, {"name": "__crc32d", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["uint32_t a", "uint64_t b"], "results": [{"Wd": "result"}], "Arguments_Preparation": {"a": {"register": "Wn"}, "b": {"register": "Xm"}}, "Operation": "NeonOperationId_00107", "instruction_group": "Cryptography|CRC32", "base_instruction": ["CRC32X"], "operands": "Wd,Wn,Xm"}, {"name": "__crc32cb", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["uint32_t a", "uint8_t b"], "results": [{"Wd": "result"}], "Arguments_Preparation": {"a": {"register": "Wn"}, "b": {"register": "Wm"}}, "Operation": "NeonOperationId_00107", "instruction_group": "Cryptography|CRC32", "base_instruction": ["CRC32CB"], "operands": "Wd,Wn,Wm"}, {"name": "__crc32ch", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["uint32_t a", "uint16_t b"], "results": [{"Wd": "result"}], "Arguments_Preparation": {"a": {"register": "Wn"}, "b": {"register": "Wm"}}, "Operation": "NeonOperationId_00107", "instruction_group": "Cryptography|CRC32", "base_instruction": ["CRC32CH"], "operands": "Wd,Wn,Wm"}, {"name": "__crc32cw", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["uint32_t a", "uint32_t b"], "results": [{"Wd": "result"}], "Arguments_Preparation": {"a": {"register": "Wn"}, "b": {"register": "Wm"}}, "Operation": "NeonOperationId_00107", "instruction_group": "Cryptography|CRC32", "base_instruction": ["CRC32CW"], "operands": "Wd,Wn,Wm"}, {"name": "__crc32cd", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["uint32_t a", "uint64_t b"], "results": [{"Wd": "result"}], "Arguments_Preparation": {"a": {"register": "Wn"}, "b": {"register": "Xm"}}, "Operation": "NeonOperationId_00107", "instruction_group": "Cryptography|CRC32", "base_instruction": ["CRC32CX"], "operands": "Wd,Wn,Xm"}, {"name": "vqrdmlah_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b", "int16x4_t c"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "c": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00108", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQRDMLAH"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vqrdmlah_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b", "int32x2_t c"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "c": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00108", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQRDMLAH"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vqrdmlahq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b", "int16x8_t c"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}, "c": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00108", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQRDMLAH"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vqrdmlahq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b", "int32x4_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}, "c": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00108", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQRDMLAH"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vqrdmlsh_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b", "int16x4_t c"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "c": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00108", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQRDMLSH"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vqrdmlsh_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b", "int32x2_t c"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "c": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00108", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQRDMLSH"], "operands": "Vd.2S,Vn.2S,Vm.2S"}, {"name": "vqrdmlshq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b", "int16x8_t c"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}, "c": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00108", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQRDMLSH"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vqrdmlshq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b", "int32x4_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}, "c": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00108", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQRDMLSH"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vqrdmlah_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b", "int16x4_t v", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00108", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate by element", "base_instruction": ["SQRDMLAH"], "operands": "Vd.4H,Vn.4H,Vm.H[lane]"}, {"name": "vqrdmlahq_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b", "int16x4_t v", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00108", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate by element", "base_instruction": ["SQRDMLAH"], "operands": "Vd.8H,Vn.8H,Vm.H[lane]"}, {"name": "vqrdmlah_laneq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b", "int16x8_t v", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00108", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate by element", "base_instruction": ["SQRDMLAH"], "operands": "Vd.4H,Vn.4H,Vm.H[lane]"}, {"name": "vqrdmlahq_laneq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b", "int16x8_t v", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00108", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate by element", "base_instruction": ["SQRDMLAH"], "operands": "Vd.8H,Vn.8H,Vm.H[lane]"}, {"name": "vqrdmlah_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b", "int32x2_t v", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00108", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate by element", "base_instruction": ["SQRDMLAH"], "operands": "Vd.2S,Vn.2S,Vm.S[lane]"}, {"name": "vqrdmlahq_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b", "int32x2_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00108", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate by element", "base_instruction": ["SQRDMLAH"], "operands": "Vd.4S,Vn.4S,Vm.S[lane]"}, {"name": "vqrdmlah_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b", "int32x4_t v", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00108", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate by element", "base_instruction": ["SQRDMLAH"], "operands": "Vd.2S,Vn.2S,Vm.S[lane]"}, {"name": "vqrdmlahq_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b", "int32x4_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00108", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate by element", "base_instruction": ["SQRDMLAH"], "operands": "Vd.4S,Vn.4S,Vm.S[lane]"}, {"name": "vqrdmlsh_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b", "int16x4_t v", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00108", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate by element", "base_instruction": ["SQRDMLSH"], "operands": "Vd.4H,Vn.4H,Vm.H[lane]"}, {"name": "vqrdmlshq_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b", "int16x4_t v", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00108", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate by element", "base_instruction": ["SQRDMLSH"], "operands": "Vd.8H,Vn.8H,Vm.H[lane]"}, {"name": "vqrdmlsh_laneq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["int16x4_t a", "int16x4_t b", "int16x8_t v", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00108", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate by element", "base_instruction": ["SQRDMLSH"], "operands": "Vd.4H,Vn.4H,Vm.H[lane]"}, {"name": "vqrdmlshq_laneq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b", "int16x8_t v", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00108", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate by element", "base_instruction": ["SQRDMLSH"], "operands": "Vd.8H,Vn.8H,Vm.H[lane]"}, {"name": "vqrdmlsh_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b", "int32x2_t v", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00108", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate by element", "base_instruction": ["SQRDMLSH"], "operands": "Vd.2S,Vn.2S,Vm.S[lane]"}, {"name": "vqrdmlshq_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b", "int32x2_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {"register": "Vn.4S"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00108", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate by element", "base_instruction": ["SQRDMLSH"], "operands": "Vd.4S,Vn.4S,Vm.S[lane]"}, {"name": "vqrdmlsh_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t a", "int32x2_t b", "int32x4_t v", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00108", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate by element", "base_instruction": ["SQRDMLSH"], "operands": "Vd.2S,Vn.2S,Vm.S[lane]"}, {"name": "vqrdmlshq_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b", "int32x4_t v", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}, "b": {"register": "Vn.2S"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00108", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate by element", "base_instruction": ["SQRDMLSH"], "operands": "Vd.4S,Vn.4S,Vm.S[lane]"}, {"name": "vqrdmlahh_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["int16_t a", "int16_t b", "int16_t c"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hd"}, "b": {"register": "Hn"}, "c": {"register": "Hm"}}, "Operation": "NeonOperationId_00108", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQRDMLSH"], "operands": "Hd,Hn,Hm"}, {"name": "vqrdmlahs_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int32_t a", "int32_t b", "int32_t c"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sd"}, "b": {"register": "Sn"}, "c": {"register": "Sm"}}, "Operation": "NeonOperationId_00108", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQRDMLSH"], "operands": "Sd,Sn,Sm"}, {"name": "vqrdmlshh_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["int16_t a", "int16_t b", "int16_t c"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hd"}, "b": {"register": "Hn"}, "c": {"register": "Hm"}}, "Operation": "NeonOperationId_00108", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQRDMLSH"], "operands": "Hd,Hn,Hm"}, {"name": "vqrdmlshs_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int32_t a", "int32_t b", "int32_t c"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sd"}, "b": {"register": "Sn"}, "c": {"register": "Sm"}}, "Operation": "NeonOperationId_00108", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate", "base_instruction": ["SQRDMLSH"], "operands": "Sd,Sn,Sm"}, {"name": "vqrdmlahh_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["int16_t a", "int16_t b", "int16x4_t v", "const int lane"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hd"}, "b": {"register": "Hn"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00108", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate by element", "base_instruction": ["SQRDMLAH"], "operands": "Hd,Hn,Vm.H[lane]"}, {"name": "vqrdmlahh_laneq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["int16_t a", "int16_t b", "int16x8_t v", "const int lane"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hd"}, "b": {"register": "Hn"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00108", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate by element", "base_instruction": ["SQRDMLAH"], "operands": "Hd,Hn,Vm.H[lane]"}, {"name": "vqrdmlahs_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int32_t a", "int32_t b", "int32x2_t v", "const int lane"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sd"}, "b": {"register": "Sn"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00108", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate by element", "base_instruction": ["SQRDMLAH"], "operands": "Sd,Sn,Vm.S[lane]"}, {"name": "vqrdmlahs_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int32_t a", "int32_t b", "int32x4_t v", "const int lane"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sd"}, "b": {"register": "Sn"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00108", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate by element", "base_instruction": ["SQRDMLAH"], "operands": "Sd,Sn,Vm.S[lane]"}, {"name": "vqrdmlshh_lane_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["int16_t a", "int16_t b", "int16x4_t v", "const int lane"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hd"}, "b": {"register": "Hn"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00108", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate by element", "base_instruction": ["SQRDMLSH"], "operands": "Hd,Hn,Vm.H[lane]"}, {"name": "vqrdmlshh_laneq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["int16_t a", "int16_t b", "int16x8_t v", "const int lane"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hd"}, "b": {"register": "Hn"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00108", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate by element", "base_instruction": ["SQRDMLSH"], "operands": "Hd,Hn,Vm.H[lane]"}, {"name": "vqrdmlshs_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int32_t a", "int32_t b", "int32x2_t v", "const int lane"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sd"}, "b": {"register": "Sn"}, "v": {"register": "Vm.2S"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00108", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate by element", "base_instruction": ["SQRDMLSH"], "operands": "Sd,Sn,Vm.S[lane]"}, {"name": "vqrdmlshs_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["int32_t a", "int32_t b", "int32x4_t v", "const int lane"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Sd"}, "b": {"register": "Sn"}, "v": {"register": "Vm.4S"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00108", "instruction_group": "Vector arithmetic|Multiply|Saturating multiply-accumulate by element", "base_instruction": ["SQRDMLSH"], "operands": "Sd,Sn,Vm.S[lane]"}, {"name": "vabsh_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00059", "instruction_group": "Vector arithmetic|Absolute|Absolute value", "base_instruction": ["FABS"], "operands": "Hd,Hn"}, {"name": "vceqzh_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Bitwise equal to zero", "base_instruction": ["FCMEQ"], "operands": "Hd,Hn,#0"}, {"name": "vcgezh_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Greater than or equal to zero", "base_instruction": ["FCMGE"], "operands": "Hd,Hn,#0"}, {"name": "vcgtzh_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Greater than zero", "base_instruction": ["FCMGT"], "operands": "Hd,Hn,#0"}, {"name": "vclezh_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Less than or equal to zero", "base_instruction": ["FCMLE"], "operands": "Hd,Hn,#0"}, {"name": "vcltzh_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Less than zero", "base_instruction": ["FCMLT"], "operands": "Hd,Hn,#0"}, {"name": "vcvth_f16_s16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["int16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["SCVTF"], "operands": "Hd,Hn"}, {"name": "vcvth_f16_s32", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["int32_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["SCVTF"], "operands": "Hd,Hn"}, {"name": "vcvth_f16_s64", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["int64_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["SCVTF"], "operands": "Hd,Hn"}, {"name": "vcvth_f16_u16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["uint16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["UCVTF"], "operands": "Hd,Hn"}, {"name": "vcvth_f16_u32", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["uint32_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["UCVTF"], "operands": "Hd,Hn"}, {"name": "vcvth_f16_u64", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["uint64_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["UCVTF"], "operands": "Hd,Hn"}, {"name": "vcvth_s16_f16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZS"], "operands": "Hd,Hn"}, {"name": "vcvth_s32_f16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZS"], "operands": "Hd,Hn"}, {"name": "vcvth_s64_f16", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZS"], "operands": "Hd,Hn"}, {"name": "vcvth_u16_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZU"], "operands": "Hd,Hn"}, {"name": "vcvth_u32_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZU"], "operands": "Hd,Hn"}, {"name": "vcvth_u64_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZU"], "operands": "Hd,Hn"}, {"name": "vcvtah_s16_f16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTAS"], "operands": "Hd,Hn"}, {"name": "vcvtah_s32_f16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTAS"], "operands": "Hd,Hn"}, {"name": "vcvtah_s64_f16", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTAS"], "operands": "Hd,Hn"}, {"name": "vcvtah_u16_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTAU"], "operands": "Hd,Hn"}, {"name": "vcvtah_u32_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTAU"], "operands": "Hd,Hn"}, {"name": "vcvtah_u64_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTAU"], "operands": "Hd,Hn"}, {"name": "vcvtmh_s16_f16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTMS"], "operands": "Hd,Hn"}, {"name": "vcvtmh_s32_f16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTMS"], "operands": "Hd,Hn"}, {"name": "vcvtmh_s64_f16", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTMS"], "operands": "Hd,Hn"}, {"name": "vcvtmh_u16_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTMU"], "operands": "Hd,Hn"}, {"name": "vcvtmh_u32_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTMU"], "operands": "Hd,Hn"}, {"name": "vcvtmh_u64_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTMU"], "operands": "Hd,Hn"}, {"name": "vcvtnh_s16_f16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTNS"], "operands": "Hd,Hn"}, {"name": "vcvtnh_s32_f16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTNS"], "operands": "Hd,Hn"}, {"name": "vcvtnh_s64_f16", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTNS"], "operands": "Hd,Hn"}, {"name": "vcvtnh_u16_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTNU"], "operands": "Hd,Hn"}, {"name": "vcvtnh_u32_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTNU"], "operands": "Hd,Hn"}, {"name": "vcvtnh_u64_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTNU"], "operands": "Hd,Hn"}, {"name": "vcvtph_s16_f16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTPS"], "operands": "Hd,Hn"}, {"name": "vcvtph_s32_f16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTPS"], "operands": "Hd,Hn"}, {"name": "vcvtph_s64_f16", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTPS"], "operands": "Hd,Hn"}, {"name": "vcvtph_u16_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTPU"], "operands": "Hd,Hn"}, {"name": "vcvtph_u32_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTPU"], "operands": "Hd,Hn"}, {"name": "vcvtph_u64_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTPU"], "operands": "Hd,Hn"}, {"name": "vnegh_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00059", "instruction_group": "Logical|Negate", "base_instruction": ["FNEG"], "operands": "Hd,Hn"}, {"name": "vrecpeh_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00064", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal estimate", "base_instruction": ["FRECPE"], "operands": "Hd,Hn"}, {"name": "vrecpxh_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00094", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal estimate", "base_instruction": ["FRECPX"], "operands": "Hd,Hn"}, {"name": "vrndh_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTZ"], "operands": "Hd,Hn"}, {"name": "vrndah_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTA"], "operands": "Hd,Hn"}, {"name": "vrndih_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTI"], "operands": "Hd,Hn"}, {"name": "vrndmh_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTM"], "operands": "Hd,Hn"}, {"name": "vrndnh_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTN"], "operands": "Hd,Hn"}, {"name": "vrndph_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTP"], "operands": "Hd,Hn"}, {"name": "vrndxh_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTX"], "operands": "Hd,Hn"}, {"name": "vrsqrteh_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00068", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal square-root estimate", "base_instruction": ["FRSQRTE"], "operands": "Hd,Hn"}, {"name": "vsqrth_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00066", "instruction_group": "Vector arithmetic|Square root", "base_instruction": ["FSQRT"], "operands": "Hd,Hn"}, {"name": "vaddh_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16_t a", "float16_t b"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "b": {"register": "Hm"}}, "Operation": "NeonOperationId_00002", "instruction_group": "Vector arithmetic|Add|Addition", "base_instruction": ["FADD"], "operands": "Hd,Hn,Hm"}, {"name": "vabdh_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16_t a", "float16_t b"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "b": {"register": "Hm"}}, "Operation": "NeonOperationId_00033", "instruction_group": "Vector arithmetic|Absolute|Absolute difference", "base_instruction": ["FABD"], "operands": "(scalar) Hd,Hn,Hm"}, {"name": "vcageh_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["float16_t a", "float16_t b"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "b": {"register": "Hm"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Absolute greater than or equal to", "base_instruction": ["FACGE"], "operands": "Hd,Hn,Hm"}, {"name": "vcagth_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["float16_t a", "float16_t b"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "b": {"register": "Hm"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Absolute greater than", "base_instruction": ["FACGT"], "operands": "Hd,Hn,Hm"}, {"name": "vcaleh_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["float16_t a", "float16_t b"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "b": {"register": "Hm"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Absolute less than or equal to", "base_instruction": ["FACGE"], "operands": "Hd,Hn,Hm"}, {"name": "vcalth_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["float16_t a", "float16_t b"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "b": {"register": "Hm"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Absolute less than", "base_instruction": ["FACGT"], "operands": "Hd,Hn,Hm"}, {"name": "vceqh_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["float16_t a", "float16_t b"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "b": {"register": "Hm"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Equal to", "base_instruction": ["FCMEQ"], "operands": "Hd,Hn,Hm"}, {"name": "vcgeh_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["float16_t a", "float16_t b"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "b": {"register": "Hm"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["FCMGE"], "operands": "Hd,Hn,Hm"}, {"name": "vcgth_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["float16_t a", "float16_t b"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "b": {"register": "Hm"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Greater than", "base_instruction": ["FCMGT"], "operands": "Hd,Hn,Hm"}, {"name": "vcleh_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["float16_t a", "float16_t b"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "b": {"register": "Hm"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["FCMGE"], "operands": "Hd,Hn,Hm"}, {"name": "vclth_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["float16_t a", "float16_t b"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "b": {"register": "Hm"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than", "base_instruction": ["FCMGT"], "operands": "Hd,Hn,Hm"}, {"name": "vcvth_n_f16_s16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["int16_t a", "const int n"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["SCVTF"], "operands": "Hd,Hn,#n"}, {"name": "vcvth_n_f16_s32", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["int32_t a", "const int n"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["SCVTF"], "operands": "Hd,Hn,#n"}, {"name": "vcvth_n_f16_s64", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["int64_t a", "const int n"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["SCVTF"], "operands": "Hd,Hn,#n"}, {"name": "vcvth_n_f16_u16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["uint16_t a", "const int n"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["UCVTF"], "operands": "Hd,Hn,#n"}, {"name": "vcvth_n_f16_u32", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["uint32_t a", "const int n"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["UCVTF"], "operands": "Hd,Hn,#n"}, {"name": "vcvth_n_f16_u64", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["uint64_t a", "const int n"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["UCVTF"], "operands": "Hd,Hn,#n"}, {"name": "vcvth_n_s16_f16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16_t"}, "arguments": ["float16_t a", "const int n"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZS"], "operands": "Hd,Hn,#n"}, {"name": "vcvth_n_s32_f16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32_t"}, "arguments": ["float16_t a", "const int n"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZS"], "operands": "Hd,Hn,#n"}, {"name": "vcvth_n_s64_f16", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64_t"}, "arguments": ["float16_t a", "const int n"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZS"], "operands": "Hd,Hn,#n"}, {"name": "vcvth_n_u16_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16_t"}, "arguments": ["float16_t a", "const int n"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZU"], "operands": "Hd,Hn,#n"}, {"name": "vcvth_n_u32_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32_t"}, "arguments": ["float16_t a", "const int n"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZU"], "operands": "Hd,Hn,#n"}, {"name": "vcvth_n_u64_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64_t"}, "arguments": ["float16_t a", "const int n"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZU"], "operands": "Hd,Hn,#n"}, {"name": "vdivh_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16_t a", "float16_t b"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "b": {"register": "Hm"}}, "Operation": "NeonOperationId_00013", "instruction_group": "Vector arithmetic|Division", "base_instruction": ["FDIV"], "operands": "Hd,Hn,Hm"}, {"name": "vmaxh_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16_t a", "float16_t b"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "b": {"register": "Hm"}}, "Operation": "NeonOperationId_00036", "instruction_group": "Vector arithmetic|Maximum", "base_instruction": ["FMAX"], "operands": "Hd,Hn,Hm"}, {"name": "vmaxnmh_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16_t a", "float16_t b"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "b": {"register": "Hm"}}, "Operation": "NeonOperationId_00037", "instruction_group": "Vector arithmetic|Maximum", "base_instruction": ["FMAXNM"], "operands": "Hd,Hn,Hm"}, {"name": "vminh_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16_t a", "float16_t b"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "b": {"register": "Hm"}}, "Operation": "NeonOperationId_00036", "instruction_group": "Vector arithmetic|Minimum", "base_instruction": ["FMIN"], "operands": "Hd,Hn,Hm"}, {"name": "vminnmh_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16_t a", "float16_t b"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "b": {"register": "Hm"}}, "Operation": "NeonOperationId_00037", "instruction_group": "Vector arithmetic|Minimum", "base_instruction": ["FMINNM"], "operands": "Hd,Hn,Hm"}, {"name": "vmulh_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16_t a", "float16_t b"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "b": {"register": "Hm"}}, "Operation": "NeonOperationId_00011", "instruction_group": "Vector arithmetic|Multiply|Multiplication", "base_instruction": ["FMUL"], "operands": "Hd,Hn,Hm"}, {"name": "vmulxh_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16_t a", "float16_t b"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "b": {"register": "Hm"}}, "Operation": "NeonOperationId_00012", "instruction_group": "Vector arithmetic|Multiply|Multiply extended", "base_instruction": ["FMULX"], "operands": "Hd,Hn,Hm"}, {"name": "vrecpsh_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16_t a", "float16_t b"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "b": {"register": "Hm"}}, "Operation": "NeonOperationId_00065", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal step", "base_instruction": ["FRECPS"], "operands": "Hd,Hn,Hm"}, {"name": "vrsqrtsh_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16_t a", "float16_t b"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "b": {"register": "Hm"}}, "Operation": "NeonOperationId_00069", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal square-root estimate", "base_instruction": ["FRSQRTS"], "operands": "Hd,Hn,Hm"}, {"name": "vsubh_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16_t a", "float16_t b"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "b": {"register": "Hm"}}, "Operation": "NeonOperationId_00024", "instruction_group": "Vector arithmetic|Subtract|Subtraction", "base_instruction": ["FSUB"], "operands": "Hd,Hn,Hm"}, {"name": "vfmah_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16_t a", "float16_t b", "float16_t c"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Ha"}, "b": {"register": "Hn"}, "c": {"register": "Hm"}}, "Operation": "NeonOperationId_00018", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMADD"], "operands": "Hd,Hn,Hm,Ha"}, {"name": "vfmsh_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16_t a", "float16_t b", "float16_t c"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Ha"}, "b": {"register": "Hn"}, "c": {"register": "Hm"}}, "Operation": "NeonOperationId_00018", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMSUB"], "operands": "Hd,Hn,Hm,Ha"}, {"name": "vabs_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00059", "instruction_group": "Vector arithmetic|Absolute|Absolute value", "base_instruction": ["FABS"], "operands": "Vd.4H,Vn.4H"}, {"name": "vabsq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00059", "instruction_group": "Vector arithmetic|Absolute|Absolute value", "base_instruction": ["FABS"], "operands": "Vd.8H,Vn.8H"}, {"name": "vceqz_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Bitwise equal to zero", "base_instruction": ["FCMEQ"], "operands": "Vd.4H,Vn.4H,#0"}, {"name": "vceqzq_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Bitwise equal to zero", "base_instruction": ["FCMEQ"], "operands": "Vd.8H,Vn.8H,#0"}, {"name": "vcgez_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Greater than or equal to zero", "base_instruction": ["FCMGE"], "operands": "Vd.4H,Vn.4H,#0"}, {"name": "vcgezq_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Greater than or equal to zero", "base_instruction": ["FCMGE"], "operands": "Vd.8H,Vn.8H,#0"}, {"name": "vcgtz_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Greater than zero", "base_instruction": ["FCMGT"], "operands": "Vd.4H,Vn.4H,#0"}, {"name": "vcgtzq_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Greater than zero", "base_instruction": ["FCMGT"], "operands": "Vd.8H,Vn.8H,#0"}, {"name": "vclez_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Less than or equal to zero", "base_instruction": ["FCMLE"], "operands": "Vd.4H,Vn.4H,#0"}, {"name": "vclezq_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Less than or equal to zero", "base_instruction": ["FCMLE"], "operands": "Vd.8H,Vn.8H,#0"}, {"name": "vcltz_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Less than zero", "base_instruction": ["FCMLT"], "operands": "Vd.4H,Vn.4H,#0"}, {"name": "vcltzq_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00030", "instruction_group": "Compare|Less than zero", "base_instruction": ["FCMLT"], "operands": "Vd.8H,Vn.8H,#0"}, {"name": "vcvt_f16_s16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["int16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["SCVTF"], "operands": "Vd.4H,Vn.4H,#0"}, {"name": "vcvtq_f16_s16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["int16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["SCVTF"], "operands": "Vd.8H,Vn.8H,#0"}, {"name": "vcvt_f16_u16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["uint16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["UCVTF"], "operands": "Vd.4H,Vn.4H,#0"}, {"name": "vcvtq_f16_u16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["uint16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["UCVTF"], "operands": "Vd.8H,Vn.8H"}, {"name": "vcvt_s16_f16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZS"], "operands": "Vd.4H,Vn.4H"}, {"name": "vcvtq_s16_f16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZS"], "operands": "Vd.8H,Vn.8H"}, {"name": "vcvt_u16_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZS"], "operands": "Vd.4H,Vn.4H"}, {"name": "vcvtq_u16_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZS"], "operands": "Vd.8H,Vn.8H"}, {"name": "vcvta_s16_f16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTAS"], "operands": "Vd.4H,Vn.4H"}, {"name": "vcvtaq_s16_f16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTAS"], "operands": "Vd.8H,Vn.8H"}, {"name": "vcvta_u16_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTAU"], "operands": "Vd.4H,Vn.4H"}, {"name": "vcvtaq_u16_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTAU"], "operands": "Vd.8H,Vn.8H"}, {"name": "vcvtm_s16_f16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTMS"], "operands": "Vd.4H,Vn.4H"}, {"name": "vcvtmq_s16_f16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTMS"], "operands": "Vd.8H,Vn.8H"}, {"name": "vcvtm_u16_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTMU"], "operands": "Vd.4H,Vn.4H"}, {"name": "vcvtmq_u16_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTMU"], "operands": "Vd.8H,Vn.8H"}, {"name": "vcvtn_s16_f16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTNS"], "operands": "Vd.4H,Vn.4H"}, {"name": "vcvtnq_s16_f16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTNS"], "operands": "Vd.8H,Vn.8H"}, {"name": "vcvtn_u16_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTNU"], "operands": "Vd.4H,Vn.4H"}, {"name": "vcvtnq_u16_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTNU"], "operands": "Vd.8H,Vn.8H"}, {"name": "vcvtp_s16_f16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTPS"], "operands": "Vd.4H,Vn.4H"}, {"name": "vcvtpq_s16_f16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTPS"], "operands": "Vd.8H,Vn.8H"}, {"name": "vcvtp_u16_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTPU"], "operands": "Vd.4H,Vn.4H"}, {"name": "vcvtpq_u16_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00049", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTPU"], "operands": "Vd.8H,Vn.8H"}, {"name": "vneg_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00059", "instruction_group": "Logical|Negate", "base_instruction": ["FNEG"], "operands": "Vd.4H,Vn.4H"}, {"name": "vnegq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00059", "instruction_group": "Logical|Negate", "base_instruction": ["FNEG"], "operands": "Vd.8H,Vn.8H"}, {"name": "vrecpe_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00064", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal estimate", "base_instruction": ["FRECPE"], "operands": "Vd.4H,Vn.4H"}, {"name": "vrecpeq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00064", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal estimate", "base_instruction": ["FRECPE"], "operands": "Vd.8H,Vn.8H"}, {"name": "vrnd_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTZ"], "operands": "Vd.4H,Vn.4H"}, {"name": "vrndq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTZ"], "operands": "Vd.8H,Vn.8H"}, {"name": "vrnda_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTA"], "operands": "Vd.4H,Vn.4H"}, {"name": "vrndaq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTA"], "operands": "Vd.8H,Vn.8H"}, {"name": "vrndi_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTI"], "operands": "Vd.4H,Vn.4H"}, {"name": "vrndiq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTI"], "operands": "Vd.8H,Vn.8H"}, {"name": "vrndm_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTM"], "operands": "Vd.4H,Vn.4H"}, {"name": "vrndmq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTM"], "operands": "Vd.8H,Vn.8H"}, {"name": "vrndn_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTN"], "operands": "Vd.4H,Vn.4H"}, {"name": "vrndnq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTN"], "operands": "Vd.8H,Vn.8H"}, {"name": "vrndp_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTP"], "operands": "Vd.4H,Vn.4H"}, {"name": "vrndpq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTP"], "operands": "Vd.8H,Vn.8H"}, {"name": "vrndx_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTX"], "operands": "Vd.4H,Vn.4H"}, {"name": "vrndxq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00054", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINTX"], "operands": "Vd.8H,Vn.8H"}, {"name": "vrsqrte_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00068", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal square-root estimate", "base_instruction": ["FRSQRTE"], "operands": "Vd.4H,Vn.4H"}, {"name": "vrsqrteq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00068", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal square-root estimate", "base_instruction": ["FRSQRTE"], "operands": "Vd.8H,Vn.8H"}, {"name": "vsqrt_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00066", "instruction_group": "Vector arithmetic|Square root", "base_instruction": ["FSQRT"], "operands": "Vd.4H,Vn.4H"}, {"name": "vsqrtq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00066", "instruction_group": "Vector arithmetic|Square root", "base_instruction": ["FSQRT"], "operands": "Vd.8H,Vn.8H"}, {"name": "vadd_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00002", "instruction_group": "Vector arithmetic|Add|Addition", "base_instruction": ["FADD"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vaddq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00002", "instruction_group": "Vector arithmetic|Add|Addition", "base_instruction": ["FADD"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vabd_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00033", "instruction_group": "Vector arithmetic|Absolute|Absolute difference", "base_instruction": ["FABD"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vabdq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00033", "instruction_group": "Vector arithmetic|Absolute|Absolute difference", "base_instruction": ["FABD"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vcage_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Absolute greater than or equal to", "base_instruction": ["FACGE"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vcageq_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Absolute greater than or equal to", "base_instruction": ["FACGE"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vcagt_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Absolute greater than", "base_instruction": ["FACGT"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vcagtq_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Absolute greater than", "base_instruction": ["FACGT"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vcale_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Absolute less than or equal to", "base_instruction": ["FACGE"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vcaleq_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Absolute less than or equal to", "base_instruction": ["FACGE"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vcalt_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Absolute less than", "base_instruction": ["FACGT"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vcaltq_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Absolute less than", "base_instruction": ["FACGT"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vceq_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Equal to", "base_instruction": ["FCMEQ"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vceqq_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Equal to", "base_instruction": ["FCMEQ"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vcge_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["FCMGE"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vcgeq_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Greater than or equal to", "base_instruction": ["FCMGE"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vcgt_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Greater than", "base_instruction": ["FCMGT"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vcgtq_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00028", "instruction_group": "Compare|Greater than", "base_instruction": ["FCMGT"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vcle_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["FCMGE"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vcleq_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than or equal to", "base_instruction": ["FCMGE"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vclt_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than", "base_instruction": ["FCMGT"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vcltq_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Compare|Less than", "base_instruction": ["FCMGT"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vcvt_n_f16_s16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["int16x4_t a", "const int n"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["SCVTF"], "operands": "Vd.4H,Vn.4H,#n"}, {"name": "vcvtq_n_f16_s16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["int16x8_t a", "const int n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["SCVTF"], "operands": "Vd.8H,Vn.8H,#n"}, {"name": "vcvt_n_f16_u16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["uint16x4_t a", "const int n"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["UCVTF"], "operands": "Vd.4H,Vn.4H,#n"}, {"name": "vcvtq_n_f16_u16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["uint16x8_t a", "const int n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00050", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["UCVTF"], "operands": "Vd.8H,Vn.8H,#n"}, {"name": "vcvt_n_s16_f16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["float16x4_t a", "const int n"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZS"], "operands": "Vd.4H,Vn.4H,#n"}, {"name": "vcvtq_n_s16_f16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["float16x8_t a", "const int n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZS"], "operands": "Vd.8H,Vn.8H,#n"}, {"name": "vcvt_n_u16_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["float16x4_t a", "const int n"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZU"], "operands": "Vd.4H,Vn.4H,#n"}, {"name": "vcvtq_n_u16_f16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["float16x8_t a", "const int n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "n": {"minimum": "1", "maximum": "16"}}, "Operation": "NeonOperationId_00048", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["FCVTZU"], "operands": "Vd.8H,Vn.8H,#n"}, {"name": "vdiv_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00013", "instruction_group": "Vector arithmetic|Division", "base_instruction": ["FDIV"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vdivq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00013", "instruction_group": "Vector arithmetic|Division", "base_instruction": ["FDIV"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vmax_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00036", "instruction_group": "Vector arithmetic|Maximum", "base_instruction": ["FMAX"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vmaxq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00036", "instruction_group": "Vector arithmetic|Maximum", "base_instruction": ["FMAX"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vmaxnm_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00037", "instruction_group": "Vector arithmetic|Maximum", "base_instruction": ["FMAXNM"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vmaxnmq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00037", "instruction_group": "Vector arithmetic|Maximum", "base_instruction": ["FMAXNM"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vmin_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00036", "instruction_group": "Vector arithmetic|Minimum", "base_instruction": ["FMIN"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vminq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00036", "instruction_group": "Vector arithmetic|Minimum", "base_instruction": ["FMIN"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vminnm_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00037", "instruction_group": "Vector arithmetic|Minimum", "base_instruction": ["FMINNM"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vminnmq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00037", "instruction_group": "Vector arithmetic|Minimum", "base_instruction": ["FMINNM"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vmul_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00011", "instruction_group": "Vector arithmetic|Multiply|Multiplication", "base_instruction": ["FMUL"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vmulq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00011", "instruction_group": "Vector arithmetic|Multiply|Multiplication", "base_instruction": ["FMUL"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vmulx_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00012", "instruction_group": "Vector arithmetic|Multiply|Multiply extended", "base_instruction": ["FMULX"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vmulxq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00012", "instruction_group": "Vector arithmetic|Multiply|Multiply extended", "base_instruction": ["FMULX"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vpadd_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00002", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition", "base_instruction": ["FADDP"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vpaddq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00002", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise addition", "base_instruction": ["FADDP"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vpmax_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00036", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise maximum", "base_instruction": ["FMAXP"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vpmaxq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00036", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise maximum", "base_instruction": ["FMAXP"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vpmaxnm_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00037", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise maximum", "base_instruction": ["FMAXNMP"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vpmaxnmq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00037", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise maximum", "base_instruction": ["FMAXNMP"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vpmin_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00036", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise minimum", "base_instruction": ["FMINP"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vpminq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00036", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise minimum", "base_instruction": ["FMINP"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vpminnm_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00037", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise minimum", "base_instruction": ["FMINNMP"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vpminnmq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00037", "instruction_group": "Vector arithmetic|Pairwise arithmetic|Pairwise minimum", "base_instruction": ["FMINNMP"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vrecps_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00065", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal step", "base_instruction": ["FRECPS"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vrecpsq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00065", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal step", "base_instruction": ["FRECPS"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vrsqrts_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00069", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal square-root estimate", "base_instruction": ["FRSQRTS"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vrsqrtsq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00069", "instruction_group": "Vector arithmetic|Reciprocal|Reciprocal square-root estimate", "base_instruction": ["FRSQRTS"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vsub_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00024", "instruction_group": "Vector arithmetic|Subtract|Subtraction", "base_instruction": ["FSUB"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vsubq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00024", "instruction_group": "Vector arithmetic|Subtract|Subtraction", "base_instruction": ["FSUB"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vfma_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b", "float16x4_t c"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "c": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLA"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vfmaq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b", "float16x8_t c"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}, "c": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLA"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vfms_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b", "float16x4_t c"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "c": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLS"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vfmsq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b", "float16x8_t c"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}, "c": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLS"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vfma_lane_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b", "float16x4_t v", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLA"], "operands": "Vd.4H,Vn.4H,Vm.H[lane]"}, {"name": "vfmaq_lane_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b", "float16x4_t v", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLA"], "operands": "Vd.8H,Vn.8H,Vm.H[lane]"}, {"name": "vfma_laneq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b", "float16x8_t v", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLA"], "operands": "Vd.4H,Vn.4H,Vm.H[lane]"}, {"name": "vfmaq_laneq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b", "float16x8_t v", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLA"], "operands": "Vd.8H,Vn.8H,Vm.H[lane]"}, {"name": "vfma_n_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b", "float16_t n"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H "}, "b": {"register": "Vn.4H"}, "n": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLA"], "operands": "Vd.4H,Vn.4H,Vm.H[0]"}, {"name": "vfmaq_n_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b", "float16_t n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H "}, "b": {"register": "Vn.8H"}, "n": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLA"], "operands": "Vd.8H,Vn.8H,Vm.H[0]"}, {"name": "vfmah_lane_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16_t a", "float16_t b", "float16x4_t v", "const int lane"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hd"}, "b": {"register": "Hn"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLA"], "operands": "Hd,Hn,Vm.H[lane]"}, {"name": "vfmah_laneq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16_t a", "float16_t b", "float16x8_t v", "const int lane"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hd"}, "b": {"register": "Hn"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLA"], "operands": "Hd,Hn,Vm.H[lane]"}, {"name": "vfms_lane_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b", "float16x4_t v", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLS"], "operands": "Vd.4H,Vn.4H,Vm.H[lane]"}, {"name": "vfmsq_lane_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b", "float16x4_t v", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLS"], "operands": "Vd.8H,Vn.8H,Vm.H[lane]"}, {"name": "vfms_laneq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b", "float16x8_t v", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "b": {"register": "Vn.4H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLS"], "operands": "Vd.4H,Vn.4H,Vm.H[lane]"}, {"name": "vfmsq_laneq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b", "float16x8_t v", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "b": {"register": "Vn.8H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLS"], "operands": "Vd.8H,Vn.8H,Vm.H[lane]"}, {"name": "vfms_n_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b", "float16_t n"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H "}, "b": {"register": "Vn.4H"}, "n": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLS"], "operands": "Vd.4H,Vn.4H,Vm.H[0]"}, {"name": "vfmsq_n_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b", "float16_t n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H "}, "b": {"register": "Vn.8H"}, "n": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLS"], "operands": "Vd.8H,Vn.8H,Vm.H[0]"}, {"name": "vfmsh_lane_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16_t a", "float16_t b", "float16x4_t v", "const int lane"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hd"}, "b": {"register": "Hn"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLS"], "operands": "Hd,Hn,Vm.H[lane]"}, {"name": "vfmsh_laneq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16_t a", "float16_t b", "float16x8_t v", "const int lane"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hd"}, "b": {"register": "Hn"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00017", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLS"], "operands": "Hd,Hn,Vm.H[lane]"}, {"name": "vmul_lane_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t v", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00011", "instruction_group": "Vector arithmetic|Multiply|Multiplication", "base_instruction": ["FMUL"], "operands": "Vd.4H,Vn.4H,Vm.H[lane]"}, {"name": "vmulq_lane_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16x4_t v", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00011", "instruction_group": "Vector arithmetic|Multiply|Multiplication", "base_instruction": ["FMUL"], "operands": "Vd.8H,Vn.8H,Vm.H[lane]"}, {"name": "vmul_laneq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16x8_t v", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00011", "instruction_group": "Vector arithmetic|Multiply|Multiplication", "base_instruction": ["FMUL"], "operands": "Vd.4H,Vn.4H,Vm.H[lane]"}, {"name": "vmulq_laneq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t v", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00011", "instruction_group": "Vector arithmetic|Multiply|Multiplication", "base_instruction": ["FMUL"], "operands": "Vd.8H,Vn.8H,Vm.H[lane]"}, {"name": "vmul_n_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16_t n"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "n": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00011", "instruction_group": "Vector arithmetic|Multiply|Multiplication", "base_instruction": ["FMUL"], "operands": "Vd.4H,Vn.4H,Vm.H[0]"}, {"name": "vmulq_n_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16_t n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "n": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00011", "instruction_group": "Vector arithmetic|Multiply|Multiplication", "base_instruction": ["FMUL"], "operands": "Vd.8H,Vn.8H,Vm.H[0]"}, {"name": "vmulh_lane_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16_t a", "float16x4_t v", "const int lane"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00011", "instruction_group": "Vector arithmetic|Multiply|Multiplication", "base_instruction": ["FMUL"], "operands": "Hd,Hn,Vm.H[lane]"}, {"name": "vmulh_laneq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16_t a", "float16x8_t v", "const int lane"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00011", "instruction_group": "Vector arithmetic|Multiply|Multiplication", "base_instruction": ["FMUL"], "operands": "Hd,Hn,Vm.H[lane]"}, {"name": "vmulx_lane_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t v", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00012", "instruction_group": "Vector arithmetic|Multiply|Multiply extended", "base_instruction": ["FMULX"], "operands": "Vd.4H,Vn.4H,Vm.H[lane]"}, {"name": "vmulxq_lane_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16x4_t v", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00012", "instruction_group": "Vector arithmetic|Multiply|Multiply extended", "base_instruction": ["FMULX"], "operands": "Vd.8H,Vn.8H,Vm.H[lane]"}, {"name": "vmulx_laneq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16x8_t v", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00012", "instruction_group": "Vector arithmetic|Multiply|Multiply extended", "base_instruction": ["FMULX"], "operands": "Vd.4H,Vn.4H,Vm.H[lane]"}, {"name": "vmulxq_laneq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t v", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00012", "instruction_group": "Vector arithmetic|Multiply|Multiply extended", "base_instruction": ["FMULX"], "operands": "Vd.8H,Vn.8H,Vm.H[lane]"}, {"name": "vmulx_n_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16_t n"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "n": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00012", "instruction_group": "Vector arithmetic|Multiply|Multiply extended", "base_instruction": ["FMULX"], "operands": "Vd.4H,Vn.4H,Vm.H[0]"}, {"name": "vmulxq_n_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16_t n"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "n": {"register": "Vm.H[0]"}}, "Operation": "NeonOperationId_00012", "instruction_group": "Vector arithmetic|Multiply|Multiply extended", "base_instruction": ["FMULX"], "operands": "Vd.8H,Vn.8H,Vm.H[0]"}, {"name": "vmulxh_lane_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16_t a", "float16x4_t v", "const int lane"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "v": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00012", "instruction_group": "Vector arithmetic|Multiply|Multiply extended", "base_instruction": ["FMULX"], "operands": "Hd,Hn,Vm.H[lane]"}, {"name": "vmulxh_laneq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16_t a", "float16x8_t v", "const int lane"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}, "v": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00012", "instruction_group": "Vector arithmetic|Multiply|Multiply extended", "base_instruction": ["FMULX"], "operands": "Hd,Hn,Vm.H[lane]"}, {"name": "vmaxv_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16x4_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00036", "instruction_group": "Vector arithmetic|Maximum", "base_instruction": ["FMAXP"], "operands": "Hd,Vn.4H"}, {"name": "vmaxvq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16x8_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00036", "instruction_group": "Vector arithmetic|Maximum", "base_instruction": ["FMAXP"], "operands": "Hd,Vn.8H"}, {"name": "vminv_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16x4_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00036", "instruction_group": "Vector arithmetic|Minimum", "base_instruction": ["FMINP"], "operands": "Hd,Vn.4H"}, {"name": "vminvq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16x8_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00036", "instruction_group": "Vector arithmetic|Minimum", "base_instruction": ["FMINP"], "operands": "Hd,Vn.8H"}, {"name": "vmaxnmv_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16x4_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00037", "instruction_group": "Vector arithmetic|Maximum", "base_instruction": ["FMAXNMP"], "operands": "Hd,Vn.4H"}, {"name": "vmaxnmvq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16x8_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00037", "instruction_group": "Vector arithmetic|Maximum", "base_instruction": ["FMAXNMP"], "operands": "Hd,Vn.8H"}, {"name": "vminnmv_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16x4_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00037", "instruction_group": "Vector arithmetic|Minimum", "base_instruction": ["FMINNMP"], "operands": "Hd,Vn.4H"}, {"name": "vminnmvq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16x8_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00037", "instruction_group": "Vector arithmetic|Minimum", "base_instruction": ["FMINNMP"], "operands": "Hd,Vn.8H"}, {"name": "vbsl_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["uint16x4_t a", "float16x4_t b", "float16x4_t c"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}, "b": {"register": "Vn.8B"}, "c": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Bit manipulation|Bitwise select", "base_instruction": ["BSL"], "operands": "Vd.8B,Vn.8B,Vm.8B"}, {"name": "vbslq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["uint16x8_t a", "float16x8_t b", "float16x8_t c"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}, "b": {"register": "Vn.16B"}, "c": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00072", "instruction_group": "Bit manipulation|Bitwise select", "base_instruction": ["BSL"], "operands": "Vd.16B,Vn.16B,Vm.16B"}, {"name": "vzip_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4x2_t"}, "arguments": ["float16x4_t a", "float16x4_t b"], "results": [{"Vd1.4H": "result.val[0]"}, {"Vd2.4H": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1", "ZIP2"], "operands": "Vd1.4H,Vn.4H,Vm.4H"}, {"name": "vzipq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8x2_t"}, "arguments": ["float16x8_t a", "float16x8_t b"], "results": [{"Vd1.8H": "result.val[0]"}, {"Vd2.8H": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1", "ZIP2"], "operands": "Vd1.8H,Vn.8H,Vm.8H"}, {"name": "vuzp_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4x2_t"}, "arguments": ["float16x4_t a", "float16x4_t b"], "results": [{"Vd1.4H": "result.val[0]"}, {"Vd2.4H": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1", "UZP2"], "operands": "Vd1.4H,Vn.4H,Vm.4H"}, {"name": "vuzpq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8x2_t"}, "arguments": ["float16x8_t a", "float16x8_t b"], "results": [{"Vd1.8H": "result.val[0]"}, {"Vd2.8H": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1", "UZP2"], "operands": "Vd1.8H,Vn.8H,Vm.8H"}, {"name": "vtrn_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4x2_t"}, "arguments": ["float16x4_t a", "float16x4_t b"], "results": [{"Vd1.4H": "result.val[0]"}, {"Vd2.4H": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1", "TRN2"], "operands": "Vd1.4H,Vn.4H,Vm.4H"}, {"name": "vtrnq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8x2_t"}, "arguments": ["float16x8_t a", "float16x8_t b"], "results": [{"Vd1.8H": "result.val[0]"}, {"Vd2.8H": "result.val[1]"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1", "TRN2"], "operands": "Vd1.8H,Vn.8H,Vm.8H"}, {"name": "vmov_n_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16_t value"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Move|Vector move", "base_instruction": ["DUP"], "operands": "Vd.4H,rn"}, {"name": "vmovq_n_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16_t value"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Move|Vector move", "base_instruction": ["DUP"], "operands": "Vd.8H,rn"}, {"name": "vdup_n_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16_t value"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.4H,rn"}, {"name": "vdupq_n_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16_t value"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.8H,rn"}, {"name": "vdup_lane_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t vec", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.4H,Vn.H[lane]"}, {"name": "vdupq_lane_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x4_t vec", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.8H,Vn.H[lane]"}, {"name": "vext_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b", "const int n"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}, "n": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00086", "instruction_group": "Vector manipulation|Extract vector from a pair of vectors", "base_instruction": ["EXT"], "operands": "Vd.8B,Vn.8B,Vm.8B,#(n<<1)"}, {"name": "vextq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b", "const int n"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}, "n": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00086", "instruction_group": "Vector manipulation|Extract vector from a pair of vectors", "base_instruction": ["EXT"], "operands": "Vd.16B,Vn.16B,Vm.16B,#(n<<1)"}, {"name": "vrev64_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t vec"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.4H"}}, "Operation": "NeonOperationId_00087", "instruction_group": "Vector manipulation|Reverse elements", "base_instruction": ["REV64"], "operands": "Vd.4H,Vn.4H"}, {"name": "vrev64q_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t vec"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00087", "instruction_group": "Vector manipulation|Reverse elements", "base_instruction": ["REV64"], "operands": "Vd.8H,Vn.8H"}, {"name": "vzip1_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vzip1q_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP1"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vzip2_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP2"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vzip2q_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00088", "instruction_group": "Vector manipulation|Zip elements", "base_instruction": ["ZIP2"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vuzp1_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vuzp1q_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP1"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vuzp2_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP2"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vuzp2q_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00089", "instruction_group": "Vector manipulation|Unzip elements", "base_instruction": ["UZP2"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vtrn1_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vtrn1q_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN1"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vtrn2_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN2"], "operands": "Vd.4H,Vn.4H,Vm.4H"}, {"name": "vtrn2q_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00090", "instruction_group": "Vector manipulation|Transpose elements", "base_instruction": ["TRN2"], "operands": "Vd.8H,Vn.8H,Vm.8H"}, {"name": "vdup_laneq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x8_t vec", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.4H,Vn.H[lane]"}, {"name": "vdupq_laneq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t vec", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.8H,Vn.H[lane]"}, {"name": "vduph_lane_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16x4_t vec", "const int lane"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Hd,Vn.H[lane]"}, {"name": "vduph_laneq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16_t"}, "arguments": ["float16x8_t vec", "const int lane"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Hd,Vn.H[lane]"}, {"name": "vdot_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t r", "uint8x8_t a", "uint8x8_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00109", "instruction_group": "Vector arithmetic|Dot product", "base_instruction": ["UDOT"], "operands": "Vd.2S,Vn.8B,Vm.8B"}, {"name": "vdot_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t r", "int8x8_t a", "int8x8_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00109", "instruction_group": "Vector arithmetic|Dot product", "base_instruction": ["SDOT"], "operands": "Vd.2S,Vn.8B,Vm.8B"}, {"name": "vdotq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t r", "uint8x16_t a", "uint8x16_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00109", "instruction_group": "Vector arithmetic|Dot product", "base_instruction": ["UDOT"], "operands": "Vd.4S,Vn.16B,Vm.16B"}, {"name": "vdotq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t r", "int8x16_t a", "int8x16_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00109", "instruction_group": "Vector arithmetic|Dot product", "base_instruction": ["SDOT"], "operands": "Vd.4S,Vn.16B,Vm.16B"}, {"name": "vdot_lane_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t r", "uint8x8_t a", "uint8x8_t b", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {"register": "Vn.8B"}, "b": {"register": "Vm.4B"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00109", "instruction_group": "Vector arithmetic|Dot product", "base_instruction": ["UDOT"], "operands": "Vd.2S,Vn.8B,Vm.4B[lane]"}, {"name": "vdot_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t r", "int8x8_t a", "int8x8_t b", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {"register": "Vn.8B"}, "b": {"register": "Vm.4B"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00109", "instruction_group": "Vector arithmetic|Dot product", "base_instruction": ["SDOT"], "operands": "Vd.2S,Vn.8B,Vm.4B[lane]"}, {"name": "vdotq_laneq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t r", "uint8x16_t a", "uint8x16_t b", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {"register": "Vn.16B"}, "b": {"register": "Vm.4B"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00109", "instruction_group": "Vector arithmetic|Dot product", "base_instruction": ["UDOT"], "operands": "Vd.4S,Vn.16B,Vm.4B[lane]"}, {"name": "vdotq_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t r", "int8x16_t a", "int8x16_t b", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {"register": "Vn.16B"}, "b": {"register": "Vm.4B"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00109", "instruction_group": "Vector arithmetic|Dot product", "base_instruction": ["SDOT"], "operands": "Vd.4S,Vn.16B,Vm.4B[lane]"}, {"name": "vdot_laneq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["uint32x2_t r", "uint8x8_t a", "uint8x16_t b", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {"register": "Vn.8B"}, "b": {"register": "Vm.4B"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00109", "instruction_group": "Vector arithmetic|Dot product", "base_instruction": ["UDOT"], "operands": "Vd.2S,Vn.8B,Vm.4B[lane]"}, {"name": "vdot_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t r", "int8x8_t a", "int8x16_t b", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {"register": "Vn.8B"}, "b": {"register": "Vm.4B"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00109", "instruction_group": "Vector arithmetic|Dot product", "base_instruction": ["SDOT"], "operands": "Vd.2S,Vn.8B,Vm.4B[lane]"}, {"name": "vdotq_lane_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t r", "uint8x16_t a", "uint8x8_t b", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {"register": "Vn.16B"}, "b": {"register": "Vm.4B"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00109", "instruction_group": "Vector arithmetic|Dot product", "base_instruction": ["UDOT"], "operands": "Vd.4S,Vn.16B,Vm.4B[lane]"}, {"name": "vdotq_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t r", "int8x16_t a", "int8x8_t b", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {"register": "Vn.16B"}, "b": {"register": "Vm.4B"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00109", "instruction_group": "Vector arithmetic|Dot product", "base_instruction": ["SDOT"], "operands": "Vd.4S,Vn.16B,Vm.4B[lane]"}, {"name": "vsha512hq_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t hash_ed", "uint64x2_t hash_gf", "uint64x2_t kwh_kwh2"], "results": [{"Qd": "result"}], "Arguments_Preparation": {"hash_ed": {"register": "Qd"}, "hash_gf": {"register": "Qn"}, "kwh_kwh2": {}}, "Operation": "NeonOperationId_00110", "instruction_group": "Cryptography|SHA512", "base_instruction": ["SHA512H"], "operands": "Qd,Qn,Vm.2D"}, {"name": "vsha512h2q_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t sum_ab", "uint64x2_t hash_c_", "uint64x2_t hash_ab"], "results": [{"Qd": "result"}], "Arguments_Preparation": {"sum_ab": {"register": "Qd"}, "hash_c_": {"register": "Qn"}, "hash_ab": {}}, "Operation": "NeonOperationId_00111", "instruction_group": "Cryptography|SHA512", "base_instruction": ["SHA512H2"], "operands": "Qd,Qn,Vm.2D"}, {"name": "vsha512su0q_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t w0_1", "uint64x2_t w2_"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"w0_1": {"register": "Vd.2D"}, "w2_": {"register": "Vn.2D"}}, "Operation": "NeonOperationId_00112", "instruction_group": "Cryptography|SHA512", "base_instruction": ["SHA512SU0"], "operands": "Vd.2D,Vn.2D"}, {"name": "vsha512su1q_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t s01_s02", "uint64x2_t w14_15", "uint64x2_t w9_10"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"s01_s02": {"register": "Vd.2D"}, "w14_15": {"register": "Vn.2D"}, "w9_10": {}}, "Operation": "NeonOperationId_00113", "instruction_group": "Cryptography|SHA512", "base_instruction": ["SHA512SU1"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "veor3q_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b", "uint8x16_t c"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {}, "c": {}}, "Operation": "NeonOperationId_00114", "instruction_group": "Logical|Exclusive OR", "base_instruction": ["EOR3"], "operands": "Vd.16B,Vn.16B,Vm.16B,Va.16B"}, {"name": "veor3q_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b", "uint16x8_t c"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {}, "c": {}}, "Operation": "NeonOperationId_00114", "instruction_group": "Logical|Exclusive OR", "base_instruction": ["EOR3"], "operands": "Vd.16B,Vn.16B,Vm.16B,Va.16B"}, {"name": "veor3q_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b", "uint32x4_t c"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {}, "c": {}}, "Operation": "NeonOperationId_00114", "instruction_group": "Logical|Exclusive OR", "base_instruction": ["EOR3"], "operands": "Vd.16B,Vn.16B,Vm.16B,Va.16B"}, {"name": "veor3q_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint64x2_t b", "uint64x2_t c"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {}, "c": {}}, "Operation": "NeonOperationId_00114", "instruction_group": "Logical|Exclusive OR", "base_instruction": ["EOR3"], "operands": "Vd.16B,Vn.16B,Vm.16B,Va.16B"}, {"name": "veor3q_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b", "int8x16_t c"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {}, "c": {}}, "Operation": "NeonOperationId_00114", "instruction_group": "Logical|Exclusive OR", "base_instruction": ["EOR3"], "operands": "Vd.16B,Vn.16B,Vm.16B,Va.16B"}, {"name": "veor3q_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b", "int16x8_t c"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {}, "c": {}}, "Operation": "NeonOperationId_00114", "instruction_group": "Logical|Exclusive OR", "base_instruction": ["EOR3"], "operands": "Vd.16B,Vn.16B,Vm.16B,Va.16B"}, {"name": "veor3q_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b", "int32x4_t c"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {}, "c": {}}, "Operation": "NeonOperationId_00114", "instruction_group": "Logical|Exclusive OR", "base_instruction": ["EOR3"], "operands": "Vd.16B,Vn.16B,Vm.16B,Va.16B"}, {"name": "veor3q_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int64x2_t b", "int64x2_t c"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {}, "c": {}}, "Operation": "NeonOperationId_00114", "instruction_group": "Logical|Exclusive OR", "base_instruction": ["EOR3"], "operands": "Vd.16B,Vn.16B,Vm.16B,Va.16B"}, {"name": "vrax1q_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {}}, "Operation": "NeonOperationId_00115", "instruction_group": "Logical|Rotate and exclusive OR", "base_instruction": ["RAX1"], "operands": "Vd.2D,Vn.2D,Vm.2D"}, {"name": "vxarq_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint64x2_t b", "const int imm6"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D"}, "b": {}, "imm6": {"minimum": "0", "maximum": "63"}}, "Operation": "NeonOperationId_00116", "instruction_group": "Logical|Exclusive OR and rotate", "base_instruction": ["XAR"], "operands": "Vd.2D,Vn.2D,Vm.2D,imm6"}, {"name": "vbcaxq_u8", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["uint8x16_t a", "uint8x16_t b", "uint8x16_t c"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {}, "c": {}}, "Operation": "NeonOperationId_00117", "instruction_group": "Logical|Bit clear and exclusive OR", "base_instruction": ["BCAX"], "operands": "Vd.16B,Vn.16B,Vm.16B,Va.16B"}, {"name": "vbcaxq_u16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["uint16x8_t a", "uint16x8_t b", "uint16x8_t c"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {}, "c": {}}, "Operation": "NeonOperationId_00117", "instruction_group": "Logical|Bit clear and exclusive OR", "base_instruction": ["BCAX"], "operands": "Vd.16B,Vn.16B,Vm.16B,Va.16B"}, {"name": "vbcaxq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b", "uint32x4_t c"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {}, "c": {}}, "Operation": "NeonOperationId_00117", "instruction_group": "Logical|Bit clear and exclusive OR", "base_instruction": ["BCAX"], "operands": "Vd.16B,Vn.16B,Vm.16B,Va.16B"}, {"name": "vbcaxq_u64", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["uint64x2_t a", "uint64x2_t b", "uint64x2_t c"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {}, "c": {}}, "Operation": "NeonOperationId_00117", "instruction_group": "Logical|Bit clear and exclusive OR", "base_instruction": ["BCAX"], "operands": "Vd.16B,Vn.16B,Vm.16B,Va.16B"}, {"name": "vbcaxq_s8", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["int8x16_t a", "int8x16_t b", "int8x16_t c"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {}, "c": {}}, "Operation": "NeonOperationId_00117", "instruction_group": "Logical|Bit clear and exclusive OR", "base_instruction": ["BCAX"], "operands": "Vd.16B,Vn.16B,Vm.16B,Va.16B"}, {"name": "vbcaxq_s16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["int16x8_t a", "int16x8_t b", "int16x8_t c"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {}, "c": {}}, "Operation": "NeonOperationId_00117", "instruction_group": "Logical|Bit clear and exclusive OR", "base_instruction": ["BCAX"], "operands": "Vd.16B,Vn.16B,Vm.16B,Va.16B"}, {"name": "vbcaxq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t a", "int32x4_t b", "int32x4_t c"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {}, "c": {}}, "Operation": "NeonOperationId_00117", "instruction_group": "Logical|Bit clear and exclusive OR", "base_instruction": ["BCAX"], "operands": "Vd.16B,Vn.16B,Vm.16B,Va.16B"}, {"name": "vbcaxq_s64", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["int64x2_t a", "int64x2_t b", "int64x2_t c"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.16B"}, "b": {}, "c": {}}, "Operation": "NeonOperationId_00117", "instruction_group": "Logical|Bit clear and exclusive OR", "base_instruction": ["BCAX"], "operands": "Vd.16B,Vn.16B,Vm.16B,Va.16B"}, {"name": "vsm3ss1q_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b", "uint32x4_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {}, "c": {}}, "Operation": "NeonOperationId_00118", "instruction_group": "Cryptography|SM3", "base_instruction": ["SM3SS1"], "operands": "Vd.4S,Vn.4S,Vm.4S,Va.4S"}, {"name": "vsm3tt1aq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b", "uint32x4_t c", "const int imm2"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {}, "c": {}, "imm2": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00119", "instruction_group": "Cryptography|SM3", "base_instruction": ["SM3TT1A"], "operands": "Vd.4S,Vn.4S,Vm.4S[imm2]"}, {"name": "vsm3tt1bq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b", "uint32x4_t c", "const int imm2"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {}, "c": {}, "imm2": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00120", "instruction_group": "Cryptography|SM3", "base_instruction": ["SM3TT1B"], "operands": "Vd.4S,Vn.4S,Vm.4S[imm2]"}, {"name": "vsm3tt2aq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b", "uint32x4_t c", "const int imm2"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {}, "c": {}, "imm2": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00121", "instruction_group": "Cryptography|SM3", "base_instruction": ["SM3TT2A"], "operands": "Vd.4S,Vn.4S,Vm.4S[imm2]"}, {"name": "vsm3tt2bq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b", "uint32x4_t c", "const int imm2"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {}, "c": {}, "imm2": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00122", "instruction_group": "Cryptography|SM3", "base_instruction": ["SM3TT2B"], "operands": "Vd.4S,Vn.4S,Vm.4S[imm2]"}, {"name": "vsm3partw1q_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b", "uint32x4_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {}, "c": {}}, "Operation": "NeonOperationId_00123", "instruction_group": "Cryptography|SM3", "base_instruction": ["SM3PARTW1"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vsm3partw2q_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b", "uint32x4_t c"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {}, "c": {}}, "Operation": "NeonOperationId_00124", "instruction_group": "Cryptography|SM3", "base_instruction": ["SM3PARTW2"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vsm4eq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}, "b": {}}, "Operation": "NeonOperationId_00125", "instruction_group": "Cryptography|SM4", "base_instruction": ["SM4E"], "operands": "Vd.4S,Vn.4S"}, {"name": "vsm4ekeyq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t a", "uint32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}, "b": {}}, "Operation": "NeonOperationId_00126", "instruction_group": "Cryptography|SM4", "base_instruction": ["SM4EKEY"], "operands": "Vd.4S,Vn.4S,Vm.4S"}, {"name": "vfmlal_low_f16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t r", "float16x4_t a", "float16x4_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {}, "b": {}}, "Operation": "NeonOperationId_00127", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLAL"], "operands": "Vd.2S,Vn.2H,Vm.2H"}, {"name": "vfmlsl_low_f16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t r", "float16x4_t a", "float16x4_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {}, "b": {}}, "Operation": "NeonOperationId_00127", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLSL"], "operands": "Vd.2S,Vn.2H,Vm.2H"}, {"name": "vfmlalq_low_f16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t r", "float16x8_t a", "float16x8_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {}, "b": {}}, "Operation": "NeonOperationId_00127", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLAL"], "operands": "Vd.4S,Vn.4H,Vm.4H"}, {"name": "vfmlslq_low_f16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t r", "float16x8_t a", "float16x8_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {}, "b": {}}, "Operation": "NeonOperationId_00127", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLSL"], "operands": "Vd.4S,Vn.4H,Vm.4H"}, {"name": "vfmlal_high_f16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t r", "float16x4_t a", "float16x4_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {}, "b": {}}, "Operation": "NeonOperationId_00127", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLAL2"], "operands": "Vd.2S,Vn.2H,Vm.2H"}, {"name": "vfmlsl_high_f16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t r", "float16x4_t a", "float16x4_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {}, "b": {}}, "Operation": "NeonOperationId_00127", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLSL2"], "operands": "Vd.2S,Vn.2H,Vm.2H"}, {"name": "vfmlalq_high_f16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t r", "float16x8_t a", "float16x8_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {}, "b": {}}, "Operation": "NeonOperationId_00127", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLAL2"], "operands": "Vd.4S,Vn.4H,Vm.4H"}, {"name": "vfmlslq_high_f16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t r", "float16x8_t a", "float16x8_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {}, "b": {}}, "Operation": "NeonOperationId_00127", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLSL2"], "operands": "Vd.4S,Vn.4H,Vm.4H"}, {"name": "vfmlal_lane_low_f16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t r", "float16x4_t a", "float16x4_t b", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00127", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLAL"], "operands": "Vd.2S,Vn.2H,Vm.H[lane]"}, {"name": "vfmlal_laneq_low_f16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t r", "float16x4_t a", "float16x8_t b", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00127", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLAL"], "operands": "Vd.2S,Vn.2H,Vm.H[lane]"}, {"name": "vfmlalq_lane_low_f16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t r", "float16x8_t a", "float16x4_t b", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00127", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLAL"], "operands": "Vd.4S,Vn.4H,Vm.H[lane]"}, {"name": "vfmlalq_laneq_low_f16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t r", "float16x8_t a", "float16x8_t b", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00127", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLAL"], "operands": "Vd.4S,Vn.4H,Vm.H[lane]"}, {"name": "vfmlsl_lane_low_f16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t r", "float16x4_t a", "float16x4_t b", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00127", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLSL"], "operands": "Vd.2S,Vn.2H,Vm.H[lane]"}, {"name": "vfmlsl_laneq_low_f16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t r", "float16x4_t a", "float16x8_t b", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00127", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLSL"], "operands": "Vd.2S,Vn.2H,Vm.H[lane]"}, {"name": "vfmlslq_lane_low_f16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t r", "float16x8_t a", "float16x4_t b", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00127", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLSL"], "operands": "Vd.4S,Vn.4H,Vm.H[lane]"}, {"name": "vfmlslq_laneq_low_f16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t r", "float16x8_t a", "float16x8_t b", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00127", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLSL"], "operands": "Vd.4S,Vn.4H,Vm.H[lane]"}, {"name": "vfmlal_lane_high_f16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t r", "float16x4_t a", "float16x4_t b", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00127", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLAL2"], "operands": "Vd.2S,Vn.2H,Vm.H[lane]"}, {"name": "vfmlsl_lane_high_f16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t r", "float16x4_t a", "float16x4_t b", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00127", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLSL2"], "operands": "Vd.2S,Vn.2H,Vm.H[lane]"}, {"name": "vfmlalq_lane_high_f16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t r", "float16x8_t a", "float16x4_t b", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00127", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLAL2"], "operands": "Vd.4S,Vn.4H,Vm.H[lane]"}, {"name": "vfmlslq_lane_high_f16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t r", "float16x8_t a", "float16x4_t b", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00127", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLSL2"], "operands": "Vd.4S,Vn.4H,Vm.H[lane]"}, {"name": "vfmlal_laneq_high_f16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t r", "float16x4_t a", "float16x8_t b", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00127", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLAL2"], "operands": "Vd.2S,Vn.2H,Vm.H[lane]"}, {"name": "vfmlsl_laneq_high_f16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t r", "float16x4_t a", "float16x8_t b", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00127", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLSL2"], "operands": "Vd.2S,Vn.2H,Vm.H[lane]"}, {"name": "vfmlalq_laneq_high_f16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t r", "float16x8_t a", "float16x8_t b", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00127", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLAL2"], "operands": "Vd.4S,Vn.4H,Vm.H[lane]"}, {"name": "vfmlslq_laneq_high_f16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t r", "float16x8_t a", "float16x8_t b", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00127", "instruction_group": "Vector arithmetic|Multiply|Fused multiply-accumulate", "base_instruction": ["FMLSL2"], "operands": "Vd.4S,Vn.4H,Vm.H[lane]"}, {"name": "vcadd_rot90_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H "}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00128", "instruction_group": "Complex arithmetic|Complex addition", "base_instruction": ["FCADD"], "operands": "Vd.4H,Vn.4H,Vm.4H,#90"}, {"name": "vcadd_rot90_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S "}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00128", "instruction_group": "Complex arithmetic|Complex addition", "base_instruction": ["FCADD"], "operands": "Vd.2S,Vn.2S,Vm.2S,#90"}, {"name": "vcaddq_rot90_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H "}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00128", "instruction_group": "Complex arithmetic|Complex addition", "base_instruction": ["FCADD"], "operands": "Vd.8H,Vn.8H,Vm.8H,#90"}, {"name": "vcaddq_rot90_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S "}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00128", "instruction_group": "Complex arithmetic|Complex addition", "base_instruction": ["FCADD"], "operands": "Vd.4S,Vn.4S,Vm.4S,#90"}, {"name": "vcaddq_rot90_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D "}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00128", "instruction_group": "Complex arithmetic|Complex addition", "base_instruction": ["FCADD"], "operands": "Vd.2D,Vn.2D,Vm.2D,#90"}, {"name": "vcadd_rot270_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t a", "float16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4H "}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00128", "instruction_group": "Complex arithmetic|Complex addition", "base_instruction": ["FCADD"], "operands": "Vd.4H,Vn.4H,Vm.4H,#270"}, {"name": "vcadd_rot270_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a", "float32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2S "}, "b": {"register": "Vm.2S"}}, "Operation": "NeonOperationId_00128", "instruction_group": "Complex arithmetic|Complex addition", "base_instruction": ["FCADD"], "operands": "Vd.2S,Vn.2S,Vm.2S,#270"}, {"name": "vcaddq_rot270_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t a", "float16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H "}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00128", "instruction_group": "Complex arithmetic|Complex addition", "base_instruction": ["FCADD"], "operands": "Vd.8H,Vn.8H,Vm.8H,#270"}, {"name": "vcaddq_rot270_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a", "float32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S "}, "b": {"register": "Vm.4S"}}, "Operation": "NeonOperationId_00128", "instruction_group": "Complex arithmetic|Complex addition", "base_instruction": ["FCADD"], "operands": "Vd.4S,Vn.4S,Vm.4S,#270"}, {"name": "vcaddq_rot270_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a", "float64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.2D "}, "b": {"register": "Vm.2D"}}, "Operation": "NeonOperationId_00128", "instruction_group": "Complex arithmetic|Complex addition", "base_instruction": ["FCADD"], "operands": "Vd.2D,Vn.2D,Vm.2D,#270"}, {"name": "vcmla_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t r", "float16x4_t a", "float16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4H"}, "a": {}, "b": {}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate", "base_instruction": ["FCMLA"], "operands": "Vd.4H,Vn.4H,Vm.4H,#0"}, {"name": "vcmla_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t r", "float32x2_t a", "float32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {}, "b": {}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate", "base_instruction": ["FCMLA"], "operands": "Vd.2S,Vn.2S,Vm.2S,#0"}, {"name": "vcmla_lane_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t r", "float16x4_t a", "float16x4_t b", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4H"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate by scalar", "base_instruction": ["FCMLA"], "operands": "Vd.4H,Vn.4H,Vm.H[lane],#0"}, {"name": "vcmla_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t r", "float32x2_t a", "float32x2_t b", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate by scalar", "base_instruction": ["FCMLA"], "operands": "Vd.2S,Vn.2S,Vm.2S,#0"}, {"name": "vcmla_laneq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t r", "float16x4_t a", "float16x8_t b", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4H"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate by scalar", "base_instruction": ["FCMLA"], "operands": "Vd.4H,Vn.4H,Vm.H[lane],#0"}, {"name": "vcmla_laneq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t r", "float32x2_t a", "float32x4_t b", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate by scalar", "base_instruction": ["DUP", "FCMLA"], "operands": "Dm,Vm.D[1]"}, {"name": "vcmlaq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t r", "float16x8_t a", "float16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.8H"}, "a": {}, "b": {}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate", "base_instruction": ["FCMLA"], "operands": "Vd.8H,Vn.8H,Vm.8H,#0"}, {"name": "vcmlaq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t r", "float32x4_t a", "float32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {}, "b": {}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate", "base_instruction": ["FCMLA"], "operands": "Vd.4S,Vn.4S,Vm.4S,#0"}, {"name": "vcmlaq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t r", "float64x2_t a", "float64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2D"}, "a": {}, "b": {}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate", "base_instruction": ["FCMLA"], "operands": "Vd.2D,Vn.2D,Vm.2D,#0"}, {"name": "vcmlaq_lane_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t r", "float16x8_t a", "float16x4_t b", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.8H"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate by scalar", "base_instruction": ["FCMLA"], "operands": "Vd.8H,Vn.8H,Vm.H[lane],#0"}, {"name": "vcmlaq_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t r", "float32x4_t a", "float32x2_t b", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate by scalar", "base_instruction": ["FCMLA"], "operands": "Vd.4S,Vn.4S,Vm.S[lane],#0"}, {"name": "vcmlaq_laneq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t r", "float16x8_t a", "float16x8_t b", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.8H"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate by scalar", "base_instruction": ["FCMLA"], "operands": "Vd.8H,Vn.8H,Vm.H[lane],#0"}, {"name": "vcmlaq_laneq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t r", "float32x4_t a", "float32x4_t b", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate by scalar", "base_instruction": ["FCMLA"], "operands": "Vd.4S,Vn.4S,Vm.S[lane],#0"}, {"name": "vcmla_rot90_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t r", "float16x4_t a", "float16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4H"}, "a": {}, "b": {}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate", "base_instruction": ["FCMLA"], "operands": "Vd.4H,Vn.4H,Vm.4H,#90"}, {"name": "vcmla_rot90_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t r", "float32x2_t a", "float32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {}, "b": {}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate", "base_instruction": ["FCMLA"], "operands": "Vd.2S,Vn.2S,Vm.2S,#90"}, {"name": "vcmla_rot90_lane_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t r", "float16x4_t a", "float16x4_t b", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4H"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate by scalar", "base_instruction": ["FCMLA"], "operands": "Vd.4H,Vn.4H,Vm.H[lane],#90"}, {"name": "vcmla_rot90_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t r", "float32x2_t a", "float32x2_t b", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate by scalar", "base_instruction": ["FCMLA"], "operands": "Vd.2S,Vn.2S,Vm.2S,#90"}, {"name": "vcmla_rot90_laneq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t r", "float16x4_t a", "float16x8_t b", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4H"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate by scalar", "base_instruction": ["FCMLA"], "operands": "Vd.4H,Vn.4H,Vm.H[lane],#90"}, {"name": "vcmla_rot90_laneq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t r", "float32x2_t a", "float32x4_t b", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate by scalar", "base_instruction": ["DUP", "FCMLA"], "operands": "Dm,Vm.D[1]"}, {"name": "vcmlaq_rot90_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t r", "float16x8_t a", "float16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.8H"}, "a": {}, "b": {}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate", "base_instruction": ["FCMLA"], "operands": "Vd.8H,Vn.8H,Vm.8H,#90"}, {"name": "vcmlaq_rot90_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t r", "float32x4_t a", "float32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {}, "b": {}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate", "base_instruction": ["FCMLA"], "operands": "Vd.4S,Vn.4S,Vm.4S,#90"}, {"name": "vcmlaq_rot90_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t r", "float64x2_t a", "float64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2D"}, "a": {}, "b": {}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate", "base_instruction": ["FCMLA"], "operands": "Vd.2D,Vn.2D,Vm.2D,#90"}, {"name": "vcmlaq_rot90_lane_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t r", "float16x8_t a", "float16x4_t b", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.8H"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate by scalar", "base_instruction": ["FCMLA"], "operands": "Vd.8H,Vn.8H,Vm.H[lane],#90"}, {"name": "vcmlaq_rot90_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t r", "float32x4_t a", "float32x2_t b", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate by scalar", "base_instruction": ["FCMLA"], "operands": "Vd.4S,Vn.4S,Vm.S[lane],#90"}, {"name": "vcmlaq_rot90_laneq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t r", "float16x8_t a", "float16x8_t b", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.8H"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate by scalar", "base_instruction": ["FCMLA"], "operands": "Vd.8H,Vn.8H,Vm.H[lane],#90"}, {"name": "vcmlaq_rot90_laneq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t r", "float32x4_t a", "float32x4_t b", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate by scalar", "base_instruction": ["FCMLA"], "operands": "Vd.4S,Vn.4S,Vm.S[lane],#90"}, {"name": "vcmla_rot180_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t r", "float16x4_t a", "float16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4H"}, "a": {}, "b": {}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate", "base_instruction": ["FCMLA"], "operands": "Vd.4H,Vn.4H,Vm.4H,#180"}, {"name": "vcmla_rot180_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t r", "float32x2_t a", "float32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {}, "b": {}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate", "base_instruction": ["FCMLA"], "operands": "Vd.2S,Vn.2S,Vm.2S,#180"}, {"name": "vcmla_rot180_lane_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t r", "float16x4_t a", "float16x4_t b", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4H"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate by scalar", "base_instruction": ["FCMLA"], "operands": "Vd.4H,Vn.4H,Vm.H[lane],#180"}, {"name": "vcmla_rot180_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t r", "float32x2_t a", "float32x2_t b", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate by scalar", "base_instruction": ["FCMLA"], "operands": "Vd.2S,Vn.2S,Vm.2S,#180"}, {"name": "vcmla_rot180_laneq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t r", "float16x4_t a", "float16x8_t b", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4H"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate by scalar", "base_instruction": ["FCMLA"], "operands": "Vd.4H,Vn.4H,Vm.H[lane],#180"}, {"name": "vcmla_rot180_laneq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t r", "float32x2_t a", "float32x4_t b", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate by scalar", "base_instruction": ["DUP", "FCMLA"], "operands": "Dm,Vm.D[1]"}, {"name": "vcmlaq_rot180_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t r", "float16x8_t a", "float16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.8H"}, "a": {}, "b": {}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate", "base_instruction": ["FCMLA"], "operands": "Vd.8H,Vn.8H,Vm.8H,#180"}, {"name": "vcmlaq_rot180_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t r", "float32x4_t a", "float32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {}, "b": {}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate", "base_instruction": ["FCMLA"], "operands": "Vd.4S,Vn.4S,Vm.4S,#180"}, {"name": "vcmlaq_rot180_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t r", "float64x2_t a", "float64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2D"}, "a": {}, "b": {}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate", "base_instruction": ["FCMLA"], "operands": "Vd.2D,Vn.2D,Vm.2D,#180"}, {"name": "vcmlaq_rot180_lane_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t r", "float16x8_t a", "float16x4_t b", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.8H"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate by scalar", "base_instruction": ["FCMLA"], "operands": "Vd.8H,Vn.8H,Vm.H[lane],#180"}, {"name": "vcmlaq_rot180_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t r", "float32x4_t a", "float32x2_t b", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate by scalar", "base_instruction": ["FCMLA"], "operands": "Vd.4S,Vn.4S,Vm.S[lane],#180"}, {"name": "vcmlaq_rot180_laneq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t r", "float16x8_t a", "float16x8_t b", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.8H"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate by scalar", "base_instruction": ["FCMLA"], "operands": "Vd.8H,Vn.8H,Vm.H[lane],#180"}, {"name": "vcmlaq_rot180_laneq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t r", "float32x4_t a", "float32x4_t b", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate by scalar", "base_instruction": ["FCMLA"], "operands": "Vd.4S,Vn.4S,Vm.S[lane],#180"}, {"name": "vcmla_rot270_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t r", "float16x4_t a", "float16x4_t b"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4H"}, "a": {}, "b": {}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate", "base_instruction": ["FCMLA"], "operands": "Vd.4H,Vn.4H,Vm.4H,#270"}, {"name": "vcmla_rot270_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t r", "float32x2_t a", "float32x2_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {}, "b": {}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate", "base_instruction": ["FCMLA"], "operands": "Vd.2S,Vn.2S,Vm.2S,#270"}, {"name": "vcmla_rot270_lane_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t r", "float16x4_t a", "float16x4_t b", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4H"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate by scalar", "base_instruction": ["FCMLA"], "operands": "Vd.4H,Vn.4H,Vm.H[lane],#270"}, {"name": "vcmla_rot270_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t r", "float32x2_t a", "float32x2_t b", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate by scalar", "base_instruction": ["FCMLA"], "operands": "Vd.2S,Vn.2S,Vm.2S,#270"}, {"name": "vcmla_rot270_laneq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x4_t"}, "arguments": ["float16x4_t r", "float16x4_t a", "float16x8_t b", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4H"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate by scalar", "base_instruction": ["FCMLA"], "operands": "Vd.4H,Vn.4H,Vm.H[lane],#270"}, {"name": "vcmla_rot270_laneq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t r", "float32x2_t a", "float32x4_t b", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate by scalar", "base_instruction": ["DUP", "FCMLA"], "operands": "Dm,Vm.D[1]"}, {"name": "vcmlaq_rot270_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t r", "float16x8_t a", "float16x8_t b"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.8H"}, "a": {}, "b": {}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate", "base_instruction": ["FCMLA"], "operands": "Vd.8H,Vn.8H,Vm.8H,#270"}, {"name": "vcmlaq_rot270_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t r", "float32x4_t a", "float32x4_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {}, "b": {}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate", "base_instruction": ["FCMLA"], "operands": "Vd.4S,Vn.4S,Vm.4S,#270"}, {"name": "vcmlaq_rot270_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t r", "float64x2_t a", "float64x2_t b"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2D"}, "a": {}, "b": {}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate", "base_instruction": ["FCMLA"], "operands": "Vd.2D,Vn.2D,Vm.2D,#270"}, {"name": "vcmlaq_rot270_lane_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t r", "float16x8_t a", "float16x4_t b", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.8H"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate by scalar", "base_instruction": ["FCMLA"], "operands": "Vd.8H,Vn.8H,Vm.H[lane],#270"}, {"name": "vcmlaq_rot270_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t r", "float32x4_t a", "float32x2_t b", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "0"}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate by scalar", "base_instruction": ["FCMLA"], "operands": "Vd.4S,Vn.4S,Vm.S[lane],#270"}, {"name": "vcmlaq_rot270_laneq_f16", "return_type": {"return_base_type": "float", "element_bit_size": "16", "value": "float16x8_t"}, "arguments": ["float16x8_t r", "float16x8_t a", "float16x8_t b", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.8H"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate by scalar", "base_instruction": ["FCMLA"], "operands": "Vd.8H,Vn.8H,Vm.H[lane],#270"}, {"name": "vcmlaq_rot270_laneq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t r", "float32x4_t a", "float32x4_t b", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {}, "b": {}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00129", "instruction_group": "Complex arithmetic|Complex multiply-accumulate by scalar", "base_instruction": ["FCMLA"], "operands": "Vd.4S,Vn.4S,Vm.S[lane],#270"}, {"name": "vrnd32z_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn"}}, "Operation": "NeonOperationId_00130", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINT32Z"], "operands": "Vd.2S,Vn.2S"}, {"name": "vrnd32zq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn"}}, "Operation": "NeonOperationId_00130", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINT32Z"], "operands": "Vd.4S,Vn.4S"}, {"name": "vrnd32z_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00130", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINT32Z"], "operands": "Dd,Dn"}, {"name": "vrnd32zq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn"}}, "Operation": "NeonOperationId_00130", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINT32Z"], "operands": "Vd.2D,Vn.2D"}, {"name": "vrnd64z_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn"}}, "Operation": "NeonOperationId_00130", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINT64Z"], "operands": "Vd.2S,Vn.2S"}, {"name": "vrnd64zq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn"}}, "Operation": "NeonOperationId_00130", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINT64Z"], "operands": "Vd.4S,Vn.4S"}, {"name": "vrnd64z_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00130", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINT64Z"], "operands": "Dd,Dn"}, {"name": "vrnd64zq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn"}}, "Operation": "NeonOperationId_00130", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINT64Z"], "operands": "Vd.2D,Vn.2D"}, {"name": "vrnd32x_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn"}}, "Operation": "NeonOperationId_00130", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINT32X"], "operands": "Vd.2S,Vn.2S"}, {"name": "vrnd32xq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn"}}, "Operation": "NeonOperationId_00130", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINT32X"], "operands": "Vd.4S,Vn.4S"}, {"name": "vrnd32x_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00130", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINT32X"], "operands": "Dd,Dn"}, {"name": "vrnd32xq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn"}}, "Operation": "NeonOperationId_00130", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINT32X"], "operands": "Vd.2D,Vn.2D"}, {"name": "vrnd64x_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn"}}, "Operation": "NeonOperationId_00130", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINT64X"], "operands": "Vd.2S,Vn.2S"}, {"name": "vrnd64xq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn"}}, "Operation": "NeonOperationId_00130", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINT64X"], "operands": "Vd.4S,Vn.4S"}, {"name": "vrnd64x_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["float64x1_t a"], "results": [{"Dd": "result"}], "Arguments_Preparation": {"a": {"register": "Dn"}}, "Operation": "NeonOperationId_00130", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINT64X"], "operands": "Dd,Dn"}, {"name": "vrnd64xq_f64", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd": "result"}], "Arguments_Preparation": {"a": {"register": "Vn"}}, "Operation": "NeonOperationId_00130", "instruction_group": "Vector arithmetic|Rounding", "base_instruction": ["FRINT64X"], "operands": "Vd.2D,Vn.2D"}, {"name": "vmmlaq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t r", "int8x16_t a", "int8x16_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00131", "instruction_group": "Vector arithmetic|Matrix multiply", "base_instruction": ["SMMLA"], "operands": "Vd.4S,Vn.16B,Vm.16B"}, {"name": "vmmlaq_u32", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["uint32x4_t r", "uint8x16_t a", "uint8x16_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00131", "instruction_group": "Vector arithmetic|Matrix multiply", "base_instruction": ["UMMLA"], "operands": "Vd.4S,Vn.16B,Vm.16B"}, {"name": "vusmmlaq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t r", "uint8x16_t a", "int8x16_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00131", "instruction_group": "Vector arithmetic|Matrix multiply", "base_instruction": ["USMMLA"], "operands": "Vd.4S,Vn.16B,Vm.16B"}, {"name": "vusdot_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t r", "uint8x8_t a", "int8x8_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {"register": "Vn.8B"}, "b": {"register": "Vm.8B"}}, "Operation": "NeonOperationId_00132", "instruction_group": "Vector arithmetic|Dot product", "base_instruction": ["USDOT"], "operands": "Vd.2S,Vn.8B,Vm.8B"}, {"name": "vusdot_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t r", "uint8x8_t a", "int8x8_t b", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {"register": "Vn.8B"}, "b": {"register": "Vm.4B"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00132", "instruction_group": "Vector arithmetic|Dot product", "base_instruction": ["USDOT"], "operands": "Vd.2S,Vn.8B,Vm.4B[lane]"}, {"name": "vsudot_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t r", "int8x8_t a", "uint8x8_t b", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {"register": "Vn.8B"}, "b": {"register": "Vm.4B"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00133", "instruction_group": "Vector arithmetic|Dot product", "base_instruction": ["SUDOT"], "operands": "Vd.2S,Vn.8B,Vm.4B[lane]"}, {"name": "vusdot_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t r", "uint8x8_t a", "int8x16_t b", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {"register": "Vn.8B"}, "b": {"register": "Vm.4B"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00132", "instruction_group": "Vector arithmetic|Dot product", "base_instruction": ["USDOT"], "operands": "Vd.2S,Vn.8B,Vm.4B[lane]"}, {"name": "vsudot_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["int32x2_t r", "int8x8_t a", "uint8x16_t b", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {"register": "Vn.8B"}, "b": {"register": "Vm.4B"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00133", "instruction_group": "Vector arithmetic|Dot product", "base_instruction": ["SUDOT"], "operands": "Vd.2S,Vn.8B,Vm.4B[lane]"}, {"name": "vusdotq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t r", "uint8x16_t a", "int8x16_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {"register": "Vn.16B"}, "b": {"register": "Vm.16B"}}, "Operation": "NeonOperationId_00132", "instruction_group": "Vector arithmetic|Dot product", "base_instruction": ["USDOT"], "operands": "Vd.4S,Vn.16B,Vm.16B"}, {"name": "vusdotq_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t r", "uint8x16_t a", "int8x8_t b", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {"register": "Vn.16B"}, "b": {"register": "Vm.4B"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00132", "instruction_group": "Vector arithmetic|Dot product", "base_instruction": ["USDOT"], "operands": "Vd.4S,Vn.16B,Vm.4B[lane]"}, {"name": "vsudotq_lane_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t r", "int8x16_t a", "uint8x8_t b", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {"register": "Vn.8B"}, "b": {"register": "Vm.4B"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00133", "instruction_group": "Vector arithmetic|Dot product", "base_instruction": ["SUDOT"], "operands": "Vd.4S,Vn.16B,Vm.4B[lane]"}, {"name": "vusdotq_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t r", "uint8x16_t a", "int8x16_t b", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {"register": "Vn.16B"}, "b": {"register": "Vm.4B"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00132", "instruction_group": "Vector arithmetic|Dot product", "base_instruction": ["USDOT"], "operands": "Vd.4S,Vn.16B,Vm.4B[lane]"}, {"name": "vsudotq_laneq_s32", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["int32x4_t r", "int8x16_t a", "uint8x16_t b", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {"register": "Vn.8B"}, "b": {"register": "Vm.4B"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00133", "instruction_group": "Vector arithmetic|Dot product", "base_instruction": ["SUDOT"], "operands": "Vd.4S,Vn.16B,Vm.4B[lane]"}, {"name": "vcreate_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x4_t"}, "arguments": ["uint64_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Xn"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Create vector", "base_instruction": ["INS"], "operands": "Vd.D[0],Xn"}, {"name": "vdup_n_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x4_t"}, "arguments": ["bfloat16_t value"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.4H,rn"}, {"name": "vdupq_n_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x8_t"}, "arguments": ["bfloat16_t value"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"value": {"register": "rn"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.8H,rn"}, {"name": "vdup_lane_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x4_t"}, "arguments": ["bfloat16x4_t vec", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.4H,Vn.H[lane]"}, {"name": "vdupq_lane_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x8_t"}, "arguments": ["bfloat16x4_t vec", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.8H,Vn.H[lane]"}, {"name": "vdup_laneq_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x4_t"}, "arguments": ["bfloat16x8_t vec", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.4H,Vn.H[lane]"}, {"name": "vdupq_laneq_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x8_t"}, "arguments": ["bfloat16x8_t vec", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Vd.8H,Vn.H[lane]"}, {"name": "vcombine_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x8_t"}, "arguments": ["bfloat16x4_t low", "bfloat16x4_t high"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"low": {"register": "Vn.4H"}, "high": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Combine vectors", "base_instruction": ["DUP", "INS"], "operands": "Vd.1D,Vn.D[0]"}, {"name": "vget_high_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x4_t"}, "arguments": ["bfloat16x8_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Split vectors", "base_instruction": ["DUP"], "operands": "Vd.1D,Vn.D[1]"}, {"name": "vget_low_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x4_t"}, "arguments": ["bfloat16x8_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Split vectors", "base_instruction": ["DUP"], "operands": "Vd.1D,Vn.D[0]"}, {"name": "vget_lane_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16_t"}, "arguments": ["bfloat16x4_t v", "const int lane"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"v": {"register": "Vn.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Split vectors", "base_instruction": ["DUP"], "operands": "Hd,Vn.H[lane]"}, {"name": "vgetq_lane_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16_t"}, "arguments": ["bfloat16x8_t v", "const int lane"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"v": {"register": "Vn.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Split vectors", "base_instruction": ["DUP"], "operands": "Hd,Vn.H[lane]"}, {"name": "vset_lane_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x4_t"}, "arguments": ["bfloat16_t a", "bfloat16x4_t v", "const int lane"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "VnH"}, "v": {"register": "Vd.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Set vector lane", "base_instruction": ["INS"], "operands": "Vd.H[lane],Vn.H[0]"}, {"name": "vsetq_lane_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x8_t"}, "arguments": ["bfloat16_t a", "bfloat16x8_t v", "const int lane"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "VnH"}, "v": {"register": "Vd.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Set vector lane", "base_instruction": ["INS"], "operands": "Vd.H[lane],Vn.H[0]"}, {"name": "vduph_lane_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16_t"}, "arguments": ["bfloat16x4_t vec", "const int lane"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Hd,Vn.H[lane]"}, {"name": "vduph_laneq_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16_t"}, "arguments": ["bfloat16x8_t vec", "const int lane"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"vec": {"register": "Vn.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00074", "instruction_group": "Vector manipulation|Set all lanes to the same value", "base_instruction": ["DUP"], "operands": "Hd,Vn.H[lane]"}, {"name": "vld1_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x4_t"}, "arguments": ["bfloat16_t const * ptr"], "results": [{"Vt.4H": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.4H},[Xn]"}, {"name": "vld1q_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x8_t"}, "arguments": ["bfloat16_t const * ptr"], "results": [{"Vt.8H": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.8H},[Xn]"}, {"name": "vld1_lane_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x4_t"}, "arguments": ["bfloat16_t const * ptr", "bfloat16x4_t src", "const int lane"], "results": [{"Vt.4H": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.H}[lane],[Xn]"}, {"name": "vld1q_lane_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x8_t"}, "arguments": ["bfloat16_t const * ptr", "bfloat16x8_t src", "const int lane"], "results": [{"Vt.8H": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.H}[lane],[Xn]"}, {"name": "vld1_dup_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x4_t"}, "arguments": ["bfloat16_t const * ptr"], "results": [{"Vt.4H": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD1R"], "operands": "{Vt.4H},[Xn]"}, {"name": "vld1q_dup_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x8_t"}, "arguments": ["bfloat16_t const * ptr"], "results": [{"Vt.8H": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD1R"], "operands": "{Vt.8H},[Xn]"}, {"name": "vst1_bf16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["bfloat16_t * ptr", "bfloat16x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.4H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.4H},[Xn]"}, {"name": "vst1q_bf16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["bfloat16_t * ptr", "bfloat16x8_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.8H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.8H},[Xn]"}, {"name": "vst1_lane_bf16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["bfloat16_t * ptr", "bfloat16x4_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.h}[lane],[Xn]"}, {"name": "vst1q_lane_bf16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["bfloat16_t * ptr", "bfloat16x8_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.h}[lane],[Xn]"}, {"name": "vld2_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x4x2_t"}, "arguments": ["bfloat16_t const * ptr"], "results": [{"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.4H - Vt2.4H},[Xn]"}, {"name": "vld2q_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x8x2_t"}, "arguments": ["bfloat16_t const * ptr"], "results": [{"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.8H - Vt2.8H},[Xn]"}, {"name": "vld3_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x4x3_t"}, "arguments": ["bfloat16_t const * ptr"], "results": [{"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.4H - Vt3.4H},[Xn]"}, {"name": "vld3q_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x8x3_t"}, "arguments": ["bfloat16_t const * ptr"], "results": [{"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.8H - Vt3.8H},[Xn]"}, {"name": "vld4_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x4x4_t"}, "arguments": ["bfloat16_t const * ptr"], "results": [{"Vt4.4H": "result.val[3]"}, {"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.4H - Vt4.4H},[Xn]"}, {"name": "vld4q_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x8x4_t"}, "arguments": ["bfloat16_t const * ptr"], "results": [{"Vt4.8H": "result.val[3]"}, {"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.8H - Vt4.8H},[Xn]"}, {"name": "vld2_dup_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x4x2_t"}, "arguments": ["bfloat16_t const * ptr"], "results": [{"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD2R"], "operands": "{Vt.4H - Vt2.4H},[Xn]"}, {"name": "vld2q_dup_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x8x2_t"}, "arguments": ["bfloat16_t const * ptr"], "results": [{"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD2R"], "operands": "{Vt.8H - Vt2.8H},[Xn]"}, {"name": "vld3_dup_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x4x3_t"}, "arguments": ["bfloat16_t const * ptr"], "results": [{"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD3R"], "operands": "{Vt.4H - Vt3.4H},[Xn]"}, {"name": "vld3q_dup_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x8x3_t"}, "arguments": ["bfloat16_t const * ptr"], "results": [{"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD3R"], "operands": "{Vt.8H - Vt3.8H},[Xn]"}, {"name": "vld4_dup_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x4x4_t"}, "arguments": ["bfloat16_t const * ptr"], "results": [{"Vt4.4H": "result.val[3]"}, {"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD4R"], "operands": "{Vt.4H - Vt4.4H},[Xn]"}, {"name": "vld4q_dup_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x8x4_t"}, "arguments": ["bfloat16_t const * ptr"], "results": [{"Vt4.8H": "result.val[3]"}, {"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00077", "instruction_group": "Load|Stride", "base_instruction": ["LD4R"], "operands": "{Vt.8H - Vt4.8H},[Xn]"}, {"name": "vst2_bf16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["bfloat16_t * ptr", "bfloat16x4x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.4H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.4H - Vt2.4H},[Xn]"}, {"name": "vst2q_bf16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["bfloat16_t * ptr", "bfloat16x8x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.8H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.8H - Vt2.8H},[Xn]"}, {"name": "vst3_bf16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["bfloat16_t * ptr", "bfloat16x4x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.4H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.4H - Vt3.4H},[Xn]"}, {"name": "vst3q_bf16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["bfloat16_t * ptr", "bfloat16x8x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.8H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.8H - Vt3.8H},[Xn]"}, {"name": "vst4_bf16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["bfloat16_t * ptr", "bfloat16x4x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.4H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.4H - Vt4.4H},[Xn]"}, {"name": "vst4q_bf16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["bfloat16_t * ptr", "bfloat16x8x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.8H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.8H - Vt4.8H},[Xn]"}, {"name": "vld2_lane_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x4x2_t"}, "arguments": ["bfloat16_t const * ptr", "bfloat16x4x2_t src", "const int lane"], "results": [{"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt2.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.h - Vt2.h}[lane],[Xn]"}, {"name": "vld2q_lane_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x8x2_t"}, "arguments": ["bfloat16_t const * ptr", "bfloat16x8x2_t src", "const int lane"], "results": [{"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt2.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD2"], "operands": "{Vt.h - Vt2.h}[lane],[Xn]"}, {"name": "vld3_lane_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x4x3_t"}, "arguments": ["bfloat16_t const * ptr", "bfloat16x4x3_t src", "const int lane"], "results": [{"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt3.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.h - Vt3.h}[lane],[Xn]"}, {"name": "vld3q_lane_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x8x3_t"}, "arguments": ["bfloat16_t const * ptr", "bfloat16x8x3_t src", "const int lane"], "results": [{"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt3.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD3"], "operands": "{Vt.h - Vt3.h}[lane],[Xn]"}, {"name": "vld4_lane_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x4x4_t"}, "arguments": ["bfloat16_t const * ptr", "bfloat16x4x4_t src", "const int lane"], "results": [{"Vt4.4H": "result.val[3]"}, {"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt4.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.h - Vt4.h}[lane],[Xn]"}, {"name": "vld4q_lane_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x8x4_t"}, "arguments": ["bfloat16_t const * ptr", "bfloat16x8x4_t src", "const int lane"], "results": [{"Vt4.8H": "result.val[3]"}, {"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "src": {"register": "Vt4.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD4"], "operands": "{Vt.h - Vt4.h}[lane],[Xn]"}, {"name": "vst2_lane_bf16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["bfloat16_t * ptr", "bfloat16x4x2_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.h - Vt2.h}[lane],[Xn]"}, {"name": "vst2q_lane_bf16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["bfloat16_t * ptr", "bfloat16x8x2_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST2"], "operands": "{Vt.h - Vt2.h}[lane],[Xn]"}, {"name": "vst3_lane_bf16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["bfloat16_t * ptr", "bfloat16x4x3_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.h - Vt3.h}[lane],[Xn]"}, {"name": "vst3q_lane_bf16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["bfloat16_t * ptr", "bfloat16x8x3_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST3"], "operands": "{Vt.h - Vt3.h}[lane],[Xn]"}, {"name": "vst4_lane_bf16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["bfloat16_t * ptr", "bfloat16x4x4_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.h - Vt4.h}[lane],[Xn]"}, {"name": "vst4q_lane_bf16", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["bfloat16_t * ptr", "bfloat16x8x4_t val", "const int lane"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST4"], "operands": "{Vt.h - Vt4.h}[lane],[Xn]"}, {"name": "vst1_bf16_x2", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["bfloat16_t * ptr", "bfloat16x4x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.4H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.4H - Vt2.4H},[Xn]"}, {"name": "vst1q_bf16_x2", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["bfloat16_t * ptr", "bfloat16x8x2_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt2.8H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.8H - Vt2.8H},[Xn]"}, {"name": "vst1_bf16_x3", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["bfloat16_t * ptr", "bfloat16x4x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.4H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.4H - Vt3.4H},[Xn]"}, {"name": "vst1q_bf16_x3", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["bfloat16_t * ptr", "bfloat16x8x3_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt3.8H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.8H - Vt3.8H},[Xn]"}, {"name": "vst1_bf16_x4", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["bfloat16_t * ptr", "bfloat16x4x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.4H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.4H - Vt4.4H},[Xn]"}, {"name": "vst1q_bf16_x4", "return_type": {"return_base_type": "void", "element_bit_size": "0", "value": "void"}, "arguments": ["bfloat16_t * ptr", "bfloat16x8x4_t val"], "results": [{"void": "result"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}, "val": {"register": "Vt4.8H"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Store|Stride", "base_instruction": ["ST1"], "operands": "{Vt.8H - Vt4.8H},[Xn]"}, {"name": "vld1_bf16_x2", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x4x2_t"}, "arguments": ["bfloat16_t const * ptr"], "results": [{"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.4H - Vt2.4H},[Xn]"}, {"name": "vld1q_bf16_x2", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x8x2_t"}, "arguments": ["bfloat16_t const * ptr"], "results": [{"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.8H - Vt2.8H},[Xn]"}, {"name": "vld1_bf16_x3", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x4x3_t"}, "arguments": ["bfloat16_t const * ptr"], "results": [{"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.4H - Vt3.4H},[Xn]"}, {"name": "vld1q_bf16_x3", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x8x3_t"}, "arguments": ["bfloat16_t const * ptr"], "results": [{"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.8H - Vt3.8H},[Xn]"}, {"name": "vld1_bf16_x4", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x4x4_t"}, "arguments": ["bfloat16_t const * ptr"], "results": [{"Vt4.4H": "result.val[3]"}, {"Vt3.4H": "result.val[2]"}, {"Vt2.4H": "result.val[1]"}, {"Vt.4H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.4H - Vt4.4H},[Xn]"}, {"name": "vld1q_bf16_x4", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x8x4_t"}, "arguments": ["bfloat16_t const * ptr"], "results": [{"Vt4.8H": "result.val[3]"}, {"Vt3.8H": "result.val[2]"}, {"Vt2.8H": "result.val[1]"}, {"Vt.8H": "result.val[0]"}], "Arguments_Preparation": {"ptr": {"register": "Xn"}}, "Operation": "NeonOperationId_00076", "instruction_group": "Load|Stride", "base_instruction": ["LD1"], "operands": "{Vt.8H - Vt4.8H},[Xn]"}, {"name": "vreinterpret_bf16_s8", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x4_t"}, "arguments": ["int8x8_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_bf16_s16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x4_t"}, "arguments": ["int16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_bf16_s32", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x4_t"}, "arguments": ["int32x2_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_bf16_f32", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x4_t"}, "arguments": ["float32x2_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_bf16_u8", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x4_t"}, "arguments": ["uint8x8_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_bf16_u16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x4_t"}, "arguments": ["uint16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_bf16_u32", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x4_t"}, "arguments": ["uint32x2_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_bf16_p8", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x4_t"}, "arguments": ["poly8x8_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_bf16_p16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x4_t"}, "arguments": ["poly16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_bf16_u64", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x4_t"}, "arguments": ["uint64x1_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_bf16_s64", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x4_t"}, "arguments": ["int64x1_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_bf16_s8", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x8_t"}, "arguments": ["int8x16_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_bf16_s16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x8_t"}, "arguments": ["int16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_bf16_s32", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x8_t"}, "arguments": ["int32x4_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_bf16_f32", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x8_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_bf16_u8", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x8_t"}, "arguments": ["uint8x16_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_bf16_u16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x8_t"}, "arguments": ["uint16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_bf16_u32", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x8_t"}, "arguments": ["uint32x4_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4S"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_bf16_p8", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x8_t"}, "arguments": ["poly8x16_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.16B"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_bf16_p16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x8_t"}, "arguments": ["poly16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_bf16_u64", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x8_t"}, "arguments": ["uint64x2_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_bf16_s64", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x8_t"}, "arguments": ["int64x2_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_bf16_f64", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x4_t"}, "arguments": ["float64x1_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_bf16_f64", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x8_t"}, "arguments": ["float64x2_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_bf16_p64", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x4_t"}, "arguments": ["poly64x1_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_bf16_p64", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x8_t"}, "arguments": ["poly64x2_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.2D"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_bf16_p128", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x8_t"}, "arguments": ["poly128_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.1Q"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s8_bf16", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x8_t"}, "arguments": ["bfloat16x4_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s16_bf16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x4_t"}, "arguments": ["bfloat16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s32_bf16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x2_t"}, "arguments": ["bfloat16x4_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f32_bf16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["bfloat16x4_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u8_bf16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x8_t"}, "arguments": ["bfloat16x4_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u16_bf16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x4_t"}, "arguments": ["bfloat16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u32_bf16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x2_t"}, "arguments": ["bfloat16x4_t a"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p8_bf16", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x8_t"}, "arguments": ["bfloat16x4_t a"], "results": [{"Vd.8B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p16_bf16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x4_t"}, "arguments": ["bfloat16x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_u64_bf16", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x1_t"}, "arguments": ["bfloat16x4_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_s64_bf16", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x1_t"}, "arguments": ["bfloat16x4_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_f64_bf16", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x1_t"}, "arguments": ["bfloat16x4_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpret_p64_bf16", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x1_t"}, "arguments": ["bfloat16x4_t a"], "results": [{"Vd.1D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s8_bf16", "return_type": {"return_base_type": "int", "element_bit_size": "8", "value": "int8x16_t"}, "arguments": ["bfloat16x8_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s16_bf16", "return_type": {"return_base_type": "int", "element_bit_size": "16", "value": "int16x8_t"}, "arguments": ["bfloat16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s32_bf16", "return_type": {"return_base_type": "int", "element_bit_size": "32", "value": "int32x4_t"}, "arguments": ["bfloat16x8_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f32_bf16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["bfloat16x8_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u8_bf16", "return_type": {"return_base_type": "uint", "element_bit_size": "8", "value": "uint8x16_t"}, "arguments": ["bfloat16x8_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u16_bf16", "return_type": {"return_base_type": "uint", "element_bit_size": "16", "value": "uint16x8_t"}, "arguments": ["bfloat16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u32_bf16", "return_type": {"return_base_type": "uint", "element_bit_size": "32", "value": "uint32x4_t"}, "arguments": ["bfloat16x8_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p8_bf16", "return_type": {"return_base_type": "poly", "element_bit_size": "8", "value": "poly8x16_t"}, "arguments": ["bfloat16x8_t a"], "results": [{"Vd.16B": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p16_bf16", "return_type": {"return_base_type": "poly", "element_bit_size": "16", "value": "poly16x8_t"}, "arguments": ["bfloat16x8_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_u64_bf16", "return_type": {"return_base_type": "uint", "element_bit_size": "64", "value": "uint64x2_t"}, "arguments": ["bfloat16x8_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_s64_bf16", "return_type": {"return_base_type": "int", "element_bit_size": "64", "value": "int64x2_t"}, "arguments": ["bfloat16x8_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_f64_bf16", "return_type": {"return_base_type": "float", "element_bit_size": "64", "value": "float64x2_t"}, "arguments": ["bfloat16x8_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p64_bf16", "return_type": {"return_base_type": "poly", "element_bit_size": "64", "value": "poly64x2_t"}, "arguments": ["bfloat16x8_t a"], "results": [{"Vd.2D": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vreinterpretq_p128_bf16", "return_type": {"return_base_type": "poly", "element_bit_size": "128", "value": "poly128_t"}, "arguments": ["bfloat16x8_t a"], "results": [{"Vd.1Q": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}}, "Operation": "NeonOperationId_00015", "instruction_group": "Data type conversion|Reinterpret casts", "base_instruction": ["NOP"], "operands": ""}, {"name": "vcvt_f32_bf16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["bfloat16x4_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00134", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["SHLL"], "operands": "Vd.4S,Vn.8H,#16"}, {"name": "vcvtq_low_f32_bf16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["bfloat16x8_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00134", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["SHLL"], "operands": "Vd.4S,Vn.8H,#16"}, {"name": "vcvtq_high_f32_bf16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["bfloat16x8_t a"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.8H"}}, "Operation": "NeonOperationId_00134", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["SHLL2"], "operands": "Vd.4S,Vn.8H,#16"}, {"name": "vcvt_bf16_f32", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x4_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00135", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["BFCVTN"], "operands": "Vd.4H,Vn.4S"}, {"name": "vcvtq_low_bf16_f32", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x8_t"}, "arguments": ["float32x4_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00135", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["BFCVTN"], "operands": "Vd.4H,Vn.4S"}, {"name": "vcvtq_high_bf16_f32", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x8_t"}, "arguments": ["bfloat16x8_t inactive", "float32x4_t a"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"inactive": {"register": "Vd.8H"}, "a": {"register": "Vn.4S"}}, "Operation": "NeonOperationId_00135", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["BFCVTN2"], "operands": "Vd.8H,Vn.4S"}, {"name": "vcvth_bf16_f32", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16_t"}, "arguments": ["float32_t a"], "results": [{"Hd": "result"}], "Arguments_Preparation": {"a": {"register": "Sn"}}, "Operation": "NeonOperationId_00136", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["BFCVT"], "operands": "Hd,Sn"}, {"name": "vcvtah_f32_bf16", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32_t"}, "arguments": ["bfloat16_t a"], "results": [{"Sd": "result"}], "Arguments_Preparation": {"a": {"register": "Hn"}}, "Operation": "NeonOperationId_00040", "instruction_group": "Data type conversion|Conversions", "base_instruction": ["SHL"], "operands": "Dd,Dn,#16"}, {"name": "vcopy_lane_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x4_t"}, "arguments": ["bfloat16x4_t a", "const int lane1", "bfloat16x4_t b", "const int lane2"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "lane1": {"minimum": "0", "maximum": "3"}, "b": {"register": "Vn.4H"}, "lane2": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.H[lane1],Vn.H[lane2]"}, {"name": "vcopyq_lane_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x8_t"}, "arguments": ["bfloat16x8_t a", "const int lane1", "bfloat16x4_t b", "const int lane2"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "lane1": {"minimum": "0", "maximum": "7"}, "b": {"register": "Vn.4H"}, "lane2": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.H[lane1],Vn.H[lane2]"}, {"name": "vcopy_laneq_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x4_t"}, "arguments": ["bfloat16x4_t a", "const int lane1", "bfloat16x8_t b", "const int lane2"], "results": [{"Vd.4H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.4H"}, "lane1": {"minimum": "0", "maximum": "3"}, "b": {"register": "Vn.8H"}, "lane2": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.H[lane1],Vn.H[lane2]"}, {"name": "vcopyq_laneq_bf16", "return_type": {"return_base_type": "bfloat", "element_bit_size": "16", "value": "bfloat16x8_t"}, "arguments": ["bfloat16x8_t a", "const int lane1", "bfloat16x8_t b", "const int lane2"], "results": [{"Vd.8H": "result"}], "Arguments_Preparation": {"a": {"register": "Vd.8H"}, "lane1": {"minimum": "0", "maximum": "7"}, "b": {"register": "Vn.8H"}, "lane2": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00073", "instruction_group": "Vector manipulation|Copy vector lane", "base_instruction": ["INS"], "operands": "Vd.H[lane1],Vn.H[lane2]"}, {"name": "vbfdot_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t r", "bfloat16x4_t a", "bfloat16x4_t b"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}}, "Operation": "NeonOperationId_00137", "instruction_group": "Vector arithmetic|Dot product", "base_instruction": ["BFDOT"], "operands": "Vd.2S,Vn.4H,Vm.4H"}, {"name": "vbfdotq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t r", "bfloat16x8_t a", "bfloat16x8_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00137", "instruction_group": "Vector arithmetic|Dot product", "base_instruction": ["BFDOT"], "operands": "Vd.4S,Vn.8H,Vm.8H"}, {"name": "vbfdot_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t r", "bfloat16x4_t a", "bfloat16x4_t b", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {"register": "Vn.4H"}, "b": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00137", "instruction_group": "Vector arithmetic|Dot product", "base_instruction": ["BFDOT"], "operands": "Vd.2S,Vn.4H,Vm.2H[lane]"}, {"name": "vbfdotq_laneq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t r", "bfloat16x8_t a", "bfloat16x8_t b", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00137", "instruction_group": "Vector arithmetic|Dot product", "base_instruction": ["BFDOT"], "operands": "Vd.4S,Vn.8H,Vm.2H[lane]"}, {"name": "vbfdot_laneq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x2_t"}, "arguments": ["float32x2_t r", "bfloat16x4_t a", "bfloat16x8_t b", "const int lane"], "results": [{"Vd.2S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.2S"}, "a": {"register": "Vn.4H"}, "b": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00137", "instruction_group": "Vector arithmetic|Dot product", "base_instruction": ["BFDOT"], "operands": "Vd.2S,Vn.4H,Vm.2H[lane]"}, {"name": "vbfdotq_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t r", "bfloat16x8_t a", "bfloat16x4_t b", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {"register": "Vn.8H"}, "b": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "1"}}, "Operation": "NeonOperationId_00137", "instruction_group": "Vector arithmetic|Dot product", "base_instruction": ["BFDOT"], "operands": "Vd.4S,Vn.8H,Vm.2H[lane]"}, {"name": "vbfmmlaq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t r", "bfloat16x8_t a", "bfloat16x8_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00138", "instruction_group": "Vector arithmetic|Matrix multiply", "base_instruction": ["BFMMLA"], "operands": "Vd.4S,Vn.8H,Vm.8H"}, {"name": "vbfmlalbq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t r", "bfloat16x8_t a", "bfloat16x8_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00139", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate", "base_instruction": ["BFMLALB"], "operands": "Vd.4S,Vn.8H,Vm.8H"}, {"name": "vbfmlaltq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t r", "bfloat16x8_t a", "bfloat16x8_t b"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}}, "Operation": "NeonOperationId_00139", "instruction_group": "Vector arithmetic|Multiply|Multiply-accumulate", "base_instruction": ["BFMLALT"], "operands": "Vd.4S,Vn.8H,Vm.8H"}, {"name": "vbfmlalbq_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t r", "bfloat16x8_t a", "bfloat16x4_t b", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {"register": "Vn.8H"}, "b": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00139", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["BFMLALB"], "operands": "Vd.4S,Vn.8H,Vm.H[lane]"}, {"name": "vbfmlalbq_laneq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t r", "bfloat16x8_t a", "bfloat16x8_t b", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00139", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["BFMLALB"], "operands": "Vd.4S,Vn.8H,Vm.H[lane]"}, {"name": "vbfmlaltq_lane_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t r", "bfloat16x8_t a", "bfloat16x4_t b", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {"register": "Vn.8H"}, "b": {"register": "Vm.4H"}, "lane": {"minimum": "0", "maximum": "3"}}, "Operation": "NeonOperationId_00139", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["BFMLALT"], "operands": "Vd.4S,Vn.8H,Vm.H[lane]"}, {"name": "vbfmlaltq_laneq_f32", "return_type": {"return_base_type": "float", "element_bit_size": "32", "value": "float32x4_t"}, "arguments": ["float32x4_t r", "bfloat16x8_t a", "bfloat16x8_t b", "const int lane"], "results": [{"Vd.4S": "result"}], "Arguments_Preparation": {"r": {"register": "Vd.4S"}, "a": {"register": "Vn.8H"}, "b": {"register": "Vm.8H"}, "lane": {"minimum": "0", "maximum": "7"}}, "Operation": "NeonOperationId_00139", "instruction_group": "Scalar arithmetic|Vector multiply-accumulate by scalar", "base_instruction": ["BFMLALT"], "operands": "Vd.4S,Vn.8H,Vm.H[lane]"}]