// Seed: 1077641397
module module_0;
  reg id_2;
  assign id_1 = id_1;
  wire id_3;
  always @(posedge id_3)
    if (1) id_2 <= 1;
    else assume ({!id_2{id_3}});
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = id_3;
  module_0();
  assign id_1 = 1;
  wire id_5;
  tri  id_6 = 1'd0;
  always @(posedge 1) begin
    id_4 <= 1;
  end
  wire id_7;
endmodule
