package rv64_3stage

import chisel3._
import chisel3.util._
import common._

trait phvntomParams {
  val xlen  = 64
  val bitWidth = log2Ceil(xlen)
}


class core {

}
