

================================================================
== Vivado HLS Report for 'B_IO_L2_in_inter_trans'
================================================================
* Date:           Mon Jun 14 18:54:42 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel3_u250
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4098|     4098| 13.659 us | 13.659 us |  4098|  4098|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     4096|     4096|         2|          1|          1|  4096|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      184|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      108|     -|
|Register             |        -|      -|       61|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       61|      292|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln304_fu_177_p2               |     +    |      0|  0|  13|          13|           1|
    |add_ln306_fu_283_p2               |     +    |      0|  0|  13|          13|           1|
    |add_ln321_3_fu_317_p2             |     +    |      0|  0|  19|          14|          12|
    |add_ln321_fu_311_p2               |     +    |      0|  0|  19|          14|          14|
    |c3_V_fu_183_p2                    |     +    |      0|  0|   3|           2|           1|
    |c4_V_fu_249_p2                    |     +    |      0|  0|   7|           7|           1|
    |c5_V_fu_277_p2                    |     +    |      0|  0|   6|           6|           1|
    |and_ln879_fu_235_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln304_fu_171_p2              |   icmp   |      0|  0|  13|          13|          14|
    |icmp_ln306_fu_189_p2              |   icmp   |      0|  0|  13|          13|          12|
    |icmp_ln308_fu_229_p2              |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln879_3_fu_209_p2            |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln879_fu_203_p2              |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |or_ln544_fu_255_p2                |    or    |      0|  0|   2|           1|           1|
    |select_ln304_fu_241_p3            |  select  |      0|  0|   2|           1|           2|
    |select_ln306_fu_289_p3            |  select  |      0|  0|  13|           1|           1|
    |select_ln544_33_fu_269_p3         |  select  |      0|  0|   7|           1|           7|
    |select_ln544_fu_261_p3            |  select  |      0|  0|   6|           1|           1|
    |select_ln879_26_fu_215_p3         |  select  |      0|  0|   2|           1|           1|
    |select_ln879_fu_195_p3            |  select  |      0|  0|   7|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln879_fu_223_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 184|         119|          88|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1           |  15|          3|    1|          3|
    |ap_phi_mux_p_053_0_phi_fu_153_p4  |   9|          2|    7|         14|
    |fifo_B_in_V_V_blk_n               |   9|          2|    1|          2|
    |fifo_B_out_V_V_blk_n              |   9|          2|    1|          2|
    |indvar_flatten13_reg_116          |   9|          2|   13|         26|
    |indvar_flatten_reg_138            |   9|          2|   13|         26|
    |p_04_0_reg_127                    |   9|          2|    2|          4|
    |p_053_0_reg_149                   |   9|          2|    7|         14|
    |p_067_0_reg_160                   |   9|          2|    6|         12|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 108|         23|   52|        107|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |icmp_ln304_reg_328        |   1|   0|    1|          0|
    |indvar_flatten13_reg_116  |  13|   0|   13|          0|
    |indvar_flatten_reg_138    |  13|   0|   13|          0|
    |p_04_0_reg_127            |   2|   0|    2|          0|
    |p_053_0_reg_149           |   7|   0|    7|          0|
    |p_067_0_reg_160           |   6|   0|    6|          0|
    |select_ln544_33_reg_351   |   7|   0|    7|          0|
    |select_ln544_reg_346      |   6|   0|    6|          0|
    |select_ln879_26_reg_337   |   1|   0|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  61|   0|   61|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | B_IO_L2_in_inter_trans | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | B_IO_L2_in_inter_trans | return value |
|ap_start               |  in |    1| ap_ctrl_hs | B_IO_L2_in_inter_trans | return value |
|ap_done                | out |    1| ap_ctrl_hs | B_IO_L2_in_inter_trans | return value |
|ap_idle                | out |    1| ap_ctrl_hs | B_IO_L2_in_inter_trans | return value |
|ap_ready               | out |    1| ap_ctrl_hs | B_IO_L2_in_inter_trans | return value |
|local_B_V_address1     | out |   12|  ap_memory |        local_B_V       |     array    |
|local_B_V_ce1          | out |    1|  ap_memory |        local_B_V       |     array    |
|local_B_V_we1          | out |    1|  ap_memory |        local_B_V       |     array    |
|local_B_V_d1           | out |  256|  ap_memory |        local_B_V       |     array    |
|fifo_B_in_V_V_dout     |  in |  256|   ap_fifo  |      fifo_B_in_V_V     |    pointer   |
|fifo_B_in_V_V_empty_n  |  in |    1|   ap_fifo  |      fifo_B_in_V_V     |    pointer   |
|fifo_B_in_V_V_read     | out |    1|   ap_fifo  |      fifo_B_in_V_V     |    pointer   |
|fifo_B_out_V_V_din     | out |  256|   ap_fifo  |     fifo_B_out_V_V     |    pointer   |
|fifo_B_out_V_V_full_n  |  in |    1|   ap_fifo  |     fifo_B_out_V_V     |    pointer   |
|fifo_B_out_V_V_write   | out |    1|   ap_fifo  |     fifo_B_out_V_V     |    pointer   |
+-----------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4096 x i256]* %local_B_V, [1 x i8]* @p_str, [12 x i8]* @p_str7, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%local_B_V_addr_3 = getelementptr [4096 x i256]* %local_B_V, i64 0, i64 2048"   --->   Operation 8 'getelementptr' 'local_B_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i256* %local_B_V_addr_3, [1 x i8]* @p_str, [12 x i8]* @p_str7, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.60ns)   --->   "br label %.preheader" [src/kernel_kernel_new.cpp:304]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i13 [ 0, %0 ], [ %add_ln304, %hls_label_6_end ]" [src/kernel_kernel_new.cpp:304]   --->   Operation 11 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_04_0 = phi i2 [ 0, %0 ], [ %select_ln304, %hls_label_6_end ]" [src/kernel_kernel_new.cpp:304]   --->   Operation 12 'phi' 'p_04_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 [ 0, %0 ], [ %select_ln306, %hls_label_6_end ]" [src/kernel_kernel_new.cpp:306]   --->   Operation 13 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%p_053_0 = phi i7 [ 0, %0 ], [ %select_ln544_33, %hls_label_6_end ]" [src/kernel_kernel_new.cpp:313]   --->   Operation 14 'phi' 'p_053_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%p_067_0 = phi i6 [ 0, %0 ], [ %c5_V, %hls_label_6_end ]"   --->   Operation 15 'phi' 'p_067_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.64ns)   --->   "%icmp_ln304 = icmp eq i13 %indvar_flatten13, -4096" [src/kernel_kernel_new.cpp:304]   --->   Operation 16 'icmp' 'icmp_ln304' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.54ns)   --->   "%add_ln304 = add i13 %indvar_flatten13, 1" [src/kernel_kernel_new.cpp:304]   --->   Operation 17 'add' 'add_ln304' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln304, label %.loopexit, label %hls_label_6_begin" [src/kernel_kernel_new.cpp:304]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.23ns)   --->   "%c3_V = add i2 %p_04_0, 1" [src/kernel_kernel_new.cpp:304]   --->   Operation 19 'add' 'c3_V' <Predicate = (!icmp_ln304)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.64ns)   --->   "%icmp_ln306 = icmp eq i13 %indvar_flatten, 2048" [src/kernel_kernel_new.cpp:306]   --->   Operation 20 'icmp' 'icmp_ln306' <Predicate = (!icmp_ln304)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.30ns)   --->   "%select_ln879 = select i1 %icmp_ln306, i7 0, i7 %p_053_0" [src/kernel_kernel_new.cpp:312]   --->   Operation 21 'select' 'select_ln879' <Predicate = (!icmp_ln304)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.34ns)   --->   "%icmp_ln879 = icmp eq i2 %c3_V, 0" [src/kernel_kernel_new.cpp:312]   --->   Operation 22 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln304)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.34ns)   --->   "%icmp_ln879_3 = icmp eq i2 %p_04_0, 0" [src/kernel_kernel_new.cpp:312]   --->   Operation 23 'icmp' 'icmp_ln879_3' <Predicate = (!icmp_ln304)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.27ns)   --->   "%select_ln879_26 = select i1 %icmp_ln306, i1 %icmp_ln879, i1 %icmp_ln879_3" [src/kernel_kernel_new.cpp:312]   --->   Operation 24 'select' 'select_ln879_26' <Predicate = (!icmp_ln304)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node and_ln879)   --->   "%xor_ln879 = xor i1 %icmp_ln306, true" [src/kernel_kernel_new.cpp:312]   --->   Operation 25 'xor' 'xor_ln879' <Predicate = (!icmp_ln304)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.61ns)   --->   "%icmp_ln308 = icmp eq i6 %p_067_0, -32" [src/kernel_kernel_new.cpp:308]   --->   Operation 26 'icmp' 'icmp_ln308' <Predicate = (!icmp_ln304)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln879 = and i1 %icmp_ln308, %xor_ln879" [src/kernel_kernel_new.cpp:312]   --->   Operation 27 'and' 'and_ln879' <Predicate = (!icmp_ln304)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.27ns)   --->   "%select_ln304 = select i1 %icmp_ln306, i2 %c3_V, i2 %p_04_0" [src/kernel_kernel_new.cpp:304]   --->   Operation 28 'select' 'select_ln304' <Predicate = (!icmp_ln304)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.40ns)   --->   "%c4_V = add i7 %select_ln879, 1" [src/kernel_kernel_new.cpp:306]   --->   Operation 29 'add' 'c4_V' <Predicate = (!icmp_ln304)> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln544)   --->   "%or_ln544 = or i1 %and_ln879, %icmp_ln306" [src/kernel_kernel_new.cpp:313]   --->   Operation 30 'or' 'or_ln544' <Predicate = (!icmp_ln304)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln544 = select i1 %or_ln544, i6 0, i6 %p_067_0" [src/kernel_kernel_new.cpp:313]   --->   Operation 31 'select' 'select_ln544' <Predicate = (!icmp_ln304)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.30ns)   --->   "%select_ln544_33 = select i1 %and_ln879, i7 %c4_V, i7 %select_ln879" [src/kernel_kernel_new.cpp:313]   --->   Operation 32 'select' 'select_ln544_33' <Predicate = (!icmp_ln304)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %select_ln879_26, label %1, label %2" [src/kernel_kernel_new.cpp:312]   --->   Operation 33 'br' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.43ns)   --->   "%c5_V = add i6 %select_ln544, 1" [src/kernel_kernel_new.cpp:308]   --->   Operation 34 'add' 'c5_V' <Predicate = (!icmp_ln304)> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.54ns)   --->   "%add_ln306 = add i13 %indvar_flatten, 1" [src/kernel_kernel_new.cpp:306]   --->   Operation 35 'add' 'add_ln306' <Predicate = (!icmp_ln304)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.32ns)   --->   "%select_ln306 = select i1 %icmp_ln306, i13 1, i13 %add_ln306" [src/kernel_kernel_new.cpp:306]   --->   Operation 36 'select' 'select_ln306' <Predicate = (!icmp_ln304)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_288 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)"   --->   Operation 37 'speclooptripcount' 'empty_288' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_35 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %select_ln544_33, i5 0)" [src/kernel_kernel_new.cpp:306]   --->   Operation 38 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln306 = zext i12 %tmp_35 to i14" [src/kernel_kernel_new.cpp:306]   --->   Operation 39 'zext' 'zext_ln306' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [src/kernel_kernel_new.cpp:308]   --->   Operation 40 'specregionbegin' 'tmp' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel_new.cpp:309]   --->   Operation 41 'specpipeline' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.21ns)   --->   "%tmp_V = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* %fifo_B_in_V_V)" [src/kernel_kernel_new.cpp:311]   --->   Operation 42 'read' 'tmp_V' <Predicate = (!icmp_ln304)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_3 : Operation 43 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* %fifo_B_out_V_V, i256 %tmp_V)" [src/kernel_kernel_new.cpp:315]   --->   Operation 43 'write' <Predicate = (!select_ln879_26)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br label %hls_label_6_end"   --->   Operation 44 'br' <Predicate = (!select_ln879_26)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i6 %select_ln544 to i14" [src/kernel_kernel_new.cpp:313]   --->   Operation 45 'zext' 'zext_ln321' <Predicate = (select_ln879_26)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln321 = add i14 %zext_ln306, %zext_ln321" [src/kernel_kernel_new.cpp:313]   --->   Operation 46 'add' 'add_ln321' <Predicate = (select_ln879_26)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 47 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln321_3 = add i14 %add_ln321, 2048" [src/kernel_kernel_new.cpp:313]   --->   Operation 47 'add' 'add_ln321_3' <Predicate = (select_ln879_26)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln321_55 = zext i14 %add_ln321_3 to i64" [src/kernel_kernel_new.cpp:313]   --->   Operation 48 'zext' 'zext_ln321_55' <Predicate = (select_ln879_26)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%local_B_V_addr = getelementptr [4096 x i256]* %local_B_V, i64 0, i64 %zext_ln321_55" [src/kernel_kernel_new.cpp:313]   --->   Operation 49 'getelementptr' 'local_B_V_addr' <Predicate = (select_ln879_26)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.15ns)   --->   "store i256 %tmp_V, i256* %local_B_V_addr, align 32" [src/kernel_kernel_new.cpp:313]   --->   Operation 50 'store' <Predicate = (select_ln879_26)> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1024> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br label %hls_label_6_end" [src/kernel_kernel_new.cpp:314]   --->   Operation 51 'br' <Predicate = (select_ln879_26)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp)" [src/kernel_kernel_new.cpp:317]   --->   Operation 52 'specregionend' 'empty' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br label %.preheader" [src/kernel_kernel_new.cpp:308]   --->   Operation 53 'br' <Predicate = (!icmp_ln304)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel_new.cpp:320]   --->   Operation 54 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ local_B_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ fifo_B_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_B_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0    (specmemcore      ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
local_B_V_addr_3   (getelementptr    ) [ 00000]
specmemcore_ln0    (specmemcore      ) [ 00000]
br_ln304           (br               ) [ 01110]
indvar_flatten13   (phi              ) [ 00100]
p_04_0             (phi              ) [ 00100]
indvar_flatten     (phi              ) [ 00100]
p_053_0            (phi              ) [ 00100]
p_067_0            (phi              ) [ 00100]
icmp_ln304         (icmp             ) [ 00110]
add_ln304          (add              ) [ 01110]
br_ln304           (br               ) [ 00000]
c3_V               (add              ) [ 00000]
icmp_ln306         (icmp             ) [ 00000]
select_ln879       (select           ) [ 00000]
icmp_ln879         (icmp             ) [ 00000]
icmp_ln879_3       (icmp             ) [ 00000]
select_ln879_26    (select           ) [ 00110]
xor_ln879          (xor              ) [ 00000]
icmp_ln308         (icmp             ) [ 00000]
and_ln879          (and              ) [ 00000]
select_ln304       (select           ) [ 01110]
c4_V               (add              ) [ 00000]
or_ln544           (or               ) [ 00000]
select_ln544       (select           ) [ 00110]
select_ln544_33    (select           ) [ 01110]
br_ln312           (br               ) [ 00000]
c5_V               (add              ) [ 01110]
add_ln306          (add              ) [ 00000]
select_ln306       (select           ) [ 01110]
empty_288          (speclooptripcount) [ 00000]
tmp_35             (bitconcatenate   ) [ 00000]
zext_ln306         (zext             ) [ 00000]
tmp                (specregionbegin  ) [ 00000]
specpipeline_ln309 (specpipeline     ) [ 00000]
tmp_V              (read             ) [ 00000]
write_ln315        (write            ) [ 00000]
br_ln0             (br               ) [ 00000]
zext_ln321         (zext             ) [ 00000]
add_ln321          (add              ) [ 00000]
add_ln321_3        (add              ) [ 00000]
zext_ln321_55      (zext             ) [ 00000]
local_B_V_addr     (getelementptr    ) [ 00000]
store_ln313        (store            ) [ 00000]
br_ln314           (br               ) [ 00000]
empty              (specregionend    ) [ 00000]
br_ln308           (br               ) [ 01110]
ret_ln320          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="local_B_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_B_V"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_B_in_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_B_out_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_V_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="256" slack="0"/>
<pin id="78" dir="0" index="1" bw="256" slack="0"/>
<pin id="79" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln315_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="256" slack="0"/>
<pin id="85" dir="0" index="2" bw="256" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln315/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="local_B_V_addr_3_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="256" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="13" slack="0"/>
<pin id="94" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_V_addr_3/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="local_B_V_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="256" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="14" slack="0"/>
<pin id="102" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_V_addr/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln313_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="107" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="0"/>
<pin id="110" dir="0" index="4" bw="12" slack="0"/>
<pin id="111" dir="0" index="5" bw="256" slack="2147483647"/>
<pin id="112" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="256" slack="2147483647"/>
<pin id="113" dir="1" index="7" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln313/3 "/>
</bind>
</comp>

<comp id="116" class="1005" name="indvar_flatten13_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="13" slack="1"/>
<pin id="118" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="indvar_flatten13_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="13" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/2 "/>
</bind>
</comp>

<comp id="127" class="1005" name="p_04_0_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="2" slack="1"/>
<pin id="129" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_04_0 (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="p_04_0_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="2" slack="0"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_04_0/2 "/>
</bind>
</comp>

<comp id="138" class="1005" name="indvar_flatten_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="13" slack="1"/>
<pin id="140" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="indvar_flatten_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="13" slack="0"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="p_053_0_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="1"/>
<pin id="151" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_053_0 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="p_053_0_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="7" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_053_0/2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="p_067_0_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="6" slack="1"/>
<pin id="162" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_067_0 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_067_0_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="6" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_067_0/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln304_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="13" slack="0"/>
<pin id="173" dir="0" index="1" bw="13" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln304/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln304_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="13" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln304/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="c3_V_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="2" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c3_V/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln306_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="13" slack="0"/>
<pin id="191" dir="0" index="1" bw="13" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln306/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="select_ln879_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="7" slack="0"/>
<pin id="198" dir="0" index="2" bw="7" slack="0"/>
<pin id="199" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln879/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln879_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="2" slack="0"/>
<pin id="205" dir="0" index="1" bw="2" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln879_3_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="2" slack="0"/>
<pin id="211" dir="0" index="1" bw="2" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_3/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="select_ln879_26_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="1" slack="0"/>
<pin id="219" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln879_26/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="xor_ln879_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln879/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln308_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="6" slack="0"/>
<pin id="231" dir="0" index="1" bw="6" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln308/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="and_ln879_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln879/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="select_ln304_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="2" slack="0"/>
<pin id="244" dir="0" index="2" bw="2" slack="0"/>
<pin id="245" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln304/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="c4_V_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c4_V/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="or_ln544_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln544/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="select_ln544_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="6" slack="0"/>
<pin id="264" dir="0" index="2" bw="6" slack="0"/>
<pin id="265" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln544/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="select_ln544_33_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="7" slack="0"/>
<pin id="272" dir="0" index="2" bw="7" slack="0"/>
<pin id="273" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln544_33/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="c5_V_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="6" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c5_V/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln306_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="13" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln306/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="select_ln306_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="13" slack="0"/>
<pin id="292" dir="0" index="2" bw="13" slack="0"/>
<pin id="293" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln306/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_35_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="12" slack="0"/>
<pin id="299" dir="0" index="1" bw="7" slack="1"/>
<pin id="300" dir="0" index="2" bw="1" slack="0"/>
<pin id="301" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_35/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln306_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="12" slack="0"/>
<pin id="306" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln306/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln321_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="6" slack="1"/>
<pin id="310" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="add_ln321_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="12" slack="0"/>
<pin id="313" dir="0" index="1" bw="6" slack="0"/>
<pin id="314" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="add_ln321_3_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="13" slack="0"/>
<pin id="319" dir="0" index="1" bw="13" slack="0"/>
<pin id="320" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321_3/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln321_55_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="14" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_55/3 "/>
</bind>
</comp>

<comp id="328" class="1005" name="icmp_ln304_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln304 "/>
</bind>
</comp>

<comp id="332" class="1005" name="add_ln304_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="13" slack="0"/>
<pin id="334" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln304 "/>
</bind>
</comp>

<comp id="337" class="1005" name="select_ln879_26_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="1"/>
<pin id="339" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln879_26 "/>
</bind>
</comp>

<comp id="341" class="1005" name="select_ln304_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="2" slack="0"/>
<pin id="343" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln304 "/>
</bind>
</comp>

<comp id="346" class="1005" name="select_ln544_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="6" slack="1"/>
<pin id="348" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln544 "/>
</bind>
</comp>

<comp id="351" class="1005" name="select_ln544_33_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="7" slack="0"/>
<pin id="353" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln544_33 "/>
</bind>
</comp>

<comp id="357" class="1005" name="c5_V_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="6" slack="0"/>
<pin id="359" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="c5_V "/>
</bind>
</comp>

<comp id="362" class="1005" name="select_ln306_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="13" slack="0"/>
<pin id="364" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="select_ln306 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="68" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="70" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="76" pin="2"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="26" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="114"><net_src comp="76" pin="2"/><net_sink comp="105" pin=4"/></net>

<net id="115"><net_src comp="98" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="30" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="120" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="36" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="120" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="38" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="131" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="40" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="142" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="42" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="189" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="32" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="153" pin="4"/><net_sink comp="195" pin=2"/></net>

<net id="207"><net_src comp="183" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="30" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="131" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="30" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="189" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="203" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="209" pin="2"/><net_sink comp="215" pin=2"/></net>

<net id="227"><net_src comp="189" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="44" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="164" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="46" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="229" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="223" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="246"><net_src comp="189" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="183" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="131" pin="4"/><net_sink comp="241" pin=2"/></net>

<net id="253"><net_src comp="195" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="48" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="235" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="189" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="266"><net_src comp="255" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="34" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="164" pin="4"/><net_sink comp="261" pin=2"/></net>

<net id="274"><net_src comp="235" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="249" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="195" pin="3"/><net_sink comp="269" pin=2"/></net>

<net id="281"><net_src comp="261" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="50" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="142" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="38" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="189" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="38" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="283" pin="2"/><net_sink comp="289" pin=2"/></net>

<net id="302"><net_src comp="56" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="58" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="307"><net_src comp="297" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="315"><net_src comp="304" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="308" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="311" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="72" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="331"><net_src comp="171" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="177" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="340"><net_src comp="215" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="241" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="349"><net_src comp="261" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="354"><net_src comp="269" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="360"><net_src comp="277" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="365"><net_src comp="289" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="142" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: local_B_V | {3 }
	Port: fifo_B_in_V_V | {}
	Port: fifo_B_out_V_V | {3 }
 - Input state : 
	Port: B_IO_L2_in_inter_trans : fifo_B_in_V_V | {3 }
	Port: B_IO_L2_in_inter_trans : fifo_B_out_V_V | {}
  - Chain level:
	State 1
		specmemcore_ln0 : 1
	State 2
		icmp_ln304 : 1
		add_ln304 : 1
		br_ln304 : 2
		c3_V : 1
		icmp_ln306 : 1
		select_ln879 : 2
		icmp_ln879 : 2
		icmp_ln879_3 : 1
		select_ln879_26 : 3
		xor_ln879 : 2
		icmp_ln308 : 1
		and_ln879 : 2
		select_ln304 : 2
		c4_V : 3
		or_ln544 : 2
		select_ln544 : 2
		select_ln544_33 : 2
		br_ln312 : 4
		c5_V : 3
		add_ln306 : 1
		select_ln306 : 2
	State 3
		zext_ln306 : 1
		add_ln321 : 2
		add_ln321_3 : 3
		zext_ln321_55 : 4
		local_B_V_addr : 5
		store_ln313 : 6
		empty : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     add_ln304_fu_177    |    0    |    13   |
|          |       c3_V_fu_183       |    0    |    3    |
|          |       c4_V_fu_249       |    0    |    7    |
|    add   |       c5_V_fu_277       |    0    |    6    |
|          |     add_ln306_fu_283    |    0    |    13   |
|          |     add_ln321_fu_311    |    0    |    19   |
|          |    add_ln321_3_fu_317   |    0    |    19   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln304_fu_171    |    0    |    13   |
|          |    icmp_ln306_fu_189    |    0    |    13   |
|   icmp   |    icmp_ln879_fu_203    |    0    |    8    |
|          |   icmp_ln879_3_fu_209   |    0    |    8    |
|          |    icmp_ln308_fu_229    |    0    |    11   |
|----------|-------------------------|---------|---------|
|          |   select_ln879_fu_195   |    0    |    7    |
|          |  select_ln879_26_fu_215 |    0    |    2    |
|  select  |   select_ln304_fu_241   |    0    |    2    |
|          |   select_ln544_fu_261   |    0    |    6    |
|          |  select_ln544_33_fu_269 |    0    |    7    |
|          |   select_ln306_fu_289   |    0    |    13   |
|----------|-------------------------|---------|---------|
|    xor   |     xor_ln879_fu_223    |    0    |    2    |
|----------|-------------------------|---------|---------|
|    and   |     and_ln879_fu_235    |    0    |    2    |
|----------|-------------------------|---------|---------|
|    or    |     or_ln544_fu_255     |    0    |    2    |
|----------|-------------------------|---------|---------|
|   read   |     tmp_V_read_fu_76    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln315_write_fu_82 |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|      tmp_35_fu_297      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    zext_ln306_fu_304    |    0    |    0    |
|   zext   |    zext_ln321_fu_308    |    0    |    0    |
|          |   zext_ln321_55_fu_323  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   176   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln304_reg_332   |   13   |
|      c5_V_reg_357      |    6   |
|   icmp_ln304_reg_328   |    1   |
|indvar_flatten13_reg_116|   13   |
| indvar_flatten_reg_138 |   13   |
|     p_04_0_reg_127     |    2   |
|     p_053_0_reg_149    |    7   |
|     p_067_0_reg_160    |    6   |
|  select_ln304_reg_341  |    2   |
|  select_ln306_reg_362  |   13   |
| select_ln544_33_reg_351|    7   |
|  select_ln544_reg_346  |    6   |
| select_ln879_26_reg_337|    1   |
+------------------------+--------+
|          Total         |   90   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   176  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   90   |    -   |
+-----------+--------+--------+
|   Total   |   90   |   176  |
+-----------+--------+--------+
