<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: atcbmc301_us_read_addr_ctrl</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_atcbmc301_us_read_addr_ctrl'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_atcbmc301_us_read_addr_ctrl')">atcbmc301_us_read_addr_ctrl</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.98</td>
<td class="s8 cl rt"><a href="mod8.html#Line" > 83.05</a></td>
<td class="s6 cl rt"><a href="mod8.html#Cond" > 64.29</a></td>
<td class="s2 cl rt"><a href="mod8.html#Toggle" > 22.90</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod8.html#Branch" > 73.68</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod8.html#inst_tag_20"  onclick="showContent('inst_tag_20')">gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_ar_addr</a></td>
<td class="s6 cl rt"> 60.98</td>
<td class="s8 cl rt"><a href="mod8.html#Line" > 83.05</a></td>
<td class="s6 cl rt"><a href="mod8.html#Cond" > 64.29</a></td>
<td class="s2 cl rt"><a href="mod8.html#Toggle" > 22.90</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod8.html#Branch" > 73.68</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_atcbmc301_us_read_addr_ctrl'>
<hr>
<a name="inst_tag_20"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy57.html#tag_urg_inst_20" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.us0_ctrl.us_ar_addr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.98</td>
<td class="s8 cl rt"><a href="mod8.html#Line" > 83.05</a></td>
<td class="s6 cl rt"><a href="mod8.html#Cond" > 64.29</a></td>
<td class="s2 cl rt"><a href="mod8.html#Toggle" > 22.90</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod8.html#Branch" > 73.68</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.98</td>
<td class="s8 cl rt"> 83.05</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s2 cl rt"> 22.90</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.68</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 57.96</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.96</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod46.html#inst_tag_1420" >us0_ctrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_atcbmc301_us_read_addr_ctrl'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod8.html" >atcbmc301_us_read_addr_ctrl</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>59</td><td>49</td><td>83.05</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1208</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1222</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1359</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>1368</td><td>18</td><td>10</td><td>55.56</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1391</td><td>16</td><td>16</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1412</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1426</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1435</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
1207                    always @(posedge aclk or negedge aresetn) begin
1208       1/1              if (!aresetn) begin
1209       1/1                  slv1_arvalid &lt;= 1'b0;
1210                        end
1211                        else begin
1212       1/1                  slv1_arvalid &lt;= s14 ? s12[1] : (slv1_arvalid &amp; ~s11[1]);
1213                        end
1214                    end
1215                    
1216                    assign s9[1] = slv1_arvalid;
1217                    assign s13[1] = master_arvalid &amp; slv1_connect &amp; (slv1_masked_base_addr == ({{(65 - ADDR_WIDTH){1'b0}},s10} &amp; slv1_addr_mask));
1218                    assign s12[1] = s13[1] &amp; (~s13[0]);
1219                    assign s11[1] = (slv1_ar_mid == self_id) &amp; slv1_arready &amp; slv1_connect;
1220                    reg slv2_arvalid;
1221                    always @(posedge aclk or negedge aresetn) begin
1222       1/1              if (!aresetn) begin
1223       1/1                  slv2_arvalid &lt;= 1'b0;
1224                        end
1225                        else begin
1226       1/1                  slv2_arvalid &lt;= s14 ? s12[2] : (slv2_arvalid &amp; ~s11[2]);
1227                        end
1228                    end
1229                    
1230                    assign s9[2] = slv2_arvalid;
1231                    assign s13[2] = master_arvalid &amp; slv2_connect &amp; (slv2_masked_base_addr == ({{(65 - ADDR_WIDTH){1'b0}},s10} &amp; slv2_addr_mask));
1232                    assign s12[2] = s13[2] &amp; (~(|s13[1:0]));
1233                    assign s11[2] = (slv2_ar_mid == self_id) &amp; slv2_arready &amp; slv2_connect;
1234                    assign s12[3] = 1'b0;
1235                    assign s13[3] = 1'b0;
1236                    assign s11[3] = 1'b0;
1237                    assign s9[3] = 1'b0;
1238                    assign s12[4] = 1'b0;
1239                    assign s13[4] = 1'b0;
1240                    assign s11[4] = 1'b0;
1241                    assign s9[4] = 1'b0;
1242                    assign s12[5] = 1'b0;
1243                    assign s13[5] = 1'b0;
1244                    assign s11[5] = 1'b0;
1245                    assign s9[5] = 1'b0;
1246                    assign s12[6] = 1'b0;
1247                    assign s13[6] = 1'b0;
1248                    assign s11[6] = 1'b0;
1249                    assign s9[6] = 1'b0;
1250                    assign s12[7] = 1'b0;
1251                    assign s13[7] = 1'b0;
1252                    assign s11[7] = 1'b0;
1253                    assign s9[7] = 1'b0;
1254                    assign s12[8] = 1'b0;
1255                    assign s13[8] = 1'b0;
1256                    assign s11[8] = 1'b0;
1257                    assign s9[8] = 1'b0;
1258                    assign s12[9] = 1'b0;
1259                    assign s13[9] = 1'b0;
1260                    assign s11[9] = 1'b0;
1261                    assign s9[9] = 1'b0;
1262                    assign s12[10] = 1'b0;
1263                    assign s13[10] = 1'b0;
1264                    assign s11[10] = 1'b0;
1265                    assign s9[10] = 1'b0;
1266                    assign s12[11] = 1'b0;
1267                    assign s13[11] = 1'b0;
1268                    assign s11[11] = 1'b0;
1269                    assign s9[11] = 1'b0;
1270                    assign s12[12] = 1'b0;
1271                    assign s13[12] = 1'b0;
1272                    assign s11[12] = 1'b0;
1273                    assign s9[12] = 1'b0;
1274                    assign s12[13] = 1'b0;
1275                    assign s13[13] = 1'b0;
1276                    assign s11[13] = 1'b0;
1277                    assign s9[13] = 1'b0;
1278                    assign s12[14] = 1'b0;
1279                    assign s13[14] = 1'b0;
1280                    assign s11[14] = 1'b0;
1281                    assign s9[14] = 1'b0;
1282                    assign s12[15] = 1'b0;
1283                    assign s13[15] = 1'b0;
1284                    assign s11[15] = 1'b0;
1285                    assign s9[15] = 1'b0;
1286                    assign s12[16] = 1'b0;
1287                    assign s13[16] = 1'b0;
1288                    assign s11[16] = 1'b0;
1289                    assign s9[16] = 1'b0;
1290                    assign s12[17] = 1'b0;
1291                    assign s13[17] = 1'b0;
1292                    assign s11[17] = 1'b0;
1293                    assign s9[17] = 1'b0;
1294                    assign s12[18] = 1'b0;
1295                    assign s13[18] = 1'b0;
1296                    assign s11[18] = 1'b0;
1297                    assign s9[18] = 1'b0;
1298                    assign s12[19] = 1'b0;
1299                    assign s13[19] = 1'b0;
1300                    assign s11[19] = 1'b0;
1301                    assign s9[19] = 1'b0;
1302                    assign s12[20] = 1'b0;
1303                    assign s13[20] = 1'b0;
1304                    assign s11[20] = 1'b0;
1305                    assign s9[20] = 1'b0;
1306                    assign s12[21] = 1'b0;
1307                    assign s13[21] = 1'b0;
1308                    assign s11[21] = 1'b0;
1309                    assign s9[21] = 1'b0;
1310                    assign s12[22] = 1'b0;
1311                    assign s13[22] = 1'b0;
1312                    assign s11[22] = 1'b0;
1313                    assign s9[22] = 1'b0;
1314                    assign s12[23] = 1'b0;
1315                    assign s13[23] = 1'b0;
1316                    assign s11[23] = 1'b0;
1317                    assign s9[23] = 1'b0;
1318                    assign s12[24] = 1'b0;
1319                    assign s13[24] = 1'b0;
1320                    assign s11[24] = 1'b0;
1321                    assign s9[24] = 1'b0;
1322                    assign s12[25] = 1'b0;
1323                    assign s13[25] = 1'b0;
1324                    assign s11[25] = 1'b0;
1325                    assign s9[25] = 1'b0;
1326                    assign s12[26] = 1'b0;
1327                    assign s13[26] = 1'b0;
1328                    assign s11[26] = 1'b0;
1329                    assign s9[26] = 1'b0;
1330                    assign s12[27] = 1'b0;
1331                    assign s13[27] = 1'b0;
1332                    assign s11[27] = 1'b0;
1333                    assign s9[27] = 1'b0;
1334                    assign s12[28] = 1'b0;
1335                    assign s13[28] = 1'b0;
1336                    assign s11[28] = 1'b0;
1337                    assign s9[28] = 1'b0;
1338                    assign s12[29] = 1'b0;
1339                    assign s13[29] = 1'b0;
1340                    assign s11[29] = 1'b0;
1341                    assign s9[29] = 1'b0;
1342                    assign s12[30] = 1'b0;
1343                    assign s13[30] = 1'b0;
1344                    assign s11[30] = 1'b0;
1345                    assign s9[30] = 1'b0;
1346                    assign s12[31] = 1'b0;
1347                    assign s13[31] = 1'b0;
1348                    assign s11[31] = 1'b0;
1349                    assign s9[31] = 1'b0;
1350                    assign us_arready = ~s8;
1351                    assign master_arvalid = s8 | us_arvalid;
1352                    assign s10 = s8 ? s0 : us_araddr;
1353                    assign master_arid = s8 ? s7 : us_arid;
1354                    assign master_arlock = s8 ? s4 : us_arlock;
1355                    assign s14 = ~|(s9 &amp; ~s11) &amp; s15 &amp; ~s16;
1356                    assign s15 = ~dec_err_rvalid &amp; (s18 ? ar_outstanding_idle : ar_outstanding_ready);
1357                    assign s16 = (master_arlock &amp; (~(ar_outstanding_idle &amp; ~us_rvalid) | (mst_awlocking &amp; (locking_awid == master_arid))));
1358                    always @(posedge aclk or negedge aresetn) begin
1359       1/1              if (!aresetn) begin
1360       1/1                  s8 &lt;= 1'b0;
1361                        end
1362                        else begin
1363       1/1                  s8 &lt;= master_arvalid &amp; ~s14;
1364                        end
1365                    end
1366                    
1367                    always @(posedge aclk or negedge aresetn) begin
1368       1/1              if (!aresetn) begin
1369       1/1                  s0 &lt;= {ADDR_WIDTH{1'b0}};
1370       1/1                  s1 &lt;= 8'b0;
1371       1/1                  s2 &lt;= 3'b0;
1372       1/1                  s3 &lt;= 2'b0;
1373       1/1                  s5 &lt;= 4'b0;
1374       1/1                  s4 &lt;= 1'b0;
1375       1/1                  s6 &lt;= 3'b0;
1376       1/1                  s7 &lt;= {ID_WIDTH{1'b0}};
1377                        end
1378       1/1              else if (us_arvalid &amp; ~s14 &amp; ~s8) begin
1379       <font color = "red">0/1     ==>          s0 &lt;= us_araddr;</font>
1380       <font color = "red">0/1     ==>          s1 &lt;= us_arlen;</font>
1381       <font color = "red">0/1     ==>          s2 &lt;= us_arsize;</font>
1382       <font color = "red">0/1     ==>          s3 &lt;= us_arburst;</font>
1383       <font color = "red">0/1     ==>          s5 &lt;= us_arcache;</font>
1384       <font color = "red">0/1     ==>          s4 &lt;= us_arlock;</font>
1385       <font color = "red">0/1     ==>          s6 &lt;= us_arprot;</font>
1386       <font color = "red">0/1     ==>          s7 &lt;= us_arid;</font>
1387                        end
                        MISSING_ELSE
1388                    end
1389                    
1390                    always @(posedge aclk or negedge aresetn) begin
1391       1/1              if (!aresetn) begin
1392       1/1                  mst_araddr &lt;= {ADDR_WIDTH{1'b0}};
1393       1/1                  mst_arsize &lt;= 3'b0;
1394       1/1                  mst_arburst &lt;= 2'b0;
1395       1/1                  mst_arcache &lt;= 4'b0;
1396       1/1                  mst_arlock &lt;= 1'b0;
1397       1/1                  mst_arprot &lt;= 3'b0;
1398       1/1                  mst_arid &lt;= {ID_WIDTH{1'b0}};
1399                        end
1400       1/1              else if (master_arvalid &amp;&amp; s14) begin
1401       1/1                  mst_araddr &lt;= s10;
1402       1/1                  mst_arsize &lt;= s8 ? s2 : us_arsize;
1403       1/1                  mst_arburst &lt;= s8 ? s3 : us_arburst;
1404       1/1                  mst_arcache &lt;= s8 ? s5 : us_arcache;
1405       1/1                  mst_arlock &lt;= master_arlock;
1406       1/1                  mst_arprot &lt;= s8 ? s6 : us_arprot;
1407       1/1                  mst_arid &lt;= master_arid;
1408                        end
                        MISSING_ELSE
1409                    end
1410                    
1411                    always @(posedge aclk or negedge aresetn) begin
1412       1/1              if (!aresetn) begin
1413       1/1                  mst_arlen &lt;= 8'h0;
1414                        end
1415       1/1              else if (master_arvalid &amp;&amp; s14) begin
1416       1/1                  mst_arlen &lt;= s8 ? s1 : us_arlen;
1417                        end
1418                        else begin
1419       1/1                  mst_arlen &lt;= mst_arlen - {7'b0,dec_err_rvalid &amp; dec_err_rready &amp; (mst_arlen != 8'h0)};
1420                        end
1421                    end
1422                    
1423                    assign dec_err_rd_resp_data = {2'b11,(mst_arlen == 8'h0),{DATA_WIDTH{1'b0}}};
1424                    assign dec_err_rid = mst_arid;
1425                    always @(posedge aclk or negedge aresetn) begin
1426       1/1              if (!aresetn) begin
1427       1/1                  dec_err_rvalid &lt;= 1'b0;
1428                        end
1429                        else begin
1430       1/1                  dec_err_rvalid &lt;= s14 ? s18 : (dec_err_rvalid &amp; ~(dec_err_rready &amp; (mst_arlen == 8'h0)));
1431                        end
1432                    end
1433                    
1434                    always @(posedge aclk or negedge aresetn) begin
1435       1/1              if (!aresetn) begin
1436       1/1                  mst_arlocking &lt;= 1'b0;
1437       1/1                  locking_arid &lt;= {ID_WIDTH{1'b0}};
1438                        end
1439       1/1              else if (master_arvalid &amp; s14 &amp; master_arlock) begin
1440       <font color = "red">0/1     ==>          mst_arlocking &lt;= 1'b1;</font>
1441       <font color = "red">0/1     ==>          locking_arid &lt;= master_arid;</font>
1442                        end
1443       1/1              else if (us_rvalid &amp; us_rready &amp; us_rlast &amp; (us_rid == locking_arid)) begin
1444       1/1                  mst_arlocking &lt;= 1'b0;
1445                        end
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod8.html" >atcbmc301_us_read_addr_ctrl</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>28</td><td>18</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>28</td><td>18</td><td>64.29</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1212
 EXPRESSION (s14 ? s12[1] : ((slv1_arvalid &amp; (~s11[1]))))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1226
 EXPRESSION (s14 ? s12[2] : ((slv2_arvalid &amp; (~s11[2]))))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1352
 EXPRESSION (s8 ? s0 : us_araddr)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1353
 EXPRESSION (s8 ? s7 : us_arid)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1354
 EXPRESSION (s8 ? s4 : us_arlock)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1400
 EXPRESSION (master_arvalid &amp;&amp; s14)
             -------1------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1402
 EXPRESSION (s8 ? s2 : us_arsize)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1403
 EXPRESSION (s8 ? s3 : us_arburst)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1404
 EXPRESSION (s8 ? s5 : us_arcache)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1406
 EXPRESSION (s8 ? s6 : us_arprot)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1415
 EXPRESSION (master_arvalid &amp;&amp; s14)
             -------1------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1416
 EXPRESSION (s8 ? s1 : us_arlen)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1430
 EXPRESSION (s14 ? s18 : ((dec_err_rvalid &amp; (~(dec_err_rready &amp; (mst_arlen == 8'b0))))))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod8.html" >atcbmc301_us_read_addr_ctrl</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">15</td>
<td class="rt">28.85 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">1000</td>
<td class="rt">229</td>
<td class="rt">22.90 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">500</td>
<td class="rt">120</td>
<td class="rt">24.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">500</td>
<td class="rt">109</td>
<td class="rt">21.80 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">15</td>
<td class="rt">28.85 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">1000</td>
<td class="rt">229</td>
<td class="rt">22.90 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">500</td>
<td class="rt">120</td>
<td class="rt">24.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">500</td>
<td class="rt">109</td>
<td class="rt">21.80 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>self_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slv1_ar_mid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>slv1_arready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slv1_masked_base_addr[64:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slv1_addr_mask[64:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slv1_arvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv1_connect</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slv2_ar_mid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>slv2_arready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>slv2_masked_base_addr[64:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slv2_addr_mask[64:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slv2_arvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv2_connect</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>us_araddr[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>us_araddr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>us_araddr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>us_araddr[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>us_araddr[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>us_araddr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>us_araddr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>us_arlen[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>us_arlen[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>us_arsize[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>us_arsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>us_arburst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>us_arlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>us_arcache[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>us_arcache[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>us_arprot[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>us_arprot[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>us_arid[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>us_arid[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>us_arid[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>us_arvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>us_arready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mst_araddr[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mst_araddr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mst_araddr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mst_araddr[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mst_araddr[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mst_araddr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mst_araddr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mst_arlen[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mst_arlen[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mst_arsize[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mst_arsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mst_arburst[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mst_arburst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mst_arlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mst_arcache[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mst_arcache[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mst_arprot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mst_arid[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mst_arid[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mst_arid[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dec_err_rvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>us_rid[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>us_rid[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>us_rid[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>us_rlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>us_rready</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>us_rvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>master_arlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>master_arvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>master_arid[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>master_arid[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>master_arid[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mst_arlocking</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>locking_arid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mst_awlocking</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>locking_awid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dec_err_rready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dec_err_rd_resp_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dec_err_rd_resp_data[64]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dec_err_rd_resp_data[66:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dec_err_rid[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dec_err_rid[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dec_err_rid[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ar_outstanding_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ar_outstanding_id[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ar_outstanding_id[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ar_outstanding_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ar_outstanding_idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>aclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>aresetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod8.html" >atcbmc301_us_read_addr_ctrl</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">38</td>
<td class="rt">28</td>
<td class="rt">73.68 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1352</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1353</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1354</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1208</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1222</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1359</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1368</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1391</td>
<td class="rt">10</td>
<td class="rt">6</td>
<td class="rt">60.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">1412</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1426</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">1435</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1352       assign s10 = s8 ? s0 : us_araddr;
                           <font color = "red">-1-</font>  
                           <font color = "red">==></font>  
                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1353       assign master_arid = s8 ? s7 : us_arid;
                                   <font color = "red">-1-</font>  
                                   <font color = "red">==></font>  
                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1354       assign master_arlock = s8 ? s4 : us_arlock;
                                     <font color = "red">-1-</font>  
                                     <font color = "red">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1208           if (!aresetn) begin
               <font color = "green">-1-</font>  
1209               slv1_arvalid <= 1'b0;
           <font color = "green">        ==></font>
1210           end
1211           else begin
1212               slv1_arvalid <= s14 ? s12[1] : (slv1_arvalid & ~s11[1]);
                                       <font color = "green">-2-</font>  
                                       <font color = "green">==></font>  
                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1222           if (!aresetn) begin
               <font color = "green">-1-</font>  
1223               slv2_arvalid <= 1'b0;
           <font color = "green">        ==></font>
1224           end
1225           else begin
1226               slv2_arvalid <= s14 ? s12[2] : (slv2_arvalid & ~s11[2]);
                                       <font color = "green">-2-</font>  
                                       <font color = "green">==></font>  
                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1359           if (!aresetn) begin
               <font color = "green">-1-</font>  
1360               s8 <= 1'b0;
           <font color = "green">        ==></font>
1361           end
1362           else begin
1363               s8 <= master_arvalid & ~s14;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1368           if (!aresetn) begin
               <font color = "green">-1-</font>  
1369               s0 <= {ADDR_WIDTH{1'b0}};
           <font color = "green">        ==></font>
1370               s1 <= 8'b0;
1371               s2 <= 3'b0;
1372               s3 <= 2'b0;
1373               s5 <= 4'b0;
1374               s4 <= 1'b0;
1375               s6 <= 3'b0;
1376               s7 <= {ID_WIDTH{1'b0}};
1377           end
1378           else if (us_arvalid & ~s14 & ~s8) begin
                    <font color = "red">-2-</font>  
1379               s0 <= us_araddr;
           <font color = "red">        ==></font>
1380               s1 <= us_arlen;
1381               s2 <= us_arsize;
1382               s3 <= us_arburst;
1383               s5 <= us_arcache;
1384               s4 <= us_arlock;
1385               s6 <= us_arprot;
1386               s7 <= us_arid;
1387           end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1391           if (!aresetn) begin
               <font color = "green">-1-</font>  
1392               mst_araddr <= {ADDR_WIDTH{1'b0}};
           <font color = "green">        ==></font>
1393               mst_arsize <= 3'b0;
1394               mst_arburst <= 2'b0;
1395               mst_arcache <= 4'b0;
1396               mst_arlock <= 1'b0;
1397               mst_arprot <= 3'b0;
1398               mst_arid <= {ID_WIDTH{1'b0}};
1399           end
1400           else if (master_arvalid && s14) begin
                    <font color = "green">-2-</font>  
1401               mst_araddr <= s10;
1402               mst_arsize <= s8 ? s2 : us_arsize;
                                    <font color = "red">-3-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
1403               mst_arburst <= s8 ? s3 : us_arburst;
                                     <font color = "red">-4-</font>  
                                     <font color = "red">==></font>  
                                     <font color = "green">==></font>  
1404               mst_arcache <= s8 ? s5 : us_arcache;
                                     <font color = "red">-5-</font>  
                                     <font color = "red">==></font>  
                                     <font color = "green">==></font>  
1405               mst_arlock <= master_arlock;
1406               mst_arprot <= s8 ? s6 : us_arprot;
                                    <font color = "red">-6-</font>  
                                    <font color = "red">==></font>  
                                    <font color = "green">==></font>  
1407               mst_arid <= master_arid;
1408           end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1412           if (!aresetn) begin
               <font color = "green">-1-</font>  
1413               mst_arlen <= 8'h0;
           <font color = "green">        ==></font>
1414           end
1415           else if (master_arvalid && s14) begin
                    <font color = "green">-2-</font>  
1416               mst_arlen <= s8 ? s1 : us_arlen;
                                   <font color = "red">-3-</font>  
                                   <font color = "red">==></font>  
                                   <font color = "green">==></font>  
1417           end
1418           else begin
1419               mst_arlen <= mst_arlen - {7'b0,dec_err_rvalid & dec_err_rready & (mst_arlen != 8'h0)};
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1426           if (!aresetn) begin
               <font color = "green">-1-</font>  
1427               dec_err_rvalid <= 1'b0;
           <font color = "green">        ==></font>
1428           end
1429           else begin
1430               dec_err_rvalid <= s14 ? s18 : (dec_err_rvalid & ~(dec_err_rready & (mst_arlen == 8'h0)));
                                         <font color = "green">-2-</font>  
                                         <font color = "green">==></font>  
                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1435           if (!aresetn) begin
               <font color = "green">-1-</font>  
1436               mst_arlocking <= 1'b0;
           <font color = "green">        ==></font>
1437               locking_arid <= {ID_WIDTH{1'b0}};
1438           end
1439           else if (master_arvalid & s14 & master_arlock) begin
                    <font color = "red">-2-</font>  
1440               mst_arlocking <= 1'b1;
           <font color = "red">        ==></font>
1441               locking_arid <= master_arid;
1442           end
1443           else if (us_rvalid & us_rready & us_rlast & (us_rid == locking_arid)) begin
                    <font color = "green">-3-</font>  
1444               mst_arlocking <= 1'b0;
           <font color = "green">        ==></font>
1445           end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_20">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_atcbmc301_us_read_addr_ctrl">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
