
<!DOCTYPE html>

<html class="no-js" lang="zh">
<head>
<meta charset="utf-8"/>
<meta content="width=device-width,initial-scale=1" name="viewport"/>
<meta content="杰哥的{运维,编程,调板子}小笔记" name="description"/>
<link href="https://jia.je/page/3/" rel="canonical"/>
<link href="../../about/" rel="next"/>
<link href="../../feed_rss_created.xml" rel="alternate" title="RSS 订阅" type="application/rss+xml"/>
<link href="../../feed_rss_updated.xml" rel="alternate" title="已更新内容的 RSS 订阅" type="application/rss+xml"/>
<link href="../../assets/images/favicon.png" rel="icon"/>
<meta content="mkdocs-1.4.3, mkdocs-material-9.2.0-b0" name="generator"/>
<title>博客 - 杰哥的{运维,编程,调板子}小笔记</title>
<link href="../../assets/stylesheets/main.0c456da8.min.css" rel="stylesheet"/>
<link crossorigin="" href="https://fonts.gstatic.com" rel="preconnect"/>
<link href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&amp;display=fallback" rel="stylesheet"/>
<style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
<script>__md_scope=new URL("../..",location),__md_hash=e=>[...e].reduce((e,_)=>(e<<5)-e+_.charCodeAt(0),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
</head>
<body dir="ltr">
<script>var palette=__md_get("__palette");if(palette&&"object"==typeof palette.color)for(var key of Object.keys(palette.color))document.body.setAttribute("data-md-color-"+key,palette.color[key])</script>
<input autocomplete="off" class="md-toggle" data-md-toggle="drawer" id="__drawer" type="checkbox"/>
<input autocomplete="off" class="md-toggle" data-md-toggle="search" id="__search" type="checkbox"/>
<label class="md-overlay" for="__drawer"></label>
<div data-md-component="skip">
<a class="md-skip" href="#_1">
          跳转至
        </a>
</div>
<div data-md-component="announce">
</div>
<header class="md-header md-header--shadow md-header--lifted" data-md-component="header">
<nav aria-label="页眉" class="md-header__inner md-grid">
<a aria-label="杰哥的{运维,编程,调板子}小笔记" class="md-header__button md-logo" data-md-component="logo" href="../.." title="杰哥的{运维,编程,调板子}小笔记">
<svg viewbox="0 0 24 24" xmlns="http://www.w3.org/2000/svg"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54Z"></path></svg>
</a>
<label class="md-header__button md-icon" for="__drawer">
<svg viewbox="0 0 24 24" xmlns="http://www.w3.org/2000/svg"><path d="M3 6h18v2H3V6m0 5h18v2H3v-2m0 5h18v2H3v-2Z"></path></svg>
</label>
<div class="md-header__title" data-md-component="header-title">
<div class="md-header__ellipsis">
<div class="md-header__topic">
<span class="md-ellipsis">
            杰哥的{运维,编程,调板子}小笔记
          </span>
</div>
<div class="md-header__topic" data-md-component="header-topic">
<span class="md-ellipsis">
            
              博客
            
          </span>
</div>
</div>
</div>
<label class="md-header__button md-icon" for="__search">
<svg viewbox="0 0 24 24" xmlns="http://www.w3.org/2000/svg"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"></path></svg>
</label>
<div class="md-search" data-md-component="search" role="dialog">
<label class="md-search__overlay" for="__search"></label>
<div class="md-search__inner" role="search">
<form class="md-search__form" name="search">
<input aria-label="搜索" autocapitalize="off" autocomplete="off" autocorrect="off" class="md-search__input" data-md-component="search-query" name="query" placeholder="搜索" required="" spellcheck="false" type="text"/>
<label class="md-search__icon md-icon" for="__search">
<svg viewbox="0 0 24 24" xmlns="http://www.w3.org/2000/svg"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"></path></svg>
<svg viewbox="0 0 24 24" xmlns="http://www.w3.org/2000/svg"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"></path></svg>
</label>
<nav aria-label="查找" class="md-search__options">
<button aria-label="清空当前内容" class="md-search__icon md-icon" tabindex="-1" title="清空当前内容" type="reset">
<svg viewbox="0 0 24 24" xmlns="http://www.w3.org/2000/svg"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12 19 6.41Z"></path></svg>
</button>
</nav>
</form>
<div class="md-search__output">
<div class="md-search__scrollwrap" data-md-scrollfix="">
<div class="md-search-result" data-md-component="search-result">
<div class="md-search-result__meta">
            正在初始化搜索引擎
          </div>
<ol class="md-search-result__list" role="presentation"></ol>
</div>
</div>
</div>
</div>
</div>
</nav>
<nav aria-label="标签" class="md-tabs" data-md-component="tabs">
<div class="md-grid">
<ul class="md-tabs__list">
<li class="md-tabs__item md-tabs__item--active">
<a class="md-tabs__link" href="../..">
        
  
    
  
  博客

      </a>
</li>
<li class="md-tabs__item">
<a class="md-tabs__link" href="../../about/">
        
  
    
  
  关于

      </a>
</li>
<li class="md-tabs__item">
<a class="md-tabs__link" href="../../open-source-contributions/">
        
  
    
  
  开源

      </a>
</li>
<li class="md-tabs__item">
<a class="md-tabs__link" href="../../tags/">
        
  
    
  
  标签

      </a>
</li>
<li class="md-tabs__item">
<a class="md-tabs__link" href="/kb/">
        
  
    
  
  知识库

      </a>
</li>
<li class="md-tabs__item">
<a class="md-tabs__link" href="../../series/">
        
  
    
  
  系列

      </a>
</li>
<li class="md-tabs__item">
<a class="md-tabs__link" href="../../projects/">
        
  
    
  
  项目

      </a>
</li>
<li class="md-tabs__item">
<a class="md-tabs__link" href="../../tools/">
        
  
    
  
  工具

      </a>
</li>
<li class="md-tabs__item">
<a class="md-tabs__link" href="/feed.xml">
        
  
    
  
  订阅

      </a>
</li>
<li class="md-tabs__item">
<a class="md-tabs__link" href="../../archive/2023/">
          
  
  归档

        </a>
</li>
<li class="md-tabs__item">
<a class="md-tabs__link" href="../../category/crypto/">
          
  
  分类

        </a>
</li>
</ul>
</div>
</nav>
</header>
<div class="md-container" data-md-component="container">
<main class="md-main" data-md-component="main">
<div class="md-main__inner md-grid">
<div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation">
<div class="md-sidebar__scrollwrap">
<div class="md-sidebar__inner">
<nav aria-label="导航栏" class="md-nav md-nav--primary md-nav--lifted md-nav--integrated" data-md-level="0">
<label class="md-nav__title" for="__drawer">
<a aria-label="杰哥的{运维,编程,调板子}小笔记" class="md-nav__button md-logo" data-md-component="logo" href="../.." title="杰哥的{运维,编程,调板子}小笔记">
<svg viewbox="0 0 24 24" xmlns="http://www.w3.org/2000/svg"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54Z"></path></svg>
</a>
    杰哥的{运维,编程,调板子}小笔记
  </label>
<ul class="md-nav__list" data-md-scrollfix="">
<li class="md-nav__item md-nav__item--active">
<a class="md-nav__link" href="../..">
<span class="md-ellipsis">
    博客
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../../about/">
<span class="md-ellipsis">
    关于
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../../open-source-contributions/">
<span class="md-ellipsis">
    开源
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../../tags/">
<span class="md-ellipsis">
    标签
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="/kb/">
<span class="md-ellipsis">
    知识库
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../../series/">
<span class="md-ellipsis">
    系列
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../../projects/">
<span class="md-ellipsis">
    项目
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../../tools/">
<span class="md-ellipsis">
    工具
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="/feed.xml">
<span class="md-ellipsis">
    订阅
  </span>
</a>
</li>
<li class="md-nav__item md-nav__item--nested">
<input class="md-nav__toggle md-toggle" id="__nav_10" type="checkbox"/>
<label class="md-nav__link" for="__nav_10" id="__nav_10_label" tabindex="0">
<span class="md-ellipsis">
    归档
  </span>
<span class="md-nav__icon md-icon"></span>
</label>
<nav aria-expanded="false" aria-labelledby="__nav_10_label" class="md-nav" data-md-level="1">
<label class="md-nav__title" for="__nav_10">
<span class="md-nav__icon md-icon"></span>
            归档
          </label>
<ul class="md-nav__list" data-md-scrollfix="">
<li class="md-nav__item">
<a class="md-nav__link" href="../../archive/2023/">
<span class="md-ellipsis">
    2023
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../../archive/2022/">
<span class="md-ellipsis">
    2022
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../../archive/2021/">
<span class="md-ellipsis">
    2021
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../../archive/2020/">
<span class="md-ellipsis">
    2020
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../../archive/2019/">
<span class="md-ellipsis">
    2019
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../../archive/2018/">
<span class="md-ellipsis">
    2018
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../../archive/2017/">
<span class="md-ellipsis">
    2017
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../../archive/2016/">
<span class="md-ellipsis">
    2016
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../../archive/2014/">
<span class="md-ellipsis">
    2014
  </span>
</a>
</li>
</ul>
</nav>
</li>
<li class="md-nav__item md-nav__item--nested">
<input class="md-nav__toggle md-toggle" id="__nav_11" type="checkbox"/>
<label class="md-nav__link" for="__nav_11" id="__nav_11_label" tabindex="0">
<span class="md-ellipsis">
    分类
  </span>
<span class="md-nav__icon md-icon"></span>
</label>
<nav aria-expanded="false" aria-labelledby="__nav_11_label" class="md-nav" data-md-level="1">
<label class="md-nav__title" for="__nav_11">
<span class="md-nav__icon md-icon"></span>
            分类
          </label>
<ul class="md-nav__list" data-md-scrollfix="">
<li class="md-nav__item">
<a class="md-nav__link" href="../../category/crypto/">
<span class="md-ellipsis">
    crypto
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../../category/csdn/">
<span class="md-ellipsis">
    csdn
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../../category/ctf/">
<span class="md-ellipsis">
    ctf
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../../category/devops/">
<span class="md-ellipsis">
    devops
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../../category/hardware/">
<span class="md-ellipsis">
    hardware
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../../category/life/">
<span class="md-ellipsis">
    life
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../../category/logo/">
<span class="md-ellipsis">
    logo
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../../category/meta/">
<span class="md-ellipsis">
    meta
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../../category/misc/">
<span class="md-ellipsis">
    misc
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../../category/networking/">
<span class="md-ellipsis">
    networking
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../../category/news/">
<span class="md-ellipsis">
    news
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../../category/os/">
<span class="md-ellipsis">
    os
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../../category/others/">
<span class="md-ellipsis">
    others
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../../category/programming/">
<span class="md-ellipsis">
    programming
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../../category/software/">
<span class="md-ellipsis">
    software
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../../category/speech/">
<span class="md-ellipsis">
    speech
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../../category/system/">
<span class="md-ellipsis">
    system
  </span>
</a>
</li>
<li class="md-nav__item">
<a class="md-nav__link" href="../../category/unboxing/">
<span class="md-ellipsis">
    unboxing
  </span>
</a>
</li>
</ul>
</nav>
</li>
</ul>
</nav>
</div>
</div>
</div>
<div class="md-content" data-md-component="content">
<div class="md-content__inner">
<header class="md-typeset">
<h1 id="_1"><a class="toclink" href="#_1">博客</a></h1>
</header>
<article class="md-post md-post--excerpt">
<header class="md-post__header">
<div class="md-post__meta md-meta">
<ul class="md-meta__list">
<li class="md-meta__item">
<time datetime="2023-04-09 00:00:00">2023年4月9日</time></li>
<li class="md-meta__item">
            分类于
            
              <a class="md-meta__link" href="../../category/system/">system</a></li>
<li class="md-meta__item">
            
              需要 4 分钟阅读时间
            
          </li>
</ul>
</div>
</header>
<div class="md-post__content md-typeset">
<h2 id="sco-openserver-507"><a class="toclink" href="../../system/2023/04/09/sco5/">SCO OpenServer 5.0.7 虚拟机安装</a></h2>
<h3 id="_1"><a class="toclink" href="../../system/2023/04/09/sco5/#_1">安装过程</a></h3>
<p>首先从 <a href="https://www.sco.com/support/update/download/release.php?rid=218">https://www.sco.com/support/update/download/release.php?rid=218</a> 下载 SCO OpenServer 的安装 ISO 和从 <a href="https://www.sco.com/support/update/download/release.php?rid=187">https://www.sco.com/support/update/download/release.php?rid=187</a> 下载 Supplement CD 5 ISO，然后用 QEMU 启动，这次需要用图形界面：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-0-1"><a href="../../system/2023/04/09/sco5/#__codelineno-0-1" id="__codelineno-0-1" name="__codelineno-0-1"></a>qemu-system-i386<span class="w"> </span>-accel<span class="w"> </span>kvm<span class="w"> </span>-m<span class="w"> </span><span class="m">16384</span><span class="w"> </span>-serial<span class="w"> </span>mon:stdio<span class="w"> </span>-drive<span class="w"> </span><span class="nv">file</span><span class="o">=</span>sco-hdd.qcow2,if<span class="o">=</span>ide<span class="w"> </span>-cdrom<span class="w"> </span>../../ISOs/OpenServer-5.0.7Hw-10Jun05_1800.iso
</span></code></pre></div>
<p>安装过程中会询问 License number 和 License code，按照 <a href="https://virtuallyfun.com/2020/11/03/fun-with-openserver-and-merge/">https://virtuallyfun.com/2020/11/03/fun-with-openserver-and-merge/</a> 进行输入。</p>
<p>安装的时候，在 hard disk setup 那一步，记得关掉 bad tracking，否则会把整个盘扫一遍，我一开始建了 20GB 的 qcow2，结果这一步跑了一晚上，而且把 qcow2 撑满了。</p>
<p>安装后，重新启动，这次打开网络，同时挂载 Supplement CD 5 ISO：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-1-1"><a href="../../system/2023/04/09/sco5/#__codelineno-1-1" id="__codelineno-1-1" name="__codelineno-1-1"></a>qemu-system-i386<span class="w"> </span>-accel<span class="w"> </span>kvm<span class="w"> </span>-m<span class="w"> </span><span class="m">16384</span><span class="w"> </span>-serial<span class="w"> </span>chardev:mouse<span class="w"> </span>-drive<span class="w"> </span><span class="nv">file</span><span class="o">=</span>sco-hdd.qcow2,if<span class="o">=</span>ide<span class="w"> </span>-cdrom<span class="w"> </span>osr507suppcd5.iso<span class="w"> </span>-net<span class="w"> </span>nic<span class="w"> </span>-net<span class="w"> </span>tap,script<span class="o">=</span>no,ifname<span class="o">=</span>tap0<span class="w"> </span>-chardev<span class="w"> </span>msmouse,id<span class="o">=</span>mouse
</span></code></pre></div>
<p>启动以后，运行 custom 命令，然后从 CD-ROM 安装 Graphics and NIC Drivers。我尝试了安装 Maintenance Pack 5，但是启动以后会找不到硬盘，只好恢复之前的 qcow2 备份。可能是缺少了运行 <code>/etc/conf/cf.d/link_unix</code> 命令。</p>
<p>为了让图形界面的鼠标工作，在命令行里运行 <code>mkdev mouse</code>，然后创建一个 Serial mouse -&gt; Microsoft Serial Mouse，Relink kernel 再重启。注意要和 QEMU 的 <code>-serial chardev:mouse -chardev msmouse,id=mouse</code> 配合。但是外面鼠标和里面鼠标移动的距离不一样。</p>
<p>然后运行 <code>netconfig</code> 命令，添加 LAN adapter，选择 Intel 网卡，然后退出，Relink kernel 然后重启，就可以访问网络了。可以用 <code>ifconfig net0 10.0.2.16</code> 设置 IP 地址， <code>route add default 10.0.2.15</code> 来设置默认路由。可以通过降低安全性，兼容老系统来 SSH：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-2-1"><a href="../../system/2023/04/09/sco5/#__codelineno-2-1" id="__codelineno-2-1" name="__codelineno-2-1"></a>ssh<span class="w"> </span>-oCiphers<span class="o">=</span>aes128-cbc<span class="w"> </span>-oHostKeyAlgorithms<span class="o">=</span>ssh-rsa<span class="w"> </span>-oKexAlgorithms<span class="o">=</span>+diffie-hellman-group1-sha1<span class="w"> </span>root@10.0.2.16
</span></code></pre></div>
<p>类似地，scp 也要带上上面的参数，再打开 <code>-O</code> 模式。</p>
<h3 id="_2"><a class="toclink" href="../../system/2023/04/09/sco5/#_2">安装软件</a></h3>
<p>OpenServer 有自带的工具链：挂载安装 ISO，使用 custom 命令安装 OpenServer Development System 和 SCO OpenServer Linker and Application Development Libraries。但是需要 License 才能使用。</p>
<p>另一个方法是通过 FTP 访问 <a href="ftp://ftp2.sco.com/pub/skunkware/osr5/vols/">ftp://ftp2.sco.com/pub/skunkware/osr5/vols/</a>，可以看到一些软件的安装包，在里面下载软件并安装。例如，要安装 gcc：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-3-1"><a href="../../system/2023/04/09/sco5/#__codelineno-3-1" id="__codelineno-3-1" name="__codelineno-3-1"></a>wget<span class="w"> </span>ftp://ftp2.sco.com/pub/skunkware/osr5/vols/gcc-2.95.2-VOLS.tar
</span><span id="__span-3-2"><a href="../../system/2023/04/09/sco5/#__codelineno-3-2" id="__codelineno-3-2" name="__codelineno-3-2"></a>scp<span class="w"> </span>-r<span class="w"> </span>-O<span class="w"> </span>-oCiphers<span class="o">=</span>aes128-cbc<span class="w"> </span>-oHostKeyAlgorithms<span class="o">=</span>ssh-rsa<span class="w"> </span>-oKexAlgorithms<span class="o">=</span>+diffie-hellman-group1-sha1<span class="w"> </span>gcc-2.95.2-VOLS.tar<span class="w"> </span>root@10.0.2.16:/
</span><span id="__span-3-3"><a href="../../system/2023/04/09/sco5/#__codelineno-3-3" id="__codelineno-3-3" name="__codelineno-3-3"></a><span class="c1">## in sco5</span>
</span><span id="__span-3-4"><a href="../../system/2023/04/09/sco5/#__codelineno-3-4" id="__codelineno-3-4" name="__codelineno-3-4"></a>tar<span class="w"> </span>xf<span class="w"> </span>gcc-2.95.2-VOLS.tar
</span><span id="__span-3-5"><a href="../../system/2023/04/09/sco5/#__codelineno-3-5" id="__codelineno-3-5" name="__codelineno-3-5"></a><span class="c1">## Install from Media Images</span>
</span><span id="__span-3-6"><a href="../../system/2023/04/09/sco5/#__codelineno-3-6" id="__codelineno-3-6" name="__codelineno-3-6"></a>custom
</span><span id="__span-3-7"><a href="../../system/2023/04/09/sco5/#__codelineno-3-7" id="__codelineno-3-7" name="__codelineno-3-7"></a>/usr/local/bin/gcc<span class="w"> </span>--version
</span></code></pre></div>
<p>依法炮制，可以安装 gcc、bash、make、git 等常用软件，只不过版本都很老。</p>
<h3 id="virtualbox"><a class="toclink" href="../../system/2023/04/09/sco5/#virtualbox">VirtualBox</a></h3>
<p>测试了一下，在 VirtualBox 7.0.6 中，可以正常安装 SCO OpenServer 5，不需要额外的设置，按照上面一样的方法进行安装即可，鼠标选择 PS/2 Microsoft Mouse，和 QEMU 一样有移动距离不对的情况。安装完，把硬盘启动顺序调到前面，重启即可。</p>
<p>网卡的话，照常 <code>netconfig</code>，然后添加 AMD PCNet 网卡即可。</p>
<h3 id="_3"><a class="toclink" href="../../system/2023/04/09/sco5/#_3">参考文档</a></h3>
<p>本博客参考了以下文档中的命令：</p>
<ul>
<li><a href="https://virtuallyfun.com/2020/11/03/fun-with-openserver-and-merge/">https://virtuallyfun.com/2020/11/03/fun-with-openserver-and-merge/</a></li>
</ul>
<nav class="md-post__action">
<a href="../../system/2023/04/09/sco5/">
        继续阅读
      </a>
</nav>
</div>
</article>
<article class="md-post md-post--excerpt">
<header class="md-post__header">
<div class="md-post__meta md-meta">
<ul class="md-meta__list">
<li class="md-meta__item">
<time datetime="2023-04-07 00:00:00">2023年4月7日</time></li>
<li class="md-meta__item">
            分类于
            
              <a class="md-meta__link" href="../../category/hardware/">hardware</a></li>
<li class="md-meta__item">
            
              需要 11 分钟阅读时间
            
          </li>
</ul>
</div>
</header>
<div class="md-post__content md-typeset">
<h2 id="ram"><a class="toclink" href="../../hardware/2023/04/07/ram-read-write-collision/">RAM 读写冲突</a></h2>
<h3 id="_1"><a class="toclink" href="../../hardware/2023/04/07/ram-read-write-collision/#_1">背景</a></h3>
<p>在 FPGA 或者 ASIC 中，通常都需要使用 RAM，通过读口、写口或者读写口来进行访问。常见的配置有单读写口（1RW），一读一写（1R1W）等等，读口通常有 1 个周期的延时。那么，如果在同一个周期内，读口和写口访问了同一个地址，会发生什么呢？可能会想到几种情况：</p>
<ol>
<li>读和写都失败，读出的数据未定义，数据没写进去</li>
<li>数据写进去了，读出的数据未定义</li>
<li>数据写进去了，读出了写之前的旧数据</li>
<li>数据写进去了，读出了同一个周期写入的新数据</li>
</ol>
<p>下面以具体的例子来看看，实际情况是什么样子。</p>
<h3 id="xilinx-fpga"><a class="toclink" href="../../hardware/2023/04/07/ram-read-write-collision/#xilinx-fpga">Xilinx FPGA</a></h3>
<p>首先测试的是 Xilinx FPGA 上的 RAM，测试的对象是 XPM，统一设置读延迟为一个周期，使用 Vivado 仿真。</p>
<h4 id="_2"><a class="toclink" href="../../hardware/2023/04/07/ram-read-write-collision/#_2">一读一写</a></h4>
<p>首先测试一读一写，也就是 xpm_memory_sdpram 模块。模块支持三种模式：NO_CHANGE（默认值）、READ_FIRST 和 WRITE_FIRST，因此我例化了三份，输入一样的信号，设置为三种不同的模式，然后比较输出结果。为了简化，读写使用一个时钟。下面是测试的波形：</p>
<script type="WaveDrom">{
  signal:
    [
      { name: "clk", wave: "p...."},
      { name: "w_addr", wave: "2....", data: ["0000"]},
      { name: "w_data", wave: "2x2xx", data: ["1111", "2222"]},
      { name: "w_en", wave: "1010."},
      { name: "r_addr", wave: "2....", data: ["0000"]},
      { name: "r_en", wave: "0.1.0"},
      { name: "r_data_no_change", wave: "xxx22", data: ["xxxx", "2222"]},
      { name: "r_data_read_first", wave: "xxx22", data: ["1111", "2222"]},
      { name: "r_data_write_first", wave: "xxx22", data: ["xxxx", "2222"]},
    ]
}</script>
<p>图中第一个周期向地址 0 写入了 1111，然后第三个周期同时读写地址 0 的数据，此时 NO_CHANGE 和 WRITE_FIRST 两种模式中，写入成功，读取失败；READ_FIRST 模式读取成功，并且读取的是写入之前的数据。第四个周期时，读写没有出现冲突，三种模式都可以读出写入的新数据。</p>
<p>这有些出乎我的意料：之前在很多地方用过 XPM，但是都没考虑过读写地址相同的情况，而且默认设置（NO_CHANGE）下，输出结果是不确定的。实际上这个行为在 PG058 Block Memory Generator 里面提到了：</p>
<ul>
<li>Synchronous Write-Read Collisions: A synchronous Write-Read collision might occur if a port attempts to Write a memory location and the other port reads the same location. While memory contents are not corrupted in Write-Read collisions, the validity of the output data depends on the Write port operating mode.</li>
<li>If the Write port is in READ_FIRST mode, the other port can reliably read the old memory contents.</li>
<li>If the Write port is in WRITE_FIRST or NO_CHANGE mode, data on the output of the Read port is invalid.</li>
<li>In the case of byte-writes, only updated bytes are invalid on the Read port output.</li>
</ul>
<p>与上面观察到的结果基本吻合，另外这里提到了带 Mask 的情况：即使是 WRITE_FIRST 或者 NO_CHANGE，也可以读出没写入的那部分（即 WEA[i] = 0）旧的数据。</p>
<p>对此，Xilinx 的建议是：</p>
<div class="language-text highlight"><pre><span></span><code>For Synchronous Clocking and during a collision, the Write mode of port A
can be configured so that a Read operation on port B either produces data
(acting like READ_FIRST), or produces undefined data (Xs). For this reason,
it is always advised to use READ_FIRST when configured as a Simple Dual-port
RAM. For asynchronous clocking, Xilinx recommends setting the Write mode of
Port A to WRITE_FIRST for collision safety.
</code></pre></div>
<p>也就是说同步时钟用 READ_FIRST，异步时钟用 WRITE_FIRST。甚至 Vivado 还可以贴心地帮你设置：</p>
<div class="language-text highlight"><pre><span></span><code>For 7 series devices, the selected operating mode is passed to the block RAM
when the RAM_MODE is set to TDP. For the primitives with RAM_MODE set to
SDP, the write mode is READ_FIRST for synchronous clocking and WRITE_FIRST
for asynchronous clocking.
</code></pre></div>
<p>但是 XPM 似乎就没有这个设定了，而是由用户来传入。</p>
<p>而对于异步时钟，文档直接说不要让冲突发生：</p>
<div class="language-text highlight"><pre><span></span><code>Using asynchronous clocks, when one port writes data to a memory location,
the other port must not Read or Write that location for a specified amount
of time.
</code></pre></div>
<p>这点似乎经常被我们忽略。</p>
<p>那么，如果在 Verilog 中实现一个语义上 WRITE_FIRST 的 RAM，会发生什么呢：</p>
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-0-1"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-1" id="__codelineno-0-1" name="__codelineno-0-1"></a><span class="no">`timescale</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span><span class="o">/</span><span class="mh">1</span><span class="n">ps</span>
</span><span id="__span-0-2"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-2" id="__codelineno-0-2" name="__codelineno-0-2"></a><span class="k">module</span><span class="w"> </span><span class="n">mem_1r1w</span><span class="w"> </span><span class="p">(</span>
</span><span id="__span-0-3"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-3" id="__codelineno-0-3" name="__codelineno-0-3"></a><span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span>
</span><span id="__span-0-4"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-4" id="__codelineno-0-4" name="__codelineno-0-4"></a><span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">R0_addr</span><span class="p">,</span>
</span><span id="__span-0-5"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-5" id="__codelineno-0-5" name="__codelineno-0-5"></a><span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="n">R0_en</span><span class="p">,</span>
</span><span id="__span-0-6"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-6" id="__codelineno-0-6" name="__codelineno-0-6"></a><span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">R0_data</span><span class="p">,</span>
</span><span id="__span-0-7"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-7" id="__codelineno-0-7" name="__codelineno-0-7"></a><span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">W0_addr</span><span class="p">,</span>
</span><span id="__span-0-8"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-8" id="__codelineno-0-8" name="__codelineno-0-8"></a><span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="n">W0_en</span><span class="p">,</span>
</span><span id="__span-0-9"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-9" id="__codelineno-0-9" name="__codelineno-0-9"></a><span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">W0_data</span>
</span><span id="__span-0-10"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-10" id="__codelineno-0-10" name="__codelineno-0-10"></a><span class="p">);</span>
</span><span id="__span-0-11"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-11" id="__codelineno-0-11" name="__codelineno-0-11"></a>
</span><span id="__span-0-12"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-12" id="__codelineno-0-12" name="__codelineno-0-12"></a><span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">reg_R0_addr</span><span class="p">;</span>
</span><span id="__span-0-13"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-13" id="__codelineno-0-13" name="__codelineno-0-13"></a><span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">mem</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
</span><span id="__span-0-14"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-14" id="__codelineno-0-14" name="__codelineno-0-14"></a>
</span><span id="__span-0-15"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-15" id="__codelineno-0-15" name="__codelineno-0-15"></a><span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-0-16"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-16" id="__codelineno-0-16" name="__codelineno-0-16"></a><span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">W0_en</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-0-17"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-17" id="__codelineno-0-17" name="__codelineno-0-17"></a><span class="w">      </span><span class="n">mem</span><span class="p">[</span><span class="n">W0_addr</span><span class="p">]</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">W0_data</span><span class="p">;</span>
</span><span id="__span-0-18"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-18" id="__codelineno-0-18" name="__codelineno-0-18"></a><span class="w">    </span><span class="k">end</span>
</span><span id="__span-0-19"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-19" id="__codelineno-0-19" name="__codelineno-0-19"></a><span class="w">  </span><span class="k">end</span>
</span><span id="__span-0-20"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-20" id="__codelineno-0-20" name="__codelineno-0-20"></a>
</span><span id="__span-0-21"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-21" id="__codelineno-0-21" name="__codelineno-0-21"></a><span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-0-22"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-22" id="__codelineno-0-22" name="__codelineno-0-22"></a><span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R0_en</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-0-23"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-23" id="__codelineno-0-23" name="__codelineno-0-23"></a><span class="w">      </span><span class="n">reg_R0_addr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">R0_addr</span><span class="p">;</span>
</span><span id="__span-0-24"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-24" id="__codelineno-0-24" name="__codelineno-0-24"></a><span class="w">    </span><span class="k">end</span>
</span><span id="__span-0-25"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-25" id="__codelineno-0-25" name="__codelineno-0-25"></a><span class="w">  </span><span class="k">end</span>
</span><span id="__span-0-26"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-26" id="__codelineno-0-26" name="__codelineno-0-26"></a>
</span><span id="__span-0-27"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-27" id="__codelineno-0-27" name="__codelineno-0-27"></a><span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">R0_data</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">mem</span><span class="p">[</span><span class="n">reg_R0_addr</span><span class="p">];</span>
</span><span id="__span-0-28"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-28" id="__codelineno-0-28" name="__codelineno-0-28"></a>
</span><span id="__span-0-29"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-29" id="__codelineno-0-29" name="__codelineno-0-29"></a><span class="k">endmodule</span>
</span></code></pre></div>
<p>奇怪的是，综合出来会使用 BRAM 实现，并且采用 READ_FIRST 作为 RAMB36E1 的 WRITE_MODE_A 和 WRITE_MODE_B。如果写成语义 READ_FIRST：</p>
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-1-1"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-1" id="__codelineno-1-1" name="__codelineno-1-1"></a><span class="no">`timescale</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span><span class="o">/</span><span class="mh">1</span><span class="n">ps</span>
</span><span id="__span-1-2"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-2" id="__codelineno-1-2" name="__codelineno-1-2"></a><span class="k">module</span><span class="w"> </span><span class="n">mem_1r1w</span><span class="w"> </span><span class="p">(</span>
</span><span id="__span-1-3"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-3" id="__codelineno-1-3" name="__codelineno-1-3"></a><span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span>
</span><span id="__span-1-4"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-4" id="__codelineno-1-4" name="__codelineno-1-4"></a><span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">R0_addr</span><span class="p">,</span>
</span><span id="__span-1-5"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-5" id="__codelineno-1-5" name="__codelineno-1-5"></a><span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="n">R0_en</span><span class="p">,</span>
</span><span id="__span-1-6"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-6" id="__codelineno-1-6" name="__codelineno-1-6"></a><span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">R0_data</span><span class="p">,</span>
</span><span id="__span-1-7"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-7" id="__codelineno-1-7" name="__codelineno-1-7"></a><span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">W0_addr</span><span class="p">,</span>
</span><span id="__span-1-8"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-8" id="__codelineno-1-8" name="__codelineno-1-8"></a><span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="n">W0_en</span><span class="p">,</span>
</span><span id="__span-1-9"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-9" id="__codelineno-1-9" name="__codelineno-1-9"></a><span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">W0_data</span>
</span><span id="__span-1-10"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-10" id="__codelineno-1-10" name="__codelineno-1-10"></a><span class="p">);</span>
</span><span id="__span-1-11"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-11" id="__codelineno-1-11" name="__codelineno-1-11"></a>
</span><span id="__span-1-12"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-12" id="__codelineno-1-12" name="__codelineno-1-12"></a><span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">reg_R0_data</span><span class="p">;</span>
</span><span id="__span-1-13"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-13" id="__codelineno-1-13" name="__codelineno-1-13"></a><span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">mem</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
</span><span id="__span-1-14"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-14" id="__codelineno-1-14" name="__codelineno-1-14"></a>
</span><span id="__span-1-15"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-15" id="__codelineno-1-15" name="__codelineno-1-15"></a><span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-1-16"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-16" id="__codelineno-1-16" name="__codelineno-1-16"></a><span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">W0_en</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-1-17"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-17" id="__codelineno-1-17" name="__codelineno-1-17"></a><span class="w">      </span><span class="n">mem</span><span class="p">[</span><span class="n">W0_addr</span><span class="p">]</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">W0_data</span><span class="p">;</span>
</span><span id="__span-1-18"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-18" id="__codelineno-1-18" name="__codelineno-1-18"></a><span class="w">    </span><span class="k">end</span>
</span><span id="__span-1-19"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-19" id="__codelineno-1-19" name="__codelineno-1-19"></a><span class="w">  </span><span class="k">end</span>
</span><span id="__span-1-20"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-20" id="__codelineno-1-20" name="__codelineno-1-20"></a>
</span><span id="__span-1-21"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-21" id="__codelineno-1-21" name="__codelineno-1-21"></a><span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-1-22"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-22" id="__codelineno-1-22" name="__codelineno-1-22"></a><span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R0_en</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-1-23"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-23" id="__codelineno-1-23" name="__codelineno-1-23"></a><span class="w">      </span><span class="n">reg_R0_data</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">mem</span><span class="p">[</span><span class="n">R0_addr</span><span class="p">];</span>
</span><span id="__span-1-24"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-24" id="__codelineno-1-24" name="__codelineno-1-24"></a><span class="w">    </span><span class="k">end</span>
</span><span id="__span-1-25"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-25" id="__codelineno-1-25" name="__codelineno-1-25"></a><span class="w">  </span><span class="k">end</span>
</span><span id="__span-1-26"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-26" id="__codelineno-1-26" name="__codelineno-1-26"></a>
</span><span id="__span-1-27"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-27" id="__codelineno-1-27" name="__codelineno-1-27"></a><span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">R0_data</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">reg_R0_data</span><span class="p">;</span>
</span><span id="__span-1-28"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-28" id="__codelineno-1-28" name="__codelineno-1-28"></a>
</span><span id="__span-1-29"><a href="../../hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-29" id="__codelineno-1-29" name="__codelineno-1-29"></a><span class="k">endmodule</span>
</span></code></pre></div>
<p>会发现生成的 RAMB36E1 原语的 WRITE_MODE 依然是 READ_FIRST。经过测试发现，如果综合的时候用两个时钟信号，就会用 WRITE_FIRST；如果用了一个，就会用 READ_FIRST，与语义无关。所以如果依赖 Vivado 的 infer RAM，得到的结果和预期可能不一致，和前面的文档一致：<code>For the primitives with RAM_MODE set to SDP, the write mode is READ_FIRST for synchronous clocking and WRITE_FIRST for asynchronous clocking.</code>。</p>
<p>又额外测试了一下 yosys：<code>yosys mem_1r1w.v -p "synth_xilinx"</code>，结果发现 yosys 会忠实地按照语义为 WRITE_FIRST 生成 bypass 逻辑。虽然 yosys 可以做的更好：把识别出来的 READ_FIRST 或 WRITE_FIRST 传给 RAMB36E1，但 yosys 至少尊重了代码。</p>
<h4 id="_3"><a class="toclink" href="../../hardware/2023/04/07/ram-read-write-collision/#_3">一读写</a></h4>
<p>接下来测试单读写口的场景。单读写口和上面不同，它的冲突点在于，写入的时候，读取的数据如何变化。下面用同样的方法，测试三种模式下 xpm_memory_spram 的行为，得到如下波形：</p>
<script type="WaveDrom">{
  signal:
    [
      { name: "clk", wave: "p......"},
      { name: "rw_addr", wave: "2...2..", data: ["0000", "0001"]},
      { name: "rw_wdata", wave: "2..22..", data: ["1111", "2222", "3333"]},
      { name: "rw_en", wave: "101...."},
      { name: "rw_we", wave: "10.1..."},
      { name: "ram[0]", wave: "x2..2..", data: ["1111", "2222"]},
      { name: "ram[1]", wave: "2....2.", data: ["0000", "3333"]},
      { name: "rw_rdata_no_change", wave: "xxx2...", data: ["1111"]},
      { name: "rw_rdata_read_first", wave: "xxx2.22", data: ["1111", "0000", "3333"]},
      { name: "rw_rdata_write_first", wave: "x2..22.", data: ["1111", "2222", "3333"]},
    ]
}</script>
<p>这个结果就比较有意思了，三种模式得到了三种不同的结果。第一个周期依然是写入 1111 到地址 0，然后 WRITE_FIRST 模式的输出结果第二个周期跟着变，就好像在写的时候同时也在读，只不过读取的结果就是最后一次写入的结果。第三个周期读取地址 0 的数据，然后第四个周期写入 2222 到地址 0，此时三种情况的读取都得到了写入前的值（也就是 1111）。第五个周期 WRITE_FIRST 模式的输出跟着变成了 2222，和预期一致。同时第五个周期写入 3333 到地址 1，接着第六个周期的时候，READ_FIRST 出现了 0000，实际上是读取了地址 1 的旧数据，也就是写入前的数据，而 WRITE_FIRST 更新为了 3333，也就是新写入的数据；NO_CHANGE 则是保持了最后一次读取的结果。</p>
<p>简单总结一下上面的现象，就是：</p>
<ul>
<li>NO_CHANGE：顾名思义，写的时候 rdata 不变，只有在读的下一个周期才会变</li>
<li>WRITE_FIRST：写的同时也在读，只不过读取的是写入的新数据</li>
<li>READ_FIRST：写的同时也在读，只不过读取的是写入前的旧数据</li>
</ul>
<p>关于这个行为，在 <a href="https://xilinx.eetrend.com/blog/2020/100055273.html">RAM IP Core 中 Write First Read First 和 No Change 的区别</a> 处可以看到比较清晰的解释。</p>
<h3 id="sram-ip"><a class="toclink" href="../../hardware/2023/04/07/ram-read-write-collision/#sram-ip">SRAM IP</a></h3>
<p>接下来在仿真中看看 SRAM IP 的行为是什么样子。SRAM IP 有一个引脚 COLLDISN，其语义为：</p>
<ul>
<li>如果 COLLDISN 为 1，那么如果出现读写冲突，那么写入是被保证的，但是读取会失败</li>
<li>如果 COLLDISN 为 0，那么如果出现读写冲突，读写都会失败</li>
</ul>
<p>仿真得到如下波形：</p>
<script type="WaveDrom">{
  signal:
    [
      { name: "clk", wave: "p......."},
      { name: "w_addr", wave: "2.......", data: ["0000"]},
      { name: "w_data", wave: "2x...2x.", data: ["1111", "2222"]},
      { name: "w_en", wave: "10...10."},
      { name: "r_addr", wave: "2.......", data: ["0000"]},
      { name: "r_en", wave: "0.10.1.0"},
      { name: "mem_colldisn_0[0]", wave: "x2....2.", data: ["1111", "xxxx"]},
      { name: "r_data_colldisn_0", wave: "xxx2..2.", data: ["1111", "xxxx"]},
      { name: "mem_colldisn_1[0]", wave: "x2....2.", data: ["1111", "2222"]},
      { name: "r_data_colldisn_1", wave: "xxx2..22", data: ["1111", "xxxx", "2222"]},
    ]
}</script>
<p>第一个周期没有读写冲突，所以成功写入，第三个周期也可以正确地都出来。第六个周期读写冲突，此时如果 COLLDISN 等于 0，那么读写都失败，下一个周期读取结果是 xxxx，并且之后继续读取依然是 xxxx，因为内存中的数据被破坏了；而如果 COLLDISN 等于 1，那么写入成功，内存中的值变为 2222，但读取失败，下一个周期读取结果是 xxxx，但是再下一个周期就可以正常读取，得到 2222。</p>
<p>这就与 Xilinx FPGA 不一样：这里如果 COLLDISN 等于 0，读写冲突的时候，可能写入会失效，内存中的值变为不确定的内容。所以为了保证正确性，要么在 SRAM IP 外部进行读写冲突检查，如果要冲突了，就关掉读口，然后从写口 bypass 数据到读口；要么在 SRAM IP 内部进行读写冲突检查（设置 COLLDISN 等于 1），然后不要使用冲突时读取的数据。</p>
<h3 id="chisel"><a class="toclink" href="../../hardware/2023/04/07/ram-read-write-collision/#chisel">Chisel</a></h3>
<p>Chisel 中 RAM 对应的是 SyncReadMem，它可以指定 Read under Write behavior：</p>
<ul>
<li><code>SyncReadMem()</code>: unspecified in FIRRTL, <code>WriteFirst</code> in behavior model</li>
<li><code>SyncReadMem(Undefined)</code>: unspecified in FIRRTL, <code>WriteFirst</code> in behavior model</li>
<li><code>SyncReadMem(ReadFirst)</code>: <code>old</code> in FIRRTL, <code>ReadFirst</code> in behavior model</li>
<li><code>SyncReadMem(WriteFirst)</code>: <code>new</code> in FIRRTL, <code>WriteFirst</code> in behavior model</li>
</ul>
<p>也就是说，在行为级模型中，只有 WriteFirst 和 ReadFirst 两种行为，并且默认是 <code>WriteFirst</code>。但是，前面也提到，实际上 XPM 只支持 <code>Undefined</code>（生成 <code>x</code>）和 <code>ReadFirst</code>（READ_FIRST）两种；上面的 SRAM IP 更是只支持 <code>Undefined</code>（生成 <code>x</code>）。</p>
<p>这就导致写 Chisel 代码的时候，如果不小心用了 1R1W，并且代码依赖了 Read Under Write 在行为级模型下的行为，那么在使用 XPM 或者 SRAM IP 进行替换的时候，就需要额外的逻辑来处理这个不同。例如，如果要模拟 <code>WriteFirst</code>，就比较地址，然后进行 bypass；但是 <code>ReadFirst</code> 就没办法模拟了。最好的解决方法还是，不要出现冲突，即使要冲突，也要在上层进行处理。</p>
<nav class="md-post__action">
<a href="../../hardware/2023/04/07/ram-read-write-collision/">
        继续阅读
      </a>
</nav>
</div>
</article>
<article class="md-post md-post--excerpt">
<header class="md-post__header">
<div class="md-post__meta md-meta">
<ul class="md-meta__list">
<li class="md-meta__item">
<time datetime="2023-04-04 00:00:00">2023年4月4日</time></li>
<li class="md-meta__item">
            分类于
            
              <a class="md-meta__link" href="../../category/hardware/">hardware</a></li>
<li class="md-meta__item">
            
              需要 9 分钟阅读时间
            
          </li>
</ul>
</div>
</header>
<div class="md-post__content md-typeset">
<h2 id="firtool"><a class="toclink" href="../../hardware/2023/04/04/firtool/">firtool 尝试</a></h2>
<h3 id="_1"><a class="toclink" href="../../hardware/2023/04/04/firtool/#_1">背景</a></h3>
<p>Chisel 3.6 很快就要发布了（目前最新版本是 3.6.0-RC2），这个大版本的主要更新内容就是引入了 CIRCT 的 firtool 作为 FIRRTL 到 Verilog 的转换流程：</p>
<div class="language-text highlight"><pre><span></span><code>The primary change in Chisel v3.6.0 is the transition from the Scala FIRRTL
Compiler to the new MLIR FIRRTL Compiler. This will have a minimal impact on
typical Chisel user APIs but a large impact on custom compiler flows. For
more information, please see the ROADMAP.
</code></pre></div>
<p>因此提前测试一下 firtool，看看其和 Scala FIRRTL Compiler 有哪些区别，是否有更好的输出。</p>
<h3 id="firtool_1"><a class="toclink" href="../../hardware/2023/04/04/firtool/#firtool_1">使用 firtool</a></h3>
<p>使用 firtool 有两种方法：</p>
<ol>
<li>使用 chisel3 3.6 的 <code>circt.stage.ChiselStage</code> 对象：</li>
</ol>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-0-1"><a href="../../hardware/2023/04/04/firtool/#__codelineno-0-1" id="__codelineno-0-1" name="__codelineno-0-1"></a><span class="n">circt</span><span class="p">.</span><span class="n">stage</span><span class="p">.</span><span class="nc">ChiselStage</span>
</span><span id="__span-0-2"><a href="../../hardware/2023/04/04/firtool/#__codelineno-0-2" id="__codelineno-0-2" name="__codelineno-0-2"></a><span class="w">  </span><span class="p">.</span><span class="n">emitSystemVerilogFile</span><span class="p">(</span><span class="k">new</span><span class="w"> </span><span class="nc">Top</span><span class="p">)</span>
</span></code></pre></div>
<p>代码中会生成 Chisel 模块对应的 FIRRTL 文件，然后喂给 firtool。也可以通过 <code>circt.stage.ChiselMain</code> 来运行：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-1-1"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-1" id="__codelineno-1-1" name="__codelineno-1-1"></a>$<span class="w"> </span>sbt<span class="w"> </span><span class="s2">"runMain circt.stage.ChiselMain --help"</span>
</span><span id="__span-1-2"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-2" id="__codelineno-1-2" name="__codelineno-1-2"></a><span class="o">[</span>info<span class="o">]</span><span class="w"> </span>running<span class="w"> </span>circt.stage.ChiselMain<span class="w"> </span>--help
</span><span id="__span-1-3"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-3" id="__codelineno-1-3" name="__codelineno-1-3"></a>Usage:<span class="w"> </span>circt<span class="w"> </span><span class="o">[</span>options<span class="o">]</span><span class="w"> </span><span class="o">[</span>&lt;arg&gt;...<span class="o">]</span>
</span><span id="__span-1-4"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-4" id="__codelineno-1-4" name="__codelineno-1-4"></a>
</span><span id="__span-1-5"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-5" id="__codelineno-1-5" name="__codelineno-1-5"></a>Shell<span class="w"> </span>Options
</span><span id="__span-1-6"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-6" id="__codelineno-1-6" name="__codelineno-1-6"></a><span class="w">  </span>&lt;arg&gt;...<span class="w">                 </span>optional<span class="w"> </span>unbounded<span class="w"> </span>args
</span><span id="__span-1-7"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-7" id="__codelineno-1-7" name="__codelineno-1-7"></a><span class="w">  </span>-td,<span class="w"> </span>--target-dir<span class="w"> </span>&lt;directory&gt;
</span><span id="__span-1-8"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-8" id="__codelineno-1-8" name="__codelineno-1-8"></a><span class="w">                           </span>Work<span class="w"> </span>directory<span class="w"> </span><span class="o">(</span>default:<span class="w"> </span><span class="s1">'.'</span><span class="o">)</span>
</span><span id="__span-1-9"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-9" id="__codelineno-1-9" name="__codelineno-1-9"></a><span class="w">  </span>-faf,<span class="w"> </span>--annotation-file<span class="w"> </span>&lt;file&gt;
</span><span id="__span-1-10"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-10" id="__codelineno-1-10" name="__codelineno-1-10"></a><span class="w">                           </span>An<span class="w"> </span>input<span class="w"> </span>annotation<span class="w"> </span>file
</span><span id="__span-1-11"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-11" id="__codelineno-1-11" name="__codelineno-1-11"></a><span class="w">  </span>-foaf,<span class="w"> </span>--output-annotation-file<span class="w"> </span>&lt;file&gt;
</span><span id="__span-1-12"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-12" id="__codelineno-1-12" name="__codelineno-1-12"></a><span class="w">                           </span>An<span class="w"> </span>output<span class="w"> </span>annotation<span class="w"> </span>file
</span><span id="__span-1-13"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-13" id="__codelineno-1-13" name="__codelineno-1-13"></a><span class="w">  </span>--show-registrations<span class="w">     </span>print<span class="w"> </span>discovered<span class="w"> </span>registered<span class="w"> </span>libraries<span class="w"> </span>and<span class="w"> </span>transforms
</span><span id="__span-1-14"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-14" id="__codelineno-1-14" name="__codelineno-1-14"></a><span class="w">  </span>--help<span class="w">                   </span>prints<span class="w"> </span>this<span class="w"> </span>usage<span class="w"> </span>text
</span><span id="__span-1-15"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-15" id="__codelineno-1-15" name="__codelineno-1-15"></a>Logging<span class="w"> </span>Options
</span><span id="__span-1-16"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-16" id="__codelineno-1-16" name="__codelineno-1-16"></a><span class="w">  </span>-ll,<span class="w"> </span>--log-level<span class="w"> </span><span class="o">{</span>error<span class="p">|</span>warn<span class="p">|</span>info<span class="p">|</span>debug<span class="p">|</span>trace<span class="o">}</span>
</span><span id="__span-1-17"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-17" id="__codelineno-1-17" name="__codelineno-1-17"></a><span class="w">                           </span>Set<span class="w"> </span>global<span class="w"> </span>logging<span class="w"> </span>verbosity<span class="w"> </span><span class="o">(</span>default:<span class="w"> </span>None
</span><span id="__span-1-18"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-18" id="__codelineno-1-18" name="__codelineno-1-18"></a><span class="w">  </span>-cll,<span class="w"> </span>--class-log-level<span class="w"> </span>&lt;FullClassName:<span class="o">{</span>error<span class="p">|</span>warn<span class="p">|</span>info<span class="p">|</span>debug<span class="p">|</span>trace<span class="o">}</span>&gt;...
</span><span id="__span-1-19"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-19" id="__codelineno-1-19" name="__codelineno-1-19"></a><span class="w">                           </span>Set<span class="w"> </span>per-class<span class="w"> </span>logging<span class="w"> </span>verbosity
</span><span id="__span-1-20"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-20" id="__codelineno-1-20" name="__codelineno-1-20"></a><span class="w">  </span>--log-file<span class="w"> </span>&lt;file&gt;<span class="w">        </span>Log<span class="w"> </span>to<span class="w"> </span>a<span class="w"> </span>file<span class="w"> </span>instead<span class="w"> </span>of<span class="w"> </span>STDOUT
</span><span id="__span-1-21"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-21" id="__codelineno-1-21" name="__codelineno-1-21"></a><span class="w">  </span>-lcn,<span class="w"> </span>--log-class-names<span class="w">  </span>Show<span class="w"> </span>class<span class="w"> </span>names<span class="w"> </span>and<span class="w"> </span>log<span class="w"> </span>level<span class="w"> </span><span class="k">in</span><span class="w"> </span>logging<span class="w"> </span>output
</span><span id="__span-1-22"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-22" id="__codelineno-1-22" name="__codelineno-1-22"></a>CIRCT<span class="w"> </span><span class="o">(</span>MLIR<span class="w"> </span>FIRRTL<span class="w"> </span>Compiler<span class="o">)</span><span class="w"> </span>options
</span><span id="__span-1-23"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-23" id="__codelineno-1-23" name="__codelineno-1-23"></a><span class="w">  </span>--target<span class="w"> </span><span class="o">{</span>chirrtl<span class="p">|</span>firrtl<span class="p">|</span>hw<span class="p">|</span>verilog<span class="p">|</span>systemverilog<span class="o">}</span>
</span><span id="__span-1-24"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-24" id="__codelineno-1-24" name="__codelineno-1-24"></a><span class="w">                           </span>The<span class="w"> </span>CIRCT
</span><span id="__span-1-25"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-25" id="__codelineno-1-25" name="__codelineno-1-25"></a><span class="w">  </span>--preserve-aggregate<span class="w"> </span>&lt;value&gt;
</span><span id="__span-1-26"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-26" id="__codelineno-1-26" name="__codelineno-1-26"></a><span class="w">                           </span>Do<span class="w"> </span>not<span class="w"> </span>lower<span class="w"> </span>aggregate<span class="w"> </span>types<span class="w"> </span>to<span class="w"> </span>ground<span class="w"> </span>types
</span><span id="__span-1-27"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-27" id="__codelineno-1-27" name="__codelineno-1-27"></a><span class="w">  </span>--module<span class="w"> </span>&lt;package&gt;.&lt;module&gt;
</span><span id="__span-1-28"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-28" id="__codelineno-1-28" name="__codelineno-1-28"></a><span class="w">                           </span>The<span class="w"> </span>name<span class="w"> </span>of<span class="w"> </span>a<span class="w"> </span>Chisel<span class="w"> </span>module<span class="w"> </span>to<span class="w"> </span>elaborate<span class="w"> </span><span class="o">(</span>module<span class="w"> </span>must<span class="w"> </span>be<span class="w"> </span><span class="k">in</span><span class="w"> </span>the<span class="w"> </span>classpath<span class="o">)</span>
</span><span id="__span-1-29"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-29" id="__codelineno-1-29" name="__codelineno-1-29"></a><span class="w">  </span>--full-stacktrace<span class="w">        </span>Show<span class="w"> </span>full<span class="w"> </span>stack<span class="w"> </span>trace<span class="w"> </span>when<span class="w"> </span>an<span class="w"> </span>exception<span class="w"> </span>is<span class="w"> </span>thrown
</span><span id="__span-1-30"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-30" id="__codelineno-1-30" name="__codelineno-1-30"></a><span class="w">  </span>--throw-on-first-error<span class="w">   </span>Throw<span class="w"> </span>an<span class="w"> </span>exception<span class="w"> </span>on<span class="w"> </span>the<span class="w"> </span>first<span class="w"> </span>error<span class="w"> </span>instead<span class="w"> </span>of<span class="w"> </span>continuing
</span><span id="__span-1-31"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-31" id="__codelineno-1-31" name="__codelineno-1-31"></a><span class="w">  </span>--warnings-as-errors<span class="w">     </span>Treat<span class="w"> </span>warnings<span class="w"> </span>as<span class="w"> </span>errors
</span><span id="__span-1-32"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-32" id="__codelineno-1-32" name="__codelineno-1-32"></a><span class="w">  </span>--source-root<span class="w"> </span>&lt;file&gt;<span class="w">     </span>Root<span class="w"> </span>directory<span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="nb">source</span><span class="w"> </span>files,<span class="w"> </span>used<span class="w"> </span><span class="k">for</span><span class="w"> </span>enhanced<span class="w"> </span>error<span class="w"> </span>reporting
</span><span id="__span-1-33"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-33" id="__codelineno-1-33" name="__codelineno-1-33"></a><span class="w">  </span>--split-verilog<span class="w">          </span>Indicates<span class="w"> </span>that<span class="w"> </span><span class="s2">"firtool"</span><span class="w"> </span>should<span class="w"> </span>emit<span class="w"> </span>one-file-per-module<span class="w"> </span>and<span class="w"> </span>write<span class="w"> </span>separate<span class="w"> </span>outputs<span class="w"> </span>to<span class="w"> </span>separate<span class="w"> </span>files
</span><span id="__span-1-34"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-34" id="__codelineno-1-34" name="__codelineno-1-34"></a>FIRRTL<span class="w"> </span>Transform<span class="w"> </span>Options
</span><span id="__span-1-35"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-35" id="__codelineno-1-35" name="__codelineno-1-35"></a><span class="w">  </span>--no-dce<span class="w">                 </span>Disable<span class="w"> </span>dead<span class="w"> </span>code<span class="w"> </span>elimination
</span><span id="__span-1-36"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-36" id="__codelineno-1-36" name="__codelineno-1-36"></a><span class="w">  </span>--no-check-comb-loops<span class="w">    </span>Disable<span class="w"> </span>combinational<span class="w"> </span>loop<span class="w"> </span>checking
</span><span id="__span-1-37"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-37" id="__codelineno-1-37" name="__codelineno-1-37"></a><span class="w">  </span>-fil,<span class="w"> </span>--inline<span class="w"> </span>&lt;circuit&gt;<span class="o">[</span>.&lt;module&gt;<span class="o">[</span>.&lt;instance&gt;<span class="o">]][</span>,...<span class="o">]</span>
</span><span id="__span-1-38"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-38" id="__codelineno-1-38" name="__codelineno-1-38"></a><span class="w">                           </span>Inline<span class="w"> </span>selected<span class="w"> </span>modules
</span><span id="__span-1-39"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-39" id="__codelineno-1-39" name="__codelineno-1-39"></a><span class="w">  </span>-clks,<span class="w"> </span>--list-clocks<span class="w"> </span>-c:&lt;circuit&gt;:-m:&lt;module&gt;:-o:&lt;filename&gt;
</span><span id="__span-1-40"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-40" id="__codelineno-1-40" name="__codelineno-1-40"></a><span class="w">                           </span>List<span class="w"> </span>which<span class="w"> </span>signal<span class="w"> </span>drives<span class="w"> </span>each<span class="w"> </span>clock<span class="w"> </span>of<span class="w"> </span>every<span class="w"> </span>descendent<span class="w"> </span>of<span class="w"> </span>specified<span class="w"> </span>modules
</span><span id="__span-1-41"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-41" id="__codelineno-1-41" name="__codelineno-1-41"></a><span class="w">  </span>--no-asa<span class="w">                 </span>Disable<span class="w"> </span>assert<span class="w"> </span>submodule<span class="w"> </span>assumptions
</span><span id="__span-1-42"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-42" id="__codelineno-1-42" name="__codelineno-1-42"></a><span class="w">  </span>--no-constant-propagation
</span><span id="__span-1-43"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-43" id="__codelineno-1-43" name="__codelineno-1-43"></a><span class="w">                           </span>Disable<span class="w"> </span>constant<span class="w"> </span>propagation<span class="w"> </span>elimination
</span><span id="__span-1-44"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-44" id="__codelineno-1-44" name="__codelineno-1-44"></a>AspectLibrary
</span><span id="__span-1-45"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-45" id="__codelineno-1-45" name="__codelineno-1-45"></a><span class="w">  </span>--with-aspect<span class="w"> </span>&lt;package&gt;.&lt;aspect&gt;
</span><span id="__span-1-46"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-46" id="__codelineno-1-46" name="__codelineno-1-46"></a><span class="w">                           </span>The<span class="w"> </span>name/class<span class="w"> </span>of<span class="w"> </span>an<span class="w"> </span>aspect<span class="w"> </span>to<span class="w"> </span>compile<span class="w"> </span>with<span class="w"> </span><span class="o">(</span>must<span class="w"> </span>be<span class="w"> </span>a<span class="w"> </span>class/object<span class="w"> </span>without<span class="w"> </span>arguments!<span class="o">)</span>
</span><span id="__span-1-47"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-47" id="__codelineno-1-47" name="__codelineno-1-47"></a>MemLib<span class="w"> </span>Options
</span><span id="__span-1-48"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-48" id="__codelineno-1-48" name="__codelineno-1-48"></a><span class="w">  </span>-firw,<span class="w"> </span>--infer-rw<span class="w">        </span>Enable<span class="w"> </span>read/write<span class="w"> </span>port<span class="w"> </span>inference<span class="w"> </span><span class="k">for</span><span class="w"> </span>memories
</span><span id="__span-1-49"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-49" id="__codelineno-1-49" name="__codelineno-1-49"></a><span class="w">  </span>-frsq,<span class="w"> </span>--repl-seq-mem<span class="w"> </span>-c:&lt;circuit&gt;:-i:&lt;file&gt;:-o:&lt;file&gt;
</span><span id="__span-1-50"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-50" id="__codelineno-1-50" name="__codelineno-1-50"></a><span class="w">                           </span>Blackbox<span class="w"> </span>and<span class="w"> </span>emit<span class="w"> </span>a<span class="w"> </span>configuration<span class="w"> </span>file<span class="w"> </span><span class="k">for</span><span class="w"> </span>each<span class="w"> </span>sequential<span class="w"> </span>memory
</span><span id="__span-1-51"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-51" id="__codelineno-1-51" name="__codelineno-1-51"></a><span class="w">  </span>-gmv,<span class="w"> </span>--gen-mem-verilog<span class="w"> </span>&lt;blackbox<span class="p">|</span>full&gt;
</span><span id="__span-1-52"><a href="../../hardware/2023/04/04/firtool/#__codelineno-1-52" id="__codelineno-1-52" name="__codelineno-1-52"></a><span class="w">                           </span>Blackbox<span class="w"> </span>and<span class="w"> </span>emit<span class="w"> </span>a<span class="w"> </span>Verilog<span class="w"> </span>behavior<span class="w"> </span>model<span class="w"> </span><span class="k">for</span><span class="w"> </span>each<span class="w"> </span>sequential<span class="w"> </span>memory
</span></code></pre></div>
<ol>
<li>在 Scala 中生成 FIRRTL 文件，然后用 firtool 命令转换 <code>.fir</code> 为 <code>.sv</code>。由于 Rocket Chip 还没有迁移，所以需要通过 firtool 来转换。</li>
</ol>
<p>由于目前 chisel3 并没有打包 firtool，目前需要自己装 firtool，例如通过 nix 或下载 GitHub 上的 Release 文件。本文采用的是 firtool 1.34.0。</p>
<h3 id="_2"><a class="toclink" href="../../hardware/2023/04/04/firtool/#_2">对比</a></h3>
<p>把同一份源码，通过两种方式来生成 Verilog 然后进行观察，下面是一些生成的代码的区别。</p>
<h4 id="_3"><a class="toclink" href="../../hardware/2023/04/04/firtool/#_3">状态机</a></h4>
<p>首先是一个状态机的例子（取自 chisel3 的 DetectTwoOnes 样例）：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-2-1"><a href="../../hardware/2023/04/04/firtool/#__codelineno-2-1" id="__codelineno-2-1" name="__codelineno-2-1"></a><span class="n">is</span><span class="p">(</span><span class="nc">State</span><span class="p">.</span><span class="n">sTwo1s</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-2-2"><a href="../../hardware/2023/04/04/firtool/#__codelineno-2-2" id="__codelineno-2-2" name="__codelineno-2-2"></a><span class="w">  </span><span class="n">when</span><span class="p">(</span><span class="o">!</span><span class="n">io</span><span class="p">.</span><span class="n">in</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-2-3"><a href="../../hardware/2023/04/04/firtool/#__codelineno-2-3" id="__codelineno-2-3" name="__codelineno-2-3"></a><span class="w">    </span><span class="n">state</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="nc">State</span><span class="p">.</span><span class="n">sNone</span>
</span><span id="__span-2-4"><a href="../../hardware/2023/04/04/firtool/#__codelineno-2-4" id="__codelineno-2-4" name="__codelineno-2-4"></a><span class="w">  </span><span class="p">}</span>
</span><span id="__span-2-5"><a href="../../hardware/2023/04/04/firtool/#__codelineno-2-5" id="__codelineno-2-5" name="__codelineno-2-5"></a><span class="p">}</span>
</span></code></pre></div>
<p>Scala FIRRTL:</p>
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-3-1"><a href="../../hardware/2023/04/04/firtool/#__codelineno-3-1" id="__codelineno-3-1" name="__codelineno-3-1"></a><span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">_GEN_2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">~</span><span class="n">io_in</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="mh">2'h0</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">state</span><span class="p">;</span><span class="w"> </span><span class="c1">// @[src/main/scala/DetectTwoOnes.scala 33:20 34:15 15:22]</span>
</span><span id="__span-3-2"><a href="../../hardware/2023/04/04/firtool/#__codelineno-3-2" id="__codelineno-3-2" name="__codelineno-3-2"></a><span class="w">  </span><span class="c1">// ...</span>
</span><span id="__span-3-3"><a href="../../hardware/2023/04/04/firtool/#__codelineno-3-3" id="__codelineno-3-3" name="__codelineno-3-3"></a><span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="mh">2'h2</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">state</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span><span class="c1">// @[src/main/scala/DetectTwoOnes.scala 19:17]</span>
</span><span id="__span-3-4"><a href="../../hardware/2023/04/04/firtool/#__codelineno-3-4" id="__codelineno-3-4" name="__codelineno-3-4"></a><span class="w">      </span><span class="n">state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">_GEN_2</span><span class="p">;</span>
</span><span id="__span-3-5"><a href="../../hardware/2023/04/04/firtool/#__codelineno-3-5" id="__codelineno-3-5" name="__codelineno-3-5"></a><span class="w">    </span><span class="k">end</span>
</span></code></pre></div>
<p>CIRCT firtool:</p>
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-4-1"><a href="../../hardware/2023/04/04/firtool/#__codelineno-4-1" id="__codelineno-4-1" name="__codelineno-4-1"></a><span class="w">    </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">state</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">2'h2</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="o">~</span><span class="n">io_in</span><span class="p">)</span><span class="w">    </span><span class="c1">// src/main/scala/DetectTwoOnes.scala:15:22, :17:20, :19:17, :33:{12,20}, :34:15</span>
</span><span id="__span-4-2"><a href="../../hardware/2023/04/04/firtool/#__codelineno-4-2" id="__codelineno-4-2" name="__codelineno-4-2"></a><span class="w">      </span><span class="n">state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">2'h0</span><span class="p">;</span><span class="w">    </span><span class="c1">// src/main/scala/DetectTwoOnes.scala:15:22, :29:15</span>
</span></code></pre></div>
<p>这个例子里，Scala FIRRTL Compiler 多生成了一个 <code>_GEN_2</code>，需要把前后一起看才知道是什么意思，而 CIRCT 生成的与源码比较接近，可读性较好。</p>
<h4 id="syncreadmem"><a class="toclink" href="../../hardware/2023/04/04/firtool/#syncreadmem">SyncReadMem</a></h4>
<p>接下来看 SyncReadMem。在 Scala FIRRTL Compiler 中，默认是直接在模块中嵌入代码：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-5-1"><a href="../../hardware/2023/04/04/firtool/#__codelineno-5-1" id="__codelineno-5-1" name="__codelineno-5-1"></a><span class="w">  </span><span class="n">reg</span><span class="w"> </span><span class="p">[</span><span class="mi">31</span><span class="p">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">mem</span><span class="w"> </span><span class="p">[</span><span class="mi">0</span><span class="p">:</span><span class="mi">31</span><span class="p">];</span><span class="w"> </span><span class="c1">// @[src/main/scala/Memory.scala 10:24]</span>
</span><span id="__span-5-2"><a href="../../hardware/2023/04/04/firtool/#__codelineno-5-2" id="__codelineno-5-2" name="__codelineno-5-2"></a><span class="w">  </span><span class="n">wire</span><span class="w">  </span><span class="n">mem_rdata_MPORT_en</span><span class="p">;</span><span class="w"> </span><span class="c1">// @[src/main/scala/Memory.scala 10:24]</span>
</span><span id="__span-5-3"><a href="../../hardware/2023/04/04/firtool/#__codelineno-5-3" id="__codelineno-5-3" name="__codelineno-5-3"></a><span class="w">  </span><span class="n">wire</span><span class="w"> </span><span class="p">[</span><span class="mi">4</span><span class="p">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">mem_rdata_MPORT_addr</span><span class="p">;</span><span class="w"> </span><span class="c1">// @[src/main/scala/Memory.scala 10:24]</span>
</span><span id="__span-5-4"><a href="../../hardware/2023/04/04/firtool/#__codelineno-5-4" id="__codelineno-5-4" name="__codelineno-5-4"></a><span class="w">  </span><span class="n">wire</span><span class="w"> </span><span class="p">[</span><span class="mi">31</span><span class="p">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">mem_rdata_MPORT_data</span><span class="p">;</span><span class="w"> </span><span class="c1">// @[src/main/scala/Memory.scala 10:24]</span>
</span><span id="__span-5-5"><a href="../../hardware/2023/04/04/firtool/#__codelineno-5-5" id="__codelineno-5-5" name="__codelineno-5-5"></a><span class="w">  </span><span class="n">wire</span><span class="w"> </span><span class="p">[</span><span class="mi">31</span><span class="p">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">mem_MPORT_data</span><span class="p">;</span><span class="w"> </span><span class="c1">// @[src/main/scala/Memory.scala 10:24]</span>
</span><span id="__span-5-6"><a href="../../hardware/2023/04/04/firtool/#__codelineno-5-6" id="__codelineno-5-6" name="__codelineno-5-6"></a><span class="w">  </span><span class="n">wire</span><span class="w"> </span><span class="p">[</span><span class="mi">4</span><span class="p">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">mem_MPORT_addr</span><span class="p">;</span><span class="w"> </span><span class="c1">// @[src/main/scala/Memory.scala 10:24]</span>
</span><span id="__span-5-7"><a href="../../hardware/2023/04/04/firtool/#__codelineno-5-7" id="__codelineno-5-7" name="__codelineno-5-7"></a><span class="w">  </span><span class="n">wire</span><span class="w">  </span><span class="n">mem_MPORT_mask</span><span class="p">;</span><span class="w"> </span><span class="c1">// @[src/main/scala/Memory.scala 10:24]</span>
</span><span id="__span-5-8"><a href="../../hardware/2023/04/04/firtool/#__codelineno-5-8" id="__codelineno-5-8" name="__codelineno-5-8"></a><span class="w">  </span><span class="n">wire</span><span class="w">  </span><span class="n">mem_MPORT_en</span><span class="p">;</span><span class="w"> </span><span class="c1">// @[src/main/scala/Memory.scala 10:24]</span>
</span><span id="__span-5-9"><a href="../../hardware/2023/04/04/firtool/#__codelineno-5-9" id="__codelineno-5-9" name="__codelineno-5-9"></a><span class="w">  </span><span class="n">reg</span><span class="w">  </span><span class="n">mem_rdata_MPORT_en_pipe_0</span><span class="p">;</span>
</span><span id="__span-5-10"><a href="../../hardware/2023/04/04/firtool/#__codelineno-5-10" id="__codelineno-5-10" name="__codelineno-5-10"></a><span class="w">  </span><span class="n">reg</span><span class="w"> </span><span class="p">[</span><span class="mi">4</span><span class="p">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">mem_rdata_MPORT_addr_pipe_0</span><span class="p">;</span>
</span><span id="__span-5-11"><a href="../../hardware/2023/04/04/firtool/#__codelineno-5-11" id="__codelineno-5-11" name="__codelineno-5-11"></a><span class="w">  </span><span class="n">assign</span><span class="w"> </span><span class="n">mem_rdata_MPORT_en</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">mem_rdata_MPORT_en_pipe_0</span><span class="p">;</span>
</span><span id="__span-5-12"><a href="../../hardware/2023/04/04/firtool/#__codelineno-5-12" id="__codelineno-5-12" name="__codelineno-5-12"></a><span class="w">  </span><span class="n">assign</span><span class="w"> </span><span class="n">mem_rdata_MPORT_addr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">mem_rdata_MPORT_addr_pipe_0</span><span class="p">;</span>
</span><span id="__span-5-13"><a href="../../hardware/2023/04/04/firtool/#__codelineno-5-13" id="__codelineno-5-13" name="__codelineno-5-13"></a><span class="w">  </span><span class="n">assign</span><span class="w"> </span><span class="n">mem_rdata_MPORT_data</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">mem</span><span class="p">[</span><span class="n">mem_rdata_MPORT_addr</span><span class="p">];</span><span class="w"> </span><span class="c1">// @[src/main/scala/Memory.scala 10:24]</span>
</span><span id="__span-5-14"><a href="../../hardware/2023/04/04/firtool/#__codelineno-5-14" id="__codelineno-5-14" name="__codelineno-5-14"></a><span class="w">  </span><span class="n">assign</span><span class="w"> </span><span class="n">mem_MPORT_data</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">wdata</span><span class="p">;</span>
</span><span id="__span-5-15"><a href="../../hardware/2023/04/04/firtool/#__codelineno-5-15" id="__codelineno-5-15" name="__codelineno-5-15"></a><span class="w">  </span><span class="n">assign</span><span class="w"> </span><span class="n">mem_MPORT_addr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">waddr</span><span class="p">;</span>
</span><span id="__span-5-16"><a href="../../hardware/2023/04/04/firtool/#__codelineno-5-16" id="__codelineno-5-16" name="__codelineno-5-16"></a><span class="w">  </span><span class="n">assign</span><span class="w"> </span><span class="n">mem_MPORT_mask</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">1</span><span class="ss">'h1</span><span class="p">;</span>
</span><span id="__span-5-17"><a href="../../hardware/2023/04/04/firtool/#__codelineno-5-17" id="__codelineno-5-17" name="__codelineno-5-17"></a><span class="w">  </span><span class="n">assign</span><span class="w"> </span><span class="n">mem_MPORT_en</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">1</span><span class="ss">'h1</span><span class="p">;</span>
</span><span id="__span-5-18"><a href="../../hardware/2023/04/04/firtool/#__codelineno-5-18" id="__codelineno-5-18" name="__codelineno-5-18"></a><span class="w">  </span><span class="n">assign</span><span class="w"> </span><span class="n">rdata</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">mem_rdata_MPORT_data</span><span class="p">;</span><span class="w"> </span><span class="c1">// @[src/main/scala/Memory.scala 11:9]</span>
</span><span id="__span-5-19"><a href="../../hardware/2023/04/04/firtool/#__codelineno-5-19" id="__codelineno-5-19" name="__codelineno-5-19"></a><span class="w">  </span><span class="n">always</span><span class="w"> </span><span class="o">@</span><span class="p">(</span><span class="n">posedge</span><span class="w"> </span><span class="n">clock</span><span class="p">)</span><span class="w"> </span><span class="n">begin</span>
</span><span id="__span-5-20"><a href="../../hardware/2023/04/04/firtool/#__codelineno-5-20" id="__codelineno-5-20" name="__codelineno-5-20"></a><span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">mem_MPORT_en</span><span class="w"> </span><span class="n">&amp;</span><span class="w"> </span><span class="n">mem_MPORT_mask</span><span class="p">)</span><span class="w"> </span><span class="n">begin</span>
</span><span id="__span-5-21"><a href="../../hardware/2023/04/04/firtool/#__codelineno-5-21" id="__codelineno-5-21" name="__codelineno-5-21"></a><span class="w">      </span><span class="n">mem</span><span class="p">[</span><span class="n">mem_MPORT_addr</span><span class="p">]</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">mem_MPORT_data</span><span class="p">;</span><span class="w"> </span><span class="c1">// @[src/main/scala/Memory.scala 10:24]</span>
</span><span id="__span-5-22"><a href="../../hardware/2023/04/04/firtool/#__codelineno-5-22" id="__codelineno-5-22" name="__codelineno-5-22"></a><span class="w">    </span><span class="n">end</span>
</span><span id="__span-5-23"><a href="../../hardware/2023/04/04/firtool/#__codelineno-5-23" id="__codelineno-5-23" name="__codelineno-5-23"></a><span class="w">    </span><span class="n">mem_rdata_MPORT_en_pipe_0</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mi">1</span><span class="ss">'h1</span><span class="p">;</span>
</span><span id="__span-5-24"><a href="../../hardware/2023/04/04/firtool/#__codelineno-5-24" id="__codelineno-5-24" name="__codelineno-5-24"></a><span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="mi">1</span><span class="ss">'h1</span><span class="p">)</span><span class="w"> </span><span class="n">begin</span>
</span><span id="__span-5-25"><a href="../../hardware/2023/04/04/firtool/#__codelineno-5-25" id="__codelineno-5-25" name="__codelineno-5-25"></a><span class="w">      </span><span class="n">mem_rdata_MPORT_addr_pipe_0</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">raddr</span><span class="p">;</span>
</span><span id="__span-5-26"><a href="../../hardware/2023/04/04/firtool/#__codelineno-5-26" id="__codelineno-5-26" name="__codelineno-5-26"></a><span class="w">    </span><span class="k">end</span>
</span><span id="__span-5-27"><a href="../../hardware/2023/04/04/firtool/#__codelineno-5-27" id="__codelineno-5-27" name="__codelineno-5-27"></a><span class="w">  </span><span class="nn">end</span>
</span></code></pre></div>
<p>当然了，它有 repl-seq-mem 的选项，可以生成 BlackBox 方便替换为实际的 SRAM IP：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-6-1"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-1" id="__codelineno-6-1" name="__codelineno-6-1"></a>$<span class="w"> </span>sbt<span class="w"> </span><span class="s2">"runMain firrtl.stage.FirrtlMain -i Memory.fir --repl-seq-mem -c:Memory:-o:Memory.conf"</span>
</span><span id="__span-6-2"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-2" id="__codelineno-6-2" name="__codelineno-6-2"></a>$<span class="w"> </span>cat<span class="w"> </span>Memory.v
</span><span id="__span-6-3"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-3" id="__codelineno-6-3" name="__codelineno-6-3"></a>module<span class="w"> </span>mem<span class="o">(</span>
</span><span id="__span-6-4"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-4" id="__codelineno-6-4" name="__codelineno-6-4"></a><span class="w">  </span>input<span class="w">  </span><span class="o">[</span><span class="m">4</span>:0<span class="o">]</span><span class="w">  </span>R0_addr,
</span><span id="__span-6-5"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-5" id="__codelineno-6-5" name="__codelineno-6-5"></a><span class="w">  </span>input<span class="w">         </span>R0_clk,
</span><span id="__span-6-6"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-6" id="__codelineno-6-6" name="__codelineno-6-6"></a><span class="w">  </span>output<span class="w"> </span><span class="o">[</span><span class="m">31</span>:0<span class="o">]</span><span class="w"> </span>R0_data,
</span><span id="__span-6-7"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-7" id="__codelineno-6-7" name="__codelineno-6-7"></a><span class="w">  </span>input<span class="w">  </span><span class="o">[</span><span class="m">4</span>:0<span class="o">]</span><span class="w">  </span>W0_addr,
</span><span id="__span-6-8"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-8" id="__codelineno-6-8" name="__codelineno-6-8"></a><span class="w">  </span>input<span class="w">         </span>W0_clk,
</span><span id="__span-6-9"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-9" id="__codelineno-6-9" name="__codelineno-6-9"></a><span class="w">  </span>input<span class="w">  </span><span class="o">[</span><span class="m">31</span>:0<span class="o">]</span><span class="w"> </span>W0_data
</span><span id="__span-6-10"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-10" id="__codelineno-6-10" name="__codelineno-6-10"></a><span class="o">)</span><span class="p">;</span>
</span><span id="__span-6-11"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-11" id="__codelineno-6-11" name="__codelineno-6-11"></a><span class="w">  </span>wire<span class="w"> </span><span class="o">[</span><span class="m">4</span>:0<span class="o">]</span><span class="w"> </span>mem_ext_R0_addr<span class="p">;</span>
</span><span id="__span-6-12"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-12" id="__codelineno-6-12" name="__codelineno-6-12"></a><span class="w">  </span>wire<span class="w">  </span>mem_ext_R0_en<span class="p">;</span>
</span><span id="__span-6-13"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-13" id="__codelineno-6-13" name="__codelineno-6-13"></a><span class="w">  </span>wire<span class="w">  </span>mem_ext_R0_clk<span class="p">;</span>
</span><span id="__span-6-14"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-14" id="__codelineno-6-14" name="__codelineno-6-14"></a><span class="w">  </span>wire<span class="w"> </span><span class="o">[</span><span class="m">31</span>:0<span class="o">]</span><span class="w"> </span>mem_ext_R0_data<span class="p">;</span>
</span><span id="__span-6-15"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-15" id="__codelineno-6-15" name="__codelineno-6-15"></a><span class="w">  </span>wire<span class="w"> </span><span class="o">[</span><span class="m">4</span>:0<span class="o">]</span><span class="w"> </span>mem_ext_W0_addr<span class="p">;</span>
</span><span id="__span-6-16"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-16" id="__codelineno-6-16" name="__codelineno-6-16"></a><span class="w">  </span>wire<span class="w">  </span>mem_ext_W0_en<span class="p">;</span>
</span><span id="__span-6-17"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-17" id="__codelineno-6-17" name="__codelineno-6-17"></a><span class="w">  </span>wire<span class="w">  </span>mem_ext_W0_clk<span class="p">;</span>
</span><span id="__span-6-18"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-18" id="__codelineno-6-18" name="__codelineno-6-18"></a><span class="w">  </span>wire<span class="w"> </span><span class="o">[</span><span class="m">31</span>:0<span class="o">]</span><span class="w"> </span>mem_ext_W0_data<span class="p">;</span>
</span><span id="__span-6-19"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-19" id="__codelineno-6-19" name="__codelineno-6-19"></a><span class="w">  </span>mem_ext<span class="w"> </span>mem_ext<span class="w"> </span><span class="o">(</span>
</span><span id="__span-6-20"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-20" id="__codelineno-6-20" name="__codelineno-6-20"></a><span class="w">    </span>.R0_addr<span class="o">(</span>mem_ext_R0_addr<span class="o">)</span>,
</span><span id="__span-6-21"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-21" id="__codelineno-6-21" name="__codelineno-6-21"></a><span class="w">    </span>.R0_en<span class="o">(</span>mem_ext_R0_en<span class="o">)</span>,
</span><span id="__span-6-22"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-22" id="__codelineno-6-22" name="__codelineno-6-22"></a><span class="w">    </span>.R0_clk<span class="o">(</span>mem_ext_R0_clk<span class="o">)</span>,
</span><span id="__span-6-23"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-23" id="__codelineno-6-23" name="__codelineno-6-23"></a><span class="w">    </span>.R0_data<span class="o">(</span>mem_ext_R0_data<span class="o">)</span>,
</span><span id="__span-6-24"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-24" id="__codelineno-6-24" name="__codelineno-6-24"></a><span class="w">    </span>.W0_addr<span class="o">(</span>mem_ext_W0_addr<span class="o">)</span>,
</span><span id="__span-6-25"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-25" id="__codelineno-6-25" name="__codelineno-6-25"></a><span class="w">    </span>.W0_en<span class="o">(</span>mem_ext_W0_en<span class="o">)</span>,
</span><span id="__span-6-26"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-26" id="__codelineno-6-26" name="__codelineno-6-26"></a><span class="w">    </span>.W0_clk<span class="o">(</span>mem_ext_W0_clk<span class="o">)</span>,
</span><span id="__span-6-27"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-27" id="__codelineno-6-27" name="__codelineno-6-27"></a><span class="w">    </span>.W0_data<span class="o">(</span>mem_ext_W0_data<span class="o">)</span>
</span><span id="__span-6-28"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-28" id="__codelineno-6-28" name="__codelineno-6-28"></a><span class="w">  </span><span class="o">)</span><span class="p">;</span>
</span><span id="__span-6-29"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-29" id="__codelineno-6-29" name="__codelineno-6-29"></a><span class="w">  </span>assign<span class="w"> </span><span class="nv">mem_ext_R0_clk</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>R0_clk<span class="p">;</span>
</span><span id="__span-6-30"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-30" id="__codelineno-6-30" name="__codelineno-6-30"></a><span class="w">  </span>assign<span class="w"> </span><span class="nv">mem_ext_R0_en</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">1</span><span class="s1">'h1;</span>
</span><span id="__span-6-31"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-31" id="__codelineno-6-31" name="__codelineno-6-31"></a><span class="s1">  assign mem_ext_R0_addr = R0_addr;</span>
</span><span id="__span-6-32"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-32" id="__codelineno-6-32" name="__codelineno-6-32"></a><span class="s1">  assign R0_data = mem_ext_R0_data;</span>
</span><span id="__span-6-33"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-33" id="__codelineno-6-33" name="__codelineno-6-33"></a><span class="s1">  assign mem_ext_W0_clk = W0_clk;</span>
</span><span id="__span-6-34"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-34" id="__codelineno-6-34" name="__codelineno-6-34"></a><span class="s1">  assign mem_ext_W0_en = 1'</span>h1<span class="p">;</span>
</span><span id="__span-6-35"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-35" id="__codelineno-6-35" name="__codelineno-6-35"></a><span class="w">  </span>assign<span class="w"> </span><span class="nv">mem_ext_W0_addr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>W0_addr<span class="p">;</span>
</span><span id="__span-6-36"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-36" id="__codelineno-6-36" name="__codelineno-6-36"></a><span class="w">  </span>assign<span class="w"> </span><span class="nv">mem_ext_W0_data</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>W0_data<span class="p">;</span>
</span><span id="__span-6-37"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-37" id="__codelineno-6-37" name="__codelineno-6-37"></a>endmodule
</span><span id="__span-6-38"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-38" id="__codelineno-6-38" name="__codelineno-6-38"></a>$<span class="w"> </span>cat<span class="w"> </span>Memory.conf
</span><span id="__span-6-39"><a href="../../hardware/2023/04/04/firtool/#__codelineno-6-39" id="__codelineno-6-39" name="__codelineno-6-39"></a>name<span class="w"> </span>mem_ext<span class="w"> </span>depth<span class="w"> </span><span class="m">32</span><span class="w"> </span>width<span class="w"> </span><span class="m">32</span><span class="w"> </span>ports<span class="w"> </span>write,read<span class="w">  </span>
</span></code></pre></div>
<p>下游工具读取 Memory.conf 去生成对应的 mem_ext 模块。这里只考虑了 Read Latency 为 1 的情况，如果是 Mem，就不会生成 BlackBox，毕竟参数名字是 sequential memory。</p>
<p>CIRCT firtool 也有类似的表现，只不过默认情况下就会用一个单独的模块：</p>
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-7-1"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-1" id="__codelineno-7-1" name="__codelineno-7-1"></a><span class="k">module</span><span class="w"> </span><span class="n">Memory</span><span class="p">(</span><span class="w">  </span><span class="c1">// &lt;stdin&gt;:3:10</span>
</span><span id="__span-7-2"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-2" id="__codelineno-7-2" name="__codelineno-7-2"></a><span class="w">  </span><span class="k">input</span><span class="w">         </span><span class="n">clock</span><span class="p">,</span><span class="w">  </span><span class="c1">// &lt;stdin&gt;:4:11</span>
</span><span id="__span-7-3"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-3" id="__codelineno-7-3" name="__codelineno-7-3"></a><span class="w">                </span><span class="n">reset</span><span class="p">,</span><span class="w">  </span><span class="c1">// &lt;stdin&gt;:5:11</span>
</span><span id="__span-7-4"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-4" id="__codelineno-7-4" name="__codelineno-7-4"></a><span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">raddr</span><span class="p">,</span><span class="w">  </span><span class="c1">// src/main/scala/Memory.scala:4:17</span>
</span><span id="__span-7-5"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-5" id="__codelineno-7-5" name="__codelineno-7-5"></a><span class="w">                </span><span class="n">waddr</span><span class="p">,</span><span class="w">  </span><span class="c1">// src/main/scala/Memory.scala:7:17</span>
</span><span id="__span-7-6"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-6" id="__codelineno-7-6" name="__codelineno-7-6"></a><span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">wdata</span><span class="p">,</span><span class="w">  </span><span class="c1">// src/main/scala/Memory.scala:8:17</span>
</span><span id="__span-7-7"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-7" id="__codelineno-7-7" name="__codelineno-7-7"></a><span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">rdata</span><span class="w">   </span><span class="c1">// src/main/scala/Memory.scala:5:17</span>
</span><span id="__span-7-8"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-8" id="__codelineno-7-8" name="__codelineno-7-8"></a><span class="p">);</span>
</span><span id="__span-7-9"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-9" id="__codelineno-7-9" name="__codelineno-7-9"></a>
</span><span id="__span-7-10"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-10" id="__codelineno-7-10" name="__codelineno-7-10"></a><span class="w">  </span><span class="n">mem_combMem</span><span class="w"> </span><span class="n">mem_ext</span><span class="w"> </span><span class="p">(</span><span class="w"> </span><span class="c1">// src/main/scala/Memory.scala:10:24</span>
</span><span id="__span-7-11"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-11" id="__codelineno-7-11" name="__codelineno-7-11"></a><span class="w">    </span><span class="p">.</span><span class="n">R0_addr</span><span class="w"> </span><span class="p">(</span><span class="n">raddr</span><span class="p">),</span>
</span><span id="__span-7-12"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-12" id="__codelineno-7-12" name="__codelineno-7-12"></a><span class="w">    </span><span class="p">.</span><span class="n">R0_en</span><span class="w">   </span><span class="p">(</span><span class="mh">1'h1</span><span class="p">),</span><span class="w">    </span><span class="c1">// &lt;stdin&gt;:3:10</span>
</span><span id="__span-7-13"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-13" id="__codelineno-7-13" name="__codelineno-7-13"></a><span class="w">    </span><span class="p">.</span><span class="n">R0_clk</span><span class="w">  </span><span class="p">(</span><span class="n">clock</span><span class="p">),</span>
</span><span id="__span-7-14"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-14" id="__codelineno-7-14" name="__codelineno-7-14"></a><span class="w">    </span><span class="p">.</span><span class="n">W0_addr</span><span class="w"> </span><span class="p">(</span><span class="n">waddr</span><span class="p">),</span>
</span><span id="__span-7-15"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-15" id="__codelineno-7-15" name="__codelineno-7-15"></a><span class="w">    </span><span class="p">.</span><span class="n">W0_en</span><span class="w">   </span><span class="p">(</span><span class="mh">1'h1</span><span class="p">),</span><span class="w">    </span><span class="c1">// &lt;stdin&gt;:3:10</span>
</span><span id="__span-7-16"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-16" id="__codelineno-7-16" name="__codelineno-7-16"></a><span class="w">    </span><span class="p">.</span><span class="n">W0_clk</span><span class="w">  </span><span class="p">(</span><span class="n">clock</span><span class="p">),</span>
</span><span id="__span-7-17"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-17" id="__codelineno-7-17" name="__codelineno-7-17"></a><span class="w">    </span><span class="p">.</span><span class="n">W0_data</span><span class="w"> </span><span class="p">(</span><span class="n">wdata</span><span class="p">),</span>
</span><span id="__span-7-18"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-18" id="__codelineno-7-18" name="__codelineno-7-18"></a><span class="w">    </span><span class="p">.</span><span class="n">R0_data</span><span class="w"> </span><span class="p">(</span><span class="n">rdata</span><span class="p">)</span>
</span><span id="__span-7-19"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-19" id="__codelineno-7-19" name="__codelineno-7-19"></a><span class="w">  </span><span class="p">);</span>
</span><span id="__span-7-20"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-20" id="__codelineno-7-20" name="__codelineno-7-20"></a><span class="k">endmodule</span>
</span><span id="__span-7-21"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-21" id="__codelineno-7-21" name="__codelineno-7-21"></a>
</span><span id="__span-7-22"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-22" id="__codelineno-7-22" name="__codelineno-7-22"></a><span class="k">module</span><span class="w"> </span><span class="n">mem_combMem</span><span class="p">(</span><span class="w"> </span><span class="c1">// src/main/scala/Memory.scala:10:24</span>
</span><span id="__span-7-23"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-23" id="__codelineno-7-23" name="__codelineno-7-23"></a><span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">R0_addr</span><span class="p">,</span>
</span><span id="__span-7-24"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-24" id="__codelineno-7-24" name="__codelineno-7-24"></a><span class="w">  </span><span class="k">input</span><span class="w">         </span><span class="n">R0_en</span><span class="p">,</span>
</span><span id="__span-7-25"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-25" id="__codelineno-7-25" name="__codelineno-7-25"></a><span class="w">                </span><span class="n">R0_clk</span><span class="p">,</span>
</span><span id="__span-7-26"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-26" id="__codelineno-7-26" name="__codelineno-7-26"></a><span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">W0_addr</span><span class="p">,</span>
</span><span id="__span-7-27"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-27" id="__codelineno-7-27" name="__codelineno-7-27"></a><span class="w">  </span><span class="k">input</span><span class="w">         </span><span class="n">W0_en</span><span class="p">,</span>
</span><span id="__span-7-28"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-28" id="__codelineno-7-28" name="__codelineno-7-28"></a><span class="w">                </span><span class="n">W0_clk</span><span class="p">,</span>
</span><span id="__span-7-29"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-29" id="__codelineno-7-29" name="__codelineno-7-29"></a><span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">W0_data</span><span class="p">,</span>
</span><span id="__span-7-30"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-30" id="__codelineno-7-30" name="__codelineno-7-30"></a><span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">R0_data</span>
</span><span id="__span-7-31"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-31" id="__codelineno-7-31" name="__codelineno-7-31"></a><span class="p">);</span>
</span><span id="__span-7-32"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-32" id="__codelineno-7-32" name="__codelineno-7-32"></a>
</span><span id="__span-7-33"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-33" id="__codelineno-7-33" name="__codelineno-7-33"></a><span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Memory</span><span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="mh">31</span><span class="p">];</span><span class="w">  </span><span class="c1">// src/main/scala/Memory.scala:10:24</span>
</span><span id="__span-7-34"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-34" id="__codelineno-7-34" name="__codelineno-7-34"></a><span class="w">  </span><span class="kt">reg</span><span class="w">        </span><span class="n">_GEN</span><span class="p">;</span><span class="w">  </span><span class="c1">// src/main/scala/Memory.scala:10:24</span>
</span><span id="__span-7-35"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-35" id="__codelineno-7-35" name="__codelineno-7-35"></a><span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">_GEN_0</span><span class="p">;</span><span class="w">    </span><span class="c1">// src/main/scala/Memory.scala:10:24</span>
</span><span id="__span-7-36"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-36" id="__codelineno-7-36" name="__codelineno-7-36"></a><span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">R0_clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w">    </span><span class="c1">// src/main/scala/Memory.scala:10:24</span>
</span><span id="__span-7-37"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-37" id="__codelineno-7-37" name="__codelineno-7-37"></a><span class="w">    </span><span class="n">_GEN</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">R0_en</span><span class="p">;</span><span class="w">  </span><span class="c1">// src/main/scala/Memory.scala:10:24</span>
</span><span id="__span-7-38"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-38" id="__codelineno-7-38" name="__codelineno-7-38"></a><span class="w">    </span><span class="n">_GEN_0</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">R0_addr</span><span class="p">;</span><span class="w">  </span><span class="c1">// src/main/scala/Memory.scala:10:24</span>
</span><span id="__span-7-39"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-39" id="__codelineno-7-39" name="__codelineno-7-39"></a><span class="w">  </span><span class="k">end</span><span class="w"> </span><span class="c1">// always @(posedge)</span>
</span><span id="__span-7-40"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-40" id="__codelineno-7-40" name="__codelineno-7-40"></a><span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">W0_clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w">    </span><span class="c1">// src/main/scala/Memory.scala:10:24</span>
</span><span id="__span-7-41"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-41" id="__codelineno-7-41" name="__codelineno-7-41"></a><span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">W0_en</span><span class="p">)</span><span class="w">  </span><span class="c1">// src/main/scala/Memory.scala:10:24</span>
</span><span id="__span-7-42"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-42" id="__codelineno-7-42" name="__codelineno-7-42"></a><span class="w">      </span><span class="n">Memory</span><span class="p">[</span><span class="n">W0_addr</span><span class="p">]</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">W0_data</span><span class="p">;</span><span class="w">   </span><span class="c1">// src/main/scala/Memory.scala:10:24</span>
</span><span id="__span-7-43"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-43" id="__codelineno-7-43" name="__codelineno-7-43"></a><span class="w">  </span><span class="k">end</span><span class="w"> </span><span class="c1">// always @(posedge)</span>
</span><span id="__span-7-44"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-44" id="__codelineno-7-44" name="__codelineno-7-44"></a><span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">R0_data</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">_GEN</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">Memory</span><span class="p">[</span><span class="n">_GEN_0</span><span class="p">]</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="mh">32</span><span class="p">'</span><span class="n">bx</span><span class="p">;</span><span class="w">   </span><span class="c1">// src/main/scala/Memory.scala:10:24</span>
</span><span id="__span-7-45"><a href="../../hardware/2023/04/04/firtool/#__codelineno-7-45" id="__codelineno-7-45" name="__codelineno-7-45"></a><span class="k">endmodule</span>
</span></code></pre></div>
<p>firtool 也支持 <code>-repl-seq-mem</code> 参数，用法和输出与 Scala FIRRTL Compiler 类似。</p>
<p>我最近也写了一个小工具：<a href="https://github.com/jiegec/chisel-memory-lower">chisel-memory-lower</a>来解析生成的 conf 文件，生成对应的 BlackBox。</p>
<h4 id="_4"><a class="toclink" href="../../hardware/2023/04/04/firtool/#_4">复杂组合逻辑</a></h4>
<p>再来看 Hardfloat 的例子。代码：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-8-1"><a href="../../hardware/2023/04/04/firtool/#__codelineno-8-1" id="__codelineno-8-1" name="__codelineno-8-1"></a><span class="kd">val</span><span class="w"> </span><span class="n">exp</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">in</span><span class="p">(</span><span class="n">expWidth</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">sigWidth</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="mi">1</span><span class="p">,</span><span class="w"> </span><span class="n">sigWidth</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="mi">1</span><span class="p">)</span>
</span><span id="__span-8-2"><a href="../../hardware/2023/04/04/firtool/#__codelineno-8-2" id="__codelineno-8-2" name="__codelineno-8-2"></a><span class="kd">val</span><span class="w"> </span><span class="n">isZero</span><span class="w">    </span><span class="o">=</span><span class="w"> </span><span class="n">exp</span><span class="p">(</span><span class="n">expWidth</span><span class="p">,</span><span class="w"> </span><span class="n">expWidth</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="mi">2</span><span class="p">)</span><span class="w"> </span><span class="o">===</span><span class="w"> </span><span class="mi">0</span><span class="p">.</span><span class="nc">U</span>
</span><span id="__span-8-3"><a href="../../hardware/2023/04/04/firtool/#__codelineno-8-3" id="__codelineno-8-3" name="__codelineno-8-3"></a><span class="kd">val</span><span class="w"> </span><span class="n">isSpecial</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">exp</span><span class="p">(</span><span class="n">expWidth</span><span class="p">,</span><span class="w"> </span><span class="n">expWidth</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="mi">1</span><span class="p">)</span><span class="w"> </span><span class="o">===</span><span class="w"> </span><span class="mi">3</span><span class="p">.</span><span class="nc">U</span>
</span><span id="__span-8-4"><a href="../../hardware/2023/04/04/firtool/#__codelineno-8-4" id="__codelineno-8-4" name="__codelineno-8-4"></a>
</span><span id="__span-8-5"><a href="../../hardware/2023/04/04/firtool/#__codelineno-8-5" id="__codelineno-8-5" name="__codelineno-8-5"></a><span class="kd">val</span><span class="w"> </span><span class="n">out</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Wire</span><span class="p">(</span><span class="k">new</span><span class="w"> </span><span class="nc">RawFloat</span><span class="p">(</span><span class="n">expWidth</span><span class="p">,</span><span class="w"> </span><span class="n">sigWidth</span><span class="p">))</span>
</span><span id="__span-8-6"><a href="../../hardware/2023/04/04/firtool/#__codelineno-8-6" id="__codelineno-8-6" name="__codelineno-8-6"></a><span class="n">out</span><span class="p">.</span><span class="n">isNaN</span><span class="w">  </span><span class="o">:=</span><span class="w"> </span><span class="n">isSpecial</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w">   </span><span class="n">exp</span><span class="p">(</span><span class="n">expWidth</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="mi">2</span><span class="p">)</span>
</span></code></pre></div>
<p>Scala FIRRTL Compiler:</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-9-1"><a href="../../hardware/2023/04/04/firtool/#__codelineno-9-1" id="__codelineno-9-1" name="__codelineno-9-1"></a><span class="n">wire</span><span class="w"> </span><span class="p">[</span><span class="mi">8</span><span class="p">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">rawA_exp</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">io_a</span><span class="p">[</span><span class="mi">31</span><span class="p">:</span><span class="mi">23</span><span class="p">];</span><span class="w"> </span><span class="c1">// @[submodules/berkeley-hardfloat/src/main/scala/rawFloatFromRecFN.scala 51:21]</span>
</span><span id="__span-9-2"><a href="../../hardware/2023/04/04/firtool/#__codelineno-9-2" id="__codelineno-9-2" name="__codelineno-9-2"></a><span class="n">wire</span><span class="w">  </span><span class="n">rawA_isZero</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">rawA_exp</span><span class="p">[</span><span class="mi">8</span><span class="p">:</span><span class="mi">6</span><span class="p">]</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mi">3</span><span class="ss">'h0</span><span class="p">;</span><span class="w"> </span><span class="c1">// @[submodules/berkeley-hardfloat/src/main/scala/rawFloatFromRecFN.scala 52:53]</span>
</span><span id="__span-9-3"><a href="../../hardware/2023/04/04/firtool/#__codelineno-9-3" id="__codelineno-9-3" name="__codelineno-9-3"></a><span class="n">wire</span><span class="w">  </span><span class="n">rawA_isSpecial</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">rawA_exp</span><span class="p">[</span><span class="mi">8</span><span class="p">:</span><span class="mi">7</span><span class="p">]</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mi">2</span><span class="ss">'h3</span><span class="p">;</span><span class="w"> </span><span class="c1">// @[submodules/berkeley-hardfloat/src/main/scala/rawFloatFromRecFN.scala 53:53]</span>
</span><span id="__span-9-4"><a href="../../hardware/2023/04/04/firtool/#__codelineno-9-4" id="__codelineno-9-4" name="__codelineno-9-4"></a><span class="n">wire</span><span class="w">  </span><span class="n">rawA__isNaN</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">rawA_isSpecial</span><span class="w"> </span><span class="n">&amp;</span><span class="w"> </span><span class="n">rawA_exp</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span><span class="w"> </span><span class="c1">// @[submodules/berkeley-hardfloat/src/main/scala/rawFloatFromRecFN.scala 56:33]</span>
</span></code></pre></div>
<p>基本是忠实的翻译。</p>
<p>CIRCT Firtool:</p>
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-10-1"><a href="../../hardware/2023/04/04/firtool/#__codelineno-10-1" id="__codelineno-10-1" name="__codelineno-10-1"></a><span class="kt">wire</span><span class="w">        </span><span class="n">rawA_isNaN</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="o">&amp;</span><span class="p">(</span><span class="n">io_a</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">30</span><span class="p">]))</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">io_a</span><span class="p">[</span><span class="mh">29</span><span class="p">];</span><span class="w">   </span><span class="c1">// submodules/berkeley-hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :53:{28,53}, :56:{33,41}</span>
</span></code></pre></div>
<p>可以看到，这里对代码进行了变换，把 <code>=== 3.U</code> 变成了 AND，不再忠实原来的代码，而是采取了更加间接的表达方式。</p>
<p>再看一个类似的例子，源码：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-11-1"><a href="../../hardware/2023/04/04/firtool/#__codelineno-11-1" id="__codelineno-11-1" name="__codelineno-11-1"></a><span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">signProd</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">rawA</span><span class="p">.</span><span class="n">sign</span><span class="w"> </span><span class="n">^</span><span class="w"> </span><span class="n">rawB</span><span class="p">.</span><span class="n">sign</span><span class="w"> </span><span class="n">^</span><span class="w"> </span><span class="n">io</span><span class="p">.</span><span class="n">op</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span>
</span></code></pre></div>
<p>Scala FIRRTL Compiler:</p>
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-12-1"><a href="../../hardware/2023/04/04/firtool/#__codelineno-12-1" id="__codelineno-12-1" name="__codelineno-12-1"></a><span class="w">  </span><span class="kt">wire</span><span class="w">  </span><span class="n">rawA__sign</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">io_a</span><span class="p">[</span><span class="mh">32</span><span class="p">];</span><span class="w"> </span><span class="c1">// @[submodules/berkeley-hardfloat/src/main/scala/rawFloatFromRecFN.scala 59:25]</span>
</span><span id="__span-12-2"><a href="../../hardware/2023/04/04/firtool/#__codelineno-12-2" id="__codelineno-12-2" name="__codelineno-12-2"></a><span class="w">  </span><span class="kt">wire</span><span class="w">  </span><span class="n">rawB__sign</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">io_b</span><span class="p">[</span><span class="mh">32</span><span class="p">];</span><span class="w"> </span><span class="c1">// @[submodules/berkeley-hardfloat/src/main/scala/rawFloatFromRecFN.scala 59:25]</span>
</span><span id="__span-12-3"><a href="../../hardware/2023/04/04/firtool/#__codelineno-12-3" id="__codelineno-12-3" name="__codelineno-12-3"></a><span class="w">  </span><span class="kt">wire</span><span class="w">  </span><span class="n">signProd</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">rawA__sign</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">rawB__sign</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">io_op</span><span class="p">[</span><span class="mh">1</span><span class="p">];</span><span class="w"> </span><span class="c1">// @[submodules/berkeley-hardfloat/src/main/scala/MulAddRecFN.scala 96:42]</span>
</span></code></pre></div>
<p>CIRCT firtool:</p>
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-13-1"><a href="../../hardware/2023/04/04/firtool/#__codelineno-13-1" id="__codelineno-13-1" name="__codelineno-13-1"></a><span class="w">  </span><span class="kt">wire</span><span class="w">        </span><span class="n">signProd</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">io_a</span><span class="p">[</span><span class="mh">32</span><span class="p">]</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">io_b</span><span class="p">[</span><span class="mh">32</span><span class="p">]</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">io_op</span><span class="p">[</span><span class="mh">1</span><span class="p">];</span><span class="w">    </span><span class="c1">// submodules/berkeley-hardfloat/src/main/scala/MulAddRecFN.scala:96:{42,49}, submodules/berkeley-hardfloat/src/main/scala/rawFloatFromRecFN.scala:59:25</span>
</span></code></pre></div>
<p>可以看到，CIRCT firtool 比较倾向于内联一些简单的连线。当然了，这个不是绝对的，通过修改命令行参数，可能得到不同的结果。</p>
<h4 id="rocket-chip"><a class="toclink" href="../../hardware/2023/04/04/firtool/#rocket-chip">Rocket Chip</a></h4>
<p>在 rocket-chip-vcu128 项目中测试了一下，迁移到 CIRCT firtool 比较简单，只需要把 FirrtlMain 的调用改成直接运行 firtool。但是，在综合的时候，发现 Vivado 无法推断出一个 SyncReadMem，导致 LUT 和 Register 占用特别多。解决思路有两个：</p>
<ol>
<li>利用上面所说的 <code>--repl-seq-mem</code> 生成 BlackBox，然后生成 XPM Macro 接起来</li>
<li>添加 <code>--lower-memories</code> 参数，简化 SRAM，然后 Vivado 就可以识别出来了。</li>
</ol>
<h4 id="_5"><a class="toclink" href="../../hardware/2023/04/04/firtool/#_5">速度</a></h4>
<p>运行大项目的时候，Scala FIRRTL Compiler 的速度明显比 CIRCT Firtool 慢，体验还是不错的。</p>
<nav class="md-post__action">
<a href="../../hardware/2023/04/04/firtool/">
        继续阅读
      </a>
</nav>
</div>
</article>
<article class="md-post md-post--excerpt">
<header class="md-post__header">
<div class="md-post__meta md-meta">
<ul class="md-meta__list">
<li class="md-meta__item">
<time datetime="2023-03-23 00:00:00">2023年3月23日</time></li>
<li class="md-meta__item">
            分类于
            
              <a class="md-meta__link" href="../../category/hardware/">hardware</a></li>
<li class="md-meta__item">
            
              需要 12 分钟阅读时间
            
          </li>
</ul>
</div>
</header>
<div class="md-post__content md-typeset">
<h2 id="_1"><a class="toclink" href="../../hardware/2023/03/23/core-cosim/">单核处理器的协同仿真</a></h2>
<h3 id="_2"><a class="toclink" href="../../hardware/2023/03/23/core-cosim/#_2">背景</a></h3>
<p>今年的龙芯杯又开始报名了，我来写一篇关于协同仿真（cosim）的博客蹭蹭热度。下面的内容参考了一些已有的协同仿真的框架，例如 <a href="https://ibex-core.readthedocs.io/en/latest/03_reference/cosim.html">ibex co-sim</a> 和 <a href="https://github.com/OpenXiangShan/difftest">OpenXiangShan/difftest</a>。</p>
<h3 id="_3"><a class="toclink" href="../../hardware/2023/03/23/core-cosim/#_3">协同仿真</a></h3>
<p>RTL 层次的协同仿真可以做不同层次的，这里讨论的是指令提交层次，具体来讲，就是把 CPU 和一个模拟器放在一起协同仿真，检查每条指令执行完以后的状态是否一致。基于代码样例的测试虽然可以覆盖很多情况，但是如果出了错误，报错的地方不一定是出现问题的地方，有些时候就需要往回找很久，才能找到刚出现问题的地方。软件上，大家经常苦于内存错误，经常找不到刚出现溢出的地方，所以要用 valgrind 或者 asan 等工具来直接定位第一次出错的地方。硬件上也是类似，为了精确定位到出错的波形，可以用 cosim。</p>
<p>cosim 是怎么工作的呢？模拟器是软件实现的，它原子地执行一条条指令，同时记录下当前的状态，例如寄存器的取值、内存的状态等等。如果可以让 CPU 和模拟器锁步运行，也就是 CPU 执行一条指令，模拟器执行一条指令，然后比对状态，一旦出现不一致，就直接报错。但实际上 CPU 可能会更加复杂，因为它指令的执行拆分成了很多部分，需要针对流水线进行一些修改，使得它可以生成一个匹配模拟器的原子的执行流。</p>
<p>整体的工作流程如下：</p>
<ol>
<li>选择一个模拟器，自己写或者使用一个现成的。考虑到模拟器实现的功能和 CPU 不一定一致，有时候需要修改模拟器的源码，所以可以考虑使用一些现成的开源软件，如果是为了 cosim 设计的就更好了。</li>
<li>找到模拟器的单步执行接口，并且让模拟器可以把内部状态暴露出来。这一步可能需要修改源代码。</li>
<li>修改 RTL，把指令的提交信息、寄存器堆的内容通过一些方法传递出来。</li>
<li>修改仿真顶层，每当指令提交的时候，单步执行模拟器，然后比对双方的状态。</li>
</ol>
<h3 id="_4"><a class="toclink" href="../../hardware/2023/03/23/core-cosim/#_4">模拟器</a></h3>
<p>选择模拟器，要根据你所实现的指令集来选择。下面以 Spike 为例，用来和 RISC-V CPU 进行协同仿真。spike 实现了比较完整的 RISC-V 指令集，并且以库的形式提供了它的 API，但还需要一些修改，让它更加适合协同仿真。这一部分参考了 <a href="https://ibex-core.readthedocs.io/en/latest/03_reference/cosim.html">ibex co-sim</a>的文档。</p>
<p>首先，spike 提供了 step 函数，就是我们想要的单步执行。但是，spike 的 step 在遇到异常或者中断的时候也会返回，但实际上在处理器一侧，通常异常是单独处理的，所以这时候就要修改 spike 的 step 函数，如果遇到异常了，继续执行，直到执行了一条指令为止。与此同时，spike 没有记录最后一次执行的指令的 pc，只记录了下一个 PC，那么在发生异常的时候，就不会记录异常处理的第一条指令的 PC，这里也要进行针对性的修改。</p>
<div class="language-c highlight"><pre><span></span><code><span id="__span-0-1"><a href="../../hardware/2023/03/23/core-cosim/#__codelineno-0-1" id="__codelineno-0-1" name="__codelineno-0-1"></a><span class="n">state</span><span class="p">.</span><span class="n">last_inst_pc</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">pc</span><span class="p">;</span>
</span><span id="__span-0-2"><a href="../../hardware/2023/03/23/core-cosim/#__codelineno-0-2" id="__codelineno-0-2" name="__codelineno-0-2"></a><span class="n">pc</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">execute_insn_logged</span><span class="p">(</span><span class="n">this</span><span class="p">,</span><span class="w"> </span><span class="n">pc</span><span class="p">,</span><span class="w"> </span><span class="n">fetch</span><span class="p">);</span>
</span><span id="__span-0-3"><a href="../../hardware/2023/03/23/core-cosim/#__codelineno-0-3" id="__codelineno-0-3" name="__codelineno-0-3"></a><span class="n">advance_pc</span><span class="p">();</span>
</span></code></pre></div>
<p>做了这些修改以后，就足够在 cosim 中运行一些简单的程序了。</p>
<h3 id="_5"><a class="toclink" href="../../hardware/2023/03/23/core-cosim/#_5">处理器</a></h3>
<p>接下来，需要修改处理器，让它可以汇报每个周期完成执行的指令情况，具体的格式因实现而异，最后都需要把这些信息暴露给仿真顶层，可能的方法有：</p>
<ol>
<li>通过多级的 module output 一路传到顶层，最终是顶层模块的输出信号。这种方法改动比较大，而且麻烦。</li>
<li>通过 DPI 函数，每个周期调用一次，把信息通过 DPI 的参数传递给 C 函数。这种方法比较推荐。</li>
<li>通过仿真器的功能，例如 verilator 可以通过添加注释的方法，把信号暴露出去。</li>
</ol>
<p>仿真顶层拿到信息以后，就可以进行 cosim 了：CPU 执行一条指令，就让模拟器也 step 一步，然后比较二者的状态。状态怎么比对呢？常见的有通用寄存器，RISC-V 的 CSR。既可以通过记录寄存器堆的写入来比对，又可以直接把整个寄存器堆的内容导出来比对。实际上这些部分的性能影响都是很小的。</p>
<p>那么，内存怎么比对呢？对于简单的顺序处理器，读写也是顺序的，那么可以把读写的日志放到一个队列 deque 中，然后让模拟器也记录下内存的读写，从 deque 进行 pop 和比对。但实际情况可能会比较复杂，例如更复杂的处理器里可能会出现乱序访存等情况，同时处理器还可能会进行写合并等操作，这时候就需要在仿真顶层做一些匹配和合并的操作。实在觉得麻烦，也可以先不管内存，直接比对寄存器，也足够定位很多内存问题，因为 RISC-V 读内存总是要加载到寄存器中的。</p>
<h3 id="_6"><a class="toclink" href="../../hardware/2023/03/23/core-cosim/#_6">特殊情况</a></h3>
<p>实现了前面的部分，就可以跑很多程序了，但是对于一些复杂的程序，例如 Linux，还缺少一样东西：外设和中断。能想到的第一种方法就是，用 C 代码再写一个外设的模型，然后接到模拟器的虚拟总线上。但是中断就会比较麻烦，因为中断的时机比较难保证同步，所以通常的方法是，把模拟器的中断处理关掉，当 CPU 发送 trap 的时候，让模拟器也发生一次 trap。</p>
<div class="language-c highlight"><pre><span></span><code><span id="__span-1-1"><a href="../../hardware/2023/03/23/core-cosim/#__codelineno-1-1" id="__codelineno-1-1" name="__codelineno-1-1"></a><span class="c1">// handle trap</span>
</span><span id="__span-1-2"><a href="../../hardware/2023/03/23/core-cosim/#__codelineno-1-2" id="__codelineno-1-2" name="__codelineno-1-2"></a><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">interrupt</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-1-3"><a href="../../hardware/2023/03/23/core-cosim/#__codelineno-1-3" id="__codelineno-1-3" name="__codelineno-1-3"></a><span class="w">  </span><span class="n">trap_t</span><span class="w"> </span><span class="n">trap</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0x8000000000000000</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">interrupt</span><span class="p">;</span>
</span><span id="__span-1-4"><a href="../../hardware/2023/03/23/core-cosim/#__codelineno-1-4" id="__codelineno-1-4" name="__codelineno-1-4"></a><span class="w">  </span><span class="n">proc</span><span class="o">-&gt;</span><span class="n">take_trap</span><span class="p">(</span><span class="n">trap</span><span class="p">,</span><span class="w"> </span><span class="n">proc</span><span class="o">-&gt;</span><span class="n">get_state</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">pc</span><span class="p">);</span>
</span><span id="__span-1-5"><a href="../../hardware/2023/03/23/core-cosim/#__codelineno-1-5" id="__codelineno-1-5" name="__codelineno-1-5"></a><span class="w">  </span><span class="n">interrupt</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
</span><span id="__span-1-6"><a href="../../hardware/2023/03/23/core-cosim/#__codelineno-1-6" id="__codelineno-1-6" name="__codelineno-1-6"></a><span class="p">}</span>
</span></code></pre></div>
<p>但有一些外设不容易保证完全一致，例如 mtime 读取时间，很难保证 CPU 里读取的时间值和模拟器里的 mtime 一致。这时候就可以采用另一个办法：记录所有对外设的 load 指令，因为有副作用的关系，一定是顺序的，这时候就可以像前面提到的队列的方式，CPU 进行 uncached load 的时候，就把 load 的地址、数据和长度记录到队列中，当模拟器也要进行 load 的时候，匹配上地址和长度，返回数据。</p>
<div class="language-c highlight"><pre><span></span><code><span id="__span-2-1"><a href="../../hardware/2023/03/23/core-cosim/#__codelineno-2-1" id="__codelineno-2-1" name="__codelineno-2-1"></a><span class="c1">// match rtl uncached load event</span>
</span><span id="__span-2-2"><a href="../../hardware/2023/03/23/core-cosim/#__codelineno-2-2" id="__codelineno-2-2" name="__codelineno-2-2"></a><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="o">!</span><span class="n">uncached_load_events</span><span class="p">.</span><span class="n">empty</span><span class="p">())</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-2-3"><a href="../../hardware/2023/03/23/core-cosim/#__codelineno-2-3" id="__codelineno-2-3" name="__codelineno-2-3"></a><span class="w">  </span><span class="n">uncached_load_event</span><span class="w"> </span><span class="n">ev</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">uncached_load_events</span><span class="p">.</span><span class="n">front</span><span class="p">();</span>
</span><span id="__span-2-4"><a href="../../hardware/2023/03/23/core-cosim/#__codelineno-2-4" id="__codelineno-2-4" name="__codelineno-2-4"></a><span class="w">  </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">ev</span><span class="p">.</span><span class="n">addr</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">addr</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">ev</span><span class="p">.</span><span class="n">len</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">len</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-2-5"><a href="../../hardware/2023/03/23/core-cosim/#__codelineno-2-5" id="__codelineno-2-5" name="__codelineno-2-5"></a><span class="w">    </span><span class="n">memcpy</span><span class="p">(</span><span class="n">bytes</span><span class="p">,</span><span class="w"> </span><span class="p">(</span><span class="kt">char</span><span class="w"> </span><span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">ev</span><span class="p">.</span><span class="n">data</span><span class="p">,</span><span class="w"> </span><span class="n">len</span><span class="p">);</span>
</span><span id="__span-2-6"><a href="../../hardware/2023/03/23/core-cosim/#__codelineno-2-6" id="__codelineno-2-6" name="__codelineno-2-6"></a><span class="w">    </span><span class="n">uncached_load_events</span><span class="p">.</span><span class="n">pop_front</span><span class="p">();</span>
</span><span id="__span-2-7"><a href="../../hardware/2023/03/23/core-cosim/#__codelineno-2-7" id="__codelineno-2-7" name="__codelineno-2-7"></a><span class="w">    </span><span class="k">return</span><span class="w"> </span><span class="nb">true</span><span class="p">;</span>
</span><span id="__span-2-8"><a href="../../hardware/2023/03/23/core-cosim/#__codelineno-2-8" id="__codelineno-2-8" name="__codelineno-2-8"></a><span class="w">  </span><span class="p">}</span>
</span><span id="__span-2-9"><a href="../../hardware/2023/03/23/core-cosim/#__codelineno-2-9" id="__codelineno-2-9" name="__codelineno-2-9"></a><span class="p">}</span>
</span></code></pre></div>
<p>但这样实际上就假设了外设实现是正确的。如果还需要验证外设实现是否正确，需要结合两种方法，对于不确定结果的 load（例如 mtime），就按照 CPU 的结果来，否则就用 C 实现的外设模型进行比对。</p>
<p>除了这些意外，处理器实现的 feature 可能会和模拟器有一些出入，这些都比较容易解决，直接修改代码，屏蔽掉没有实现的功能，保持一致即可。</p>
<h3 id="chatgptbard"><a class="toclink" href="../../hardware/2023/03/23/core-cosim/#chatgptbard">ChatGPT/Bard 的回复</a></h3>
<p>提问：</p>
<p>How can I verify my RISC-V processor design via co-simulation with spike?</p>
<p>ChatGPT:</p>
<p>Co-simulation with Spike can be a great way to verify your RISC-V processor design. Here's a high-level overview of the process:</p>
<ol>
<li>
<p>Write a testbench: You'll need to create a testbench that can generate inputs to your processor and check the outputs. This testbench can be written in any language you prefer, but most people use a hardware description language like Verilog or VHDL.</p>
</li>
<li>
<p>Connect your processor to Spike: To run a co-simulation with Spike, you'll need to connect your processor design to Spike using a TLM (transaction-level modeling) interface. Spike has a built-in TLM interface called the "Spike External Debug Interface" (S-EDI) that you can use.</p>
</li>
</ol>
<p>注：查不到 Spike External Debug Interface</p>
<ol>
<li>
<p>Configure the co-simulation: You'll need to configure the co-simulation by specifying the parameters of your processor design and Spike, such as the clock frequency and the reset signal.</p>
</li>
<li>
<p>Run the simulation: Once your testbench is written, your processor is connected to Spike, and the co-simulation is configured, you can run the simulation. Your testbench will generate inputs to your processor, which will be processed by Spike and your processor design. The output of your processor will be checked by your testbench to verify that it's correct.</p>
</li>
<li>
<p>Debug any issues: If you encounter any issues during the simulation, you'll need to debug them. This can involve looking at waveforms or logs to understand where things went wrong.</p>
</li>
</ol>
<p>Here are some more detailed steps to follow:</p>
<ol>
<li>
<p>Write your testbench in Verilog or VHDL. Your testbench should be able to generate inputs to your processor design and check the outputs. You can use any verification methodology you prefer, such as directed tests or random tests.</p>
</li>
<li>
<p>Connect your processor design to Spike using the S-EDI interface. The S-EDI interface is a TLM interface that allows Spike to communicate with your processor design. You'll need to instantiate the S-EDI module in your testbench and connect it to your processor design. You can find more information about the S-EDI interface in the Spike documentation.</p>
</li>
<li>
<p>Configure the co-simulation. You'll need to specify the clock frequency and reset signal for your processor design and Spike. You may also need to specify other parameters, such as the memory map for your processor design.</p>
</li>
<li>
<p>Run the simulation. Once your testbench is written, your processor is connected to Spike, and the co-simulation is configured, you can run the simulation. You can use a simulator like ModelSim or QuestaSim to run the simulation.</p>
</li>
<li>
<p>Debug any issues. If you encounter any issues during the simulation, you'll need to debug them. You can use the waveform viewer in your simulator to understand what's happening in your design. You can also use the Spike debugger to debug your processor design. The Spike debugger allows you to step through your code and examine the processor state.</p>
</li>
</ol>
<p>By following these steps, you can use co-simulation with Spike to verify your RISC-V processor design.</p>
<p>Bard:</p>
<p>Co-simulation is a technique used in verification to run two or more models of a system in lockstep, with each model executing a different part of the system. This allows the models to be used together to verify that the system behaves as expected.</p>
<p>To co-simulate your RISC-V processor design with Spike, you will need to create a model of your processor in Spike and a model of the system that your processor will be embedded in. You will then need to configure the two models to run in lockstep, with each model communicating with the other through a shared memory buffer.</p>
<p>Once the co-simulation is running, you can use it to verify that your processor design behaves as expected. You can do this by running test cases on the system model and observing the behavior of your processor model. If the processor model behaves as expected, then you can be confident that your design is correct.</p>
<p>Here are some of the benefits of using co-simulation:</p>
<ul>
<li>It can help you to find errors in your design early in the development process.</li>
<li>It can help you to verify that your design meets the requirements of the system that it will be embedded in.</li>
<li>It can help you to optimize your design for performance and power consumption.</li>
</ul>
<p>Here are some of the challenges of using co-simulation:</p>
<ul>
<li>It can be difficult to create accurate models of both your processor and the system that it will be embedded in.</li>
<li>It can be difficult to configure the co-simulation to run in lockstep.</li>
<li>It can be difficult to interpret the results of the co-simulation.</li>
</ul>
<p>Overall, co-simulation is a powerful technique that can be used to verify your RISC-V processor design. However, it is important to be aware of the challenges involved in using co-simulation.</p>
<h3 id="_7"><a class="toclink" href="../../hardware/2023/03/23/core-cosim/#_7">多核</a></h3>
<p>以上的方法都是针对单核 CPU 进行协同仿真的，但多核会更加复杂，多核涉及到不同核心之间的同步、通信等等，很难把一个周期精确的 CPU 和一个不精确的模拟器匹配起来。香山提供了一个思路：<a href="https://github.com/OpenXiangShan/XiangShan-doc/blob/main/slides/20210624-RVWC-SMP-Difftest%20%E6%94%AF%E6%8C%81%E5%A4%9A%E5%A4%84%E7%90%86%E5%99%A8%E7%9A%84%E5%B7%AE%E5%88%86%E6%B5%8B%E8%AF%95%E6%96%B9%E6%B3%95.pdf">https://github.com/OpenXiangShan/XiangShan-doc/blob/main/slides/20210624-RVWC-SMP-Difftest%20%E6%94%AF%E6%8C%81%E5%A4%9A%E5%A4%84%E7%90%86%E5%99%A8%E7%9A%84%E5%B7%AE%E5%88%86%E6%B5%8B%E8%AF%95%E6%96%B9%E6%B3%95.pdf</a></p>
<nav class="md-post__action">
<a href="../../hardware/2023/03/23/core-cosim/">
        继续阅读
      </a>
</nav>
</div>
</article>
<article class="md-post md-post--excerpt">
<header class="md-post__header">
<div class="md-post__meta md-meta">
<ul class="md-meta__list">
<li class="md-meta__item">
<time datetime="2023-03-22 00:00:00">2023年3月22日</time></li>
<li class="md-meta__item">
            分类于
            
              <a class="md-meta__link" href="../../category/networking/">networking</a></li>
<li class="md-meta__item">
            
              需要 27 分钟阅读时间
            
          </li>
</ul>
</div>
</header>
<div class="md-post__content md-typeset">
<h2 id="_1"><a class="toclink" href="../../networking/2023/03/22/hardware-queue-interface/">软硬件队列接口</a></h2>
<h3 id="_2"><a class="toclink" href="../../networking/2023/03/22/hardware-queue-interface/#_2">背景</a></h3>
<p>在网卡等场景下，经常会需要在软硬件之间传输大量的数据，通常的方法是建立循环队列，例如 H2C（Host to Chip）方向，是 Host 作为 Producer 增加数据到队尾，Chip 作为 Consumer 从队头读取数据。由于每次传输的数据不定长，为了方便，队列的项是一个定长的 Descriptor，Descriptor 指向了数据的地址。但具体的细节，不同的实现还不太一样。下面逐个案例进行分析。</p>
<h3 id="axi-dma"><a class="toclink" href="../../networking/2023/03/22/hardware-queue-interface/#axi-dma">AXI DMA</a></h3>
<p>文档：<a href="https://docs.xilinx.com/r/en-US/pg021_axi_dma">https://docs.xilinx.com/r/en-US/pg021_axi_dma</a></p>
<p>如果在 Xilinx FPGA 上使用过以太网，那大概率会接触到 AXI DMA 这个 IP，它负责把以太网 MAC 的 AXI Stream 数据用 DMA 的形式通过内存来与操作系统交互。</p>
<h4 id="_3"><a class="toclink" href="../../networking/2023/03/22/hardware-queue-interface/#_3">发送队列</a></h4>
<p>它的收和发各是一个队列，首先来看发送队列：</p>
<p>发送队列由一个头指针（MM2S_CURDESC）和一个尾指针定义（MM2S_TAILDESC），指针指向的是一个 Scatter Gather Descriptor，Descriptor 的内容包括：</p>
<ul>
<li>NXTDESC：队列下一项的地址</li>
<li>BUFFER_ADDRESS：要传输的数据的地址</li>
<li>CONTROL：控制信息</li>
<li>STATUS：状态信息</li>
<li>APP0 to APP4：附带的信息</li>
</ul>
<p>可见这个发送队列实际上是一个链表：</p>
<div class="language-c highlight"><pre><span></span><code><span id="__span-0-1"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-0-1" id="__codelineno-0-1" name="__codelineno-0-1"></a><span class="k">struct</span><span class="w"> </span><span class="nc">axi_dma_desc</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-0-2"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-0-2" id="__codelineno-0-2" name="__codelineno-0-2"></a><span class="w">  </span><span class="k">struct</span><span class="w"> </span><span class="nc">axi_dma_desc</span><span class="w"> </span><span class="o">*</span><span class="n">nxtdesc</span><span class="p">;</span>
</span><span id="__span-0-3"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-0-3" id="__codelineno-0-3" name="__codelineno-0-3"></a><span class="w">  </span><span class="kt">void</span><span class="w"> </span><span class="o">*</span><span class="n">buffer_address</span><span class="p">;</span>
</span><span id="__span-0-4"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-0-4" id="__codelineno-0-4" name="__codelineno-0-4"></a><span class="w">  </span><span class="c1">// omitted</span>
</span><span id="__span-0-5"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-0-5" id="__codelineno-0-5" name="__codelineno-0-5"></a><span class="p">};</span>
</span></code></pre></div>
<p>当 MM2S_TAILDESC 被更新的时候，硬件会从 CURDESC 开始逐个 Descriptor 处理，直到遇到 TAILDESC 为止：</p>
<div class="language-c highlight"><pre><span></span><code><span id="__span-1-1"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-1-1" id="__codelineno-1-1" name="__codelineno-1-1"></a><span class="c1">// when taildesc is changed</span>
</span><span id="__span-1-2"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-1-2" id="__codelineno-1-2" name="__codelineno-1-2"></a><span class="kt">void</span><span class="w"> </span><span class="nf">taildesc_changed</span><span class="p">()</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-1-3"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-1-3" id="__codelineno-1-3" name="__codelineno-1-3"></a><span class="w">  </span><span class="k">do</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-1-4"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-1-4" id="__codelineno-1-4" name="__codelineno-1-4"></a><span class="w">    </span><span class="n">dma_send</span><span class="p">(</span><span class="n">curdesc</span><span class="p">);</span>
</span><span id="__span-1-5"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-1-5" id="__codelineno-1-5" name="__codelineno-1-5"></a><span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">curdesc</span><span class="w"> </span><span class="o">!=</span><span class="w"> </span><span class="n">taildesc</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-1-6"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-1-6" id="__codelineno-1-6" name="__codelineno-1-6"></a><span class="w">      </span><span class="n">curdesc</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">curdesc</span><span class="o">-&gt;</span><span class="n">nxtdesc</span><span class="p">;</span>
</span><span id="__span-1-7"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-1-7" id="__codelineno-1-7" name="__codelineno-1-7"></a><span class="w">    </span><span class="p">}</span>
</span><span id="__span-1-8"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-1-8" id="__codelineno-1-8" name="__codelineno-1-8"></a><span class="w">  </span><span class="p">}</span><span class="w"> </span><span class="k">while</span><span class="w"> </span><span class="p">(</span><span class="n">curdesc</span><span class="w"> </span><span class="o">!=</span><span class="w"> </span><span class="n">taildesc</span><span class="p">);</span>
</span><span id="__span-1-9"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-1-9" id="__codelineno-1-9" name="__codelineno-1-9"></a><span class="p">}</span>
</span></code></pre></div>
<p>所以，实际上是驱动不断地提供一个链表给 AXI DMA 去发送，至于这个链表是只有一个元素的数组，还是用一个循环队列去实现，都是可能的。</p>
<h5 id="u-boot"><a class="toclink" href="../../networking/2023/03/22/hardware-queue-interface/#u-boot">U-Boot</a></h5>
<p>下面来看 U-Boot 的例子，驱动是 <a href="https://github.com/u-boot/u-boot/blob/v2023.01/drivers/net/xilinx_axi_emac.c">xilinx_axi_emac.c</a>。这个驱动的实现很简单：每次需要发送的时候，只准备一个 Descriptor，发完就轮询直到发送成功。显然这个写法没有很好地利用 DMA 的异步特性，但胜在简单。下面是 <code>axiemac_send</code> 的部分源码：</p>
<div class="language-c highlight"><pre><span></span><code><span id="__span-2-1"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-2-1" id="__codelineno-2-1" name="__codelineno-2-1"></a><span class="k">static</span><span class="w"> </span><span class="kt">int</span><span class="w"> </span><span class="nf">axiemac_send</span><span class="p">(</span><span class="k">struct</span><span class="w"> </span><span class="nc">udevice</span><span class="w"> </span><span class="o">*</span><span class="n">dev</span><span class="p">,</span><span class="w"> </span><span class="kt">void</span><span class="w"> </span><span class="o">*</span><span class="n">ptr</span><span class="p">,</span><span class="w"> </span><span class="kt">int</span><span class="w"> </span><span class="n">len</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-2-2"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-2-2" id="__codelineno-2-2" name="__codelineno-2-2"></a><span class="w">  </span><span class="cm">/* Setup Tx BD */</span>
</span><span id="__span-2-3"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-2-3" id="__codelineno-2-3" name="__codelineno-2-3"></a><span class="w">  </span><span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tx_bd</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="k">sizeof</span><span class="p">(</span><span class="n">tx_bd</span><span class="p">));</span>
</span><span id="__span-2-4"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-2-4" id="__codelineno-2-4" name="__codelineno-2-4"></a><span class="w">  </span><span class="cm">/* At the end of the ring, link the last BD back to the top */</span>
</span><span id="__span-2-5"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-2-5" id="__codelineno-2-5" name="__codelineno-2-5"></a><span class="w">  </span><span class="n">tx_bd</span><span class="p">.</span><span class="n">next_desc</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">lower_32_bits</span><span class="p">((</span><span class="kt">unsigned</span><span class="w"> </span><span class="kt">long</span><span class="p">)</span><span class="o">&amp;</span><span class="n">tx_bd</span><span class="p">);</span>
</span><span id="__span-2-6"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-2-6" id="__codelineno-2-6" name="__codelineno-2-6"></a><span class="w">  </span><span class="n">tx_bd</span><span class="p">.</span><span class="n">next_desc_msb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">upper_32_bits</span><span class="p">((</span><span class="kt">unsigned</span><span class="w"> </span><span class="kt">long</span><span class="p">)</span><span class="o">&amp;</span><span class="n">tx_bd</span><span class="p">);</span>
</span><span id="__span-2-7"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-2-7" id="__codelineno-2-7" name="__codelineno-2-7"></a><span class="w">  </span><span class="n">tx_bd</span><span class="p">.</span><span class="n">buf_addr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">lower_32_bits</span><span class="p">((</span><span class="kt">unsigned</span><span class="w"> </span><span class="kt">long</span><span class="p">)</span><span class="n">ptr</span><span class="p">);</span>
</span><span id="__span-2-8"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-2-8" id="__codelineno-2-8" name="__codelineno-2-8"></a><span class="w">  </span><span class="n">tx_bd</span><span class="p">.</span><span class="n">buf_addr_msb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">upper_32_bits</span><span class="p">((</span><span class="kt">unsigned</span><span class="w"> </span><span class="kt">long</span><span class="p">)</span><span class="n">ptr</span><span class="p">);</span>
</span><span id="__span-2-9"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-2-9" id="__codelineno-2-9" name="__codelineno-2-9"></a><span class="w">  </span><span class="cm">/* Save len */</span>
</span><span id="__span-2-10"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-2-10" id="__codelineno-2-10" name="__codelineno-2-10"></a><span class="w">  </span><span class="n">tx_bd</span><span class="p">.</span><span class="n">cntrl</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">len</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">XAXIDMA_BD_CTRL_TXSOF_MASK</span><span class="w"> </span><span class="o">|</span>
</span><span id="__span-2-11"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-2-11" id="__codelineno-2-11" name="__codelineno-2-11"></a><span class="w">            </span><span class="n">XAXIDMA_BD_CTRL_TXEOF_MASK</span><span class="p">;</span>
</span><span id="__span-2-12"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-2-12" id="__codelineno-2-12" name="__codelineno-2-12"></a>
</span><span id="__span-2-13"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-2-13" id="__codelineno-2-13" name="__codelineno-2-13"></a><span class="w">  </span><span class="n">axienet_dma_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tx_bd</span><span class="p">,</span><span class="w"> </span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dmatx</span><span class="o">-&gt;</span><span class="n">current</span><span class="p">);</span>
</span><span id="__span-2-14"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-2-14" id="__codelineno-2-14" name="__codelineno-2-14"></a>
</span><span id="__span-2-15"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-2-15" id="__codelineno-2-15" name="__codelineno-2-15"></a><span class="w">  </span><span class="n">u32</span><span class="w"> </span><span class="n">temp</span><span class="p">;</span>
</span><span id="__span-2-16"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-2-16" id="__codelineno-2-16" name="__codelineno-2-16"></a><span class="w">  </span><span class="cm">/* Start the hardware */</span>
</span><span id="__span-2-17"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-2-17" id="__codelineno-2-17" name="__codelineno-2-17"></a><span class="w">  </span><span class="n">temp</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dmatx</span><span class="o">-&gt;</span><span class="n">control</span><span class="p">);</span>
</span><span id="__span-2-18"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-2-18" id="__codelineno-2-18" name="__codelineno-2-18"></a><span class="w">  </span><span class="n">temp</span><span class="w"> </span><span class="o">|=</span><span class="w"> </span><span class="n">XAXIDMA_CR_RUNSTOP_MASK</span><span class="p">;</span>
</span><span id="__span-2-19"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-2-19" id="__codelineno-2-19" name="__codelineno-2-19"></a><span class="w">  </span><span class="n">writel</span><span class="p">(</span><span class="n">temp</span><span class="p">,</span><span class="w"> </span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dmatx</span><span class="o">-&gt;</span><span class="n">control</span><span class="p">);</span>
</span><span id="__span-2-20"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-2-20" id="__codelineno-2-20" name="__codelineno-2-20"></a>
</span><span id="__span-2-21"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-2-21" id="__codelineno-2-21" name="__codelineno-2-21"></a><span class="w">  </span><span class="cm">/* Start transfer */</span>
</span><span id="__span-2-22"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-2-22" id="__codelineno-2-22" name="__codelineno-2-22"></a><span class="w">  </span><span class="n">axienet_dma_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tx_bd</span><span class="p">,</span><span class="w"> </span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dmatx</span><span class="o">-&gt;</span><span class="n">tail</span><span class="p">);</span>
</span><span id="__span-2-23"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-2-23" id="__codelineno-2-23" name="__codelineno-2-23"></a>
</span><span id="__span-2-24"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-2-24" id="__codelineno-2-24" name="__codelineno-2-24"></a><span class="w">  </span><span class="cm">/* Wait for transmission to complete */</span>
</span><span id="__span-2-25"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-2-25" id="__codelineno-2-25" name="__codelineno-2-25"></a><span class="w">  </span><span class="n">debug</span><span class="p">(</span><span class="s">"axiemac: Waiting for tx to be done</span><span class="se">\n</span><span class="s">"</span><span class="p">);</span>
</span><span id="__span-2-26"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-2-26" id="__codelineno-2-26" name="__codelineno-2-26"></a><span class="w">  </span><span class="n">timeout</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">200</span><span class="p">;</span>
</span><span id="__span-2-27"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-2-27" id="__codelineno-2-27" name="__codelineno-2-27"></a><span class="w">  </span><span class="k">while</span><span class="w"> </span><span class="p">(</span><span class="n">timeout</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dmatx</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">)</span><span class="w"> </span><span class="o">&amp;</span>
</span><span id="__span-2-28"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-2-28" id="__codelineno-2-28" name="__codelineno-2-28"></a><span class="w">      </span><span class="p">(</span><span class="n">XAXIDMA_IRQ_DELAY_MASK</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">XAXIDMA_IRQ_IOC_MASK</span><span class="p">))))</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-2-29"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-2-29" id="__codelineno-2-29" name="__codelineno-2-29"></a><span class="w">    </span><span class="n">timeout</span><span class="o">--</span><span class="p">;</span>
</span><span id="__span-2-30"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-2-30" id="__codelineno-2-30" name="__codelineno-2-30"></a><span class="w">    </span><span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
</span><span id="__span-2-31"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-2-31" id="__codelineno-2-31" name="__codelineno-2-31"></a><span class="w">  </span><span class="p">}</span>
</span><span id="__span-2-32"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-2-32" id="__codelineno-2-32" name="__codelineno-2-32"></a><span class="p">}</span>
</span></code></pre></div>
<h5 id="linux"><a class="toclink" href="../../networking/2023/03/22/hardware-queue-interface/#linux">Linux</a></h5>
<p>再来看 Linux 的 驱动：<a href="https://github.com/torvalds/linux/blob/v6.2/drivers/net/ethernet/xilinx/xilinx_axienet_main.c">xilinx_axienet_main.c</a>。它采取的方法是分配一个 Descriptor 数组，然后把数组的每一项都指向下一项（最后一项指向第一项），形成一个链表形式的循环队列，维护一个尾指针。下面是初始化代码：</p>
<div class="language-c highlight"><pre><span></span><code><span id="__span-3-1"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-3-1" id="__codelineno-3-1" name="__codelineno-3-1"></a><span class="k">static</span><span class="w"> </span><span class="kt">int</span><span class="w"> </span><span class="nf">axienet_dma_bd_init</span><span class="p">(</span><span class="k">struct</span><span class="w"> </span><span class="nc">net_device</span><span class="w"> </span><span class="o">*</span><span class="n">ndev</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-3-2"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-3-2" id="__codelineno-3-2" name="__codelineno-3-2"></a><span class="w">  </span><span class="cm">/* Allocate the Tx and Rx buffer descriptors. */</span>
</span><span id="__span-3-3"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-3-3" id="__codelineno-3-3" name="__codelineno-3-3"></a><span class="w">  </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_v</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">dma_alloc_coherent</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
</span><span id="__span-3-4"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-3-4" id="__codelineno-3-4" name="__codelineno-3-4"></a><span class="w">           </span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_v</span><span class="p">)</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_num</span><span class="p">,</span>
</span><span id="__span-3-5"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-3-5" id="__codelineno-3-5" name="__codelineno-3-5"></a><span class="w">           </span><span class="o">&amp;</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_p</span><span class="p">,</span><span class="w"> </span><span class="n">GFP_KERNEL</span><span class="p">);</span>
</span><span id="__span-3-6"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-3-6" id="__codelineno-3-6" name="__codelineno-3-6"></a>
</span><span id="__span-3-7"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-3-7" id="__codelineno-3-7" name="__codelineno-3-7"></a><span class="w">  </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_num</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="o">++</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-3-8"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-3-8" id="__codelineno-3-8" name="__codelineno-3-8"></a><span class="w">    </span><span class="n">dma_addr_t</span><span class="w"> </span><span class="n">addr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_p</span><span class="w"> </span><span class="o">+</span>
</span><span id="__span-3-9"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-3-9" id="__codelineno-3-9" name="__codelineno-3-9"></a><span class="w">          </span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_v</span><span class="p">)</span><span class="w"> </span><span class="o">*</span>
</span><span id="__span-3-10"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-3-10" id="__codelineno-3-10" name="__codelineno-3-10"></a><span class="w">          </span><span class="p">((</span><span class="n">i</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mi">1</span><span class="p">)</span><span class="w"> </span><span class="o">%</span><span class="w"> </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_num</span><span class="p">);</span>
</span><span id="__span-3-11"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-3-11" id="__codelineno-3-11" name="__codelineno-3-11"></a>
</span><span id="__span-3-12"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-3-12" id="__codelineno-3-12" name="__codelineno-3-12"></a><span class="w">    </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_v</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">next</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">lower_32_bits</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
</span><span id="__span-3-13"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-3-13" id="__codelineno-3-13" name="__codelineno-3-13"></a><span class="w">    </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_v</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">next_msb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">upper_32_bits</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
</span><span id="__span-3-14"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-3-14" id="__codelineno-3-14" name="__codelineno-3-14"></a><span class="w">  </span><span class="p">}</span>
</span><span id="__span-3-15"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-3-15" id="__codelineno-3-15" name="__codelineno-3-15"></a>
</span><span id="__span-3-16"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-3-16" id="__codelineno-3-16" name="__codelineno-3-16"></a><span class="w">  </span><span class="cm">/* Write to the RS (Run-stop) bit in the Tx channel control register.</span>
</span><span id="__span-3-17"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-3-17" id="__codelineno-3-17" name="__codelineno-3-17"></a><span class="cm">   * Tx channel is now ready to run. But only after we write to the</span>
</span><span id="__span-3-18"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-3-18" id="__codelineno-3-18" name="__codelineno-3-18"></a><span class="cm">   * tail pointer register that the Tx channel will start transmitting.</span>
</span><span id="__span-3-19"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-3-19" id="__codelineno-3-19" name="__codelineno-3-19"></a><span class="cm">   */</span>
</span><span id="__span-3-20"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-3-20" id="__codelineno-3-20" name="__codelineno-3-20"></a><span class="w">  </span><span class="n">axienet_dma_out_addr</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span><span class="w"> </span><span class="n">XAXIDMA_TX_CDESC_OFFSET</span><span class="p">,</span><span class="w"> </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_p</span><span class="p">);</span>
</span><span id="__span-3-21"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-3-21" id="__codelineno-3-21" name="__codelineno-3-21"></a><span class="w">  </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_dma_cr</span><span class="w"> </span><span class="o">|=</span><span class="w"> </span><span class="n">XAXIDMA_CR_RUNSTOP_MASK</span><span class="p">;</span>
</span><span id="__span-3-22"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-3-22" id="__codelineno-3-22" name="__codelineno-3-22"></a><span class="w">  </span><span class="n">axienet_dma_out32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span><span class="w"> </span><span class="n">XAXIDMA_TX_CR_OFFSET</span><span class="p">,</span><span class="w"> </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_dma_cr</span><span class="p">);</span>
</span><span id="__span-3-23"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-3-23" id="__codelineno-3-23" name="__codelineno-3-23"></a><span class="p">}</span>
</span></code></pre></div>
<p>初始化好了以后，每当要发送数据的时候，就写入 tail 指针指向的 Descriptor，然后增加 tail 指针，同时告诉硬件开始 DMA：</p>
<div class="language-c highlight"><pre><span></span><code><span id="__span-4-1"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-4-1" id="__codelineno-4-1" name="__codelineno-4-1"></a><span class="k">static</span><span class="w"> </span><span class="n">netdev_tx_t</span>
</span><span id="__span-4-2"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-4-2" id="__codelineno-4-2" name="__codelineno-4-2"></a><span class="nf">axienet_start_xmit</span><span class="p">(</span><span class="k">struct</span><span class="w"> </span><span class="nc">sk_buff</span><span class="w"> </span><span class="o">*</span><span class="n">skb</span><span class="p">,</span><span class="w"> </span><span class="k">struct</span><span class="w"> </span><span class="nc">net_device</span><span class="w"> </span><span class="o">*</span><span class="n">ndev</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-4-3"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-4-3" id="__codelineno-4-3" name="__codelineno-4-3"></a><span class="w">  </span><span class="n">u32</span><span class="w"> </span><span class="n">num_frag</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">skb_shinfo</span><span class="p">(</span><span class="n">skb</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">nr_frags</span><span class="p">;</span>
</span><span id="__span-4-4"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-4-4" id="__codelineno-4-4" name="__codelineno-4-4"></a><span class="w">  </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">axienet_check_tx_bd_space</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span><span class="w"> </span><span class="n">num_frag</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mi">1</span><span class="p">))</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-4-5"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-4-5" id="__codelineno-4-5" name="__codelineno-4-5"></a><span class="w">    </span><span class="k">return</span><span class="w"> </span><span class="n">NETDEV_TX_BUSY</span><span class="p">;</span>
</span><span id="__span-4-6"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-4-6" id="__codelineno-4-6" name="__codelineno-4-6"></a><span class="w">  </span><span class="p">}</span>
</span><span id="__span-4-7"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-4-7" id="__codelineno-4-7" name="__codelineno-4-7"></a>
</span><span id="__span-4-8"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-4-8" id="__codelineno-4-8" name="__codelineno-4-8"></a><span class="w">  </span><span class="n">phys</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">dma_map_single</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span><span class="w"> </span><span class="n">skb</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">,</span>
</span><span id="__span-4-9"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-4-9" id="__codelineno-4-9" name="__codelineno-4-9"></a><span class="w">            </span><span class="n">skb_headlen</span><span class="p">(</span><span class="n">skb</span><span class="p">),</span><span class="w"> </span><span class="n">DMA_TO_DEVICE</span><span class="p">);</span>
</span><span id="__span-4-10"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-4-10" id="__codelineno-4-10" name="__codelineno-4-10"></a><span class="w">  </span><span class="n">desc_set_phys_addr</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span><span class="w"> </span><span class="n">phys</span><span class="p">,</span><span class="w"> </span><span class="n">cur_p</span><span class="p">);</span>
</span><span id="__span-4-11"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-4-11" id="__codelineno-4-11" name="__codelineno-4-11"></a><span class="w">  </span><span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">cntrl</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">skb_headlen</span><span class="p">(</span><span class="n">skb</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">XAXIDMA_BD_CTRL_TXSOF_MASK</span><span class="p">;</span>
</span><span id="__span-4-12"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-4-12" id="__codelineno-4-12" name="__codelineno-4-12"></a>
</span><span id="__span-4-13"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-4-13" id="__codelineno-4-13" name="__codelineno-4-13"></a><span class="w">  </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">ii</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span><span class="w"> </span><span class="n">ii</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="n">num_frag</span><span class="p">;</span><span class="w"> </span><span class="n">ii</span><span class="o">++</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-4-14"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-4-14" id="__codelineno-4-14" name="__codelineno-4-14"></a><span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="o">++</span><span class="n">new_tail_ptr</span><span class="w"> </span><span class="o">&gt;=</span><span class="w"> </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_num</span><span class="p">)</span>
</span><span id="__span-4-15"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-4-15" id="__codelineno-4-15" name="__codelineno-4-15"></a><span class="w">      </span><span class="n">new_tail_ptr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
</span><span id="__span-4-16"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-4-16" id="__codelineno-4-16" name="__codelineno-4-16"></a><span class="w">    </span><span class="n">cur_p</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">&amp;</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_v</span><span class="p">[</span><span class="n">new_tail_ptr</span><span class="p">];</span>
</span><span id="__span-4-17"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-4-17" id="__codelineno-4-17" name="__codelineno-4-17"></a><span class="w">    </span><span class="n">frag</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">&amp;</span><span class="n">skb_shinfo</span><span class="p">(</span><span class="n">skb</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">frags</span><span class="p">[</span><span class="n">ii</span><span class="p">];</span>
</span><span id="__span-4-18"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-4-18" id="__codelineno-4-18" name="__codelineno-4-18"></a><span class="w">    </span><span class="n">phys</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">dma_map_single</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
</span><span id="__span-4-19"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-4-19" id="__codelineno-4-19" name="__codelineno-4-19"></a><span class="w">              </span><span class="n">skb_frag_address</span><span class="p">(</span><span class="n">frag</span><span class="p">),</span>
</span><span id="__span-4-20"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-4-20" id="__codelineno-4-20" name="__codelineno-4-20"></a><span class="w">              </span><span class="n">skb_frag_size</span><span class="p">(</span><span class="n">frag</span><span class="p">),</span>
</span><span id="__span-4-21"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-4-21" id="__codelineno-4-21" name="__codelineno-4-21"></a><span class="w">              </span><span class="n">DMA_TO_DEVICE</span><span class="p">);</span>
</span><span id="__span-4-22"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-4-22" id="__codelineno-4-22" name="__codelineno-4-22"></a><span class="w">    </span><span class="n">desc_set_phys_addr</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span><span class="w"> </span><span class="n">phys</span><span class="p">,</span><span class="w"> </span><span class="n">cur_p</span><span class="p">);</span>
</span><span id="__span-4-23"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-4-23" id="__codelineno-4-23" name="__codelineno-4-23"></a><span class="w">    </span><span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">cntrl</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">skb_frag_size</span><span class="p">(</span><span class="n">frag</span><span class="p">);</span>
</span><span id="__span-4-24"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-4-24" id="__codelineno-4-24" name="__codelineno-4-24"></a><span class="w">  </span><span class="p">}</span>
</span><span id="__span-4-25"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-4-25" id="__codelineno-4-25" name="__codelineno-4-25"></a>
</span><span id="__span-4-26"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-4-26" id="__codelineno-4-26" name="__codelineno-4-26"></a><span class="w">  </span><span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">cntrl</span><span class="w"> </span><span class="o">|=</span><span class="w"> </span><span class="n">XAXIDMA_BD_CTRL_TXEOF_MASK</span><span class="p">;</span>
</span><span id="__span-4-27"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-4-27" id="__codelineno-4-27" name="__codelineno-4-27"></a><span class="w">  </span><span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">skb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">skb</span><span class="p">;</span>
</span><span id="__span-4-28"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-4-28" id="__codelineno-4-28" name="__codelineno-4-28"></a>
</span><span id="__span-4-29"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-4-29" id="__codelineno-4-29" name="__codelineno-4-29"></a><span class="w">  </span><span class="n">tail_p</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_p</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_v</span><span class="p">)</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">new_tail_ptr</span><span class="p">;</span>
</span><span id="__span-4-30"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-4-30" id="__codelineno-4-30" name="__codelineno-4-30"></a><span class="w">  </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="o">++</span><span class="n">new_tail_ptr</span><span class="w"> </span><span class="o">&gt;=</span><span class="w"> </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_num</span><span class="p">)</span>
</span><span id="__span-4-31"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-4-31" id="__codelineno-4-31" name="__codelineno-4-31"></a><span class="w">    </span><span class="n">new_tail_ptr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
</span><span id="__span-4-32"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-4-32" id="__codelineno-4-32" name="__codelineno-4-32"></a><span class="w">  </span><span class="n">WRITE_ONCE</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_tail</span><span class="p">,</span><span class="w"> </span><span class="n">new_tail_ptr</span><span class="p">);</span>
</span><span id="__span-4-33"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-4-33" id="__codelineno-4-33" name="__codelineno-4-33"></a>
</span><span id="__span-4-34"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-4-34" id="__codelineno-4-34" name="__codelineno-4-34"></a><span class="w">  </span><span class="cm">/* Start the transfer */</span>
</span><span id="__span-4-35"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-4-35" id="__codelineno-4-35" name="__codelineno-4-35"></a><span class="w">  </span><span class="n">axienet_dma_out_addr</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span><span class="w"> </span><span class="n">XAXIDMA_TX_TDESC_OFFSET</span><span class="p">,</span><span class="w"> </span><span class="n">tail_p</span><span class="p">);</span>
</span><span id="__span-4-36"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-4-36" id="__codelineno-4-36" name="__codelineno-4-36"></a><span class="p">}</span>
</span></code></pre></div>
<p>实现思路：</p>
<ol>
<li>检查是否有足够的空闲 Descriptor</li>
<li>对于要发送的数据的每一段，都填入一个 Descriptor</li>
<li>写入新的 tail 指针，启动 DMA</li>
</ol>
<p>那么，又有一个问题：如何知道硬件完成了 DMA 传输，释放了 Descriptor 呢？答案是，AXI DMA 传输完成时，会通过中断通知 CPU，Linux 最终会调用 <code>axienet_free_tx_chain</code> 函数：</p>
<div class="language-c highlight"><pre><span></span><code><span id="__span-5-1"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-1" id="__codelineno-5-1" name="__codelineno-5-1"></a><span class="k">static</span><span class="w"> </span><span class="kt">int</span><span class="w"> </span><span class="nf">axienet_free_tx_chain</span><span class="p">(</span><span class="k">struct</span><span class="w"> </span><span class="nc">axienet_local</span><span class="w"> </span><span class="o">*</span><span class="n">lp</span><span class="p">,</span><span class="w"> </span><span class="n">u32</span><span class="w"> </span><span class="n">first_bd</span><span class="p">,</span>
</span><span id="__span-5-2"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-2" id="__codelineno-5-2" name="__codelineno-5-2"></a><span class="w">         </span><span class="kt">int</span><span class="w"> </span><span class="n">nr_bds</span><span class="p">,</span><span class="w"> </span><span class="kt">bool</span><span class="w"> </span><span class="n">force</span><span class="p">,</span><span class="w"> </span><span class="n">u32</span><span class="w"> </span><span class="o">*</span><span class="n">sizep</span><span class="p">,</span><span class="w"> </span><span class="kt">int</span><span class="w"> </span><span class="n">budget</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-5-3"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-3" id="__codelineno-5-3" name="__codelineno-5-3"></a>
</span><span id="__span-5-4"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-4" id="__codelineno-5-4" name="__codelineno-5-4"></a><span class="w">  </span><span class="k">struct</span><span class="w"> </span><span class="nc">axidma_bd</span><span class="w"> </span><span class="o">*</span><span class="n">cur_p</span><span class="p">;</span>
</span><span id="__span-5-5"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-5" id="__codelineno-5-5" name="__codelineno-5-5"></a><span class="w">  </span><span class="kt">unsigned</span><span class="w"> </span><span class="kt">int</span><span class="w"> </span><span class="n">status</span><span class="p">;</span>
</span><span id="__span-5-6"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-6" id="__codelineno-5-6" name="__codelineno-5-6"></a><span class="w">  </span><span class="n">dma_addr_t</span><span class="w"> </span><span class="n">phys</span><span class="p">;</span>
</span><span id="__span-5-7"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-7" id="__codelineno-5-7" name="__codelineno-5-7"></a><span class="w">  </span><span class="kt">int</span><span class="w"> </span><span class="n">i</span><span class="p">;</span>
</span><span id="__span-5-8"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-8" id="__codelineno-5-8" name="__codelineno-5-8"></a>
</span><span id="__span-5-9"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-9" id="__codelineno-5-9" name="__codelineno-5-9"></a><span class="w">  </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="n">nr_bds</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="o">++</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-5-10"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-10" id="__codelineno-5-10" name="__codelineno-5-10"></a><span class="w">    </span><span class="n">cur_p</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">&amp;</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_v</span><span class="p">[(</span><span class="n">first_bd</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">i</span><span class="p">)</span><span class="w"> </span><span class="o">%</span><span class="w"> </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">tx_bd_num</span><span class="p">];</span>
</span><span id="__span-5-11"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-11" id="__codelineno-5-11" name="__codelineno-5-11"></a><span class="w">    </span><span class="n">status</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">;</span>
</span><span id="__span-5-12"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-12" id="__codelineno-5-12" name="__codelineno-5-12"></a>
</span><span id="__span-5-13"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-13" id="__codelineno-5-13" name="__codelineno-5-13"></a><span class="w">    </span><span class="cm">/* If force is not specified, clean up only descriptors</span>
</span><span id="__span-5-14"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-14" id="__codelineno-5-14" name="__codelineno-5-14"></a><span class="cm">     * that have been completed by the MAC.</span>
</span><span id="__span-5-15"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-15" id="__codelineno-5-15" name="__codelineno-5-15"></a><span class="cm">     */</span>
</span><span id="__span-5-16"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-16" id="__codelineno-5-16" name="__codelineno-5-16"></a><span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="o">!</span><span class="n">force</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="o">!</span><span class="p">(</span><span class="n">status</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">XAXIDMA_BD_STS_COMPLETE_MASK</span><span class="p">))</span>
</span><span id="__span-5-17"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-17" id="__codelineno-5-17" name="__codelineno-5-17"></a><span class="w">      </span><span class="k">break</span><span class="p">;</span>
</span><span id="__span-5-18"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-18" id="__codelineno-5-18" name="__codelineno-5-18"></a>
</span><span id="__span-5-19"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-19" id="__codelineno-5-19" name="__codelineno-5-19"></a><span class="w">    </span><span class="cm">/* Ensure we see complete descriptor update */</span>
</span><span id="__span-5-20"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-20" id="__codelineno-5-20" name="__codelineno-5-20"></a><span class="w">    </span><span class="n">dma_rmb</span><span class="p">();</span>
</span><span id="__span-5-21"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-21" id="__codelineno-5-21" name="__codelineno-5-21"></a><span class="w">    </span><span class="n">phys</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">desc_get_phys_addr</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span><span class="w"> </span><span class="n">cur_p</span><span class="p">);</span>
</span><span id="__span-5-22"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-22" id="__codelineno-5-22" name="__codelineno-5-22"></a><span class="w">    </span><span class="n">dma_unmap_single</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span><span class="w"> </span><span class="n">phys</span><span class="p">,</span>
</span><span id="__span-5-23"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-23" id="__codelineno-5-23" name="__codelineno-5-23"></a><span class="w">         </span><span class="p">(</span><span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">cntrl</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">XAXIDMA_BD_CTRL_LENGTH_MASK</span><span class="p">),</span>
</span><span id="__span-5-24"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-24" id="__codelineno-5-24" name="__codelineno-5-24"></a><span class="w">         </span><span class="n">DMA_TO_DEVICE</span><span class="p">);</span>
</span><span id="__span-5-25"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-25" id="__codelineno-5-25" name="__codelineno-5-25"></a>
</span><span id="__span-5-26"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-26" id="__codelineno-5-26" name="__codelineno-5-26"></a><span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">skb</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="p">(</span><span class="n">status</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">XAXIDMA_BD_STS_COMPLETE_MASK</span><span class="p">))</span>
</span><span id="__span-5-27"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-27" id="__codelineno-5-27" name="__codelineno-5-27"></a><span class="w">      </span><span class="n">napi_consume_skb</span><span class="p">(</span><span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">skb</span><span class="p">,</span><span class="w"> </span><span class="n">budget</span><span class="p">);</span>
</span><span id="__span-5-28"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-28" id="__codelineno-5-28" name="__codelineno-5-28"></a>
</span><span id="__span-5-29"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-29" id="__codelineno-5-29" name="__codelineno-5-29"></a><span class="w">    </span><span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">app0</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
</span><span id="__span-5-30"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-30" id="__codelineno-5-30" name="__codelineno-5-30"></a><span class="w">    </span><span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">app1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
</span><span id="__span-5-31"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-31" id="__codelineno-5-31" name="__codelineno-5-31"></a><span class="w">    </span><span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">app2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
</span><span id="__span-5-32"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-32" id="__codelineno-5-32" name="__codelineno-5-32"></a><span class="w">    </span><span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">app4</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
</span><span id="__span-5-33"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-33" id="__codelineno-5-33" name="__codelineno-5-33"></a><span class="w">    </span><span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">skb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nb">NULL</span><span class="p">;</span>
</span><span id="__span-5-34"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-34" id="__codelineno-5-34" name="__codelineno-5-34"></a><span class="w">    </span><span class="cm">/* ensure our transmit path and device don't prematurely see status cleared */</span>
</span><span id="__span-5-35"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-35" id="__codelineno-5-35" name="__codelineno-5-35"></a><span class="w">    </span><span class="n">wmb</span><span class="p">();</span>
</span><span id="__span-5-36"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-36" id="__codelineno-5-36" name="__codelineno-5-36"></a><span class="w">    </span><span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">cntrl</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
</span><span id="__span-5-37"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-37" id="__codelineno-5-37" name="__codelineno-5-37"></a><span class="w">    </span><span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">status</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
</span><span id="__span-5-38"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-38" id="__codelineno-5-38" name="__codelineno-5-38"></a><span class="w">  </span><span class="p">}</span>
</span><span id="__span-5-39"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-39" id="__codelineno-5-39" name="__codelineno-5-39"></a>
</span><span id="__span-5-40"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-40" id="__codelineno-5-40" name="__codelineno-5-40"></a><span class="w">  </span><span class="k">return</span><span class="w"> </span><span class="n">i</span><span class="p">;</span>
</span><span id="__span-5-41"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-5-41" id="__codelineno-5-41" name="__codelineno-5-41"></a><span class="p">}</span>
</span></code></pre></div>
<p>从代码来看，其实也很简单：AXI DMA 传输完成后，会设置 status 的内容，标记已经传输完成。这时候只要从最后一次完成传输的 Descriptor 开始扫描，把所有完成传输的 Descriptor 回收即可。</p>
<h4 id="_4"><a class="toclink" href="../../networking/2023/03/22/hardware-queue-interface/#_4">接收队列</a></h4>
<p>接收队列结构与发送队列相似，但不同的是，生产者和消费者的角色对调，驱动为了保证随时可以接收数据，需要预先准备好 Descriptor，当 AXI DMA 从以太网 MAC 收到数据的时候，随时有 Descriptor 可以使用，写入数据后，再通知 CPU。和发送队列一样，接收队列由一个头指针（S2MM_CURDESC）和一个尾指针定义（S2MM_TAILDESC），指针指向的 Descriptor 结构与发送队列一致。硬件的接收逻辑和发送逻辑类似，只不过方向相反。</p>
<h5 id="u-boot_1"><a class="toclink" href="../../networking/2023/03/22/hardware-queue-interface/#u-boot_1">U-Boot</a></h5>
<p>首先还是来看 U-Boot 的实现。前面提到，为了简化，U-Boot 的网卡驱动每次同时只会发送一个帧，接收的时候其实也一样：</p>
<div class="language-c highlight"><pre><span></span><code><span id="__span-6-1"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-6-1" id="__codelineno-6-1" name="__codelineno-6-1"></a><span class="p">(</span><span class="n">some</span><span class="w"> </span><span class="n">net</span><span class="w"> </span><span class="n">operation</span><span class="w"> </span><span class="p">(</span><span class="n">ping</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="n">tftp</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="n">whatever</span><span class="p">...))</span>
</span><span id="__span-6-2"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-6-2" id="__codelineno-6-2" name="__codelineno-6-2"></a><span class="n">eth_init</span><span class="p">()</span>
</span><span id="__span-6-3"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-6-3" id="__codelineno-6-3" name="__codelineno-6-3"></a><span class="w">  </span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">()</span>
</span><span id="__span-6-4"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-6-4" id="__codelineno-6-4" name="__codelineno-6-4"></a><span class="n">eth_send</span><span class="p">()</span>
</span><span id="__span-6-5"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-6-5" id="__codelineno-6-5" name="__codelineno-6-5"></a><span class="w">  </span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">send</span><span class="p">()</span>
</span><span id="__span-6-6"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-6-6" id="__codelineno-6-6" name="__codelineno-6-6"></a><span class="n">eth_rx</span><span class="p">()</span>
</span><span id="__span-6-7"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-6-7" id="__codelineno-6-7" name="__codelineno-6-7"></a><span class="w">  </span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">recv</span><span class="p">()</span>
</span><span id="__span-6-8"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-6-8" id="__codelineno-6-8" name="__codelineno-6-8"></a><span class="w">  </span><span class="p">(</span><span class="n">process</span><span class="w"> </span><span class="n">packet</span><span class="p">)</span>
</span><span id="__span-6-9"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-6-9" id="__codelineno-6-9" name="__codelineno-6-9"></a><span class="w">  </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">free_pkt</span><span class="p">)</span>
</span><span id="__span-6-10"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-6-10" id="__codelineno-6-10" name="__codelineno-6-10"></a><span class="w">    </span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">free_pkt</span><span class="p">()</span>
</span><span id="__span-6-11"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-6-11" id="__codelineno-6-11" name="__codelineno-6-11"></a><span class="n">eth_halt</span><span class="p">()</span>
</span><span id="__span-6-12"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-6-12" id="__codelineno-6-12" name="__codelineno-6-12"></a><span class="w">  </span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">stop</span><span class="p">()</span>
</span></code></pre></div>
<p>首先看 AXI EMAC 驱动如何初始化接收队列：</p>
<div class="language-c highlight"><pre><span></span><code><span id="__span-7-1"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-7-1" id="__codelineno-7-1" name="__codelineno-7-1"></a><span class="k">static</span><span class="w"> </span><span class="n">u8</span><span class="w"> </span><span class="n">rxframe</span><span class="p">[</span><span class="n">PKTSIZE_ALIGN</span><span class="p">]</span><span class="w"> </span><span class="n">__attribute</span><span class="p">((</span><span class="n">aligned</span><span class="p">(</span><span class="n">DMAALIGN</span><span class="p">)));</span>
</span><span id="__span-7-2"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-7-2" id="__codelineno-7-2" name="__codelineno-7-2"></a>
</span><span id="__span-7-3"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-7-3" id="__codelineno-7-3" name="__codelineno-7-3"></a><span class="k">static</span><span class="w"> </span><span class="kt">int</span><span class="w"> </span><span class="nf">axiemac_start</span><span class="p">(</span><span class="k">struct</span><span class="w"> </span><span class="nc">udevice</span><span class="w"> </span><span class="o">*</span><span class="n">dev</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-7-4"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-7-4" id="__codelineno-7-4" name="__codelineno-7-4"></a><span class="w">  </span><span class="cm">/* Start DMA RX channel. Now it's ready to receive data.*/</span>
</span><span id="__span-7-5"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-7-5" id="__codelineno-7-5" name="__codelineno-7-5"></a><span class="w">  </span><span class="n">axienet_dma_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rx_bd</span><span class="p">,</span><span class="w"> </span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dmarx</span><span class="o">-&gt;</span><span class="n">current</span><span class="p">);</span>
</span><span id="__span-7-6"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-7-6" id="__codelineno-7-6" name="__codelineno-7-6"></a>
</span><span id="__span-7-7"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-7-7" id="__codelineno-7-7" name="__codelineno-7-7"></a><span class="w">  </span><span class="cm">/* Setup the BD. */</span>
</span><span id="__span-7-8"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-7-8" id="__codelineno-7-8" name="__codelineno-7-8"></a><span class="w">  </span><span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rx_bd</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="k">sizeof</span><span class="p">(</span><span class="n">rx_bd</span><span class="p">));</span>
</span><span id="__span-7-9"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-7-9" id="__codelineno-7-9" name="__codelineno-7-9"></a><span class="w">  </span><span class="n">rx_bd</span><span class="p">.</span><span class="n">next_desc</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">lower_32_bits</span><span class="p">((</span><span class="kt">unsigned</span><span class="w"> </span><span class="kt">long</span><span class="p">)</span><span class="o">&amp;</span><span class="n">rx_bd</span><span class="p">);</span>
</span><span id="__span-7-10"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-7-10" id="__codelineno-7-10" name="__codelineno-7-10"></a><span class="w">  </span><span class="n">rx_bd</span><span class="p">.</span><span class="n">next_desc_msb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">upper_32_bits</span><span class="p">((</span><span class="kt">unsigned</span><span class="w"> </span><span class="kt">long</span><span class="p">)</span><span class="o">&amp;</span><span class="n">rx_bd</span><span class="p">);</span>
</span><span id="__span-7-11"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-7-11" id="__codelineno-7-11" name="__codelineno-7-11"></a><span class="w">  </span><span class="n">rx_bd</span><span class="p">.</span><span class="n">buf_addr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">lower_32_bits</span><span class="p">((</span><span class="kt">unsigned</span><span class="w"> </span><span class="kt">long</span><span class="p">)</span><span class="o">&amp;</span><span class="n">rxframe</span><span class="p">);</span>
</span><span id="__span-7-12"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-7-12" id="__codelineno-7-12" name="__codelineno-7-12"></a><span class="w">  </span><span class="n">rx_bd</span><span class="p">.</span><span class="n">buf_addr_msb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">upper_32_bits</span><span class="p">((</span><span class="kt">unsigned</span><span class="w"> </span><span class="kt">long</span><span class="p">)</span><span class="o">&amp;</span><span class="n">rxframe</span><span class="p">);</span>
</span><span id="__span-7-13"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-7-13" id="__codelineno-7-13" name="__codelineno-7-13"></a><span class="w">  </span><span class="n">rx_bd</span><span class="p">.</span><span class="n">cntrl</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">sizeof</span><span class="p">(</span><span class="n">rxframe</span><span class="p">);</span>
</span><span id="__span-7-14"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-7-14" id="__codelineno-7-14" name="__codelineno-7-14"></a><span class="w">  </span><span class="cm">/* Flush the last BD so DMA core could see the updates */</span>
</span><span id="__span-7-15"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-7-15" id="__codelineno-7-15" name="__codelineno-7-15"></a><span class="w">  </span><span class="n">flush_cache</span><span class="p">((</span><span class="n">phys_addr_t</span><span class="p">)</span><span class="o">&amp;</span><span class="n">rx_bd</span><span class="p">,</span><span class="w"> </span><span class="k">sizeof</span><span class="p">(</span><span class="n">rx_bd</span><span class="p">));</span>
</span><span id="__span-7-16"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-7-16" id="__codelineno-7-16" name="__codelineno-7-16"></a>
</span><span id="__span-7-17"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-7-17" id="__codelineno-7-17" name="__codelineno-7-17"></a><span class="w">  </span><span class="cm">/* It is necessary to flush rxframe because if you don't do it</span>
</span><span id="__span-7-18"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-7-18" id="__codelineno-7-18" name="__codelineno-7-18"></a><span class="cm">   * then cache can contain uninitialized data */</span>
</span><span id="__span-7-19"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-7-19" id="__codelineno-7-19" name="__codelineno-7-19"></a><span class="w">  </span><span class="n">flush_cache</span><span class="p">((</span><span class="n">phys_addr_t</span><span class="p">)</span><span class="o">&amp;</span><span class="n">rxframe</span><span class="p">,</span><span class="w"> </span><span class="k">sizeof</span><span class="p">(</span><span class="n">rxframe</span><span class="p">));</span>
</span><span id="__span-7-20"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-7-20" id="__codelineno-7-20" name="__codelineno-7-20"></a>
</span><span id="__span-7-21"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-7-21" id="__codelineno-7-21" name="__codelineno-7-21"></a><span class="w">  </span><span class="cm">/* Start the hardware */</span>
</span><span id="__span-7-22"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-7-22" id="__codelineno-7-22" name="__codelineno-7-22"></a><span class="w">  </span><span class="n">temp</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dmarx</span><span class="o">-&gt;</span><span class="n">control</span><span class="p">);</span>
</span><span id="__span-7-23"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-7-23" id="__codelineno-7-23" name="__codelineno-7-23"></a><span class="w">  </span><span class="n">temp</span><span class="w"> </span><span class="o">|=</span><span class="w"> </span><span class="n">XAXIDMA_CR_RUNSTOP_MASK</span><span class="p">;</span>
</span><span id="__span-7-24"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-7-24" id="__codelineno-7-24" name="__codelineno-7-24"></a><span class="w">  </span><span class="n">writel</span><span class="p">(</span><span class="n">temp</span><span class="p">,</span><span class="w"> </span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dmarx</span><span class="o">-&gt;</span><span class="n">control</span><span class="p">);</span>
</span><span id="__span-7-25"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-7-25" id="__codelineno-7-25" name="__codelineno-7-25"></a>
</span><span id="__span-7-26"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-7-26" id="__codelineno-7-26" name="__codelineno-7-26"></a><span class="w">  </span><span class="cm">/* Rx BD is ready - start */</span>
</span><span id="__span-7-27"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-7-27" id="__codelineno-7-27" name="__codelineno-7-27"></a><span class="w">  </span><span class="n">axienet_dma_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rx_bd</span><span class="p">,</span><span class="w"> </span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dmarx</span><span class="o">-&gt;</span><span class="n">tail</span><span class="p">);</span>
</span><span id="__span-7-28"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-7-28" id="__codelineno-7-28" name="__codelineno-7-28"></a><span class="p">}</span>
</span></code></pre></div>
<p>可以看到它只初始化了一个 Descriptor，并且把 CURDESC 和 TAILDESC 都指向它，并且提供了一个缓冲区 <code>rxframe</code>。当 AXI DMA 接收到数据的时候，就会把数据写入 <code>rxframe</code>，更新 <code>rx_bd</code> 并发送中断。U-Boot 处理中断的方法也很简单：</p>
<div class="language-c highlight"><pre><span></span><code><span id="__span-8-1"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-8-1" id="__codelineno-8-1" name="__codelineno-8-1"></a><span class="k">static</span><span class="w"> </span><span class="kt">int</span><span class="w"> </span><span class="nf">axiemac_recv</span><span class="p">(</span><span class="k">struct</span><span class="w"> </span><span class="nc">udevice</span><span class="w"> </span><span class="o">*</span><span class="n">dev</span><span class="p">,</span><span class="w"> </span><span class="kt">int</span><span class="w"> </span><span class="n">flags</span><span class="p">,</span><span class="w"> </span><span class="n">uchar</span><span class="w"> </span><span class="o">**</span><span class="n">packetp</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-8-2"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-8-2" id="__codelineno-8-2" name="__codelineno-8-2"></a><span class="w">  </span><span class="cm">/* Disable IRQ for a moment till packet is handled */</span>
</span><span id="__span-8-3"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-8-3" id="__codelineno-8-3" name="__codelineno-8-3"></a><span class="w">  </span><span class="n">temp</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dmarx</span><span class="o">-&gt;</span><span class="n">control</span><span class="p">);</span>
</span><span id="__span-8-4"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-8-4" id="__codelineno-8-4" name="__codelineno-8-4"></a><span class="w">  </span><span class="n">temp</span><span class="w"> </span><span class="o">&amp;=</span><span class="w"> </span><span class="o">~</span><span class="n">XAXIDMA_IRQ_ALL_MASK</span><span class="p">;</span>
</span><span id="__span-8-5"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-8-5" id="__codelineno-8-5" name="__codelineno-8-5"></a><span class="w">  </span><span class="n">writel</span><span class="p">(</span><span class="n">temp</span><span class="p">,</span><span class="w"> </span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dmarx</span><span class="o">-&gt;</span><span class="n">control</span><span class="p">);</span>
</span><span id="__span-8-6"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-8-6" id="__codelineno-8-6" name="__codelineno-8-6"></a>
</span><span id="__span-8-7"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-8-7" id="__codelineno-8-7" name="__codelineno-8-7"></a><span class="w">  </span><span class="n">length</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">rx_bd</span><span class="p">.</span><span class="n">status</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">XAXIDMA_BD_STS_ACTUAL_LEN_MASK</span><span class="p">;</span>
</span><span id="__span-8-8"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-8-8" id="__codelineno-8-8" name="__codelineno-8-8"></a><span class="w">  </span><span class="o">*</span><span class="n">packetp</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">rxframe</span><span class="p">;</span>
</span><span id="__span-8-9"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-8-9" id="__codelineno-8-9" name="__codelineno-8-9"></a><span class="w">  </span><span class="k">return</span><span class="w"> </span><span class="n">length</span><span class="p">;</span>
</span><span id="__span-8-10"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-8-10" id="__codelineno-8-10" name="__codelineno-8-10"></a><span class="p">}</span>
</span></code></pre></div>
<p>它关闭了 AXI DMA 的中断，然后直接读取长度，把 <code>rxframe</code> 作为数据指针传给网络栈处理的函数。网络栈处理完以后，就会调用 <code>free_pkt</code> 进行收尾：</p>
<div class="language-c highlight"><pre><span></span><code><span id="__span-9-1"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-9-1" id="__codelineno-9-1" name="__codelineno-9-1"></a><span class="k">static</span><span class="w"> </span><span class="kt">int</span><span class="w"> </span><span class="nf">axiemac_free_pkt</span><span class="p">(</span><span class="k">struct</span><span class="w"> </span><span class="nc">udevice</span><span class="w"> </span><span class="o">*</span><span class="n">dev</span><span class="p">,</span><span class="w"> </span><span class="n">uchar</span><span class="w"> </span><span class="o">*</span><span class="n">packet</span><span class="p">,</span><span class="w"> </span><span class="kt">int</span><span class="w"> </span><span class="n">length</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-9-2"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-9-2" id="__codelineno-9-2" name="__codelineno-9-2"></a><span class="cp">##ifdef DEBUG</span>
</span><span id="__span-9-3"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-9-3" id="__codelineno-9-3" name="__codelineno-9-3"></a><span class="w">  </span><span class="cm">/* It is useful to clear buffer to be sure that it is consistent */</span>
</span><span id="__span-9-4"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-9-4" id="__codelineno-9-4" name="__codelineno-9-4"></a><span class="w">  </span><span class="n">memset</span><span class="p">(</span><span class="n">rxframe</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="k">sizeof</span><span class="p">(</span><span class="n">rxframe</span><span class="p">));</span>
</span><span id="__span-9-5"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-9-5" id="__codelineno-9-5" name="__codelineno-9-5"></a><span class="cp">##endif</span>
</span><span id="__span-9-6"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-9-6" id="__codelineno-9-6" name="__codelineno-9-6"></a><span class="w">  </span><span class="cm">/* Setup RxBD */</span>
</span><span id="__span-9-7"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-9-7" id="__codelineno-9-7" name="__codelineno-9-7"></a><span class="w">  </span><span class="cm">/* Clear the whole buffer and setup it again - all flags are cleared */</span>
</span><span id="__span-9-8"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-9-8" id="__codelineno-9-8" name="__codelineno-9-8"></a><span class="w">  </span><span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rx_bd</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="k">sizeof</span><span class="p">(</span><span class="n">rx_bd</span><span class="p">));</span>
</span><span id="__span-9-9"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-9-9" id="__codelineno-9-9" name="__codelineno-9-9"></a><span class="w">  </span><span class="n">rx_bd</span><span class="p">.</span><span class="n">next_desc</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">lower_32_bits</span><span class="p">((</span><span class="kt">unsigned</span><span class="w"> </span><span class="kt">long</span><span class="p">)</span><span class="o">&amp;</span><span class="n">rx_bd</span><span class="p">);</span>
</span><span id="__span-9-10"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-9-10" id="__codelineno-9-10" name="__codelineno-9-10"></a><span class="w">  </span><span class="n">rx_bd</span><span class="p">.</span><span class="n">next_desc_msb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">upper_32_bits</span><span class="p">((</span><span class="kt">unsigned</span><span class="w"> </span><span class="kt">long</span><span class="p">)</span><span class="o">&amp;</span><span class="n">rx_bd</span><span class="p">);</span>
</span><span id="__span-9-11"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-9-11" id="__codelineno-9-11" name="__codelineno-9-11"></a><span class="w">  </span><span class="n">rx_bd</span><span class="p">.</span><span class="n">buf_addr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">lower_32_bits</span><span class="p">((</span><span class="kt">unsigned</span><span class="w"> </span><span class="kt">long</span><span class="p">)</span><span class="o">&amp;</span><span class="n">rxframe</span><span class="p">);</span>
</span><span id="__span-9-12"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-9-12" id="__codelineno-9-12" name="__codelineno-9-12"></a><span class="w">  </span><span class="n">rx_bd</span><span class="p">.</span><span class="n">buf_addr_msb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">upper_32_bits</span><span class="p">((</span><span class="kt">unsigned</span><span class="w"> </span><span class="kt">long</span><span class="p">)</span><span class="o">&amp;</span><span class="n">rxframe</span><span class="p">);</span>
</span><span id="__span-9-13"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-9-13" id="__codelineno-9-13" name="__codelineno-9-13"></a><span class="w">  </span><span class="n">rx_bd</span><span class="p">.</span><span class="n">cntrl</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">sizeof</span><span class="p">(</span><span class="n">rxframe</span><span class="p">);</span>
</span><span id="__span-9-14"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-9-14" id="__codelineno-9-14" name="__codelineno-9-14"></a>
</span><span id="__span-9-15"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-9-15" id="__codelineno-9-15" name="__codelineno-9-15"></a><span class="w">  </span><span class="cm">/* Write bd to HW */</span>
</span><span id="__span-9-16"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-9-16" id="__codelineno-9-16" name="__codelineno-9-16"></a><span class="w">  </span><span class="n">flush_cache</span><span class="p">((</span><span class="n">phys_addr_t</span><span class="p">)</span><span class="o">&amp;</span><span class="n">rx_bd</span><span class="p">,</span><span class="w"> </span><span class="k">sizeof</span><span class="p">(</span><span class="n">rx_bd</span><span class="p">));</span>
</span><span id="__span-9-17"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-9-17" id="__codelineno-9-17" name="__codelineno-9-17"></a>
</span><span id="__span-9-18"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-9-18" id="__codelineno-9-18" name="__codelineno-9-18"></a><span class="w">  </span><span class="cm">/* It is necessary to flush rxframe because if you don't do it</span>
</span><span id="__span-9-19"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-9-19" id="__codelineno-9-19" name="__codelineno-9-19"></a><span class="cm">   * then cache will contain previous packet */</span>
</span><span id="__span-9-20"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-9-20" id="__codelineno-9-20" name="__codelineno-9-20"></a><span class="w">  </span><span class="n">flush_cache</span><span class="p">((</span><span class="n">phys_addr_t</span><span class="p">)</span><span class="o">&amp;</span><span class="n">rxframe</span><span class="p">,</span><span class="w"> </span><span class="k">sizeof</span><span class="p">(</span><span class="n">rxframe</span><span class="p">));</span>
</span><span id="__span-9-21"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-9-21" id="__codelineno-9-21" name="__codelineno-9-21"></a>
</span><span id="__span-9-22"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-9-22" id="__codelineno-9-22" name="__codelineno-9-22"></a><span class="w">  </span><span class="cm">/* Rx BD is ready - start again */</span>
</span><span id="__span-9-23"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-9-23" id="__codelineno-9-23" name="__codelineno-9-23"></a><span class="w">  </span><span class="n">axienet_dma_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rx_bd</span><span class="p">,</span><span class="w"> </span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dmarx</span><span class="o">-&gt;</span><span class="n">tail</span><span class="p">);</span>
</span><span id="__span-9-24"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-9-24" id="__codelineno-9-24" name="__codelineno-9-24"></a><span class="p">}</span>
</span></code></pre></div>
<p>收尾工作也很简单，把接收队列恢复到可以接收数据的状态即可，因为 <code>rxframe</code> 是全局变量，也不需要进行 <code>free</code>。</p>
<h5 id="linux_1"><a class="toclink" href="../../networking/2023/03/22/hardware-queue-interface/#linux_1">Linux</a></h5>
<p>Linux 的驱动实现里，接收队列和发送队列类似，也是用一个数组来实现循环链表，只不过接收队列还需要提前准备好缓冲区，供 AXI DMA 写入：</p>
<div class="language-c highlight"><pre><span></span><code><span id="__span-10-1"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-10-1" id="__codelineno-10-1" name="__codelineno-10-1"></a><span class="k">static</span><span class="w"> </span><span class="kt">int</span><span class="w"> </span><span class="nf">axienet_dma_bd_init</span><span class="p">(</span><span class="k">struct</span><span class="w"> </span><span class="nc">net_device</span><span class="w"> </span><span class="o">*</span><span class="n">ndev</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-10-2"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-10-2" id="__codelineno-10-2" name="__codelineno-10-2"></a><span class="w">  </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_v</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">dma_alloc_coherent</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
</span><span id="__span-10-3"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-10-3" id="__codelineno-10-3" name="__codelineno-10-3"></a><span class="w">           </span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_v</span><span class="p">)</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_num</span><span class="p">,</span>
</span><span id="__span-10-4"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-10-4" id="__codelineno-10-4" name="__codelineno-10-4"></a><span class="w">           </span><span class="o">&amp;</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_p</span><span class="p">,</span><span class="w"> </span><span class="n">GFP_KERNEL</span><span class="p">);</span>
</span><span id="__span-10-5"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-10-5" id="__codelineno-10-5" name="__codelineno-10-5"></a><span class="w">  </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_num</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="o">++</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-10-6"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-10-6" id="__codelineno-10-6" name="__codelineno-10-6"></a><span class="w">    </span><span class="n">dma_addr_t</span><span class="w"> </span><span class="n">addr</span><span class="p">;</span>
</span><span id="__span-10-7"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-10-7" id="__codelineno-10-7" name="__codelineno-10-7"></a>
</span><span id="__span-10-8"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-10-8" id="__codelineno-10-8" name="__codelineno-10-8"></a><span class="w">    </span><span class="n">addr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_p</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_v</span><span class="p">)</span><span class="w"> </span><span class="o">*</span>
</span><span id="__span-10-9"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-10-9" id="__codelineno-10-9" name="__codelineno-10-9"></a><span class="w">      </span><span class="p">((</span><span class="n">i</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mi">1</span><span class="p">)</span><span class="w"> </span><span class="o">%</span><span class="w"> </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_num</span><span class="p">);</span>
</span><span id="__span-10-10"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-10-10" id="__codelineno-10-10" name="__codelineno-10-10"></a><span class="w">    </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_v</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">next</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">lower_32_bits</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
</span><span id="__span-10-11"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-10-11" id="__codelineno-10-11" name="__codelineno-10-11"></a><span class="w">    </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_v</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">next_msb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">upper_32_bits</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
</span><span id="__span-10-12"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-10-12" id="__codelineno-10-12" name="__codelineno-10-12"></a>
</span><span id="__span-10-13"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-10-13" id="__codelineno-10-13" name="__codelineno-10-13"></a><span class="w">    </span><span class="n">skb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">netdev_alloc_skb_ip_align</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span><span class="w"> </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">max_frm_size</span><span class="p">);</span>
</span><span id="__span-10-14"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-10-14" id="__codelineno-10-14" name="__codelineno-10-14"></a>
</span><span id="__span-10-15"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-10-15" id="__codelineno-10-15" name="__codelineno-10-15"></a><span class="w">    </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_v</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">skb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">skb</span><span class="p">;</span>
</span><span id="__span-10-16"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-10-16" id="__codelineno-10-16" name="__codelineno-10-16"></a><span class="w">    </span><span class="n">addr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">dma_map_single</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span><span class="w"> </span><span class="n">skb</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">,</span>
</span><span id="__span-10-17"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-10-17" id="__codelineno-10-17" name="__codelineno-10-17"></a><span class="w">              </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">max_frm_size</span><span class="p">,</span><span class="w"> </span><span class="n">DMA_FROM_DEVICE</span><span class="p">);</span>
</span><span id="__span-10-18"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-10-18" id="__codelineno-10-18" name="__codelineno-10-18"></a><span class="w">    </span><span class="n">desc_set_phys_addr</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span><span class="w"> </span><span class="n">addr</span><span class="p">,</span><span class="w"> </span><span class="o">&amp;</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_v</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
</span><span id="__span-10-19"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-10-19" id="__codelineno-10-19" name="__codelineno-10-19"></a>
</span><span id="__span-10-20"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-10-20" id="__codelineno-10-20" name="__codelineno-10-20"></a><span class="w">    </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_v</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cntrl</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">max_frm_size</span><span class="p">;</span>
</span><span id="__span-10-21"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-10-21" id="__codelineno-10-21" name="__codelineno-10-21"></a><span class="w">  </span><span class="p">}</span>
</span><span id="__span-10-22"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-10-22" id="__codelineno-10-22" name="__codelineno-10-22"></a>
</span><span id="__span-10-23"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-10-23" id="__codelineno-10-23" name="__codelineno-10-23"></a><span class="w">  </span><span class="cm">/* Populate the tail pointer and bring the Rx Axi DMA engine out of</span>
</span><span id="__span-10-24"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-10-24" id="__codelineno-10-24" name="__codelineno-10-24"></a><span class="cm">   * halted state. This will make the Rx side ready for reception.</span>
</span><span id="__span-10-25"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-10-25" id="__codelineno-10-25" name="__codelineno-10-25"></a><span class="cm">   */</span>
</span><span id="__span-10-26"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-10-26" id="__codelineno-10-26" name="__codelineno-10-26"></a><span class="w">  </span><span class="n">axienet_dma_out_addr</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span><span class="w"> </span><span class="n">XAXIDMA_RX_CDESC_OFFSET</span><span class="p">,</span><span class="w"> </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_p</span><span class="p">);</span>
</span><span id="__span-10-27"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-10-27" id="__codelineno-10-27" name="__codelineno-10-27"></a><span class="w">  </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_dma_cr</span><span class="w"> </span><span class="o">|=</span><span class="w"> </span><span class="n">XAXIDMA_CR_RUNSTOP_MASK</span><span class="p">;</span>
</span><span id="__span-10-28"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-10-28" id="__codelineno-10-28" name="__codelineno-10-28"></a><span class="w">  </span><span class="n">axienet_dma_out32</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span><span class="w"> </span><span class="n">XAXIDMA_RX_CR_OFFSET</span><span class="p">,</span><span class="w"> </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_dma_cr</span><span class="p">);</span>
</span><span id="__span-10-29"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-10-29" id="__codelineno-10-29" name="__codelineno-10-29"></a><span class="w">  </span><span class="n">axienet_dma_out_addr</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span><span class="w"> </span><span class="n">XAXIDMA_RX_TDESC_OFFSET</span><span class="p">,</span><span class="w"> </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_p</span><span class="w"> </span><span class="o">+</span>
</span><span id="__span-10-30"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-10-30" id="__codelineno-10-30" name="__codelineno-10-30"></a><span class="w">           </span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_v</span><span class="p">)</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_num</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="mi">1</span><span class="p">)));</span>
</span><span id="__span-10-31"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-10-31" id="__codelineno-10-31" name="__codelineno-10-31"></a><span class="p">}</span>
</span></code></pre></div>
<p>可以看到，数组的每一项的指针指向下一项，然后把头地址写入 CURDESC，尾地址写入 TAILDESC，这样硬件就可以开始接收数据。AXI DMA 收到数据以后，会把数据写入 Descriptor 指向的缓冲区地址，然后发送中断，Linux 执行下列代码处理中断：</p>
<div class="language-c highlight"><pre><span></span><code><span id="__span-11-1"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-1" id="__codelineno-11-1" name="__codelineno-11-1"></a><span class="k">static</span><span class="w"> </span><span class="kt">int</span><span class="w"> </span><span class="nf">axienet_rx_poll</span><span class="p">(</span><span class="k">struct</span><span class="w"> </span><span class="nc">napi_struct</span><span class="w"> </span><span class="o">*</span><span class="n">napi</span><span class="p">,</span><span class="w"> </span><span class="kt">int</span><span class="w"> </span><span class="n">budget</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-11-2"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-2" id="__codelineno-11-2" name="__codelineno-11-2"></a><span class="w">  </span><span class="n">cur_p</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">&amp;</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_v</span><span class="p">[</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_ci</span><span class="p">];</span>
</span><span id="__span-11-3"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-3" id="__codelineno-11-3" name="__codelineno-11-3"></a>
</span><span id="__span-11-4"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-4" id="__codelineno-11-4" name="__codelineno-11-4"></a><span class="w">  </span><span class="k">while</span><span class="w"> </span><span class="p">(</span><span class="n">packets</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="n">budget</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="p">(</span><span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">status</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">XAXIDMA_BD_STS_COMPLETE_MASK</span><span class="p">))</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-11-5"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-5" id="__codelineno-11-5" name="__codelineno-11-5"></a><span class="w">    </span><span class="n">dma_addr_t</span><span class="w"> </span><span class="n">phys</span><span class="p">;</span>
</span><span id="__span-11-6"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-6" id="__codelineno-11-6" name="__codelineno-11-6"></a>
</span><span id="__span-11-7"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-7" id="__codelineno-11-7" name="__codelineno-11-7"></a><span class="w">    </span><span class="cm">/* Ensure we see complete descriptor update */</span>
</span><span id="__span-11-8"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-8" id="__codelineno-11-8" name="__codelineno-11-8"></a><span class="w">    </span><span class="n">dma_rmb</span><span class="p">();</span>
</span><span id="__span-11-9"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-9" id="__codelineno-11-9" name="__codelineno-11-9"></a>
</span><span id="__span-11-10"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-10" id="__codelineno-11-10" name="__codelineno-11-10"></a><span class="w">    </span><span class="n">skb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">skb</span><span class="p">;</span>
</span><span id="__span-11-11"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-11" id="__codelineno-11-11" name="__codelineno-11-11"></a><span class="w">    </span><span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">skb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nb">NULL</span><span class="p">;</span>
</span><span id="__span-11-12"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-12" id="__codelineno-11-12" name="__codelineno-11-12"></a>
</span><span id="__span-11-13"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-13" id="__codelineno-11-13" name="__codelineno-11-13"></a><span class="w">    </span><span class="cm">/* skb could be NULL if a previous pass already received the</span>
</span><span id="__span-11-14"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-14" id="__codelineno-11-14" name="__codelineno-11-14"></a><span class="cm">     * packet for this slot in the ring, but failed to refill it</span>
</span><span id="__span-11-15"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-15" id="__codelineno-11-15" name="__codelineno-11-15"></a><span class="cm">     * with a newly allocated buffer. In this case, don't try to</span>
</span><span id="__span-11-16"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-16" id="__codelineno-11-16" name="__codelineno-11-16"></a><span class="cm">     * receive it again.</span>
</span><span id="__span-11-17"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-17" id="__codelineno-11-17" name="__codelineno-11-17"></a><span class="cm">     */</span>
</span><span id="__span-11-18"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-18" id="__codelineno-11-18" name="__codelineno-11-18"></a><span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">skb</span><span class="p">))</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-11-19"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-19" id="__codelineno-11-19" name="__codelineno-11-19"></a><span class="w">      </span><span class="n">length</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">app4</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="mh">0x0000FFFF</span><span class="p">;</span>
</span><span id="__span-11-20"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-20" id="__codelineno-11-20" name="__codelineno-11-20"></a>
</span><span id="__span-11-21"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-21" id="__codelineno-11-21" name="__codelineno-11-21"></a><span class="w">      </span><span class="n">phys</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">desc_get_phys_addr</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span><span class="w"> </span><span class="n">cur_p</span><span class="p">);</span>
</span><span id="__span-11-22"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-22" id="__codelineno-11-22" name="__codelineno-11-22"></a><span class="w">      </span><span class="n">dma_unmap_single</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span><span class="w"> </span><span class="n">phys</span><span class="p">,</span><span class="w"> </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">max_frm_size</span><span class="p">,</span>
</span><span id="__span-11-23"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-23" id="__codelineno-11-23" name="__codelineno-11-23"></a><span class="w">           </span><span class="n">DMA_FROM_DEVICE</span><span class="p">);</span>
</span><span id="__span-11-24"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-24" id="__codelineno-11-24" name="__codelineno-11-24"></a>
</span><span id="__span-11-25"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-25" id="__codelineno-11-25" name="__codelineno-11-25"></a><span class="w">      </span><span class="n">skb_put</span><span class="p">(</span><span class="n">skb</span><span class="p">,</span><span class="w"> </span><span class="n">length</span><span class="p">);</span>
</span><span id="__span-11-26"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-26" id="__codelineno-11-26" name="__codelineno-11-26"></a><span class="w">      </span><span class="n">skb</span><span class="o">-&gt;</span><span class="n">protocol</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">eth_type_trans</span><span class="p">(</span><span class="n">skb</span><span class="p">,</span><span class="w"> </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">);</span>
</span><span id="__span-11-27"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-27" id="__codelineno-11-27" name="__codelineno-11-27"></a>
</span><span id="__span-11-28"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-28" id="__codelineno-11-28" name="__codelineno-11-28"></a><span class="w">      </span><span class="n">napi_gro_receive</span><span class="p">(</span><span class="n">napi</span><span class="p">,</span><span class="w"> </span><span class="n">skb</span><span class="p">);</span>
</span><span id="__span-11-29"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-29" id="__codelineno-11-29" name="__codelineno-11-29"></a>
</span><span id="__span-11-30"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-30" id="__codelineno-11-30" name="__codelineno-11-30"></a><span class="w">      </span><span class="n">size</span><span class="w"> </span><span class="o">+=</span><span class="w"> </span><span class="n">length</span><span class="p">;</span>
</span><span id="__span-11-31"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-31" id="__codelineno-11-31" name="__codelineno-11-31"></a><span class="w">      </span><span class="n">packets</span><span class="o">++</span><span class="p">;</span>
</span><span id="__span-11-32"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-32" id="__codelineno-11-32" name="__codelineno-11-32"></a><span class="w">    </span><span class="p">}</span>
</span><span id="__span-11-33"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-33" id="__codelineno-11-33" name="__codelineno-11-33"></a>
</span><span id="__span-11-34"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-34" id="__codelineno-11-34" name="__codelineno-11-34"></a><span class="w">    </span><span class="n">new_skb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">napi_alloc_skb</span><span class="p">(</span><span class="n">napi</span><span class="p">,</span><span class="w"> </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">max_frm_size</span><span class="p">);</span>
</span><span id="__span-11-35"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-35" id="__codelineno-11-35" name="__codelineno-11-35"></a>
</span><span id="__span-11-36"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-36" id="__codelineno-11-36" name="__codelineno-11-36"></a><span class="w">    </span><span class="n">phys</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">dma_map_single</span><span class="p">(</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span><span class="w"> </span><span class="n">new_skb</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">,</span>
</span><span id="__span-11-37"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-37" id="__codelineno-11-37" name="__codelineno-11-37"></a><span class="w">              </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">max_frm_size</span><span class="p">,</span>
</span><span id="__span-11-38"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-38" id="__codelineno-11-38" name="__codelineno-11-38"></a><span class="w">              </span><span class="n">DMA_FROM_DEVICE</span><span class="p">);</span>
</span><span id="__span-11-39"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-39" id="__codelineno-11-39" name="__codelineno-11-39"></a><span class="w">    </span><span class="n">desc_set_phys_addr</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span><span class="w"> </span><span class="n">phys</span><span class="p">,</span><span class="w"> </span><span class="n">cur_p</span><span class="p">);</span>
</span><span id="__span-11-40"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-40" id="__codelineno-11-40" name="__codelineno-11-40"></a>
</span><span id="__span-11-41"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-41" id="__codelineno-11-41" name="__codelineno-11-41"></a><span class="w">    </span><span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">cntrl</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">max_frm_size</span><span class="p">;</span>
</span><span id="__span-11-42"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-42" id="__codelineno-11-42" name="__codelineno-11-42"></a><span class="w">    </span><span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">status</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
</span><span id="__span-11-43"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-43" id="__codelineno-11-43" name="__codelineno-11-43"></a><span class="w">    </span><span class="n">cur_p</span><span class="o">-&gt;</span><span class="n">skb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">new_skb</span><span class="p">;</span>
</span><span id="__span-11-44"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-44" id="__codelineno-11-44" name="__codelineno-11-44"></a>
</span><span id="__span-11-45"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-45" id="__codelineno-11-45" name="__codelineno-11-45"></a><span class="w">    </span><span class="cm">/* Only update tail_p to mark this slot as usable after it has</span>
</span><span id="__span-11-46"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-46" id="__codelineno-11-46" name="__codelineno-11-46"></a><span class="cm">     * been successfully refilled.</span>
</span><span id="__span-11-47"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-47" id="__codelineno-11-47" name="__codelineno-11-47"></a><span class="cm">     */</span>
</span><span id="__span-11-48"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-48" id="__codelineno-11-48" name="__codelineno-11-48"></a><span class="w">    </span><span class="n">tail_p</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_p</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_v</span><span class="p">)</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_ci</span><span class="p">;</span>
</span><span id="__span-11-49"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-49" id="__codelineno-11-49" name="__codelineno-11-49"></a>
</span><span id="__span-11-50"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-50" id="__codelineno-11-50" name="__codelineno-11-50"></a><span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="o">++</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_ci</span><span class="w"> </span><span class="o">&gt;=</span><span class="w"> </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_num</span><span class="p">)</span>
</span><span id="__span-11-51"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-51" id="__codelineno-11-51" name="__codelineno-11-51"></a><span class="w">      </span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_ci</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
</span><span id="__span-11-52"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-52" id="__codelineno-11-52" name="__codelineno-11-52"></a><span class="w">    </span><span class="n">cur_p</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">&amp;</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_v</span><span class="p">[</span><span class="n">lp</span><span class="o">-&gt;</span><span class="n">rx_bd_ci</span><span class="p">];</span>
</span><span id="__span-11-53"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-53" id="__codelineno-11-53" name="__codelineno-11-53"></a><span class="w">  </span><span class="p">}</span>
</span><span id="__span-11-54"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-54" id="__codelineno-11-54" name="__codelineno-11-54"></a>
</span><span id="__span-11-55"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-55" id="__codelineno-11-55" name="__codelineno-11-55"></a><span class="w">  </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">tail_p</span><span class="p">)</span>
</span><span id="__span-11-56"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-56" id="__codelineno-11-56" name="__codelineno-11-56"></a><span class="w">    </span><span class="n">axienet_dma_out_addr</span><span class="p">(</span><span class="n">lp</span><span class="p">,</span><span class="w"> </span><span class="n">XAXIDMA_RX_TDESC_OFFSET</span><span class="p">,</span><span class="w"> </span><span class="n">tail_p</span><span class="p">);</span>
</span><span id="__span-11-57"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-11-57" id="__codelineno-11-57" name="__codelineno-11-57"></a><span class="p">}</span>
</span></code></pre></div>
<p>可以看到，接收逻辑顺序扫描了 Descriptor，找到那些传输完成的，把其中的数据交给网络栈处理，然后分配一个新的 skb，绑定到 Descriptor 上，把它恢复到可以接收数据的状态，最后更新 TAILDESC。</p>
<h4 id="_5"><a class="toclink" href="../../networking/2023/03/22/hardware-queue-interface/#_5">小结</a></h4>
<p>AXI DMA 提供了一个 Descriptor 链来异步地传输数据，U-Boot 为了简化，把链表退化成只有一个节点，串行地收和发；Linux 使用数组实现了一个循环的链表，通过 TAILDESC 提供新的 Descriptor，然后从 CURDESC 回收 Descriptor。Descriptor 不断在硬件和软件之间交替，CURDESC 到 TAILDESC 的部分归硬件，其余的归软件。这种设计模式在其他很多地方也可以看到。</p>
<h3 id="intel-82599"><a class="toclink" href="../../networking/2023/03/22/hardware-queue-interface/#intel-82599">Intel 82599</a></h3>
<p>Intel 82599 是一个有线网卡，Linux 的驱动是 ixgbe。Intel 82599 为收和发都提供了多个队列，每个队列都对应了一个 Descriptor 数组，在内存中连续存放。Linux 驱动使用了 64 个接收队列和发送队列。</p>
<p>文档链接：<a href="https://cdrdv2-public.intel.com/331520/82599-datasheet-v3-4.pdf">https://cdrdv2-public.intel.com/331520/82599-datasheet-v3-4.pdf</a></p>
<h4 id="_6"><a class="toclink" href="../../networking/2023/03/22/hardware-queue-interface/#_6">接收队列</a></h4>
<p>和 AXI DMA 的链表形式不同。每个接收队列都由如下的寄存器定义：</p>
<ul>
<li>RDBAL/RDBAH[n]: Receive Descriptor Base Address Low/High</li>
<li>RDLEN[n]: Receive Descriptor Length</li>
<li>RDH[n]: Receive Descriptor Head</li>
<li>RDT[n]: Receive Descriptor Tail</li>
</ul>
<p>由基地址 + 长度定义了一个循环队列，然后从 Head 到 Tail 的部分是当前有效的队列，软件从 Tail 插入新的 Descriptor，硬件从 Head 取 Descriptor。当 Head 等于 Tail 的时候，队列是空的，也就是说 Tail 表示的是合法的下一个，这样队列满的时候 Tail + 1 == Head。</p>
<p>ixgbe 的实现代码在 <code>ixgbe_main.c</code> 中，首先看如何初始化接收队列：</p>
<div class="language-c highlight"><pre><span></span><code><span id="__span-12-1"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-1" id="__codelineno-12-1" name="__codelineno-12-1"></a><span class="k">static</span><span class="w"> </span><span class="kt">void</span><span class="w"> </span><span class="nf">ixgbe_configure_rx</span><span class="p">(</span><span class="k">struct</span><span class="w"> </span><span class="nc">ixgbe_adapter</span><span class="w"> </span><span class="o">*</span><span class="n">adapter</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-12-2"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-2" id="__codelineno-12-2" name="__codelineno-12-2"></a><span class="w">  </span><span class="cm">/*</span>
</span><span id="__span-12-3"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-3" id="__codelineno-12-3" name="__codelineno-12-3"></a><span class="cm">   * Setup the HW Rx Head and Tail Descriptor Pointers and</span>
</span><span id="__span-12-4"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-4" id="__codelineno-12-4" name="__codelineno-12-4"></a><span class="cm">   * the Base and Length of the Rx Descriptor Ring</span>
</span><span id="__span-12-5"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-5" id="__codelineno-12-5" name="__codelineno-12-5"></a><span class="cm">   */</span>
</span><span id="__span-12-6"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-6" id="__codelineno-12-6" name="__codelineno-12-6"></a><span class="w">  </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">num_rx_queues</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="o">++</span><span class="p">)</span>
</span><span id="__span-12-7"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-7" id="__codelineno-12-7" name="__codelineno-12-7"></a><span class="w">    </span><span class="n">ixgbe_configure_rx_ring</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span><span class="w"> </span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">rx_ring</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
</span><span id="__span-12-8"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-8" id="__codelineno-12-8" name="__codelineno-12-8"></a><span class="p">}</span>
</span><span id="__span-12-9"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-9" id="__codelineno-12-9" name="__codelineno-12-9"></a>
</span><span id="__span-12-10"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-10" id="__codelineno-12-10" name="__codelineno-12-10"></a><span class="kt">void</span><span class="w"> </span><span class="nf">ixgbe_configure_rx_ring</span><span class="p">(</span><span class="k">struct</span><span class="w"> </span><span class="nc">ixgbe_adapter</span><span class="w"> </span><span class="o">*</span><span class="n">adapter</span><span class="p">,</span>
</span><span id="__span-12-11"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-11" id="__codelineno-12-11" name="__codelineno-12-11"></a><span class="w">           </span><span class="k">struct</span><span class="w"> </span><span class="nc">ixgbe_ring</span><span class="w"> </span><span class="o">*</span><span class="n">ring</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-12-12"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-12" id="__codelineno-12-12" name="__codelineno-12-12"></a><span class="w">  </span><span class="n">u64</span><span class="w"> </span><span class="n">rdba</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">ring</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">;</span>
</span><span id="__span-12-13"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-13" id="__codelineno-12-13" name="__codelineno-12-13"></a><span class="w">  </span><span class="n">IXGBE_WRITE_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span><span class="w"> </span><span class="n">IXGBE_RDBAL</span><span class="p">(</span><span class="n">reg_idx</span><span class="p">),</span><span class="w"> </span><span class="p">(</span><span class="n">rdba</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">)));</span>
</span><span id="__span-12-14"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-14" id="__codelineno-12-14" name="__codelineno-12-14"></a><span class="w">  </span><span class="n">IXGBE_WRITE_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span><span class="w"> </span><span class="n">IXGBE_RDBAH</span><span class="p">(</span><span class="n">reg_idx</span><span class="p">),</span><span class="w"> </span><span class="p">(</span><span class="n">rdba</span><span class="w"> </span><span class="o">&gt;&gt;</span><span class="w"> </span><span class="mi">32</span><span class="p">));</span>
</span><span id="__span-12-15"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-15" id="__codelineno-12-15" name="__codelineno-12-15"></a><span class="w">  </span><span class="n">IXGBE_WRITE_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span><span class="w"> </span><span class="n">IXGBE_RDLEN</span><span class="p">(</span><span class="n">reg_idx</span><span class="p">),</span>
</span><span id="__span-12-16"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-16" id="__codelineno-12-16" name="__codelineno-12-16"></a><span class="w">      </span><span class="n">ring</span><span class="o">-&gt;</span><span class="n">count</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="k">sizeof</span><span class="p">(</span><span class="k">union</span><span class="w"> </span><span class="nc">ixgbe_adv_rx_desc</span><span class="p">));</span>
</span><span id="__span-12-17"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-17" id="__codelineno-12-17" name="__codelineno-12-17"></a>
</span><span id="__span-12-18"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-18" id="__codelineno-12-18" name="__codelineno-12-18"></a><span class="w">  </span><span class="n">IXGBE_WRITE_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span><span class="w"> </span><span class="n">IXGBE_RDH</span><span class="p">(</span><span class="n">reg_idx</span><span class="p">),</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
</span><span id="__span-12-19"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-19" id="__codelineno-12-19" name="__codelineno-12-19"></a><span class="w">  </span><span class="n">IXGBE_WRITE_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span><span class="w"> </span><span class="n">IXGBE_RDT</span><span class="p">(</span><span class="n">reg_idx</span><span class="p">),</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
</span><span id="__span-12-20"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-20" id="__codelineno-12-20" name="__codelineno-12-20"></a><span class="w">  </span><span class="n">ring</span><span class="o">-&gt;</span><span class="n">tail</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">io_addr</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">IXGBE_RDT</span><span class="p">(</span><span class="n">reg_idx</span><span class="p">);</span>
</span><span id="__span-12-21"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-21" id="__codelineno-12-21" name="__codelineno-12-21"></a>
</span><span id="__span-12-22"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-22" id="__codelineno-12-22" name="__codelineno-12-22"></a><span class="w">  </span><span class="cm">/* enable receive descriptor ring */</span>
</span><span id="__span-12-23"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-23" id="__codelineno-12-23" name="__codelineno-12-23"></a><span class="w">  </span><span class="n">rxdctl</span><span class="w"> </span><span class="o">|=</span><span class="w"> </span><span class="n">IXGBE_RXDCTL_ENABLE</span><span class="p">;</span>
</span><span id="__span-12-24"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-24" id="__codelineno-12-24" name="__codelineno-12-24"></a><span class="w">  </span><span class="n">IXGBE_WRITE_REG</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span><span class="w"> </span><span class="n">IXGBE_RXDCTL</span><span class="p">(</span><span class="n">reg_idx</span><span class="p">),</span><span class="w"> </span><span class="n">rxdctl</span><span class="p">);</span>
</span><span id="__span-12-25"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-25" id="__codelineno-12-25" name="__codelineno-12-25"></a>
</span><span id="__span-12-26"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-26" id="__codelineno-12-26" name="__codelineno-12-26"></a><span class="w">  </span><span class="cm">/* in ixgbe_alloc_rx_buffers */</span>
</span><span id="__span-12-27"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-27" id="__codelineno-12-27" name="__codelineno-12-27"></a><span class="w">  </span><span class="n">bufsz</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">ixgbe_rx_bufsz</span><span class="p">(</span><span class="n">rx_ring</span><span class="p">);</span>
</span><span id="__span-12-28"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-28" id="__codelineno-12-28" name="__codelineno-12-28"></a>
</span><span id="__span-12-29"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-29" id="__codelineno-12-29" name="__codelineno-12-29"></a><span class="w">  </span><span class="k">do</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-12-30"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-30" id="__codelineno-12-30" name="__codelineno-12-30"></a><span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="o">!</span><span class="n">ixgbe_alloc_mapped_page</span><span class="p">(</span><span class="n">rx_ring</span><span class="p">,</span><span class="w"> </span><span class="n">bi</span><span class="p">))</span>
</span><span id="__span-12-31"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-31" id="__codelineno-12-31" name="__codelineno-12-31"></a><span class="w">      </span><span class="k">break</span><span class="p">;</span>
</span><span id="__span-12-32"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-32" id="__codelineno-12-32" name="__codelineno-12-32"></a>
</span><span id="__span-12-33"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-33" id="__codelineno-12-33" name="__codelineno-12-33"></a><span class="w">    </span><span class="cm">/* sync the buffer for use by the device */</span>
</span><span id="__span-12-34"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-34" id="__codelineno-12-34" name="__codelineno-12-34"></a><span class="w">    </span><span class="n">dma_sync_single_range_for_device</span><span class="p">(</span><span class="n">rx_ring</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span><span class="w"> </span><span class="n">bi</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">,</span>
</span><span id="__span-12-35"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-35" id="__codelineno-12-35" name="__codelineno-12-35"></a><span class="w">             </span><span class="n">bi</span><span class="o">-&gt;</span><span class="n">page_offset</span><span class="p">,</span><span class="w"> </span><span class="n">bufsz</span><span class="p">,</span>
</span><span id="__span-12-36"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-36" id="__codelineno-12-36" name="__codelineno-12-36"></a><span class="w">             </span><span class="n">DMA_FROM_DEVICE</span><span class="p">);</span>
</span><span id="__span-12-37"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-37" id="__codelineno-12-37" name="__codelineno-12-37"></a>
</span><span id="__span-12-38"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-38" id="__codelineno-12-38" name="__codelineno-12-38"></a><span class="w">    </span><span class="cm">/*</span>
</span><span id="__span-12-39"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-39" id="__codelineno-12-39" name="__codelineno-12-39"></a><span class="cm">     * Refresh the desc even if buffer_addrs didn't change</span>
</span><span id="__span-12-40"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-40" id="__codelineno-12-40" name="__codelineno-12-40"></a><span class="cm">     * because each write-back erases this info.</span>
</span><span id="__span-12-41"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-41" id="__codelineno-12-41" name="__codelineno-12-41"></a><span class="cm">     */</span>
</span><span id="__span-12-42"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-42" id="__codelineno-12-42" name="__codelineno-12-42"></a><span class="w">    </span><span class="n">rx_desc</span><span class="o">-&gt;</span><span class="n">read</span><span class="p">.</span><span class="n">pkt_addr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">cpu_to_le64</span><span class="p">(</span><span class="n">bi</span><span class="o">-&gt;</span><span class="n">dma</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">bi</span><span class="o">-&gt;</span><span class="n">page_offset</span><span class="p">);</span>
</span><span id="__span-12-43"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-43" id="__codelineno-12-43" name="__codelineno-12-43"></a>
</span><span id="__span-12-44"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-44" id="__codelineno-12-44" name="__codelineno-12-44"></a><span class="w">    </span><span class="n">rx_desc</span><span class="o">++</span><span class="p">;</span>
</span><span id="__span-12-45"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-45" id="__codelineno-12-45" name="__codelineno-12-45"></a><span class="w">    </span><span class="cm">/* clear the length for the next_to_use descriptor */</span>
</span><span id="__span-12-46"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-46" id="__codelineno-12-46" name="__codelineno-12-46"></a><span class="w">    </span><span class="n">rx_desc</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">upper</span><span class="p">.</span><span class="n">length</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
</span><span id="__span-12-47"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-47" id="__codelineno-12-47" name="__codelineno-12-47"></a>
</span><span id="__span-12-48"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-48" id="__codelineno-12-48" name="__codelineno-12-48"></a><span class="w">    </span><span class="n">cleaned_count</span><span class="o">--</span><span class="p">;</span>
</span><span id="__span-12-49"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-49" id="__codelineno-12-49" name="__codelineno-12-49"></a><span class="w">  </span><span class="p">}</span><span class="w"> </span><span class="k">while</span><span class="w"> </span><span class="p">(</span><span class="n">cleaned_count</span><span class="p">);</span>
</span><span id="__span-12-50"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-50" id="__codelineno-12-50" name="__codelineno-12-50"></a>
</span><span id="__span-12-51"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-51" id="__codelineno-12-51" name="__codelineno-12-51"></a><span class="w">  </span><span class="n">writel</span><span class="p">(</span><span class="n">i</span><span class="p">,</span><span class="w"> </span><span class="n">rx_ring</span><span class="o">-&gt;</span><span class="n">tail</span><span class="p">);</span>
</span><span id="__span-12-52"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-12-52" id="__codelineno-12-52" name="__codelineno-12-52"></a><span class="p">}</span>
</span></code></pre></div>
<p>具体到实现上，可以看到和 AXI DMA 驱动基本是一样的：分配 Descriptor 数组空间，然后给每个 Descriptor 分配一个 Buffer，然后更新 tail 指针，让硬件可以开始进行接收。</p>
<h4 id="_7"><a class="toclink" href="../../networking/2023/03/22/hardware-queue-interface/#_7">发送队列</a></h4>
<p>发送队列和接收队列类似，也是先分配好 Descriptor 数组，只不过先不填内容，等到要发送数据的时候，再从 tail 取出一个 Descriptor，写入 buffer 地址，然后更新 tail 指针让硬件发送。代码：</p>
<div class="language-c highlight"><pre><span></span><code><span id="__span-13-1"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-1" id="__codelineno-13-1" name="__codelineno-13-1"></a><span class="n">netdev_tx_t</span><span class="w"> </span><span class="nf">ixgbe_xmit_frame_ring</span><span class="p">(</span><span class="k">struct</span><span class="w"> </span><span class="nc">sk_buff</span><span class="w"> </span><span class="o">*</span><span class="n">skb</span><span class="p">,</span>
</span><span id="__span-13-2"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-2" id="__codelineno-13-2" name="__codelineno-13-2"></a><span class="w">        </span><span class="k">struct</span><span class="w"> </span><span class="nc">ixgbe_adapter</span><span class="w"> </span><span class="o">*</span><span class="n">adapter</span><span class="p">,</span>
</span><span id="__span-13-3"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-3" id="__codelineno-13-3" name="__codelineno-13-3"></a><span class="w">        </span><span class="k">struct</span><span class="w"> </span><span class="nc">ixgbe_ring</span><span class="w"> </span><span class="o">*</span><span class="n">tx_ring</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-13-4"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-4" id="__codelineno-13-4" name="__codelineno-13-4"></a><span class="w">  </span><span class="cm">/* record the location of the first descriptor for this packet */</span>
</span><span id="__span-13-5"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-5" id="__codelineno-13-5" name="__codelineno-13-5"></a><span class="w">  </span><span class="n">first</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">&amp;</span><span class="n">tx_ring</span><span class="o">-&gt;</span><span class="n">tx_buffer_info</span><span class="p">[</span><span class="n">tx_ring</span><span class="o">-&gt;</span><span class="n">next_to_use</span><span class="p">];</span>
</span><span id="__span-13-6"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-6" id="__codelineno-13-6" name="__codelineno-13-6"></a><span class="w">  </span><span class="n">first</span><span class="o">-&gt;</span><span class="n">skb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">skb</span><span class="p">;</span>
</span><span id="__span-13-7"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-7" id="__codelineno-13-7" name="__codelineno-13-7"></a><span class="w">  </span><span class="n">first</span><span class="o">-&gt;</span><span class="n">bytecount</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">skb</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">;</span>
</span><span id="__span-13-8"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-8" id="__codelineno-13-8" name="__codelineno-13-8"></a>
</span><span id="__span-13-9"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-9" id="__codelineno-13-9" name="__codelineno-13-9"></a><span class="w">  </span><span class="cm">/* in ixgbe_tx_map */</span>
</span><span id="__span-13-10"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-10" id="__codelineno-13-10" name="__codelineno-13-10"></a><span class="w">  </span><span class="n">dma</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">dma_map_single</span><span class="p">(</span><span class="n">tx_ring</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span><span class="w"> </span><span class="n">skb</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">,</span><span class="w"> </span><span class="n">size</span><span class="p">,</span><span class="w"> </span><span class="n">DMA_TO_DEVICE</span><span class="p">);</span>
</span><span id="__span-13-11"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-11" id="__codelineno-13-11" name="__codelineno-13-11"></a>
</span><span id="__span-13-12"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-12" id="__codelineno-13-12" name="__codelineno-13-12"></a><span class="w">  </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">frag</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">&amp;</span><span class="n">skb_shinfo</span><span class="p">(</span><span class="n">skb</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">frags</span><span class="p">[</span><span class="mi">0</span><span class="p">];;</span><span class="w"> </span><span class="n">frag</span><span class="o">++</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-13-13"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-13" id="__codelineno-13-13" name="__codelineno-13-13"></a><span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">dma_mapping_error</span><span class="p">(</span><span class="n">tx_ring</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span><span class="w"> </span><span class="n">dma</span><span class="p">))</span>
</span><span id="__span-13-14"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-14" id="__codelineno-13-14" name="__codelineno-13-14"></a><span class="w">      </span><span class="k">goto</span><span class="w"> </span><span class="n">dma_error</span><span class="p">;</span>
</span><span id="__span-13-15"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-15" id="__codelineno-13-15" name="__codelineno-13-15"></a>
</span><span id="__span-13-16"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-16" id="__codelineno-13-16" name="__codelineno-13-16"></a><span class="w">    </span><span class="cm">/* record length, and DMA address */</span>
</span><span id="__span-13-17"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-17" id="__codelineno-13-17" name="__codelineno-13-17"></a><span class="w">    </span><span class="n">dma_unmap_len_set</span><span class="p">(</span><span class="n">tx_buffer</span><span class="p">,</span><span class="w"> </span><span class="n">len</span><span class="p">,</span><span class="w"> </span><span class="n">size</span><span class="p">);</span>
</span><span id="__span-13-18"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-18" id="__codelineno-13-18" name="__codelineno-13-18"></a><span class="w">    </span><span class="n">dma_unmap_addr_set</span><span class="p">(</span><span class="n">tx_buffer</span><span class="p">,</span><span class="w"> </span><span class="n">dma</span><span class="p">,</span><span class="w"> </span><span class="n">dma</span><span class="p">);</span>
</span><span id="__span-13-19"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-19" id="__codelineno-13-19" name="__codelineno-13-19"></a>
</span><span id="__span-13-20"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-20" id="__codelineno-13-20" name="__codelineno-13-20"></a><span class="w">    </span><span class="n">tx_desc</span><span class="o">-&gt;</span><span class="n">read</span><span class="p">.</span><span class="n">buffer_addr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">cpu_to_le64</span><span class="p">(</span><span class="n">dma</span><span class="p">);</span>
</span><span id="__span-13-21"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-21" id="__codelineno-13-21" name="__codelineno-13-21"></a>
</span><span id="__span-13-22"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-22" id="__codelineno-13-22" name="__codelineno-13-22"></a><span class="w">    </span><span class="k">while</span><span class="w"> </span><span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">size</span><span class="w"> </span><span class="o">&gt;</span><span class="w"> </span><span class="n">IXGBE_MAX_DATA_PER_TXD</span><span class="p">))</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-13-23"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-23" id="__codelineno-13-23" name="__codelineno-13-23"></a><span class="w">      </span><span class="n">tx_desc</span><span class="o">-&gt;</span><span class="n">read</span><span class="p">.</span><span class="n">cmd_type_len</span><span class="w"> </span><span class="o">=</span>
</span><span id="__span-13-24"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-24" id="__codelineno-13-24" name="__codelineno-13-24"></a><span class="w">        </span><span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">cmd_type</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">IXGBE_MAX_DATA_PER_TXD</span><span class="p">);</span>
</span><span id="__span-13-25"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-25" id="__codelineno-13-25" name="__codelineno-13-25"></a>
</span><span id="__span-13-26"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-26" id="__codelineno-13-26" name="__codelineno-13-26"></a><span class="w">      </span><span class="n">i</span><span class="o">++</span><span class="p">;</span>
</span><span id="__span-13-27"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-27" id="__codelineno-13-27" name="__codelineno-13-27"></a><span class="w">      </span><span class="n">tx_desc</span><span class="o">++</span><span class="p">;</span>
</span><span id="__span-13-28"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-28" id="__codelineno-13-28" name="__codelineno-13-28"></a><span class="w">      </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">i</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">tx_ring</span><span class="o">-&gt;</span><span class="n">count</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-13-29"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-29" id="__codelineno-13-29" name="__codelineno-13-29"></a><span class="w">        </span><span class="n">tx_desc</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">IXGBE_TX_DESC</span><span class="p">(</span><span class="n">tx_ring</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
</span><span id="__span-13-30"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-30" id="__codelineno-13-30" name="__codelineno-13-30"></a><span class="w">        </span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
</span><span id="__span-13-31"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-31" id="__codelineno-13-31" name="__codelineno-13-31"></a><span class="w">      </span><span class="p">}</span>
</span><span id="__span-13-32"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-32" id="__codelineno-13-32" name="__codelineno-13-32"></a><span class="w">      </span><span class="n">tx_desc</span><span class="o">-&gt;</span><span class="n">read</span><span class="p">.</span><span class="n">olinfo_status</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
</span><span id="__span-13-33"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-33" id="__codelineno-13-33" name="__codelineno-13-33"></a>
</span><span id="__span-13-34"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-34" id="__codelineno-13-34" name="__codelineno-13-34"></a><span class="w">      </span><span class="n">dma</span><span class="w"> </span><span class="o">+=</span><span class="w"> </span><span class="n">IXGBE_MAX_DATA_PER_TXD</span><span class="p">;</span>
</span><span id="__span-13-35"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-35" id="__codelineno-13-35" name="__codelineno-13-35"></a><span class="w">      </span><span class="n">size</span><span class="w"> </span><span class="o">-=</span><span class="w"> </span><span class="n">IXGBE_MAX_DATA_PER_TXD</span><span class="p">;</span>
</span><span id="__span-13-36"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-36" id="__codelineno-13-36" name="__codelineno-13-36"></a>
</span><span id="__span-13-37"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-37" id="__codelineno-13-37" name="__codelineno-13-37"></a><span class="w">      </span><span class="n">tx_desc</span><span class="o">-&gt;</span><span class="n">read</span><span class="p">.</span><span class="n">buffer_addr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">cpu_to_le64</span><span class="p">(</span><span class="n">dma</span><span class="p">);</span>
</span><span id="__span-13-38"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-38" id="__codelineno-13-38" name="__codelineno-13-38"></a><span class="w">    </span><span class="p">}</span>
</span><span id="__span-13-39"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-39" id="__codelineno-13-39" name="__codelineno-13-39"></a>
</span><span id="__span-13-40"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-40" id="__codelineno-13-40" name="__codelineno-13-40"></a><span class="w">    </span><span class="n">tx_desc</span><span class="o">-&gt;</span><span class="n">read</span><span class="p">.</span><span class="n">cmd_type_len</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">cmd_type</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">size</span><span class="p">);</span>
</span><span id="__span-13-41"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-41" id="__codelineno-13-41" name="__codelineno-13-41"></a>
</span><span id="__span-13-42"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-42" id="__codelineno-13-42" name="__codelineno-13-42"></a><span class="w">    </span><span class="n">i</span><span class="o">++</span><span class="p">;</span>
</span><span id="__span-13-43"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-43" id="__codelineno-13-43" name="__codelineno-13-43"></a><span class="w">    </span><span class="n">tx_desc</span><span class="o">++</span><span class="p">;</span>
</span><span id="__span-13-44"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-44" id="__codelineno-13-44" name="__codelineno-13-44"></a><span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">i</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">tx_ring</span><span class="o">-&gt;</span><span class="n">count</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-13-45"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-45" id="__codelineno-13-45" name="__codelineno-13-45"></a><span class="w">      </span><span class="n">tx_desc</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">IXGBE_TX_DESC</span><span class="p">(</span><span class="n">tx_ring</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
</span><span id="__span-13-46"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-46" id="__codelineno-13-46" name="__codelineno-13-46"></a><span class="w">      </span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
</span><span id="__span-13-47"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-47" id="__codelineno-13-47" name="__codelineno-13-47"></a><span class="w">    </span><span class="p">}</span>
</span><span id="__span-13-48"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-48" id="__codelineno-13-48" name="__codelineno-13-48"></a><span class="w">    </span><span class="n">tx_desc</span><span class="o">-&gt;</span><span class="n">read</span><span class="p">.</span><span class="n">olinfo_status</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
</span><span id="__span-13-49"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-49" id="__codelineno-13-49" name="__codelineno-13-49"></a>
</span><span id="__span-13-50"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-50" id="__codelineno-13-50" name="__codelineno-13-50"></a><span class="w">    </span><span class="n">size</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">skb_frag_size</span><span class="p">(</span><span class="n">frag</span><span class="p">);</span>
</span><span id="__span-13-51"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-51" id="__codelineno-13-51" name="__codelineno-13-51"></a><span class="w">    </span><span class="n">data_len</span><span class="w"> </span><span class="o">-=</span><span class="w"> </span><span class="n">size</span><span class="p">;</span>
</span><span id="__span-13-52"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-52" id="__codelineno-13-52" name="__codelineno-13-52"></a>
</span><span id="__span-13-53"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-53" id="__codelineno-13-53" name="__codelineno-13-53"></a><span class="w">    </span><span class="n">dma</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">skb_frag_dma_map</span><span class="p">(</span><span class="n">tx_ring</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span><span class="w"> </span><span class="n">frag</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="n">size</span><span class="p">,</span>
</span><span id="__span-13-54"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-54" id="__codelineno-13-54" name="__codelineno-13-54"></a><span class="w">               </span><span class="n">DMA_TO_DEVICE</span><span class="p">);</span>
</span><span id="__span-13-55"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-55" id="__codelineno-13-55" name="__codelineno-13-55"></a>
</span><span id="__span-13-56"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-56" id="__codelineno-13-56" name="__codelineno-13-56"></a><span class="w">    </span><span class="n">tx_buffer</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">&amp;</span><span class="n">tx_ring</span><span class="o">-&gt;</span><span class="n">tx_buffer_info</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
</span><span id="__span-13-57"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-57" id="__codelineno-13-57" name="__codelineno-13-57"></a><span class="w">  </span><span class="p">}</span>
</span><span id="__span-13-58"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-58" id="__codelineno-13-58" name="__codelineno-13-58"></a>
</span><span id="__span-13-59"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-59" id="__codelineno-13-59" name="__codelineno-13-59"></a><span class="w">  </span><span class="n">i</span><span class="o">++</span><span class="p">;</span>
</span><span id="__span-13-60"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-60" id="__codelineno-13-60" name="__codelineno-13-60"></a><span class="w">  </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">i</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">tx_ring</span><span class="o">-&gt;</span><span class="n">count</span><span class="p">)</span>
</span><span id="__span-13-61"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-61" id="__codelineno-13-61" name="__codelineno-13-61"></a><span class="w">    </span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
</span><span id="__span-13-62"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-62" id="__codelineno-13-62" name="__codelineno-13-62"></a>
</span><span id="__span-13-63"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-63" id="__codelineno-13-63" name="__codelineno-13-63"></a><span class="w">  </span><span class="n">tx_ring</span><span class="o">-&gt;</span><span class="n">next_to_use</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">i</span><span class="p">;</span>
</span><span id="__span-13-64"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-64" id="__codelineno-13-64" name="__codelineno-13-64"></a>
</span><span id="__span-13-65"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-65" id="__codelineno-13-65" name="__codelineno-13-65"></a><span class="w">  </span><span class="n">ixgbe_maybe_stop_tx</span><span class="p">(</span><span class="n">tx_ring</span><span class="p">,</span><span class="w"> </span><span class="n">DESC_NEEDED</span><span class="p">);</span>
</span><span id="__span-13-66"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-66" id="__codelineno-13-66" name="__codelineno-13-66"></a>
</span><span id="__span-13-67"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-67" id="__codelineno-13-67" name="__codelineno-13-67"></a><span class="w">  </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">netif_xmit_stopped</span><span class="p">(</span><span class="n">txring_txq</span><span class="p">(</span><span class="n">tx_ring</span><span class="p">))</span><span class="w"> </span><span class="o">||</span><span class="w"> </span><span class="o">!</span><span class="n">netdev_xmit_more</span><span class="p">())</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-13-68"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-68" id="__codelineno-13-68" name="__codelineno-13-68"></a><span class="w">    </span><span class="n">writel</span><span class="p">(</span><span class="n">i</span><span class="p">,</span><span class="w"> </span><span class="n">tx_ring</span><span class="o">-&gt;</span><span class="n">tail</span><span class="p">);</span>
</span><span id="__span-13-69"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-69" id="__codelineno-13-69" name="__codelineno-13-69"></a><span class="w">  </span><span class="p">}</span>
</span><span id="__span-13-70"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-13-70" id="__codelineno-13-70" name="__codelineno-13-70"></a><span class="p">}</span>
</span></code></pre></div>
<p>这一段代码的思路是，对于 skb 的每个 frag，尝试填入 Descriptor，如果发现填不下，就填多个，直到填完位置，最后更新 tail 指针，让硬件开始发送。</p>
<h4 id="_8"><a class="toclink" href="../../networking/2023/03/22/hardware-queue-interface/#_8">小结</a></h4>
<p>在了解 AXI DMA 的工作原理的基础上，Intel 82599 的队列其实也不复杂，只不过直接采取了以 Descriptor 数组作为循环队列的方式，并且这里归属于硬件的 Descriptor 空间其实是 [Head, Tail) 左闭右开区间的形式（AXI DMA 是链表的头和尾，都属于硬件），这样就可以用 Head == Tail 来表示空队列，当然了，队列也永远会差一项才能满（除非额外记录队列中合法元素个数）。最后贴一张 Intel 82599 Datasheet 中的图片来帮助理解：</p>
<p><img alt="" src="/images/82599_queue.png"/></p>
<h3 id="connectx-4"><a class="toclink" href="../../networking/2023/03/22/hardware-queue-interface/#connectx-4">ConnectX-4</a></h3>
<p>接下来看看 ConnectX-4 是如何设计它的各个队列的。首先，它有 Work Queue，用于发送数据（Send Queue）和准备接收数据的缓冲区（Receive Queue），然后硬件处理 Work Queue 中的 Entry 后，就会把结果写入到 Completion Queue，并且通过 Event Queue 通知 CPU。</p>
<p>文档：<a href="https://network.nvidia.com/files/doc-2020/ethernet-adapters-programming-manual.pdf">https://network.nvidia.com/files/doc-2020/ethernet-adapters-programming-manual.pdf</a></p>
<h4 id="work-queue"><a class="toclink" href="../../networking/2023/03/22/hardware-queue-interface/#work-queue">Work Queue</a></h4>
<p>Work Queue 和前面 Intel 82599 的设计很像，也是一个 Descriptor 的数组的形式，只不过 Work Queue Entry 是不定长的，支持不同的 Entry Format，例如 Send WQE、Receive WQE 和 Shared Receive WQE。</p>
<p>驱动初始化的时候，创建好 Work Queue：</p>
<div class="language-c highlight"><pre><span></span><code><span id="__span-14-1"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-14-1" id="__codelineno-14-1" name="__codelineno-14-1"></a><span class="k">static</span><span class="w"> </span><span class="kt">int</span><span class="w"> </span><span class="nf">mlx5e_open_queues</span><span class="p">(</span><span class="k">struct</span><span class="w"> </span><span class="nc">mlx5e_channel</span><span class="w"> </span><span class="o">*</span><span class="n">c</span><span class="p">,</span>
</span><span id="__span-14-2"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-14-2" id="__codelineno-14-2" name="__codelineno-14-2"></a><span class="w">           </span><span class="k">struct</span><span class="w"> </span><span class="nc">mlx5e_params</span><span class="w"> </span><span class="o">*</span><span class="n">params</span><span class="p">,</span>
</span><span id="__span-14-3"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-14-3" id="__codelineno-14-3" name="__codelineno-14-3"></a><span class="w">           </span><span class="k">struct</span><span class="w"> </span><span class="nc">mlx5e_channel_param</span><span class="w"> </span><span class="o">*</span><span class="n">cparam</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-14-4"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-14-4" id="__codelineno-14-4" name="__codelineno-14-4"></a><span class="w">  </span><span class="n">err</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">mlx5e_open_sqs</span><span class="p">(</span><span class="n">c</span><span class="p">,</span><span class="w"> </span><span class="n">params</span><span class="p">,</span><span class="w"> </span><span class="n">cparam</span><span class="p">);</span>
</span><span id="__span-14-5"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-14-5" id="__codelineno-14-5" name="__codelineno-14-5"></a>
</span><span id="__span-14-6"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-14-6" id="__codelineno-14-6" name="__codelineno-14-6"></a><span class="w">  </span><span class="n">err</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">mlx5e_open_rxq_rq</span><span class="p">(</span><span class="n">c</span><span class="p">,</span><span class="w"> </span><span class="n">params</span><span class="p">,</span><span class="w"> </span><span class="o">&amp;</span><span class="n">cparam</span><span class="o">-&gt;</span><span class="n">rq</span><span class="p">);</span>
</span><span id="__span-14-7"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-14-7" id="__codelineno-14-7" name="__codelineno-14-7"></a><span class="p">}</span>
</span></code></pre></div>
<p>之后，和 Intel 82599 类似，发送的时候就向 Send Queue 插入 Entry，然后更新 Doorbell 让硬件开始发送；为了接收，先分配好缓冲区，初始化 Receive Queue，更新 Doorbell 让硬件开始接收数据。</p>
<h4 id="completion-queue"><a class="toclink" href="../../networking/2023/03/22/hardware-queue-interface/#completion-queue">Completion Queue</a></h4>
<p>和 Intel 82599 不同的是，这里表示项目完成是通过 Completion Queue 完成的，也就是说，硬件会向 Completion Queue 插入一项，来表示对应的 Work Queue Entry 完成情况。这样的设计下，Work Queue 完全由软件写入，Completion Queue 完全由硬件写入，不像前面 AXI DMA 和 Intel 82599 那样硬件会更新 Descriptor 里面的状态位。Completion Queue 也有两个 Counter，相当于队列的头和尾指针：Producer Counter 记录了硬件写入的 Completion Queue Entry（CQE）数量，Consumer Counter 记录了软件已经处理了的 CQE 数量。在这里有一个比较有意思的设计：</p>
<div class="language-c highlight"><pre><span></span><code><span id="__span-15-1"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-15-1" id="__codelineno-15-1" name="__codelineno-15-1"></a><span class="n">ownership</span><span class="w"> </span><span class="nf">cqe_ownership</span><span class="p">(</span><span class="n">cqe</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-15-2"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-15-2" id="__codelineno-15-2" name="__codelineno-15-2"></a><span class="w">  </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">cqe</span><span class="p">.</span><span class="n">owner</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="p">((</span><span class="n">consumer_counter</span><span class="w"> </span><span class="o">&gt;&gt;</span><span class="w"> </span><span class="n">log2_cq_size</span><span class="p">)</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="mi">1</span><span class="p">))</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-15-3"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-15-3" id="__codelineno-15-3" name="__codelineno-15-3"></a><span class="w">    </span><span class="k">return</span><span class="w"> </span><span class="n">SW</span><span class="w"> </span><span class="n">ownership</span>
</span><span id="__span-15-4"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-15-4" id="__codelineno-15-4" name="__codelineno-15-4"></a><span class="w">  </span><span class="p">}</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-15-5"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-15-5" id="__codelineno-15-5" name="__codelineno-15-5"></a><span class="w">    </span><span class="k">return</span><span class="w"> </span><span class="n">HW</span><span class="w"> </span><span class="n">ownership</span>
</span><span id="__span-15-6"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-15-6" id="__codelineno-15-6" name="__codelineno-15-6"></a><span class="w">  </span><span class="p">}</span>
</span><span id="__span-15-7"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-15-7" id="__codelineno-15-7" name="__codelineno-15-7"></a><span class="p">}</span>
</span></code></pre></div>
<p>可以看到，它根据 consumer_counter 的当前值的高位（mask 掉 CQ 大小对应的 bits）与 CQE 的 owner 字段进行比对，如果相等，就认为是属于软件；否则则是属于硬件。软件在轮询的时候，只有遇到 SW ownership 的 CQE 才会处理，否则就忽略。乍一看，这个设计挺奇怪的，因为溢出的问题，<code>((consumer_counter &gt;&gt; log2_cq_size) &amp; 1)</code> 每次溢出就会取反，所以相应的 ownership 的对应关系也会取反。回想一下，之前 AXI DMA 的做法，接收的时候，软件设置一个状态位，硬件完成接收以后，也设置一个状态位，软件完成处理以后，再恢复状态位为可以接收的状态，这样来回操作比较麻烦。在 ConnectX-4 的这种设计下，硬件只需要在填 CQE 的时候，toggle 一下 owner 位即可，软件不需要修改内容，只需要修改 consumer_counter。</p>
<p>这样看可能比较迷糊，来拆解一下整个过程。首先是 AXI DMA 的接收队列的 Descriptor 的处理：</p>
<ol>
<li>软件设置 status = 0 表示这个 Descriptor 可以接收</li>
<li>硬件设置 status |= COMPLETED</li>
<li>软件读取 status 发现 COMPLETED，处理数据，然后重新设置 status = 0</li>
</ol>
<p>可以看到，Descriptor 的内容是软件和硬件来回修改。ConnectX-4 的设计下，软件不需要对 CQE 做任何修改：</p>
<ol>
<li>初始情况下，owner = 1 和 consumer_counter = 0，对应 HW owner，所以软件不会认为是合法的 CQE</li>
<li>硬件开始向 CQ 插入 CQE，此时 owner ^=1 变为 0，对应 SW owner，所以软件可以开始读取并处理 CQE</li>
<li>硬件不断插入，出现了第一次溢出，软件跟着处理，也第一次溢出了，此时 <code>((consumer_counter &gt;&gt; log2_cq_size) &amp; 1) = 1</code>，此时 1 对应 SW owner，0 对应 HW owner。当硬件插入 CQE 以后，owner 才从 0（HW owner）又变回 1（SW owner），软件就知道，可以继续读取并处理 CQE</li>
<li>这个过程继续下去，owner 的含义不断翻转</li>
</ol>
<p>可以看到，整个过程软件不需要写入 CQE 的内容，只需要不断轮询并更新 consumer_counter。硬件实现也很简单，不断地对 owner 进行异或，就实现了通知软件的功能。这就类似于，每当 counter 溢出的时候，就自动“清空”所有 CQE 的“valid”位，然后硬件再设置“valid = 1”。硬件只需要保证 producer_counter 不会追上 consumer_counter 就可以了，硬件也不需要去读取 CQE 的内容来判断软件是否处理完成。这个方式还是比较有意思的。</p>
<div class="language-c highlight"><pre><span></span><code><span id="__span-16-1"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-16-1" id="__codelineno-16-1" name="__codelineno-16-1"></a><span class="k">static</span><span class="w"> </span><span class="kt">void</span><span class="w"> </span><span class="o">*</span><span class="nf">get_sw_cqe</span><span class="p">(</span><span class="k">struct</span><span class="w"> </span><span class="nc">mlx5_ib_cq</span><span class="w"> </span><span class="o">*</span><span class="n">cq</span><span class="p">,</span><span class="w"> </span><span class="kt">int</span><span class="w"> </span><span class="n">n</span><span class="p">)</span>
</span><span id="__span-16-2"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-16-2" id="__codelineno-16-2" name="__codelineno-16-2"></a><span class="p">{</span>
</span><span id="__span-16-3"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-16-3" id="__codelineno-16-3" name="__codelineno-16-3"></a><span class="w">  </span><span class="kt">void</span><span class="w"> </span><span class="o">*</span><span class="n">cqe</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">get_cqe</span><span class="p">(</span><span class="n">cq</span><span class="p">,</span><span class="w"> </span><span class="n">n</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">cq</span><span class="o">-&gt;</span><span class="n">ibcq</span><span class="p">.</span><span class="n">cqe</span><span class="p">);</span>
</span><span id="__span-16-4"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-16-4" id="__codelineno-16-4" name="__codelineno-16-4"></a><span class="w">  </span><span class="k">struct</span><span class="w"> </span><span class="nc">mlx5_cqe64</span><span class="w"> </span><span class="o">*</span><span class="n">cqe64</span><span class="p">;</span>
</span><span id="__span-16-5"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-16-5" id="__codelineno-16-5" name="__codelineno-16-5"></a>
</span><span id="__span-16-6"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-16-6" id="__codelineno-16-6" name="__codelineno-16-6"></a><span class="w">  </span><span class="n">cqe64</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">cq</span><span class="o">-&gt;</span><span class="n">mcq</span><span class="p">.</span><span class="n">cqe_sz</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mi">64</span><span class="p">)</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">cqe</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">cqe</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mi">64</span><span class="p">;</span>
</span><span id="__span-16-7"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-16-7" id="__codelineno-16-7" name="__codelineno-16-7"></a>
</span><span id="__span-16-8"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-16-8" id="__codelineno-16-8" name="__codelineno-16-8"></a><span class="w">  </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">get_cqe_opcode</span><span class="p">(</span><span class="n">cqe64</span><span class="p">)</span><span class="w"> </span><span class="o">!=</span><span class="w"> </span><span class="n">MLX5_CQE_INVALID</span><span class="p">)</span><span class="w"> </span><span class="o">&amp;&amp;</span>
</span><span id="__span-16-9"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-16-9" id="__codelineno-16-9" name="__codelineno-16-9"></a><span class="w">      </span><span class="o">!</span><span class="p">((</span><span class="n">cqe64</span><span class="o">-&gt;</span><span class="n">op_own</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">MLX5_CQE_OWNER_MASK</span><span class="p">)</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="o">!!</span><span class="p">(</span><span class="n">n</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="p">(</span><span class="n">cq</span><span class="o">-&gt;</span><span class="n">ibcq</span><span class="p">.</span><span class="n">cqe</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mi">1</span><span class="p">))))</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-16-10"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-16-10" id="__codelineno-16-10" name="__codelineno-16-10"></a><span class="w">    </span><span class="k">return</span><span class="w"> </span><span class="n">cqe</span><span class="p">;</span>
</span><span id="__span-16-11"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-16-11" id="__codelineno-16-11" name="__codelineno-16-11"></a><span class="w">  </span><span class="p">}</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-16-12"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-16-12" id="__codelineno-16-12" name="__codelineno-16-12"></a><span class="w">    </span><span class="k">return</span><span class="w"> </span><span class="nb">NULL</span><span class="p">;</span>
</span><span id="__span-16-13"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-16-13" id="__codelineno-16-13" name="__codelineno-16-13"></a><span class="w">  </span><span class="p">}</span>
</span><span id="__span-16-14"><a href="../../networking/2023/03/22/hardware-queue-interface/#__codelineno-16-14" id="__codelineno-16-14" name="__codelineno-16-14"></a><span class="p">}</span>
</span></code></pre></div>
<p>实际上，写这篇博客就是因为有同学看到了 CQE 的 owner 的奇怪设定，我才来研究的这个问题。我就是为了这点醋，才包的这顿饺子，前面做了一大堆的引入。</p>
<h3 id="chatgpt"><a class="toclink" href="../../networking/2023/03/22/hardware-queue-interface/#chatgpt">ChatGPT 时间</a></h3>
<p>问：What does network driver do to send/receive network packets to/from NIC?</p>
<p>答：A network driver is a software component that allows the operating system to communicate with the network interface card (NIC) and send and receive network packets. The NIC is a hardware device that connects a computer to a network and enables it to communicate with other devices on that network.</p>
<p>When the computer wants to send a network packet, the operating system hands the packet off to the network driver, which then converts it into a format that the NIC can understand. The network driver also sets the appropriate control bits and headers in the packet to ensure that it is correctly transmitted over the network.</p>
<p>When a network packet is received by the NIC, the network driver intercepts it and passes it on to the operating system. The network driver then verifies the packet's integrity, checks if it is destined for the local machine, and if so, hands it over to the appropriate application.</p>
<p>In summary, the network driver acts as a bridge between the operating system and the NIC, enabling the computer to send and receive network packets over the network.</p>
<p>问：Can you give me a detailed description? e.g. the ring buffer and notification mechanism</p>
<p>答：Sure, I can provide a more detailed description of how network drivers use ring buffers and notification mechanisms to send and receive network packets.</p>
<p>A ring buffer is a circular buffer that is used by the network driver to store incoming and outgoing network packets. The buffer is divided into multiple sections or "rings," each of which can hold one or more packets. The ring buffer is used to manage the flow of data between the network driver and the NIC.</p>
<p>When a packet is received by the NIC, it is stored in the receive ring buffer. The network driver then reads the packet from the ring buffer, processes it, and hands it over to the appropriate application.</p>
<p>When the computer wants to send a packet, the network driver first checks if there is space available in the transmit ring buffer. If there is, it writes the packet to the next available slot in the buffer and sets the appropriate control bits and headers.</p>
<p>The network driver then uses a notification mechanism to inform the NIC that there is data available in the transmit ring buffer. This notification mechanism can take different forms, depending on the specific hardware and driver implementation. For example, it might involve writing to a specific memory location or sending an interrupt signal to the NIC.</p>
<p>注：没听说过给 NIC 发送中断。</p>
<p>When the NIC receives the notification, it reads the packet from the transmit ring buffer and sends it over the network.</p>
<p>The ring buffer and notification mechanisms are critical components of network drivers because they enable efficient communication between the operating system and the NIC. By using a circular buffer, the driver can handle multiple packets at once and avoid the need for expensive memory allocations or deallocations. The notification mechanism allows the driver to inform the NIC of data availability without constantly polling the buffer, which would waste CPU cycles and reduce system performance.</p>
<p>注：这里说反了，应该是告诉网卡驱动有数据可用。</p>
<p>问：Can you take Xilinx AXI DMA for example?</p>
<p>答：Sure, let me provide an example of how the Xilinx AXI DMA uses a ring buffer and notification mechanism to send and receive network packets.</p>
<p>The Xilinx AXI DMA is a DMA controller that is commonly used in embedded systems to handle data transfers between a host processor and peripherals, including network interfaces. The AXI DMA uses a scatter-gather DMA engine, which means it can transfer data between non-contiguous memory regions.</p>
<p>In the context of network communication, the AXI DMA is typically used to transfer packets between the network interface card and the host memory. The AXI DMA driver sets up a ring buffer in host memory that is used to store incoming and outgoing packets.</p>
<p>When a packet is received by the NIC, it is stored in a receive ring buffer that is allocated in the host memory. The AXI DMA driver sets up the receive ring buffer and configures the AXI DMA to use it as the destination for incoming packets.</p>
<p>To enable the notification mechanism, the AXI DMA driver configures the AXI DMA to generate an interrupt when a packet is received and stored in the receive ring buffer. The interrupt is sent to the host processor, which then reads the packet from the receive ring buffer and processes it.</p>
<p>When the host processor wants to send a packet, it writes the packet data to a transmit ring buffer that is also allocated in host memory. The AXI DMA driver sets up the transmit ring buffer and configures the AXI DMA to use it as the source for outgoing packets.</p>
<p>To enable the notification mechanism for outgoing packets, the AXI DMA driver configures the AXI DMA to generate an interrupt when the transmit ring buffer is empty and ready to accept a new packet. This interrupt is sent to the host processor, which then writes the next packet to the transmit ring buffer.</p>
<p>The AXI DMA driver manages the ring buffers and interrupt handling to ensure that incoming and outgoing packets are processed efficiently and without data loss.</p>
<p>In summary, the Xilinx AXI DMA uses a ring buffer and notification mechanism to enable efficient transfer of network packets between the NIC and the host memory. The ring buffer is used to manage the flow of incoming and outgoing packets, while the notification mechanism enables the DMA engine to inform the host processor when new data is available or when the buffer is ready to accept new data.</p>
<p>问：How about Intel 82599? What's the difference between Intel 82599 and AXI DMA?</p>
<p>答：The Intel 82599 is a high-performance Ethernet controller that is commonly used in data center and cloud computing environments. Like the AXI DMA, the Intel 82599 also uses a ring buffer and notification mechanism to send and receive network packets.</p>
<p>However, there are some key differences between the Intel 82599 and the AXI DMA. The most significant difference is that the Intel 82599 is a hardware-based Ethernet controller, while the AXI DMA is a DMA controller that is typically used in embedded systems.</p>
<p>As a hardware-based Ethernet controller, the Intel 82599 is optimized for high-speed data transfer and advanced networking features. It includes hardware offloading capabilities that can offload tasks such as TCP/IP checksum calculation, packet segmentation, and packet filtering from the host CPU. This offloading reduces the CPU load and improves overall system performance.</p>
<p>The Intel 82599 uses multiple receive and transmit ring buffers to support parallel data processing and enable high-speed data transfer. The receive ring buffers are used to store incoming packets, while the transmit ring buffers are used to store outgoing packets.</p>
<p>The notification mechanism used by the Intel 82599 is called Interrupt Moderation. This mechanism is used to reduce the number of interrupts generated by the Ethernet controller and improve system efficiency. Interrupt Moderation groups multiple network packets together and generates a single interrupt to notify the host CPU that the packets are ready to be processed.</p>
<p>In summary, the Intel 82599 and the AXI DMA both use ring buffers and notification mechanisms to transfer network packets, but they differ in their design and application. The Intel 82599 is a high-performance Ethernet controller that is optimized for data center and cloud computing environments, while the AXI DMA is a DMA controller that is typically used in embedded systems. The Intel 82599 includes advanced networking features such as hardware offloading and Interrupt Moderation, which improve system performance and efficiency.</p>
<nav class="md-post__action">
<a href="../../networking/2023/03/22/hardware-queue-interface/">
        继续阅读
      </a>
</nav>
</div>
</article>
<article class="md-post md-post--excerpt">
<header class="md-post__header">
<div class="md-post__meta md-meta">
<ul class="md-meta__list">
<li class="md-meta__item">
<time datetime="2023-03-20 00:00:00">2023年3月20日</time></li>
<li class="md-meta__item">
            分类于
            
              <a class="md-meta__link" href="../../category/hardware/">hardware</a></li>
<li class="md-meta__item">
            
              需要 10 分钟阅读时间
            
          </li>
</ul>
</div>
</header>
<div class="md-post__content md-typeset">
<h2 id="80211"><a class="toclink" href="../../hardware/2023/03/20/wireless-network/">802.11 学习</a></h2>
<p>本文的内容已经整合到<a href="/kb/networking/wlan.html">知识库</a>中。</p>
<h3 id="_1"><a class="toclink" href="../../hardware/2023/03/20/wireless-network/#_1">背景</a></h3>
<p>最近在学习 802.11，在博客上记录一下我的学习过程。</p>
<p>本文参考了 <a href="https://ieeexplore.ieee.org/document/654749">802.11-1997</a> 并使用了标准中的图片。</p>
<h3 id="mac"><a class="toclink" href="../../hardware/2023/03/20/wireless-network/#mac">MAC 层帧格式</a></h3>
<p>802.11 MAC 层的帧格式，如 802.11-1997 Figure 12：</p>
<p><img alt="" src="/images/80211_mac.png"/></p>
<p>前两个字节 Frame Control 的定义如 802.11-1997 Figure 13：</p>
<p><img alt="" src="/images/80211_frame_control.png"/></p>
<p>根据 Type 和 Subtype 字段决定了帧的类型，如管理（Management）帧，控制（Control）帧和数据（Data）帧。</p>
<p>无线路由器定期发送 Beacon frame，告诉客户端自己广播了哪些 SSID。客户端也可以主动发送 Probe Request frame 来询问有没有路由器有对应的 SSID，如果有，路由器回复一个 Probe Response frame。</p>
<h3 id="phy"><a class="toclink" href="../../hardware/2023/03/20/wireless-network/#phy">PHY</a></h3>
<p>802.11 支持很多种 PHY，常见的有 802.11 b/g/n/ac/ax。起名也很有意思：</p>
<ul>
<li>802.11b: High Rate，最高 11 Mbps</li>
<li>802.11g: Extended Rate，最高 54 Mbps</li>
<li>802.11n: High Throughput，最高 600 Mbps</li>
<li>802.11ac: Very High Throughput，最高 6933 Mbps</li>
<li>802.11ax: High Efficiency，最高 9608 Mbps</li>
</ul>
<h4 id="80211b"><a class="toclink" href="../../hardware/2023/03/20/wireless-network/#80211b">802.11b</a></h4>
<p>首先看 <a href="https://ieeexplore.ieee.org/document/972833">802.11b</a>，802.11b 是对 802.11 的补充，主要定义了第 18 章 <code>High Rate, direct sequence spread spectrum PHY specification</code>，缩写 HR-DSSS。</p>
<p>HR-DSSS 工作在 2.4 GHz 频段上，常用的是 13 个 channel，中心频率从 2412 MHz 到 2472 MHz 不等，呈等差数列，公差是 5 MHz。HR-DSSS 会占用 22MHz 的频谱，从中心频率减 11 MHz 到中心频率加 11 MHz，所以相邻 channel 会有干扰，见下图（取自 <a href="https://en.wikipedia.org/wiki/IEEE_802.11">Wikipedia</a>）</p>
<p><img alt="" src="/images/80211_channels.png"/></p>
<p>这就是为什么通常会把 2.4GHz 无线路由器的 channel 固定为 1、6 或 11。</p>
<p>那么，HR-DSSS 如何把数据调制为 2.4GHz 上的信号呢？HR-DSSS 支持不同的速率，例如 1、2、5.5 和 11 Mbps，这些二进制的数据需要按照一定的方法调制到 2.4 GHz 的载波上。</p>
<p>首先是最简单的情况，例如在 channel 1 上传输 1 Mbps 的数据，802.11 采用的是 DSSS 的方法。简单来说，对于输入的每个位，扩展成 11 个 bit，这样就得到了一个 11 MHz 的基带信号，然后再把基带信号通过 DBPSK 调制到 2412 MHz 的载波信号上。</p>
<p>这个扩展过程是这样的：如果数据位是 0，那就输出 10110111000（Barker 码）；如果数据位是 1，那就输出 01001000111。实际上就是把 1 位的信息重复了 11 次再发出去，看起来很浪费，但很好地解决了干扰的问题，即使传输中出现了错误，接受方也很容易从 11 位的数据中恢复出原来的数据。</p>
<p>2 Mbps 的传输方式类似，只不过每个 symbol 传输两位的数据，所以采用 DQPSK 的调制方法，频率保持不变，实现了两倍的数据传输速率。</p>
<p>5.5 Mbps 和 11 Mbps 则采用了其他方法。由于上面的 1 比 11 的转换比例太浪费了，所以为了提升速度，5.5 Mbps 和 11 Mbps 时采用的是 CCK 编码方式，具体来说，5.5 Mbps 的时候，输入的 4 个 bit 会映射为 8 个 chip，类似地 11 Mbps 的时候，输入的 8 个 bit 也映射到 8 个 chip。每个 chip 都是复数，采用 DQPSK 进行调制。</p>
<p>可以看到，整个过程都是在冗余：速率低的时候，就冗余很多份；速率高的时候，冗余就比较少。实际上，5.5 Mbps 和 11 Mbps 还可以采用可选的 PBCC 进行编码，下面摘抄了 <a href="https://rfmw.em.keysight.com/wireless/helpfiles/89600b/webhelp/subsystems/wlan-dsss/content/dsss_about_datamodfmt.htm">About Data Modulation Format (802.11b/g DSSS/CCK/PBCC)</a> 中 802.11b 不同速率和编码方式的表格：</p>
<table>
<thead>
<tr>
<th>Data Modulation Formats</th>
<th>Spread Sequence Code scheme</th>
<th>Data Rate(Mbps)</th>
<th>Symbol Rate(Msps)</th>
<th>Chip Rate (Mcps)</th>
<th>Bits per Symbol</th>
<th>Modulation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Barker 1</td>
<td>11 Chip Barker</td>
<td>1</td>
<td>1</td>
<td>11</td>
<td>1</td>
<td>DBPSK</td>
</tr>
<tr>
<td>Barker 2</td>
<td>11 Chip Barker</td>
<td>2</td>
<td>1</td>
<td>11</td>
<td>2</td>
<td>DQPSK</td>
</tr>
<tr>
<td>CCK 5.5</td>
<td>8 chip CCK</td>
<td>5.5</td>
<td>1.375</td>
<td>11</td>
<td>4</td>
<td>DQPSK</td>
</tr>
<tr>
<td>CCK 11</td>
<td>8 chip CCK</td>
<td>11</td>
<td>1.375</td>
<td>11</td>
<td>8</td>
<td>DQPSK</td>
</tr>
<tr>
<td>PBCC 5.5</td>
<td>PBCC</td>
<td>5.5</td>
<td>11</td>
<td>N/A</td>
<td>0.5</td>
<td>QPSK</td>
</tr>
<tr>
<td>PBCC 11</td>
<td>PBCC</td>
<td>11</td>
<td>11</td>
<td>N/A</td>
<td>1</td>
<td>QPSK</td>
</tr>
</tbody>
</table>
<h4 id="80211g"><a class="toclink" href="../../hardware/2023/03/20/wireless-network/#80211g">802.11g</a></h4>
<p><a href="https://ieeexplore.ieee.org/document/1210624">802.11g</a> 定义了第 19 章 <code>Extended Rate PHY specification</code>，也就是 ERP(Extended Rate PHY)，其主要采用的技术是 OFDM，连起来就是 ERP-OFDM，额外支持更多速率：6、9、12、18、24、36、48 和 54 Mbps。各种调制技术的速率对比：</p>
<ul>
<li>DSSS: 802.11 1/2 Mbps</li>
<li>CCK: 802.11b 5.5/11 Mbps</li>
<li>OFDM: 802.11g 6/9/12/18/24/36/48/54 Mbps</li>
<li>PBCC: 802.11b 5.5/11 Mbps, 802.11g 22/33 Mbps</li>
</ul>
<p>OFDM 的核心思想就是采用多个载波信号，这些载波信号的频率呈等差数列，同时保证各载波相互正交，这样就提高了数据传输速率。为了保证正交，相邻载波信号的频率的差要满足 <span class="arithmatex">\(\Delta{f} = k / T_U\)</span>，其中 k 是正整数，<span class="arithmatex">\(T_U\)</span> 是每个 symbol 的时间（引用 <a href="https://zh.wikipedia.org/zh-cn/%E6%AD%A3%E4%BA%A4%E9%A0%BB%E5%88%86%E5%A4%8D%E7%94%A8#%E6%AD%A3%E4%BA%A4">wikipedia</a>）。下面是 802.11 标准中的 OFDM PHY 的组成：</p>
<p><img alt="" src="/images/ofdm_circuit.png"/></p>
<p>图中的缩写：</p>
<ul>
<li>FEC: Forward Error Correction</li>
<li>IFFT/FFT: Inverse Fast Fourier Transform/Fast Fourier Transform</li>
<li>GI: Guard Interval</li>
<li>I/Q: In-phase/Quadrature</li>
<li>HPA: High Power Amplifier</li>
<li>LNA: Low Noise Amplifier</li>
<li>AGC: Automatic Gain Control</li>
<li>AFC: Automatic Frequency Control</li>
</ul>
<p>802.11g 的信号带宽是 20MHz，分成 52 个子载波，子载波的间距是 0.3125 MHz（20 MHz / 64，<span class="arithmatex">\(T_{FFT}=3.2 \mu s, \Delta{f} = 1 / T_{FFT}\)</span>），所以实际上只占了 <span class="arithmatex">\(0.3125 \textit{MHz} * 52 = 16.25 \textit{MHz}\)</span> 的频谱。其中 48 个用于传输数据，每个载波上可以采用不同的调制方法。54 Mbps 是怎么算的呢？802.11g 的 Symbol rate 是 250000 每秒（因为 <span class="arithmatex">\(T_{SYM} = 3.2 + 0.8 = 4 \mu s\)</span>），如果使用 64-QAM 调制，那么每个 symbol 对应 6 个 bit，然后使用纠错码，纠错的时候浪费了 1/4 的位，实际数据占 3/4，一共 48 个载波，那么数据速率就是 $ 48 * 250000 * 6 * 3/4 = 54 \textit{Mbps}$。</p>
<h4 id="80211n"><a class="toclink" href="../../hardware/2023/03/20/wireless-network/#80211n">802.11n</a></h4>
<p>802.11n 在 802.11g 的基础上添加了 MIMO，也就是可以用多个天线同时传输。</p>
<p>首先还是考虑单天线的情况，基本和 802.11g 相同，区别是采用了 52（<span class="arithmatex">\(N_{SD}\)</span>）个 OFDM 子载波用于传输数据，同时纠错码带来的浪费比例从 1/4 降到了 1/6，所以数据速率是 <span class="arithmatex">\(52 * 250000 * 6 * 5/6 = 65 \textit{Mbps}\)</span>。802.11n 还提供了 Short GI（Guard Interval）选项，把 GI 从 800 ns 降低到 400ns，使得每个 symbol 的时间可以从 <span class="arithmatex">\(3.2 + 0.8 = 4 \mu s\)</span> 降低到 <span class="arithmatex">\(3.2 + 0.4 = 3.6 \mu s\)</span>，此时的数据速率达到 <span class="arithmatex">\(52 * 1000000 / 3.6 * 6 * 5/6 = 72.2 \textit{Mbps}\)</span>。</p>
<p>除此之外，802.11n 还引入了 40 MHz 频宽的选项，以占用更多频谱为代价，换来可以用 108 个子载波来传输数据，此时数据速率可以达到 <span class="arithmatex">\(108 * 1000000 / 3.6 * 6 * 5 / 6 = 150 \textit{Mbps}\)</span>。</p>
<p>考虑多天线，如果同时两根天线传输数据，那么数据速率就是两倍，达到 <span class="arithmatex">\(300 \textit{Mbps}\)</span>；最高可以同时四根天线传输数据，所以数据速率最高理论值是 <span class="arithmatex">\(600 \textit{Mbps}\)</span>。</p>
<h4 id="80211ac"><a class="toclink" href="../../hardware/2023/03/20/wireless-network/#80211ac">802.11ac</a></h4>
<p>802.11ac 添加了 160 MHz 频宽的选项，可以提供 468 个子载波，调制方式从 64-QAM 提升到 256-QAM，同时最大可以有 8 根天线同时传输数据，最大数据速率是 <span class="arithmatex">\(468 * 1000000 / 3.6 * 8 * 5 / 6 * 8 = 6933.3 \textit{Mbps}\)</span>。</p>
<p>由此可见，提高无线网络的速率的方法就是提高上式的各个系数：</p>
<ul>
<li>子载波数量：增加频宽，或者在频宽一定的时候，留出更多的子载波用于数据，提升较大，但频率不能太宽</li>
<li>Symbol 时间：减少 Guard Interval，提升不大</li>
<li>QAM 位数：从 PSK 到 4-QAM 到 64-QAM 到 256-QAM，提升难度较大</li>
<li>纠错码开销：不会超过 1，难以提升</li>
<li>更多天线：从 1 到 4 到 8，未来到 16，逐步提升</li>
</ul>
<p>所以要进一步提升性能，主要从子载波数量、QAM 位数和 MIMO 数量上做文章。</p>
<h4 id="80211ax"><a class="toclink" href="../../hardware/2023/03/20/wireless-network/#80211ax">802.11ax</a></h4>
<p>802.11ax 可以提供 1960 个子载波（间距从 312.5 kHz 缩小到 78.125 kHz，<span class="arithmatex">\(\Delta{f} = 78.125 kHz, T_{FFT} = 1 / \Delta{f} = 12.8 \mu s\)</span>），调制方式从 256-QAM 提升到 1024-QAM，但是 <span class="arithmatex">\(T_{SYM}\)</span> 也提高到了 <span class="arithmatex">\(12.8 + 0.8 = 13.6 \mu s\)</span>，最大数据速率是 <span class="arithmatex">\(1960 * 1000000 / 13.6 * 10 * 5 / 6 * 8 = 9607.8 \textit{Mbps}\)</span>。</p>
<h4 id="ofdm"><a class="toclink" href="../../hardware/2023/03/20/wireless-network/#ofdm">OFDM 对比</a></h4>
<p>下面总结了使用 OFDM 的 PHY 的各项参数，其中 Data rate 的计算公式：<code>Subcarrier * 1000000 / T_{SYM} * Coding Rate * MIMO streams</code>。</p>
<table>
<thead>
<tr>
<th>Standard</th>
<th>Subcarrier</th>
<th>T_{SYM}</th>
<th>QAM bits</th>
<th>Coding Rate</th>
<th>MIMO streams</th>
<th>Data rate</th>
</tr>
</thead>
<tbody>
<tr>
<td>802.11g</td>
<td>48</td>
<td>4 us</td>
<td>6</td>
<td>3/4</td>
<td>1</td>
<td>54 Mbps</td>
</tr>
<tr>
<td>802.11n</td>
<td>108</td>
<td>3.6 us</td>
<td>6</td>
<td>5/6</td>
<td>4</td>
<td>600 Mbps</td>
</tr>
<tr>
<td>802.11ac</td>
<td>468</td>
<td>3.6 us</td>
<td>8</td>
<td>5/6</td>
<td>8</td>
<td>6933.3 Mbps</td>
</tr>
<tr>
<td>802.11ax</td>
<td>1960</td>
<td>13.6 us</td>
<td>10</td>
<td>5/6</td>
<td>8</td>
<td>9607.8 Mbps</td>
</tr>
</tbody>
</table>
<nav class="md-post__action">
<a href="../../hardware/2023/03/20/wireless-network/">
        继续阅读
      </a>
</nav>
</div>
</article>
<article class="md-post md-post--excerpt">
<header class="md-post__header">
<div class="md-post__meta md-meta">
<ul class="md-meta__list">
<li class="md-meta__item">
<time datetime="2023-03-19 00:00:00">2023年3月19日</time></li>
<li class="md-meta__item">
            分类于
            
              <a class="md-meta__link" href="../../category/hardware/">hardware</a></li>
<li class="md-meta__item">
            
              需要 2 分钟阅读时间
            
          </li>
</ul>
</div>
</header>
<div class="md-post__content md-typeset">
<h2 id="_1"><a class="toclink" href="../../hardware/2023/03/19/digital-modulation/">数字调制</a></h2>
<h3 id="_2"><a class="toclink" href="../../hardware/2023/03/19/digital-modulation/#_2">背景</a></h3>
<p>最近在学习 802.11，需要学习很多数字调制相关的知识，因此自学了一下通信原理。</p>
<h3 id="ask"><a class="toclink" href="../../hardware/2023/03/19/digital-modulation/#ask">ASK</a></h3>
<p>Amplitude-Shift Keying 调整载波信号的幅度</p>
<p><img alt="" src="/images/ask.png"/></p>
<h3 id="fsk"><a class="toclink" href="../../hardware/2023/03/19/digital-modulation/#fsk">FSK</a></h3>
<p>Frequency-Shift Keying 调整载波信号的频率</p>
<p><img alt="" src="/images/bfsk.png"/></p>
<h3 id="psk"><a class="toclink" href="../../hardware/2023/03/19/digital-modulation/#psk">PSK</a></h3>
<p>Phase-Shift Keying 调整载波信号的相位</p>
<p><img alt="" src="/images/bpsk.png"/></p>
<p>DPSK(Differential Phase-Shift Keying) 是在 PSK 的基础上，把相位的绝对值变成相位的差。例如 BPSK 传输 0 对应 0 度相位，传输 1 对应 180 度相位，那么 DBPSK 传输 0 时保持相位和上一个 symbol 一样，传输 1 时相位相对上一个 symbol 增加 180 度。</p>
<h3 id="qam"><a class="toclink" href="../../hardware/2023/03/19/digital-modulation/#qam">QAM</a></h3>
<p>Quadrature Amplitude Modulation 两个正交载波信号之和，调整两个信号的相位和幅度</p>
<h4 id="4-qam"><a class="toclink" href="../../hardware/2023/03/19/digital-modulation/#4-qam">4-QAM</a></h4>
<p>4-QAM 也等价于 4-PSK（Phase-Shift Keying），相当于调整一个载波信号的相位。</p>
<p><img alt="" src="/images/4qam.png"/></p>
<h4 id="16-qam"><a class="toclink" href="../../hardware/2023/03/19/digital-modulation/#16-qam">16-QAM</a></h4>
<p><img alt="" src="/images/16qam.png"/></p>
<nav class="md-post__action">
<a href="../../hardware/2023/03/19/digital-modulation/">
        继续阅读
      </a>
</nav>
</div>
</article>
<article class="md-post md-post--excerpt">
<header class="md-post__header">
<div class="md-post__meta md-meta">
<ul class="md-meta__list">
<li class="md-meta__item">
<time datetime="2023-02-26 00:00:00">2023年2月26日</time></li>
<li class="md-meta__item">
            分类于
            
              <a class="md-meta__link" href="../../category/hardware/">hardware</a></li>
<li class="md-meta__item">
            
              需要 5 分钟阅读时间
            
          </li>
</ul>
</div>
</header>
<div class="md-post__content md-typeset">
<h2 id="linux-netgear-a6210-usb"><a class="toclink" href="../../hardware/2023/02/26/netgear-a6210-linux-wifi-dongle/">在 Linux 上使用 Netgear A6210 USB 无线网卡</a></h2>
<h3 id="_1"><a class="toclink" href="../../hardware/2023/02/26/netgear-a6210-linux-wifi-dongle/#_1">背景</a></h3>
<p>最近要让一台 Linux 机器连接无线网，所以要买一个对 Linux 支持比较好的 USB 无线网卡。以前曾经用过一些 USB 无线网卡，但对 Linux 的支持大多不好，要么是需要 out of tree module，要么就忽然不能工作。因此前期的调研十分重要。</p>
<h3 id="usb"><a class="toclink" href="../../hardware/2023/02/26/netgear-a6210-linux-wifi-dongle/#usb">挑选 USB 无线网卡</a></h3>
<p>在调研的时候，发现了 <a href="https://github.com/morrownr/USB-WiFi">morrownr/USB-WiFi</a> 仓库，里面总结了一些 Linux 支持比较好的 USB 无线网卡，由于是外国人写的，所以里面很多型号在国内都买不到，但实际上 USB 无线网卡的芯片组一般就是那些，所以需要先确定芯片组，再根据芯片组找对应的 USB 无线网卡。</p>
<p>开发用于 USB 无线网卡的厂商常见的是：Mediatek（2011 年 MediaTek 收购了 Ralink）和 Realtek。国内直接买到的 USB 无线网卡大部分是 Realtek，但是 Realtek 的 Linux 驱动很长一段时间都是 out of tree 的状态，只有比较新的一些芯片组有内核支持，而 Mediatek 系列的芯片内核支持较好，缺点是比较贵。下面从上面的仓库里摘录了一些芯片组的 Linux 内核支持情况：</p>
<table>
<thead>
<tr>
<th>Chipset</th>
<th>Linux</th>
<th>Commit</th>
<th>802.11</th>
<th>USB</th>
<th>Bluetooth</th>
<th>Package</th>
<th>Links</th>
</tr>
</thead>
<tbody>
<tr>
<td>MT7601u</td>
<td>4.2+</td>
<td><a href="https://github.com/torvalds/linux/commit/c869f77d6abb5d5f9f2f1a661d5c53862a9cad34">mt7601u</a></td>
<td>b/g/n</td>
<td>2.0</td>
<td>N/A</td>
<td></td>
<td><a href="https://www.mediatek.cn/products/broadband-wifi/mt7601u">Official</a></td>
</tr>
<tr>
<td>MT7610u</td>
<td>4.19+</td>
<td><a href="https://github.com/torvalds/linux/commit/ff69c75ee5392320ab3a8dd01db46d3cd097eb46">mt76x0u</a></td>
<td>b/g/n/ac</td>
<td>2.0</td>
<td>N/A</td>
<td></td>
<td><a href="https://www.mediatek.cn/products/broadband-wifi/mt7610u">Official</a></td>
</tr>
<tr>
<td>MT7612u</td>
<td>4.19+</td>
<td><a href="https://github.com/torvalds/linux/commit/ee676cd5017c5f71b8aac1f2d1016ba0f6e4f348">mt76x2u</a></td>
<td>b/g/n/ac</td>
<td>3.0</td>
<td>4.0</td>
<td></td>
<td><a href="https://www.mediatek.cn/products/broadband-wifi/mt7612u">Official</a></td>
</tr>
<tr>
<td>MT7662u</td>
<td></td>
<td></td>
<td>b/g/n/ac</td>
<td>3.0</td>
<td>4.0</td>
<td></td>
<td><a href="https://www.mediatek.cn/products/broadband-wifi/mt7662u">Official</a></td>
</tr>
<tr>
<td>MT7921au</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MT7922u</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RTL8188eus</td>
<td>3.12+</td>
<td>rtl8188eu/r8188eu/<a href="https://github.com/torvalds/linux/commit/3dfb8e844fa30cceb4b810613e2c35f628eb3e70">rtl8xxxu</a> <a href="https://cateee.net/lkddb/web-lkddb/R8188EU.html">LKDDB</a></td>
<td>b/g/n</td>
<td>2.0</td>
<td>N/A</td>
<td>QFN-46</td>
<td><a href="https://www.realtek.com/en/products/communications-network-ics/item/rtl8188eus">Official</a></td>
</tr>
<tr>
<td>RTL8188gu</td>
<td>N/A</td>
<td><a href="https://github.com/McMCCRU/rtl8188gu">3rd party</a> <a href="https://patchwork.kernel.org/project/linux-wireless/patch/5a9a264d-a59b-0d91-04f0-e5b38e6aaea0@gmail.com/">patch</a></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RTL8723bu</td>
<td>4.6+</td>
<td><a href="https://github.com/torvalds/linux/commit/35a741febfae3cfc2a27d3b4935e255585ecfd81">rtl8xxxu</a> <a href="https://cateee.net/lkddb/web-lkddb/RTL8XXXU.html">LKDDB</a></td>
<td>b/g/n</td>
<td>2.0</td>
<td>4.0</td>
<td>QFN-56</td>
<td><a href="https://linux-hardware.org/?id=usb:0bda-b720">USB 0bda:b720</a>，<a href="https://www.realtek.com/en/products/communications-network-ics/item/rtl8723bu">Official</a></td>
</tr>
<tr>
<td>RTL8723du</td>
<td>6.2+</td>
<td><a href="https://github.com/torvalds/linux/commit/87caeef032fc3921bc866ad7becb6ed51aa8b27b">rtw88</a> <a href="https://cateee.net/lkddb/web-lkddb/RTW88_8723DU.html">LKDDB</a></td>
<td>b/g/n</td>
<td></td>
<td>4.2</td>
<td>QFN-48</td>
<td><a href="https://www.realtek.com/en/products/communications-network-ics/item/rtl8723du">Official</a></td>
</tr>
<tr>
<td>RTL8811au</td>
<td>N/A</td>
<td><a href="https://docs.alfa.com.tw/Support/Linux/RTL8811AU/">3rd party</a></td>
<td>b/g/n/ac</td>
<td>2.0</td>
<td>N/A</td>
<td>QFN-56</td>
<td><a href="https://www.realtek.com/en/products/communications-network-ics/item/rtl8811au">Official</a> <a href="https://datasheet.lcsc.com/lcsc/2205121200_Realtek-Semicon-RTL8811AU-CG_C3013607.pdf">Datasheet</a></td>
</tr>
<tr>
<td>RTL8821au</td>
<td>N/A</td>
<td></td>
<td>b/g/n/ac</td>
<td>2.0</td>
<td>4.0</td>
<td>QFN-56</td>
<td><a href="https://www.realtek.com/en/products/communications-network-ics/item/rtl8821au">Official</a></td>
</tr>
<tr>
<td>RTL8811cu</td>
<td>6.2+</td>
<td><a href="https://github.com/torvalds/linux/commit/aff5ffd718de23cb8603f2e229204670e2644334">rtw88</a> <a href="https://cateee.net/lkddb/web-lkddb/RTW88_8821CU.html">LKDDB</a></td>
<td>b/g/n/ac</td>
<td>2.0</td>
<td>N/A</td>
<td>QFN-56</td>
<td><a href="https://www.realtek.com/en/products/communications-network-ics/item/rtl8811cu">Official</a>，<a href="https://datasheet.lcsc.com/lcsc/2302141730_Realtek-Semicon-RTL8811CU-CG_C2687136.pdf">Datasheet</a></td>
</tr>
<tr>
<td>RTL8821cu</td>
<td>6.2+</td>
<td><a href="https://github.com/torvalds/linux/commit/aff5ffd718de23cb8603f2e229204670e2644334">rtw88</a> <a href="https://cateee.net/lkddb/web-lkddb/RTW88_8821CU.html">LKDDB</a></td>
<td>b/g/n/ac</td>
<td>2.0</td>
<td>4.2</td>
<td>QFN-56</td>
<td><a href="https://www.realtek.com/en/products/communications-network-ics/item/rtl8821cu">Official</a>，<a href="https://datasheet.lcsc.com/lcsc/2202211630_Realtek-Semicon-RTL8821CU-CG_C2761145.pdf">Datasheet</a></td>
</tr>
<tr>
<td>RTL8812au</td>
<td>N/A</td>
<td><a href="https://docs.alfa.com.tw/Support/Linux/RTL8812AU/">3rd party</a></td>
<td>b/g/n/ac</td>
<td>3.0</td>
<td>N/A</td>
<td>QFN-76</td>
<td><a href="https://www.realtek.com/en/products/communications-network-ics/item/rtl8812au">Official</a></td>
</tr>
<tr>
<td>RTL8812bu</td>
<td>6.2+</td>
<td><a href="https://github.com/torvalds/linux/commit/45794099f5e1d7abc5eb07e6eec7e1e5c6cb540d">rtw88</a> <a href="https://cateee.net/lkddb/web-lkddb/RTW88_8822BU.html">LKDDB</a></td>
<td>b/g/n/ac</td>
<td>3.0</td>
<td>N/A</td>
<td>TFBGA</td>
<td><a href="https://www.realtek.com/en/products/communications-network-ics/item/rtl8812bu">Official</a></td>
</tr>
<tr>
<td>RTL8822bu</td>
<td>6.2+</td>
<td><a href="https://github.com/torvalds/linux/commit/45794099f5e1d7abc5eb07e6eec7e1e5c6cb540d">rtw88</a> <a href="https://cateee.net/lkddb/web-lkddb/RTW88_8822BU.html">LKDDB</a></td>
<td>b/g/n/ac</td>
<td>3.0</td>
<td>4.1</td>
<td>TFBGA</td>
<td><a href="https://www.realtek.com/en/products/communications-network-ics/item/rtl8822bu">Official</a>，<a href="https://datasheet.lcsc.com/lcsc/2204071230_Realtek-Semicon-RTL8822BU-CG_C2803244.pdf">Datasheet</a></td>
</tr>
<tr>
<td>RTL8822cu</td>
<td>6.2+</td>
<td><a href="https://github.com/torvalds/linux/commit/07cef03b8d44dee7488de3d1585387e603c78676">rtw88</a> <a href="https://cateee.net/lkddb/web-lkddb/RTW88_8822CU.html">LKDDB</a></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RTL8814au</td>
<td>N/A</td>
<td><a href="https://docs.alfa.com.tw/Support/Linux/RTL8814AU/">3rd party</a></td>
<td>b/g/n/ac</td>
<td>3.0</td>
<td>N/A</td>
<td>QFN-128</td>
<td><a href="https://www.realtek.com/en/products/communications-network-ics/item/rtl8814au">Official</a></td>
</tr>
</tbody>
</table>
<p>可以观察到规律：Realtek 的产品型号中，881x 和 882x 有对应的关系，前者不带蓝牙，后者带。最后一位数字越大，则越新。</p>
<p>在内核源码中可以找到一些使用这个芯片组的 USB 无线网卡型号，但需要注意的是，有时候同样的型号，有 v1v2v3 之分，可能用的是不同的芯片组，购买前需要问清楚。</p>
<p>购买的时候，考虑芯片组的支持情况，Linux 内核版本等等因素，我最后购买了 Netgeat A6210 认证翻新版，使用芯片组 MT7612u，价格是 138 人民币。</p>
<h3 id="_2"><a class="toclink" href="../../hardware/2023/02/26/netgear-a6210-linux-wifi-dongle/#_2">使用</a></h3>
<p>使用的 Linux 内核版本是 5.10，插上 USB 无线网卡即可使用：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-0-1"><a href="../../hardware/2023/02/26/netgear-a6210-linux-wifi-dongle/#__codelineno-0-1" id="__codelineno-0-1" name="__codelineno-0-1"></a>$<span class="w"> </span>lsusb
</span><span id="__span-0-2"><a href="../../hardware/2023/02/26/netgear-a6210-linux-wifi-dongle/#__codelineno-0-2" id="__codelineno-0-2" name="__codelineno-0-2"></a>Bus<span class="w"> </span><span class="m">002</span><span class="w"> </span>Device<span class="w"> </span><span class="m">002</span>:<span class="w"> </span>ID<span class="w"> </span><span class="m">0846</span>:9053<span class="w"> </span>NetGear,<span class="w"> </span>Inc.<span class="w"> </span>A6210
</span></code></pre></div>
<p>在使用 iwd 的连接无线网的时候，还出现一个小插曲，就是 iwd 遇到很长的中文 SSID 时会崩溃，于是我进行了修复，并且发送给 iwd mailing list（<a href="https://lore.kernel.org/iwd/20230226062526.3115588-1-c@jia.je/T/#u">link</a>），并等待修复。原理很简单，一是打印十六进制字符的时候没有考虑符号，二是缺少了缓冲区溢出的检查。</p>
<h3 id="realtek-linux"><a class="toclink" href="../../hardware/2023/02/26/netgear-a6210-linux-wifi-dongle/#realtek-linux">Realtek 上游 Linux 内核驱动支持</a></h3>
<p>归功于 Sascha Hauer <a href="mailto:s.hauer@pengutronix.de">s.hauer@pengutronix.de</a> 老哥，最近 Linux 上游增加了不少对 realtek 网卡的支持，因此只要系统足够新，realtek 的网卡也值得考虑，如：</p>
<ul>
<li>RTL8723du: Linux 6.2+</li>
<li>RTL8811cu: Linux 6.2+</li>
<li>RTL8821cu: Linux 6.2+</li>
<li>RTL8812bu: Linux 6.2+</li>
<li>RTL8822bu: Linux 6.2+</li>
<li>RTL8822cu: Linux 6.2+</li>
</ul>
<p>RTL8188gu 也有正在 review 的 <a href="https://patchwork.kernel.org/project/linux-wireless/patch/5a9a264d-a59b-0d91-04f0-e5b38e6aaea0@gmail.com/">patch</a>。经过我的测试也是工作的。</p>
<nav class="md-post__action">
<a href="../../hardware/2023/02/26/netgear-a6210-linux-wifi-dongle/">
        继续阅读
      </a>
</nav>
</div>
</article>
<article class="md-post md-post--excerpt">
<header class="md-post__header">
<div class="md-post__meta md-meta">
<ul class="md-meta__list">
<li class="md-meta__item">
<time datetime="2023-02-12 00:00:00">2023年2月12日</time></li>
<li class="md-meta__item">
            分类于
            
              <a class="md-meta__link" href="../../category/networking/">networking</a></li>
<li class="md-meta__item">
            
              需要 7 分钟阅读时间
            
          </li>
</ul>
</div>
</header>
<div class="md-post__content md-typeset">
<h2 id="transport-layer-interface"><a class="toclink" href="../../networking/2023/02/12/transport-layer-interface/">Transport Layer Interface 考古</a></h2>
<h3 id="transport-layer-interface_1"><a class="toclink" href="../../networking/2023/02/12/transport-layer-interface/#transport-layer-interface_1">Transport Layer Interface</a></h3>
<p>现在网络编程主要采用的是 BSD Sockets API，但实际上当年还有另一套 API，就是 TLI（Transport Layer Interface），后来 BSD Sockets 胜出，进入了 POSIX 标准，TLI 后面也标准化为了 XTI，现在可以在部分 Unix 系统中找到。TLI/XTI 的使用方法和 Sockets API 有些类似，但是比较特别的一点在于，Sockets API 第一步是 <code>socket</code> 调用，传的参数就决定了这是 TCP 还是 UDP 还是其他什么协议，而 TLI 是通过打开不同的设备文件来进行区分：</p>
<div class="language-c highlight"><pre><span></span><code><span id="__span-0-1"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-0-1" id="__codelineno-0-1" name="__codelineno-0-1"></a><span class="kt">int</span><span class="w"> </span><span class="n">fd</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">t_open</span><span class="p">(</span><span class="s">"/dev/udp"</span><span class="p">,</span><span class="w"> </span><span class="n">O_RDWR</span><span class="p">,</span><span class="w"> </span><span class="nb">NULL</span><span class="p">);</span>
</span></code></pre></div>
<p>比如 TCP 就是 <code>/dev/tcp</code>，UDP 就是 <code>/dev/udp</code>，同理还有 <code>/dev/icmp</code> 等等。这颇有 Unix 的哲学：everything is a file。而 BSD Sockets API 则是有对应的系统调用，libc 基本不需要做什么事情。</p>
<p>沿着这个思路，既然 TLI 第一步是打开一个文件，难道后面的一系列的 bind、connect、send、recv 等操作也是对文件读写吗？是的！如果我们查看 illumos 的<a href="https://github.com/illumos/illumos-gate/blob/46f52c84cb830d1636c093bd5c2d83074aeaf21c/usr/src/lib/libnsl/nsl/_conn_util.c#L76-L82">源码</a>，会发现 <code>t_connect</code> 函数的核心实现是：</p>
<div class="language-c highlight"><pre><span></span><code><span id="__span-1-1"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-1-1" id="__codelineno-1-1" name="__codelineno-1-1"></a><span class="w">    </span><span class="n">creq</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="k">struct</span><span class="w"> </span><span class="nc">T_conn_req</span><span class="w"> </span><span class="o">*</span><span class="p">)</span><span class="n">ctlbufp</span><span class="o">-&gt;</span><span class="n">buf</span><span class="p">;</span>
</span><span id="__span-1-2"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-1-2" id="__codelineno-1-2" name="__codelineno-1-2"></a><span class="w">    </span><span class="n">creq</span><span class="o">-&gt;</span><span class="n">PRIM_type</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">T_CONN_REQ</span><span class="p">;</span>
</span><span id="__span-1-3"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-1-3" id="__codelineno-1-3" name="__codelineno-1-3"></a><span class="w">    </span><span class="n">creq</span><span class="o">-&gt;</span><span class="n">DEST_length</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">call</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">.</span><span class="n">len</span><span class="p">;</span>
</span><span id="__span-1-4"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-1-4" id="__codelineno-1-4" name="__codelineno-1-4"></a><span class="w">    </span><span class="n">creq</span><span class="o">-&gt;</span><span class="n">DEST_offset</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
</span><span id="__span-1-5"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-1-5" id="__codelineno-1-5" name="__codelineno-1-5"></a><span class="w">    </span><span class="n">creq</span><span class="o">-&gt;</span><span class="n">OPT_length</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">call</span><span class="o">-&gt;</span><span class="n">opt</span><span class="p">.</span><span class="n">len</span><span class="p">;</span>
</span><span id="__span-1-6"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-1-6" id="__codelineno-1-6" name="__codelineno-1-6"></a><span class="w">    </span><span class="n">creq</span><span class="o">-&gt;</span><span class="n">OPT_offset</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
</span><span id="__span-1-7"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-1-7" id="__codelineno-1-7" name="__codelineno-1-7"></a>
</span><span id="__span-1-8"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-1-8" id="__codelineno-1-8" name="__codelineno-1-8"></a><span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">putmsg</span><span class="p">(</span><span class="n">fd</span><span class="p">,</span><span class="w"> </span><span class="n">ctlbufp</span><span class="p">,</span>
</span><span id="__span-1-9"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-1-9" id="__codelineno-1-9" name="__codelineno-1-9"></a><span class="w">        </span><span class="p">(</span><span class="k">struct</span><span class="w"> </span><span class="nc">strbuf</span><span class="w"> </span><span class="o">*</span><span class="p">)(</span><span class="n">call</span><span class="o">-&gt;</span><span class="n">udata</span><span class="p">.</span><span class="n">len</span><span class="o">?</span><span class="w"> </span><span class="o">&amp;</span><span class="n">call</span><span class="o">-&gt;</span><span class="n">udata</span><span class="o">:</span><span class="w"> </span><span class="nb">NULL</span><span class="p">),</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-1-10"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-1-10" id="__codelineno-1-10" name="__codelineno-1-10"></a><span class="w">        </span><span class="n">t_errno</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">TSYSERR</span><span class="p">;</span>
</span><span id="__span-1-11"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-1-11" id="__codelineno-1-11" name="__codelineno-1-11"></a><span class="w">        </span><span class="k">return</span><span class="w"> </span><span class="p">(</span><span class="mi">-1</span><span class="p">);</span>
</span><span id="__span-1-12"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-1-12" id="__codelineno-1-12" name="__codelineno-1-12"></a><span class="w">    </span><span class="p">}</span>
</span></code></pre></div>
<p>可以看到，这段在 libnsl 中的代码构造了一个结构体 <code>struct T_conn_req</code>，然后通过 <code>putmsg</code> 系统调用发送出去。可以预想，内核那边虚拟了一个 <code>/dev/tcp</code> 设备，这个设备注册了 putmsg 的回调函数。在回调函数中，解析结构体的字段，然后执行相应的操作。用户调用 TLI 函数，然后 libnsl 负责把函数的参数封装成一个结构体，然后向 <code>t_open</code> 打开的设备文件发送结构体的内容。内核和 libnsl 约定好了结构体，然后不同的操作根据结构体的 <code>PRIM_type</code> 字段来区分。实际上，这个约定也是一个标准，叫做 TPI(Transport Provider Interface)。</p>
<h3 id="transport-provider-interface"><a class="toclink" href="../../networking/2023/02/12/transport-layer-interface/#transport-provider-interface">Transport Provider Interface</a></h3>
<p>TPI(Transport Provider Interface) 约定了内核和 libnsl 之间的接口。内核和用户态之间互相发送消息，有点像 HTTP，一个请求过去，一个响应回来。只不过请求是“connect”或者“accept”等等。相比 Sockets API，确实绕了很多，首先要封装到 struct 里面，然后通过统一的读写 syscall 进入到内核，再解析一遍 struct，再做实际的操作。如果直接 syscall 的话，内核实现会比较简单，只不过不“Unix”了。实际上，如过你阅读 Illumos 源码，它在解析 struct 以后，也会转而执行相应的 Sockets 处理函数，然后把返回值再封装成 TLI 的响应，发送给用户程序。</p>
<p>比较有意思的是，TPI 本身也是有状态的：Idle，Unbound，Data Transfer，等待 ACK 等等。所以如果你在 Solaris 上跑 netstat，会发现 UDP 也有状态（Idle/Unbound），那实际上不是 UDP 的状态，而是 TPI 的状态。正因此，我在维护 lsof 的时候，经常看到 TCP/TPI state，不明所以，才会研究 TPI 的历史，然后找到 TLI，才知道除了 Sockets 以外，还有一套 Unix 上的网络 API。有趣的是，TLI 是 System V 提供的，以前经常听到 System V ABI 的说法，却不知道 System V 是一个 Unix 操作系统，现在依然还可以在很多地方看到它的身影。</p>
<h3 id="_1"><a class="toclink" href="../../networking/2023/02/12/transport-layer-interface/#_1">参考资料</a></h3>
<ul>
<li><a href="https://pubs.opengroup.org/onlinepubs/9647699/toc.pdf">Networking Services (XNS)</a></li>
<li><a href="http://www.openss7.org/docs/tpi.pdf">Transport Provider Interface</a></li>
</ul>
<h3 id="chatgpt"><a class="toclink" href="../../networking/2023/02/12/transport-layer-interface/#chatgpt">ChatGPT</a></h3>
<p>问：What is Transport Layer Interface?</p>
<p>答：The Transport Layer Interface (TLI) is an application programming interface (API) that provides a standard interface for communication between an application program and the transport layer protocols of a network. It was originally developed by AT&amp;T for the Unix operating system and is now used in many other operating systems.</p>
<p>The TLI provides a set of functions that allow applications to communicate with the transport layer protocols, such as TCP and UDP, in a network-independent manner. Applications can use TLI to establish connections, send and receive data, and manage network resources.</p>
<p>One of the advantages of TLI is that it provides a layer of abstraction between the application and the transport layer protocols, which allows the application to be independent of the underlying network. This means that an application can be developed using TLI on one operating system and run on another operating system with different transport layer protocols.</p>
<p>However, TLI is an older interface and has largely been replaced by newer interfaces such as the sockets API, which is now the de facto standard for network programming.</p>
<p>问：What's the relationship between Transport Layer Interface and Transport Provider Interface?</p>
<p>答：The Transport Layer Interface (TLI) and Transport Provider Interface (TPI) are both application programming interfaces (APIs) that provide a standard way for applications to communicate with the transport layer protocols of a network. However, they are different interfaces that serve different purposes.</p>
<p>TLI is an API that was developed by AT&amp;T for the Unix operating system to provide a network-independent interface for applications to communicate with transport layer protocols such as TCP and UDP. It provides a set of functions that allow applications to establish connections, send and receive data, and manage network resources.</p>
<p>On the other hand, TPI is an API that was developed by the X/Open consortium to provide a standard interface for communication between the transport layer protocols and network drivers or hardware. It provides a set of functions that allow transport providers to interact with network drivers or hardware and handle network-specific issues such as congestion control, flow control, and error handling.</p>
<p>In other words, TLI is an interface for applications to communicate with the transport layer protocols, while TPI is an interface for transport providers to communicate with network drivers or hardware. The two interfaces are related in that TLI can be implemented using TPI, but they are distinct and serve different purposes in the network architecture.</p>
<p>问：Please write a UDP echo server in Transport Layer Interface</p>
<p>答：Sure, here is an example of a UDP echo server using the Transport Layer Interface (TLI) in C language:</p>
<div class="language-c highlight"><pre><span></span><code><span id="__span-2-1"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-1" id="__codelineno-2-1" name="__codelineno-2-1"></a><span class="cp">##include &lt;stdio.h&gt;</span>
</span><span id="__span-2-2"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-2" id="__codelineno-2-2" name="__codelineno-2-2"></a><span class="cp">##include &lt;stdlib.h&gt;</span>
</span><span id="__span-2-3"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-3" id="__codelineno-2-3" name="__codelineno-2-3"></a><span class="cp">##include &lt;unistd.h&gt;</span>
</span><span id="__span-2-4"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-4" id="__codelineno-2-4" name="__codelineno-2-4"></a><span class="cp">##include &lt;string.h&gt;</span>
</span><span id="__span-2-5"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-5" id="__codelineno-2-5" name="__codelineno-2-5"></a><span class="cp">##include &lt;sys/types.h&gt;</span>
</span><span id="__span-2-6"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-6" id="__codelineno-2-6" name="__codelineno-2-6"></a><span class="cp">##include &lt;sys/socket.h&gt;</span>
</span><span id="__span-2-7"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-7" id="__codelineno-2-7" name="__codelineno-2-7"></a><span class="cp">##include &lt;netinet/in.h&gt;</span>
</span><span id="__span-2-8"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-8" id="__codelineno-2-8" name="__codelineno-2-8"></a><span class="cp">##include &lt;netdb.h&gt;</span>
</span><span id="__span-2-9"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-9" id="__codelineno-2-9" name="__codelineno-2-9"></a><span class="cp">##include &lt;tiuser.h&gt;</span>
</span><span id="__span-2-10"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-10" id="__codelineno-2-10" name="__codelineno-2-10"></a>
</span><span id="__span-2-11"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-11" id="__codelineno-2-11" name="__codelineno-2-11"></a><span class="cp">##define BUFSIZE 1024</span>
</span><span id="__span-2-12"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-12" id="__codelineno-2-12" name="__codelineno-2-12"></a><span class="cp">##define SERVICE_NAME "echo"</span>
</span><span id="__span-2-13"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-13" id="__codelineno-2-13" name="__codelineno-2-13"></a>
</span><span id="__span-2-14"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-14" id="__codelineno-2-14" name="__codelineno-2-14"></a><span class="kt">int</span><span class="w"> </span><span class="nf">main</span><span class="p">(</span><span class="kt">int</span><span class="w"> </span><span class="n">argc</span><span class="p">,</span><span class="w"> </span><span class="kt">char</span><span class="w"> </span><span class="o">*</span><span class="n">argv</span><span class="p">[])</span>
</span><span id="__span-2-15"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-15" id="__codelineno-2-15" name="__codelineno-2-15"></a><span class="p">{</span>
</span><span id="__span-2-16"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-16" id="__codelineno-2-16" name="__codelineno-2-16"></a><span class="w">    </span><span class="kt">int</span><span class="w"> </span><span class="n">sockfd</span><span class="p">,</span><span class="w"> </span><span class="n">len</span><span class="p">,</span><span class="w"> </span><span class="n">n</span><span class="p">;</span>
</span><span id="__span-2-17"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-17" id="__codelineno-2-17" name="__codelineno-2-17"></a><span class="w">    </span><span class="k">struct</span><span class="w"> </span><span class="nc">t_call</span><span class="w"> </span><span class="n">call</span><span class="p">;</span>
</span><span id="__span-2-18"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-18" id="__codelineno-2-18" name="__codelineno-2-18"></a><span class="w">    </span><span class="k">struct</span><span class="w"> </span><span class="nc">t_unitdata</span><span class="w"> </span><span class="n">ud</span><span class="p">;</span>
</span><span id="__span-2-19"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-19" id="__codelineno-2-19" name="__codelineno-2-19"></a><span class="w">    </span><span class="k">struct</span><span class="w"> </span><span class="nc">t_uderr</span><span class="w"> </span><span class="n">uderr</span><span class="p">;</span>
</span><span id="__span-2-20"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-20" id="__codelineno-2-20" name="__codelineno-2-20"></a><span class="w">    </span><span class="k">struct</span><span class="w"> </span><span class="nc">netbuf</span><span class="w"> </span><span class="o">*</span><span class="n">recvbuf</span><span class="p">;</span>
</span><span id="__span-2-21"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-21" id="__codelineno-2-21" name="__codelineno-2-21"></a><span class="w">    </span><span class="kt">char</span><span class="w"> </span><span class="n">buf</span><span class="p">[</span><span class="n">BUFSIZE</span><span class="p">];</span>
</span><span id="__span-2-22"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-22" id="__codelineno-2-22" name="__codelineno-2-22"></a><span class="w">    </span><span class="k">struct</span><span class="w"> </span><span class="nc">sockaddr_in</span><span class="w"> </span><span class="n">servaddr</span><span class="p">,</span><span class="w"> </span><span class="n">cliaddr</span><span class="p">;</span>
</span><span id="__span-2-23"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-23" id="__codelineno-2-23" name="__codelineno-2-23"></a><span class="w">    </span><span class="k">struct</span><span class="w"> </span><span class="nc">hostent</span><span class="w"> </span><span class="o">*</span><span class="n">server</span><span class="p">;</span>
</span><span id="__span-2-24"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-24" id="__codelineno-2-24" name="__codelineno-2-24"></a><span class="w">    </span><span class="kt">int</span><span class="w"> </span><span class="n">portno</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">5001</span><span class="p">;</span><span class="w"> </span><span class="c1">// can be any available port number</span>
</span><span id="__span-2-25"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-25" id="__codelineno-2-25" name="__codelineno-2-25"></a>
</span><span id="__span-2-26"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-26" id="__codelineno-2-26" name="__codelineno-2-26"></a><span class="w">    </span><span class="c1">// create socket</span>
</span><span id="__span-2-27"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-27" id="__codelineno-2-27" name="__codelineno-2-27"></a><span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">((</span><span class="n">sockfd</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">t_open</span><span class="p">(</span><span class="s">"/dev/udp"</span><span class="p">,</span><span class="w"> </span><span class="n">O_RDWR</span><span class="p">,</span><span class="w"> </span><span class="nb">NULL</span><span class="p">))</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-2-28"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-28" id="__codelineno-2-28" name="__codelineno-2-28"></a><span class="w">        </span><span class="n">perror</span><span class="p">(</span><span class="s">"t_open"</span><span class="p">);</span>
</span><span id="__span-2-29"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-29" id="__codelineno-2-29" name="__codelineno-2-29"></a><span class="w">        </span><span class="n">exit</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
</span><span id="__span-2-30"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-30" id="__codelineno-2-30" name="__codelineno-2-30"></a><span class="w">    </span><span class="p">}</span>
</span><span id="__span-2-31"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-31" id="__codelineno-2-31" name="__codelineno-2-31"></a>
</span><span id="__span-2-32"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-32" id="__codelineno-2-32" name="__codelineno-2-32"></a><span class="w">    </span><span class="c1">// bind socket to port</span>
</span><span id="__span-2-33"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-33" id="__codelineno-2-33" name="__codelineno-2-33"></a><span class="w">    </span><span class="n">memset</span><span class="p">((</span><span class="kt">char</span><span class="w"> </span><span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">servaddr</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="k">sizeof</span><span class="p">(</span><span class="n">servaddr</span><span class="p">));</span>
</span><span id="__span-2-34"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-34" id="__codelineno-2-34" name="__codelineno-2-34"></a><span class="w">    </span><span class="n">servaddr</span><span class="p">.</span><span class="n">sin_family</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">AF_INET</span><span class="p">;</span>
</span><span id="__span-2-35"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-35" id="__codelineno-2-35" name="__codelineno-2-35"></a><span class="w">    </span><span class="n">servaddr</span><span class="p">.</span><span class="n">sin_addr</span><span class="p">.</span><span class="n">s_addr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">INADDR_ANY</span><span class="p">;</span>
</span><span id="__span-2-36"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-36" id="__codelineno-2-36" name="__codelineno-2-36"></a><span class="w">    </span><span class="n">servaddr</span><span class="p">.</span><span class="n">sin_port</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">htons</span><span class="p">(</span><span class="n">portno</span><span class="p">);</span>
</span><span id="__span-2-37"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-37" id="__codelineno-2-37" name="__codelineno-2-37"></a><span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">t_bind</span><span class="p">(</span><span class="n">sockfd</span><span class="p">,</span><span class="w"> </span><span class="nb">NULL</span><span class="p">,</span><span class="w"> </span><span class="nb">NULL</span><span class="p">)</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-2-38"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-38" id="__codelineno-2-38" name="__codelineno-2-38"></a><span class="w">        </span><span class="n">perror</span><span class="p">(</span><span class="s">"t_bind"</span><span class="p">);</span>
</span><span id="__span-2-39"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-39" id="__codelineno-2-39" name="__codelineno-2-39"></a><span class="w">        </span><span class="n">exit</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
</span><span id="__span-2-40"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-40" id="__codelineno-2-40" name="__codelineno-2-40"></a><span class="w">    </span><span class="p">}</span>
</span><span id="__span-2-41"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-41" id="__codelineno-2-41" name="__codelineno-2-41"></a>
</span><span id="__span-2-42"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-42" id="__codelineno-2-42" name="__codelineno-2-42"></a><span class="w">    </span><span class="c1">// listen for incoming requests</span>
</span><span id="__span-2-43"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-43" id="__codelineno-2-43" name="__codelineno-2-43"></a><span class="w">    </span><span class="k">while</span><span class="w"> </span><span class="p">(</span><span class="mi">1</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-2-44"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-44" id="__codelineno-2-44" name="__codelineno-2-44"></a><span class="w">        </span><span class="n">memset</span><span class="p">((</span><span class="kt">char</span><span class="w"> </span><span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">call</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="k">sizeof</span><span class="p">(</span><span class="n">call</span><span class="p">));</span>
</span><span id="__span-2-45"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-45" id="__codelineno-2-45" name="__codelineno-2-45"></a><span class="w">        </span><span class="n">memset</span><span class="p">((</span><span class="kt">char</span><span class="w"> </span><span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">cliaddr</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="k">sizeof</span><span class="p">(</span><span class="n">cliaddr</span><span class="p">));</span>
</span><span id="__span-2-46"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-46" id="__codelineno-2-46" name="__codelineno-2-46"></a><span class="w">        </span><span class="n">memset</span><span class="p">((</span><span class="kt">char</span><span class="w"> </span><span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">ud</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="k">sizeof</span><span class="p">(</span><span class="n">ud</span><span class="p">));</span>
</span><span id="__span-2-47"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-47" id="__codelineno-2-47" name="__codelineno-2-47"></a><span class="w">        </span><span class="n">call</span><span class="p">.</span><span class="n">addr</span><span class="p">.</span><span class="n">buf</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="kt">char</span><span class="w"> </span><span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">cliaddr</span><span class="p">;</span>
</span><span id="__span-2-48"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-48" id="__codelineno-2-48" name="__codelineno-2-48"></a><span class="w">        </span><span class="n">call</span><span class="p">.</span><span class="n">addr</span><span class="p">.</span><span class="n">maxlen</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">sizeof</span><span class="p">(</span><span class="n">cliaddr</span><span class="p">);</span>
</span><span id="__span-2-49"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-49" id="__codelineno-2-49" name="__codelineno-2-49"></a><span class="w">        </span><span class="n">call</span><span class="p">.</span><span class="n">addr</span><span class="p">.</span><span class="n">len</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
</span><span id="__span-2-50"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-50" id="__codelineno-2-50" name="__codelineno-2-50"></a><span class="w">        </span><span class="n">call</span><span class="p">.</span><span class="n">opt</span><span class="p">.</span><span class="n">len</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
</span><span id="__span-2-51"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-51" id="__codelineno-2-51" name="__codelineno-2-51"></a><span class="w">        </span><span class="n">call</span><span class="p">.</span><span class="n">udata</span><span class="p">.</span><span class="n">len</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
</span><span id="__span-2-52"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-52" id="__codelineno-2-52" name="__codelineno-2-52"></a>
</span><span id="__span-2-53"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-53" id="__codelineno-2-53" name="__codelineno-2-53"></a><span class="w">        </span><span class="c1">// receive message</span>
</span><span id="__span-2-54"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-54" id="__codelineno-2-54" name="__codelineno-2-54"></a><span class="w">        </span><span class="n">recvbuf</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="k">struct</span><span class="w"> </span><span class="nc">netbuf</span><span class="w"> </span><span class="o">*</span><span class="p">)</span><span class="n">t_alloc</span><span class="p">(</span><span class="n">sockfd</span><span class="p">,</span><span class="w"> </span><span class="n">T_UNITDATA</span><span class="p">,</span><span class="w"> </span><span class="n">T_ALL</span><span class="p">);</span>
</span><span id="__span-2-55"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-55" id="__codelineno-2-55" name="__codelineno-2-55"></a><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">t_rcvudata</span><span class="p">(</span><span class="n">sockfd</span><span class="p">,</span><span class="w"> </span><span class="n">recvbuf</span><span class="p">,</span><span class="w"> </span><span class="o">&amp;</span><span class="n">ud</span><span class="p">,</span><span class="w"> </span><span class="o">&amp;</span><span class="n">uderr</span><span class="p">)</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-2-56"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-56" id="__codelineno-2-56" name="__codelineno-2-56"></a><span class="w">            </span><span class="n">perror</span><span class="p">(</span><span class="s">"t_rcvudata"</span><span class="p">);</span>
</span><span id="__span-2-57"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-57" id="__codelineno-2-57" name="__codelineno-2-57"></a><span class="w">            </span><span class="n">exit</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
</span><span id="__span-2-58"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-58" id="__codelineno-2-58" name="__codelineno-2-58"></a><span class="w">        </span><span class="p">}</span>
</span><span id="__span-2-59"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-59" id="__codelineno-2-59" name="__codelineno-2-59"></a><span class="w">        </span><span class="n">memcpy</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span><span class="w"> </span><span class="n">recvbuf</span><span class="o">-&gt;</span><span class="n">buf</span><span class="p">,</span><span class="w"> </span><span class="n">recvbuf</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">);</span>
</span><span id="__span-2-60"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-60" id="__codelineno-2-60" name="__codelineno-2-60"></a><span class="w">        </span><span class="n">buf</span><span class="p">[</span><span class="n">recvbuf</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">'\0'</span><span class="p">;</span>
</span><span id="__span-2-61"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-61" id="__codelineno-2-61" name="__codelineno-2-61"></a><span class="w">        </span><span class="n">printf</span><span class="p">(</span><span class="s">"Received: %s</span><span class="se">\n</span><span class="s">"</span><span class="p">,</span><span class="w"> </span><span class="n">buf</span><span class="p">);</span>
</span><span id="__span-2-62"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-62" id="__codelineno-2-62" name="__codelineno-2-62"></a>
</span><span id="__span-2-63"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-63" id="__codelineno-2-63" name="__codelineno-2-63"></a><span class="w">        </span><span class="c1">// send message back to client</span>
</span><span id="__span-2-64"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-64" id="__codelineno-2-64" name="__codelineno-2-64"></a><span class="w">        </span><span class="n">ud</span><span class="p">.</span><span class="n">udata</span><span class="p">.</span><span class="n">buf</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">buf</span><span class="p">;</span>
</span><span id="__span-2-65"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-65" id="__codelineno-2-65" name="__codelineno-2-65"></a><span class="w">        </span><span class="n">ud</span><span class="p">.</span><span class="n">udata</span><span class="p">.</span><span class="n">len</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">recvbuf</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">;</span>
</span><span id="__span-2-66"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-66" id="__codelineno-2-66" name="__codelineno-2-66"></a><span class="w">        </span><span class="n">ud</span><span class="p">.</span><span class="n">addr</span><span class="p">.</span><span class="n">buf</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="kt">char</span><span class="w"> </span><span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">cliaddr</span><span class="p">;</span>
</span><span id="__span-2-67"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-67" id="__codelineno-2-67" name="__codelineno-2-67"></a><span class="w">        </span><span class="n">ud</span><span class="p">.</span><span class="n">addr</span><span class="p">.</span><span class="n">len</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">sizeof</span><span class="p">(</span><span class="n">cliaddr</span><span class="p">);</span>
</span><span id="__span-2-68"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-68" id="__codelineno-2-68" name="__codelineno-2-68"></a><span class="w">        </span><span class="n">ud</span><span class="p">.</span><span class="n">addr</span><span class="p">.</span><span class="n">maxlen</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">sizeof</span><span class="p">(</span><span class="n">cliaddr</span><span class="p">);</span>
</span><span id="__span-2-69"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-69" id="__codelineno-2-69" name="__codelineno-2-69"></a><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">t_sndudata</span><span class="p">(</span><span class="n">sockfd</span><span class="p">,</span><span class="w"> </span><span class="o">&amp;</span><span class="n">ud</span><span class="p">)</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-2-70"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-70" id="__codelineno-2-70" name="__codelineno-2-70"></a><span class="w">            </span><span class="n">perror</span><span class="p">(</span><span class="s">"t_sndudata"</span><span class="p">);</span>
</span><span id="__span-2-71"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-71" id="__codelineno-2-71" name="__codelineno-2-71"></a><span class="w">            </span><span class="n">exit</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
</span><span id="__span-2-72"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-72" id="__codelineno-2-72" name="__codelineno-2-72"></a><span class="w">        </span><span class="p">}</span>
</span><span id="__span-2-73"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-73" id="__codelineno-2-73" name="__codelineno-2-73"></a><span class="w">    </span><span class="p">}</span>
</span><span id="__span-2-74"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-74" id="__codelineno-2-74" name="__codelineno-2-74"></a><span class="w">    </span><span class="k">return</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
</span><span id="__span-2-75"><a href="../../networking/2023/02/12/transport-layer-interface/#__codelineno-2-75" id="__codelineno-2-75" name="__codelineno-2-75"></a><span class="p">}</span>
</span></code></pre></div>
<p>This UDP echo server listens on a specific port and waits for incoming messages from clients. When it receives a message, it sends the same message back to the client as a response. Note that this example assumes that the TLI library is already installed on your system, and the program is compiled with the appropriate TLI library flags.</p>
<nav class="md-post__action">
<a href="../../networking/2023/02/12/transport-layer-interface/">
        继续阅读
      </a>
</nav>
</div>
</article>
<article class="md-post md-post--excerpt">
<header class="md-post__header">
<div class="md-post__meta md-meta">
<ul class="md-meta__list">
<li class="md-meta__item">
<time datetime="2023-02-07 00:00:00">2023年2月7日</time></li>
<li class="md-meta__item">
            分类于
            
              <a class="md-meta__link" href="../../category/system/">system</a></li>
<li class="md-meta__item">
            
              需要 6 分钟阅读时间
            
          </li>
</ul>
</div>
</header>
<div class="md-post__content md-typeset">
<h2 id="openbsd-xonly"><a class="toclink" href="../../system/2023/02/07/openbsd-xonly/">OpenBSD xonly 实现原理</a></h2>
<h3 id="_1"><a class="toclink" href="../../system/2023/02/07/openbsd-xonly/#_1">背景</a></h3>
<p>最近看到 <a href="https://marc.info/?l=openbsd-tech&amp;m=167501519712725&amp;w=2">xonly status</a>，看到 OpenBSD 最近在实现 xonly，也就是让一些页只能执行，不能读不能写。以往类似的做法是 <code>W^X</code>，也就是可以执行的时候不能写，可以写的时候不能执行。显然，xonly 是更加严格的，连读都不可以。查了一下历史，<code>W^X</code> 最早也是在 OpenBSD 中实现的，说不定以后 xonly 也会被各个操作系统实现。</p>
<h3 id="amd64"><a class="toclink" href="../../system/2023/02/07/openbsd-xonly/#amd64">amd64 上的实现</a></h3>
<p>在 amd64 的页表中，决定执行/读/写权限的是（见 Intel 文档 <code>Table 4-20. Format of a Page-Table Entry that Maps a 4-KByte Page</code>）：</p>
<ul>
<li>Bit 1(R/W): <code>Read/write; if 0, writes may not be allowed to the 4-KByte page referenced by this entry (see Section 4.6)</code></li>
<li>Bit 63(XD): <code>If IA32_EFER.NXE = 1, execute-disable (if 1, instruction fetches are not allowed from the 4-KByte page controlled by this entry; see Section 4.6); otherwise, reserved (must be 0)</code></li>
</ul>
<p>可以看到，在这个定义下，可能出现的权限组合：</p>
<table>
<thead>
<tr>
<th></th>
<th>R</th>
<th>W</th>
<th>X</th>
</tr>
</thead>
<tbody>
<tr>
<td>R/W=0, NXE=0</td>
<td>Y</td>
<td>N</td>
<td>Y</td>
</tr>
<tr>
<td>R/W=1, NXE=0</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
</tr>
<tr>
<td>R/W=0, NXE=1, XD=0</td>
<td>Y</td>
<td>N</td>
<td>Y</td>
</tr>
<tr>
<td>R/W=1, NXE=1, XD=0</td>
<td>Y</td>
<td>Y</td>
<td>Y</td>
</tr>
<tr>
<td>R/W=0, NXE=1, XD=1</td>
<td>Y</td>
<td>N</td>
<td>N</td>
</tr>
<tr>
<td>R/W=1, NXE=1, XD=1</td>
<td>Y</td>
<td>Y</td>
<td>N</td>
</tr>
</tbody>
</table>
<p>需要注意的是，<code>IA32_EFER.NXE</code> 是全局的，而 <code>R/W</code> 和 <code>XD</code> 的粒度是页。可以看到，上面的所有组合中，都是可以读的。</p>
<p>那么，怎么实现 x-only 呢？OpenBSD 的实现方法是 Protection Keys。在比较新的 CPU 中，页表的 4 个位用来表示使用的 Protection Key 下标，一共有 16 个：</p>
<ul>
<li>Bits 62:59: <code>Protection key; if CR4.PKE = 1 or CR4.PKS = 1, this may control the page's access rights (see Section 4.6.2); otherwise, it is ignored and not used to control access rights.</code></li>
</ul>
<p>那么 CPU 在查页表的时候，如果 <code>CR4.PKE=1 or CR4.PKS=1</code>，就会根据这四个位去查找 PKRU 寄存器的取值。PKRU 是一个 32 位的寄存器，每两位对应一个 Protection Key，这两位表示是否允许读写：</p>
<div class="language-text highlight"><pre><span></span><code>The PKRU register (protection-key rights for user pages) is a 32-bit
register with the following format: for each i (0 ≤ i ≤ 15), PKRU[2i] is
the access-disable bit for protection key i (ADi); PKRU[2i+1] is the
write-disable bit for protection key i (WDi). The IA32_PKRS MSR has the
same format (bits 63:32 of the MSR are reserved and must be zero).
</code></pre></div>
<p>有了这个机制以后，就可以构造出 xonly 的页表项：</p>
<ul>
<li>R/W=0：不允许写</li>
<li>NXE=1, XD=0：允许执行</li>
<li>设置 62:59 位为一个 Key 编号，将对应的 PKRU 的两个位设为 1：不允许读，不允许写</li>
</ul>
<p>接下来看 OpenBSD 的<a href="https://github.com/openbsd/src/commit/e9e0c464329db9b56e1f2db65b0f536e53aa7e5f#diff-ab04285d8fd81f41887d9c9de2eb231be5e44c2d465f5c479943a1e21cf977ce">代码</a>：</p>
<p>首先，检测 CPU 是否支持 PKU 机制：</p>
<div class="language-cpp highlight"><pre><span></span><code><span id="__span-0-1"><a href="../../system/2023/02/07/openbsd-xonly/#__codelineno-0-1" id="__codelineno-0-1" name="__codelineno-0-1"></a><span class="cm">/*</span>
</span><span id="__span-0-2"><a href="../../system/2023/02/07/openbsd-xonly/#__codelineno-0-2" id="__codelineno-0-2" name="__codelineno-0-2"></a><span class="cm"> * If PKU is available, initialize PROT_EXEC entry correctly,</span>
</span><span id="__span-0-3"><a href="../../system/2023/02/07/openbsd-xonly/#__codelineno-0-3" id="__codelineno-0-3" name="__codelineno-0-3"></a><span class="cm"> * and enable the feature before it gets used</span>
</span><span id="__span-0-4"><a href="../../system/2023/02/07/openbsd-xonly/#__codelineno-0-4" id="__codelineno-0-4" name="__codelineno-0-4"></a><span class="cm"> * XXX Some Hypervisors forget to save/restore PKU</span>
</span><span id="__span-0-5"><a href="../../system/2023/02/07/openbsd-xonly/#__codelineno-0-5" id="__codelineno-0-5" name="__codelineno-0-5"></a><span class="cm"> */</span>
</span><span id="__span-0-6"><a href="../../system/2023/02/07/openbsd-xonly/#__codelineno-0-6" id="__codelineno-0-6" name="__codelineno-0-6"></a><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">cpuid_level</span><span class="w"> </span><span class="o">&gt;=</span><span class="w"> </span><span class="mh">0x7</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-0-7"><a href="../../system/2023/02/07/openbsd-xonly/#__codelineno-0-7" id="__codelineno-0-7" name="__codelineno-0-7"></a><span class="w">    </span><span class="kt">uint32_t</span><span class="w"> </span><span class="n">ecx</span><span class="p">,</span><span class="w"> </span><span class="n">dummy</span><span class="p">;</span>
</span><span id="__span-0-8"><a href="../../system/2023/02/07/openbsd-xonly/#__codelineno-0-8" id="__codelineno-0-8" name="__codelineno-0-8"></a><span class="w">    </span><span class="n">CPUID_LEAF</span><span class="p">(</span><span class="mh">0x7</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="n">dummy</span><span class="p">,</span><span class="w"> </span><span class="n">dummy</span><span class="p">,</span><span class="w"> </span><span class="n">ecx</span><span class="p">,</span><span class="w"> </span><span class="n">dummy</span><span class="p">);</span>
</span><span id="__span-0-9"><a href="../../system/2023/02/07/openbsd-xonly/#__codelineno-0-9" id="__codelineno-0-9" name="__codelineno-0-9"></a><span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">((</span><span class="n">ecx</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">SEFF0ECX_PKU</span><span class="p">)</span><span class="w"> </span><span class="o">&amp;&amp;</span>
</span><span id="__span-0-10"><a href="../../system/2023/02/07/openbsd-xonly/#__codelineno-0-10" id="__codelineno-0-10" name="__codelineno-0-10"></a><span class="w">        </span><span class="p">(</span><span class="n">cpu_ecxfeature</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">CPUIDECX_HV</span><span class="p">)</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-0-11"><a href="../../system/2023/02/07/openbsd-xonly/#__codelineno-0-11" id="__codelineno-0-11" name="__codelineno-0-11"></a><span class="w">        </span><span class="n">lcr4</span><span class="p">(</span><span class="n">rcr4</span><span class="p">()</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">CR4_PKE</span><span class="p">);</span>
</span><span id="__span-0-12"><a href="../../system/2023/02/07/openbsd-xonly/#__codelineno-0-12" id="__codelineno-0-12" name="__codelineno-0-12"></a><span class="w">        </span><span class="n">pg_xo</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">PG_XO</span><span class="p">;</span>
</span><span id="__span-0-13"><a href="../../system/2023/02/07/openbsd-xonly/#__codelineno-0-13" id="__codelineno-0-13" name="__codelineno-0-13"></a><span class="w">    </span><span class="p">}</span>
</span><span id="__span-0-14"><a href="../../system/2023/02/07/openbsd-xonly/#__codelineno-0-14" id="__codelineno-0-14" name="__codelineno-0-14"></a><span class="p">}</span>
</span></code></pre></div>
<p>其中 <code>PG_XO</code> 的值是 <code>0x0800000000000000UL</code>，也就是只有 bit 59 位 1，对应 Protection Key #1。OpenBSD 内核设置 PKRU 寄存器为 <code>0xfffffffc</code>，即只有 Protection Key #0 不修改权限，其他 Protection Key 都是禁止读写。剩下的代码就是维护 PKRU 寄存器的取值，然后把 xonly 的页的 Protection Key 都设为 1，否则设为 0。</p>
<p>但需要注意的是，PKRU 寄存器用户态也可以读写。Linux 把 PKRU 暴露给了<a href="https://www.kernel.org/doc/html/latest/core-api/protection-keys.html">用户态</a>，允许用户态来自己设置页表的 Protection Key。OpenBSD 的实现方法则是进内核以后，检查 PKRU 寄存器，如果值修改了，就 SIGABRT。这有一定的风险，如果攻击代码修改了 PKRU 寄存器的内容，是有可能读取本来 xonly 的页的内容的。</p>
<h3 id="powerpc64"><a class="toclink" href="../../system/2023/02/07/openbsd-xonly/#powerpc64">powerpc64 上的实现</a></h3>
<p>powerpc64 的实现方法和 amd64 类似，见 <a href="https://github.com/openbsd/src/commit/6bd9427e6879f79e0e2c1e03d8411439da5bb69">commit</a>。机制和 AMD64 很像，下面引用一段 PowerISA 文档：</p>
<div class="language-text highlight"><pre><span></span><code>The Virtual Page Class Key Protection mechanism provides the means to
assign virtual pages to one of 32 classes, and to modify data access
permissions for each class by modifying the Authority Mask Register
(AMR), shown in Figure 28, and to modify instruction access permissions
for each class by modifying the Instruction Authority Mask Register
(IAMR) shown in Figure 29.
</code></pre></div>
<p>对应如下代码：</p>
<div class="language-c highlight"><pre><span></span><code><span id="__span-1-1"><a href="../../system/2023/02/07/openbsd-xonly/#__codelineno-1-1" id="__codelineno-1-1" name="__codelineno-1-1"></a><span class="c1">// sys/arch/powerpc64/powerpc64/cpu.c</span>
</span><span id="__span-1-2"><a href="../../system/2023/02/07/openbsd-xonly/#__codelineno-1-2" id="__codelineno-1-2" name="__codelineno-1-2"></a><span class="w">    </span><span class="cm">/*</span>
</span><span id="__span-1-3"><a href="../../system/2023/02/07/openbsd-xonly/#__codelineno-1-3" id="__codelineno-1-3" name="__codelineno-1-3"></a><span class="cm">     * Set AMR to inhibit loads and stores for all virtual page</span>
</span><span id="__span-1-4"><a href="../../system/2023/02/07/openbsd-xonly/#__codelineno-1-4" id="__codelineno-1-4" name="__codelineno-1-4"></a><span class="cm">     * class keys, except for Key0 which is used for normal kernel</span>
</span><span id="__span-1-5"><a href="../../system/2023/02/07/openbsd-xonly/#__codelineno-1-5" id="__codelineno-1-5" name="__codelineno-1-5"></a><span class="cm">     * access.  This means we can pick any other key to implement</span>
</span><span id="__span-1-6"><a href="../../system/2023/02/07/openbsd-xonly/#__codelineno-1-6" id="__codelineno-1-6" name="__codelineno-1-6"></a><span class="cm">     * execute-only mappings.  But we pick Key1 since that allows</span>
</span><span id="__span-1-7"><a href="../../system/2023/02/07/openbsd-xonly/#__codelineno-1-7" id="__codelineno-1-7" name="__codelineno-1-7"></a><span class="cm">     * us to use the same bit in the PTE as was used to enable the</span>
</span><span id="__span-1-8"><a href="../../system/2023/02/07/openbsd-xonly/#__codelineno-1-8" id="__codelineno-1-8" name="__codelineno-1-8"></a><span class="cm">     * Data Access Compare mechanism on CPUs based on older</span>
</span><span id="__span-1-9"><a href="../../system/2023/02/07/openbsd-xonly/#__codelineno-1-9" id="__codelineno-1-9" name="__codelineno-1-9"></a><span class="cm">     * versions of the architecture (such as the PowerPC 970).</span>
</span><span id="__span-1-10"><a href="../../system/2023/02/07/openbsd-xonly/#__codelineno-1-10" id="__codelineno-1-10" name="__codelineno-1-10"></a><span class="cm">     *</span>
</span><span id="__span-1-11"><a href="../../system/2023/02/07/openbsd-xonly/#__codelineno-1-11" id="__codelineno-1-11" name="__codelineno-1-11"></a><span class="cm">     * Set UAMOR (and AMOR just to be safe) to zero to prevent</span>
</span><span id="__span-1-12"><a href="../../system/2023/02/07/openbsd-xonly/#__codelineno-1-12" id="__codelineno-1-12" name="__codelineno-1-12"></a><span class="cm">     * userland from modifying any bits in AMR.</span>
</span><span id="__span-1-13"><a href="../../system/2023/02/07/openbsd-xonly/#__codelineno-1-13" id="__codelineno-1-13" name="__codelineno-1-13"></a><span class="cm">     */</span>
</span><span id="__span-1-14"><a href="../../system/2023/02/07/openbsd-xonly/#__codelineno-1-14" id="__codelineno-1-14" name="__codelineno-1-14"></a><span class="w">    </span><span class="n">mtamr</span><span class="p">(</span><span class="mh">0x3fffffffffffffff</span><span class="p">);</span>
</span><span id="__span-1-15"><a href="../../system/2023/02/07/openbsd-xonly/#__codelineno-1-15" id="__codelineno-1-15" name="__codelineno-1-15"></a><span class="w">    </span><span class="n">mtuamor</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
</span><span id="__span-1-16"><a href="../../system/2023/02/07/openbsd-xonly/#__codelineno-1-16" id="__codelineno-1-16" name="__codelineno-1-16"></a><span class="w">    </span><span class="n">mtamor</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
</span><span id="__span-1-17"><a href="../../system/2023/02/07/openbsd-xonly/#__codelineno-1-17" id="__codelineno-1-17" name="__codelineno-1-17"></a><span class="w">    </span><span class="n">isync</span><span class="p">();</span>
</span></code></pre></div>
<p>可以看到方法是一样的，Key0 正常，其他 Key 禁止读写。额外地，PowerISA 还可以设置 Protection Key 禁止执行。并且通过设置 UAMOR 寄存器，用户态不可以修改 AMR 寄存器，这让 xonly 比 AMD64 上更为完备。</p>
<p>最后一步，就是修改 PTE 属性，指定 Key 即可：</p>
<div class="language-c highlight"><pre><span></span><code><span id="__span-2-1"><a href="../../system/2023/02/07/openbsd-xonly/#__codelineno-2-1" id="__codelineno-2-1" name="__codelineno-2-1"></a><span class="c1">// sys/arch/powerpc64/include/pte.h</span>
</span><span id="__span-2-2"><a href="../../system/2023/02/07/openbsd-xonly/#__codelineno-2-2" id="__codelineno-2-2" name="__codelineno-2-2"></a><span class="cp">##define PTE_AC         0x0000000000000200ULL</span>
</span><span id="__span-2-3"><a href="../../system/2023/02/07/openbsd-xonly/#__codelineno-2-3" id="__codelineno-2-3" name="__codelineno-2-3"></a><span class="c1">// sys/arch/powerpc64/powerpc64/pmap.c</span>
</span><span id="__span-2-4"><a href="../../system/2023/02/07/openbsd-xonly/#__codelineno-2-4" id="__codelineno-2-4" name="__codelineno-2-4"></a><span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">((</span><span class="n">prot</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="p">(</span><span class="n">PROT_READ</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PROT_WRITE</span><span class="p">))</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span>
</span><span id="__span-2-5"><a href="../../system/2023/02/07/openbsd-xonly/#__codelineno-2-5" id="__codelineno-2-5" name="__codelineno-2-5"></a><span class="w">        </span><span class="n">pte</span><span class="o">-&gt;</span><span class="n">pte_lo</span><span class="w"> </span><span class="o">|=</span><span class="w"> </span><span class="n">PTE_AC</span><span class="p">;</span>
</span></code></pre></div>
<h3 id="_2"><a class="toclink" href="../../system/2023/02/07/openbsd-xonly/#_2">其他指令集架构</a></h3>
<p>一些指令集架构的页表在设计的时候，就有独立的 R W X 权限位，于是不需要特殊的处理，直接把 mmap 的参数映射过去即可。</p>
<nav class="md-post__action">
<a href="../../system/2023/02/07/openbsd-xonly/">
        继续阅读
      </a>
</nav>
</div>
</article>
<nav class="md-pagination">
<a class="md-pagination__link" href="../..">1</a> <a class="md-pagination__link" href="../2/">2</a> <span class="md-pagination__current">3</span> <a class="md-pagination__link" href="../4/">4</a> <a class="md-pagination__link" href="../5/">5</a> <span class="md-pagination__dots">..</span> <a class="md-pagination__link" href="../36/">36</a>
</nav>
</div>
</div>
</div>
</main>
<footer class="md-footer">
<nav aria-label="页脚" class="md-footer__inner md-grid">
<a aria-label="下一页: 关于" class="md-footer__link md-footer__link--next" href="../../about/" rel="next">
<div class="md-footer__title">
<span class="md-footer__direction">
                下一页
              </span>
<div class="md-ellipsis">
                关于
              </div>
</div>
<div class="md-footer__button md-icon">
<svg viewbox="0 0 24 24" xmlns="http://www.w3.org/2000/svg"><path d="M4 11v2h12l-5.5 5.5 1.42 1.42L19.84 12l-7.92-7.92L10.5 5.5 16 11H4Z"></path></svg>
</div>
</a>
</nav>
<div class="md-footer-meta md-typeset">
<div class="md-footer-meta__inner md-grid">
<div class="md-copyright">
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" rel="noopener" target="_blank">
      Material for MkDocs
    </a>
</div>
<div class="md-social">
<a class="md-social__link" href="https://github.com/jiegec" rel="noopener" target="_blank" title="github.com">
<svg viewbox="0 0 496 512" xmlns="http://www.w3.org/2000/svg"><!--! Font Awesome Free 6.4.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M165.9 397.4c0 2-2.3 3.6-5.2 3.6-3.3.3-5.6-1.3-5.6-3.6 0-2 2.3-3.6 5.2-3.6 3-.3 5.6 1.3 5.6 3.6zm-31.1-4.5c-.7 2 1.3 4.3 4.3 4.9 2.6 1 5.6 0 6.2-2s-1.3-4.3-4.3-5.2c-2.6-.7-5.5.3-6.2 2.3zm44.2-1.7c-2.9.7-4.9 2.6-4.6 4.9.3 2 2.9 3.3 5.9 2.6 2.9-.7 4.9-2.6 4.6-4.6-.3-1.9-3-3.2-5.9-2.9zM244.8 8C106.1 8 0 113.3 0 252c0 110.9 69.8 205.8 169.5 239.2 12.8 2.3 17.3-5.6 17.3-12.1 0-6.2-.3-40.4-.3-61.4 0 0-70 15-84.7-29.8 0 0-11.4-29.1-27.8-36.6 0 0-22.9-15.7 1.6-15.4 0 0 24.9 2 38.6 25.8 21.9 38.6 58.6 27.5 72.9 20.9 2.3-16 8.8-27.1 16-33.7-55.9-6.2-112.3-14.3-112.3-110.5 0-27.5 7.6-41.3 23.6-58.9-2.6-6.5-11.1-33.3 2.6-67.9 20.9-6.5 69 27 69 27 20-5.6 41.5-8.5 62.8-8.5s42.8 2.9 62.8 8.5c0 0 48.1-33.6 69-27 13.7 34.7 5.2 61.4 2.6 67.9 16 17.7 25.8 31.5 25.8 58.9 0 96.5-58.9 104.2-114.8 110.5 9.2 7.9 17 22.9 17 46.4 0 33.7-.3 75.4-.3 83.6 0 6.5 4.6 14.4 17.3 12.1C428.2 457.8 496 362.9 496 252 496 113.3 383.5 8 244.8 8zM97.2 352.9c-1.3 1-1 3.3.7 5.2 1.6 1.6 3.9 2.3 5.2 1 1.3-1 1-3.3-.7-5.2-1.6-1.6-3.9-2.3-5.2-1zm-10.8-8.1c-.7 1.3.3 2.9 2.3 3.9 1.6 1 3.6.7 4.3-.7.7-1.3-.3-2.9-2.3-3.9-2-.6-3.6-.3-4.3.7zm32.4 35.6c-1.6 1.3-1 4.3 1.3 6.2 2.3 2.3 5.2 2.6 6.5 1 1.3-1.3.7-4.3-1.3-6.2-2.2-2.3-5.2-2.6-6.5-1zm-11.4-14.7c-1.6 1-1.6 3.6 0 5.9 1.6 2.3 4.3 3.3 5.6 2.3 1.6-1.3 1.6-3.9 0-6.2-1.4-2.3-4-3.3-5.6-2z"></path></svg>
</a>
</div>
</div>
</div>
</footer>
</div>
<div class="md-dialog" data-md-component="dialog">
<div class="md-dialog__inner md-typeset"></div>
</div>
<script id="__config" type="application/json">{"base": "../..", "features": ["navigation.tracking", "navigation.tabs", "navigation.tabs.sticky", "navigation.sections", "navigation.footer", "content.code.copy", "toc.follow", "toc.integrate"], "search": "../../assets/javascripts/workers/search.780af0f4.min.js", "translations": {"clipboard.copied": "\u5df2\u590d\u5236", "clipboard.copy": "\u590d\u5236", "search.result.more.one": "\u5728\u8be5\u9875\u4e0a\u8fd8\u6709 1 \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.more.other": "\u5728\u8be5\u9875\u4e0a\u8fd8\u6709 # \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.none": "\u6ca1\u6709\u627e\u5230\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.one": "\u627e\u5230 1 \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.other": "# \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.placeholder": "\u952e\u5165\u4ee5\u5f00\u59cb\u641c\u7d22", "search.result.term.missing": "\u7f3a\u5c11", "select.version": "\u9009\u62e9\u5f53\u524d\u7248\u672c"}}</script>
<script src="../../assets/javascripts/bundle.f11ae8b1.min.js"></script>
<script src="../../javascripts/mathjax.js"></script>
<script src="https://polyfill.io/v3/polyfill.min.js?features=es6"></script>
<script src="https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js"></script>
<script src="https://cdnjs.cloudflare.com/ajax/libs/wavedrom/3.1.0/skins/default.js"></script>
<script src="https://cdnjs.cloudflare.com/ajax/libs/wavedrom/3.1.0/wavedrom.min.js"></script>
<script>window.addEventListener('load', function() {WaveDrom.ProcessAll();});</script></body>
</html>