<h1 align="center">
🚀 RISC-V Reference SoC Tapeout Program  
</h1>

<p align="center">
<img src="asset/VSD_IITGN_SYNP_SCL-1024x576.png" alt="VSD IITGN SCL Logo" width="800" style="display:inline-block; margin:0 10px;"/>
</p>
<p align="center">
  <a href="https://riscv.org/">
    <img src="https://img.shields.io/badge/RISC--V-Open%20ISA-blue?style=flat-square&logo=risc-v" alt="RISC-V"/>
  </a>
  <a href="https://www.vlsisystemdesign.com/soc-labs/">
    <img src="https://img.shields.io/badge/VSD-Initiative-orange?style=flat-square" alt="VSD"/>
  </a>
  <a href="https://www.scl.gov.in/">
  <img src="https://img.shields.io/badge/SCL-Tapeout-blue?style=flat-square" alt="SCL"/>
</a>
<a href="#">
  <img src="https://img.shields.io/badge/Participants-3500%2B-orange?style=flat-square" alt="Participants"/>
</a>
<a href="http://opencircuitdesign.com/">
  <img src="https://img.shields.io/badge/Tools-Open--Source-green?style=flat-square" alt="Tools"/>
</a>
</p>


---

## 📖 About This Repository  

This repository documents my **20-week journey** through the **RISC-V Reference SoC Tapeout Program**, a national-level initiative organized by **IIT Gandhinagar (IITGN)** and **VLSI System Design (VSD)**.  

The program provides **hands-on training** in complete chip design — from **RTL design, synthesis, verification, and physical design, all the way to GDSII tapeout and silicon fabrication** — using industry-grade open source and Synopsys tools and the **SCL180nm PDK**.  

I will update this repo **week-by-week** with tasks, learnings, tool setups, and results.  

---

## 📅 Weekly Progress Tracker  

| Week | Focus Area | Repo Link | Status |
|------|------------|-----------|--------|
| 0 | Environment Setup & Tool Installation | [🔗 Week-0 Repo](./week00/README.md) | ✅ Completed |
| 1 | RTL Design, Simulation & Logic Synthesis | [🔗 Week-1 Repo](./week01/README.md) | 🔄 Ongoing |
| 2 | To Be Notified | [🔗 Week-2 Repo](./week02/README.md) | 🔜 Upcoming |
| 3 | To Be Notified | [🔗 Week-3 Repo](./week03/README.md) | 🔜 Upcoming |
| 4 | To Be Notified | [🔗 Week-4 Repo](./week04/README.md) | 🔜 Upcoming |
| 5 | To Be Notified | [🔗 Week-5 Repo](./week05/README.md) | 🔜 Upcoming |
| 6 | To Be Notified | [🔗 Week-6 Repo](./week06/README.md) | 🔜 Upcoming |
| 7 | To Be Notified | [🔗 Week-7 Repo](./week07/README.md) | 🔜 Upcoming |
| 8 | To Be Notified | [🔗 Week-8 Repo](./week08/README.md) | 🔜 Upcoming |
| 9 | To Be Notified | [🔗 Week-9 Repo](./week09/README.md) | 🔜 Upcoming |
| 10 | To Be Notified | [🔗 Week-10 Repo](./week10/README.md) | 🔜 Upcoming |

---

## 🛠️ Tools & Environment  

For Week-0, I installed the essential **open-source EDA tools**:  

- **Yosys** → Logic synthesis & optimization  
- **Icarus Verilog (iverilog)** → Verilog simulation  
- **GTKWave** → Waveform viewing and debugging  

---

## 🙏 Acknowledgments

I would like to thank:

* [**Kunal Ghosh**](https://github.com/kunalg123) and Team **[VLSI System Design (VSD)](https://vsdiat.vlsisystemdesign.com/)** for leading the initiative.
* [**IIT Gandhinagar**](https://iitgn.ac.in/), [**Semiconductor Laboratory (SCL)**](https://www.scl.gov.in/), and [**Synopsys**](https://www.synopsys.com/) for their support.  
* The [**India Semiconductor Mission (ISM)**](https://ism.gov.in/) for enabling students across India to participate.

---

👨‍💻 **Participant:** [Rupam Bora](https://github.com/RupamBora-ASIC)
📅 **Program Duration:** 20 Weeks
🎯 **Goal:** Reach Top-20 Finalists for **GDSII Tapeout @ IITGN**

