`timescale 1ns / 1psmodule processor_tb();    reg vld;    reg clk;    reg rst;    reg [7:0] PA;    wire [7:0] PB;    wire CS;    processor uut(        .vld(vld),        .clk(clk),        .rst(rst),        .PA(PA),        .PB(PB),        .CS(CS)    );    initial begin        vld=0; clk=0; rst=0; PA=0;        rst=1;        #20;        rst=0;        PA = 8'b01001000; //PA <- 72        #100;    end    always        #10 clk = !clk;endmodule
