
Encodeur.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000773c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000470  080078e0  080078e0  000088e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007d50  08007d50  000091d4  2**0
                  CONTENTS
  4 .ARM          00000008  08007d50  08007d50  00008d50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007d58  08007d58  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007d58  08007d58  00008d58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007d5c  08007d5c  00008d5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007d60  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000230  200001d4  08007f34  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000404  08007f34  00009404  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009a11  00000000  00000000  00009204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bf6  00000000  00000000  00012c15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a68  00000000  00000000  00014810  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007ef  00000000  00000000  00015278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003092  00000000  00000000  00015a67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c9a5  00000000  00000000  00018af9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d7fd  00000000  00000000  0002549e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b2c9b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003fc0  00000000  00000000  000b2ce0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000b6ca0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080078c4 	.word	0x080078c4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	080078c4 	.word	0x080078c4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a0 	b.w	8000ff0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	460c      	mov	r4, r1
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d14e      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d40:	4694      	mov	ip, r2
 8000d42:	458c      	cmp	ip, r1
 8000d44:	4686      	mov	lr, r0
 8000d46:	fab2 f282 	clz	r2, r2
 8000d4a:	d962      	bls.n	8000e12 <__udivmoddi4+0xde>
 8000d4c:	b14a      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d4e:	f1c2 0320 	rsb	r3, r2, #32
 8000d52:	4091      	lsls	r1, r2
 8000d54:	fa20 f303 	lsr.w	r3, r0, r3
 8000d58:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5c:	4319      	orrs	r1, r3
 8000d5e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d66:	fa1f f68c 	uxth.w	r6, ip
 8000d6a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb07 1114 	mls	r1, r7, r4, r1
 8000d76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d7a:	fb04 f106 	mul.w	r1, r4, r6
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d8a:	f080 8112 	bcs.w	8000fb2 <__udivmoddi4+0x27e>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 810f 	bls.w	8000fb2 <__udivmoddi4+0x27e>
 8000d94:	3c02      	subs	r4, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a59      	subs	r1, r3, r1
 8000d9a:	fa1f f38e 	uxth.w	r3, lr
 8000d9e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000da2:	fb07 1110 	mls	r1, r7, r0, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb00 f606 	mul.w	r6, r0, r6
 8000dae:	429e      	cmp	r6, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x94>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dba:	f080 80fc 	bcs.w	8000fb6 <__udivmoddi4+0x282>
 8000dbe:	429e      	cmp	r6, r3
 8000dc0:	f240 80f9 	bls.w	8000fb6 <__udivmoddi4+0x282>
 8000dc4:	4463      	add	r3, ip
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	1b9b      	subs	r3, r3, r6
 8000dca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dce:	2100      	movs	r1, #0
 8000dd0:	b11d      	cbz	r5, 8000dda <__udivmoddi4+0xa6>
 8000dd2:	40d3      	lsrs	r3, r2
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d905      	bls.n	8000dee <__udivmoddi4+0xba>
 8000de2:	b10d      	cbz	r5, 8000de8 <__udivmoddi4+0xb4>
 8000de4:	e9c5 0100 	strd	r0, r1, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	4608      	mov	r0, r1
 8000dec:	e7f5      	b.n	8000dda <__udivmoddi4+0xa6>
 8000dee:	fab3 f183 	clz	r1, r3
 8000df2:	2900      	cmp	r1, #0
 8000df4:	d146      	bne.n	8000e84 <__udivmoddi4+0x150>
 8000df6:	42a3      	cmp	r3, r4
 8000df8:	d302      	bcc.n	8000e00 <__udivmoddi4+0xcc>
 8000dfa:	4290      	cmp	r0, r2
 8000dfc:	f0c0 80f0 	bcc.w	8000fe0 <__udivmoddi4+0x2ac>
 8000e00:	1a86      	subs	r6, r0, r2
 8000e02:	eb64 0303 	sbc.w	r3, r4, r3
 8000e06:	2001      	movs	r0, #1
 8000e08:	2d00      	cmp	r5, #0
 8000e0a:	d0e6      	beq.n	8000dda <__udivmoddi4+0xa6>
 8000e0c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e10:	e7e3      	b.n	8000dda <__udivmoddi4+0xa6>
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	f040 8090 	bne.w	8000f38 <__udivmoddi4+0x204>
 8000e18:	eba1 040c 	sub.w	r4, r1, ip
 8000e1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e20:	fa1f f78c 	uxth.w	r7, ip
 8000e24:	2101      	movs	r1, #1
 8000e26:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e2a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e2e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e36:	fb07 f006 	mul.w	r0, r7, r6
 8000e3a:	4298      	cmp	r0, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x11c>
 8000e3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e42:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x11a>
 8000e48:	4298      	cmp	r0, r3
 8000e4a:	f200 80cd 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e4e:	4626      	mov	r6, r4
 8000e50:	1a1c      	subs	r4, r3, r0
 8000e52:	fa1f f38e 	uxth.w	r3, lr
 8000e56:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e5a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e62:	fb00 f707 	mul.w	r7, r0, r7
 8000e66:	429f      	cmp	r7, r3
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x148>
 8000e6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e72:	d202      	bcs.n	8000e7a <__udivmoddi4+0x146>
 8000e74:	429f      	cmp	r7, r3
 8000e76:	f200 80b0 	bhi.w	8000fda <__udivmoddi4+0x2a6>
 8000e7a:	4620      	mov	r0, r4
 8000e7c:	1bdb      	subs	r3, r3, r7
 8000e7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e82:	e7a5      	b.n	8000dd0 <__udivmoddi4+0x9c>
 8000e84:	f1c1 0620 	rsb	r6, r1, #32
 8000e88:	408b      	lsls	r3, r1
 8000e8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8e:	431f      	orrs	r7, r3
 8000e90:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e94:	fa04 f301 	lsl.w	r3, r4, r1
 8000e98:	ea43 030c 	orr.w	r3, r3, ip
 8000e9c:	40f4      	lsrs	r4, r6
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	0c38      	lsrs	r0, r7, #16
 8000ea4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ea8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eac:	fa1f fc87 	uxth.w	ip, r7
 8000eb0:	fb00 441e 	mls	r4, r0, lr, r4
 8000eb4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eb8:	fb0e f90c 	mul.w	r9, lr, ip
 8000ebc:	45a1      	cmp	r9, r4
 8000ebe:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec2:	d90a      	bls.n	8000eda <__udivmoddi4+0x1a6>
 8000ec4:	193c      	adds	r4, r7, r4
 8000ec6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eca:	f080 8084 	bcs.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ece:	45a1      	cmp	r9, r4
 8000ed0:	f240 8081 	bls.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ed4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ed8:	443c      	add	r4, r7
 8000eda:	eba4 0409 	sub.w	r4, r4, r9
 8000ede:	fa1f f983 	uxth.w	r9, r3
 8000ee2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ee6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eee:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ef2:	45a4      	cmp	ip, r4
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x1d2>
 8000ef6:	193c      	adds	r4, r7, r4
 8000ef8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000efc:	d267      	bcs.n	8000fce <__udivmoddi4+0x29a>
 8000efe:	45a4      	cmp	ip, r4
 8000f00:	d965      	bls.n	8000fce <__udivmoddi4+0x29a>
 8000f02:	3b02      	subs	r3, #2
 8000f04:	443c      	add	r4, r7
 8000f06:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f0a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f0e:	eba4 040c 	sub.w	r4, r4, ip
 8000f12:	429c      	cmp	r4, r3
 8000f14:	46ce      	mov	lr, r9
 8000f16:	469c      	mov	ip, r3
 8000f18:	d351      	bcc.n	8000fbe <__udivmoddi4+0x28a>
 8000f1a:	d04e      	beq.n	8000fba <__udivmoddi4+0x286>
 8000f1c:	b155      	cbz	r5, 8000f34 <__udivmoddi4+0x200>
 8000f1e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f22:	eb64 040c 	sbc.w	r4, r4, ip
 8000f26:	fa04 f606 	lsl.w	r6, r4, r6
 8000f2a:	40cb      	lsrs	r3, r1
 8000f2c:	431e      	orrs	r6, r3
 8000f2e:	40cc      	lsrs	r4, r1
 8000f30:	e9c5 6400 	strd	r6, r4, [r5]
 8000f34:	2100      	movs	r1, #0
 8000f36:	e750      	b.n	8000dda <__udivmoddi4+0xa6>
 8000f38:	f1c2 0320 	rsb	r3, r2, #32
 8000f3c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f40:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f44:	fa24 f303 	lsr.w	r3, r4, r3
 8000f48:	4094      	lsls	r4, r2
 8000f4a:	430c      	orrs	r4, r1
 8000f4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f50:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f54:	fa1f f78c 	uxth.w	r7, ip
 8000f58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f5c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f60:	0c23      	lsrs	r3, r4, #16
 8000f62:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f66:	fb00 f107 	mul.w	r1, r0, r7
 8000f6a:	4299      	cmp	r1, r3
 8000f6c:	d908      	bls.n	8000f80 <__udivmoddi4+0x24c>
 8000f6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f72:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f76:	d22c      	bcs.n	8000fd2 <__udivmoddi4+0x29e>
 8000f78:	4299      	cmp	r1, r3
 8000f7a:	d92a      	bls.n	8000fd2 <__udivmoddi4+0x29e>
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	1a5b      	subs	r3, r3, r1
 8000f82:	b2a4      	uxth	r4, r4
 8000f84:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f88:	fb08 3311 	mls	r3, r8, r1, r3
 8000f8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f90:	fb01 f307 	mul.w	r3, r1, r7
 8000f94:	42a3      	cmp	r3, r4
 8000f96:	d908      	bls.n	8000faa <__udivmoddi4+0x276>
 8000f98:	eb1c 0404 	adds.w	r4, ip, r4
 8000f9c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fa0:	d213      	bcs.n	8000fca <__udivmoddi4+0x296>
 8000fa2:	42a3      	cmp	r3, r4
 8000fa4:	d911      	bls.n	8000fca <__udivmoddi4+0x296>
 8000fa6:	3902      	subs	r1, #2
 8000fa8:	4464      	add	r4, ip
 8000faa:	1ae4      	subs	r4, r4, r3
 8000fac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fb0:	e739      	b.n	8000e26 <__udivmoddi4+0xf2>
 8000fb2:	4604      	mov	r4, r0
 8000fb4:	e6f0      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	e706      	b.n	8000dc8 <__udivmoddi4+0x94>
 8000fba:	45c8      	cmp	r8, r9
 8000fbc:	d2ae      	bcs.n	8000f1c <__udivmoddi4+0x1e8>
 8000fbe:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fc2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fc6:	3801      	subs	r0, #1
 8000fc8:	e7a8      	b.n	8000f1c <__udivmoddi4+0x1e8>
 8000fca:	4631      	mov	r1, r6
 8000fcc:	e7ed      	b.n	8000faa <__udivmoddi4+0x276>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	e799      	b.n	8000f06 <__udivmoddi4+0x1d2>
 8000fd2:	4630      	mov	r0, r6
 8000fd4:	e7d4      	b.n	8000f80 <__udivmoddi4+0x24c>
 8000fd6:	46d6      	mov	lr, sl
 8000fd8:	e77f      	b.n	8000eda <__udivmoddi4+0x1a6>
 8000fda:	4463      	add	r3, ip
 8000fdc:	3802      	subs	r0, #2
 8000fde:	e74d      	b.n	8000e7c <__udivmoddi4+0x148>
 8000fe0:	4606      	mov	r6, r0
 8000fe2:	4623      	mov	r3, r4
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e70f      	b.n	8000e08 <__udivmoddi4+0xd4>
 8000fe8:	3e02      	subs	r6, #2
 8000fea:	4463      	add	r3, ip
 8000fec:	e730      	b.n	8000e50 <__udivmoddi4+0x11c>
 8000fee:	bf00      	nop

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b086      	sub	sp, #24
 8000ff8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ffa:	1d3b      	adds	r3, r7, #4
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	601a      	str	r2, [r3, #0]
 8001000:	605a      	str	r2, [r3, #4]
 8001002:	609a      	str	r2, [r3, #8]
 8001004:	60da      	str	r2, [r3, #12]
 8001006:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001008:	2300      	movs	r3, #0
 800100a:	603b      	str	r3, [r7, #0]
 800100c:	4b15      	ldr	r3, [pc, #84]	@ (8001064 <MX_GPIO_Init+0x70>)
 800100e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001010:	4a14      	ldr	r2, [pc, #80]	@ (8001064 <MX_GPIO_Init+0x70>)
 8001012:	f043 0301 	orr.w	r3, r3, #1
 8001016:	6313      	str	r3, [r2, #48]	@ 0x30
 8001018:	4b12      	ldr	r3, [pc, #72]	@ (8001064 <MX_GPIO_Init+0x70>)
 800101a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800101c:	f003 0301 	and.w	r3, r3, #1
 8001020:	603b      	str	r3, [r7, #0]
 8001022:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = ENCODER_B_PIN_Pin|ENCODER_A_PIN_Pin;
 8001024:	230c      	movs	r3, #12
 8001026:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001028:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 800102c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102e:	2300      	movs	r3, #0
 8001030:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001032:	1d3b      	adds	r3, r7, #4
 8001034:	4619      	mov	r1, r3
 8001036:	480c      	ldr	r0, [pc, #48]	@ (8001068 <MX_GPIO_Init+0x74>)
 8001038:	f000 fcc0 	bl	80019bc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800103c:	2200      	movs	r2, #0
 800103e:	2100      	movs	r1, #0
 8001040:	2008      	movs	r0, #8
 8001042:	f000 fc84 	bl	800194e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001046:	2008      	movs	r0, #8
 8001048:	f000 fc9d 	bl	8001986 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800104c:	2200      	movs	r2, #0
 800104e:	2100      	movs	r1, #0
 8001050:	2009      	movs	r0, #9
 8001052:	f000 fc7c 	bl	800194e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001056:	2009      	movs	r0, #9
 8001058:	f000 fc95 	bl	8001986 <HAL_NVIC_EnableIRQ>

}
 800105c:	bf00      	nop
 800105e:	3718      	adds	r7, #24
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}
 8001064:	40023800 	.word	0x40023800
 8001068:	40020000 	.word	0x40020000

0800106c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001070:	f000 fafc 	bl	800166c <HAL_Init>

  MX_GPIO_Init(); // Initialize GPIO pins
 8001074:	f7ff ffbe 	bl	8000ff4 <MX_GPIO_Init>
  MX_TIM2_Init(); // Initialize Timer 3 for encoder
 8001078:	f000 fa4a 	bl	8001510 <MX_TIM2_Init>

  // Enable EXTI for encoder pins (if not already done in MX_GPIO_Init())
  HAL_GPIO_EXTI_Callback(0); // Clear any pending EXTI interrupts (optional)
 800107c:	2000      	movs	r0, #0
 800107e:	f000 f8dd 	bl	800123c <HAL_GPIO_EXTI_Callback>

  HAL_TIM_Base_Start_IT(&htim2);
 8001082:	4816      	ldr	r0, [pc, #88]	@ (80010dc <main+0x70>)
 8001084:	f001 fab2 	bl	80025ec <HAL_TIM_Base_Start_IT>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001088:	f000 f838 	bl	80010fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL); // Start encoder readings with interrupts
 800108c:	213c      	movs	r1, #60	@ 0x3c
 800108e:	4813      	ldr	r0, [pc, #76]	@ (80010dc <main+0x70>)
 8001090:	f001 fbb7 	bl	8002802 <HAL_TIM_Encoder_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  sprintf(CH1, "Speed: %.2f RPM\n", speed);
 8001094:	4b12      	ldr	r3, [pc, #72]	@ (80010e0 <main+0x74>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4618      	mov	r0, r3
 800109a:	f7ff fa5d 	bl	8000558 <__aeabi_f2d>
 800109e:	4602      	mov	r2, r0
 80010a0:	460b      	mov	r3, r1
 80010a2:	4910      	ldr	r1, [pc, #64]	@ (80010e4 <main+0x78>)
 80010a4:	4810      	ldr	r0, [pc, #64]	@ (80010e8 <main+0x7c>)
 80010a6:	f002 ffcf 	bl	8004048 <siprintf>
	  printf("%s", CH1);
 80010aa:	490f      	ldr	r1, [pc, #60]	@ (80010e8 <main+0x7c>)
 80010ac:	480f      	ldr	r0, [pc, #60]	@ (80010ec <main+0x80>)
 80010ae:	f002 ffb9 	bl	8004024 <iprintf>

	  sprintf(CH2, "Angle: %.2f degrees\n", angle);
 80010b2:	4b0f      	ldr	r3, [pc, #60]	@ (80010f0 <main+0x84>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	4618      	mov	r0, r3
 80010b8:	f7ff fa4e 	bl	8000558 <__aeabi_f2d>
 80010bc:	4602      	mov	r2, r0
 80010be:	460b      	mov	r3, r1
 80010c0:	490c      	ldr	r1, [pc, #48]	@ (80010f4 <main+0x88>)
 80010c2:	480d      	ldr	r0, [pc, #52]	@ (80010f8 <main+0x8c>)
 80010c4:	f002 ffc0 	bl	8004048 <siprintf>
	  printf("%s", CH2);
 80010c8:	490b      	ldr	r1, [pc, #44]	@ (80010f8 <main+0x8c>)
 80010ca:	4808      	ldr	r0, [pc, #32]	@ (80010ec <main+0x80>)
 80010cc:	f002 ffaa 	bl	8004024 <iprintf>
	  HAL_Delay(1000);
 80010d0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80010d4:	f000 fb3c 	bl	8001750 <HAL_Delay>
	  sprintf(CH1, "Speed: %.2f RPM\n", speed);
 80010d8:	bf00      	nop
 80010da:	e7db      	b.n	8001094 <main+0x28>
 80010dc:	2000026c 	.word	0x2000026c
 80010e0:	2000025c 	.word	0x2000025c
 80010e4:	080078e0 	.word	0x080078e0
 80010e8:	200001f0 	.word	0x200001f0
 80010ec:	080078f4 	.word	0x080078f4
 80010f0:	20000260 	.word	0x20000260
 80010f4:	080078f8 	.word	0x080078f8
 80010f8:	20000224 	.word	0x20000224

080010fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b094      	sub	sp, #80	@ 0x50
 8001100:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001102:	f107 0320 	add.w	r3, r7, #32
 8001106:	2230      	movs	r2, #48	@ 0x30
 8001108:	2100      	movs	r1, #0
 800110a:	4618      	mov	r0, r3
 800110c:	f002 ffff 	bl	800410e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001110:	f107 030c 	add.w	r3, r7, #12
 8001114:	2200      	movs	r2, #0
 8001116:	601a      	str	r2, [r3, #0]
 8001118:	605a      	str	r2, [r3, #4]
 800111a:	609a      	str	r2, [r3, #8]
 800111c:	60da      	str	r2, [r3, #12]
 800111e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001120:	2300      	movs	r3, #0
 8001122:	60bb      	str	r3, [r7, #8]
 8001124:	4b27      	ldr	r3, [pc, #156]	@ (80011c4 <SystemClock_Config+0xc8>)
 8001126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001128:	4a26      	ldr	r2, [pc, #152]	@ (80011c4 <SystemClock_Config+0xc8>)
 800112a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800112e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001130:	4b24      	ldr	r3, [pc, #144]	@ (80011c4 <SystemClock_Config+0xc8>)
 8001132:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001134:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001138:	60bb      	str	r3, [r7, #8]
 800113a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800113c:	2300      	movs	r3, #0
 800113e:	607b      	str	r3, [r7, #4]
 8001140:	4b21      	ldr	r3, [pc, #132]	@ (80011c8 <SystemClock_Config+0xcc>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	4a20      	ldr	r2, [pc, #128]	@ (80011c8 <SystemClock_Config+0xcc>)
 8001146:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800114a:	6013      	str	r3, [r2, #0]
 800114c:	4b1e      	ldr	r3, [pc, #120]	@ (80011c8 <SystemClock_Config+0xcc>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001154:	607b      	str	r3, [r7, #4]
 8001156:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001158:	2302      	movs	r3, #2
 800115a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800115c:	2301      	movs	r3, #1
 800115e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001160:	2310      	movs	r3, #16
 8001162:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001164:	2302      	movs	r3, #2
 8001166:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001168:	2300      	movs	r3, #0
 800116a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800116c:	2308      	movs	r3, #8
 800116e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8001170:	2332      	movs	r3, #50	@ 0x32
 8001172:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001174:	2302      	movs	r3, #2
 8001176:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8001178:	2308      	movs	r3, #8
 800117a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800117c:	f107 0320 	add.w	r3, r7, #32
 8001180:	4618      	mov	r0, r3
 8001182:	f000 fdcf 	bl	8001d24 <HAL_RCC_OscConfig>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800118c:	f000 f81e 	bl	80011cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001190:	230f      	movs	r3, #15
 8001192:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001194:	2302      	movs	r3, #2
 8001196:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001198:	2300      	movs	r3, #0
 800119a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800119c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80011a0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011a2:	2300      	movs	r3, #0
 80011a4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80011a6:	f107 030c 	add.w	r3, r7, #12
 80011aa:	2101      	movs	r1, #1
 80011ac:	4618      	mov	r0, r3
 80011ae:	f001 f831 	bl	8002214 <HAL_RCC_ClockConfig>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80011b8:	f000 f808 	bl	80011cc <Error_Handler>
  }
}
 80011bc:	bf00      	nop
 80011be:	3750      	adds	r7, #80	@ 0x50
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	40023800 	.word	0x40023800
 80011c8:	40007000 	.word	0x40007000

080011cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011d0:	b672      	cpsid	i
}
 80011d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011d4:	bf00      	nop
 80011d6:	e7fd      	b.n	80011d4 <Error_Handler+0x8>

080011d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011de:	2300      	movs	r3, #0
 80011e0:	607b      	str	r3, [r7, #4]
 80011e2:	4b10      	ldr	r3, [pc, #64]	@ (8001224 <HAL_MspInit+0x4c>)
 80011e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011e6:	4a0f      	ldr	r2, [pc, #60]	@ (8001224 <HAL_MspInit+0x4c>)
 80011e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80011ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001224 <HAL_MspInit+0x4c>)
 80011f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011f6:	607b      	str	r3, [r7, #4]
 80011f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011fa:	2300      	movs	r3, #0
 80011fc:	603b      	str	r3, [r7, #0]
 80011fe:	4b09      	ldr	r3, [pc, #36]	@ (8001224 <HAL_MspInit+0x4c>)
 8001200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001202:	4a08      	ldr	r2, [pc, #32]	@ (8001224 <HAL_MspInit+0x4c>)
 8001204:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001208:	6413      	str	r3, [r2, #64]	@ 0x40
 800120a:	4b06      	ldr	r3, [pc, #24]	@ (8001224 <HAL_MspInit+0x4c>)
 800120c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800120e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001212:	603b      	str	r3, [r7, #0]
 8001214:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_1);
 8001216:	2006      	movs	r0, #6
 8001218:	f000 fb8e 	bl	8001938 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800121c:	bf00      	nop
 800121e:	3708      	adds	r7, #8
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	40023800 	.word	0x40023800

08001228 <HAL_TIM_PeriodElapsedCallback>:
/**
  * @brief This function handles Non maskable interrupt.
  */

/* Interrupt handler for Timer 2 overflow (optional for additional processing) */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001228:	b480      	push	{r7}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM2) {
    // Optional additional processing based on timer period overflow
  }
}
 8001230:	bf00      	nop
 8001232:	370c      	adds	r7, #12
 8001234:	46bd      	mov	sp, r7
 8001236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123a:	4770      	bx	lr

0800123c <HAL_GPIO_EXTI_Callback>:

/* Interrupt handler for encoder pin changes (using EXTI) */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800123c:	b580      	push	{r7, lr}
 800123e:	b084      	sub	sp, #16
 8001240:	af00      	add	r7, sp, #0
 8001242:	4603      	mov	r3, r0
 8001244:	80fb      	strh	r3, [r7, #6]
  static uint8_t prev_state_A = 0, prev_state_B = 0;
  uint8_t curr_state_A = HAL_GPIO_ReadPin(GPIO_PORTA, ENCODER_A_PIN);
 8001246:	2104      	movs	r1, #4
 8001248:	481d      	ldr	r0, [pc, #116]	@ (80012c0 <HAL_GPIO_EXTI_Callback+0x84>)
 800124a:	f000 fd3b 	bl	8001cc4 <HAL_GPIO_ReadPin>
 800124e:	4603      	mov	r3, r0
 8001250:	73fb      	strb	r3, [r7, #15]
  uint8_t curr_state_B = HAL_GPIO_ReadPin(GPIO_PORTA, ENCODER_B_PIN);
 8001252:	2108      	movs	r1, #8
 8001254:	481a      	ldr	r0, [pc, #104]	@ (80012c0 <HAL_GPIO_EXTI_Callback+0x84>)
 8001256:	f000 fd35 	bl	8001cc4 <HAL_GPIO_ReadPin>
 800125a:	4603      	mov	r3, r0
 800125c:	73bb      	strb	r3, [r7, #14]

  // Calculate encoder state transition
  int8_t state_transition = (curr_state_B << 1) | curr_state_A;
 800125e:	7bbb      	ldrb	r3, [r7, #14]
 8001260:	005b      	lsls	r3, r3, #1
 8001262:	b25a      	sxtb	r2, r3
 8001264:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001268:	4313      	orrs	r3, r2
 800126a:	737b      	strb	r3, [r7, #13]
  state_transition ^= (prev_state_B << 1) | prev_state_A;
 800126c:	4b15      	ldr	r3, [pc, #84]	@ (80012c4 <HAL_GPIO_EXTI_Callback+0x88>)
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	005b      	lsls	r3, r3, #1
 8001272:	b25a      	sxtb	r2, r3
 8001274:	4b14      	ldr	r3, [pc, #80]	@ (80012c8 <HAL_GPIO_EXTI_Callback+0x8c>)
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	b25b      	sxtb	r3, r3
 800127a:	4313      	orrs	r3, r2
 800127c:	b25a      	sxtb	r2, r3
 800127e:	7b7b      	ldrb	r3, [r7, #13]
 8001280:	4053      	eors	r3, r2
 8001282:	737b      	strb	r3, [r7, #13]

  // Update encoder count based on state transition
  switch (state_transition) {
 8001284:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001288:	2b01      	cmp	r3, #1
 800128a:	d002      	beq.n	8001292 <HAL_GPIO_EXTI_Callback+0x56>
 800128c:	2b02      	cmp	r3, #2
 800128e:	d006      	beq.n	800129e <HAL_GPIO_EXTI_Callback+0x62>
    case 0b10:
      encoder_count--;
      break;
    default:
      // Handle potential invalid state transitions (e.g., debounce errors)
      break;
 8001290:	e00b      	b.n	80012aa <HAL_GPIO_EXTI_Callback+0x6e>
      encoder_count++;
 8001292:	4b0e      	ldr	r3, [pc, #56]	@ (80012cc <HAL_GPIO_EXTI_Callback+0x90>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	3301      	adds	r3, #1
 8001298:	4a0c      	ldr	r2, [pc, #48]	@ (80012cc <HAL_GPIO_EXTI_Callback+0x90>)
 800129a:	6013      	str	r3, [r2, #0]
      break;
 800129c:	e005      	b.n	80012aa <HAL_GPIO_EXTI_Callback+0x6e>
      encoder_count--;
 800129e:	4b0b      	ldr	r3, [pc, #44]	@ (80012cc <HAL_GPIO_EXTI_Callback+0x90>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	3b01      	subs	r3, #1
 80012a4:	4a09      	ldr	r2, [pc, #36]	@ (80012cc <HAL_GPIO_EXTI_Callback+0x90>)
 80012a6:	6013      	str	r3, [r2, #0]
      break;
 80012a8:	bf00      	nop
  }

  // Update previous states for next interrupt
  prev_state_A = curr_state_A;
 80012aa:	4a07      	ldr	r2, [pc, #28]	@ (80012c8 <HAL_GPIO_EXTI_Callback+0x8c>)
 80012ac:	7bfb      	ldrb	r3, [r7, #15]
 80012ae:	7013      	strb	r3, [r2, #0]
  prev_state_B = curr_state_B;
 80012b0:	4a04      	ldr	r2, [pc, #16]	@ (80012c4 <HAL_GPIO_EXTI_Callback+0x88>)
 80012b2:	7bbb      	ldrb	r3, [r7, #14]
 80012b4:	7013      	strb	r3, [r2, #0]
}
 80012b6:	bf00      	nop
 80012b8:	3710      	adds	r7, #16
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	40020000 	.word	0x40020000
 80012c4:	20000264 	.word	0x20000264
 80012c8:	20000265 	.word	0x20000265
 80012cc:	20000258 	.word	0x20000258

080012d0 <NMI_Handler>:

void NMI_Handler(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80012d4:	bf00      	nop
 80012d6:	e7fd      	b.n	80012d4 <NMI_Handler+0x4>

080012d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012dc:	bf00      	nop
 80012de:	e7fd      	b.n	80012dc <HardFault_Handler+0x4>

080012e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012e4:	bf00      	nop
 80012e6:	e7fd      	b.n	80012e4 <MemManage_Handler+0x4>

080012e8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012ec:	bf00      	nop
 80012ee:	e7fd      	b.n	80012ec <BusFault_Handler+0x4>

080012f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012f4:	bf00      	nop
 80012f6:	e7fd      	b.n	80012f4 <UsageFault_Handler+0x4>

080012f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012fc:	bf00      	nop
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr

08001306 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001306:	b480      	push	{r7}
 8001308:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800130a:	bf00      	nop
 800130c:	46bd      	mov	sp, r7
 800130e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001312:	4770      	bx	lr

08001314 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001318:	bf00      	nop
 800131a:	46bd      	mov	sp, r7
 800131c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001320:	4770      	bx	lr

08001322 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001322:	b580      	push	{r7, lr}
 8001324:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001326:	f000 f9f3 	bl	8001710 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800132a:	bf00      	nop
 800132c:	bd80      	pop	{r7, pc}

0800132e <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800132e:	b580      	push	{r7, lr}
 8001330:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENCODER_B_PIN_Pin);
 8001332:	2004      	movs	r0, #4
 8001334:	f000 fcde 	bl	8001cf4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001338:	bf00      	nop
 800133a:	bd80      	pop	{r7, pc}

0800133c <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENCODER_A_PIN_Pin);
 8001340:	2008      	movs	r0, #8
 8001342:	f000 fcd7 	bl	8001cf4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001346:	bf00      	nop
 8001348:	bd80      	pop	{r7, pc}
	...

0800134c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001350:	4802      	ldr	r0, [pc, #8]	@ (800135c <TIM2_IRQHandler+0x10>)
 8001352:	f001 fb04 	bl	800295e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001356:	bf00      	nop
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	2000026c 	.word	0x2000026c

08001360 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001360:	b480      	push	{r7}
 8001362:	af00      	add	r7, sp, #0
  return 1;
 8001364:	2301      	movs	r3, #1
}
 8001366:	4618      	mov	r0, r3
 8001368:	46bd      	mov	sp, r7
 800136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136e:	4770      	bx	lr

08001370 <_kill>:

int _kill(int pid, int sig)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
 8001378:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800137a:	f002 ff1b 	bl	80041b4 <__errno>
 800137e:	4603      	mov	r3, r0
 8001380:	2216      	movs	r2, #22
 8001382:	601a      	str	r2, [r3, #0]
  return -1;
 8001384:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001388:	4618      	mov	r0, r3
 800138a:	3708      	adds	r7, #8
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}

08001390 <_exit>:

void _exit (int status)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001398:	f04f 31ff 	mov.w	r1, #4294967295
 800139c:	6878      	ldr	r0, [r7, #4]
 800139e:	f7ff ffe7 	bl	8001370 <_kill>
  while (1) {}    /* Make sure we hang here */
 80013a2:	bf00      	nop
 80013a4:	e7fd      	b.n	80013a2 <_exit+0x12>

080013a6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013a6:	b580      	push	{r7, lr}
 80013a8:	b086      	sub	sp, #24
 80013aa:	af00      	add	r7, sp, #0
 80013ac:	60f8      	str	r0, [r7, #12]
 80013ae:	60b9      	str	r1, [r7, #8]
 80013b0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013b2:	2300      	movs	r3, #0
 80013b4:	617b      	str	r3, [r7, #20]
 80013b6:	e00a      	b.n	80013ce <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80013b8:	f3af 8000 	nop.w
 80013bc:	4601      	mov	r1, r0
 80013be:	68bb      	ldr	r3, [r7, #8]
 80013c0:	1c5a      	adds	r2, r3, #1
 80013c2:	60ba      	str	r2, [r7, #8]
 80013c4:	b2ca      	uxtb	r2, r1
 80013c6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013c8:	697b      	ldr	r3, [r7, #20]
 80013ca:	3301      	adds	r3, #1
 80013cc:	617b      	str	r3, [r7, #20]
 80013ce:	697a      	ldr	r2, [r7, #20]
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	429a      	cmp	r2, r3
 80013d4:	dbf0      	blt.n	80013b8 <_read+0x12>
  }

  return len;
 80013d6:	687b      	ldr	r3, [r7, #4]
}
 80013d8:	4618      	mov	r0, r3
 80013da:	3718      	adds	r7, #24
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}

080013e0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b086      	sub	sp, #24
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	60f8      	str	r0, [r7, #12]
 80013e8:	60b9      	str	r1, [r7, #8]
 80013ea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013ec:	2300      	movs	r3, #0
 80013ee:	617b      	str	r3, [r7, #20]
 80013f0:	e009      	b.n	8001406 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80013f2:	68bb      	ldr	r3, [r7, #8]
 80013f4:	1c5a      	adds	r2, r3, #1
 80013f6:	60ba      	str	r2, [r7, #8]
 80013f8:	781b      	ldrb	r3, [r3, #0]
 80013fa:	4618      	mov	r0, r3
 80013fc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	3301      	adds	r3, #1
 8001404:	617b      	str	r3, [r7, #20]
 8001406:	697a      	ldr	r2, [r7, #20]
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	429a      	cmp	r2, r3
 800140c:	dbf1      	blt.n	80013f2 <_write+0x12>
  }
  return len;
 800140e:	687b      	ldr	r3, [r7, #4]
}
 8001410:	4618      	mov	r0, r3
 8001412:	3718      	adds	r7, #24
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}

08001418 <_close>:

int _close(int file)
{
 8001418:	b480      	push	{r7}
 800141a:	b083      	sub	sp, #12
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001420:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001424:	4618      	mov	r0, r3
 8001426:	370c      	adds	r7, #12
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr

08001430 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001430:	b480      	push	{r7}
 8001432:	b083      	sub	sp, #12
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
 8001438:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001440:	605a      	str	r2, [r3, #4]
  return 0;
 8001442:	2300      	movs	r3, #0
}
 8001444:	4618      	mov	r0, r3
 8001446:	370c      	adds	r7, #12
 8001448:	46bd      	mov	sp, r7
 800144a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144e:	4770      	bx	lr

08001450 <_isatty>:

int _isatty(int file)
{
 8001450:	b480      	push	{r7}
 8001452:	b083      	sub	sp, #12
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001458:	2301      	movs	r3, #1
}
 800145a:	4618      	mov	r0, r3
 800145c:	370c      	adds	r7, #12
 800145e:	46bd      	mov	sp, r7
 8001460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001464:	4770      	bx	lr

08001466 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001466:	b480      	push	{r7}
 8001468:	b085      	sub	sp, #20
 800146a:	af00      	add	r7, sp, #0
 800146c:	60f8      	str	r0, [r7, #12]
 800146e:	60b9      	str	r1, [r7, #8]
 8001470:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001472:	2300      	movs	r3, #0
}
 8001474:	4618      	mov	r0, r3
 8001476:	3714      	adds	r7, #20
 8001478:	46bd      	mov	sp, r7
 800147a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147e:	4770      	bx	lr

08001480 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b086      	sub	sp, #24
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001488:	4a14      	ldr	r2, [pc, #80]	@ (80014dc <_sbrk+0x5c>)
 800148a:	4b15      	ldr	r3, [pc, #84]	@ (80014e0 <_sbrk+0x60>)
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001494:	4b13      	ldr	r3, [pc, #76]	@ (80014e4 <_sbrk+0x64>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d102      	bne.n	80014a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800149c:	4b11      	ldr	r3, [pc, #68]	@ (80014e4 <_sbrk+0x64>)
 800149e:	4a12      	ldr	r2, [pc, #72]	@ (80014e8 <_sbrk+0x68>)
 80014a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014a2:	4b10      	ldr	r3, [pc, #64]	@ (80014e4 <_sbrk+0x64>)
 80014a4:	681a      	ldr	r2, [r3, #0]
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	4413      	add	r3, r2
 80014aa:	693a      	ldr	r2, [r7, #16]
 80014ac:	429a      	cmp	r2, r3
 80014ae:	d207      	bcs.n	80014c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014b0:	f002 fe80 	bl	80041b4 <__errno>
 80014b4:	4603      	mov	r3, r0
 80014b6:	220c      	movs	r2, #12
 80014b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014ba:	f04f 33ff 	mov.w	r3, #4294967295
 80014be:	e009      	b.n	80014d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014c0:	4b08      	ldr	r3, [pc, #32]	@ (80014e4 <_sbrk+0x64>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014c6:	4b07      	ldr	r3, [pc, #28]	@ (80014e4 <_sbrk+0x64>)
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	4413      	add	r3, r2
 80014ce:	4a05      	ldr	r2, [pc, #20]	@ (80014e4 <_sbrk+0x64>)
 80014d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014d2:	68fb      	ldr	r3, [r7, #12]
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	3718      	adds	r7, #24
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	20020000 	.word	0x20020000
 80014e0:	00000400 	.word	0x00000400
 80014e4:	20000268 	.word	0x20000268
 80014e8:	20000408 	.word	0x20000408

080014ec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014f0:	4b06      	ldr	r3, [pc, #24]	@ (800150c <SystemInit+0x20>)
 80014f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014f6:	4a05      	ldr	r2, [pc, #20]	@ (800150c <SystemInit+0x20>)
 80014f8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80014fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001500:	bf00      	nop
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	e000ed00 	.word	0xe000ed00

08001510 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b08a      	sub	sp, #40	@ 0x28
 8001514:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001516:	f107 0320 	add.w	r3, r7, #32
 800151a:	2200      	movs	r2, #0
 800151c:	601a      	str	r2, [r3, #0]
 800151e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001520:	1d3b      	adds	r3, r7, #4
 8001522:	2200      	movs	r2, #0
 8001524:	601a      	str	r2, [r3, #0]
 8001526:	605a      	str	r2, [r3, #4]
 8001528:	609a      	str	r2, [r3, #8]
 800152a:	60da      	str	r2, [r3, #12]
 800152c:	611a      	str	r2, [r3, #16]
 800152e:	615a      	str	r2, [r3, #20]
 8001530:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001532:	4b25      	ldr	r3, [pc, #148]	@ (80015c8 <MX_TIM2_Init+0xb8>)
 8001534:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001538:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800153a:	4b23      	ldr	r3, [pc, #140]	@ (80015c8 <MX_TIM2_Init+0xb8>)
 800153c:	2200      	movs	r2, #0
 800153e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001540:	4b21      	ldr	r3, [pc, #132]	@ (80015c8 <MX_TIM2_Init+0xb8>)
 8001542:	2200      	movs	r2, #0
 8001544:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001546:	4b20      	ldr	r3, [pc, #128]	@ (80015c8 <MX_TIM2_Init+0xb8>)
 8001548:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800154c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800154e:	4b1e      	ldr	r3, [pc, #120]	@ (80015c8 <MX_TIM2_Init+0xb8>)
 8001550:	2200      	movs	r2, #0
 8001552:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001554:	4b1c      	ldr	r3, [pc, #112]	@ (80015c8 <MX_TIM2_Init+0xb8>)
 8001556:	2200      	movs	r2, #0
 8001558:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 800155a:	481b      	ldr	r0, [pc, #108]	@ (80015c8 <MX_TIM2_Init+0xb8>)
 800155c:	f001 f8a8 	bl	80026b0 <HAL_TIM_OC_Init>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d001      	beq.n	800156a <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001566:	f7ff fe31 	bl	80011cc <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim2, TIM_OPMODE_SINGLE) != HAL_OK)
 800156a:	2108      	movs	r1, #8
 800156c:	4816      	ldr	r0, [pc, #88]	@ (80015c8 <MX_TIM2_Init+0xb8>)
 800156e:	f001 f8ee 	bl	800274e <HAL_TIM_OnePulse_Init>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 8001578:	f7ff fe28 	bl	80011cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800157c:	2300      	movs	r3, #0
 800157e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001580:	2300      	movs	r3, #0
 8001582:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001584:	f107 0320 	add.w	r3, r7, #32
 8001588:	4619      	mov	r1, r3
 800158a:	480f      	ldr	r0, [pc, #60]	@ (80015c8 <MX_TIM2_Init+0xb8>)
 800158c:	f001 fd9a 	bl	80030c4 <HAL_TIMEx_MasterConfigSynchronization>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d001      	beq.n	800159a <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8001596:	f7ff fe19 	bl	80011cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800159a:	2300      	movs	r3, #0
 800159c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800159e:	2300      	movs	r3, #0
 80015a0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015a2:	2300      	movs	r3, #0
 80015a4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015a6:	2300      	movs	r3, #0
 80015a8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015aa:	1d3b      	adds	r3, r7, #4
 80015ac:	2200      	movs	r2, #0
 80015ae:	4619      	mov	r1, r3
 80015b0:	4805      	ldr	r0, [pc, #20]	@ (80015c8 <MX_TIM2_Init+0xb8>)
 80015b2:	f001 fac5 	bl	8002b40 <HAL_TIM_OC_ConfigChannel>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d001      	beq.n	80015c0 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 80015bc:	f7ff fe06 	bl	80011cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80015c0:	bf00      	nop
 80015c2:	3728      	adds	r7, #40	@ 0x28
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	2000026c 	.word	0x2000026c

080015cc <HAL_TIM_OC_MspInit>:

void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* tim_ocHandle)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b084      	sub	sp, #16
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]

  if(tim_ocHandle->Instance==TIM2)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80015dc:	d115      	bne.n	800160a <HAL_TIM_OC_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015de:	2300      	movs	r3, #0
 80015e0:	60fb      	str	r3, [r7, #12]
 80015e2:	4b0c      	ldr	r3, [pc, #48]	@ (8001614 <HAL_TIM_OC_MspInit+0x48>)
 80015e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015e6:	4a0b      	ldr	r2, [pc, #44]	@ (8001614 <HAL_TIM_OC_MspInit+0x48>)
 80015e8:	f043 0301 	orr.w	r3, r3, #1
 80015ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80015ee:	4b09      	ldr	r3, [pc, #36]	@ (8001614 <HAL_TIM_OC_MspInit+0x48>)
 80015f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015f2:	f003 0301 	and.w	r3, r3, #1
 80015f6:	60fb      	str	r3, [r7, #12]
 80015f8:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80015fa:	2200      	movs	r2, #0
 80015fc:	2100      	movs	r1, #0
 80015fe:	201c      	movs	r0, #28
 8001600:	f000 f9a5 	bl	800194e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001604:	201c      	movs	r0, #28
 8001606:	f000 f9be 	bl	8001986 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800160a:	bf00      	nop
 800160c:	3710      	adds	r7, #16
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	40023800 	.word	0x40023800

08001618 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001618:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001650 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800161c:	f7ff ff66 	bl	80014ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001620:	480c      	ldr	r0, [pc, #48]	@ (8001654 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001622:	490d      	ldr	r1, [pc, #52]	@ (8001658 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001624:	4a0d      	ldr	r2, [pc, #52]	@ (800165c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001626:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001628:	e002      	b.n	8001630 <LoopCopyDataInit>

0800162a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800162a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800162c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800162e:	3304      	adds	r3, #4

08001630 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001630:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001632:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001634:	d3f9      	bcc.n	800162a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001636:	4a0a      	ldr	r2, [pc, #40]	@ (8001660 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001638:	4c0a      	ldr	r4, [pc, #40]	@ (8001664 <LoopFillZerobss+0x22>)
  movs r3, #0
 800163a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800163c:	e001      	b.n	8001642 <LoopFillZerobss>

0800163e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800163e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001640:	3204      	adds	r2, #4

08001642 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001642:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001644:	d3fb      	bcc.n	800163e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001646:	f002 fdbb 	bl	80041c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800164a:	f7ff fd0f 	bl	800106c <main>
  bx  lr    
 800164e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001650:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001654:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001658:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800165c:	08007d60 	.word	0x08007d60
  ldr r2, =_sbss
 8001660:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001664:	20000404 	.word	0x20000404

08001668 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001668:	e7fe      	b.n	8001668 <ADC_IRQHandler>
	...

0800166c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001670:	4b0e      	ldr	r3, [pc, #56]	@ (80016ac <HAL_Init+0x40>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4a0d      	ldr	r2, [pc, #52]	@ (80016ac <HAL_Init+0x40>)
 8001676:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800167a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800167c:	4b0b      	ldr	r3, [pc, #44]	@ (80016ac <HAL_Init+0x40>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a0a      	ldr	r2, [pc, #40]	@ (80016ac <HAL_Init+0x40>)
 8001682:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001686:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001688:	4b08      	ldr	r3, [pc, #32]	@ (80016ac <HAL_Init+0x40>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	4a07      	ldr	r2, [pc, #28]	@ (80016ac <HAL_Init+0x40>)
 800168e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001692:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001694:	2003      	movs	r0, #3
 8001696:	f000 f94f 	bl	8001938 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800169a:	2000      	movs	r0, #0
 800169c:	f000 f808 	bl	80016b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016a0:	f7ff fd9a 	bl	80011d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016a4:	2300      	movs	r3, #0
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	40023c00 	.word	0x40023c00

080016b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016b8:	4b12      	ldr	r3, [pc, #72]	@ (8001704 <HAL_InitTick+0x54>)
 80016ba:	681a      	ldr	r2, [r3, #0]
 80016bc:	4b12      	ldr	r3, [pc, #72]	@ (8001708 <HAL_InitTick+0x58>)
 80016be:	781b      	ldrb	r3, [r3, #0]
 80016c0:	4619      	mov	r1, r3
 80016c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80016ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80016ce:	4618      	mov	r0, r3
 80016d0:	f000 f967 	bl	80019a2 <HAL_SYSTICK_Config>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d001      	beq.n	80016de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016da:	2301      	movs	r3, #1
 80016dc:	e00e      	b.n	80016fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	2b0f      	cmp	r3, #15
 80016e2:	d80a      	bhi.n	80016fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016e4:	2200      	movs	r2, #0
 80016e6:	6879      	ldr	r1, [r7, #4]
 80016e8:	f04f 30ff 	mov.w	r0, #4294967295
 80016ec:	f000 f92f 	bl	800194e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016f0:	4a06      	ldr	r2, [pc, #24]	@ (800170c <HAL_InitTick+0x5c>)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016f6:	2300      	movs	r3, #0
 80016f8:	e000      	b.n	80016fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016fa:	2301      	movs	r3, #1
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	3708      	adds	r7, #8
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}
 8001704:	20000000 	.word	0x20000000
 8001708:	20000008 	.word	0x20000008
 800170c:	20000004 	.word	0x20000004

08001710 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001714:	4b06      	ldr	r3, [pc, #24]	@ (8001730 <HAL_IncTick+0x20>)
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	461a      	mov	r2, r3
 800171a:	4b06      	ldr	r3, [pc, #24]	@ (8001734 <HAL_IncTick+0x24>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4413      	add	r3, r2
 8001720:	4a04      	ldr	r2, [pc, #16]	@ (8001734 <HAL_IncTick+0x24>)
 8001722:	6013      	str	r3, [r2, #0]
}
 8001724:	bf00      	nop
 8001726:	46bd      	mov	sp, r7
 8001728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172c:	4770      	bx	lr
 800172e:	bf00      	nop
 8001730:	20000008 	.word	0x20000008
 8001734:	200002b4 	.word	0x200002b4

08001738 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
  return uwTick;
 800173c:	4b03      	ldr	r3, [pc, #12]	@ (800174c <HAL_GetTick+0x14>)
 800173e:	681b      	ldr	r3, [r3, #0]
}
 8001740:	4618      	mov	r0, r3
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr
 800174a:	bf00      	nop
 800174c:	200002b4 	.word	0x200002b4

08001750 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b084      	sub	sp, #16
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001758:	f7ff ffee 	bl	8001738 <HAL_GetTick>
 800175c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001768:	d005      	beq.n	8001776 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800176a:	4b0a      	ldr	r3, [pc, #40]	@ (8001794 <HAL_Delay+0x44>)
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	461a      	mov	r2, r3
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	4413      	add	r3, r2
 8001774:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001776:	bf00      	nop
 8001778:	f7ff ffde 	bl	8001738 <HAL_GetTick>
 800177c:	4602      	mov	r2, r0
 800177e:	68bb      	ldr	r3, [r7, #8]
 8001780:	1ad3      	subs	r3, r2, r3
 8001782:	68fa      	ldr	r2, [r7, #12]
 8001784:	429a      	cmp	r2, r3
 8001786:	d8f7      	bhi.n	8001778 <HAL_Delay+0x28>
  {
  }
}
 8001788:	bf00      	nop
 800178a:	bf00      	nop
 800178c:	3710      	adds	r7, #16
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	20000008 	.word	0x20000008

08001798 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001798:	b480      	push	{r7}
 800179a:	b085      	sub	sp, #20
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	f003 0307 	and.w	r3, r3, #7
 80017a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017a8:	4b0c      	ldr	r3, [pc, #48]	@ (80017dc <__NVIC_SetPriorityGrouping+0x44>)
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017ae:	68ba      	ldr	r2, [r7, #8]
 80017b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80017b4:	4013      	ands	r3, r2
 80017b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017bc:	68bb      	ldr	r3, [r7, #8]
 80017be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017c0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80017c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017ca:	4a04      	ldr	r2, [pc, #16]	@ (80017dc <__NVIC_SetPriorityGrouping+0x44>)
 80017cc:	68bb      	ldr	r3, [r7, #8]
 80017ce:	60d3      	str	r3, [r2, #12]
}
 80017d0:	bf00      	nop
 80017d2:	3714      	adds	r7, #20
 80017d4:	46bd      	mov	sp, r7
 80017d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017da:	4770      	bx	lr
 80017dc:	e000ed00 	.word	0xe000ed00

080017e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017e4:	4b04      	ldr	r3, [pc, #16]	@ (80017f8 <__NVIC_GetPriorityGrouping+0x18>)
 80017e6:	68db      	ldr	r3, [r3, #12]
 80017e8:	0a1b      	lsrs	r3, r3, #8
 80017ea:	f003 0307 	and.w	r3, r3, #7
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr
 80017f8:	e000ed00 	.word	0xe000ed00

080017fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b083      	sub	sp, #12
 8001800:	af00      	add	r7, sp, #0
 8001802:	4603      	mov	r3, r0
 8001804:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001806:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800180a:	2b00      	cmp	r3, #0
 800180c:	db0b      	blt.n	8001826 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800180e:	79fb      	ldrb	r3, [r7, #7]
 8001810:	f003 021f 	and.w	r2, r3, #31
 8001814:	4907      	ldr	r1, [pc, #28]	@ (8001834 <__NVIC_EnableIRQ+0x38>)
 8001816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800181a:	095b      	lsrs	r3, r3, #5
 800181c:	2001      	movs	r0, #1
 800181e:	fa00 f202 	lsl.w	r2, r0, r2
 8001822:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001826:	bf00      	nop
 8001828:	370c      	adds	r7, #12
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	e000e100 	.word	0xe000e100

08001838 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001838:	b480      	push	{r7}
 800183a:	b083      	sub	sp, #12
 800183c:	af00      	add	r7, sp, #0
 800183e:	4603      	mov	r3, r0
 8001840:	6039      	str	r1, [r7, #0]
 8001842:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001844:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001848:	2b00      	cmp	r3, #0
 800184a:	db0a      	blt.n	8001862 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	b2da      	uxtb	r2, r3
 8001850:	490c      	ldr	r1, [pc, #48]	@ (8001884 <__NVIC_SetPriority+0x4c>)
 8001852:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001856:	0112      	lsls	r2, r2, #4
 8001858:	b2d2      	uxtb	r2, r2
 800185a:	440b      	add	r3, r1
 800185c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001860:	e00a      	b.n	8001878 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	b2da      	uxtb	r2, r3
 8001866:	4908      	ldr	r1, [pc, #32]	@ (8001888 <__NVIC_SetPriority+0x50>)
 8001868:	79fb      	ldrb	r3, [r7, #7]
 800186a:	f003 030f 	and.w	r3, r3, #15
 800186e:	3b04      	subs	r3, #4
 8001870:	0112      	lsls	r2, r2, #4
 8001872:	b2d2      	uxtb	r2, r2
 8001874:	440b      	add	r3, r1
 8001876:	761a      	strb	r2, [r3, #24]
}
 8001878:	bf00      	nop
 800187a:	370c      	adds	r7, #12
 800187c:	46bd      	mov	sp, r7
 800187e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001882:	4770      	bx	lr
 8001884:	e000e100 	.word	0xe000e100
 8001888:	e000ed00 	.word	0xe000ed00

0800188c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800188c:	b480      	push	{r7}
 800188e:	b089      	sub	sp, #36	@ 0x24
 8001890:	af00      	add	r7, sp, #0
 8001892:	60f8      	str	r0, [r7, #12]
 8001894:	60b9      	str	r1, [r7, #8]
 8001896:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	f003 0307 	and.w	r3, r3, #7
 800189e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018a0:	69fb      	ldr	r3, [r7, #28]
 80018a2:	f1c3 0307 	rsb	r3, r3, #7
 80018a6:	2b04      	cmp	r3, #4
 80018a8:	bf28      	it	cs
 80018aa:	2304      	movcs	r3, #4
 80018ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018ae:	69fb      	ldr	r3, [r7, #28]
 80018b0:	3304      	adds	r3, #4
 80018b2:	2b06      	cmp	r3, #6
 80018b4:	d902      	bls.n	80018bc <NVIC_EncodePriority+0x30>
 80018b6:	69fb      	ldr	r3, [r7, #28]
 80018b8:	3b03      	subs	r3, #3
 80018ba:	e000      	b.n	80018be <NVIC_EncodePriority+0x32>
 80018bc:	2300      	movs	r3, #0
 80018be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018c0:	f04f 32ff 	mov.w	r2, #4294967295
 80018c4:	69bb      	ldr	r3, [r7, #24]
 80018c6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ca:	43da      	mvns	r2, r3
 80018cc:	68bb      	ldr	r3, [r7, #8]
 80018ce:	401a      	ands	r2, r3
 80018d0:	697b      	ldr	r3, [r7, #20]
 80018d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018d4:	f04f 31ff 	mov.w	r1, #4294967295
 80018d8:	697b      	ldr	r3, [r7, #20]
 80018da:	fa01 f303 	lsl.w	r3, r1, r3
 80018de:	43d9      	mvns	r1, r3
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018e4:	4313      	orrs	r3, r2
         );
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	3724      	adds	r7, #36	@ 0x24
 80018ea:	46bd      	mov	sp, r7
 80018ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f0:	4770      	bx	lr
	...

080018f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	3b01      	subs	r3, #1
 8001900:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001904:	d301      	bcc.n	800190a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001906:	2301      	movs	r3, #1
 8001908:	e00f      	b.n	800192a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800190a:	4a0a      	ldr	r2, [pc, #40]	@ (8001934 <SysTick_Config+0x40>)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	3b01      	subs	r3, #1
 8001910:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001912:	210f      	movs	r1, #15
 8001914:	f04f 30ff 	mov.w	r0, #4294967295
 8001918:	f7ff ff8e 	bl	8001838 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800191c:	4b05      	ldr	r3, [pc, #20]	@ (8001934 <SysTick_Config+0x40>)
 800191e:	2200      	movs	r2, #0
 8001920:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001922:	4b04      	ldr	r3, [pc, #16]	@ (8001934 <SysTick_Config+0x40>)
 8001924:	2207      	movs	r2, #7
 8001926:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001928:	2300      	movs	r3, #0
}
 800192a:	4618      	mov	r0, r3
 800192c:	3708      	adds	r7, #8
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	e000e010 	.word	0xe000e010

08001938 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001940:	6878      	ldr	r0, [r7, #4]
 8001942:	f7ff ff29 	bl	8001798 <__NVIC_SetPriorityGrouping>
}
 8001946:	bf00      	nop
 8001948:	3708      	adds	r7, #8
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}

0800194e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800194e:	b580      	push	{r7, lr}
 8001950:	b086      	sub	sp, #24
 8001952:	af00      	add	r7, sp, #0
 8001954:	4603      	mov	r3, r0
 8001956:	60b9      	str	r1, [r7, #8]
 8001958:	607a      	str	r2, [r7, #4]
 800195a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800195c:	2300      	movs	r3, #0
 800195e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001960:	f7ff ff3e 	bl	80017e0 <__NVIC_GetPriorityGrouping>
 8001964:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001966:	687a      	ldr	r2, [r7, #4]
 8001968:	68b9      	ldr	r1, [r7, #8]
 800196a:	6978      	ldr	r0, [r7, #20]
 800196c:	f7ff ff8e 	bl	800188c <NVIC_EncodePriority>
 8001970:	4602      	mov	r2, r0
 8001972:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001976:	4611      	mov	r1, r2
 8001978:	4618      	mov	r0, r3
 800197a:	f7ff ff5d 	bl	8001838 <__NVIC_SetPriority>
}
 800197e:	bf00      	nop
 8001980:	3718      	adds	r7, #24
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}

08001986 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001986:	b580      	push	{r7, lr}
 8001988:	b082      	sub	sp, #8
 800198a:	af00      	add	r7, sp, #0
 800198c:	4603      	mov	r3, r0
 800198e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001990:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001994:	4618      	mov	r0, r3
 8001996:	f7ff ff31 	bl	80017fc <__NVIC_EnableIRQ>
}
 800199a:	bf00      	nop
 800199c:	3708      	adds	r7, #8
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}

080019a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019a2:	b580      	push	{r7, lr}
 80019a4:	b082      	sub	sp, #8
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019aa:	6878      	ldr	r0, [r7, #4]
 80019ac:	f7ff ffa2 	bl	80018f4 <SysTick_Config>
 80019b0:	4603      	mov	r3, r0
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	3708      	adds	r7, #8
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
	...

080019bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019bc:	b480      	push	{r7}
 80019be:	b089      	sub	sp, #36	@ 0x24
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
 80019c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80019c6:	2300      	movs	r3, #0
 80019c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80019ca:	2300      	movs	r3, #0
 80019cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80019ce:	2300      	movs	r3, #0
 80019d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019d2:	2300      	movs	r3, #0
 80019d4:	61fb      	str	r3, [r7, #28]
 80019d6:	e159      	b.n	8001c8c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80019d8:	2201      	movs	r2, #1
 80019da:	69fb      	ldr	r3, [r7, #28]
 80019dc:	fa02 f303 	lsl.w	r3, r2, r3
 80019e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	697a      	ldr	r2, [r7, #20]
 80019e8:	4013      	ands	r3, r2
 80019ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80019ec:	693a      	ldr	r2, [r7, #16]
 80019ee:	697b      	ldr	r3, [r7, #20]
 80019f0:	429a      	cmp	r2, r3
 80019f2:	f040 8148 	bne.w	8001c86 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	f003 0303 	and.w	r3, r3, #3
 80019fe:	2b01      	cmp	r3, #1
 8001a00:	d005      	beq.n	8001a0e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	685b      	ldr	r3, [r3, #4]
 8001a06:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a0a:	2b02      	cmp	r3, #2
 8001a0c:	d130      	bne.n	8001a70 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	689b      	ldr	r3, [r3, #8]
 8001a12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a14:	69fb      	ldr	r3, [r7, #28]
 8001a16:	005b      	lsls	r3, r3, #1
 8001a18:	2203      	movs	r2, #3
 8001a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1e:	43db      	mvns	r3, r3
 8001a20:	69ba      	ldr	r2, [r7, #24]
 8001a22:	4013      	ands	r3, r2
 8001a24:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	68da      	ldr	r2, [r3, #12]
 8001a2a:	69fb      	ldr	r3, [r7, #28]
 8001a2c:	005b      	lsls	r3, r3, #1
 8001a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a32:	69ba      	ldr	r2, [r7, #24]
 8001a34:	4313      	orrs	r3, r2
 8001a36:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	69ba      	ldr	r2, [r7, #24]
 8001a3c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a44:	2201      	movs	r2, #1
 8001a46:	69fb      	ldr	r3, [r7, #28]
 8001a48:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4c:	43db      	mvns	r3, r3
 8001a4e:	69ba      	ldr	r2, [r7, #24]
 8001a50:	4013      	ands	r3, r2
 8001a52:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	091b      	lsrs	r3, r3, #4
 8001a5a:	f003 0201 	and.w	r2, r3, #1
 8001a5e:	69fb      	ldr	r3, [r7, #28]
 8001a60:	fa02 f303 	lsl.w	r3, r2, r3
 8001a64:	69ba      	ldr	r2, [r7, #24]
 8001a66:	4313      	orrs	r3, r2
 8001a68:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	69ba      	ldr	r2, [r7, #24]
 8001a6e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	f003 0303 	and.w	r3, r3, #3
 8001a78:	2b03      	cmp	r3, #3
 8001a7a:	d017      	beq.n	8001aac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	68db      	ldr	r3, [r3, #12]
 8001a80:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a82:	69fb      	ldr	r3, [r7, #28]
 8001a84:	005b      	lsls	r3, r3, #1
 8001a86:	2203      	movs	r2, #3
 8001a88:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8c:	43db      	mvns	r3, r3
 8001a8e:	69ba      	ldr	r2, [r7, #24]
 8001a90:	4013      	ands	r3, r2
 8001a92:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	689a      	ldr	r2, [r3, #8]
 8001a98:	69fb      	ldr	r3, [r7, #28]
 8001a9a:	005b      	lsls	r3, r3, #1
 8001a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa0:	69ba      	ldr	r2, [r7, #24]
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	69ba      	ldr	r2, [r7, #24]
 8001aaa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	f003 0303 	and.w	r3, r3, #3
 8001ab4:	2b02      	cmp	r3, #2
 8001ab6:	d123      	bne.n	8001b00 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ab8:	69fb      	ldr	r3, [r7, #28]
 8001aba:	08da      	lsrs	r2, r3, #3
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	3208      	adds	r2, #8
 8001ac0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ac4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001ac6:	69fb      	ldr	r3, [r7, #28]
 8001ac8:	f003 0307 	and.w	r3, r3, #7
 8001acc:	009b      	lsls	r3, r3, #2
 8001ace:	220f      	movs	r2, #15
 8001ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad4:	43db      	mvns	r3, r3
 8001ad6:	69ba      	ldr	r2, [r7, #24]
 8001ad8:	4013      	ands	r3, r2
 8001ada:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	691a      	ldr	r2, [r3, #16]
 8001ae0:	69fb      	ldr	r3, [r7, #28]
 8001ae2:	f003 0307 	and.w	r3, r3, #7
 8001ae6:	009b      	lsls	r3, r3, #2
 8001ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8001aec:	69ba      	ldr	r2, [r7, #24]
 8001aee:	4313      	orrs	r3, r2
 8001af0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001af2:	69fb      	ldr	r3, [r7, #28]
 8001af4:	08da      	lsrs	r2, r3, #3
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	3208      	adds	r2, #8
 8001afa:	69b9      	ldr	r1, [r7, #24]
 8001afc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b06:	69fb      	ldr	r3, [r7, #28]
 8001b08:	005b      	lsls	r3, r3, #1
 8001b0a:	2203      	movs	r2, #3
 8001b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b10:	43db      	mvns	r3, r3
 8001b12:	69ba      	ldr	r2, [r7, #24]
 8001b14:	4013      	ands	r3, r2
 8001b16:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	f003 0203 	and.w	r2, r3, #3
 8001b20:	69fb      	ldr	r3, [r7, #28]
 8001b22:	005b      	lsls	r3, r3, #1
 8001b24:	fa02 f303 	lsl.w	r3, r2, r3
 8001b28:	69ba      	ldr	r2, [r7, #24]
 8001b2a:	4313      	orrs	r3, r2
 8001b2c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	69ba      	ldr	r2, [r7, #24]
 8001b32:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	f000 80a2 	beq.w	8001c86 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b42:	2300      	movs	r3, #0
 8001b44:	60fb      	str	r3, [r7, #12]
 8001b46:	4b57      	ldr	r3, [pc, #348]	@ (8001ca4 <HAL_GPIO_Init+0x2e8>)
 8001b48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b4a:	4a56      	ldr	r2, [pc, #344]	@ (8001ca4 <HAL_GPIO_Init+0x2e8>)
 8001b4c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b50:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b52:	4b54      	ldr	r3, [pc, #336]	@ (8001ca4 <HAL_GPIO_Init+0x2e8>)
 8001b54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b5a:	60fb      	str	r3, [r7, #12]
 8001b5c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b5e:	4a52      	ldr	r2, [pc, #328]	@ (8001ca8 <HAL_GPIO_Init+0x2ec>)
 8001b60:	69fb      	ldr	r3, [r7, #28]
 8001b62:	089b      	lsrs	r3, r3, #2
 8001b64:	3302      	adds	r3, #2
 8001b66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001b6c:	69fb      	ldr	r3, [r7, #28]
 8001b6e:	f003 0303 	and.w	r3, r3, #3
 8001b72:	009b      	lsls	r3, r3, #2
 8001b74:	220f      	movs	r2, #15
 8001b76:	fa02 f303 	lsl.w	r3, r2, r3
 8001b7a:	43db      	mvns	r3, r3
 8001b7c:	69ba      	ldr	r2, [r7, #24]
 8001b7e:	4013      	ands	r3, r2
 8001b80:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	4a49      	ldr	r2, [pc, #292]	@ (8001cac <HAL_GPIO_Init+0x2f0>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d019      	beq.n	8001bbe <HAL_GPIO_Init+0x202>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	4a48      	ldr	r2, [pc, #288]	@ (8001cb0 <HAL_GPIO_Init+0x2f4>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d013      	beq.n	8001bba <HAL_GPIO_Init+0x1fe>
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	4a47      	ldr	r2, [pc, #284]	@ (8001cb4 <HAL_GPIO_Init+0x2f8>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d00d      	beq.n	8001bb6 <HAL_GPIO_Init+0x1fa>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	4a46      	ldr	r2, [pc, #280]	@ (8001cb8 <HAL_GPIO_Init+0x2fc>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d007      	beq.n	8001bb2 <HAL_GPIO_Init+0x1f6>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	4a45      	ldr	r2, [pc, #276]	@ (8001cbc <HAL_GPIO_Init+0x300>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d101      	bne.n	8001bae <HAL_GPIO_Init+0x1f2>
 8001baa:	2304      	movs	r3, #4
 8001bac:	e008      	b.n	8001bc0 <HAL_GPIO_Init+0x204>
 8001bae:	2307      	movs	r3, #7
 8001bb0:	e006      	b.n	8001bc0 <HAL_GPIO_Init+0x204>
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	e004      	b.n	8001bc0 <HAL_GPIO_Init+0x204>
 8001bb6:	2302      	movs	r3, #2
 8001bb8:	e002      	b.n	8001bc0 <HAL_GPIO_Init+0x204>
 8001bba:	2301      	movs	r3, #1
 8001bbc:	e000      	b.n	8001bc0 <HAL_GPIO_Init+0x204>
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	69fa      	ldr	r2, [r7, #28]
 8001bc2:	f002 0203 	and.w	r2, r2, #3
 8001bc6:	0092      	lsls	r2, r2, #2
 8001bc8:	4093      	lsls	r3, r2
 8001bca:	69ba      	ldr	r2, [r7, #24]
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001bd0:	4935      	ldr	r1, [pc, #212]	@ (8001ca8 <HAL_GPIO_Init+0x2ec>)
 8001bd2:	69fb      	ldr	r3, [r7, #28]
 8001bd4:	089b      	lsrs	r3, r3, #2
 8001bd6:	3302      	adds	r3, #2
 8001bd8:	69ba      	ldr	r2, [r7, #24]
 8001bda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001bde:	4b38      	ldr	r3, [pc, #224]	@ (8001cc0 <HAL_GPIO_Init+0x304>)
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001be4:	693b      	ldr	r3, [r7, #16]
 8001be6:	43db      	mvns	r3, r3
 8001be8:	69ba      	ldr	r2, [r7, #24]
 8001bea:	4013      	ands	r3, r2
 8001bec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d003      	beq.n	8001c02 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001bfa:	69ba      	ldr	r2, [r7, #24]
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	4313      	orrs	r3, r2
 8001c00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c02:	4a2f      	ldr	r2, [pc, #188]	@ (8001cc0 <HAL_GPIO_Init+0x304>)
 8001c04:	69bb      	ldr	r3, [r7, #24]
 8001c06:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c08:	4b2d      	ldr	r3, [pc, #180]	@ (8001cc0 <HAL_GPIO_Init+0x304>)
 8001c0a:	68db      	ldr	r3, [r3, #12]
 8001c0c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c0e:	693b      	ldr	r3, [r7, #16]
 8001c10:	43db      	mvns	r3, r3
 8001c12:	69ba      	ldr	r2, [r7, #24]
 8001c14:	4013      	ands	r3, r2
 8001c16:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d003      	beq.n	8001c2c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001c24:	69ba      	ldr	r2, [r7, #24]
 8001c26:	693b      	ldr	r3, [r7, #16]
 8001c28:	4313      	orrs	r3, r2
 8001c2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c2c:	4a24      	ldr	r2, [pc, #144]	@ (8001cc0 <HAL_GPIO_Init+0x304>)
 8001c2e:	69bb      	ldr	r3, [r7, #24]
 8001c30:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001c32:	4b23      	ldr	r3, [pc, #140]	@ (8001cc0 <HAL_GPIO_Init+0x304>)
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c38:	693b      	ldr	r3, [r7, #16]
 8001c3a:	43db      	mvns	r3, r3
 8001c3c:	69ba      	ldr	r2, [r7, #24]
 8001c3e:	4013      	ands	r3, r2
 8001c40:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d003      	beq.n	8001c56 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001c4e:	69ba      	ldr	r2, [r7, #24]
 8001c50:	693b      	ldr	r3, [r7, #16]
 8001c52:	4313      	orrs	r3, r2
 8001c54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001c56:	4a1a      	ldr	r2, [pc, #104]	@ (8001cc0 <HAL_GPIO_Init+0x304>)
 8001c58:	69bb      	ldr	r3, [r7, #24]
 8001c5a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c5c:	4b18      	ldr	r3, [pc, #96]	@ (8001cc0 <HAL_GPIO_Init+0x304>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c62:	693b      	ldr	r3, [r7, #16]
 8001c64:	43db      	mvns	r3, r3
 8001c66:	69ba      	ldr	r2, [r7, #24]
 8001c68:	4013      	ands	r3, r2
 8001c6a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d003      	beq.n	8001c80 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001c78:	69ba      	ldr	r2, [r7, #24]
 8001c7a:	693b      	ldr	r3, [r7, #16]
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001c80:	4a0f      	ldr	r2, [pc, #60]	@ (8001cc0 <HAL_GPIO_Init+0x304>)
 8001c82:	69bb      	ldr	r3, [r7, #24]
 8001c84:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c86:	69fb      	ldr	r3, [r7, #28]
 8001c88:	3301      	adds	r3, #1
 8001c8a:	61fb      	str	r3, [r7, #28]
 8001c8c:	69fb      	ldr	r3, [r7, #28]
 8001c8e:	2b0f      	cmp	r3, #15
 8001c90:	f67f aea2 	bls.w	80019d8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001c94:	bf00      	nop
 8001c96:	bf00      	nop
 8001c98:	3724      	adds	r7, #36	@ 0x24
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca0:	4770      	bx	lr
 8001ca2:	bf00      	nop
 8001ca4:	40023800 	.word	0x40023800
 8001ca8:	40013800 	.word	0x40013800
 8001cac:	40020000 	.word	0x40020000
 8001cb0:	40020400 	.word	0x40020400
 8001cb4:	40020800 	.word	0x40020800
 8001cb8:	40020c00 	.word	0x40020c00
 8001cbc:	40021000 	.word	0x40021000
 8001cc0:	40013c00 	.word	0x40013c00

08001cc4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b085      	sub	sp, #20
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
 8001ccc:	460b      	mov	r3, r1
 8001cce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	691a      	ldr	r2, [r3, #16]
 8001cd4:	887b      	ldrh	r3, [r7, #2]
 8001cd6:	4013      	ands	r3, r2
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d002      	beq.n	8001ce2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	73fb      	strb	r3, [r7, #15]
 8001ce0:	e001      	b.n	8001ce6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001ce6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ce8:	4618      	mov	r0, r3
 8001cea:	3714      	adds	r7, #20
 8001cec:	46bd      	mov	sp, r7
 8001cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf2:	4770      	bx	lr

08001cf4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b082      	sub	sp, #8
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001cfe:	4b08      	ldr	r3, [pc, #32]	@ (8001d20 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001d00:	695a      	ldr	r2, [r3, #20]
 8001d02:	88fb      	ldrh	r3, [r7, #6]
 8001d04:	4013      	ands	r3, r2
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d006      	beq.n	8001d18 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001d0a:	4a05      	ldr	r2, [pc, #20]	@ (8001d20 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001d0c:	88fb      	ldrh	r3, [r7, #6]
 8001d0e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001d10:	88fb      	ldrh	r3, [r7, #6]
 8001d12:	4618      	mov	r0, r3
 8001d14:	f7ff fa92 	bl	800123c <HAL_GPIO_EXTI_Callback>
  }
}
 8001d18:	bf00      	nop
 8001d1a:	3708      	adds	r7, #8
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	40013c00 	.word	0x40013c00

08001d24 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b086      	sub	sp, #24
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d101      	bne.n	8001d36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
 8001d34:	e267      	b.n	8002206 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f003 0301 	and.w	r3, r3, #1
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d075      	beq.n	8001e2e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001d42:	4b88      	ldr	r3, [pc, #544]	@ (8001f64 <HAL_RCC_OscConfig+0x240>)
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	f003 030c 	and.w	r3, r3, #12
 8001d4a:	2b04      	cmp	r3, #4
 8001d4c:	d00c      	beq.n	8001d68 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d4e:	4b85      	ldr	r3, [pc, #532]	@ (8001f64 <HAL_RCC_OscConfig+0x240>)
 8001d50:	689b      	ldr	r3, [r3, #8]
 8001d52:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001d56:	2b08      	cmp	r3, #8
 8001d58:	d112      	bne.n	8001d80 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d5a:	4b82      	ldr	r3, [pc, #520]	@ (8001f64 <HAL_RCC_OscConfig+0x240>)
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d62:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001d66:	d10b      	bne.n	8001d80 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d68:	4b7e      	ldr	r3, [pc, #504]	@ (8001f64 <HAL_RCC_OscConfig+0x240>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d05b      	beq.n	8001e2c <HAL_RCC_OscConfig+0x108>
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d157      	bne.n	8001e2c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	e242      	b.n	8002206 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d88:	d106      	bne.n	8001d98 <HAL_RCC_OscConfig+0x74>
 8001d8a:	4b76      	ldr	r3, [pc, #472]	@ (8001f64 <HAL_RCC_OscConfig+0x240>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4a75      	ldr	r2, [pc, #468]	@ (8001f64 <HAL_RCC_OscConfig+0x240>)
 8001d90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d94:	6013      	str	r3, [r2, #0]
 8001d96:	e01d      	b.n	8001dd4 <HAL_RCC_OscConfig+0xb0>
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001da0:	d10c      	bne.n	8001dbc <HAL_RCC_OscConfig+0x98>
 8001da2:	4b70      	ldr	r3, [pc, #448]	@ (8001f64 <HAL_RCC_OscConfig+0x240>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4a6f      	ldr	r2, [pc, #444]	@ (8001f64 <HAL_RCC_OscConfig+0x240>)
 8001da8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001dac:	6013      	str	r3, [r2, #0]
 8001dae:	4b6d      	ldr	r3, [pc, #436]	@ (8001f64 <HAL_RCC_OscConfig+0x240>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4a6c      	ldr	r2, [pc, #432]	@ (8001f64 <HAL_RCC_OscConfig+0x240>)
 8001db4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001db8:	6013      	str	r3, [r2, #0]
 8001dba:	e00b      	b.n	8001dd4 <HAL_RCC_OscConfig+0xb0>
 8001dbc:	4b69      	ldr	r3, [pc, #420]	@ (8001f64 <HAL_RCC_OscConfig+0x240>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a68      	ldr	r2, [pc, #416]	@ (8001f64 <HAL_RCC_OscConfig+0x240>)
 8001dc2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001dc6:	6013      	str	r3, [r2, #0]
 8001dc8:	4b66      	ldr	r3, [pc, #408]	@ (8001f64 <HAL_RCC_OscConfig+0x240>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a65      	ldr	r2, [pc, #404]	@ (8001f64 <HAL_RCC_OscConfig+0x240>)
 8001dce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001dd2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d013      	beq.n	8001e04 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ddc:	f7ff fcac 	bl	8001738 <HAL_GetTick>
 8001de0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001de2:	e008      	b.n	8001df6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001de4:	f7ff fca8 	bl	8001738 <HAL_GetTick>
 8001de8:	4602      	mov	r2, r0
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	1ad3      	subs	r3, r2, r3
 8001dee:	2b64      	cmp	r3, #100	@ 0x64
 8001df0:	d901      	bls.n	8001df6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001df2:	2303      	movs	r3, #3
 8001df4:	e207      	b.n	8002206 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001df6:	4b5b      	ldr	r3, [pc, #364]	@ (8001f64 <HAL_RCC_OscConfig+0x240>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d0f0      	beq.n	8001de4 <HAL_RCC_OscConfig+0xc0>
 8001e02:	e014      	b.n	8001e2e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e04:	f7ff fc98 	bl	8001738 <HAL_GetTick>
 8001e08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e0a:	e008      	b.n	8001e1e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e0c:	f7ff fc94 	bl	8001738 <HAL_GetTick>
 8001e10:	4602      	mov	r2, r0
 8001e12:	693b      	ldr	r3, [r7, #16]
 8001e14:	1ad3      	subs	r3, r2, r3
 8001e16:	2b64      	cmp	r3, #100	@ 0x64
 8001e18:	d901      	bls.n	8001e1e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001e1a:	2303      	movs	r3, #3
 8001e1c:	e1f3      	b.n	8002206 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e1e:	4b51      	ldr	r3, [pc, #324]	@ (8001f64 <HAL_RCC_OscConfig+0x240>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d1f0      	bne.n	8001e0c <HAL_RCC_OscConfig+0xe8>
 8001e2a:	e000      	b.n	8001e2e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f003 0302 	and.w	r3, r3, #2
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d063      	beq.n	8001f02 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001e3a:	4b4a      	ldr	r3, [pc, #296]	@ (8001f64 <HAL_RCC_OscConfig+0x240>)
 8001e3c:	689b      	ldr	r3, [r3, #8]
 8001e3e:	f003 030c 	and.w	r3, r3, #12
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d00b      	beq.n	8001e5e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e46:	4b47      	ldr	r3, [pc, #284]	@ (8001f64 <HAL_RCC_OscConfig+0x240>)
 8001e48:	689b      	ldr	r3, [r3, #8]
 8001e4a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001e4e:	2b08      	cmp	r3, #8
 8001e50:	d11c      	bne.n	8001e8c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e52:	4b44      	ldr	r3, [pc, #272]	@ (8001f64 <HAL_RCC_OscConfig+0x240>)
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d116      	bne.n	8001e8c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e5e:	4b41      	ldr	r3, [pc, #260]	@ (8001f64 <HAL_RCC_OscConfig+0x240>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f003 0302 	and.w	r3, r3, #2
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d005      	beq.n	8001e76 <HAL_RCC_OscConfig+0x152>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	68db      	ldr	r3, [r3, #12]
 8001e6e:	2b01      	cmp	r3, #1
 8001e70:	d001      	beq.n	8001e76 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001e72:	2301      	movs	r3, #1
 8001e74:	e1c7      	b.n	8002206 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e76:	4b3b      	ldr	r3, [pc, #236]	@ (8001f64 <HAL_RCC_OscConfig+0x240>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	691b      	ldr	r3, [r3, #16]
 8001e82:	00db      	lsls	r3, r3, #3
 8001e84:	4937      	ldr	r1, [pc, #220]	@ (8001f64 <HAL_RCC_OscConfig+0x240>)
 8001e86:	4313      	orrs	r3, r2
 8001e88:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e8a:	e03a      	b.n	8001f02 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d020      	beq.n	8001ed6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e94:	4b34      	ldr	r3, [pc, #208]	@ (8001f68 <HAL_RCC_OscConfig+0x244>)
 8001e96:	2201      	movs	r2, #1
 8001e98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e9a:	f7ff fc4d 	bl	8001738 <HAL_GetTick>
 8001e9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ea0:	e008      	b.n	8001eb4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ea2:	f7ff fc49 	bl	8001738 <HAL_GetTick>
 8001ea6:	4602      	mov	r2, r0
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	1ad3      	subs	r3, r2, r3
 8001eac:	2b02      	cmp	r3, #2
 8001eae:	d901      	bls.n	8001eb4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001eb0:	2303      	movs	r3, #3
 8001eb2:	e1a8      	b.n	8002206 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001eb4:	4b2b      	ldr	r3, [pc, #172]	@ (8001f64 <HAL_RCC_OscConfig+0x240>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f003 0302 	and.w	r3, r3, #2
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d0f0      	beq.n	8001ea2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ec0:	4b28      	ldr	r3, [pc, #160]	@ (8001f64 <HAL_RCC_OscConfig+0x240>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	691b      	ldr	r3, [r3, #16]
 8001ecc:	00db      	lsls	r3, r3, #3
 8001ece:	4925      	ldr	r1, [pc, #148]	@ (8001f64 <HAL_RCC_OscConfig+0x240>)
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	600b      	str	r3, [r1, #0]
 8001ed4:	e015      	b.n	8001f02 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ed6:	4b24      	ldr	r3, [pc, #144]	@ (8001f68 <HAL_RCC_OscConfig+0x244>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001edc:	f7ff fc2c 	bl	8001738 <HAL_GetTick>
 8001ee0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ee2:	e008      	b.n	8001ef6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ee4:	f7ff fc28 	bl	8001738 <HAL_GetTick>
 8001ee8:	4602      	mov	r2, r0
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	1ad3      	subs	r3, r2, r3
 8001eee:	2b02      	cmp	r3, #2
 8001ef0:	d901      	bls.n	8001ef6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001ef2:	2303      	movs	r3, #3
 8001ef4:	e187      	b.n	8002206 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ef6:	4b1b      	ldr	r3, [pc, #108]	@ (8001f64 <HAL_RCC_OscConfig+0x240>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f003 0302 	and.w	r3, r3, #2
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d1f0      	bne.n	8001ee4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f003 0308 	and.w	r3, r3, #8
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d036      	beq.n	8001f7c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	695b      	ldr	r3, [r3, #20]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d016      	beq.n	8001f44 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f16:	4b15      	ldr	r3, [pc, #84]	@ (8001f6c <HAL_RCC_OscConfig+0x248>)
 8001f18:	2201      	movs	r2, #1
 8001f1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f1c:	f7ff fc0c 	bl	8001738 <HAL_GetTick>
 8001f20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f22:	e008      	b.n	8001f36 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f24:	f7ff fc08 	bl	8001738 <HAL_GetTick>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	1ad3      	subs	r3, r2, r3
 8001f2e:	2b02      	cmp	r3, #2
 8001f30:	d901      	bls.n	8001f36 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001f32:	2303      	movs	r3, #3
 8001f34:	e167      	b.n	8002206 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f36:	4b0b      	ldr	r3, [pc, #44]	@ (8001f64 <HAL_RCC_OscConfig+0x240>)
 8001f38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f3a:	f003 0302 	and.w	r3, r3, #2
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d0f0      	beq.n	8001f24 <HAL_RCC_OscConfig+0x200>
 8001f42:	e01b      	b.n	8001f7c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f44:	4b09      	ldr	r3, [pc, #36]	@ (8001f6c <HAL_RCC_OscConfig+0x248>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f4a:	f7ff fbf5 	bl	8001738 <HAL_GetTick>
 8001f4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f50:	e00e      	b.n	8001f70 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f52:	f7ff fbf1 	bl	8001738 <HAL_GetTick>
 8001f56:	4602      	mov	r2, r0
 8001f58:	693b      	ldr	r3, [r7, #16]
 8001f5a:	1ad3      	subs	r3, r2, r3
 8001f5c:	2b02      	cmp	r3, #2
 8001f5e:	d907      	bls.n	8001f70 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001f60:	2303      	movs	r3, #3
 8001f62:	e150      	b.n	8002206 <HAL_RCC_OscConfig+0x4e2>
 8001f64:	40023800 	.word	0x40023800
 8001f68:	42470000 	.word	0x42470000
 8001f6c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f70:	4b88      	ldr	r3, [pc, #544]	@ (8002194 <HAL_RCC_OscConfig+0x470>)
 8001f72:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f74:	f003 0302 	and.w	r3, r3, #2
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d1ea      	bne.n	8001f52 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f003 0304 	and.w	r3, r3, #4
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	f000 8097 	beq.w	80020b8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f8e:	4b81      	ldr	r3, [pc, #516]	@ (8002194 <HAL_RCC_OscConfig+0x470>)
 8001f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d10f      	bne.n	8001fba <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	60bb      	str	r3, [r7, #8]
 8001f9e:	4b7d      	ldr	r3, [pc, #500]	@ (8002194 <HAL_RCC_OscConfig+0x470>)
 8001fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fa2:	4a7c      	ldr	r2, [pc, #496]	@ (8002194 <HAL_RCC_OscConfig+0x470>)
 8001fa4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fa8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001faa:	4b7a      	ldr	r3, [pc, #488]	@ (8002194 <HAL_RCC_OscConfig+0x470>)
 8001fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fb2:	60bb      	str	r3, [r7, #8]
 8001fb4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fba:	4b77      	ldr	r3, [pc, #476]	@ (8002198 <HAL_RCC_OscConfig+0x474>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d118      	bne.n	8001ff8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fc6:	4b74      	ldr	r3, [pc, #464]	@ (8002198 <HAL_RCC_OscConfig+0x474>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4a73      	ldr	r2, [pc, #460]	@ (8002198 <HAL_RCC_OscConfig+0x474>)
 8001fcc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fd0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fd2:	f7ff fbb1 	bl	8001738 <HAL_GetTick>
 8001fd6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fd8:	e008      	b.n	8001fec <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fda:	f7ff fbad 	bl	8001738 <HAL_GetTick>
 8001fde:	4602      	mov	r2, r0
 8001fe0:	693b      	ldr	r3, [r7, #16]
 8001fe2:	1ad3      	subs	r3, r2, r3
 8001fe4:	2b02      	cmp	r3, #2
 8001fe6:	d901      	bls.n	8001fec <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001fe8:	2303      	movs	r3, #3
 8001fea:	e10c      	b.n	8002206 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fec:	4b6a      	ldr	r3, [pc, #424]	@ (8002198 <HAL_RCC_OscConfig+0x474>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d0f0      	beq.n	8001fda <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	689b      	ldr	r3, [r3, #8]
 8001ffc:	2b01      	cmp	r3, #1
 8001ffe:	d106      	bne.n	800200e <HAL_RCC_OscConfig+0x2ea>
 8002000:	4b64      	ldr	r3, [pc, #400]	@ (8002194 <HAL_RCC_OscConfig+0x470>)
 8002002:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002004:	4a63      	ldr	r2, [pc, #396]	@ (8002194 <HAL_RCC_OscConfig+0x470>)
 8002006:	f043 0301 	orr.w	r3, r3, #1
 800200a:	6713      	str	r3, [r2, #112]	@ 0x70
 800200c:	e01c      	b.n	8002048 <HAL_RCC_OscConfig+0x324>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	689b      	ldr	r3, [r3, #8]
 8002012:	2b05      	cmp	r3, #5
 8002014:	d10c      	bne.n	8002030 <HAL_RCC_OscConfig+0x30c>
 8002016:	4b5f      	ldr	r3, [pc, #380]	@ (8002194 <HAL_RCC_OscConfig+0x470>)
 8002018:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800201a:	4a5e      	ldr	r2, [pc, #376]	@ (8002194 <HAL_RCC_OscConfig+0x470>)
 800201c:	f043 0304 	orr.w	r3, r3, #4
 8002020:	6713      	str	r3, [r2, #112]	@ 0x70
 8002022:	4b5c      	ldr	r3, [pc, #368]	@ (8002194 <HAL_RCC_OscConfig+0x470>)
 8002024:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002026:	4a5b      	ldr	r2, [pc, #364]	@ (8002194 <HAL_RCC_OscConfig+0x470>)
 8002028:	f043 0301 	orr.w	r3, r3, #1
 800202c:	6713      	str	r3, [r2, #112]	@ 0x70
 800202e:	e00b      	b.n	8002048 <HAL_RCC_OscConfig+0x324>
 8002030:	4b58      	ldr	r3, [pc, #352]	@ (8002194 <HAL_RCC_OscConfig+0x470>)
 8002032:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002034:	4a57      	ldr	r2, [pc, #348]	@ (8002194 <HAL_RCC_OscConfig+0x470>)
 8002036:	f023 0301 	bic.w	r3, r3, #1
 800203a:	6713      	str	r3, [r2, #112]	@ 0x70
 800203c:	4b55      	ldr	r3, [pc, #340]	@ (8002194 <HAL_RCC_OscConfig+0x470>)
 800203e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002040:	4a54      	ldr	r2, [pc, #336]	@ (8002194 <HAL_RCC_OscConfig+0x470>)
 8002042:	f023 0304 	bic.w	r3, r3, #4
 8002046:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	689b      	ldr	r3, [r3, #8]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d015      	beq.n	800207c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002050:	f7ff fb72 	bl	8001738 <HAL_GetTick>
 8002054:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002056:	e00a      	b.n	800206e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002058:	f7ff fb6e 	bl	8001738 <HAL_GetTick>
 800205c:	4602      	mov	r2, r0
 800205e:	693b      	ldr	r3, [r7, #16]
 8002060:	1ad3      	subs	r3, r2, r3
 8002062:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002066:	4293      	cmp	r3, r2
 8002068:	d901      	bls.n	800206e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800206a:	2303      	movs	r3, #3
 800206c:	e0cb      	b.n	8002206 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800206e:	4b49      	ldr	r3, [pc, #292]	@ (8002194 <HAL_RCC_OscConfig+0x470>)
 8002070:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002072:	f003 0302 	and.w	r3, r3, #2
 8002076:	2b00      	cmp	r3, #0
 8002078:	d0ee      	beq.n	8002058 <HAL_RCC_OscConfig+0x334>
 800207a:	e014      	b.n	80020a6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800207c:	f7ff fb5c 	bl	8001738 <HAL_GetTick>
 8002080:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002082:	e00a      	b.n	800209a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002084:	f7ff fb58 	bl	8001738 <HAL_GetTick>
 8002088:	4602      	mov	r2, r0
 800208a:	693b      	ldr	r3, [r7, #16]
 800208c:	1ad3      	subs	r3, r2, r3
 800208e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002092:	4293      	cmp	r3, r2
 8002094:	d901      	bls.n	800209a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002096:	2303      	movs	r3, #3
 8002098:	e0b5      	b.n	8002206 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800209a:	4b3e      	ldr	r3, [pc, #248]	@ (8002194 <HAL_RCC_OscConfig+0x470>)
 800209c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800209e:	f003 0302 	and.w	r3, r3, #2
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d1ee      	bne.n	8002084 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80020a6:	7dfb      	ldrb	r3, [r7, #23]
 80020a8:	2b01      	cmp	r3, #1
 80020aa:	d105      	bne.n	80020b8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020ac:	4b39      	ldr	r3, [pc, #228]	@ (8002194 <HAL_RCC_OscConfig+0x470>)
 80020ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020b0:	4a38      	ldr	r2, [pc, #224]	@ (8002194 <HAL_RCC_OscConfig+0x470>)
 80020b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80020b6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	699b      	ldr	r3, [r3, #24]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	f000 80a1 	beq.w	8002204 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80020c2:	4b34      	ldr	r3, [pc, #208]	@ (8002194 <HAL_RCC_OscConfig+0x470>)
 80020c4:	689b      	ldr	r3, [r3, #8]
 80020c6:	f003 030c 	and.w	r3, r3, #12
 80020ca:	2b08      	cmp	r3, #8
 80020cc:	d05c      	beq.n	8002188 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	699b      	ldr	r3, [r3, #24]
 80020d2:	2b02      	cmp	r3, #2
 80020d4:	d141      	bne.n	800215a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020d6:	4b31      	ldr	r3, [pc, #196]	@ (800219c <HAL_RCC_OscConfig+0x478>)
 80020d8:	2200      	movs	r2, #0
 80020da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020dc:	f7ff fb2c 	bl	8001738 <HAL_GetTick>
 80020e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020e2:	e008      	b.n	80020f6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020e4:	f7ff fb28 	bl	8001738 <HAL_GetTick>
 80020e8:	4602      	mov	r2, r0
 80020ea:	693b      	ldr	r3, [r7, #16]
 80020ec:	1ad3      	subs	r3, r2, r3
 80020ee:	2b02      	cmp	r3, #2
 80020f0:	d901      	bls.n	80020f6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80020f2:	2303      	movs	r3, #3
 80020f4:	e087      	b.n	8002206 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020f6:	4b27      	ldr	r3, [pc, #156]	@ (8002194 <HAL_RCC_OscConfig+0x470>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d1f0      	bne.n	80020e4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	69da      	ldr	r2, [r3, #28]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6a1b      	ldr	r3, [r3, #32]
 800210a:	431a      	orrs	r2, r3
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002110:	019b      	lsls	r3, r3, #6
 8002112:	431a      	orrs	r2, r3
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002118:	085b      	lsrs	r3, r3, #1
 800211a:	3b01      	subs	r3, #1
 800211c:	041b      	lsls	r3, r3, #16
 800211e:	431a      	orrs	r2, r3
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002124:	061b      	lsls	r3, r3, #24
 8002126:	491b      	ldr	r1, [pc, #108]	@ (8002194 <HAL_RCC_OscConfig+0x470>)
 8002128:	4313      	orrs	r3, r2
 800212a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800212c:	4b1b      	ldr	r3, [pc, #108]	@ (800219c <HAL_RCC_OscConfig+0x478>)
 800212e:	2201      	movs	r2, #1
 8002130:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002132:	f7ff fb01 	bl	8001738 <HAL_GetTick>
 8002136:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002138:	e008      	b.n	800214c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800213a:	f7ff fafd 	bl	8001738 <HAL_GetTick>
 800213e:	4602      	mov	r2, r0
 8002140:	693b      	ldr	r3, [r7, #16]
 8002142:	1ad3      	subs	r3, r2, r3
 8002144:	2b02      	cmp	r3, #2
 8002146:	d901      	bls.n	800214c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002148:	2303      	movs	r3, #3
 800214a:	e05c      	b.n	8002206 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800214c:	4b11      	ldr	r3, [pc, #68]	@ (8002194 <HAL_RCC_OscConfig+0x470>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002154:	2b00      	cmp	r3, #0
 8002156:	d0f0      	beq.n	800213a <HAL_RCC_OscConfig+0x416>
 8002158:	e054      	b.n	8002204 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800215a:	4b10      	ldr	r3, [pc, #64]	@ (800219c <HAL_RCC_OscConfig+0x478>)
 800215c:	2200      	movs	r2, #0
 800215e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002160:	f7ff faea 	bl	8001738 <HAL_GetTick>
 8002164:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002166:	e008      	b.n	800217a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002168:	f7ff fae6 	bl	8001738 <HAL_GetTick>
 800216c:	4602      	mov	r2, r0
 800216e:	693b      	ldr	r3, [r7, #16]
 8002170:	1ad3      	subs	r3, r2, r3
 8002172:	2b02      	cmp	r3, #2
 8002174:	d901      	bls.n	800217a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002176:	2303      	movs	r3, #3
 8002178:	e045      	b.n	8002206 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800217a:	4b06      	ldr	r3, [pc, #24]	@ (8002194 <HAL_RCC_OscConfig+0x470>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002182:	2b00      	cmp	r3, #0
 8002184:	d1f0      	bne.n	8002168 <HAL_RCC_OscConfig+0x444>
 8002186:	e03d      	b.n	8002204 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	699b      	ldr	r3, [r3, #24]
 800218c:	2b01      	cmp	r3, #1
 800218e:	d107      	bne.n	80021a0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002190:	2301      	movs	r3, #1
 8002192:	e038      	b.n	8002206 <HAL_RCC_OscConfig+0x4e2>
 8002194:	40023800 	.word	0x40023800
 8002198:	40007000 	.word	0x40007000
 800219c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80021a0:	4b1b      	ldr	r3, [pc, #108]	@ (8002210 <HAL_RCC_OscConfig+0x4ec>)
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	699b      	ldr	r3, [r3, #24]
 80021aa:	2b01      	cmp	r3, #1
 80021ac:	d028      	beq.n	8002200 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80021b8:	429a      	cmp	r2, r3
 80021ba:	d121      	bne.n	8002200 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021c6:	429a      	cmp	r2, r3
 80021c8:	d11a      	bne.n	8002200 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80021ca:	68fa      	ldr	r2, [r7, #12]
 80021cc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80021d0:	4013      	ands	r3, r2
 80021d2:	687a      	ldr	r2, [r7, #4]
 80021d4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80021d6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80021d8:	4293      	cmp	r3, r2
 80021da:	d111      	bne.n	8002200 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021e6:	085b      	lsrs	r3, r3, #1
 80021e8:	3b01      	subs	r3, #1
 80021ea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80021ec:	429a      	cmp	r2, r3
 80021ee:	d107      	bne.n	8002200 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021fa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80021fc:	429a      	cmp	r2, r3
 80021fe:	d001      	beq.n	8002204 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002200:	2301      	movs	r3, #1
 8002202:	e000      	b.n	8002206 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002204:	2300      	movs	r3, #0
}
 8002206:	4618      	mov	r0, r3
 8002208:	3718      	adds	r7, #24
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	40023800 	.word	0x40023800

08002214 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b084      	sub	sp, #16
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
 800221c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d101      	bne.n	8002228 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002224:	2301      	movs	r3, #1
 8002226:	e0cc      	b.n	80023c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002228:	4b68      	ldr	r3, [pc, #416]	@ (80023cc <HAL_RCC_ClockConfig+0x1b8>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f003 0307 	and.w	r3, r3, #7
 8002230:	683a      	ldr	r2, [r7, #0]
 8002232:	429a      	cmp	r2, r3
 8002234:	d90c      	bls.n	8002250 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002236:	4b65      	ldr	r3, [pc, #404]	@ (80023cc <HAL_RCC_ClockConfig+0x1b8>)
 8002238:	683a      	ldr	r2, [r7, #0]
 800223a:	b2d2      	uxtb	r2, r2
 800223c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800223e:	4b63      	ldr	r3, [pc, #396]	@ (80023cc <HAL_RCC_ClockConfig+0x1b8>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f003 0307 	and.w	r3, r3, #7
 8002246:	683a      	ldr	r2, [r7, #0]
 8002248:	429a      	cmp	r2, r3
 800224a:	d001      	beq.n	8002250 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800224c:	2301      	movs	r3, #1
 800224e:	e0b8      	b.n	80023c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f003 0302 	and.w	r3, r3, #2
 8002258:	2b00      	cmp	r3, #0
 800225a:	d020      	beq.n	800229e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f003 0304 	and.w	r3, r3, #4
 8002264:	2b00      	cmp	r3, #0
 8002266:	d005      	beq.n	8002274 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002268:	4b59      	ldr	r3, [pc, #356]	@ (80023d0 <HAL_RCC_ClockConfig+0x1bc>)
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	4a58      	ldr	r2, [pc, #352]	@ (80023d0 <HAL_RCC_ClockConfig+0x1bc>)
 800226e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002272:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f003 0308 	and.w	r3, r3, #8
 800227c:	2b00      	cmp	r3, #0
 800227e:	d005      	beq.n	800228c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002280:	4b53      	ldr	r3, [pc, #332]	@ (80023d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002282:	689b      	ldr	r3, [r3, #8]
 8002284:	4a52      	ldr	r2, [pc, #328]	@ (80023d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002286:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800228a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800228c:	4b50      	ldr	r3, [pc, #320]	@ (80023d0 <HAL_RCC_ClockConfig+0x1bc>)
 800228e:	689b      	ldr	r3, [r3, #8]
 8002290:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	689b      	ldr	r3, [r3, #8]
 8002298:	494d      	ldr	r1, [pc, #308]	@ (80023d0 <HAL_RCC_ClockConfig+0x1bc>)
 800229a:	4313      	orrs	r3, r2
 800229c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f003 0301 	and.w	r3, r3, #1
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d044      	beq.n	8002334 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	2b01      	cmp	r3, #1
 80022b0:	d107      	bne.n	80022c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022b2:	4b47      	ldr	r3, [pc, #284]	@ (80023d0 <HAL_RCC_ClockConfig+0x1bc>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d119      	bne.n	80022f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022be:	2301      	movs	r3, #1
 80022c0:	e07f      	b.n	80023c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	2b02      	cmp	r3, #2
 80022c8:	d003      	beq.n	80022d2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80022ce:	2b03      	cmp	r3, #3
 80022d0:	d107      	bne.n	80022e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022d2:	4b3f      	ldr	r3, [pc, #252]	@ (80023d0 <HAL_RCC_ClockConfig+0x1bc>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d109      	bne.n	80022f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022de:	2301      	movs	r3, #1
 80022e0:	e06f      	b.n	80023c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022e2:	4b3b      	ldr	r3, [pc, #236]	@ (80023d0 <HAL_RCC_ClockConfig+0x1bc>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 0302 	and.w	r3, r3, #2
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d101      	bne.n	80022f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022ee:	2301      	movs	r3, #1
 80022f0:	e067      	b.n	80023c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022f2:	4b37      	ldr	r3, [pc, #220]	@ (80023d0 <HAL_RCC_ClockConfig+0x1bc>)
 80022f4:	689b      	ldr	r3, [r3, #8]
 80022f6:	f023 0203 	bic.w	r2, r3, #3
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	4934      	ldr	r1, [pc, #208]	@ (80023d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002300:	4313      	orrs	r3, r2
 8002302:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002304:	f7ff fa18 	bl	8001738 <HAL_GetTick>
 8002308:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800230a:	e00a      	b.n	8002322 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800230c:	f7ff fa14 	bl	8001738 <HAL_GetTick>
 8002310:	4602      	mov	r2, r0
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	1ad3      	subs	r3, r2, r3
 8002316:	f241 3288 	movw	r2, #5000	@ 0x1388
 800231a:	4293      	cmp	r3, r2
 800231c:	d901      	bls.n	8002322 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800231e:	2303      	movs	r3, #3
 8002320:	e04f      	b.n	80023c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002322:	4b2b      	ldr	r3, [pc, #172]	@ (80023d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002324:	689b      	ldr	r3, [r3, #8]
 8002326:	f003 020c 	and.w	r2, r3, #12
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	009b      	lsls	r3, r3, #2
 8002330:	429a      	cmp	r2, r3
 8002332:	d1eb      	bne.n	800230c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002334:	4b25      	ldr	r3, [pc, #148]	@ (80023cc <HAL_RCC_ClockConfig+0x1b8>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f003 0307 	and.w	r3, r3, #7
 800233c:	683a      	ldr	r2, [r7, #0]
 800233e:	429a      	cmp	r2, r3
 8002340:	d20c      	bcs.n	800235c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002342:	4b22      	ldr	r3, [pc, #136]	@ (80023cc <HAL_RCC_ClockConfig+0x1b8>)
 8002344:	683a      	ldr	r2, [r7, #0]
 8002346:	b2d2      	uxtb	r2, r2
 8002348:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800234a:	4b20      	ldr	r3, [pc, #128]	@ (80023cc <HAL_RCC_ClockConfig+0x1b8>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f003 0307 	and.w	r3, r3, #7
 8002352:	683a      	ldr	r2, [r7, #0]
 8002354:	429a      	cmp	r2, r3
 8002356:	d001      	beq.n	800235c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002358:	2301      	movs	r3, #1
 800235a:	e032      	b.n	80023c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f003 0304 	and.w	r3, r3, #4
 8002364:	2b00      	cmp	r3, #0
 8002366:	d008      	beq.n	800237a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002368:	4b19      	ldr	r3, [pc, #100]	@ (80023d0 <HAL_RCC_ClockConfig+0x1bc>)
 800236a:	689b      	ldr	r3, [r3, #8]
 800236c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	68db      	ldr	r3, [r3, #12]
 8002374:	4916      	ldr	r1, [pc, #88]	@ (80023d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002376:	4313      	orrs	r3, r2
 8002378:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f003 0308 	and.w	r3, r3, #8
 8002382:	2b00      	cmp	r3, #0
 8002384:	d009      	beq.n	800239a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002386:	4b12      	ldr	r3, [pc, #72]	@ (80023d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002388:	689b      	ldr	r3, [r3, #8]
 800238a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	691b      	ldr	r3, [r3, #16]
 8002392:	00db      	lsls	r3, r3, #3
 8002394:	490e      	ldr	r1, [pc, #56]	@ (80023d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002396:	4313      	orrs	r3, r2
 8002398:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800239a:	f000 f821 	bl	80023e0 <HAL_RCC_GetSysClockFreq>
 800239e:	4602      	mov	r2, r0
 80023a0:	4b0b      	ldr	r3, [pc, #44]	@ (80023d0 <HAL_RCC_ClockConfig+0x1bc>)
 80023a2:	689b      	ldr	r3, [r3, #8]
 80023a4:	091b      	lsrs	r3, r3, #4
 80023a6:	f003 030f 	and.w	r3, r3, #15
 80023aa:	490a      	ldr	r1, [pc, #40]	@ (80023d4 <HAL_RCC_ClockConfig+0x1c0>)
 80023ac:	5ccb      	ldrb	r3, [r1, r3]
 80023ae:	fa22 f303 	lsr.w	r3, r2, r3
 80023b2:	4a09      	ldr	r2, [pc, #36]	@ (80023d8 <HAL_RCC_ClockConfig+0x1c4>)
 80023b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80023b6:	4b09      	ldr	r3, [pc, #36]	@ (80023dc <HAL_RCC_ClockConfig+0x1c8>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4618      	mov	r0, r3
 80023bc:	f7ff f978 	bl	80016b0 <HAL_InitTick>

  return HAL_OK;
 80023c0:	2300      	movs	r3, #0
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3710      	adds	r7, #16
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	40023c00 	.word	0x40023c00
 80023d0:	40023800 	.word	0x40023800
 80023d4:	08007910 	.word	0x08007910
 80023d8:	20000000 	.word	0x20000000
 80023dc:	20000004 	.word	0x20000004

080023e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80023e4:	b094      	sub	sp, #80	@ 0x50
 80023e6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80023e8:	2300      	movs	r3, #0
 80023ea:	647b      	str	r3, [r7, #68]	@ 0x44
 80023ec:	2300      	movs	r3, #0
 80023ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80023f0:	2300      	movs	r3, #0
 80023f2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80023f4:	2300      	movs	r3, #0
 80023f6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80023f8:	4b79      	ldr	r3, [pc, #484]	@ (80025e0 <HAL_RCC_GetSysClockFreq+0x200>)
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	f003 030c 	and.w	r3, r3, #12
 8002400:	2b08      	cmp	r3, #8
 8002402:	d00d      	beq.n	8002420 <HAL_RCC_GetSysClockFreq+0x40>
 8002404:	2b08      	cmp	r3, #8
 8002406:	f200 80e1 	bhi.w	80025cc <HAL_RCC_GetSysClockFreq+0x1ec>
 800240a:	2b00      	cmp	r3, #0
 800240c:	d002      	beq.n	8002414 <HAL_RCC_GetSysClockFreq+0x34>
 800240e:	2b04      	cmp	r3, #4
 8002410:	d003      	beq.n	800241a <HAL_RCC_GetSysClockFreq+0x3a>
 8002412:	e0db      	b.n	80025cc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002414:	4b73      	ldr	r3, [pc, #460]	@ (80025e4 <HAL_RCC_GetSysClockFreq+0x204>)
 8002416:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8002418:	e0db      	b.n	80025d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800241a:	4b73      	ldr	r3, [pc, #460]	@ (80025e8 <HAL_RCC_GetSysClockFreq+0x208>)
 800241c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800241e:	e0d8      	b.n	80025d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002420:	4b6f      	ldr	r3, [pc, #444]	@ (80025e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002428:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800242a:	4b6d      	ldr	r3, [pc, #436]	@ (80025e0 <HAL_RCC_GetSysClockFreq+0x200>)
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002432:	2b00      	cmp	r3, #0
 8002434:	d063      	beq.n	80024fe <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002436:	4b6a      	ldr	r3, [pc, #424]	@ (80025e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	099b      	lsrs	r3, r3, #6
 800243c:	2200      	movs	r2, #0
 800243e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002440:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002442:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002444:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002448:	633b      	str	r3, [r7, #48]	@ 0x30
 800244a:	2300      	movs	r3, #0
 800244c:	637b      	str	r3, [r7, #52]	@ 0x34
 800244e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002452:	4622      	mov	r2, r4
 8002454:	462b      	mov	r3, r5
 8002456:	f04f 0000 	mov.w	r0, #0
 800245a:	f04f 0100 	mov.w	r1, #0
 800245e:	0159      	lsls	r1, r3, #5
 8002460:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002464:	0150      	lsls	r0, r2, #5
 8002466:	4602      	mov	r2, r0
 8002468:	460b      	mov	r3, r1
 800246a:	4621      	mov	r1, r4
 800246c:	1a51      	subs	r1, r2, r1
 800246e:	6139      	str	r1, [r7, #16]
 8002470:	4629      	mov	r1, r5
 8002472:	eb63 0301 	sbc.w	r3, r3, r1
 8002476:	617b      	str	r3, [r7, #20]
 8002478:	f04f 0200 	mov.w	r2, #0
 800247c:	f04f 0300 	mov.w	r3, #0
 8002480:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002484:	4659      	mov	r1, fp
 8002486:	018b      	lsls	r3, r1, #6
 8002488:	4651      	mov	r1, sl
 800248a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800248e:	4651      	mov	r1, sl
 8002490:	018a      	lsls	r2, r1, #6
 8002492:	4651      	mov	r1, sl
 8002494:	ebb2 0801 	subs.w	r8, r2, r1
 8002498:	4659      	mov	r1, fp
 800249a:	eb63 0901 	sbc.w	r9, r3, r1
 800249e:	f04f 0200 	mov.w	r2, #0
 80024a2:	f04f 0300 	mov.w	r3, #0
 80024a6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80024aa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80024ae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80024b2:	4690      	mov	r8, r2
 80024b4:	4699      	mov	r9, r3
 80024b6:	4623      	mov	r3, r4
 80024b8:	eb18 0303 	adds.w	r3, r8, r3
 80024bc:	60bb      	str	r3, [r7, #8]
 80024be:	462b      	mov	r3, r5
 80024c0:	eb49 0303 	adc.w	r3, r9, r3
 80024c4:	60fb      	str	r3, [r7, #12]
 80024c6:	f04f 0200 	mov.w	r2, #0
 80024ca:	f04f 0300 	mov.w	r3, #0
 80024ce:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80024d2:	4629      	mov	r1, r5
 80024d4:	024b      	lsls	r3, r1, #9
 80024d6:	4621      	mov	r1, r4
 80024d8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80024dc:	4621      	mov	r1, r4
 80024de:	024a      	lsls	r2, r1, #9
 80024e0:	4610      	mov	r0, r2
 80024e2:	4619      	mov	r1, r3
 80024e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80024e6:	2200      	movs	r2, #0
 80024e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80024ea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80024ec:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80024f0:	f7fe fbd2 	bl	8000c98 <__aeabi_uldivmod>
 80024f4:	4602      	mov	r2, r0
 80024f6:	460b      	mov	r3, r1
 80024f8:	4613      	mov	r3, r2
 80024fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80024fc:	e058      	b.n	80025b0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024fe:	4b38      	ldr	r3, [pc, #224]	@ (80025e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	099b      	lsrs	r3, r3, #6
 8002504:	2200      	movs	r2, #0
 8002506:	4618      	mov	r0, r3
 8002508:	4611      	mov	r1, r2
 800250a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800250e:	623b      	str	r3, [r7, #32]
 8002510:	2300      	movs	r3, #0
 8002512:	627b      	str	r3, [r7, #36]	@ 0x24
 8002514:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002518:	4642      	mov	r2, r8
 800251a:	464b      	mov	r3, r9
 800251c:	f04f 0000 	mov.w	r0, #0
 8002520:	f04f 0100 	mov.w	r1, #0
 8002524:	0159      	lsls	r1, r3, #5
 8002526:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800252a:	0150      	lsls	r0, r2, #5
 800252c:	4602      	mov	r2, r0
 800252e:	460b      	mov	r3, r1
 8002530:	4641      	mov	r1, r8
 8002532:	ebb2 0a01 	subs.w	sl, r2, r1
 8002536:	4649      	mov	r1, r9
 8002538:	eb63 0b01 	sbc.w	fp, r3, r1
 800253c:	f04f 0200 	mov.w	r2, #0
 8002540:	f04f 0300 	mov.w	r3, #0
 8002544:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002548:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800254c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002550:	ebb2 040a 	subs.w	r4, r2, sl
 8002554:	eb63 050b 	sbc.w	r5, r3, fp
 8002558:	f04f 0200 	mov.w	r2, #0
 800255c:	f04f 0300 	mov.w	r3, #0
 8002560:	00eb      	lsls	r3, r5, #3
 8002562:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002566:	00e2      	lsls	r2, r4, #3
 8002568:	4614      	mov	r4, r2
 800256a:	461d      	mov	r5, r3
 800256c:	4643      	mov	r3, r8
 800256e:	18e3      	adds	r3, r4, r3
 8002570:	603b      	str	r3, [r7, #0]
 8002572:	464b      	mov	r3, r9
 8002574:	eb45 0303 	adc.w	r3, r5, r3
 8002578:	607b      	str	r3, [r7, #4]
 800257a:	f04f 0200 	mov.w	r2, #0
 800257e:	f04f 0300 	mov.w	r3, #0
 8002582:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002586:	4629      	mov	r1, r5
 8002588:	028b      	lsls	r3, r1, #10
 800258a:	4621      	mov	r1, r4
 800258c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002590:	4621      	mov	r1, r4
 8002592:	028a      	lsls	r2, r1, #10
 8002594:	4610      	mov	r0, r2
 8002596:	4619      	mov	r1, r3
 8002598:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800259a:	2200      	movs	r2, #0
 800259c:	61bb      	str	r3, [r7, #24]
 800259e:	61fa      	str	r2, [r7, #28]
 80025a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80025a4:	f7fe fb78 	bl	8000c98 <__aeabi_uldivmod>
 80025a8:	4602      	mov	r2, r0
 80025aa:	460b      	mov	r3, r1
 80025ac:	4613      	mov	r3, r2
 80025ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80025b0:	4b0b      	ldr	r3, [pc, #44]	@ (80025e0 <HAL_RCC_GetSysClockFreq+0x200>)
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	0c1b      	lsrs	r3, r3, #16
 80025b6:	f003 0303 	and.w	r3, r3, #3
 80025ba:	3301      	adds	r3, #1
 80025bc:	005b      	lsls	r3, r3, #1
 80025be:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 80025c0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80025c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80025c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80025c8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80025ca:	e002      	b.n	80025d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80025cc:	4b05      	ldr	r3, [pc, #20]	@ (80025e4 <HAL_RCC_GetSysClockFreq+0x204>)
 80025ce:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80025d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80025d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	3750      	adds	r7, #80	@ 0x50
 80025d8:	46bd      	mov	sp, r7
 80025da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80025de:	bf00      	nop
 80025e0:	40023800 	.word	0x40023800
 80025e4:	00f42400 	.word	0x00f42400
 80025e8:	007a1200 	.word	0x007a1200

080025ec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b085      	sub	sp, #20
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80025fa:	b2db      	uxtb	r3, r3
 80025fc:	2b01      	cmp	r3, #1
 80025fe:	d001      	beq.n	8002604 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002600:	2301      	movs	r3, #1
 8002602:	e044      	b.n	800268e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2202      	movs	r2, #2
 8002608:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	68da      	ldr	r2, [r3, #12]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f042 0201 	orr.w	r2, r2, #1
 800261a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a1e      	ldr	r2, [pc, #120]	@ (800269c <HAL_TIM_Base_Start_IT+0xb0>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d018      	beq.n	8002658 <HAL_TIM_Base_Start_IT+0x6c>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800262e:	d013      	beq.n	8002658 <HAL_TIM_Base_Start_IT+0x6c>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a1a      	ldr	r2, [pc, #104]	@ (80026a0 <HAL_TIM_Base_Start_IT+0xb4>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d00e      	beq.n	8002658 <HAL_TIM_Base_Start_IT+0x6c>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a19      	ldr	r2, [pc, #100]	@ (80026a4 <HAL_TIM_Base_Start_IT+0xb8>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d009      	beq.n	8002658 <HAL_TIM_Base_Start_IT+0x6c>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a17      	ldr	r2, [pc, #92]	@ (80026a8 <HAL_TIM_Base_Start_IT+0xbc>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d004      	beq.n	8002658 <HAL_TIM_Base_Start_IT+0x6c>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a16      	ldr	r2, [pc, #88]	@ (80026ac <HAL_TIM_Base_Start_IT+0xc0>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d111      	bne.n	800267c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	689b      	ldr	r3, [r3, #8]
 800265e:	f003 0307 	and.w	r3, r3, #7
 8002662:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	2b06      	cmp	r3, #6
 8002668:	d010      	beq.n	800268c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	681a      	ldr	r2, [r3, #0]
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f042 0201 	orr.w	r2, r2, #1
 8002678:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800267a:	e007      	b.n	800268c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f042 0201 	orr.w	r2, r2, #1
 800268a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800268c:	2300      	movs	r3, #0
}
 800268e:	4618      	mov	r0, r3
 8002690:	3714      	adds	r7, #20
 8002692:	46bd      	mov	sp, r7
 8002694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002698:	4770      	bx	lr
 800269a:	bf00      	nop
 800269c:	40010000 	.word	0x40010000
 80026a0:	40000400 	.word	0x40000400
 80026a4:	40000800 	.word	0x40000800
 80026a8:	40000c00 	.word	0x40000c00
 80026ac:	40014000 	.word	0x40014000

080026b0 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b082      	sub	sp, #8
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d101      	bne.n	80026c2 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	e041      	b.n	8002746 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80026c8:	b2db      	uxtb	r3, r3
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d106      	bne.n	80026dc <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2200      	movs	r2, #0
 80026d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80026d6:	6878      	ldr	r0, [r7, #4]
 80026d8:	f7fe ff78 	bl	80015cc <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2202      	movs	r2, #2
 80026e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681a      	ldr	r2, [r3, #0]
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	3304      	adds	r3, #4
 80026ec:	4619      	mov	r1, r3
 80026ee:	4610      	mov	r0, r2
 80026f0:	f000 faaa 	bl	8002c48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2201      	movs	r2, #1
 80026f8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2201      	movs	r2, #1
 8002700:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2201      	movs	r2, #1
 8002708:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2201      	movs	r2, #1
 8002710:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2201      	movs	r2, #1
 8002718:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2201      	movs	r2, #1
 8002720:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2201      	movs	r2, #1
 8002728:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2201      	movs	r2, #1
 8002730:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2201      	movs	r2, #1
 8002738:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2201      	movs	r2, #1
 8002740:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002744:	2300      	movs	r3, #0
}
 8002746:	4618      	mov	r0, r3
 8002748:	3708      	adds	r7, #8
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}

0800274e <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 800274e:	b580      	push	{r7, lr}
 8002750:	b082      	sub	sp, #8
 8002752:	af00      	add	r7, sp, #0
 8002754:	6078      	str	r0, [r7, #4]
 8002756:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d101      	bne.n	8002762 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	e041      	b.n	80027e6 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002768:	b2db      	uxtb	r3, r3
 800276a:	2b00      	cmp	r3, #0
 800276c:	d106      	bne.n	800277c <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2200      	movs	r2, #0
 8002772:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 8002776:	6878      	ldr	r0, [r7, #4]
 8002778:	f000 f839 	bl	80027ee <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2202      	movs	r2, #2
 8002780:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681a      	ldr	r2, [r3, #0]
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	3304      	adds	r3, #4
 800278c:	4619      	mov	r1, r3
 800278e:	4610      	mov	r0, r2
 8002790:	f000 fa5a 	bl	8002c48 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f022 0208 	bic.w	r2, r2, #8
 80027a2:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	6819      	ldr	r1, [r3, #0]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	683a      	ldr	r2, [r7, #0]
 80027b0:	430a      	orrs	r2, r1
 80027b2:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2201      	movs	r2, #1
 80027b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2201      	movs	r2, #1
 80027c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2201      	movs	r2, #1
 80027c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2201      	movs	r2, #1
 80027d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2201      	movs	r2, #1
 80027d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2201      	movs	r2, #1
 80027e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80027e4:	2300      	movs	r3, #0
}
 80027e6:	4618      	mov	r0, r3
 80027e8:	3708      	adds	r7, #8
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}

080027ee <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 80027ee:	b480      	push	{r7}
 80027f0:	b083      	sub	sp, #12
 80027f2:	af00      	add	r7, sp, #0
 80027f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 80027f6:	bf00      	nop
 80027f8:	370c      	adds	r7, #12
 80027fa:	46bd      	mov	sp, r7
 80027fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002800:	4770      	bx	lr

08002802 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002802:	b580      	push	{r7, lr}
 8002804:	b084      	sub	sp, #16
 8002806:	af00      	add	r7, sp, #0
 8002808:	6078      	str	r0, [r7, #4]
 800280a:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002812:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800281a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002822:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800282a:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d110      	bne.n	8002854 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002832:	7bfb      	ldrb	r3, [r7, #15]
 8002834:	2b01      	cmp	r3, #1
 8002836:	d102      	bne.n	800283e <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8002838:	7b7b      	ldrb	r3, [r7, #13]
 800283a:	2b01      	cmp	r3, #1
 800283c:	d001      	beq.n	8002842 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	e089      	b.n	8002956 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2202      	movs	r2, #2
 8002846:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2202      	movs	r2, #2
 800284e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002852:	e031      	b.n	80028b8 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	2b04      	cmp	r3, #4
 8002858:	d110      	bne.n	800287c <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800285a:	7bbb      	ldrb	r3, [r7, #14]
 800285c:	2b01      	cmp	r3, #1
 800285e:	d102      	bne.n	8002866 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8002860:	7b3b      	ldrb	r3, [r7, #12]
 8002862:	2b01      	cmp	r3, #1
 8002864:	d001      	beq.n	800286a <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	e075      	b.n	8002956 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2202      	movs	r2, #2
 800286e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2202      	movs	r2, #2
 8002876:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800287a:	e01d      	b.n	80028b8 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800287c:	7bfb      	ldrb	r3, [r7, #15]
 800287e:	2b01      	cmp	r3, #1
 8002880:	d108      	bne.n	8002894 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8002882:	7bbb      	ldrb	r3, [r7, #14]
 8002884:	2b01      	cmp	r3, #1
 8002886:	d105      	bne.n	8002894 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002888:	7b7b      	ldrb	r3, [r7, #13]
 800288a:	2b01      	cmp	r3, #1
 800288c:	d102      	bne.n	8002894 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800288e:	7b3b      	ldrb	r3, [r7, #12]
 8002890:	2b01      	cmp	r3, #1
 8002892:	d001      	beq.n	8002898 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8002894:	2301      	movs	r3, #1
 8002896:	e05e      	b.n	8002956 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2202      	movs	r2, #2
 800289c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2202      	movs	r2, #2
 80028a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2202      	movs	r2, #2
 80028ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2202      	movs	r2, #2
 80028b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d003      	beq.n	80028c6 <HAL_TIM_Encoder_Start_IT+0xc4>
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	2b04      	cmp	r3, #4
 80028c2:	d010      	beq.n	80028e6 <HAL_TIM_Encoder_Start_IT+0xe4>
 80028c4:	e01f      	b.n	8002906 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	2201      	movs	r2, #1
 80028cc:	2100      	movs	r1, #0
 80028ce:	4618      	mov	r0, r3
 80028d0:	f000 fbd2 	bl	8003078 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	68da      	ldr	r2, [r3, #12]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f042 0202 	orr.w	r2, r2, #2
 80028e2:	60da      	str	r2, [r3, #12]
      break;
 80028e4:	e02e      	b.n	8002944 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	2201      	movs	r2, #1
 80028ec:	2104      	movs	r1, #4
 80028ee:	4618      	mov	r0, r3
 80028f0:	f000 fbc2 	bl	8003078 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	68da      	ldr	r2, [r3, #12]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f042 0204 	orr.w	r2, r2, #4
 8002902:	60da      	str	r2, [r3, #12]
      break;
 8002904:	e01e      	b.n	8002944 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	2201      	movs	r2, #1
 800290c:	2100      	movs	r1, #0
 800290e:	4618      	mov	r0, r3
 8002910:	f000 fbb2 	bl	8003078 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	2201      	movs	r2, #1
 800291a:	2104      	movs	r1, #4
 800291c:	4618      	mov	r0, r3
 800291e:	f000 fbab 	bl	8003078 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	68da      	ldr	r2, [r3, #12]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f042 0202 	orr.w	r2, r2, #2
 8002930:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	68da      	ldr	r2, [r3, #12]
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f042 0204 	orr.w	r2, r2, #4
 8002940:	60da      	str	r2, [r3, #12]
      break;
 8002942:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f042 0201 	orr.w	r2, r2, #1
 8002952:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002954:	2300      	movs	r3, #0
}
 8002956:	4618      	mov	r0, r3
 8002958:	3710      	adds	r7, #16
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}

0800295e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800295e:	b580      	push	{r7, lr}
 8002960:	b084      	sub	sp, #16
 8002962:	af00      	add	r7, sp, #0
 8002964:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	68db      	ldr	r3, [r3, #12]
 800296c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	691b      	ldr	r3, [r3, #16]
 8002974:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	f003 0302 	and.w	r3, r3, #2
 800297c:	2b00      	cmp	r3, #0
 800297e:	d020      	beq.n	80029c2 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	f003 0302 	and.w	r3, r3, #2
 8002986:	2b00      	cmp	r3, #0
 8002988:	d01b      	beq.n	80029c2 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f06f 0202 	mvn.w	r2, #2
 8002992:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2201      	movs	r2, #1
 8002998:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	699b      	ldr	r3, [r3, #24]
 80029a0:	f003 0303 	and.w	r3, r3, #3
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d003      	beq.n	80029b0 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80029a8:	6878      	ldr	r0, [r7, #4]
 80029aa:	f000 f92f 	bl	8002c0c <HAL_TIM_IC_CaptureCallback>
 80029ae:	e005      	b.n	80029bc <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80029b0:	6878      	ldr	r0, [r7, #4]
 80029b2:	f000 f921 	bl	8002bf8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029b6:	6878      	ldr	r0, [r7, #4]
 80029b8:	f000 f932 	bl	8002c20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2200      	movs	r2, #0
 80029c0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80029c2:	68bb      	ldr	r3, [r7, #8]
 80029c4:	f003 0304 	and.w	r3, r3, #4
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d020      	beq.n	8002a0e <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	f003 0304 	and.w	r3, r3, #4
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d01b      	beq.n	8002a0e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f06f 0204 	mvn.w	r2, #4
 80029de:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2202      	movs	r2, #2
 80029e4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	699b      	ldr	r3, [r3, #24]
 80029ec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d003      	beq.n	80029fc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029f4:	6878      	ldr	r0, [r7, #4]
 80029f6:	f000 f909 	bl	8002c0c <HAL_TIM_IC_CaptureCallback>
 80029fa:	e005      	b.n	8002a08 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029fc:	6878      	ldr	r0, [r7, #4]
 80029fe:	f000 f8fb 	bl	8002bf8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a02:	6878      	ldr	r0, [r7, #4]
 8002a04:	f000 f90c 	bl	8002c20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002a0e:	68bb      	ldr	r3, [r7, #8]
 8002a10:	f003 0308 	and.w	r3, r3, #8
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d020      	beq.n	8002a5a <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	f003 0308 	and.w	r3, r3, #8
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d01b      	beq.n	8002a5a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f06f 0208 	mvn.w	r2, #8
 8002a2a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2204      	movs	r2, #4
 8002a30:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	69db      	ldr	r3, [r3, #28]
 8002a38:	f003 0303 	and.w	r3, r3, #3
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d003      	beq.n	8002a48 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a40:	6878      	ldr	r0, [r7, #4]
 8002a42:	f000 f8e3 	bl	8002c0c <HAL_TIM_IC_CaptureCallback>
 8002a46:	e005      	b.n	8002a54 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a48:	6878      	ldr	r0, [r7, #4]
 8002a4a:	f000 f8d5 	bl	8002bf8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a4e:	6878      	ldr	r0, [r7, #4]
 8002a50:	f000 f8e6 	bl	8002c20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2200      	movs	r2, #0
 8002a58:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	f003 0310 	and.w	r3, r3, #16
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d020      	beq.n	8002aa6 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	f003 0310 	and.w	r3, r3, #16
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d01b      	beq.n	8002aa6 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f06f 0210 	mvn.w	r2, #16
 8002a76:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2208      	movs	r2, #8
 8002a7c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	69db      	ldr	r3, [r3, #28]
 8002a84:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d003      	beq.n	8002a94 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a8c:	6878      	ldr	r0, [r7, #4]
 8002a8e:	f000 f8bd 	bl	8002c0c <HAL_TIM_IC_CaptureCallback>
 8002a92:	e005      	b.n	8002aa0 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a94:	6878      	ldr	r0, [r7, #4]
 8002a96:	f000 f8af 	bl	8002bf8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a9a:	6878      	ldr	r0, [r7, #4]
 8002a9c:	f000 f8c0 	bl	8002c20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002aa6:	68bb      	ldr	r3, [r7, #8]
 8002aa8:	f003 0301 	and.w	r3, r3, #1
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d00c      	beq.n	8002aca <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	f003 0301 	and.w	r3, r3, #1
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d007      	beq.n	8002aca <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f06f 0201 	mvn.w	r2, #1
 8002ac2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002ac4:	6878      	ldr	r0, [r7, #4]
 8002ac6:	f7fe fbaf 	bl	8001228 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002aca:	68bb      	ldr	r3, [r7, #8]
 8002acc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d00c      	beq.n	8002aee <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d007      	beq.n	8002aee <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002ae6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002ae8:	6878      	ldr	r0, [r7, #4]
 8002aea:	f000 fb63 	bl	80031b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002aee:	68bb      	ldr	r3, [r7, #8]
 8002af0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d00c      	beq.n	8002b12 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d007      	beq.n	8002b12 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002b0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002b0c:	6878      	ldr	r0, [r7, #4]
 8002b0e:	f000 f891 	bl	8002c34 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002b12:	68bb      	ldr	r3, [r7, #8]
 8002b14:	f003 0320 	and.w	r3, r3, #32
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d00c      	beq.n	8002b36 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	f003 0320 	and.w	r3, r3, #32
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d007      	beq.n	8002b36 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f06f 0220 	mvn.w	r2, #32
 8002b2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002b30:	6878      	ldr	r0, [r7, #4]
 8002b32:	f000 fb35 	bl	80031a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002b36:	bf00      	nop
 8002b38:	3710      	adds	r7, #16
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}
	...

08002b40 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b086      	sub	sp, #24
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	60f8      	str	r0, [r7, #12]
 8002b48:	60b9      	str	r1, [r7, #8]
 8002b4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d101      	bne.n	8002b5e <HAL_TIM_OC_ConfigChannel+0x1e>
 8002b5a:	2302      	movs	r3, #2
 8002b5c:	e048      	b.n	8002bf0 <HAL_TIM_OC_ConfigChannel+0xb0>
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2201      	movs	r2, #1
 8002b62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2b0c      	cmp	r3, #12
 8002b6a:	d839      	bhi.n	8002be0 <HAL_TIM_OC_ConfigChannel+0xa0>
 8002b6c:	a201      	add	r2, pc, #4	@ (adr r2, 8002b74 <HAL_TIM_OC_ConfigChannel+0x34>)
 8002b6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b72:	bf00      	nop
 8002b74:	08002ba9 	.word	0x08002ba9
 8002b78:	08002be1 	.word	0x08002be1
 8002b7c:	08002be1 	.word	0x08002be1
 8002b80:	08002be1 	.word	0x08002be1
 8002b84:	08002bb7 	.word	0x08002bb7
 8002b88:	08002be1 	.word	0x08002be1
 8002b8c:	08002be1 	.word	0x08002be1
 8002b90:	08002be1 	.word	0x08002be1
 8002b94:	08002bc5 	.word	0x08002bc5
 8002b98:	08002be1 	.word	0x08002be1
 8002b9c:	08002be1 	.word	0x08002be1
 8002ba0:	08002be1 	.word	0x08002be1
 8002ba4:	08002bd3 	.word	0x08002bd3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	68b9      	ldr	r1, [r7, #8]
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f000 f8d6 	bl	8002d60 <TIM_OC1_SetConfig>
      break;
 8002bb4:	e017      	b.n	8002be6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	68b9      	ldr	r1, [r7, #8]
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f000 f935 	bl	8002e2c <TIM_OC2_SetConfig>
      break;
 8002bc2:	e010      	b.n	8002be6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	68b9      	ldr	r1, [r7, #8]
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f000 f99a 	bl	8002f04 <TIM_OC3_SetConfig>
      break;
 8002bd0:	e009      	b.n	8002be6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	68b9      	ldr	r1, [r7, #8]
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f000 f9fd 	bl	8002fd8 <TIM_OC4_SetConfig>
      break;
 8002bde:	e002      	b.n	8002be6 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8002be0:	2301      	movs	r3, #1
 8002be2:	75fb      	strb	r3, [r7, #23]
      break;
 8002be4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	2200      	movs	r2, #0
 8002bea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002bee:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	3718      	adds	r7, #24
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}

08002bf8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b083      	sub	sp, #12
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002c00:	bf00      	nop
 8002c02:	370c      	adds	r7, #12
 8002c04:	46bd      	mov	sp, r7
 8002c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0a:	4770      	bx	lr

08002c0c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b083      	sub	sp, #12
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002c14:	bf00      	nop
 8002c16:	370c      	adds	r7, #12
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1e:	4770      	bx	lr

08002c20 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b083      	sub	sp, #12
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002c28:	bf00      	nop
 8002c2a:	370c      	adds	r7, #12
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c32:	4770      	bx	lr

08002c34 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b083      	sub	sp, #12
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002c3c:	bf00      	nop
 8002c3e:	370c      	adds	r7, #12
 8002c40:	46bd      	mov	sp, r7
 8002c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c46:	4770      	bx	lr

08002c48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b085      	sub	sp, #20
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
 8002c50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	4a3a      	ldr	r2, [pc, #232]	@ (8002d44 <TIM_Base_SetConfig+0xfc>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d00f      	beq.n	8002c80 <TIM_Base_SetConfig+0x38>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c66:	d00b      	beq.n	8002c80 <TIM_Base_SetConfig+0x38>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	4a37      	ldr	r2, [pc, #220]	@ (8002d48 <TIM_Base_SetConfig+0x100>)
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d007      	beq.n	8002c80 <TIM_Base_SetConfig+0x38>
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	4a36      	ldr	r2, [pc, #216]	@ (8002d4c <TIM_Base_SetConfig+0x104>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d003      	beq.n	8002c80 <TIM_Base_SetConfig+0x38>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	4a35      	ldr	r2, [pc, #212]	@ (8002d50 <TIM_Base_SetConfig+0x108>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d108      	bne.n	8002c92 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c86:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	68fa      	ldr	r2, [r7, #12]
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	4a2b      	ldr	r2, [pc, #172]	@ (8002d44 <TIM_Base_SetConfig+0xfc>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d01b      	beq.n	8002cd2 <TIM_Base_SetConfig+0x8a>
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ca0:	d017      	beq.n	8002cd2 <TIM_Base_SetConfig+0x8a>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	4a28      	ldr	r2, [pc, #160]	@ (8002d48 <TIM_Base_SetConfig+0x100>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d013      	beq.n	8002cd2 <TIM_Base_SetConfig+0x8a>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	4a27      	ldr	r2, [pc, #156]	@ (8002d4c <TIM_Base_SetConfig+0x104>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d00f      	beq.n	8002cd2 <TIM_Base_SetConfig+0x8a>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	4a26      	ldr	r2, [pc, #152]	@ (8002d50 <TIM_Base_SetConfig+0x108>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d00b      	beq.n	8002cd2 <TIM_Base_SetConfig+0x8a>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	4a25      	ldr	r2, [pc, #148]	@ (8002d54 <TIM_Base_SetConfig+0x10c>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d007      	beq.n	8002cd2 <TIM_Base_SetConfig+0x8a>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	4a24      	ldr	r2, [pc, #144]	@ (8002d58 <TIM_Base_SetConfig+0x110>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d003      	beq.n	8002cd2 <TIM_Base_SetConfig+0x8a>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	4a23      	ldr	r2, [pc, #140]	@ (8002d5c <TIM_Base_SetConfig+0x114>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d108      	bne.n	8002ce4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002cd8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	68db      	ldr	r3, [r3, #12]
 8002cde:	68fa      	ldr	r2, [r7, #12]
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	695b      	ldr	r3, [r3, #20]
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	68fa      	ldr	r2, [r7, #12]
 8002cf6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	689a      	ldr	r2, [r3, #8]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	4a0e      	ldr	r2, [pc, #56]	@ (8002d44 <TIM_Base_SetConfig+0xfc>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d103      	bne.n	8002d18 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	691a      	ldr	r2, [r3, #16]
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	691b      	ldr	r3, [r3, #16]
 8002d22:	f003 0301 	and.w	r3, r3, #1
 8002d26:	2b01      	cmp	r3, #1
 8002d28:	d105      	bne.n	8002d36 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	691b      	ldr	r3, [r3, #16]
 8002d2e:	f023 0201 	bic.w	r2, r3, #1
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	611a      	str	r2, [r3, #16]
  }
}
 8002d36:	bf00      	nop
 8002d38:	3714      	adds	r7, #20
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d40:	4770      	bx	lr
 8002d42:	bf00      	nop
 8002d44:	40010000 	.word	0x40010000
 8002d48:	40000400 	.word	0x40000400
 8002d4c:	40000800 	.word	0x40000800
 8002d50:	40000c00 	.word	0x40000c00
 8002d54:	40014000 	.word	0x40014000
 8002d58:	40014400 	.word	0x40014400
 8002d5c:	40014800 	.word	0x40014800

08002d60 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b087      	sub	sp, #28
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
 8002d68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6a1b      	ldr	r3, [r3, #32]
 8002d6e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6a1b      	ldr	r3, [r3, #32]
 8002d74:	f023 0201 	bic.w	r2, r3, #1
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	699b      	ldr	r3, [r3, #24]
 8002d86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002d8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	f023 0303 	bic.w	r3, r3, #3
 8002d96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	68fa      	ldr	r2, [r7, #12]
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	f023 0302 	bic.w	r3, r3, #2
 8002da8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	697a      	ldr	r2, [r7, #20]
 8002db0:	4313      	orrs	r3, r2
 8002db2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	4a1c      	ldr	r2, [pc, #112]	@ (8002e28 <TIM_OC1_SetConfig+0xc8>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d10c      	bne.n	8002dd6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	f023 0308 	bic.w	r3, r3, #8
 8002dc2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	68db      	ldr	r3, [r3, #12]
 8002dc8:	697a      	ldr	r2, [r7, #20]
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	f023 0304 	bic.w	r3, r3, #4
 8002dd4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	4a13      	ldr	r2, [pc, #76]	@ (8002e28 <TIM_OC1_SetConfig+0xc8>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d111      	bne.n	8002e02 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002dde:	693b      	ldr	r3, [r7, #16]
 8002de0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002de4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002de6:	693b      	ldr	r3, [r7, #16]
 8002de8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002dec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	695b      	ldr	r3, [r3, #20]
 8002df2:	693a      	ldr	r2, [r7, #16]
 8002df4:	4313      	orrs	r3, r2
 8002df6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	699b      	ldr	r3, [r3, #24]
 8002dfc:	693a      	ldr	r2, [r7, #16]
 8002dfe:	4313      	orrs	r3, r2
 8002e00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	693a      	ldr	r2, [r7, #16]
 8002e06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	68fa      	ldr	r2, [r7, #12]
 8002e0c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	685a      	ldr	r2, [r3, #4]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	697a      	ldr	r2, [r7, #20]
 8002e1a:	621a      	str	r2, [r3, #32]
}
 8002e1c:	bf00      	nop
 8002e1e:	371c      	adds	r7, #28
 8002e20:	46bd      	mov	sp, r7
 8002e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e26:	4770      	bx	lr
 8002e28:	40010000 	.word	0x40010000

08002e2c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b087      	sub	sp, #28
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
 8002e34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6a1b      	ldr	r3, [r3, #32]
 8002e3a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6a1b      	ldr	r3, [r3, #32]
 8002e40:	f023 0210 	bic.w	r2, r3, #16
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	699b      	ldr	r3, [r3, #24]
 8002e52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002e5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	021b      	lsls	r3, r3, #8
 8002e6a:	68fa      	ldr	r2, [r7, #12]
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	f023 0320 	bic.w	r3, r3, #32
 8002e76:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	011b      	lsls	r3, r3, #4
 8002e7e:	697a      	ldr	r2, [r7, #20]
 8002e80:	4313      	orrs	r3, r2
 8002e82:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	4a1e      	ldr	r2, [pc, #120]	@ (8002f00 <TIM_OC2_SetConfig+0xd4>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d10d      	bne.n	8002ea8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002e92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	68db      	ldr	r3, [r3, #12]
 8002e98:	011b      	lsls	r3, r3, #4
 8002e9a:	697a      	ldr	r2, [r7, #20]
 8002e9c:	4313      	orrs	r3, r2
 8002e9e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002ea6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	4a15      	ldr	r2, [pc, #84]	@ (8002f00 <TIM_OC2_SetConfig+0xd4>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d113      	bne.n	8002ed8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002eb0:	693b      	ldr	r3, [r7, #16]
 8002eb2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002eb6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002eb8:	693b      	ldr	r3, [r7, #16]
 8002eba:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002ebe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	695b      	ldr	r3, [r3, #20]
 8002ec4:	009b      	lsls	r3, r3, #2
 8002ec6:	693a      	ldr	r2, [r7, #16]
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	699b      	ldr	r3, [r3, #24]
 8002ed0:	009b      	lsls	r3, r3, #2
 8002ed2:	693a      	ldr	r2, [r7, #16]
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	693a      	ldr	r2, [r7, #16]
 8002edc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	68fa      	ldr	r2, [r7, #12]
 8002ee2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	685a      	ldr	r2, [r3, #4]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	697a      	ldr	r2, [r7, #20]
 8002ef0:	621a      	str	r2, [r3, #32]
}
 8002ef2:	bf00      	nop
 8002ef4:	371c      	adds	r7, #28
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efc:	4770      	bx	lr
 8002efe:	bf00      	nop
 8002f00:	40010000 	.word	0x40010000

08002f04 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b087      	sub	sp, #28
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
 8002f0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6a1b      	ldr	r3, [r3, #32]
 8002f12:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6a1b      	ldr	r3, [r3, #32]
 8002f18:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	69db      	ldr	r3, [r3, #28]
 8002f2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	f023 0303 	bic.w	r3, r3, #3
 8002f3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	68fa      	ldr	r2, [r7, #12]
 8002f42:	4313      	orrs	r3, r2
 8002f44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002f46:	697b      	ldr	r3, [r7, #20]
 8002f48:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002f4c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	689b      	ldr	r3, [r3, #8]
 8002f52:	021b      	lsls	r3, r3, #8
 8002f54:	697a      	ldr	r2, [r7, #20]
 8002f56:	4313      	orrs	r3, r2
 8002f58:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	4a1d      	ldr	r2, [pc, #116]	@ (8002fd4 <TIM_OC3_SetConfig+0xd0>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d10d      	bne.n	8002f7e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002f68:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	68db      	ldr	r3, [r3, #12]
 8002f6e:	021b      	lsls	r3, r3, #8
 8002f70:	697a      	ldr	r2, [r7, #20]
 8002f72:	4313      	orrs	r3, r2
 8002f74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002f7c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	4a14      	ldr	r2, [pc, #80]	@ (8002fd4 <TIM_OC3_SetConfig+0xd0>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d113      	bne.n	8002fae <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002f8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002f8e:	693b      	ldr	r3, [r7, #16]
 8002f90:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002f94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	695b      	ldr	r3, [r3, #20]
 8002f9a:	011b      	lsls	r3, r3, #4
 8002f9c:	693a      	ldr	r2, [r7, #16]
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	699b      	ldr	r3, [r3, #24]
 8002fa6:	011b      	lsls	r3, r3, #4
 8002fa8:	693a      	ldr	r2, [r7, #16]
 8002faa:	4313      	orrs	r3, r2
 8002fac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	693a      	ldr	r2, [r7, #16]
 8002fb2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	68fa      	ldr	r2, [r7, #12]
 8002fb8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	685a      	ldr	r2, [r3, #4]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	697a      	ldr	r2, [r7, #20]
 8002fc6:	621a      	str	r2, [r3, #32]
}
 8002fc8:	bf00      	nop
 8002fca:	371c      	adds	r7, #28
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd2:	4770      	bx	lr
 8002fd4:	40010000 	.word	0x40010000

08002fd8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b087      	sub	sp, #28
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
 8002fe0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6a1b      	ldr	r3, [r3, #32]
 8002fe6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6a1b      	ldr	r3, [r3, #32]
 8002fec:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	69db      	ldr	r3, [r3, #28]
 8002ffe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003006:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800300e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	021b      	lsls	r3, r3, #8
 8003016:	68fa      	ldr	r2, [r7, #12]
 8003018:	4313      	orrs	r3, r2
 800301a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800301c:	693b      	ldr	r3, [r7, #16]
 800301e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003022:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	031b      	lsls	r3, r3, #12
 800302a:	693a      	ldr	r2, [r7, #16]
 800302c:	4313      	orrs	r3, r2
 800302e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	4a10      	ldr	r2, [pc, #64]	@ (8003074 <TIM_OC4_SetConfig+0x9c>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d109      	bne.n	800304c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003038:	697b      	ldr	r3, [r7, #20]
 800303a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800303e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	695b      	ldr	r3, [r3, #20]
 8003044:	019b      	lsls	r3, r3, #6
 8003046:	697a      	ldr	r2, [r7, #20]
 8003048:	4313      	orrs	r3, r2
 800304a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	697a      	ldr	r2, [r7, #20]
 8003050:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	68fa      	ldr	r2, [r7, #12]
 8003056:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	685a      	ldr	r2, [r3, #4]
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	693a      	ldr	r2, [r7, #16]
 8003064:	621a      	str	r2, [r3, #32]
}
 8003066:	bf00      	nop
 8003068:	371c      	adds	r7, #28
 800306a:	46bd      	mov	sp, r7
 800306c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003070:	4770      	bx	lr
 8003072:	bf00      	nop
 8003074:	40010000 	.word	0x40010000

08003078 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003078:	b480      	push	{r7}
 800307a:	b087      	sub	sp, #28
 800307c:	af00      	add	r7, sp, #0
 800307e:	60f8      	str	r0, [r7, #12]
 8003080:	60b9      	str	r1, [r7, #8]
 8003082:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	f003 031f 	and.w	r3, r3, #31
 800308a:	2201      	movs	r2, #1
 800308c:	fa02 f303 	lsl.w	r3, r2, r3
 8003090:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	6a1a      	ldr	r2, [r3, #32]
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	43db      	mvns	r3, r3
 800309a:	401a      	ands	r2, r3
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	6a1a      	ldr	r2, [r3, #32]
 80030a4:	68bb      	ldr	r3, [r7, #8]
 80030a6:	f003 031f 	and.w	r3, r3, #31
 80030aa:	6879      	ldr	r1, [r7, #4]
 80030ac:	fa01 f303 	lsl.w	r3, r1, r3
 80030b0:	431a      	orrs	r2, r3
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	621a      	str	r2, [r3, #32]
}
 80030b6:	bf00      	nop
 80030b8:	371c      	adds	r7, #28
 80030ba:	46bd      	mov	sp, r7
 80030bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c0:	4770      	bx	lr
	...

080030c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b085      	sub	sp, #20
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
 80030cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80030d4:	2b01      	cmp	r3, #1
 80030d6:	d101      	bne.n	80030dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80030d8:	2302      	movs	r3, #2
 80030da:	e050      	b.n	800317e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2201      	movs	r2, #1
 80030e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2202      	movs	r2, #2
 80030e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	689b      	ldr	r3, [r3, #8]
 80030fa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003102:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	68fa      	ldr	r2, [r7, #12]
 800310a:	4313      	orrs	r3, r2
 800310c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	68fa      	ldr	r2, [r7, #12]
 8003114:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a1c      	ldr	r2, [pc, #112]	@ (800318c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800311c:	4293      	cmp	r3, r2
 800311e:	d018      	beq.n	8003152 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003128:	d013      	beq.n	8003152 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a18      	ldr	r2, [pc, #96]	@ (8003190 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d00e      	beq.n	8003152 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a16      	ldr	r2, [pc, #88]	@ (8003194 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d009      	beq.n	8003152 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4a15      	ldr	r2, [pc, #84]	@ (8003198 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003144:	4293      	cmp	r3, r2
 8003146:	d004      	beq.n	8003152 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a13      	ldr	r2, [pc, #76]	@ (800319c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d10c      	bne.n	800316c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003152:	68bb      	ldr	r3, [r7, #8]
 8003154:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003158:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	68ba      	ldr	r2, [r7, #8]
 8003160:	4313      	orrs	r3, r2
 8003162:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	68ba      	ldr	r2, [r7, #8]
 800316a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2201      	movs	r2, #1
 8003170:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2200      	movs	r2, #0
 8003178:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800317c:	2300      	movs	r3, #0
}
 800317e:	4618      	mov	r0, r3
 8003180:	3714      	adds	r7, #20
 8003182:	46bd      	mov	sp, r7
 8003184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003188:	4770      	bx	lr
 800318a:	bf00      	nop
 800318c:	40010000 	.word	0x40010000
 8003190:	40000400 	.word	0x40000400
 8003194:	40000800 	.word	0x40000800
 8003198:	40000c00 	.word	0x40000c00
 800319c:	40014000 	.word	0x40014000

080031a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b083      	sub	sp, #12
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80031a8:	bf00      	nop
 80031aa:	370c      	adds	r7, #12
 80031ac:	46bd      	mov	sp, r7
 80031ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b2:	4770      	bx	lr

080031b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80031b4:	b480      	push	{r7}
 80031b6:	b083      	sub	sp, #12
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80031bc:	bf00      	nop
 80031be:	370c      	adds	r7, #12
 80031c0:	46bd      	mov	sp, r7
 80031c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c6:	4770      	bx	lr

080031c8 <__cvt>:
 80031c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80031cc:	ec57 6b10 	vmov	r6, r7, d0
 80031d0:	2f00      	cmp	r7, #0
 80031d2:	460c      	mov	r4, r1
 80031d4:	4619      	mov	r1, r3
 80031d6:	463b      	mov	r3, r7
 80031d8:	bfbb      	ittet	lt
 80031da:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80031de:	461f      	movlt	r7, r3
 80031e0:	2300      	movge	r3, #0
 80031e2:	232d      	movlt	r3, #45	@ 0x2d
 80031e4:	700b      	strb	r3, [r1, #0]
 80031e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80031e8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80031ec:	4691      	mov	r9, r2
 80031ee:	f023 0820 	bic.w	r8, r3, #32
 80031f2:	bfbc      	itt	lt
 80031f4:	4632      	movlt	r2, r6
 80031f6:	4616      	movlt	r6, r2
 80031f8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80031fc:	d005      	beq.n	800320a <__cvt+0x42>
 80031fe:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003202:	d100      	bne.n	8003206 <__cvt+0x3e>
 8003204:	3401      	adds	r4, #1
 8003206:	2102      	movs	r1, #2
 8003208:	e000      	b.n	800320c <__cvt+0x44>
 800320a:	2103      	movs	r1, #3
 800320c:	ab03      	add	r3, sp, #12
 800320e:	9301      	str	r3, [sp, #4]
 8003210:	ab02      	add	r3, sp, #8
 8003212:	9300      	str	r3, [sp, #0]
 8003214:	ec47 6b10 	vmov	d0, r6, r7
 8003218:	4653      	mov	r3, sl
 800321a:	4622      	mov	r2, r4
 800321c:	f001 f888 	bl	8004330 <_dtoa_r>
 8003220:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003224:	4605      	mov	r5, r0
 8003226:	d119      	bne.n	800325c <__cvt+0x94>
 8003228:	f019 0f01 	tst.w	r9, #1
 800322c:	d00e      	beq.n	800324c <__cvt+0x84>
 800322e:	eb00 0904 	add.w	r9, r0, r4
 8003232:	2200      	movs	r2, #0
 8003234:	2300      	movs	r3, #0
 8003236:	4630      	mov	r0, r6
 8003238:	4639      	mov	r1, r7
 800323a:	f7fd fc4d 	bl	8000ad8 <__aeabi_dcmpeq>
 800323e:	b108      	cbz	r0, 8003244 <__cvt+0x7c>
 8003240:	f8cd 900c 	str.w	r9, [sp, #12]
 8003244:	2230      	movs	r2, #48	@ 0x30
 8003246:	9b03      	ldr	r3, [sp, #12]
 8003248:	454b      	cmp	r3, r9
 800324a:	d31e      	bcc.n	800328a <__cvt+0xc2>
 800324c:	9b03      	ldr	r3, [sp, #12]
 800324e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003250:	1b5b      	subs	r3, r3, r5
 8003252:	4628      	mov	r0, r5
 8003254:	6013      	str	r3, [r2, #0]
 8003256:	b004      	add	sp, #16
 8003258:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800325c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003260:	eb00 0904 	add.w	r9, r0, r4
 8003264:	d1e5      	bne.n	8003232 <__cvt+0x6a>
 8003266:	7803      	ldrb	r3, [r0, #0]
 8003268:	2b30      	cmp	r3, #48	@ 0x30
 800326a:	d10a      	bne.n	8003282 <__cvt+0xba>
 800326c:	2200      	movs	r2, #0
 800326e:	2300      	movs	r3, #0
 8003270:	4630      	mov	r0, r6
 8003272:	4639      	mov	r1, r7
 8003274:	f7fd fc30 	bl	8000ad8 <__aeabi_dcmpeq>
 8003278:	b918      	cbnz	r0, 8003282 <__cvt+0xba>
 800327a:	f1c4 0401 	rsb	r4, r4, #1
 800327e:	f8ca 4000 	str.w	r4, [sl]
 8003282:	f8da 3000 	ldr.w	r3, [sl]
 8003286:	4499      	add	r9, r3
 8003288:	e7d3      	b.n	8003232 <__cvt+0x6a>
 800328a:	1c59      	adds	r1, r3, #1
 800328c:	9103      	str	r1, [sp, #12]
 800328e:	701a      	strb	r2, [r3, #0]
 8003290:	e7d9      	b.n	8003246 <__cvt+0x7e>

08003292 <__exponent>:
 8003292:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003294:	2900      	cmp	r1, #0
 8003296:	bfba      	itte	lt
 8003298:	4249      	neglt	r1, r1
 800329a:	232d      	movlt	r3, #45	@ 0x2d
 800329c:	232b      	movge	r3, #43	@ 0x2b
 800329e:	2909      	cmp	r1, #9
 80032a0:	7002      	strb	r2, [r0, #0]
 80032a2:	7043      	strb	r3, [r0, #1]
 80032a4:	dd29      	ble.n	80032fa <__exponent+0x68>
 80032a6:	f10d 0307 	add.w	r3, sp, #7
 80032aa:	461d      	mov	r5, r3
 80032ac:	270a      	movs	r7, #10
 80032ae:	461a      	mov	r2, r3
 80032b0:	fbb1 f6f7 	udiv	r6, r1, r7
 80032b4:	fb07 1416 	mls	r4, r7, r6, r1
 80032b8:	3430      	adds	r4, #48	@ 0x30
 80032ba:	f802 4c01 	strb.w	r4, [r2, #-1]
 80032be:	460c      	mov	r4, r1
 80032c0:	2c63      	cmp	r4, #99	@ 0x63
 80032c2:	f103 33ff 	add.w	r3, r3, #4294967295
 80032c6:	4631      	mov	r1, r6
 80032c8:	dcf1      	bgt.n	80032ae <__exponent+0x1c>
 80032ca:	3130      	adds	r1, #48	@ 0x30
 80032cc:	1e94      	subs	r4, r2, #2
 80032ce:	f803 1c01 	strb.w	r1, [r3, #-1]
 80032d2:	1c41      	adds	r1, r0, #1
 80032d4:	4623      	mov	r3, r4
 80032d6:	42ab      	cmp	r3, r5
 80032d8:	d30a      	bcc.n	80032f0 <__exponent+0x5e>
 80032da:	f10d 0309 	add.w	r3, sp, #9
 80032de:	1a9b      	subs	r3, r3, r2
 80032e0:	42ac      	cmp	r4, r5
 80032e2:	bf88      	it	hi
 80032e4:	2300      	movhi	r3, #0
 80032e6:	3302      	adds	r3, #2
 80032e8:	4403      	add	r3, r0
 80032ea:	1a18      	subs	r0, r3, r0
 80032ec:	b003      	add	sp, #12
 80032ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80032f0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80032f4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80032f8:	e7ed      	b.n	80032d6 <__exponent+0x44>
 80032fa:	2330      	movs	r3, #48	@ 0x30
 80032fc:	3130      	adds	r1, #48	@ 0x30
 80032fe:	7083      	strb	r3, [r0, #2]
 8003300:	70c1      	strb	r1, [r0, #3]
 8003302:	1d03      	adds	r3, r0, #4
 8003304:	e7f1      	b.n	80032ea <__exponent+0x58>
	...

08003308 <_printf_float>:
 8003308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800330c:	b08d      	sub	sp, #52	@ 0x34
 800330e:	460c      	mov	r4, r1
 8003310:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8003314:	4616      	mov	r6, r2
 8003316:	461f      	mov	r7, r3
 8003318:	4605      	mov	r5, r0
 800331a:	f000 ff01 	bl	8004120 <_localeconv_r>
 800331e:	6803      	ldr	r3, [r0, #0]
 8003320:	9304      	str	r3, [sp, #16]
 8003322:	4618      	mov	r0, r3
 8003324:	f7fc ffac 	bl	8000280 <strlen>
 8003328:	2300      	movs	r3, #0
 800332a:	930a      	str	r3, [sp, #40]	@ 0x28
 800332c:	f8d8 3000 	ldr.w	r3, [r8]
 8003330:	9005      	str	r0, [sp, #20]
 8003332:	3307      	adds	r3, #7
 8003334:	f023 0307 	bic.w	r3, r3, #7
 8003338:	f103 0208 	add.w	r2, r3, #8
 800333c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003340:	f8d4 b000 	ldr.w	fp, [r4]
 8003344:	f8c8 2000 	str.w	r2, [r8]
 8003348:	e9d3 8900 	ldrd	r8, r9, [r3]
 800334c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003350:	9307      	str	r3, [sp, #28]
 8003352:	f8cd 8018 	str.w	r8, [sp, #24]
 8003356:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800335a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800335e:	4b9c      	ldr	r3, [pc, #624]	@ (80035d0 <_printf_float+0x2c8>)
 8003360:	f04f 32ff 	mov.w	r2, #4294967295
 8003364:	f7fd fbea 	bl	8000b3c <__aeabi_dcmpun>
 8003368:	bb70      	cbnz	r0, 80033c8 <_printf_float+0xc0>
 800336a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800336e:	4b98      	ldr	r3, [pc, #608]	@ (80035d0 <_printf_float+0x2c8>)
 8003370:	f04f 32ff 	mov.w	r2, #4294967295
 8003374:	f7fd fbc4 	bl	8000b00 <__aeabi_dcmple>
 8003378:	bb30      	cbnz	r0, 80033c8 <_printf_float+0xc0>
 800337a:	2200      	movs	r2, #0
 800337c:	2300      	movs	r3, #0
 800337e:	4640      	mov	r0, r8
 8003380:	4649      	mov	r1, r9
 8003382:	f7fd fbb3 	bl	8000aec <__aeabi_dcmplt>
 8003386:	b110      	cbz	r0, 800338e <_printf_float+0x86>
 8003388:	232d      	movs	r3, #45	@ 0x2d
 800338a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800338e:	4a91      	ldr	r2, [pc, #580]	@ (80035d4 <_printf_float+0x2cc>)
 8003390:	4b91      	ldr	r3, [pc, #580]	@ (80035d8 <_printf_float+0x2d0>)
 8003392:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8003396:	bf94      	ite	ls
 8003398:	4690      	movls	r8, r2
 800339a:	4698      	movhi	r8, r3
 800339c:	2303      	movs	r3, #3
 800339e:	6123      	str	r3, [r4, #16]
 80033a0:	f02b 0304 	bic.w	r3, fp, #4
 80033a4:	6023      	str	r3, [r4, #0]
 80033a6:	f04f 0900 	mov.w	r9, #0
 80033aa:	9700      	str	r7, [sp, #0]
 80033ac:	4633      	mov	r3, r6
 80033ae:	aa0b      	add	r2, sp, #44	@ 0x2c
 80033b0:	4621      	mov	r1, r4
 80033b2:	4628      	mov	r0, r5
 80033b4:	f000 f9d2 	bl	800375c <_printf_common>
 80033b8:	3001      	adds	r0, #1
 80033ba:	f040 808d 	bne.w	80034d8 <_printf_float+0x1d0>
 80033be:	f04f 30ff 	mov.w	r0, #4294967295
 80033c2:	b00d      	add	sp, #52	@ 0x34
 80033c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80033c8:	4642      	mov	r2, r8
 80033ca:	464b      	mov	r3, r9
 80033cc:	4640      	mov	r0, r8
 80033ce:	4649      	mov	r1, r9
 80033d0:	f7fd fbb4 	bl	8000b3c <__aeabi_dcmpun>
 80033d4:	b140      	cbz	r0, 80033e8 <_printf_float+0xe0>
 80033d6:	464b      	mov	r3, r9
 80033d8:	2b00      	cmp	r3, #0
 80033da:	bfbc      	itt	lt
 80033dc:	232d      	movlt	r3, #45	@ 0x2d
 80033de:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80033e2:	4a7e      	ldr	r2, [pc, #504]	@ (80035dc <_printf_float+0x2d4>)
 80033e4:	4b7e      	ldr	r3, [pc, #504]	@ (80035e0 <_printf_float+0x2d8>)
 80033e6:	e7d4      	b.n	8003392 <_printf_float+0x8a>
 80033e8:	6863      	ldr	r3, [r4, #4]
 80033ea:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80033ee:	9206      	str	r2, [sp, #24]
 80033f0:	1c5a      	adds	r2, r3, #1
 80033f2:	d13b      	bne.n	800346c <_printf_float+0x164>
 80033f4:	2306      	movs	r3, #6
 80033f6:	6063      	str	r3, [r4, #4]
 80033f8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80033fc:	2300      	movs	r3, #0
 80033fe:	6022      	str	r2, [r4, #0]
 8003400:	9303      	str	r3, [sp, #12]
 8003402:	ab0a      	add	r3, sp, #40	@ 0x28
 8003404:	e9cd a301 	strd	sl, r3, [sp, #4]
 8003408:	ab09      	add	r3, sp, #36	@ 0x24
 800340a:	9300      	str	r3, [sp, #0]
 800340c:	6861      	ldr	r1, [r4, #4]
 800340e:	ec49 8b10 	vmov	d0, r8, r9
 8003412:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8003416:	4628      	mov	r0, r5
 8003418:	f7ff fed6 	bl	80031c8 <__cvt>
 800341c:	9b06      	ldr	r3, [sp, #24]
 800341e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003420:	2b47      	cmp	r3, #71	@ 0x47
 8003422:	4680      	mov	r8, r0
 8003424:	d129      	bne.n	800347a <_printf_float+0x172>
 8003426:	1cc8      	adds	r0, r1, #3
 8003428:	db02      	blt.n	8003430 <_printf_float+0x128>
 800342a:	6863      	ldr	r3, [r4, #4]
 800342c:	4299      	cmp	r1, r3
 800342e:	dd41      	ble.n	80034b4 <_printf_float+0x1ac>
 8003430:	f1aa 0a02 	sub.w	sl, sl, #2
 8003434:	fa5f fa8a 	uxtb.w	sl, sl
 8003438:	3901      	subs	r1, #1
 800343a:	4652      	mov	r2, sl
 800343c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003440:	9109      	str	r1, [sp, #36]	@ 0x24
 8003442:	f7ff ff26 	bl	8003292 <__exponent>
 8003446:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003448:	1813      	adds	r3, r2, r0
 800344a:	2a01      	cmp	r2, #1
 800344c:	4681      	mov	r9, r0
 800344e:	6123      	str	r3, [r4, #16]
 8003450:	dc02      	bgt.n	8003458 <_printf_float+0x150>
 8003452:	6822      	ldr	r2, [r4, #0]
 8003454:	07d2      	lsls	r2, r2, #31
 8003456:	d501      	bpl.n	800345c <_printf_float+0x154>
 8003458:	3301      	adds	r3, #1
 800345a:	6123      	str	r3, [r4, #16]
 800345c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8003460:	2b00      	cmp	r3, #0
 8003462:	d0a2      	beq.n	80033aa <_printf_float+0xa2>
 8003464:	232d      	movs	r3, #45	@ 0x2d
 8003466:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800346a:	e79e      	b.n	80033aa <_printf_float+0xa2>
 800346c:	9a06      	ldr	r2, [sp, #24]
 800346e:	2a47      	cmp	r2, #71	@ 0x47
 8003470:	d1c2      	bne.n	80033f8 <_printf_float+0xf0>
 8003472:	2b00      	cmp	r3, #0
 8003474:	d1c0      	bne.n	80033f8 <_printf_float+0xf0>
 8003476:	2301      	movs	r3, #1
 8003478:	e7bd      	b.n	80033f6 <_printf_float+0xee>
 800347a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800347e:	d9db      	bls.n	8003438 <_printf_float+0x130>
 8003480:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8003484:	d118      	bne.n	80034b8 <_printf_float+0x1b0>
 8003486:	2900      	cmp	r1, #0
 8003488:	6863      	ldr	r3, [r4, #4]
 800348a:	dd0b      	ble.n	80034a4 <_printf_float+0x19c>
 800348c:	6121      	str	r1, [r4, #16]
 800348e:	b913      	cbnz	r3, 8003496 <_printf_float+0x18e>
 8003490:	6822      	ldr	r2, [r4, #0]
 8003492:	07d0      	lsls	r0, r2, #31
 8003494:	d502      	bpl.n	800349c <_printf_float+0x194>
 8003496:	3301      	adds	r3, #1
 8003498:	440b      	add	r3, r1
 800349a:	6123      	str	r3, [r4, #16]
 800349c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800349e:	f04f 0900 	mov.w	r9, #0
 80034a2:	e7db      	b.n	800345c <_printf_float+0x154>
 80034a4:	b913      	cbnz	r3, 80034ac <_printf_float+0x1a4>
 80034a6:	6822      	ldr	r2, [r4, #0]
 80034a8:	07d2      	lsls	r2, r2, #31
 80034aa:	d501      	bpl.n	80034b0 <_printf_float+0x1a8>
 80034ac:	3302      	adds	r3, #2
 80034ae:	e7f4      	b.n	800349a <_printf_float+0x192>
 80034b0:	2301      	movs	r3, #1
 80034b2:	e7f2      	b.n	800349a <_printf_float+0x192>
 80034b4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80034b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80034ba:	4299      	cmp	r1, r3
 80034bc:	db05      	blt.n	80034ca <_printf_float+0x1c2>
 80034be:	6823      	ldr	r3, [r4, #0]
 80034c0:	6121      	str	r1, [r4, #16]
 80034c2:	07d8      	lsls	r0, r3, #31
 80034c4:	d5ea      	bpl.n	800349c <_printf_float+0x194>
 80034c6:	1c4b      	adds	r3, r1, #1
 80034c8:	e7e7      	b.n	800349a <_printf_float+0x192>
 80034ca:	2900      	cmp	r1, #0
 80034cc:	bfd4      	ite	le
 80034ce:	f1c1 0202 	rsble	r2, r1, #2
 80034d2:	2201      	movgt	r2, #1
 80034d4:	4413      	add	r3, r2
 80034d6:	e7e0      	b.n	800349a <_printf_float+0x192>
 80034d8:	6823      	ldr	r3, [r4, #0]
 80034da:	055a      	lsls	r2, r3, #21
 80034dc:	d407      	bmi.n	80034ee <_printf_float+0x1e6>
 80034de:	6923      	ldr	r3, [r4, #16]
 80034e0:	4642      	mov	r2, r8
 80034e2:	4631      	mov	r1, r6
 80034e4:	4628      	mov	r0, r5
 80034e6:	47b8      	blx	r7
 80034e8:	3001      	adds	r0, #1
 80034ea:	d12b      	bne.n	8003544 <_printf_float+0x23c>
 80034ec:	e767      	b.n	80033be <_printf_float+0xb6>
 80034ee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80034f2:	f240 80dd 	bls.w	80036b0 <_printf_float+0x3a8>
 80034f6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80034fa:	2200      	movs	r2, #0
 80034fc:	2300      	movs	r3, #0
 80034fe:	f7fd faeb 	bl	8000ad8 <__aeabi_dcmpeq>
 8003502:	2800      	cmp	r0, #0
 8003504:	d033      	beq.n	800356e <_printf_float+0x266>
 8003506:	4a37      	ldr	r2, [pc, #220]	@ (80035e4 <_printf_float+0x2dc>)
 8003508:	2301      	movs	r3, #1
 800350a:	4631      	mov	r1, r6
 800350c:	4628      	mov	r0, r5
 800350e:	47b8      	blx	r7
 8003510:	3001      	adds	r0, #1
 8003512:	f43f af54 	beq.w	80033be <_printf_float+0xb6>
 8003516:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800351a:	4543      	cmp	r3, r8
 800351c:	db02      	blt.n	8003524 <_printf_float+0x21c>
 800351e:	6823      	ldr	r3, [r4, #0]
 8003520:	07d8      	lsls	r0, r3, #31
 8003522:	d50f      	bpl.n	8003544 <_printf_float+0x23c>
 8003524:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003528:	4631      	mov	r1, r6
 800352a:	4628      	mov	r0, r5
 800352c:	47b8      	blx	r7
 800352e:	3001      	adds	r0, #1
 8003530:	f43f af45 	beq.w	80033be <_printf_float+0xb6>
 8003534:	f04f 0900 	mov.w	r9, #0
 8003538:	f108 38ff 	add.w	r8, r8, #4294967295
 800353c:	f104 0a1a 	add.w	sl, r4, #26
 8003540:	45c8      	cmp	r8, r9
 8003542:	dc09      	bgt.n	8003558 <_printf_float+0x250>
 8003544:	6823      	ldr	r3, [r4, #0]
 8003546:	079b      	lsls	r3, r3, #30
 8003548:	f100 8103 	bmi.w	8003752 <_printf_float+0x44a>
 800354c:	68e0      	ldr	r0, [r4, #12]
 800354e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003550:	4298      	cmp	r0, r3
 8003552:	bfb8      	it	lt
 8003554:	4618      	movlt	r0, r3
 8003556:	e734      	b.n	80033c2 <_printf_float+0xba>
 8003558:	2301      	movs	r3, #1
 800355a:	4652      	mov	r2, sl
 800355c:	4631      	mov	r1, r6
 800355e:	4628      	mov	r0, r5
 8003560:	47b8      	blx	r7
 8003562:	3001      	adds	r0, #1
 8003564:	f43f af2b 	beq.w	80033be <_printf_float+0xb6>
 8003568:	f109 0901 	add.w	r9, r9, #1
 800356c:	e7e8      	b.n	8003540 <_printf_float+0x238>
 800356e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003570:	2b00      	cmp	r3, #0
 8003572:	dc39      	bgt.n	80035e8 <_printf_float+0x2e0>
 8003574:	4a1b      	ldr	r2, [pc, #108]	@ (80035e4 <_printf_float+0x2dc>)
 8003576:	2301      	movs	r3, #1
 8003578:	4631      	mov	r1, r6
 800357a:	4628      	mov	r0, r5
 800357c:	47b8      	blx	r7
 800357e:	3001      	adds	r0, #1
 8003580:	f43f af1d 	beq.w	80033be <_printf_float+0xb6>
 8003584:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8003588:	ea59 0303 	orrs.w	r3, r9, r3
 800358c:	d102      	bne.n	8003594 <_printf_float+0x28c>
 800358e:	6823      	ldr	r3, [r4, #0]
 8003590:	07d9      	lsls	r1, r3, #31
 8003592:	d5d7      	bpl.n	8003544 <_printf_float+0x23c>
 8003594:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003598:	4631      	mov	r1, r6
 800359a:	4628      	mov	r0, r5
 800359c:	47b8      	blx	r7
 800359e:	3001      	adds	r0, #1
 80035a0:	f43f af0d 	beq.w	80033be <_printf_float+0xb6>
 80035a4:	f04f 0a00 	mov.w	sl, #0
 80035a8:	f104 0b1a 	add.w	fp, r4, #26
 80035ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80035ae:	425b      	negs	r3, r3
 80035b0:	4553      	cmp	r3, sl
 80035b2:	dc01      	bgt.n	80035b8 <_printf_float+0x2b0>
 80035b4:	464b      	mov	r3, r9
 80035b6:	e793      	b.n	80034e0 <_printf_float+0x1d8>
 80035b8:	2301      	movs	r3, #1
 80035ba:	465a      	mov	r2, fp
 80035bc:	4631      	mov	r1, r6
 80035be:	4628      	mov	r0, r5
 80035c0:	47b8      	blx	r7
 80035c2:	3001      	adds	r0, #1
 80035c4:	f43f aefb 	beq.w	80033be <_printf_float+0xb6>
 80035c8:	f10a 0a01 	add.w	sl, sl, #1
 80035cc:	e7ee      	b.n	80035ac <_printf_float+0x2a4>
 80035ce:	bf00      	nop
 80035d0:	7fefffff 	.word	0x7fefffff
 80035d4:	08007920 	.word	0x08007920
 80035d8:	08007924 	.word	0x08007924
 80035dc:	08007928 	.word	0x08007928
 80035e0:	0800792c 	.word	0x0800792c
 80035e4:	08007930 	.word	0x08007930
 80035e8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80035ea:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80035ee:	4553      	cmp	r3, sl
 80035f0:	bfa8      	it	ge
 80035f2:	4653      	movge	r3, sl
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	4699      	mov	r9, r3
 80035f8:	dc36      	bgt.n	8003668 <_printf_float+0x360>
 80035fa:	f04f 0b00 	mov.w	fp, #0
 80035fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003602:	f104 021a 	add.w	r2, r4, #26
 8003606:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003608:	9306      	str	r3, [sp, #24]
 800360a:	eba3 0309 	sub.w	r3, r3, r9
 800360e:	455b      	cmp	r3, fp
 8003610:	dc31      	bgt.n	8003676 <_printf_float+0x36e>
 8003612:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003614:	459a      	cmp	sl, r3
 8003616:	dc3a      	bgt.n	800368e <_printf_float+0x386>
 8003618:	6823      	ldr	r3, [r4, #0]
 800361a:	07da      	lsls	r2, r3, #31
 800361c:	d437      	bmi.n	800368e <_printf_float+0x386>
 800361e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003620:	ebaa 0903 	sub.w	r9, sl, r3
 8003624:	9b06      	ldr	r3, [sp, #24]
 8003626:	ebaa 0303 	sub.w	r3, sl, r3
 800362a:	4599      	cmp	r9, r3
 800362c:	bfa8      	it	ge
 800362e:	4699      	movge	r9, r3
 8003630:	f1b9 0f00 	cmp.w	r9, #0
 8003634:	dc33      	bgt.n	800369e <_printf_float+0x396>
 8003636:	f04f 0800 	mov.w	r8, #0
 800363a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800363e:	f104 0b1a 	add.w	fp, r4, #26
 8003642:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003644:	ebaa 0303 	sub.w	r3, sl, r3
 8003648:	eba3 0309 	sub.w	r3, r3, r9
 800364c:	4543      	cmp	r3, r8
 800364e:	f77f af79 	ble.w	8003544 <_printf_float+0x23c>
 8003652:	2301      	movs	r3, #1
 8003654:	465a      	mov	r2, fp
 8003656:	4631      	mov	r1, r6
 8003658:	4628      	mov	r0, r5
 800365a:	47b8      	blx	r7
 800365c:	3001      	adds	r0, #1
 800365e:	f43f aeae 	beq.w	80033be <_printf_float+0xb6>
 8003662:	f108 0801 	add.w	r8, r8, #1
 8003666:	e7ec      	b.n	8003642 <_printf_float+0x33a>
 8003668:	4642      	mov	r2, r8
 800366a:	4631      	mov	r1, r6
 800366c:	4628      	mov	r0, r5
 800366e:	47b8      	blx	r7
 8003670:	3001      	adds	r0, #1
 8003672:	d1c2      	bne.n	80035fa <_printf_float+0x2f2>
 8003674:	e6a3      	b.n	80033be <_printf_float+0xb6>
 8003676:	2301      	movs	r3, #1
 8003678:	4631      	mov	r1, r6
 800367a:	4628      	mov	r0, r5
 800367c:	9206      	str	r2, [sp, #24]
 800367e:	47b8      	blx	r7
 8003680:	3001      	adds	r0, #1
 8003682:	f43f ae9c 	beq.w	80033be <_printf_float+0xb6>
 8003686:	9a06      	ldr	r2, [sp, #24]
 8003688:	f10b 0b01 	add.w	fp, fp, #1
 800368c:	e7bb      	b.n	8003606 <_printf_float+0x2fe>
 800368e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003692:	4631      	mov	r1, r6
 8003694:	4628      	mov	r0, r5
 8003696:	47b8      	blx	r7
 8003698:	3001      	adds	r0, #1
 800369a:	d1c0      	bne.n	800361e <_printf_float+0x316>
 800369c:	e68f      	b.n	80033be <_printf_float+0xb6>
 800369e:	9a06      	ldr	r2, [sp, #24]
 80036a0:	464b      	mov	r3, r9
 80036a2:	4442      	add	r2, r8
 80036a4:	4631      	mov	r1, r6
 80036a6:	4628      	mov	r0, r5
 80036a8:	47b8      	blx	r7
 80036aa:	3001      	adds	r0, #1
 80036ac:	d1c3      	bne.n	8003636 <_printf_float+0x32e>
 80036ae:	e686      	b.n	80033be <_printf_float+0xb6>
 80036b0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80036b4:	f1ba 0f01 	cmp.w	sl, #1
 80036b8:	dc01      	bgt.n	80036be <_printf_float+0x3b6>
 80036ba:	07db      	lsls	r3, r3, #31
 80036bc:	d536      	bpl.n	800372c <_printf_float+0x424>
 80036be:	2301      	movs	r3, #1
 80036c0:	4642      	mov	r2, r8
 80036c2:	4631      	mov	r1, r6
 80036c4:	4628      	mov	r0, r5
 80036c6:	47b8      	blx	r7
 80036c8:	3001      	adds	r0, #1
 80036ca:	f43f ae78 	beq.w	80033be <_printf_float+0xb6>
 80036ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80036d2:	4631      	mov	r1, r6
 80036d4:	4628      	mov	r0, r5
 80036d6:	47b8      	blx	r7
 80036d8:	3001      	adds	r0, #1
 80036da:	f43f ae70 	beq.w	80033be <_printf_float+0xb6>
 80036de:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80036e2:	2200      	movs	r2, #0
 80036e4:	2300      	movs	r3, #0
 80036e6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80036ea:	f7fd f9f5 	bl	8000ad8 <__aeabi_dcmpeq>
 80036ee:	b9c0      	cbnz	r0, 8003722 <_printf_float+0x41a>
 80036f0:	4653      	mov	r3, sl
 80036f2:	f108 0201 	add.w	r2, r8, #1
 80036f6:	4631      	mov	r1, r6
 80036f8:	4628      	mov	r0, r5
 80036fa:	47b8      	blx	r7
 80036fc:	3001      	adds	r0, #1
 80036fe:	d10c      	bne.n	800371a <_printf_float+0x412>
 8003700:	e65d      	b.n	80033be <_printf_float+0xb6>
 8003702:	2301      	movs	r3, #1
 8003704:	465a      	mov	r2, fp
 8003706:	4631      	mov	r1, r6
 8003708:	4628      	mov	r0, r5
 800370a:	47b8      	blx	r7
 800370c:	3001      	adds	r0, #1
 800370e:	f43f ae56 	beq.w	80033be <_printf_float+0xb6>
 8003712:	f108 0801 	add.w	r8, r8, #1
 8003716:	45d0      	cmp	r8, sl
 8003718:	dbf3      	blt.n	8003702 <_printf_float+0x3fa>
 800371a:	464b      	mov	r3, r9
 800371c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003720:	e6df      	b.n	80034e2 <_printf_float+0x1da>
 8003722:	f04f 0800 	mov.w	r8, #0
 8003726:	f104 0b1a 	add.w	fp, r4, #26
 800372a:	e7f4      	b.n	8003716 <_printf_float+0x40e>
 800372c:	2301      	movs	r3, #1
 800372e:	4642      	mov	r2, r8
 8003730:	e7e1      	b.n	80036f6 <_printf_float+0x3ee>
 8003732:	2301      	movs	r3, #1
 8003734:	464a      	mov	r2, r9
 8003736:	4631      	mov	r1, r6
 8003738:	4628      	mov	r0, r5
 800373a:	47b8      	blx	r7
 800373c:	3001      	adds	r0, #1
 800373e:	f43f ae3e 	beq.w	80033be <_printf_float+0xb6>
 8003742:	f108 0801 	add.w	r8, r8, #1
 8003746:	68e3      	ldr	r3, [r4, #12]
 8003748:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800374a:	1a5b      	subs	r3, r3, r1
 800374c:	4543      	cmp	r3, r8
 800374e:	dcf0      	bgt.n	8003732 <_printf_float+0x42a>
 8003750:	e6fc      	b.n	800354c <_printf_float+0x244>
 8003752:	f04f 0800 	mov.w	r8, #0
 8003756:	f104 0919 	add.w	r9, r4, #25
 800375a:	e7f4      	b.n	8003746 <_printf_float+0x43e>

0800375c <_printf_common>:
 800375c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003760:	4616      	mov	r6, r2
 8003762:	4698      	mov	r8, r3
 8003764:	688a      	ldr	r2, [r1, #8]
 8003766:	690b      	ldr	r3, [r1, #16]
 8003768:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800376c:	4293      	cmp	r3, r2
 800376e:	bfb8      	it	lt
 8003770:	4613      	movlt	r3, r2
 8003772:	6033      	str	r3, [r6, #0]
 8003774:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003778:	4607      	mov	r7, r0
 800377a:	460c      	mov	r4, r1
 800377c:	b10a      	cbz	r2, 8003782 <_printf_common+0x26>
 800377e:	3301      	adds	r3, #1
 8003780:	6033      	str	r3, [r6, #0]
 8003782:	6823      	ldr	r3, [r4, #0]
 8003784:	0699      	lsls	r1, r3, #26
 8003786:	bf42      	ittt	mi
 8003788:	6833      	ldrmi	r3, [r6, #0]
 800378a:	3302      	addmi	r3, #2
 800378c:	6033      	strmi	r3, [r6, #0]
 800378e:	6825      	ldr	r5, [r4, #0]
 8003790:	f015 0506 	ands.w	r5, r5, #6
 8003794:	d106      	bne.n	80037a4 <_printf_common+0x48>
 8003796:	f104 0a19 	add.w	sl, r4, #25
 800379a:	68e3      	ldr	r3, [r4, #12]
 800379c:	6832      	ldr	r2, [r6, #0]
 800379e:	1a9b      	subs	r3, r3, r2
 80037a0:	42ab      	cmp	r3, r5
 80037a2:	dc26      	bgt.n	80037f2 <_printf_common+0x96>
 80037a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80037a8:	6822      	ldr	r2, [r4, #0]
 80037aa:	3b00      	subs	r3, #0
 80037ac:	bf18      	it	ne
 80037ae:	2301      	movne	r3, #1
 80037b0:	0692      	lsls	r2, r2, #26
 80037b2:	d42b      	bmi.n	800380c <_printf_common+0xb0>
 80037b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80037b8:	4641      	mov	r1, r8
 80037ba:	4638      	mov	r0, r7
 80037bc:	47c8      	blx	r9
 80037be:	3001      	adds	r0, #1
 80037c0:	d01e      	beq.n	8003800 <_printf_common+0xa4>
 80037c2:	6823      	ldr	r3, [r4, #0]
 80037c4:	6922      	ldr	r2, [r4, #16]
 80037c6:	f003 0306 	and.w	r3, r3, #6
 80037ca:	2b04      	cmp	r3, #4
 80037cc:	bf02      	ittt	eq
 80037ce:	68e5      	ldreq	r5, [r4, #12]
 80037d0:	6833      	ldreq	r3, [r6, #0]
 80037d2:	1aed      	subeq	r5, r5, r3
 80037d4:	68a3      	ldr	r3, [r4, #8]
 80037d6:	bf0c      	ite	eq
 80037d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80037dc:	2500      	movne	r5, #0
 80037de:	4293      	cmp	r3, r2
 80037e0:	bfc4      	itt	gt
 80037e2:	1a9b      	subgt	r3, r3, r2
 80037e4:	18ed      	addgt	r5, r5, r3
 80037e6:	2600      	movs	r6, #0
 80037e8:	341a      	adds	r4, #26
 80037ea:	42b5      	cmp	r5, r6
 80037ec:	d11a      	bne.n	8003824 <_printf_common+0xc8>
 80037ee:	2000      	movs	r0, #0
 80037f0:	e008      	b.n	8003804 <_printf_common+0xa8>
 80037f2:	2301      	movs	r3, #1
 80037f4:	4652      	mov	r2, sl
 80037f6:	4641      	mov	r1, r8
 80037f8:	4638      	mov	r0, r7
 80037fa:	47c8      	blx	r9
 80037fc:	3001      	adds	r0, #1
 80037fe:	d103      	bne.n	8003808 <_printf_common+0xac>
 8003800:	f04f 30ff 	mov.w	r0, #4294967295
 8003804:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003808:	3501      	adds	r5, #1
 800380a:	e7c6      	b.n	800379a <_printf_common+0x3e>
 800380c:	18e1      	adds	r1, r4, r3
 800380e:	1c5a      	adds	r2, r3, #1
 8003810:	2030      	movs	r0, #48	@ 0x30
 8003812:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003816:	4422      	add	r2, r4
 8003818:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800381c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003820:	3302      	adds	r3, #2
 8003822:	e7c7      	b.n	80037b4 <_printf_common+0x58>
 8003824:	2301      	movs	r3, #1
 8003826:	4622      	mov	r2, r4
 8003828:	4641      	mov	r1, r8
 800382a:	4638      	mov	r0, r7
 800382c:	47c8      	blx	r9
 800382e:	3001      	adds	r0, #1
 8003830:	d0e6      	beq.n	8003800 <_printf_common+0xa4>
 8003832:	3601      	adds	r6, #1
 8003834:	e7d9      	b.n	80037ea <_printf_common+0x8e>
	...

08003838 <_printf_i>:
 8003838:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800383c:	7e0f      	ldrb	r7, [r1, #24]
 800383e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003840:	2f78      	cmp	r7, #120	@ 0x78
 8003842:	4691      	mov	r9, r2
 8003844:	4680      	mov	r8, r0
 8003846:	460c      	mov	r4, r1
 8003848:	469a      	mov	sl, r3
 800384a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800384e:	d807      	bhi.n	8003860 <_printf_i+0x28>
 8003850:	2f62      	cmp	r7, #98	@ 0x62
 8003852:	d80a      	bhi.n	800386a <_printf_i+0x32>
 8003854:	2f00      	cmp	r7, #0
 8003856:	f000 80d2 	beq.w	80039fe <_printf_i+0x1c6>
 800385a:	2f58      	cmp	r7, #88	@ 0x58
 800385c:	f000 80b9 	beq.w	80039d2 <_printf_i+0x19a>
 8003860:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003864:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003868:	e03a      	b.n	80038e0 <_printf_i+0xa8>
 800386a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800386e:	2b15      	cmp	r3, #21
 8003870:	d8f6      	bhi.n	8003860 <_printf_i+0x28>
 8003872:	a101      	add	r1, pc, #4	@ (adr r1, 8003878 <_printf_i+0x40>)
 8003874:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003878:	080038d1 	.word	0x080038d1
 800387c:	080038e5 	.word	0x080038e5
 8003880:	08003861 	.word	0x08003861
 8003884:	08003861 	.word	0x08003861
 8003888:	08003861 	.word	0x08003861
 800388c:	08003861 	.word	0x08003861
 8003890:	080038e5 	.word	0x080038e5
 8003894:	08003861 	.word	0x08003861
 8003898:	08003861 	.word	0x08003861
 800389c:	08003861 	.word	0x08003861
 80038a0:	08003861 	.word	0x08003861
 80038a4:	080039e5 	.word	0x080039e5
 80038a8:	0800390f 	.word	0x0800390f
 80038ac:	0800399f 	.word	0x0800399f
 80038b0:	08003861 	.word	0x08003861
 80038b4:	08003861 	.word	0x08003861
 80038b8:	08003a07 	.word	0x08003a07
 80038bc:	08003861 	.word	0x08003861
 80038c0:	0800390f 	.word	0x0800390f
 80038c4:	08003861 	.word	0x08003861
 80038c8:	08003861 	.word	0x08003861
 80038cc:	080039a7 	.word	0x080039a7
 80038d0:	6833      	ldr	r3, [r6, #0]
 80038d2:	1d1a      	adds	r2, r3, #4
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	6032      	str	r2, [r6, #0]
 80038d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80038dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80038e0:	2301      	movs	r3, #1
 80038e2:	e09d      	b.n	8003a20 <_printf_i+0x1e8>
 80038e4:	6833      	ldr	r3, [r6, #0]
 80038e6:	6820      	ldr	r0, [r4, #0]
 80038e8:	1d19      	adds	r1, r3, #4
 80038ea:	6031      	str	r1, [r6, #0]
 80038ec:	0606      	lsls	r6, r0, #24
 80038ee:	d501      	bpl.n	80038f4 <_printf_i+0xbc>
 80038f0:	681d      	ldr	r5, [r3, #0]
 80038f2:	e003      	b.n	80038fc <_printf_i+0xc4>
 80038f4:	0645      	lsls	r5, r0, #25
 80038f6:	d5fb      	bpl.n	80038f0 <_printf_i+0xb8>
 80038f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80038fc:	2d00      	cmp	r5, #0
 80038fe:	da03      	bge.n	8003908 <_printf_i+0xd0>
 8003900:	232d      	movs	r3, #45	@ 0x2d
 8003902:	426d      	negs	r5, r5
 8003904:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003908:	4859      	ldr	r0, [pc, #356]	@ (8003a70 <_printf_i+0x238>)
 800390a:	230a      	movs	r3, #10
 800390c:	e011      	b.n	8003932 <_printf_i+0xfa>
 800390e:	6821      	ldr	r1, [r4, #0]
 8003910:	6833      	ldr	r3, [r6, #0]
 8003912:	0608      	lsls	r0, r1, #24
 8003914:	f853 5b04 	ldr.w	r5, [r3], #4
 8003918:	d402      	bmi.n	8003920 <_printf_i+0xe8>
 800391a:	0649      	lsls	r1, r1, #25
 800391c:	bf48      	it	mi
 800391e:	b2ad      	uxthmi	r5, r5
 8003920:	2f6f      	cmp	r7, #111	@ 0x6f
 8003922:	4853      	ldr	r0, [pc, #332]	@ (8003a70 <_printf_i+0x238>)
 8003924:	6033      	str	r3, [r6, #0]
 8003926:	bf14      	ite	ne
 8003928:	230a      	movne	r3, #10
 800392a:	2308      	moveq	r3, #8
 800392c:	2100      	movs	r1, #0
 800392e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003932:	6866      	ldr	r6, [r4, #4]
 8003934:	60a6      	str	r6, [r4, #8]
 8003936:	2e00      	cmp	r6, #0
 8003938:	bfa2      	ittt	ge
 800393a:	6821      	ldrge	r1, [r4, #0]
 800393c:	f021 0104 	bicge.w	r1, r1, #4
 8003940:	6021      	strge	r1, [r4, #0]
 8003942:	b90d      	cbnz	r5, 8003948 <_printf_i+0x110>
 8003944:	2e00      	cmp	r6, #0
 8003946:	d04b      	beq.n	80039e0 <_printf_i+0x1a8>
 8003948:	4616      	mov	r6, r2
 800394a:	fbb5 f1f3 	udiv	r1, r5, r3
 800394e:	fb03 5711 	mls	r7, r3, r1, r5
 8003952:	5dc7      	ldrb	r7, [r0, r7]
 8003954:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003958:	462f      	mov	r7, r5
 800395a:	42bb      	cmp	r3, r7
 800395c:	460d      	mov	r5, r1
 800395e:	d9f4      	bls.n	800394a <_printf_i+0x112>
 8003960:	2b08      	cmp	r3, #8
 8003962:	d10b      	bne.n	800397c <_printf_i+0x144>
 8003964:	6823      	ldr	r3, [r4, #0]
 8003966:	07df      	lsls	r7, r3, #31
 8003968:	d508      	bpl.n	800397c <_printf_i+0x144>
 800396a:	6923      	ldr	r3, [r4, #16]
 800396c:	6861      	ldr	r1, [r4, #4]
 800396e:	4299      	cmp	r1, r3
 8003970:	bfde      	ittt	le
 8003972:	2330      	movle	r3, #48	@ 0x30
 8003974:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003978:	f106 36ff 	addle.w	r6, r6, #4294967295
 800397c:	1b92      	subs	r2, r2, r6
 800397e:	6122      	str	r2, [r4, #16]
 8003980:	f8cd a000 	str.w	sl, [sp]
 8003984:	464b      	mov	r3, r9
 8003986:	aa03      	add	r2, sp, #12
 8003988:	4621      	mov	r1, r4
 800398a:	4640      	mov	r0, r8
 800398c:	f7ff fee6 	bl	800375c <_printf_common>
 8003990:	3001      	adds	r0, #1
 8003992:	d14a      	bne.n	8003a2a <_printf_i+0x1f2>
 8003994:	f04f 30ff 	mov.w	r0, #4294967295
 8003998:	b004      	add	sp, #16
 800399a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800399e:	6823      	ldr	r3, [r4, #0]
 80039a0:	f043 0320 	orr.w	r3, r3, #32
 80039a4:	6023      	str	r3, [r4, #0]
 80039a6:	4833      	ldr	r0, [pc, #204]	@ (8003a74 <_printf_i+0x23c>)
 80039a8:	2778      	movs	r7, #120	@ 0x78
 80039aa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80039ae:	6823      	ldr	r3, [r4, #0]
 80039b0:	6831      	ldr	r1, [r6, #0]
 80039b2:	061f      	lsls	r7, r3, #24
 80039b4:	f851 5b04 	ldr.w	r5, [r1], #4
 80039b8:	d402      	bmi.n	80039c0 <_printf_i+0x188>
 80039ba:	065f      	lsls	r7, r3, #25
 80039bc:	bf48      	it	mi
 80039be:	b2ad      	uxthmi	r5, r5
 80039c0:	6031      	str	r1, [r6, #0]
 80039c2:	07d9      	lsls	r1, r3, #31
 80039c4:	bf44      	itt	mi
 80039c6:	f043 0320 	orrmi.w	r3, r3, #32
 80039ca:	6023      	strmi	r3, [r4, #0]
 80039cc:	b11d      	cbz	r5, 80039d6 <_printf_i+0x19e>
 80039ce:	2310      	movs	r3, #16
 80039d0:	e7ac      	b.n	800392c <_printf_i+0xf4>
 80039d2:	4827      	ldr	r0, [pc, #156]	@ (8003a70 <_printf_i+0x238>)
 80039d4:	e7e9      	b.n	80039aa <_printf_i+0x172>
 80039d6:	6823      	ldr	r3, [r4, #0]
 80039d8:	f023 0320 	bic.w	r3, r3, #32
 80039dc:	6023      	str	r3, [r4, #0]
 80039de:	e7f6      	b.n	80039ce <_printf_i+0x196>
 80039e0:	4616      	mov	r6, r2
 80039e2:	e7bd      	b.n	8003960 <_printf_i+0x128>
 80039e4:	6833      	ldr	r3, [r6, #0]
 80039e6:	6825      	ldr	r5, [r4, #0]
 80039e8:	6961      	ldr	r1, [r4, #20]
 80039ea:	1d18      	adds	r0, r3, #4
 80039ec:	6030      	str	r0, [r6, #0]
 80039ee:	062e      	lsls	r6, r5, #24
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	d501      	bpl.n	80039f8 <_printf_i+0x1c0>
 80039f4:	6019      	str	r1, [r3, #0]
 80039f6:	e002      	b.n	80039fe <_printf_i+0x1c6>
 80039f8:	0668      	lsls	r0, r5, #25
 80039fa:	d5fb      	bpl.n	80039f4 <_printf_i+0x1bc>
 80039fc:	8019      	strh	r1, [r3, #0]
 80039fe:	2300      	movs	r3, #0
 8003a00:	6123      	str	r3, [r4, #16]
 8003a02:	4616      	mov	r6, r2
 8003a04:	e7bc      	b.n	8003980 <_printf_i+0x148>
 8003a06:	6833      	ldr	r3, [r6, #0]
 8003a08:	1d1a      	adds	r2, r3, #4
 8003a0a:	6032      	str	r2, [r6, #0]
 8003a0c:	681e      	ldr	r6, [r3, #0]
 8003a0e:	6862      	ldr	r2, [r4, #4]
 8003a10:	2100      	movs	r1, #0
 8003a12:	4630      	mov	r0, r6
 8003a14:	f7fc fbe4 	bl	80001e0 <memchr>
 8003a18:	b108      	cbz	r0, 8003a1e <_printf_i+0x1e6>
 8003a1a:	1b80      	subs	r0, r0, r6
 8003a1c:	6060      	str	r0, [r4, #4]
 8003a1e:	6863      	ldr	r3, [r4, #4]
 8003a20:	6123      	str	r3, [r4, #16]
 8003a22:	2300      	movs	r3, #0
 8003a24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003a28:	e7aa      	b.n	8003980 <_printf_i+0x148>
 8003a2a:	6923      	ldr	r3, [r4, #16]
 8003a2c:	4632      	mov	r2, r6
 8003a2e:	4649      	mov	r1, r9
 8003a30:	4640      	mov	r0, r8
 8003a32:	47d0      	blx	sl
 8003a34:	3001      	adds	r0, #1
 8003a36:	d0ad      	beq.n	8003994 <_printf_i+0x15c>
 8003a38:	6823      	ldr	r3, [r4, #0]
 8003a3a:	079b      	lsls	r3, r3, #30
 8003a3c:	d413      	bmi.n	8003a66 <_printf_i+0x22e>
 8003a3e:	68e0      	ldr	r0, [r4, #12]
 8003a40:	9b03      	ldr	r3, [sp, #12]
 8003a42:	4298      	cmp	r0, r3
 8003a44:	bfb8      	it	lt
 8003a46:	4618      	movlt	r0, r3
 8003a48:	e7a6      	b.n	8003998 <_printf_i+0x160>
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	4632      	mov	r2, r6
 8003a4e:	4649      	mov	r1, r9
 8003a50:	4640      	mov	r0, r8
 8003a52:	47d0      	blx	sl
 8003a54:	3001      	adds	r0, #1
 8003a56:	d09d      	beq.n	8003994 <_printf_i+0x15c>
 8003a58:	3501      	adds	r5, #1
 8003a5a:	68e3      	ldr	r3, [r4, #12]
 8003a5c:	9903      	ldr	r1, [sp, #12]
 8003a5e:	1a5b      	subs	r3, r3, r1
 8003a60:	42ab      	cmp	r3, r5
 8003a62:	dcf2      	bgt.n	8003a4a <_printf_i+0x212>
 8003a64:	e7eb      	b.n	8003a3e <_printf_i+0x206>
 8003a66:	2500      	movs	r5, #0
 8003a68:	f104 0619 	add.w	r6, r4, #25
 8003a6c:	e7f5      	b.n	8003a5a <_printf_i+0x222>
 8003a6e:	bf00      	nop
 8003a70:	08007932 	.word	0x08007932
 8003a74:	08007943 	.word	0x08007943

08003a78 <_scanf_float>:
 8003a78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a7c:	b087      	sub	sp, #28
 8003a7e:	4617      	mov	r7, r2
 8003a80:	9303      	str	r3, [sp, #12]
 8003a82:	688b      	ldr	r3, [r1, #8]
 8003a84:	1e5a      	subs	r2, r3, #1
 8003a86:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8003a8a:	bf81      	itttt	hi
 8003a8c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8003a90:	eb03 0b05 	addhi.w	fp, r3, r5
 8003a94:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8003a98:	608b      	strhi	r3, [r1, #8]
 8003a9a:	680b      	ldr	r3, [r1, #0]
 8003a9c:	460a      	mov	r2, r1
 8003a9e:	f04f 0500 	mov.w	r5, #0
 8003aa2:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8003aa6:	f842 3b1c 	str.w	r3, [r2], #28
 8003aaa:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8003aae:	4680      	mov	r8, r0
 8003ab0:	460c      	mov	r4, r1
 8003ab2:	bf98      	it	ls
 8003ab4:	f04f 0b00 	movls.w	fp, #0
 8003ab8:	9201      	str	r2, [sp, #4]
 8003aba:	4616      	mov	r6, r2
 8003abc:	46aa      	mov	sl, r5
 8003abe:	46a9      	mov	r9, r5
 8003ac0:	9502      	str	r5, [sp, #8]
 8003ac2:	68a2      	ldr	r2, [r4, #8]
 8003ac4:	b152      	cbz	r2, 8003adc <_scanf_float+0x64>
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	781b      	ldrb	r3, [r3, #0]
 8003aca:	2b4e      	cmp	r3, #78	@ 0x4e
 8003acc:	d864      	bhi.n	8003b98 <_scanf_float+0x120>
 8003ace:	2b40      	cmp	r3, #64	@ 0x40
 8003ad0:	d83c      	bhi.n	8003b4c <_scanf_float+0xd4>
 8003ad2:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8003ad6:	b2c8      	uxtb	r0, r1
 8003ad8:	280e      	cmp	r0, #14
 8003ada:	d93a      	bls.n	8003b52 <_scanf_float+0xda>
 8003adc:	f1b9 0f00 	cmp.w	r9, #0
 8003ae0:	d003      	beq.n	8003aea <_scanf_float+0x72>
 8003ae2:	6823      	ldr	r3, [r4, #0]
 8003ae4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003ae8:	6023      	str	r3, [r4, #0]
 8003aea:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003aee:	f1ba 0f01 	cmp.w	sl, #1
 8003af2:	f200 8117 	bhi.w	8003d24 <_scanf_float+0x2ac>
 8003af6:	9b01      	ldr	r3, [sp, #4]
 8003af8:	429e      	cmp	r6, r3
 8003afa:	f200 8108 	bhi.w	8003d0e <_scanf_float+0x296>
 8003afe:	2001      	movs	r0, #1
 8003b00:	b007      	add	sp, #28
 8003b02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b06:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8003b0a:	2a0d      	cmp	r2, #13
 8003b0c:	d8e6      	bhi.n	8003adc <_scanf_float+0x64>
 8003b0e:	a101      	add	r1, pc, #4	@ (adr r1, 8003b14 <_scanf_float+0x9c>)
 8003b10:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8003b14:	08003c5b 	.word	0x08003c5b
 8003b18:	08003add 	.word	0x08003add
 8003b1c:	08003add 	.word	0x08003add
 8003b20:	08003add 	.word	0x08003add
 8003b24:	08003cbb 	.word	0x08003cbb
 8003b28:	08003c93 	.word	0x08003c93
 8003b2c:	08003add 	.word	0x08003add
 8003b30:	08003add 	.word	0x08003add
 8003b34:	08003c69 	.word	0x08003c69
 8003b38:	08003add 	.word	0x08003add
 8003b3c:	08003add 	.word	0x08003add
 8003b40:	08003add 	.word	0x08003add
 8003b44:	08003add 	.word	0x08003add
 8003b48:	08003c21 	.word	0x08003c21
 8003b4c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8003b50:	e7db      	b.n	8003b0a <_scanf_float+0x92>
 8003b52:	290e      	cmp	r1, #14
 8003b54:	d8c2      	bhi.n	8003adc <_scanf_float+0x64>
 8003b56:	a001      	add	r0, pc, #4	@ (adr r0, 8003b5c <_scanf_float+0xe4>)
 8003b58:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8003b5c:	08003c11 	.word	0x08003c11
 8003b60:	08003add 	.word	0x08003add
 8003b64:	08003c11 	.word	0x08003c11
 8003b68:	08003ca7 	.word	0x08003ca7
 8003b6c:	08003add 	.word	0x08003add
 8003b70:	08003bb9 	.word	0x08003bb9
 8003b74:	08003bf7 	.word	0x08003bf7
 8003b78:	08003bf7 	.word	0x08003bf7
 8003b7c:	08003bf7 	.word	0x08003bf7
 8003b80:	08003bf7 	.word	0x08003bf7
 8003b84:	08003bf7 	.word	0x08003bf7
 8003b88:	08003bf7 	.word	0x08003bf7
 8003b8c:	08003bf7 	.word	0x08003bf7
 8003b90:	08003bf7 	.word	0x08003bf7
 8003b94:	08003bf7 	.word	0x08003bf7
 8003b98:	2b6e      	cmp	r3, #110	@ 0x6e
 8003b9a:	d809      	bhi.n	8003bb0 <_scanf_float+0x138>
 8003b9c:	2b60      	cmp	r3, #96	@ 0x60
 8003b9e:	d8b2      	bhi.n	8003b06 <_scanf_float+0x8e>
 8003ba0:	2b54      	cmp	r3, #84	@ 0x54
 8003ba2:	d07b      	beq.n	8003c9c <_scanf_float+0x224>
 8003ba4:	2b59      	cmp	r3, #89	@ 0x59
 8003ba6:	d199      	bne.n	8003adc <_scanf_float+0x64>
 8003ba8:	2d07      	cmp	r5, #7
 8003baa:	d197      	bne.n	8003adc <_scanf_float+0x64>
 8003bac:	2508      	movs	r5, #8
 8003bae:	e02c      	b.n	8003c0a <_scanf_float+0x192>
 8003bb0:	2b74      	cmp	r3, #116	@ 0x74
 8003bb2:	d073      	beq.n	8003c9c <_scanf_float+0x224>
 8003bb4:	2b79      	cmp	r3, #121	@ 0x79
 8003bb6:	e7f6      	b.n	8003ba6 <_scanf_float+0x12e>
 8003bb8:	6821      	ldr	r1, [r4, #0]
 8003bba:	05c8      	lsls	r0, r1, #23
 8003bbc:	d51b      	bpl.n	8003bf6 <_scanf_float+0x17e>
 8003bbe:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8003bc2:	6021      	str	r1, [r4, #0]
 8003bc4:	f109 0901 	add.w	r9, r9, #1
 8003bc8:	f1bb 0f00 	cmp.w	fp, #0
 8003bcc:	d003      	beq.n	8003bd6 <_scanf_float+0x15e>
 8003bce:	3201      	adds	r2, #1
 8003bd0:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003bd4:	60a2      	str	r2, [r4, #8]
 8003bd6:	68a3      	ldr	r3, [r4, #8]
 8003bd8:	3b01      	subs	r3, #1
 8003bda:	60a3      	str	r3, [r4, #8]
 8003bdc:	6923      	ldr	r3, [r4, #16]
 8003bde:	3301      	adds	r3, #1
 8003be0:	6123      	str	r3, [r4, #16]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	3b01      	subs	r3, #1
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	607b      	str	r3, [r7, #4]
 8003bea:	f340 8087 	ble.w	8003cfc <_scanf_float+0x284>
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	3301      	adds	r3, #1
 8003bf2:	603b      	str	r3, [r7, #0]
 8003bf4:	e765      	b.n	8003ac2 <_scanf_float+0x4a>
 8003bf6:	eb1a 0105 	adds.w	r1, sl, r5
 8003bfa:	f47f af6f 	bne.w	8003adc <_scanf_float+0x64>
 8003bfe:	6822      	ldr	r2, [r4, #0]
 8003c00:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8003c04:	6022      	str	r2, [r4, #0]
 8003c06:	460d      	mov	r5, r1
 8003c08:	468a      	mov	sl, r1
 8003c0a:	f806 3b01 	strb.w	r3, [r6], #1
 8003c0e:	e7e2      	b.n	8003bd6 <_scanf_float+0x15e>
 8003c10:	6822      	ldr	r2, [r4, #0]
 8003c12:	0610      	lsls	r0, r2, #24
 8003c14:	f57f af62 	bpl.w	8003adc <_scanf_float+0x64>
 8003c18:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003c1c:	6022      	str	r2, [r4, #0]
 8003c1e:	e7f4      	b.n	8003c0a <_scanf_float+0x192>
 8003c20:	f1ba 0f00 	cmp.w	sl, #0
 8003c24:	d10e      	bne.n	8003c44 <_scanf_float+0x1cc>
 8003c26:	f1b9 0f00 	cmp.w	r9, #0
 8003c2a:	d10e      	bne.n	8003c4a <_scanf_float+0x1d2>
 8003c2c:	6822      	ldr	r2, [r4, #0]
 8003c2e:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8003c32:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8003c36:	d108      	bne.n	8003c4a <_scanf_float+0x1d2>
 8003c38:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8003c3c:	6022      	str	r2, [r4, #0]
 8003c3e:	f04f 0a01 	mov.w	sl, #1
 8003c42:	e7e2      	b.n	8003c0a <_scanf_float+0x192>
 8003c44:	f1ba 0f02 	cmp.w	sl, #2
 8003c48:	d055      	beq.n	8003cf6 <_scanf_float+0x27e>
 8003c4a:	2d01      	cmp	r5, #1
 8003c4c:	d002      	beq.n	8003c54 <_scanf_float+0x1dc>
 8003c4e:	2d04      	cmp	r5, #4
 8003c50:	f47f af44 	bne.w	8003adc <_scanf_float+0x64>
 8003c54:	3501      	adds	r5, #1
 8003c56:	b2ed      	uxtb	r5, r5
 8003c58:	e7d7      	b.n	8003c0a <_scanf_float+0x192>
 8003c5a:	f1ba 0f01 	cmp.w	sl, #1
 8003c5e:	f47f af3d 	bne.w	8003adc <_scanf_float+0x64>
 8003c62:	f04f 0a02 	mov.w	sl, #2
 8003c66:	e7d0      	b.n	8003c0a <_scanf_float+0x192>
 8003c68:	b97d      	cbnz	r5, 8003c8a <_scanf_float+0x212>
 8003c6a:	f1b9 0f00 	cmp.w	r9, #0
 8003c6e:	f47f af38 	bne.w	8003ae2 <_scanf_float+0x6a>
 8003c72:	6822      	ldr	r2, [r4, #0]
 8003c74:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8003c78:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8003c7c:	f040 8108 	bne.w	8003e90 <_scanf_float+0x418>
 8003c80:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8003c84:	6022      	str	r2, [r4, #0]
 8003c86:	2501      	movs	r5, #1
 8003c88:	e7bf      	b.n	8003c0a <_scanf_float+0x192>
 8003c8a:	2d03      	cmp	r5, #3
 8003c8c:	d0e2      	beq.n	8003c54 <_scanf_float+0x1dc>
 8003c8e:	2d05      	cmp	r5, #5
 8003c90:	e7de      	b.n	8003c50 <_scanf_float+0x1d8>
 8003c92:	2d02      	cmp	r5, #2
 8003c94:	f47f af22 	bne.w	8003adc <_scanf_float+0x64>
 8003c98:	2503      	movs	r5, #3
 8003c9a:	e7b6      	b.n	8003c0a <_scanf_float+0x192>
 8003c9c:	2d06      	cmp	r5, #6
 8003c9e:	f47f af1d 	bne.w	8003adc <_scanf_float+0x64>
 8003ca2:	2507      	movs	r5, #7
 8003ca4:	e7b1      	b.n	8003c0a <_scanf_float+0x192>
 8003ca6:	6822      	ldr	r2, [r4, #0]
 8003ca8:	0591      	lsls	r1, r2, #22
 8003caa:	f57f af17 	bpl.w	8003adc <_scanf_float+0x64>
 8003cae:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8003cb2:	6022      	str	r2, [r4, #0]
 8003cb4:	f8cd 9008 	str.w	r9, [sp, #8]
 8003cb8:	e7a7      	b.n	8003c0a <_scanf_float+0x192>
 8003cba:	6822      	ldr	r2, [r4, #0]
 8003cbc:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8003cc0:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8003cc4:	d006      	beq.n	8003cd4 <_scanf_float+0x25c>
 8003cc6:	0550      	lsls	r0, r2, #21
 8003cc8:	f57f af08 	bpl.w	8003adc <_scanf_float+0x64>
 8003ccc:	f1b9 0f00 	cmp.w	r9, #0
 8003cd0:	f000 80de 	beq.w	8003e90 <_scanf_float+0x418>
 8003cd4:	0591      	lsls	r1, r2, #22
 8003cd6:	bf58      	it	pl
 8003cd8:	9902      	ldrpl	r1, [sp, #8]
 8003cda:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8003cde:	bf58      	it	pl
 8003ce0:	eba9 0101 	subpl.w	r1, r9, r1
 8003ce4:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8003ce8:	bf58      	it	pl
 8003cea:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8003cee:	6022      	str	r2, [r4, #0]
 8003cf0:	f04f 0900 	mov.w	r9, #0
 8003cf4:	e789      	b.n	8003c0a <_scanf_float+0x192>
 8003cf6:	f04f 0a03 	mov.w	sl, #3
 8003cfa:	e786      	b.n	8003c0a <_scanf_float+0x192>
 8003cfc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8003d00:	4639      	mov	r1, r7
 8003d02:	4640      	mov	r0, r8
 8003d04:	4798      	blx	r3
 8003d06:	2800      	cmp	r0, #0
 8003d08:	f43f aedb 	beq.w	8003ac2 <_scanf_float+0x4a>
 8003d0c:	e6e6      	b.n	8003adc <_scanf_float+0x64>
 8003d0e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8003d12:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8003d16:	463a      	mov	r2, r7
 8003d18:	4640      	mov	r0, r8
 8003d1a:	4798      	blx	r3
 8003d1c:	6923      	ldr	r3, [r4, #16]
 8003d1e:	3b01      	subs	r3, #1
 8003d20:	6123      	str	r3, [r4, #16]
 8003d22:	e6e8      	b.n	8003af6 <_scanf_float+0x7e>
 8003d24:	1e6b      	subs	r3, r5, #1
 8003d26:	2b06      	cmp	r3, #6
 8003d28:	d824      	bhi.n	8003d74 <_scanf_float+0x2fc>
 8003d2a:	2d02      	cmp	r5, #2
 8003d2c:	d836      	bhi.n	8003d9c <_scanf_float+0x324>
 8003d2e:	9b01      	ldr	r3, [sp, #4]
 8003d30:	429e      	cmp	r6, r3
 8003d32:	f67f aee4 	bls.w	8003afe <_scanf_float+0x86>
 8003d36:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8003d3a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8003d3e:	463a      	mov	r2, r7
 8003d40:	4640      	mov	r0, r8
 8003d42:	4798      	blx	r3
 8003d44:	6923      	ldr	r3, [r4, #16]
 8003d46:	3b01      	subs	r3, #1
 8003d48:	6123      	str	r3, [r4, #16]
 8003d4a:	e7f0      	b.n	8003d2e <_scanf_float+0x2b6>
 8003d4c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8003d50:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8003d54:	463a      	mov	r2, r7
 8003d56:	4640      	mov	r0, r8
 8003d58:	4798      	blx	r3
 8003d5a:	6923      	ldr	r3, [r4, #16]
 8003d5c:	3b01      	subs	r3, #1
 8003d5e:	6123      	str	r3, [r4, #16]
 8003d60:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003d64:	fa5f fa8a 	uxtb.w	sl, sl
 8003d68:	f1ba 0f02 	cmp.w	sl, #2
 8003d6c:	d1ee      	bne.n	8003d4c <_scanf_float+0x2d4>
 8003d6e:	3d03      	subs	r5, #3
 8003d70:	b2ed      	uxtb	r5, r5
 8003d72:	1b76      	subs	r6, r6, r5
 8003d74:	6823      	ldr	r3, [r4, #0]
 8003d76:	05da      	lsls	r2, r3, #23
 8003d78:	d530      	bpl.n	8003ddc <_scanf_float+0x364>
 8003d7a:	055b      	lsls	r3, r3, #21
 8003d7c:	d511      	bpl.n	8003da2 <_scanf_float+0x32a>
 8003d7e:	9b01      	ldr	r3, [sp, #4]
 8003d80:	429e      	cmp	r6, r3
 8003d82:	f67f aebc 	bls.w	8003afe <_scanf_float+0x86>
 8003d86:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8003d8a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8003d8e:	463a      	mov	r2, r7
 8003d90:	4640      	mov	r0, r8
 8003d92:	4798      	blx	r3
 8003d94:	6923      	ldr	r3, [r4, #16]
 8003d96:	3b01      	subs	r3, #1
 8003d98:	6123      	str	r3, [r4, #16]
 8003d9a:	e7f0      	b.n	8003d7e <_scanf_float+0x306>
 8003d9c:	46aa      	mov	sl, r5
 8003d9e:	46b3      	mov	fp, r6
 8003da0:	e7de      	b.n	8003d60 <_scanf_float+0x2e8>
 8003da2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8003da6:	6923      	ldr	r3, [r4, #16]
 8003da8:	2965      	cmp	r1, #101	@ 0x65
 8003daa:	f103 33ff 	add.w	r3, r3, #4294967295
 8003dae:	f106 35ff 	add.w	r5, r6, #4294967295
 8003db2:	6123      	str	r3, [r4, #16]
 8003db4:	d00c      	beq.n	8003dd0 <_scanf_float+0x358>
 8003db6:	2945      	cmp	r1, #69	@ 0x45
 8003db8:	d00a      	beq.n	8003dd0 <_scanf_float+0x358>
 8003dba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8003dbe:	463a      	mov	r2, r7
 8003dc0:	4640      	mov	r0, r8
 8003dc2:	4798      	blx	r3
 8003dc4:	6923      	ldr	r3, [r4, #16]
 8003dc6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8003dca:	3b01      	subs	r3, #1
 8003dcc:	1eb5      	subs	r5, r6, #2
 8003dce:	6123      	str	r3, [r4, #16]
 8003dd0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8003dd4:	463a      	mov	r2, r7
 8003dd6:	4640      	mov	r0, r8
 8003dd8:	4798      	blx	r3
 8003dda:	462e      	mov	r6, r5
 8003ddc:	6822      	ldr	r2, [r4, #0]
 8003dde:	f012 0210 	ands.w	r2, r2, #16
 8003de2:	d001      	beq.n	8003de8 <_scanf_float+0x370>
 8003de4:	2000      	movs	r0, #0
 8003de6:	e68b      	b.n	8003b00 <_scanf_float+0x88>
 8003de8:	7032      	strb	r2, [r6, #0]
 8003dea:	6823      	ldr	r3, [r4, #0]
 8003dec:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003df0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003df4:	d11c      	bne.n	8003e30 <_scanf_float+0x3b8>
 8003df6:	9b02      	ldr	r3, [sp, #8]
 8003df8:	454b      	cmp	r3, r9
 8003dfa:	eba3 0209 	sub.w	r2, r3, r9
 8003dfe:	d123      	bne.n	8003e48 <_scanf_float+0x3d0>
 8003e00:	9901      	ldr	r1, [sp, #4]
 8003e02:	2200      	movs	r2, #0
 8003e04:	4640      	mov	r0, r8
 8003e06:	f002 fc0b 	bl	8006620 <_strtod_r>
 8003e0a:	9b03      	ldr	r3, [sp, #12]
 8003e0c:	6821      	ldr	r1, [r4, #0]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f011 0f02 	tst.w	r1, #2
 8003e14:	ec57 6b10 	vmov	r6, r7, d0
 8003e18:	f103 0204 	add.w	r2, r3, #4
 8003e1c:	d01f      	beq.n	8003e5e <_scanf_float+0x3e6>
 8003e1e:	9903      	ldr	r1, [sp, #12]
 8003e20:	600a      	str	r2, [r1, #0]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	e9c3 6700 	strd	r6, r7, [r3]
 8003e28:	68e3      	ldr	r3, [r4, #12]
 8003e2a:	3301      	adds	r3, #1
 8003e2c:	60e3      	str	r3, [r4, #12]
 8003e2e:	e7d9      	b.n	8003de4 <_scanf_float+0x36c>
 8003e30:	9b04      	ldr	r3, [sp, #16]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d0e4      	beq.n	8003e00 <_scanf_float+0x388>
 8003e36:	9905      	ldr	r1, [sp, #20]
 8003e38:	230a      	movs	r3, #10
 8003e3a:	3101      	adds	r1, #1
 8003e3c:	4640      	mov	r0, r8
 8003e3e:	f002 fc6f 	bl	8006720 <_strtol_r>
 8003e42:	9b04      	ldr	r3, [sp, #16]
 8003e44:	9e05      	ldr	r6, [sp, #20]
 8003e46:	1ac2      	subs	r2, r0, r3
 8003e48:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8003e4c:	429e      	cmp	r6, r3
 8003e4e:	bf28      	it	cs
 8003e50:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8003e54:	4910      	ldr	r1, [pc, #64]	@ (8003e98 <_scanf_float+0x420>)
 8003e56:	4630      	mov	r0, r6
 8003e58:	f000 f8f6 	bl	8004048 <siprintf>
 8003e5c:	e7d0      	b.n	8003e00 <_scanf_float+0x388>
 8003e5e:	f011 0f04 	tst.w	r1, #4
 8003e62:	9903      	ldr	r1, [sp, #12]
 8003e64:	600a      	str	r2, [r1, #0]
 8003e66:	d1dc      	bne.n	8003e22 <_scanf_float+0x3aa>
 8003e68:	681d      	ldr	r5, [r3, #0]
 8003e6a:	4632      	mov	r2, r6
 8003e6c:	463b      	mov	r3, r7
 8003e6e:	4630      	mov	r0, r6
 8003e70:	4639      	mov	r1, r7
 8003e72:	f7fc fe63 	bl	8000b3c <__aeabi_dcmpun>
 8003e76:	b128      	cbz	r0, 8003e84 <_scanf_float+0x40c>
 8003e78:	4808      	ldr	r0, [pc, #32]	@ (8003e9c <_scanf_float+0x424>)
 8003e7a:	f000 f9c9 	bl	8004210 <nanf>
 8003e7e:	ed85 0a00 	vstr	s0, [r5]
 8003e82:	e7d1      	b.n	8003e28 <_scanf_float+0x3b0>
 8003e84:	4630      	mov	r0, r6
 8003e86:	4639      	mov	r1, r7
 8003e88:	f7fc feb6 	bl	8000bf8 <__aeabi_d2f>
 8003e8c:	6028      	str	r0, [r5, #0]
 8003e8e:	e7cb      	b.n	8003e28 <_scanf_float+0x3b0>
 8003e90:	f04f 0900 	mov.w	r9, #0
 8003e94:	e629      	b.n	8003aea <_scanf_float+0x72>
 8003e96:	bf00      	nop
 8003e98:	08007954 	.word	0x08007954
 8003e9c:	08007ced 	.word	0x08007ced

08003ea0 <std>:
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	b510      	push	{r4, lr}
 8003ea4:	4604      	mov	r4, r0
 8003ea6:	e9c0 3300 	strd	r3, r3, [r0]
 8003eaa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003eae:	6083      	str	r3, [r0, #8]
 8003eb0:	8181      	strh	r1, [r0, #12]
 8003eb2:	6643      	str	r3, [r0, #100]	@ 0x64
 8003eb4:	81c2      	strh	r2, [r0, #14]
 8003eb6:	6183      	str	r3, [r0, #24]
 8003eb8:	4619      	mov	r1, r3
 8003eba:	2208      	movs	r2, #8
 8003ebc:	305c      	adds	r0, #92	@ 0x5c
 8003ebe:	f000 f926 	bl	800410e <memset>
 8003ec2:	4b0d      	ldr	r3, [pc, #52]	@ (8003ef8 <std+0x58>)
 8003ec4:	6263      	str	r3, [r4, #36]	@ 0x24
 8003ec6:	4b0d      	ldr	r3, [pc, #52]	@ (8003efc <std+0x5c>)
 8003ec8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003eca:	4b0d      	ldr	r3, [pc, #52]	@ (8003f00 <std+0x60>)
 8003ecc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003ece:	4b0d      	ldr	r3, [pc, #52]	@ (8003f04 <std+0x64>)
 8003ed0:	6323      	str	r3, [r4, #48]	@ 0x30
 8003ed2:	4b0d      	ldr	r3, [pc, #52]	@ (8003f08 <std+0x68>)
 8003ed4:	6224      	str	r4, [r4, #32]
 8003ed6:	429c      	cmp	r4, r3
 8003ed8:	d006      	beq.n	8003ee8 <std+0x48>
 8003eda:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003ede:	4294      	cmp	r4, r2
 8003ee0:	d002      	beq.n	8003ee8 <std+0x48>
 8003ee2:	33d0      	adds	r3, #208	@ 0xd0
 8003ee4:	429c      	cmp	r4, r3
 8003ee6:	d105      	bne.n	8003ef4 <std+0x54>
 8003ee8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003eec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ef0:	f000 b98a 	b.w	8004208 <__retarget_lock_init_recursive>
 8003ef4:	bd10      	pop	{r4, pc}
 8003ef6:	bf00      	nop
 8003ef8:	08004089 	.word	0x08004089
 8003efc:	080040ab 	.word	0x080040ab
 8003f00:	080040e3 	.word	0x080040e3
 8003f04:	08004107 	.word	0x08004107
 8003f08:	200002b8 	.word	0x200002b8

08003f0c <stdio_exit_handler>:
 8003f0c:	4a02      	ldr	r2, [pc, #8]	@ (8003f18 <stdio_exit_handler+0xc>)
 8003f0e:	4903      	ldr	r1, [pc, #12]	@ (8003f1c <stdio_exit_handler+0x10>)
 8003f10:	4803      	ldr	r0, [pc, #12]	@ (8003f20 <stdio_exit_handler+0x14>)
 8003f12:	f000 b869 	b.w	8003fe8 <_fwalk_sglue>
 8003f16:	bf00      	nop
 8003f18:	2000000c 	.word	0x2000000c
 8003f1c:	08006d61 	.word	0x08006d61
 8003f20:	2000001c 	.word	0x2000001c

08003f24 <cleanup_stdio>:
 8003f24:	6841      	ldr	r1, [r0, #4]
 8003f26:	4b0c      	ldr	r3, [pc, #48]	@ (8003f58 <cleanup_stdio+0x34>)
 8003f28:	4299      	cmp	r1, r3
 8003f2a:	b510      	push	{r4, lr}
 8003f2c:	4604      	mov	r4, r0
 8003f2e:	d001      	beq.n	8003f34 <cleanup_stdio+0x10>
 8003f30:	f002 ff16 	bl	8006d60 <_fflush_r>
 8003f34:	68a1      	ldr	r1, [r4, #8]
 8003f36:	4b09      	ldr	r3, [pc, #36]	@ (8003f5c <cleanup_stdio+0x38>)
 8003f38:	4299      	cmp	r1, r3
 8003f3a:	d002      	beq.n	8003f42 <cleanup_stdio+0x1e>
 8003f3c:	4620      	mov	r0, r4
 8003f3e:	f002 ff0f 	bl	8006d60 <_fflush_r>
 8003f42:	68e1      	ldr	r1, [r4, #12]
 8003f44:	4b06      	ldr	r3, [pc, #24]	@ (8003f60 <cleanup_stdio+0x3c>)
 8003f46:	4299      	cmp	r1, r3
 8003f48:	d004      	beq.n	8003f54 <cleanup_stdio+0x30>
 8003f4a:	4620      	mov	r0, r4
 8003f4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f50:	f002 bf06 	b.w	8006d60 <_fflush_r>
 8003f54:	bd10      	pop	{r4, pc}
 8003f56:	bf00      	nop
 8003f58:	200002b8 	.word	0x200002b8
 8003f5c:	20000320 	.word	0x20000320
 8003f60:	20000388 	.word	0x20000388

08003f64 <global_stdio_init.part.0>:
 8003f64:	b510      	push	{r4, lr}
 8003f66:	4b0b      	ldr	r3, [pc, #44]	@ (8003f94 <global_stdio_init.part.0+0x30>)
 8003f68:	4c0b      	ldr	r4, [pc, #44]	@ (8003f98 <global_stdio_init.part.0+0x34>)
 8003f6a:	4a0c      	ldr	r2, [pc, #48]	@ (8003f9c <global_stdio_init.part.0+0x38>)
 8003f6c:	601a      	str	r2, [r3, #0]
 8003f6e:	4620      	mov	r0, r4
 8003f70:	2200      	movs	r2, #0
 8003f72:	2104      	movs	r1, #4
 8003f74:	f7ff ff94 	bl	8003ea0 <std>
 8003f78:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003f7c:	2201      	movs	r2, #1
 8003f7e:	2109      	movs	r1, #9
 8003f80:	f7ff ff8e 	bl	8003ea0 <std>
 8003f84:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003f88:	2202      	movs	r2, #2
 8003f8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f8e:	2112      	movs	r1, #18
 8003f90:	f7ff bf86 	b.w	8003ea0 <std>
 8003f94:	200003f0 	.word	0x200003f0
 8003f98:	200002b8 	.word	0x200002b8
 8003f9c:	08003f0d 	.word	0x08003f0d

08003fa0 <__sfp_lock_acquire>:
 8003fa0:	4801      	ldr	r0, [pc, #4]	@ (8003fa8 <__sfp_lock_acquire+0x8>)
 8003fa2:	f000 b932 	b.w	800420a <__retarget_lock_acquire_recursive>
 8003fa6:	bf00      	nop
 8003fa8:	200003f9 	.word	0x200003f9

08003fac <__sfp_lock_release>:
 8003fac:	4801      	ldr	r0, [pc, #4]	@ (8003fb4 <__sfp_lock_release+0x8>)
 8003fae:	f000 b92d 	b.w	800420c <__retarget_lock_release_recursive>
 8003fb2:	bf00      	nop
 8003fb4:	200003f9 	.word	0x200003f9

08003fb8 <__sinit>:
 8003fb8:	b510      	push	{r4, lr}
 8003fba:	4604      	mov	r4, r0
 8003fbc:	f7ff fff0 	bl	8003fa0 <__sfp_lock_acquire>
 8003fc0:	6a23      	ldr	r3, [r4, #32]
 8003fc2:	b11b      	cbz	r3, 8003fcc <__sinit+0x14>
 8003fc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003fc8:	f7ff bff0 	b.w	8003fac <__sfp_lock_release>
 8003fcc:	4b04      	ldr	r3, [pc, #16]	@ (8003fe0 <__sinit+0x28>)
 8003fce:	6223      	str	r3, [r4, #32]
 8003fd0:	4b04      	ldr	r3, [pc, #16]	@ (8003fe4 <__sinit+0x2c>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d1f5      	bne.n	8003fc4 <__sinit+0xc>
 8003fd8:	f7ff ffc4 	bl	8003f64 <global_stdio_init.part.0>
 8003fdc:	e7f2      	b.n	8003fc4 <__sinit+0xc>
 8003fde:	bf00      	nop
 8003fe0:	08003f25 	.word	0x08003f25
 8003fe4:	200003f0 	.word	0x200003f0

08003fe8 <_fwalk_sglue>:
 8003fe8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003fec:	4607      	mov	r7, r0
 8003fee:	4688      	mov	r8, r1
 8003ff0:	4614      	mov	r4, r2
 8003ff2:	2600      	movs	r6, #0
 8003ff4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003ff8:	f1b9 0901 	subs.w	r9, r9, #1
 8003ffc:	d505      	bpl.n	800400a <_fwalk_sglue+0x22>
 8003ffe:	6824      	ldr	r4, [r4, #0]
 8004000:	2c00      	cmp	r4, #0
 8004002:	d1f7      	bne.n	8003ff4 <_fwalk_sglue+0xc>
 8004004:	4630      	mov	r0, r6
 8004006:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800400a:	89ab      	ldrh	r3, [r5, #12]
 800400c:	2b01      	cmp	r3, #1
 800400e:	d907      	bls.n	8004020 <_fwalk_sglue+0x38>
 8004010:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004014:	3301      	adds	r3, #1
 8004016:	d003      	beq.n	8004020 <_fwalk_sglue+0x38>
 8004018:	4629      	mov	r1, r5
 800401a:	4638      	mov	r0, r7
 800401c:	47c0      	blx	r8
 800401e:	4306      	orrs	r6, r0
 8004020:	3568      	adds	r5, #104	@ 0x68
 8004022:	e7e9      	b.n	8003ff8 <_fwalk_sglue+0x10>

08004024 <iprintf>:
 8004024:	b40f      	push	{r0, r1, r2, r3}
 8004026:	b507      	push	{r0, r1, r2, lr}
 8004028:	4906      	ldr	r1, [pc, #24]	@ (8004044 <iprintf+0x20>)
 800402a:	ab04      	add	r3, sp, #16
 800402c:	6808      	ldr	r0, [r1, #0]
 800402e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004032:	6881      	ldr	r1, [r0, #8]
 8004034:	9301      	str	r3, [sp, #4]
 8004036:	f002 fcf7 	bl	8006a28 <_vfiprintf_r>
 800403a:	b003      	add	sp, #12
 800403c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004040:	b004      	add	sp, #16
 8004042:	4770      	bx	lr
 8004044:	20000018 	.word	0x20000018

08004048 <siprintf>:
 8004048:	b40e      	push	{r1, r2, r3}
 800404a:	b500      	push	{lr}
 800404c:	b09c      	sub	sp, #112	@ 0x70
 800404e:	ab1d      	add	r3, sp, #116	@ 0x74
 8004050:	9002      	str	r0, [sp, #8]
 8004052:	9006      	str	r0, [sp, #24]
 8004054:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004058:	4809      	ldr	r0, [pc, #36]	@ (8004080 <siprintf+0x38>)
 800405a:	9107      	str	r1, [sp, #28]
 800405c:	9104      	str	r1, [sp, #16]
 800405e:	4909      	ldr	r1, [pc, #36]	@ (8004084 <siprintf+0x3c>)
 8004060:	f853 2b04 	ldr.w	r2, [r3], #4
 8004064:	9105      	str	r1, [sp, #20]
 8004066:	6800      	ldr	r0, [r0, #0]
 8004068:	9301      	str	r3, [sp, #4]
 800406a:	a902      	add	r1, sp, #8
 800406c:	f002 fbb6 	bl	80067dc <_svfiprintf_r>
 8004070:	9b02      	ldr	r3, [sp, #8]
 8004072:	2200      	movs	r2, #0
 8004074:	701a      	strb	r2, [r3, #0]
 8004076:	b01c      	add	sp, #112	@ 0x70
 8004078:	f85d eb04 	ldr.w	lr, [sp], #4
 800407c:	b003      	add	sp, #12
 800407e:	4770      	bx	lr
 8004080:	20000018 	.word	0x20000018
 8004084:	ffff0208 	.word	0xffff0208

08004088 <__sread>:
 8004088:	b510      	push	{r4, lr}
 800408a:	460c      	mov	r4, r1
 800408c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004090:	f000 f86c 	bl	800416c <_read_r>
 8004094:	2800      	cmp	r0, #0
 8004096:	bfab      	itete	ge
 8004098:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800409a:	89a3      	ldrhlt	r3, [r4, #12]
 800409c:	181b      	addge	r3, r3, r0
 800409e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80040a2:	bfac      	ite	ge
 80040a4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80040a6:	81a3      	strhlt	r3, [r4, #12]
 80040a8:	bd10      	pop	{r4, pc}

080040aa <__swrite>:
 80040aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80040ae:	461f      	mov	r7, r3
 80040b0:	898b      	ldrh	r3, [r1, #12]
 80040b2:	05db      	lsls	r3, r3, #23
 80040b4:	4605      	mov	r5, r0
 80040b6:	460c      	mov	r4, r1
 80040b8:	4616      	mov	r6, r2
 80040ba:	d505      	bpl.n	80040c8 <__swrite+0x1e>
 80040bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040c0:	2302      	movs	r3, #2
 80040c2:	2200      	movs	r2, #0
 80040c4:	f000 f840 	bl	8004148 <_lseek_r>
 80040c8:	89a3      	ldrh	r3, [r4, #12]
 80040ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80040ce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80040d2:	81a3      	strh	r3, [r4, #12]
 80040d4:	4632      	mov	r2, r6
 80040d6:	463b      	mov	r3, r7
 80040d8:	4628      	mov	r0, r5
 80040da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80040de:	f000 b857 	b.w	8004190 <_write_r>

080040e2 <__sseek>:
 80040e2:	b510      	push	{r4, lr}
 80040e4:	460c      	mov	r4, r1
 80040e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040ea:	f000 f82d 	bl	8004148 <_lseek_r>
 80040ee:	1c43      	adds	r3, r0, #1
 80040f0:	89a3      	ldrh	r3, [r4, #12]
 80040f2:	bf15      	itete	ne
 80040f4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80040f6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80040fa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80040fe:	81a3      	strheq	r3, [r4, #12]
 8004100:	bf18      	it	ne
 8004102:	81a3      	strhne	r3, [r4, #12]
 8004104:	bd10      	pop	{r4, pc}

08004106 <__sclose>:
 8004106:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800410a:	f000 b80d 	b.w	8004128 <_close_r>

0800410e <memset>:
 800410e:	4402      	add	r2, r0
 8004110:	4603      	mov	r3, r0
 8004112:	4293      	cmp	r3, r2
 8004114:	d100      	bne.n	8004118 <memset+0xa>
 8004116:	4770      	bx	lr
 8004118:	f803 1b01 	strb.w	r1, [r3], #1
 800411c:	e7f9      	b.n	8004112 <memset+0x4>
	...

08004120 <_localeconv_r>:
 8004120:	4800      	ldr	r0, [pc, #0]	@ (8004124 <_localeconv_r+0x4>)
 8004122:	4770      	bx	lr
 8004124:	20000158 	.word	0x20000158

08004128 <_close_r>:
 8004128:	b538      	push	{r3, r4, r5, lr}
 800412a:	4d06      	ldr	r5, [pc, #24]	@ (8004144 <_close_r+0x1c>)
 800412c:	2300      	movs	r3, #0
 800412e:	4604      	mov	r4, r0
 8004130:	4608      	mov	r0, r1
 8004132:	602b      	str	r3, [r5, #0]
 8004134:	f7fd f970 	bl	8001418 <_close>
 8004138:	1c43      	adds	r3, r0, #1
 800413a:	d102      	bne.n	8004142 <_close_r+0x1a>
 800413c:	682b      	ldr	r3, [r5, #0]
 800413e:	b103      	cbz	r3, 8004142 <_close_r+0x1a>
 8004140:	6023      	str	r3, [r4, #0]
 8004142:	bd38      	pop	{r3, r4, r5, pc}
 8004144:	200003f4 	.word	0x200003f4

08004148 <_lseek_r>:
 8004148:	b538      	push	{r3, r4, r5, lr}
 800414a:	4d07      	ldr	r5, [pc, #28]	@ (8004168 <_lseek_r+0x20>)
 800414c:	4604      	mov	r4, r0
 800414e:	4608      	mov	r0, r1
 8004150:	4611      	mov	r1, r2
 8004152:	2200      	movs	r2, #0
 8004154:	602a      	str	r2, [r5, #0]
 8004156:	461a      	mov	r2, r3
 8004158:	f7fd f985 	bl	8001466 <_lseek>
 800415c:	1c43      	adds	r3, r0, #1
 800415e:	d102      	bne.n	8004166 <_lseek_r+0x1e>
 8004160:	682b      	ldr	r3, [r5, #0]
 8004162:	b103      	cbz	r3, 8004166 <_lseek_r+0x1e>
 8004164:	6023      	str	r3, [r4, #0]
 8004166:	bd38      	pop	{r3, r4, r5, pc}
 8004168:	200003f4 	.word	0x200003f4

0800416c <_read_r>:
 800416c:	b538      	push	{r3, r4, r5, lr}
 800416e:	4d07      	ldr	r5, [pc, #28]	@ (800418c <_read_r+0x20>)
 8004170:	4604      	mov	r4, r0
 8004172:	4608      	mov	r0, r1
 8004174:	4611      	mov	r1, r2
 8004176:	2200      	movs	r2, #0
 8004178:	602a      	str	r2, [r5, #0]
 800417a:	461a      	mov	r2, r3
 800417c:	f7fd f913 	bl	80013a6 <_read>
 8004180:	1c43      	adds	r3, r0, #1
 8004182:	d102      	bne.n	800418a <_read_r+0x1e>
 8004184:	682b      	ldr	r3, [r5, #0]
 8004186:	b103      	cbz	r3, 800418a <_read_r+0x1e>
 8004188:	6023      	str	r3, [r4, #0]
 800418a:	bd38      	pop	{r3, r4, r5, pc}
 800418c:	200003f4 	.word	0x200003f4

08004190 <_write_r>:
 8004190:	b538      	push	{r3, r4, r5, lr}
 8004192:	4d07      	ldr	r5, [pc, #28]	@ (80041b0 <_write_r+0x20>)
 8004194:	4604      	mov	r4, r0
 8004196:	4608      	mov	r0, r1
 8004198:	4611      	mov	r1, r2
 800419a:	2200      	movs	r2, #0
 800419c:	602a      	str	r2, [r5, #0]
 800419e:	461a      	mov	r2, r3
 80041a0:	f7fd f91e 	bl	80013e0 <_write>
 80041a4:	1c43      	adds	r3, r0, #1
 80041a6:	d102      	bne.n	80041ae <_write_r+0x1e>
 80041a8:	682b      	ldr	r3, [r5, #0]
 80041aa:	b103      	cbz	r3, 80041ae <_write_r+0x1e>
 80041ac:	6023      	str	r3, [r4, #0]
 80041ae:	bd38      	pop	{r3, r4, r5, pc}
 80041b0:	200003f4 	.word	0x200003f4

080041b4 <__errno>:
 80041b4:	4b01      	ldr	r3, [pc, #4]	@ (80041bc <__errno+0x8>)
 80041b6:	6818      	ldr	r0, [r3, #0]
 80041b8:	4770      	bx	lr
 80041ba:	bf00      	nop
 80041bc:	20000018 	.word	0x20000018

080041c0 <__libc_init_array>:
 80041c0:	b570      	push	{r4, r5, r6, lr}
 80041c2:	4d0d      	ldr	r5, [pc, #52]	@ (80041f8 <__libc_init_array+0x38>)
 80041c4:	4c0d      	ldr	r4, [pc, #52]	@ (80041fc <__libc_init_array+0x3c>)
 80041c6:	1b64      	subs	r4, r4, r5
 80041c8:	10a4      	asrs	r4, r4, #2
 80041ca:	2600      	movs	r6, #0
 80041cc:	42a6      	cmp	r6, r4
 80041ce:	d109      	bne.n	80041e4 <__libc_init_array+0x24>
 80041d0:	4d0b      	ldr	r5, [pc, #44]	@ (8004200 <__libc_init_array+0x40>)
 80041d2:	4c0c      	ldr	r4, [pc, #48]	@ (8004204 <__libc_init_array+0x44>)
 80041d4:	f003 fb76 	bl	80078c4 <_init>
 80041d8:	1b64      	subs	r4, r4, r5
 80041da:	10a4      	asrs	r4, r4, #2
 80041dc:	2600      	movs	r6, #0
 80041de:	42a6      	cmp	r6, r4
 80041e0:	d105      	bne.n	80041ee <__libc_init_array+0x2e>
 80041e2:	bd70      	pop	{r4, r5, r6, pc}
 80041e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80041e8:	4798      	blx	r3
 80041ea:	3601      	adds	r6, #1
 80041ec:	e7ee      	b.n	80041cc <__libc_init_array+0xc>
 80041ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80041f2:	4798      	blx	r3
 80041f4:	3601      	adds	r6, #1
 80041f6:	e7f2      	b.n	80041de <__libc_init_array+0x1e>
 80041f8:	08007d58 	.word	0x08007d58
 80041fc:	08007d58 	.word	0x08007d58
 8004200:	08007d58 	.word	0x08007d58
 8004204:	08007d5c 	.word	0x08007d5c

08004208 <__retarget_lock_init_recursive>:
 8004208:	4770      	bx	lr

0800420a <__retarget_lock_acquire_recursive>:
 800420a:	4770      	bx	lr

0800420c <__retarget_lock_release_recursive>:
 800420c:	4770      	bx	lr
	...

08004210 <nanf>:
 8004210:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8004218 <nanf+0x8>
 8004214:	4770      	bx	lr
 8004216:	bf00      	nop
 8004218:	7fc00000 	.word	0x7fc00000

0800421c <quorem>:
 800421c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004220:	6903      	ldr	r3, [r0, #16]
 8004222:	690c      	ldr	r4, [r1, #16]
 8004224:	42a3      	cmp	r3, r4
 8004226:	4607      	mov	r7, r0
 8004228:	db7e      	blt.n	8004328 <quorem+0x10c>
 800422a:	3c01      	subs	r4, #1
 800422c:	f101 0814 	add.w	r8, r1, #20
 8004230:	00a3      	lsls	r3, r4, #2
 8004232:	f100 0514 	add.w	r5, r0, #20
 8004236:	9300      	str	r3, [sp, #0]
 8004238:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800423c:	9301      	str	r3, [sp, #4]
 800423e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004242:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004246:	3301      	adds	r3, #1
 8004248:	429a      	cmp	r2, r3
 800424a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800424e:	fbb2 f6f3 	udiv	r6, r2, r3
 8004252:	d32e      	bcc.n	80042b2 <quorem+0x96>
 8004254:	f04f 0a00 	mov.w	sl, #0
 8004258:	46c4      	mov	ip, r8
 800425a:	46ae      	mov	lr, r5
 800425c:	46d3      	mov	fp, sl
 800425e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004262:	b298      	uxth	r0, r3
 8004264:	fb06 a000 	mla	r0, r6, r0, sl
 8004268:	0c02      	lsrs	r2, r0, #16
 800426a:	0c1b      	lsrs	r3, r3, #16
 800426c:	fb06 2303 	mla	r3, r6, r3, r2
 8004270:	f8de 2000 	ldr.w	r2, [lr]
 8004274:	b280      	uxth	r0, r0
 8004276:	b292      	uxth	r2, r2
 8004278:	1a12      	subs	r2, r2, r0
 800427a:	445a      	add	r2, fp
 800427c:	f8de 0000 	ldr.w	r0, [lr]
 8004280:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004284:	b29b      	uxth	r3, r3
 8004286:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800428a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800428e:	b292      	uxth	r2, r2
 8004290:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004294:	45e1      	cmp	r9, ip
 8004296:	f84e 2b04 	str.w	r2, [lr], #4
 800429a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800429e:	d2de      	bcs.n	800425e <quorem+0x42>
 80042a0:	9b00      	ldr	r3, [sp, #0]
 80042a2:	58eb      	ldr	r3, [r5, r3]
 80042a4:	b92b      	cbnz	r3, 80042b2 <quorem+0x96>
 80042a6:	9b01      	ldr	r3, [sp, #4]
 80042a8:	3b04      	subs	r3, #4
 80042aa:	429d      	cmp	r5, r3
 80042ac:	461a      	mov	r2, r3
 80042ae:	d32f      	bcc.n	8004310 <quorem+0xf4>
 80042b0:	613c      	str	r4, [r7, #16]
 80042b2:	4638      	mov	r0, r7
 80042b4:	f001 f9c4 	bl	8005640 <__mcmp>
 80042b8:	2800      	cmp	r0, #0
 80042ba:	db25      	blt.n	8004308 <quorem+0xec>
 80042bc:	4629      	mov	r1, r5
 80042be:	2000      	movs	r0, #0
 80042c0:	f858 2b04 	ldr.w	r2, [r8], #4
 80042c4:	f8d1 c000 	ldr.w	ip, [r1]
 80042c8:	fa1f fe82 	uxth.w	lr, r2
 80042cc:	fa1f f38c 	uxth.w	r3, ip
 80042d0:	eba3 030e 	sub.w	r3, r3, lr
 80042d4:	4403      	add	r3, r0
 80042d6:	0c12      	lsrs	r2, r2, #16
 80042d8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80042dc:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80042e0:	b29b      	uxth	r3, r3
 80042e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80042e6:	45c1      	cmp	r9, r8
 80042e8:	f841 3b04 	str.w	r3, [r1], #4
 80042ec:	ea4f 4022 	mov.w	r0, r2, asr #16
 80042f0:	d2e6      	bcs.n	80042c0 <quorem+0xa4>
 80042f2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80042f6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80042fa:	b922      	cbnz	r2, 8004306 <quorem+0xea>
 80042fc:	3b04      	subs	r3, #4
 80042fe:	429d      	cmp	r5, r3
 8004300:	461a      	mov	r2, r3
 8004302:	d30b      	bcc.n	800431c <quorem+0x100>
 8004304:	613c      	str	r4, [r7, #16]
 8004306:	3601      	adds	r6, #1
 8004308:	4630      	mov	r0, r6
 800430a:	b003      	add	sp, #12
 800430c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004310:	6812      	ldr	r2, [r2, #0]
 8004312:	3b04      	subs	r3, #4
 8004314:	2a00      	cmp	r2, #0
 8004316:	d1cb      	bne.n	80042b0 <quorem+0x94>
 8004318:	3c01      	subs	r4, #1
 800431a:	e7c6      	b.n	80042aa <quorem+0x8e>
 800431c:	6812      	ldr	r2, [r2, #0]
 800431e:	3b04      	subs	r3, #4
 8004320:	2a00      	cmp	r2, #0
 8004322:	d1ef      	bne.n	8004304 <quorem+0xe8>
 8004324:	3c01      	subs	r4, #1
 8004326:	e7ea      	b.n	80042fe <quorem+0xe2>
 8004328:	2000      	movs	r0, #0
 800432a:	e7ee      	b.n	800430a <quorem+0xee>
 800432c:	0000      	movs	r0, r0
	...

08004330 <_dtoa_r>:
 8004330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004334:	69c7      	ldr	r7, [r0, #28]
 8004336:	b099      	sub	sp, #100	@ 0x64
 8004338:	ed8d 0b02 	vstr	d0, [sp, #8]
 800433c:	ec55 4b10 	vmov	r4, r5, d0
 8004340:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8004342:	9109      	str	r1, [sp, #36]	@ 0x24
 8004344:	4683      	mov	fp, r0
 8004346:	920e      	str	r2, [sp, #56]	@ 0x38
 8004348:	9313      	str	r3, [sp, #76]	@ 0x4c
 800434a:	b97f      	cbnz	r7, 800436c <_dtoa_r+0x3c>
 800434c:	2010      	movs	r0, #16
 800434e:	f000 fdfd 	bl	8004f4c <malloc>
 8004352:	4602      	mov	r2, r0
 8004354:	f8cb 001c 	str.w	r0, [fp, #28]
 8004358:	b920      	cbnz	r0, 8004364 <_dtoa_r+0x34>
 800435a:	4ba7      	ldr	r3, [pc, #668]	@ (80045f8 <_dtoa_r+0x2c8>)
 800435c:	21ef      	movs	r1, #239	@ 0xef
 800435e:	48a7      	ldr	r0, [pc, #668]	@ (80045fc <_dtoa_r+0x2cc>)
 8004360:	f002 fe0e 	bl	8006f80 <__assert_func>
 8004364:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004368:	6007      	str	r7, [r0, #0]
 800436a:	60c7      	str	r7, [r0, #12]
 800436c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004370:	6819      	ldr	r1, [r3, #0]
 8004372:	b159      	cbz	r1, 800438c <_dtoa_r+0x5c>
 8004374:	685a      	ldr	r2, [r3, #4]
 8004376:	604a      	str	r2, [r1, #4]
 8004378:	2301      	movs	r3, #1
 800437a:	4093      	lsls	r3, r2
 800437c:	608b      	str	r3, [r1, #8]
 800437e:	4658      	mov	r0, fp
 8004380:	f000 feda 	bl	8005138 <_Bfree>
 8004384:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004388:	2200      	movs	r2, #0
 800438a:	601a      	str	r2, [r3, #0]
 800438c:	1e2b      	subs	r3, r5, #0
 800438e:	bfb9      	ittee	lt
 8004390:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004394:	9303      	strlt	r3, [sp, #12]
 8004396:	2300      	movge	r3, #0
 8004398:	6033      	strge	r3, [r6, #0]
 800439a:	9f03      	ldr	r7, [sp, #12]
 800439c:	4b98      	ldr	r3, [pc, #608]	@ (8004600 <_dtoa_r+0x2d0>)
 800439e:	bfbc      	itt	lt
 80043a0:	2201      	movlt	r2, #1
 80043a2:	6032      	strlt	r2, [r6, #0]
 80043a4:	43bb      	bics	r3, r7
 80043a6:	d112      	bne.n	80043ce <_dtoa_r+0x9e>
 80043a8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80043aa:	f242 730f 	movw	r3, #9999	@ 0x270f
 80043ae:	6013      	str	r3, [r2, #0]
 80043b0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80043b4:	4323      	orrs	r3, r4
 80043b6:	f000 854d 	beq.w	8004e54 <_dtoa_r+0xb24>
 80043ba:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80043bc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8004614 <_dtoa_r+0x2e4>
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	f000 854f 	beq.w	8004e64 <_dtoa_r+0xb34>
 80043c6:	f10a 0303 	add.w	r3, sl, #3
 80043ca:	f000 bd49 	b.w	8004e60 <_dtoa_r+0xb30>
 80043ce:	ed9d 7b02 	vldr	d7, [sp, #8]
 80043d2:	2200      	movs	r2, #0
 80043d4:	ec51 0b17 	vmov	r0, r1, d7
 80043d8:	2300      	movs	r3, #0
 80043da:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80043de:	f7fc fb7b 	bl	8000ad8 <__aeabi_dcmpeq>
 80043e2:	4680      	mov	r8, r0
 80043e4:	b158      	cbz	r0, 80043fe <_dtoa_r+0xce>
 80043e6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80043e8:	2301      	movs	r3, #1
 80043ea:	6013      	str	r3, [r2, #0]
 80043ec:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80043ee:	b113      	cbz	r3, 80043f6 <_dtoa_r+0xc6>
 80043f0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80043f2:	4b84      	ldr	r3, [pc, #528]	@ (8004604 <_dtoa_r+0x2d4>)
 80043f4:	6013      	str	r3, [r2, #0]
 80043f6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8004618 <_dtoa_r+0x2e8>
 80043fa:	f000 bd33 	b.w	8004e64 <_dtoa_r+0xb34>
 80043fe:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8004402:	aa16      	add	r2, sp, #88	@ 0x58
 8004404:	a917      	add	r1, sp, #92	@ 0x5c
 8004406:	4658      	mov	r0, fp
 8004408:	f001 fa3a 	bl	8005880 <__d2b>
 800440c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8004410:	4681      	mov	r9, r0
 8004412:	2e00      	cmp	r6, #0
 8004414:	d077      	beq.n	8004506 <_dtoa_r+0x1d6>
 8004416:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004418:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800441c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004420:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004424:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004428:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800442c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004430:	4619      	mov	r1, r3
 8004432:	2200      	movs	r2, #0
 8004434:	4b74      	ldr	r3, [pc, #464]	@ (8004608 <_dtoa_r+0x2d8>)
 8004436:	f7fb ff2f 	bl	8000298 <__aeabi_dsub>
 800443a:	a369      	add	r3, pc, #420	@ (adr r3, 80045e0 <_dtoa_r+0x2b0>)
 800443c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004440:	f7fc f8e2 	bl	8000608 <__aeabi_dmul>
 8004444:	a368      	add	r3, pc, #416	@ (adr r3, 80045e8 <_dtoa_r+0x2b8>)
 8004446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800444a:	f7fb ff27 	bl	800029c <__adddf3>
 800444e:	4604      	mov	r4, r0
 8004450:	4630      	mov	r0, r6
 8004452:	460d      	mov	r5, r1
 8004454:	f7fc f86e 	bl	8000534 <__aeabi_i2d>
 8004458:	a365      	add	r3, pc, #404	@ (adr r3, 80045f0 <_dtoa_r+0x2c0>)
 800445a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800445e:	f7fc f8d3 	bl	8000608 <__aeabi_dmul>
 8004462:	4602      	mov	r2, r0
 8004464:	460b      	mov	r3, r1
 8004466:	4620      	mov	r0, r4
 8004468:	4629      	mov	r1, r5
 800446a:	f7fb ff17 	bl	800029c <__adddf3>
 800446e:	4604      	mov	r4, r0
 8004470:	460d      	mov	r5, r1
 8004472:	f7fc fb79 	bl	8000b68 <__aeabi_d2iz>
 8004476:	2200      	movs	r2, #0
 8004478:	4607      	mov	r7, r0
 800447a:	2300      	movs	r3, #0
 800447c:	4620      	mov	r0, r4
 800447e:	4629      	mov	r1, r5
 8004480:	f7fc fb34 	bl	8000aec <__aeabi_dcmplt>
 8004484:	b140      	cbz	r0, 8004498 <_dtoa_r+0x168>
 8004486:	4638      	mov	r0, r7
 8004488:	f7fc f854 	bl	8000534 <__aeabi_i2d>
 800448c:	4622      	mov	r2, r4
 800448e:	462b      	mov	r3, r5
 8004490:	f7fc fb22 	bl	8000ad8 <__aeabi_dcmpeq>
 8004494:	b900      	cbnz	r0, 8004498 <_dtoa_r+0x168>
 8004496:	3f01      	subs	r7, #1
 8004498:	2f16      	cmp	r7, #22
 800449a:	d851      	bhi.n	8004540 <_dtoa_r+0x210>
 800449c:	4b5b      	ldr	r3, [pc, #364]	@ (800460c <_dtoa_r+0x2dc>)
 800449e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80044a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80044aa:	f7fc fb1f 	bl	8000aec <__aeabi_dcmplt>
 80044ae:	2800      	cmp	r0, #0
 80044b0:	d048      	beq.n	8004544 <_dtoa_r+0x214>
 80044b2:	3f01      	subs	r7, #1
 80044b4:	2300      	movs	r3, #0
 80044b6:	9312      	str	r3, [sp, #72]	@ 0x48
 80044b8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80044ba:	1b9b      	subs	r3, r3, r6
 80044bc:	1e5a      	subs	r2, r3, #1
 80044be:	bf44      	itt	mi
 80044c0:	f1c3 0801 	rsbmi	r8, r3, #1
 80044c4:	2300      	movmi	r3, #0
 80044c6:	9208      	str	r2, [sp, #32]
 80044c8:	bf54      	ite	pl
 80044ca:	f04f 0800 	movpl.w	r8, #0
 80044ce:	9308      	strmi	r3, [sp, #32]
 80044d0:	2f00      	cmp	r7, #0
 80044d2:	db39      	blt.n	8004548 <_dtoa_r+0x218>
 80044d4:	9b08      	ldr	r3, [sp, #32]
 80044d6:	970f      	str	r7, [sp, #60]	@ 0x3c
 80044d8:	443b      	add	r3, r7
 80044da:	9308      	str	r3, [sp, #32]
 80044dc:	2300      	movs	r3, #0
 80044de:	930a      	str	r3, [sp, #40]	@ 0x28
 80044e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80044e2:	2b09      	cmp	r3, #9
 80044e4:	d864      	bhi.n	80045b0 <_dtoa_r+0x280>
 80044e6:	2b05      	cmp	r3, #5
 80044e8:	bfc4      	itt	gt
 80044ea:	3b04      	subgt	r3, #4
 80044ec:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80044ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80044f0:	f1a3 0302 	sub.w	r3, r3, #2
 80044f4:	bfcc      	ite	gt
 80044f6:	2400      	movgt	r4, #0
 80044f8:	2401      	movle	r4, #1
 80044fa:	2b03      	cmp	r3, #3
 80044fc:	d863      	bhi.n	80045c6 <_dtoa_r+0x296>
 80044fe:	e8df f003 	tbb	[pc, r3]
 8004502:	372a      	.short	0x372a
 8004504:	5535      	.short	0x5535
 8004506:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800450a:	441e      	add	r6, r3
 800450c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004510:	2b20      	cmp	r3, #32
 8004512:	bfc1      	itttt	gt
 8004514:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004518:	409f      	lslgt	r7, r3
 800451a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800451e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004522:	bfd6      	itet	le
 8004524:	f1c3 0320 	rsble	r3, r3, #32
 8004528:	ea47 0003 	orrgt.w	r0, r7, r3
 800452c:	fa04 f003 	lslle.w	r0, r4, r3
 8004530:	f7fb fff0 	bl	8000514 <__aeabi_ui2d>
 8004534:	2201      	movs	r2, #1
 8004536:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800453a:	3e01      	subs	r6, #1
 800453c:	9214      	str	r2, [sp, #80]	@ 0x50
 800453e:	e777      	b.n	8004430 <_dtoa_r+0x100>
 8004540:	2301      	movs	r3, #1
 8004542:	e7b8      	b.n	80044b6 <_dtoa_r+0x186>
 8004544:	9012      	str	r0, [sp, #72]	@ 0x48
 8004546:	e7b7      	b.n	80044b8 <_dtoa_r+0x188>
 8004548:	427b      	negs	r3, r7
 800454a:	930a      	str	r3, [sp, #40]	@ 0x28
 800454c:	2300      	movs	r3, #0
 800454e:	eba8 0807 	sub.w	r8, r8, r7
 8004552:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004554:	e7c4      	b.n	80044e0 <_dtoa_r+0x1b0>
 8004556:	2300      	movs	r3, #0
 8004558:	930b      	str	r3, [sp, #44]	@ 0x2c
 800455a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800455c:	2b00      	cmp	r3, #0
 800455e:	dc35      	bgt.n	80045cc <_dtoa_r+0x29c>
 8004560:	2301      	movs	r3, #1
 8004562:	9300      	str	r3, [sp, #0]
 8004564:	9307      	str	r3, [sp, #28]
 8004566:	461a      	mov	r2, r3
 8004568:	920e      	str	r2, [sp, #56]	@ 0x38
 800456a:	e00b      	b.n	8004584 <_dtoa_r+0x254>
 800456c:	2301      	movs	r3, #1
 800456e:	e7f3      	b.n	8004558 <_dtoa_r+0x228>
 8004570:	2300      	movs	r3, #0
 8004572:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004574:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004576:	18fb      	adds	r3, r7, r3
 8004578:	9300      	str	r3, [sp, #0]
 800457a:	3301      	adds	r3, #1
 800457c:	2b01      	cmp	r3, #1
 800457e:	9307      	str	r3, [sp, #28]
 8004580:	bfb8      	it	lt
 8004582:	2301      	movlt	r3, #1
 8004584:	f8db 001c 	ldr.w	r0, [fp, #28]
 8004588:	2100      	movs	r1, #0
 800458a:	2204      	movs	r2, #4
 800458c:	f102 0514 	add.w	r5, r2, #20
 8004590:	429d      	cmp	r5, r3
 8004592:	d91f      	bls.n	80045d4 <_dtoa_r+0x2a4>
 8004594:	6041      	str	r1, [r0, #4]
 8004596:	4658      	mov	r0, fp
 8004598:	f000 fd8e 	bl	80050b8 <_Balloc>
 800459c:	4682      	mov	sl, r0
 800459e:	2800      	cmp	r0, #0
 80045a0:	d13c      	bne.n	800461c <_dtoa_r+0x2ec>
 80045a2:	4b1b      	ldr	r3, [pc, #108]	@ (8004610 <_dtoa_r+0x2e0>)
 80045a4:	4602      	mov	r2, r0
 80045a6:	f240 11af 	movw	r1, #431	@ 0x1af
 80045aa:	e6d8      	b.n	800435e <_dtoa_r+0x2e>
 80045ac:	2301      	movs	r3, #1
 80045ae:	e7e0      	b.n	8004572 <_dtoa_r+0x242>
 80045b0:	2401      	movs	r4, #1
 80045b2:	2300      	movs	r3, #0
 80045b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80045b6:	940b      	str	r4, [sp, #44]	@ 0x2c
 80045b8:	f04f 33ff 	mov.w	r3, #4294967295
 80045bc:	9300      	str	r3, [sp, #0]
 80045be:	9307      	str	r3, [sp, #28]
 80045c0:	2200      	movs	r2, #0
 80045c2:	2312      	movs	r3, #18
 80045c4:	e7d0      	b.n	8004568 <_dtoa_r+0x238>
 80045c6:	2301      	movs	r3, #1
 80045c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80045ca:	e7f5      	b.n	80045b8 <_dtoa_r+0x288>
 80045cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80045ce:	9300      	str	r3, [sp, #0]
 80045d0:	9307      	str	r3, [sp, #28]
 80045d2:	e7d7      	b.n	8004584 <_dtoa_r+0x254>
 80045d4:	3101      	adds	r1, #1
 80045d6:	0052      	lsls	r2, r2, #1
 80045d8:	e7d8      	b.n	800458c <_dtoa_r+0x25c>
 80045da:	bf00      	nop
 80045dc:	f3af 8000 	nop.w
 80045e0:	636f4361 	.word	0x636f4361
 80045e4:	3fd287a7 	.word	0x3fd287a7
 80045e8:	8b60c8b3 	.word	0x8b60c8b3
 80045ec:	3fc68a28 	.word	0x3fc68a28
 80045f0:	509f79fb 	.word	0x509f79fb
 80045f4:	3fd34413 	.word	0x3fd34413
 80045f8:	08007966 	.word	0x08007966
 80045fc:	0800797d 	.word	0x0800797d
 8004600:	7ff00000 	.word	0x7ff00000
 8004604:	08007931 	.word	0x08007931
 8004608:	3ff80000 	.word	0x3ff80000
 800460c:	08007a78 	.word	0x08007a78
 8004610:	080079d5 	.word	0x080079d5
 8004614:	08007962 	.word	0x08007962
 8004618:	08007930 	.word	0x08007930
 800461c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004620:	6018      	str	r0, [r3, #0]
 8004622:	9b07      	ldr	r3, [sp, #28]
 8004624:	2b0e      	cmp	r3, #14
 8004626:	f200 80a4 	bhi.w	8004772 <_dtoa_r+0x442>
 800462a:	2c00      	cmp	r4, #0
 800462c:	f000 80a1 	beq.w	8004772 <_dtoa_r+0x442>
 8004630:	2f00      	cmp	r7, #0
 8004632:	dd33      	ble.n	800469c <_dtoa_r+0x36c>
 8004634:	4bad      	ldr	r3, [pc, #692]	@ (80048ec <_dtoa_r+0x5bc>)
 8004636:	f007 020f 	and.w	r2, r7, #15
 800463a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800463e:	ed93 7b00 	vldr	d7, [r3]
 8004642:	05f8      	lsls	r0, r7, #23
 8004644:	ed8d 7b04 	vstr	d7, [sp, #16]
 8004648:	ea4f 1427 	mov.w	r4, r7, asr #4
 800464c:	d516      	bpl.n	800467c <_dtoa_r+0x34c>
 800464e:	4ba8      	ldr	r3, [pc, #672]	@ (80048f0 <_dtoa_r+0x5c0>)
 8004650:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004654:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004658:	f7fc f900 	bl	800085c <__aeabi_ddiv>
 800465c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004660:	f004 040f 	and.w	r4, r4, #15
 8004664:	2603      	movs	r6, #3
 8004666:	4da2      	ldr	r5, [pc, #648]	@ (80048f0 <_dtoa_r+0x5c0>)
 8004668:	b954      	cbnz	r4, 8004680 <_dtoa_r+0x350>
 800466a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800466e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004672:	f7fc f8f3 	bl	800085c <__aeabi_ddiv>
 8004676:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800467a:	e028      	b.n	80046ce <_dtoa_r+0x39e>
 800467c:	2602      	movs	r6, #2
 800467e:	e7f2      	b.n	8004666 <_dtoa_r+0x336>
 8004680:	07e1      	lsls	r1, r4, #31
 8004682:	d508      	bpl.n	8004696 <_dtoa_r+0x366>
 8004684:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004688:	e9d5 2300 	ldrd	r2, r3, [r5]
 800468c:	f7fb ffbc 	bl	8000608 <__aeabi_dmul>
 8004690:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004694:	3601      	adds	r6, #1
 8004696:	1064      	asrs	r4, r4, #1
 8004698:	3508      	adds	r5, #8
 800469a:	e7e5      	b.n	8004668 <_dtoa_r+0x338>
 800469c:	f000 80d2 	beq.w	8004844 <_dtoa_r+0x514>
 80046a0:	427c      	negs	r4, r7
 80046a2:	4b92      	ldr	r3, [pc, #584]	@ (80048ec <_dtoa_r+0x5bc>)
 80046a4:	4d92      	ldr	r5, [pc, #584]	@ (80048f0 <_dtoa_r+0x5c0>)
 80046a6:	f004 020f 	and.w	r2, r4, #15
 80046aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80046ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046b2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80046b6:	f7fb ffa7 	bl	8000608 <__aeabi_dmul>
 80046ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80046be:	1124      	asrs	r4, r4, #4
 80046c0:	2300      	movs	r3, #0
 80046c2:	2602      	movs	r6, #2
 80046c4:	2c00      	cmp	r4, #0
 80046c6:	f040 80b2 	bne.w	800482e <_dtoa_r+0x4fe>
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d1d3      	bne.n	8004676 <_dtoa_r+0x346>
 80046ce:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80046d0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	f000 80b7 	beq.w	8004848 <_dtoa_r+0x518>
 80046da:	4b86      	ldr	r3, [pc, #536]	@ (80048f4 <_dtoa_r+0x5c4>)
 80046dc:	2200      	movs	r2, #0
 80046de:	4620      	mov	r0, r4
 80046e0:	4629      	mov	r1, r5
 80046e2:	f7fc fa03 	bl	8000aec <__aeabi_dcmplt>
 80046e6:	2800      	cmp	r0, #0
 80046e8:	f000 80ae 	beq.w	8004848 <_dtoa_r+0x518>
 80046ec:	9b07      	ldr	r3, [sp, #28]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	f000 80aa 	beq.w	8004848 <_dtoa_r+0x518>
 80046f4:	9b00      	ldr	r3, [sp, #0]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	dd37      	ble.n	800476a <_dtoa_r+0x43a>
 80046fa:	1e7b      	subs	r3, r7, #1
 80046fc:	9304      	str	r3, [sp, #16]
 80046fe:	4620      	mov	r0, r4
 8004700:	4b7d      	ldr	r3, [pc, #500]	@ (80048f8 <_dtoa_r+0x5c8>)
 8004702:	2200      	movs	r2, #0
 8004704:	4629      	mov	r1, r5
 8004706:	f7fb ff7f 	bl	8000608 <__aeabi_dmul>
 800470a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800470e:	9c00      	ldr	r4, [sp, #0]
 8004710:	3601      	adds	r6, #1
 8004712:	4630      	mov	r0, r6
 8004714:	f7fb ff0e 	bl	8000534 <__aeabi_i2d>
 8004718:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800471c:	f7fb ff74 	bl	8000608 <__aeabi_dmul>
 8004720:	4b76      	ldr	r3, [pc, #472]	@ (80048fc <_dtoa_r+0x5cc>)
 8004722:	2200      	movs	r2, #0
 8004724:	f7fb fdba 	bl	800029c <__adddf3>
 8004728:	4605      	mov	r5, r0
 800472a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800472e:	2c00      	cmp	r4, #0
 8004730:	f040 808d 	bne.w	800484e <_dtoa_r+0x51e>
 8004734:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004738:	4b71      	ldr	r3, [pc, #452]	@ (8004900 <_dtoa_r+0x5d0>)
 800473a:	2200      	movs	r2, #0
 800473c:	f7fb fdac 	bl	8000298 <__aeabi_dsub>
 8004740:	4602      	mov	r2, r0
 8004742:	460b      	mov	r3, r1
 8004744:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004748:	462a      	mov	r2, r5
 800474a:	4633      	mov	r3, r6
 800474c:	f7fc f9ec 	bl	8000b28 <__aeabi_dcmpgt>
 8004750:	2800      	cmp	r0, #0
 8004752:	f040 828b 	bne.w	8004c6c <_dtoa_r+0x93c>
 8004756:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800475a:	462a      	mov	r2, r5
 800475c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004760:	f7fc f9c4 	bl	8000aec <__aeabi_dcmplt>
 8004764:	2800      	cmp	r0, #0
 8004766:	f040 8128 	bne.w	80049ba <_dtoa_r+0x68a>
 800476a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800476e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8004772:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8004774:	2b00      	cmp	r3, #0
 8004776:	f2c0 815a 	blt.w	8004a2e <_dtoa_r+0x6fe>
 800477a:	2f0e      	cmp	r7, #14
 800477c:	f300 8157 	bgt.w	8004a2e <_dtoa_r+0x6fe>
 8004780:	4b5a      	ldr	r3, [pc, #360]	@ (80048ec <_dtoa_r+0x5bc>)
 8004782:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004786:	ed93 7b00 	vldr	d7, [r3]
 800478a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800478c:	2b00      	cmp	r3, #0
 800478e:	ed8d 7b00 	vstr	d7, [sp]
 8004792:	da03      	bge.n	800479c <_dtoa_r+0x46c>
 8004794:	9b07      	ldr	r3, [sp, #28]
 8004796:	2b00      	cmp	r3, #0
 8004798:	f340 8101 	ble.w	800499e <_dtoa_r+0x66e>
 800479c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80047a0:	4656      	mov	r6, sl
 80047a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80047a6:	4620      	mov	r0, r4
 80047a8:	4629      	mov	r1, r5
 80047aa:	f7fc f857 	bl	800085c <__aeabi_ddiv>
 80047ae:	f7fc f9db 	bl	8000b68 <__aeabi_d2iz>
 80047b2:	4680      	mov	r8, r0
 80047b4:	f7fb febe 	bl	8000534 <__aeabi_i2d>
 80047b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80047bc:	f7fb ff24 	bl	8000608 <__aeabi_dmul>
 80047c0:	4602      	mov	r2, r0
 80047c2:	460b      	mov	r3, r1
 80047c4:	4620      	mov	r0, r4
 80047c6:	4629      	mov	r1, r5
 80047c8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80047cc:	f7fb fd64 	bl	8000298 <__aeabi_dsub>
 80047d0:	f806 4b01 	strb.w	r4, [r6], #1
 80047d4:	9d07      	ldr	r5, [sp, #28]
 80047d6:	eba6 040a 	sub.w	r4, r6, sl
 80047da:	42a5      	cmp	r5, r4
 80047dc:	4602      	mov	r2, r0
 80047de:	460b      	mov	r3, r1
 80047e0:	f040 8117 	bne.w	8004a12 <_dtoa_r+0x6e2>
 80047e4:	f7fb fd5a 	bl	800029c <__adddf3>
 80047e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80047ec:	4604      	mov	r4, r0
 80047ee:	460d      	mov	r5, r1
 80047f0:	f7fc f99a 	bl	8000b28 <__aeabi_dcmpgt>
 80047f4:	2800      	cmp	r0, #0
 80047f6:	f040 80f9 	bne.w	80049ec <_dtoa_r+0x6bc>
 80047fa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80047fe:	4620      	mov	r0, r4
 8004800:	4629      	mov	r1, r5
 8004802:	f7fc f969 	bl	8000ad8 <__aeabi_dcmpeq>
 8004806:	b118      	cbz	r0, 8004810 <_dtoa_r+0x4e0>
 8004808:	f018 0f01 	tst.w	r8, #1
 800480c:	f040 80ee 	bne.w	80049ec <_dtoa_r+0x6bc>
 8004810:	4649      	mov	r1, r9
 8004812:	4658      	mov	r0, fp
 8004814:	f000 fc90 	bl	8005138 <_Bfree>
 8004818:	2300      	movs	r3, #0
 800481a:	7033      	strb	r3, [r6, #0]
 800481c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800481e:	3701      	adds	r7, #1
 8004820:	601f      	str	r7, [r3, #0]
 8004822:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8004824:	2b00      	cmp	r3, #0
 8004826:	f000 831d 	beq.w	8004e64 <_dtoa_r+0xb34>
 800482a:	601e      	str	r6, [r3, #0]
 800482c:	e31a      	b.n	8004e64 <_dtoa_r+0xb34>
 800482e:	07e2      	lsls	r2, r4, #31
 8004830:	d505      	bpl.n	800483e <_dtoa_r+0x50e>
 8004832:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004836:	f7fb fee7 	bl	8000608 <__aeabi_dmul>
 800483a:	3601      	adds	r6, #1
 800483c:	2301      	movs	r3, #1
 800483e:	1064      	asrs	r4, r4, #1
 8004840:	3508      	adds	r5, #8
 8004842:	e73f      	b.n	80046c4 <_dtoa_r+0x394>
 8004844:	2602      	movs	r6, #2
 8004846:	e742      	b.n	80046ce <_dtoa_r+0x39e>
 8004848:	9c07      	ldr	r4, [sp, #28]
 800484a:	9704      	str	r7, [sp, #16]
 800484c:	e761      	b.n	8004712 <_dtoa_r+0x3e2>
 800484e:	4b27      	ldr	r3, [pc, #156]	@ (80048ec <_dtoa_r+0x5bc>)
 8004850:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004852:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004856:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800485a:	4454      	add	r4, sl
 800485c:	2900      	cmp	r1, #0
 800485e:	d053      	beq.n	8004908 <_dtoa_r+0x5d8>
 8004860:	4928      	ldr	r1, [pc, #160]	@ (8004904 <_dtoa_r+0x5d4>)
 8004862:	2000      	movs	r0, #0
 8004864:	f7fb fffa 	bl	800085c <__aeabi_ddiv>
 8004868:	4633      	mov	r3, r6
 800486a:	462a      	mov	r2, r5
 800486c:	f7fb fd14 	bl	8000298 <__aeabi_dsub>
 8004870:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004874:	4656      	mov	r6, sl
 8004876:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800487a:	f7fc f975 	bl	8000b68 <__aeabi_d2iz>
 800487e:	4605      	mov	r5, r0
 8004880:	f7fb fe58 	bl	8000534 <__aeabi_i2d>
 8004884:	4602      	mov	r2, r0
 8004886:	460b      	mov	r3, r1
 8004888:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800488c:	f7fb fd04 	bl	8000298 <__aeabi_dsub>
 8004890:	3530      	adds	r5, #48	@ 0x30
 8004892:	4602      	mov	r2, r0
 8004894:	460b      	mov	r3, r1
 8004896:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800489a:	f806 5b01 	strb.w	r5, [r6], #1
 800489e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80048a2:	f7fc f923 	bl	8000aec <__aeabi_dcmplt>
 80048a6:	2800      	cmp	r0, #0
 80048a8:	d171      	bne.n	800498e <_dtoa_r+0x65e>
 80048aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80048ae:	4911      	ldr	r1, [pc, #68]	@ (80048f4 <_dtoa_r+0x5c4>)
 80048b0:	2000      	movs	r0, #0
 80048b2:	f7fb fcf1 	bl	8000298 <__aeabi_dsub>
 80048b6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80048ba:	f7fc f917 	bl	8000aec <__aeabi_dcmplt>
 80048be:	2800      	cmp	r0, #0
 80048c0:	f040 8095 	bne.w	80049ee <_dtoa_r+0x6be>
 80048c4:	42a6      	cmp	r6, r4
 80048c6:	f43f af50 	beq.w	800476a <_dtoa_r+0x43a>
 80048ca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80048ce:	4b0a      	ldr	r3, [pc, #40]	@ (80048f8 <_dtoa_r+0x5c8>)
 80048d0:	2200      	movs	r2, #0
 80048d2:	f7fb fe99 	bl	8000608 <__aeabi_dmul>
 80048d6:	4b08      	ldr	r3, [pc, #32]	@ (80048f8 <_dtoa_r+0x5c8>)
 80048d8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80048dc:	2200      	movs	r2, #0
 80048de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80048e2:	f7fb fe91 	bl	8000608 <__aeabi_dmul>
 80048e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80048ea:	e7c4      	b.n	8004876 <_dtoa_r+0x546>
 80048ec:	08007a78 	.word	0x08007a78
 80048f0:	08007a50 	.word	0x08007a50
 80048f4:	3ff00000 	.word	0x3ff00000
 80048f8:	40240000 	.word	0x40240000
 80048fc:	401c0000 	.word	0x401c0000
 8004900:	40140000 	.word	0x40140000
 8004904:	3fe00000 	.word	0x3fe00000
 8004908:	4631      	mov	r1, r6
 800490a:	4628      	mov	r0, r5
 800490c:	f7fb fe7c 	bl	8000608 <__aeabi_dmul>
 8004910:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004914:	9415      	str	r4, [sp, #84]	@ 0x54
 8004916:	4656      	mov	r6, sl
 8004918:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800491c:	f7fc f924 	bl	8000b68 <__aeabi_d2iz>
 8004920:	4605      	mov	r5, r0
 8004922:	f7fb fe07 	bl	8000534 <__aeabi_i2d>
 8004926:	4602      	mov	r2, r0
 8004928:	460b      	mov	r3, r1
 800492a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800492e:	f7fb fcb3 	bl	8000298 <__aeabi_dsub>
 8004932:	3530      	adds	r5, #48	@ 0x30
 8004934:	f806 5b01 	strb.w	r5, [r6], #1
 8004938:	4602      	mov	r2, r0
 800493a:	460b      	mov	r3, r1
 800493c:	42a6      	cmp	r6, r4
 800493e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004942:	f04f 0200 	mov.w	r2, #0
 8004946:	d124      	bne.n	8004992 <_dtoa_r+0x662>
 8004948:	4bac      	ldr	r3, [pc, #688]	@ (8004bfc <_dtoa_r+0x8cc>)
 800494a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800494e:	f7fb fca5 	bl	800029c <__adddf3>
 8004952:	4602      	mov	r2, r0
 8004954:	460b      	mov	r3, r1
 8004956:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800495a:	f7fc f8e5 	bl	8000b28 <__aeabi_dcmpgt>
 800495e:	2800      	cmp	r0, #0
 8004960:	d145      	bne.n	80049ee <_dtoa_r+0x6be>
 8004962:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004966:	49a5      	ldr	r1, [pc, #660]	@ (8004bfc <_dtoa_r+0x8cc>)
 8004968:	2000      	movs	r0, #0
 800496a:	f7fb fc95 	bl	8000298 <__aeabi_dsub>
 800496e:	4602      	mov	r2, r0
 8004970:	460b      	mov	r3, r1
 8004972:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004976:	f7fc f8b9 	bl	8000aec <__aeabi_dcmplt>
 800497a:	2800      	cmp	r0, #0
 800497c:	f43f aef5 	beq.w	800476a <_dtoa_r+0x43a>
 8004980:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8004982:	1e73      	subs	r3, r6, #1
 8004984:	9315      	str	r3, [sp, #84]	@ 0x54
 8004986:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800498a:	2b30      	cmp	r3, #48	@ 0x30
 800498c:	d0f8      	beq.n	8004980 <_dtoa_r+0x650>
 800498e:	9f04      	ldr	r7, [sp, #16]
 8004990:	e73e      	b.n	8004810 <_dtoa_r+0x4e0>
 8004992:	4b9b      	ldr	r3, [pc, #620]	@ (8004c00 <_dtoa_r+0x8d0>)
 8004994:	f7fb fe38 	bl	8000608 <__aeabi_dmul>
 8004998:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800499c:	e7bc      	b.n	8004918 <_dtoa_r+0x5e8>
 800499e:	d10c      	bne.n	80049ba <_dtoa_r+0x68a>
 80049a0:	4b98      	ldr	r3, [pc, #608]	@ (8004c04 <_dtoa_r+0x8d4>)
 80049a2:	2200      	movs	r2, #0
 80049a4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80049a8:	f7fb fe2e 	bl	8000608 <__aeabi_dmul>
 80049ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80049b0:	f7fc f8b0 	bl	8000b14 <__aeabi_dcmpge>
 80049b4:	2800      	cmp	r0, #0
 80049b6:	f000 8157 	beq.w	8004c68 <_dtoa_r+0x938>
 80049ba:	2400      	movs	r4, #0
 80049bc:	4625      	mov	r5, r4
 80049be:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80049c0:	43db      	mvns	r3, r3
 80049c2:	9304      	str	r3, [sp, #16]
 80049c4:	4656      	mov	r6, sl
 80049c6:	2700      	movs	r7, #0
 80049c8:	4621      	mov	r1, r4
 80049ca:	4658      	mov	r0, fp
 80049cc:	f000 fbb4 	bl	8005138 <_Bfree>
 80049d0:	2d00      	cmp	r5, #0
 80049d2:	d0dc      	beq.n	800498e <_dtoa_r+0x65e>
 80049d4:	b12f      	cbz	r7, 80049e2 <_dtoa_r+0x6b2>
 80049d6:	42af      	cmp	r7, r5
 80049d8:	d003      	beq.n	80049e2 <_dtoa_r+0x6b2>
 80049da:	4639      	mov	r1, r7
 80049dc:	4658      	mov	r0, fp
 80049de:	f000 fbab 	bl	8005138 <_Bfree>
 80049e2:	4629      	mov	r1, r5
 80049e4:	4658      	mov	r0, fp
 80049e6:	f000 fba7 	bl	8005138 <_Bfree>
 80049ea:	e7d0      	b.n	800498e <_dtoa_r+0x65e>
 80049ec:	9704      	str	r7, [sp, #16]
 80049ee:	4633      	mov	r3, r6
 80049f0:	461e      	mov	r6, r3
 80049f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80049f6:	2a39      	cmp	r2, #57	@ 0x39
 80049f8:	d107      	bne.n	8004a0a <_dtoa_r+0x6da>
 80049fa:	459a      	cmp	sl, r3
 80049fc:	d1f8      	bne.n	80049f0 <_dtoa_r+0x6c0>
 80049fe:	9a04      	ldr	r2, [sp, #16]
 8004a00:	3201      	adds	r2, #1
 8004a02:	9204      	str	r2, [sp, #16]
 8004a04:	2230      	movs	r2, #48	@ 0x30
 8004a06:	f88a 2000 	strb.w	r2, [sl]
 8004a0a:	781a      	ldrb	r2, [r3, #0]
 8004a0c:	3201      	adds	r2, #1
 8004a0e:	701a      	strb	r2, [r3, #0]
 8004a10:	e7bd      	b.n	800498e <_dtoa_r+0x65e>
 8004a12:	4b7b      	ldr	r3, [pc, #492]	@ (8004c00 <_dtoa_r+0x8d0>)
 8004a14:	2200      	movs	r2, #0
 8004a16:	f7fb fdf7 	bl	8000608 <__aeabi_dmul>
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	4604      	mov	r4, r0
 8004a20:	460d      	mov	r5, r1
 8004a22:	f7fc f859 	bl	8000ad8 <__aeabi_dcmpeq>
 8004a26:	2800      	cmp	r0, #0
 8004a28:	f43f aebb 	beq.w	80047a2 <_dtoa_r+0x472>
 8004a2c:	e6f0      	b.n	8004810 <_dtoa_r+0x4e0>
 8004a2e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8004a30:	2a00      	cmp	r2, #0
 8004a32:	f000 80db 	beq.w	8004bec <_dtoa_r+0x8bc>
 8004a36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004a38:	2a01      	cmp	r2, #1
 8004a3a:	f300 80bf 	bgt.w	8004bbc <_dtoa_r+0x88c>
 8004a3e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8004a40:	2a00      	cmp	r2, #0
 8004a42:	f000 80b7 	beq.w	8004bb4 <_dtoa_r+0x884>
 8004a46:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8004a4a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004a4c:	4646      	mov	r6, r8
 8004a4e:	9a08      	ldr	r2, [sp, #32]
 8004a50:	2101      	movs	r1, #1
 8004a52:	441a      	add	r2, r3
 8004a54:	4658      	mov	r0, fp
 8004a56:	4498      	add	r8, r3
 8004a58:	9208      	str	r2, [sp, #32]
 8004a5a:	f000 fc6b 	bl	8005334 <__i2b>
 8004a5e:	4605      	mov	r5, r0
 8004a60:	b15e      	cbz	r6, 8004a7a <_dtoa_r+0x74a>
 8004a62:	9b08      	ldr	r3, [sp, #32]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	dd08      	ble.n	8004a7a <_dtoa_r+0x74a>
 8004a68:	42b3      	cmp	r3, r6
 8004a6a:	9a08      	ldr	r2, [sp, #32]
 8004a6c:	bfa8      	it	ge
 8004a6e:	4633      	movge	r3, r6
 8004a70:	eba8 0803 	sub.w	r8, r8, r3
 8004a74:	1af6      	subs	r6, r6, r3
 8004a76:	1ad3      	subs	r3, r2, r3
 8004a78:	9308      	str	r3, [sp, #32]
 8004a7a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004a7c:	b1f3      	cbz	r3, 8004abc <_dtoa_r+0x78c>
 8004a7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	f000 80b7 	beq.w	8004bf4 <_dtoa_r+0x8c4>
 8004a86:	b18c      	cbz	r4, 8004aac <_dtoa_r+0x77c>
 8004a88:	4629      	mov	r1, r5
 8004a8a:	4622      	mov	r2, r4
 8004a8c:	4658      	mov	r0, fp
 8004a8e:	f000 fd11 	bl	80054b4 <__pow5mult>
 8004a92:	464a      	mov	r2, r9
 8004a94:	4601      	mov	r1, r0
 8004a96:	4605      	mov	r5, r0
 8004a98:	4658      	mov	r0, fp
 8004a9a:	f000 fc61 	bl	8005360 <__multiply>
 8004a9e:	4649      	mov	r1, r9
 8004aa0:	9004      	str	r0, [sp, #16]
 8004aa2:	4658      	mov	r0, fp
 8004aa4:	f000 fb48 	bl	8005138 <_Bfree>
 8004aa8:	9b04      	ldr	r3, [sp, #16]
 8004aaa:	4699      	mov	r9, r3
 8004aac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004aae:	1b1a      	subs	r2, r3, r4
 8004ab0:	d004      	beq.n	8004abc <_dtoa_r+0x78c>
 8004ab2:	4649      	mov	r1, r9
 8004ab4:	4658      	mov	r0, fp
 8004ab6:	f000 fcfd 	bl	80054b4 <__pow5mult>
 8004aba:	4681      	mov	r9, r0
 8004abc:	2101      	movs	r1, #1
 8004abe:	4658      	mov	r0, fp
 8004ac0:	f000 fc38 	bl	8005334 <__i2b>
 8004ac4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004ac6:	4604      	mov	r4, r0
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	f000 81cf 	beq.w	8004e6c <_dtoa_r+0xb3c>
 8004ace:	461a      	mov	r2, r3
 8004ad0:	4601      	mov	r1, r0
 8004ad2:	4658      	mov	r0, fp
 8004ad4:	f000 fcee 	bl	80054b4 <__pow5mult>
 8004ad8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ada:	2b01      	cmp	r3, #1
 8004adc:	4604      	mov	r4, r0
 8004ade:	f300 8095 	bgt.w	8004c0c <_dtoa_r+0x8dc>
 8004ae2:	9b02      	ldr	r3, [sp, #8]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	f040 8087 	bne.w	8004bf8 <_dtoa_r+0x8c8>
 8004aea:	9b03      	ldr	r3, [sp, #12]
 8004aec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	f040 8089 	bne.w	8004c08 <_dtoa_r+0x8d8>
 8004af6:	9b03      	ldr	r3, [sp, #12]
 8004af8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004afc:	0d1b      	lsrs	r3, r3, #20
 8004afe:	051b      	lsls	r3, r3, #20
 8004b00:	b12b      	cbz	r3, 8004b0e <_dtoa_r+0x7de>
 8004b02:	9b08      	ldr	r3, [sp, #32]
 8004b04:	3301      	adds	r3, #1
 8004b06:	9308      	str	r3, [sp, #32]
 8004b08:	f108 0801 	add.w	r8, r8, #1
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	930a      	str	r3, [sp, #40]	@ 0x28
 8004b10:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	f000 81b0 	beq.w	8004e78 <_dtoa_r+0xb48>
 8004b18:	6923      	ldr	r3, [r4, #16]
 8004b1a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004b1e:	6918      	ldr	r0, [r3, #16]
 8004b20:	f000 fbbc 	bl	800529c <__hi0bits>
 8004b24:	f1c0 0020 	rsb	r0, r0, #32
 8004b28:	9b08      	ldr	r3, [sp, #32]
 8004b2a:	4418      	add	r0, r3
 8004b2c:	f010 001f 	ands.w	r0, r0, #31
 8004b30:	d077      	beq.n	8004c22 <_dtoa_r+0x8f2>
 8004b32:	f1c0 0320 	rsb	r3, r0, #32
 8004b36:	2b04      	cmp	r3, #4
 8004b38:	dd6b      	ble.n	8004c12 <_dtoa_r+0x8e2>
 8004b3a:	9b08      	ldr	r3, [sp, #32]
 8004b3c:	f1c0 001c 	rsb	r0, r0, #28
 8004b40:	4403      	add	r3, r0
 8004b42:	4480      	add	r8, r0
 8004b44:	4406      	add	r6, r0
 8004b46:	9308      	str	r3, [sp, #32]
 8004b48:	f1b8 0f00 	cmp.w	r8, #0
 8004b4c:	dd05      	ble.n	8004b5a <_dtoa_r+0x82a>
 8004b4e:	4649      	mov	r1, r9
 8004b50:	4642      	mov	r2, r8
 8004b52:	4658      	mov	r0, fp
 8004b54:	f000 fd08 	bl	8005568 <__lshift>
 8004b58:	4681      	mov	r9, r0
 8004b5a:	9b08      	ldr	r3, [sp, #32]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	dd05      	ble.n	8004b6c <_dtoa_r+0x83c>
 8004b60:	4621      	mov	r1, r4
 8004b62:	461a      	mov	r2, r3
 8004b64:	4658      	mov	r0, fp
 8004b66:	f000 fcff 	bl	8005568 <__lshift>
 8004b6a:	4604      	mov	r4, r0
 8004b6c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d059      	beq.n	8004c26 <_dtoa_r+0x8f6>
 8004b72:	4621      	mov	r1, r4
 8004b74:	4648      	mov	r0, r9
 8004b76:	f000 fd63 	bl	8005640 <__mcmp>
 8004b7a:	2800      	cmp	r0, #0
 8004b7c:	da53      	bge.n	8004c26 <_dtoa_r+0x8f6>
 8004b7e:	1e7b      	subs	r3, r7, #1
 8004b80:	9304      	str	r3, [sp, #16]
 8004b82:	4649      	mov	r1, r9
 8004b84:	2300      	movs	r3, #0
 8004b86:	220a      	movs	r2, #10
 8004b88:	4658      	mov	r0, fp
 8004b8a:	f000 faf7 	bl	800517c <__multadd>
 8004b8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004b90:	4681      	mov	r9, r0
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	f000 8172 	beq.w	8004e7c <_dtoa_r+0xb4c>
 8004b98:	2300      	movs	r3, #0
 8004b9a:	4629      	mov	r1, r5
 8004b9c:	220a      	movs	r2, #10
 8004b9e:	4658      	mov	r0, fp
 8004ba0:	f000 faec 	bl	800517c <__multadd>
 8004ba4:	9b00      	ldr	r3, [sp, #0]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	4605      	mov	r5, r0
 8004baa:	dc67      	bgt.n	8004c7c <_dtoa_r+0x94c>
 8004bac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004bae:	2b02      	cmp	r3, #2
 8004bb0:	dc41      	bgt.n	8004c36 <_dtoa_r+0x906>
 8004bb2:	e063      	b.n	8004c7c <_dtoa_r+0x94c>
 8004bb4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8004bb6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8004bba:	e746      	b.n	8004a4a <_dtoa_r+0x71a>
 8004bbc:	9b07      	ldr	r3, [sp, #28]
 8004bbe:	1e5c      	subs	r4, r3, #1
 8004bc0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004bc2:	42a3      	cmp	r3, r4
 8004bc4:	bfbf      	itttt	lt
 8004bc6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8004bc8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8004bca:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8004bcc:	1ae3      	sublt	r3, r4, r3
 8004bce:	bfb4      	ite	lt
 8004bd0:	18d2      	addlt	r2, r2, r3
 8004bd2:	1b1c      	subge	r4, r3, r4
 8004bd4:	9b07      	ldr	r3, [sp, #28]
 8004bd6:	bfbc      	itt	lt
 8004bd8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8004bda:	2400      	movlt	r4, #0
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	bfb5      	itete	lt
 8004be0:	eba8 0603 	sublt.w	r6, r8, r3
 8004be4:	9b07      	ldrge	r3, [sp, #28]
 8004be6:	2300      	movlt	r3, #0
 8004be8:	4646      	movge	r6, r8
 8004bea:	e730      	b.n	8004a4e <_dtoa_r+0x71e>
 8004bec:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004bee:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8004bf0:	4646      	mov	r6, r8
 8004bf2:	e735      	b.n	8004a60 <_dtoa_r+0x730>
 8004bf4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004bf6:	e75c      	b.n	8004ab2 <_dtoa_r+0x782>
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	e788      	b.n	8004b0e <_dtoa_r+0x7de>
 8004bfc:	3fe00000 	.word	0x3fe00000
 8004c00:	40240000 	.word	0x40240000
 8004c04:	40140000 	.word	0x40140000
 8004c08:	9b02      	ldr	r3, [sp, #8]
 8004c0a:	e780      	b.n	8004b0e <_dtoa_r+0x7de>
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	930a      	str	r3, [sp, #40]	@ 0x28
 8004c10:	e782      	b.n	8004b18 <_dtoa_r+0x7e8>
 8004c12:	d099      	beq.n	8004b48 <_dtoa_r+0x818>
 8004c14:	9a08      	ldr	r2, [sp, #32]
 8004c16:	331c      	adds	r3, #28
 8004c18:	441a      	add	r2, r3
 8004c1a:	4498      	add	r8, r3
 8004c1c:	441e      	add	r6, r3
 8004c1e:	9208      	str	r2, [sp, #32]
 8004c20:	e792      	b.n	8004b48 <_dtoa_r+0x818>
 8004c22:	4603      	mov	r3, r0
 8004c24:	e7f6      	b.n	8004c14 <_dtoa_r+0x8e4>
 8004c26:	9b07      	ldr	r3, [sp, #28]
 8004c28:	9704      	str	r7, [sp, #16]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	dc20      	bgt.n	8004c70 <_dtoa_r+0x940>
 8004c2e:	9300      	str	r3, [sp, #0]
 8004c30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004c32:	2b02      	cmp	r3, #2
 8004c34:	dd1e      	ble.n	8004c74 <_dtoa_r+0x944>
 8004c36:	9b00      	ldr	r3, [sp, #0]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	f47f aec0 	bne.w	80049be <_dtoa_r+0x68e>
 8004c3e:	4621      	mov	r1, r4
 8004c40:	2205      	movs	r2, #5
 8004c42:	4658      	mov	r0, fp
 8004c44:	f000 fa9a 	bl	800517c <__multadd>
 8004c48:	4601      	mov	r1, r0
 8004c4a:	4604      	mov	r4, r0
 8004c4c:	4648      	mov	r0, r9
 8004c4e:	f000 fcf7 	bl	8005640 <__mcmp>
 8004c52:	2800      	cmp	r0, #0
 8004c54:	f77f aeb3 	ble.w	80049be <_dtoa_r+0x68e>
 8004c58:	4656      	mov	r6, sl
 8004c5a:	2331      	movs	r3, #49	@ 0x31
 8004c5c:	f806 3b01 	strb.w	r3, [r6], #1
 8004c60:	9b04      	ldr	r3, [sp, #16]
 8004c62:	3301      	adds	r3, #1
 8004c64:	9304      	str	r3, [sp, #16]
 8004c66:	e6ae      	b.n	80049c6 <_dtoa_r+0x696>
 8004c68:	9c07      	ldr	r4, [sp, #28]
 8004c6a:	9704      	str	r7, [sp, #16]
 8004c6c:	4625      	mov	r5, r4
 8004c6e:	e7f3      	b.n	8004c58 <_dtoa_r+0x928>
 8004c70:	9b07      	ldr	r3, [sp, #28]
 8004c72:	9300      	str	r3, [sp, #0]
 8004c74:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	f000 8104 	beq.w	8004e84 <_dtoa_r+0xb54>
 8004c7c:	2e00      	cmp	r6, #0
 8004c7e:	dd05      	ble.n	8004c8c <_dtoa_r+0x95c>
 8004c80:	4629      	mov	r1, r5
 8004c82:	4632      	mov	r2, r6
 8004c84:	4658      	mov	r0, fp
 8004c86:	f000 fc6f 	bl	8005568 <__lshift>
 8004c8a:	4605      	mov	r5, r0
 8004c8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d05a      	beq.n	8004d48 <_dtoa_r+0xa18>
 8004c92:	6869      	ldr	r1, [r5, #4]
 8004c94:	4658      	mov	r0, fp
 8004c96:	f000 fa0f 	bl	80050b8 <_Balloc>
 8004c9a:	4606      	mov	r6, r0
 8004c9c:	b928      	cbnz	r0, 8004caa <_dtoa_r+0x97a>
 8004c9e:	4b84      	ldr	r3, [pc, #528]	@ (8004eb0 <_dtoa_r+0xb80>)
 8004ca0:	4602      	mov	r2, r0
 8004ca2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8004ca6:	f7ff bb5a 	b.w	800435e <_dtoa_r+0x2e>
 8004caa:	692a      	ldr	r2, [r5, #16]
 8004cac:	3202      	adds	r2, #2
 8004cae:	0092      	lsls	r2, r2, #2
 8004cb0:	f105 010c 	add.w	r1, r5, #12
 8004cb4:	300c      	adds	r0, #12
 8004cb6:	f002 f94b 	bl	8006f50 <memcpy>
 8004cba:	2201      	movs	r2, #1
 8004cbc:	4631      	mov	r1, r6
 8004cbe:	4658      	mov	r0, fp
 8004cc0:	f000 fc52 	bl	8005568 <__lshift>
 8004cc4:	f10a 0301 	add.w	r3, sl, #1
 8004cc8:	9307      	str	r3, [sp, #28]
 8004cca:	9b00      	ldr	r3, [sp, #0]
 8004ccc:	4453      	add	r3, sl
 8004cce:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004cd0:	9b02      	ldr	r3, [sp, #8]
 8004cd2:	f003 0301 	and.w	r3, r3, #1
 8004cd6:	462f      	mov	r7, r5
 8004cd8:	930a      	str	r3, [sp, #40]	@ 0x28
 8004cda:	4605      	mov	r5, r0
 8004cdc:	9b07      	ldr	r3, [sp, #28]
 8004cde:	4621      	mov	r1, r4
 8004ce0:	3b01      	subs	r3, #1
 8004ce2:	4648      	mov	r0, r9
 8004ce4:	9300      	str	r3, [sp, #0]
 8004ce6:	f7ff fa99 	bl	800421c <quorem>
 8004cea:	4639      	mov	r1, r7
 8004cec:	9002      	str	r0, [sp, #8]
 8004cee:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8004cf2:	4648      	mov	r0, r9
 8004cf4:	f000 fca4 	bl	8005640 <__mcmp>
 8004cf8:	462a      	mov	r2, r5
 8004cfa:	9008      	str	r0, [sp, #32]
 8004cfc:	4621      	mov	r1, r4
 8004cfe:	4658      	mov	r0, fp
 8004d00:	f000 fcba 	bl	8005678 <__mdiff>
 8004d04:	68c2      	ldr	r2, [r0, #12]
 8004d06:	4606      	mov	r6, r0
 8004d08:	bb02      	cbnz	r2, 8004d4c <_dtoa_r+0xa1c>
 8004d0a:	4601      	mov	r1, r0
 8004d0c:	4648      	mov	r0, r9
 8004d0e:	f000 fc97 	bl	8005640 <__mcmp>
 8004d12:	4602      	mov	r2, r0
 8004d14:	4631      	mov	r1, r6
 8004d16:	4658      	mov	r0, fp
 8004d18:	920e      	str	r2, [sp, #56]	@ 0x38
 8004d1a:	f000 fa0d 	bl	8005138 <_Bfree>
 8004d1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d20:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004d22:	9e07      	ldr	r6, [sp, #28]
 8004d24:	ea43 0102 	orr.w	r1, r3, r2
 8004d28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004d2a:	4319      	orrs	r1, r3
 8004d2c:	d110      	bne.n	8004d50 <_dtoa_r+0xa20>
 8004d2e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004d32:	d029      	beq.n	8004d88 <_dtoa_r+0xa58>
 8004d34:	9b08      	ldr	r3, [sp, #32]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	dd02      	ble.n	8004d40 <_dtoa_r+0xa10>
 8004d3a:	9b02      	ldr	r3, [sp, #8]
 8004d3c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8004d40:	9b00      	ldr	r3, [sp, #0]
 8004d42:	f883 8000 	strb.w	r8, [r3]
 8004d46:	e63f      	b.n	80049c8 <_dtoa_r+0x698>
 8004d48:	4628      	mov	r0, r5
 8004d4a:	e7bb      	b.n	8004cc4 <_dtoa_r+0x994>
 8004d4c:	2201      	movs	r2, #1
 8004d4e:	e7e1      	b.n	8004d14 <_dtoa_r+0x9e4>
 8004d50:	9b08      	ldr	r3, [sp, #32]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	db04      	blt.n	8004d60 <_dtoa_r+0xa30>
 8004d56:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004d58:	430b      	orrs	r3, r1
 8004d5a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004d5c:	430b      	orrs	r3, r1
 8004d5e:	d120      	bne.n	8004da2 <_dtoa_r+0xa72>
 8004d60:	2a00      	cmp	r2, #0
 8004d62:	dded      	ble.n	8004d40 <_dtoa_r+0xa10>
 8004d64:	4649      	mov	r1, r9
 8004d66:	2201      	movs	r2, #1
 8004d68:	4658      	mov	r0, fp
 8004d6a:	f000 fbfd 	bl	8005568 <__lshift>
 8004d6e:	4621      	mov	r1, r4
 8004d70:	4681      	mov	r9, r0
 8004d72:	f000 fc65 	bl	8005640 <__mcmp>
 8004d76:	2800      	cmp	r0, #0
 8004d78:	dc03      	bgt.n	8004d82 <_dtoa_r+0xa52>
 8004d7a:	d1e1      	bne.n	8004d40 <_dtoa_r+0xa10>
 8004d7c:	f018 0f01 	tst.w	r8, #1
 8004d80:	d0de      	beq.n	8004d40 <_dtoa_r+0xa10>
 8004d82:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004d86:	d1d8      	bne.n	8004d3a <_dtoa_r+0xa0a>
 8004d88:	9a00      	ldr	r2, [sp, #0]
 8004d8a:	2339      	movs	r3, #57	@ 0x39
 8004d8c:	7013      	strb	r3, [r2, #0]
 8004d8e:	4633      	mov	r3, r6
 8004d90:	461e      	mov	r6, r3
 8004d92:	3b01      	subs	r3, #1
 8004d94:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8004d98:	2a39      	cmp	r2, #57	@ 0x39
 8004d9a:	d052      	beq.n	8004e42 <_dtoa_r+0xb12>
 8004d9c:	3201      	adds	r2, #1
 8004d9e:	701a      	strb	r2, [r3, #0]
 8004da0:	e612      	b.n	80049c8 <_dtoa_r+0x698>
 8004da2:	2a00      	cmp	r2, #0
 8004da4:	dd07      	ble.n	8004db6 <_dtoa_r+0xa86>
 8004da6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004daa:	d0ed      	beq.n	8004d88 <_dtoa_r+0xa58>
 8004dac:	9a00      	ldr	r2, [sp, #0]
 8004dae:	f108 0301 	add.w	r3, r8, #1
 8004db2:	7013      	strb	r3, [r2, #0]
 8004db4:	e608      	b.n	80049c8 <_dtoa_r+0x698>
 8004db6:	9b07      	ldr	r3, [sp, #28]
 8004db8:	9a07      	ldr	r2, [sp, #28]
 8004dba:	f803 8c01 	strb.w	r8, [r3, #-1]
 8004dbe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d028      	beq.n	8004e16 <_dtoa_r+0xae6>
 8004dc4:	4649      	mov	r1, r9
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	220a      	movs	r2, #10
 8004dca:	4658      	mov	r0, fp
 8004dcc:	f000 f9d6 	bl	800517c <__multadd>
 8004dd0:	42af      	cmp	r7, r5
 8004dd2:	4681      	mov	r9, r0
 8004dd4:	f04f 0300 	mov.w	r3, #0
 8004dd8:	f04f 020a 	mov.w	r2, #10
 8004ddc:	4639      	mov	r1, r7
 8004dde:	4658      	mov	r0, fp
 8004de0:	d107      	bne.n	8004df2 <_dtoa_r+0xac2>
 8004de2:	f000 f9cb 	bl	800517c <__multadd>
 8004de6:	4607      	mov	r7, r0
 8004de8:	4605      	mov	r5, r0
 8004dea:	9b07      	ldr	r3, [sp, #28]
 8004dec:	3301      	adds	r3, #1
 8004dee:	9307      	str	r3, [sp, #28]
 8004df0:	e774      	b.n	8004cdc <_dtoa_r+0x9ac>
 8004df2:	f000 f9c3 	bl	800517c <__multadd>
 8004df6:	4629      	mov	r1, r5
 8004df8:	4607      	mov	r7, r0
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	220a      	movs	r2, #10
 8004dfe:	4658      	mov	r0, fp
 8004e00:	f000 f9bc 	bl	800517c <__multadd>
 8004e04:	4605      	mov	r5, r0
 8004e06:	e7f0      	b.n	8004dea <_dtoa_r+0xaba>
 8004e08:	9b00      	ldr	r3, [sp, #0]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	bfcc      	ite	gt
 8004e0e:	461e      	movgt	r6, r3
 8004e10:	2601      	movle	r6, #1
 8004e12:	4456      	add	r6, sl
 8004e14:	2700      	movs	r7, #0
 8004e16:	4649      	mov	r1, r9
 8004e18:	2201      	movs	r2, #1
 8004e1a:	4658      	mov	r0, fp
 8004e1c:	f000 fba4 	bl	8005568 <__lshift>
 8004e20:	4621      	mov	r1, r4
 8004e22:	4681      	mov	r9, r0
 8004e24:	f000 fc0c 	bl	8005640 <__mcmp>
 8004e28:	2800      	cmp	r0, #0
 8004e2a:	dcb0      	bgt.n	8004d8e <_dtoa_r+0xa5e>
 8004e2c:	d102      	bne.n	8004e34 <_dtoa_r+0xb04>
 8004e2e:	f018 0f01 	tst.w	r8, #1
 8004e32:	d1ac      	bne.n	8004d8e <_dtoa_r+0xa5e>
 8004e34:	4633      	mov	r3, r6
 8004e36:	461e      	mov	r6, r3
 8004e38:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004e3c:	2a30      	cmp	r2, #48	@ 0x30
 8004e3e:	d0fa      	beq.n	8004e36 <_dtoa_r+0xb06>
 8004e40:	e5c2      	b.n	80049c8 <_dtoa_r+0x698>
 8004e42:	459a      	cmp	sl, r3
 8004e44:	d1a4      	bne.n	8004d90 <_dtoa_r+0xa60>
 8004e46:	9b04      	ldr	r3, [sp, #16]
 8004e48:	3301      	adds	r3, #1
 8004e4a:	9304      	str	r3, [sp, #16]
 8004e4c:	2331      	movs	r3, #49	@ 0x31
 8004e4e:	f88a 3000 	strb.w	r3, [sl]
 8004e52:	e5b9      	b.n	80049c8 <_dtoa_r+0x698>
 8004e54:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8004e56:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8004eb4 <_dtoa_r+0xb84>
 8004e5a:	b11b      	cbz	r3, 8004e64 <_dtoa_r+0xb34>
 8004e5c:	f10a 0308 	add.w	r3, sl, #8
 8004e60:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8004e62:	6013      	str	r3, [r2, #0]
 8004e64:	4650      	mov	r0, sl
 8004e66:	b019      	add	sp, #100	@ 0x64
 8004e68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e6e:	2b01      	cmp	r3, #1
 8004e70:	f77f ae37 	ble.w	8004ae2 <_dtoa_r+0x7b2>
 8004e74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004e76:	930a      	str	r3, [sp, #40]	@ 0x28
 8004e78:	2001      	movs	r0, #1
 8004e7a:	e655      	b.n	8004b28 <_dtoa_r+0x7f8>
 8004e7c:	9b00      	ldr	r3, [sp, #0]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	f77f aed6 	ble.w	8004c30 <_dtoa_r+0x900>
 8004e84:	4656      	mov	r6, sl
 8004e86:	4621      	mov	r1, r4
 8004e88:	4648      	mov	r0, r9
 8004e8a:	f7ff f9c7 	bl	800421c <quorem>
 8004e8e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8004e92:	f806 8b01 	strb.w	r8, [r6], #1
 8004e96:	9b00      	ldr	r3, [sp, #0]
 8004e98:	eba6 020a 	sub.w	r2, r6, sl
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	ddb3      	ble.n	8004e08 <_dtoa_r+0xad8>
 8004ea0:	4649      	mov	r1, r9
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	220a      	movs	r2, #10
 8004ea6:	4658      	mov	r0, fp
 8004ea8:	f000 f968 	bl	800517c <__multadd>
 8004eac:	4681      	mov	r9, r0
 8004eae:	e7ea      	b.n	8004e86 <_dtoa_r+0xb56>
 8004eb0:	080079d5 	.word	0x080079d5
 8004eb4:	08007959 	.word	0x08007959

08004eb8 <_free_r>:
 8004eb8:	b538      	push	{r3, r4, r5, lr}
 8004eba:	4605      	mov	r5, r0
 8004ebc:	2900      	cmp	r1, #0
 8004ebe:	d041      	beq.n	8004f44 <_free_r+0x8c>
 8004ec0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004ec4:	1f0c      	subs	r4, r1, #4
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	bfb8      	it	lt
 8004eca:	18e4      	addlt	r4, r4, r3
 8004ecc:	f000 f8e8 	bl	80050a0 <__malloc_lock>
 8004ed0:	4a1d      	ldr	r2, [pc, #116]	@ (8004f48 <_free_r+0x90>)
 8004ed2:	6813      	ldr	r3, [r2, #0]
 8004ed4:	b933      	cbnz	r3, 8004ee4 <_free_r+0x2c>
 8004ed6:	6063      	str	r3, [r4, #4]
 8004ed8:	6014      	str	r4, [r2, #0]
 8004eda:	4628      	mov	r0, r5
 8004edc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004ee0:	f000 b8e4 	b.w	80050ac <__malloc_unlock>
 8004ee4:	42a3      	cmp	r3, r4
 8004ee6:	d908      	bls.n	8004efa <_free_r+0x42>
 8004ee8:	6820      	ldr	r0, [r4, #0]
 8004eea:	1821      	adds	r1, r4, r0
 8004eec:	428b      	cmp	r3, r1
 8004eee:	bf01      	itttt	eq
 8004ef0:	6819      	ldreq	r1, [r3, #0]
 8004ef2:	685b      	ldreq	r3, [r3, #4]
 8004ef4:	1809      	addeq	r1, r1, r0
 8004ef6:	6021      	streq	r1, [r4, #0]
 8004ef8:	e7ed      	b.n	8004ed6 <_free_r+0x1e>
 8004efa:	461a      	mov	r2, r3
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	b10b      	cbz	r3, 8004f04 <_free_r+0x4c>
 8004f00:	42a3      	cmp	r3, r4
 8004f02:	d9fa      	bls.n	8004efa <_free_r+0x42>
 8004f04:	6811      	ldr	r1, [r2, #0]
 8004f06:	1850      	adds	r0, r2, r1
 8004f08:	42a0      	cmp	r0, r4
 8004f0a:	d10b      	bne.n	8004f24 <_free_r+0x6c>
 8004f0c:	6820      	ldr	r0, [r4, #0]
 8004f0e:	4401      	add	r1, r0
 8004f10:	1850      	adds	r0, r2, r1
 8004f12:	4283      	cmp	r3, r0
 8004f14:	6011      	str	r1, [r2, #0]
 8004f16:	d1e0      	bne.n	8004eda <_free_r+0x22>
 8004f18:	6818      	ldr	r0, [r3, #0]
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	6053      	str	r3, [r2, #4]
 8004f1e:	4408      	add	r0, r1
 8004f20:	6010      	str	r0, [r2, #0]
 8004f22:	e7da      	b.n	8004eda <_free_r+0x22>
 8004f24:	d902      	bls.n	8004f2c <_free_r+0x74>
 8004f26:	230c      	movs	r3, #12
 8004f28:	602b      	str	r3, [r5, #0]
 8004f2a:	e7d6      	b.n	8004eda <_free_r+0x22>
 8004f2c:	6820      	ldr	r0, [r4, #0]
 8004f2e:	1821      	adds	r1, r4, r0
 8004f30:	428b      	cmp	r3, r1
 8004f32:	bf04      	itt	eq
 8004f34:	6819      	ldreq	r1, [r3, #0]
 8004f36:	685b      	ldreq	r3, [r3, #4]
 8004f38:	6063      	str	r3, [r4, #4]
 8004f3a:	bf04      	itt	eq
 8004f3c:	1809      	addeq	r1, r1, r0
 8004f3e:	6021      	streq	r1, [r4, #0]
 8004f40:	6054      	str	r4, [r2, #4]
 8004f42:	e7ca      	b.n	8004eda <_free_r+0x22>
 8004f44:	bd38      	pop	{r3, r4, r5, pc}
 8004f46:	bf00      	nop
 8004f48:	20000400 	.word	0x20000400

08004f4c <malloc>:
 8004f4c:	4b02      	ldr	r3, [pc, #8]	@ (8004f58 <malloc+0xc>)
 8004f4e:	4601      	mov	r1, r0
 8004f50:	6818      	ldr	r0, [r3, #0]
 8004f52:	f000 b825 	b.w	8004fa0 <_malloc_r>
 8004f56:	bf00      	nop
 8004f58:	20000018 	.word	0x20000018

08004f5c <sbrk_aligned>:
 8004f5c:	b570      	push	{r4, r5, r6, lr}
 8004f5e:	4e0f      	ldr	r6, [pc, #60]	@ (8004f9c <sbrk_aligned+0x40>)
 8004f60:	460c      	mov	r4, r1
 8004f62:	6831      	ldr	r1, [r6, #0]
 8004f64:	4605      	mov	r5, r0
 8004f66:	b911      	cbnz	r1, 8004f6e <sbrk_aligned+0x12>
 8004f68:	f001 ffe2 	bl	8006f30 <_sbrk_r>
 8004f6c:	6030      	str	r0, [r6, #0]
 8004f6e:	4621      	mov	r1, r4
 8004f70:	4628      	mov	r0, r5
 8004f72:	f001 ffdd 	bl	8006f30 <_sbrk_r>
 8004f76:	1c43      	adds	r3, r0, #1
 8004f78:	d103      	bne.n	8004f82 <sbrk_aligned+0x26>
 8004f7a:	f04f 34ff 	mov.w	r4, #4294967295
 8004f7e:	4620      	mov	r0, r4
 8004f80:	bd70      	pop	{r4, r5, r6, pc}
 8004f82:	1cc4      	adds	r4, r0, #3
 8004f84:	f024 0403 	bic.w	r4, r4, #3
 8004f88:	42a0      	cmp	r0, r4
 8004f8a:	d0f8      	beq.n	8004f7e <sbrk_aligned+0x22>
 8004f8c:	1a21      	subs	r1, r4, r0
 8004f8e:	4628      	mov	r0, r5
 8004f90:	f001 ffce 	bl	8006f30 <_sbrk_r>
 8004f94:	3001      	adds	r0, #1
 8004f96:	d1f2      	bne.n	8004f7e <sbrk_aligned+0x22>
 8004f98:	e7ef      	b.n	8004f7a <sbrk_aligned+0x1e>
 8004f9a:	bf00      	nop
 8004f9c:	200003fc 	.word	0x200003fc

08004fa0 <_malloc_r>:
 8004fa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004fa4:	1ccd      	adds	r5, r1, #3
 8004fa6:	f025 0503 	bic.w	r5, r5, #3
 8004faa:	3508      	adds	r5, #8
 8004fac:	2d0c      	cmp	r5, #12
 8004fae:	bf38      	it	cc
 8004fb0:	250c      	movcc	r5, #12
 8004fb2:	2d00      	cmp	r5, #0
 8004fb4:	4606      	mov	r6, r0
 8004fb6:	db01      	blt.n	8004fbc <_malloc_r+0x1c>
 8004fb8:	42a9      	cmp	r1, r5
 8004fba:	d904      	bls.n	8004fc6 <_malloc_r+0x26>
 8004fbc:	230c      	movs	r3, #12
 8004fbe:	6033      	str	r3, [r6, #0]
 8004fc0:	2000      	movs	r0, #0
 8004fc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004fc6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800509c <_malloc_r+0xfc>
 8004fca:	f000 f869 	bl	80050a0 <__malloc_lock>
 8004fce:	f8d8 3000 	ldr.w	r3, [r8]
 8004fd2:	461c      	mov	r4, r3
 8004fd4:	bb44      	cbnz	r4, 8005028 <_malloc_r+0x88>
 8004fd6:	4629      	mov	r1, r5
 8004fd8:	4630      	mov	r0, r6
 8004fda:	f7ff ffbf 	bl	8004f5c <sbrk_aligned>
 8004fde:	1c43      	adds	r3, r0, #1
 8004fe0:	4604      	mov	r4, r0
 8004fe2:	d158      	bne.n	8005096 <_malloc_r+0xf6>
 8004fe4:	f8d8 4000 	ldr.w	r4, [r8]
 8004fe8:	4627      	mov	r7, r4
 8004fea:	2f00      	cmp	r7, #0
 8004fec:	d143      	bne.n	8005076 <_malloc_r+0xd6>
 8004fee:	2c00      	cmp	r4, #0
 8004ff0:	d04b      	beq.n	800508a <_malloc_r+0xea>
 8004ff2:	6823      	ldr	r3, [r4, #0]
 8004ff4:	4639      	mov	r1, r7
 8004ff6:	4630      	mov	r0, r6
 8004ff8:	eb04 0903 	add.w	r9, r4, r3
 8004ffc:	f001 ff98 	bl	8006f30 <_sbrk_r>
 8005000:	4581      	cmp	r9, r0
 8005002:	d142      	bne.n	800508a <_malloc_r+0xea>
 8005004:	6821      	ldr	r1, [r4, #0]
 8005006:	1a6d      	subs	r5, r5, r1
 8005008:	4629      	mov	r1, r5
 800500a:	4630      	mov	r0, r6
 800500c:	f7ff ffa6 	bl	8004f5c <sbrk_aligned>
 8005010:	3001      	adds	r0, #1
 8005012:	d03a      	beq.n	800508a <_malloc_r+0xea>
 8005014:	6823      	ldr	r3, [r4, #0]
 8005016:	442b      	add	r3, r5
 8005018:	6023      	str	r3, [r4, #0]
 800501a:	f8d8 3000 	ldr.w	r3, [r8]
 800501e:	685a      	ldr	r2, [r3, #4]
 8005020:	bb62      	cbnz	r2, 800507c <_malloc_r+0xdc>
 8005022:	f8c8 7000 	str.w	r7, [r8]
 8005026:	e00f      	b.n	8005048 <_malloc_r+0xa8>
 8005028:	6822      	ldr	r2, [r4, #0]
 800502a:	1b52      	subs	r2, r2, r5
 800502c:	d420      	bmi.n	8005070 <_malloc_r+0xd0>
 800502e:	2a0b      	cmp	r2, #11
 8005030:	d917      	bls.n	8005062 <_malloc_r+0xc2>
 8005032:	1961      	adds	r1, r4, r5
 8005034:	42a3      	cmp	r3, r4
 8005036:	6025      	str	r5, [r4, #0]
 8005038:	bf18      	it	ne
 800503a:	6059      	strne	r1, [r3, #4]
 800503c:	6863      	ldr	r3, [r4, #4]
 800503e:	bf08      	it	eq
 8005040:	f8c8 1000 	streq.w	r1, [r8]
 8005044:	5162      	str	r2, [r4, r5]
 8005046:	604b      	str	r3, [r1, #4]
 8005048:	4630      	mov	r0, r6
 800504a:	f000 f82f 	bl	80050ac <__malloc_unlock>
 800504e:	f104 000b 	add.w	r0, r4, #11
 8005052:	1d23      	adds	r3, r4, #4
 8005054:	f020 0007 	bic.w	r0, r0, #7
 8005058:	1ac2      	subs	r2, r0, r3
 800505a:	bf1c      	itt	ne
 800505c:	1a1b      	subne	r3, r3, r0
 800505e:	50a3      	strne	r3, [r4, r2]
 8005060:	e7af      	b.n	8004fc2 <_malloc_r+0x22>
 8005062:	6862      	ldr	r2, [r4, #4]
 8005064:	42a3      	cmp	r3, r4
 8005066:	bf0c      	ite	eq
 8005068:	f8c8 2000 	streq.w	r2, [r8]
 800506c:	605a      	strne	r2, [r3, #4]
 800506e:	e7eb      	b.n	8005048 <_malloc_r+0xa8>
 8005070:	4623      	mov	r3, r4
 8005072:	6864      	ldr	r4, [r4, #4]
 8005074:	e7ae      	b.n	8004fd4 <_malloc_r+0x34>
 8005076:	463c      	mov	r4, r7
 8005078:	687f      	ldr	r7, [r7, #4]
 800507a:	e7b6      	b.n	8004fea <_malloc_r+0x4a>
 800507c:	461a      	mov	r2, r3
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	42a3      	cmp	r3, r4
 8005082:	d1fb      	bne.n	800507c <_malloc_r+0xdc>
 8005084:	2300      	movs	r3, #0
 8005086:	6053      	str	r3, [r2, #4]
 8005088:	e7de      	b.n	8005048 <_malloc_r+0xa8>
 800508a:	230c      	movs	r3, #12
 800508c:	6033      	str	r3, [r6, #0]
 800508e:	4630      	mov	r0, r6
 8005090:	f000 f80c 	bl	80050ac <__malloc_unlock>
 8005094:	e794      	b.n	8004fc0 <_malloc_r+0x20>
 8005096:	6005      	str	r5, [r0, #0]
 8005098:	e7d6      	b.n	8005048 <_malloc_r+0xa8>
 800509a:	bf00      	nop
 800509c:	20000400 	.word	0x20000400

080050a0 <__malloc_lock>:
 80050a0:	4801      	ldr	r0, [pc, #4]	@ (80050a8 <__malloc_lock+0x8>)
 80050a2:	f7ff b8b2 	b.w	800420a <__retarget_lock_acquire_recursive>
 80050a6:	bf00      	nop
 80050a8:	200003f8 	.word	0x200003f8

080050ac <__malloc_unlock>:
 80050ac:	4801      	ldr	r0, [pc, #4]	@ (80050b4 <__malloc_unlock+0x8>)
 80050ae:	f7ff b8ad 	b.w	800420c <__retarget_lock_release_recursive>
 80050b2:	bf00      	nop
 80050b4:	200003f8 	.word	0x200003f8

080050b8 <_Balloc>:
 80050b8:	b570      	push	{r4, r5, r6, lr}
 80050ba:	69c6      	ldr	r6, [r0, #28]
 80050bc:	4604      	mov	r4, r0
 80050be:	460d      	mov	r5, r1
 80050c0:	b976      	cbnz	r6, 80050e0 <_Balloc+0x28>
 80050c2:	2010      	movs	r0, #16
 80050c4:	f7ff ff42 	bl	8004f4c <malloc>
 80050c8:	4602      	mov	r2, r0
 80050ca:	61e0      	str	r0, [r4, #28]
 80050cc:	b920      	cbnz	r0, 80050d8 <_Balloc+0x20>
 80050ce:	4b18      	ldr	r3, [pc, #96]	@ (8005130 <_Balloc+0x78>)
 80050d0:	4818      	ldr	r0, [pc, #96]	@ (8005134 <_Balloc+0x7c>)
 80050d2:	216b      	movs	r1, #107	@ 0x6b
 80050d4:	f001 ff54 	bl	8006f80 <__assert_func>
 80050d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80050dc:	6006      	str	r6, [r0, #0]
 80050de:	60c6      	str	r6, [r0, #12]
 80050e0:	69e6      	ldr	r6, [r4, #28]
 80050e2:	68f3      	ldr	r3, [r6, #12]
 80050e4:	b183      	cbz	r3, 8005108 <_Balloc+0x50>
 80050e6:	69e3      	ldr	r3, [r4, #28]
 80050e8:	68db      	ldr	r3, [r3, #12]
 80050ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80050ee:	b9b8      	cbnz	r0, 8005120 <_Balloc+0x68>
 80050f0:	2101      	movs	r1, #1
 80050f2:	fa01 f605 	lsl.w	r6, r1, r5
 80050f6:	1d72      	adds	r2, r6, #5
 80050f8:	0092      	lsls	r2, r2, #2
 80050fa:	4620      	mov	r0, r4
 80050fc:	f001 ff5e 	bl	8006fbc <_calloc_r>
 8005100:	b160      	cbz	r0, 800511c <_Balloc+0x64>
 8005102:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005106:	e00e      	b.n	8005126 <_Balloc+0x6e>
 8005108:	2221      	movs	r2, #33	@ 0x21
 800510a:	2104      	movs	r1, #4
 800510c:	4620      	mov	r0, r4
 800510e:	f001 ff55 	bl	8006fbc <_calloc_r>
 8005112:	69e3      	ldr	r3, [r4, #28]
 8005114:	60f0      	str	r0, [r6, #12]
 8005116:	68db      	ldr	r3, [r3, #12]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d1e4      	bne.n	80050e6 <_Balloc+0x2e>
 800511c:	2000      	movs	r0, #0
 800511e:	bd70      	pop	{r4, r5, r6, pc}
 8005120:	6802      	ldr	r2, [r0, #0]
 8005122:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005126:	2300      	movs	r3, #0
 8005128:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800512c:	e7f7      	b.n	800511e <_Balloc+0x66>
 800512e:	bf00      	nop
 8005130:	08007966 	.word	0x08007966
 8005134:	080079e6 	.word	0x080079e6

08005138 <_Bfree>:
 8005138:	b570      	push	{r4, r5, r6, lr}
 800513a:	69c6      	ldr	r6, [r0, #28]
 800513c:	4605      	mov	r5, r0
 800513e:	460c      	mov	r4, r1
 8005140:	b976      	cbnz	r6, 8005160 <_Bfree+0x28>
 8005142:	2010      	movs	r0, #16
 8005144:	f7ff ff02 	bl	8004f4c <malloc>
 8005148:	4602      	mov	r2, r0
 800514a:	61e8      	str	r0, [r5, #28]
 800514c:	b920      	cbnz	r0, 8005158 <_Bfree+0x20>
 800514e:	4b09      	ldr	r3, [pc, #36]	@ (8005174 <_Bfree+0x3c>)
 8005150:	4809      	ldr	r0, [pc, #36]	@ (8005178 <_Bfree+0x40>)
 8005152:	218f      	movs	r1, #143	@ 0x8f
 8005154:	f001 ff14 	bl	8006f80 <__assert_func>
 8005158:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800515c:	6006      	str	r6, [r0, #0]
 800515e:	60c6      	str	r6, [r0, #12]
 8005160:	b13c      	cbz	r4, 8005172 <_Bfree+0x3a>
 8005162:	69eb      	ldr	r3, [r5, #28]
 8005164:	6862      	ldr	r2, [r4, #4]
 8005166:	68db      	ldr	r3, [r3, #12]
 8005168:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800516c:	6021      	str	r1, [r4, #0]
 800516e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005172:	bd70      	pop	{r4, r5, r6, pc}
 8005174:	08007966 	.word	0x08007966
 8005178:	080079e6 	.word	0x080079e6

0800517c <__multadd>:
 800517c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005180:	690d      	ldr	r5, [r1, #16]
 8005182:	4607      	mov	r7, r0
 8005184:	460c      	mov	r4, r1
 8005186:	461e      	mov	r6, r3
 8005188:	f101 0c14 	add.w	ip, r1, #20
 800518c:	2000      	movs	r0, #0
 800518e:	f8dc 3000 	ldr.w	r3, [ip]
 8005192:	b299      	uxth	r1, r3
 8005194:	fb02 6101 	mla	r1, r2, r1, r6
 8005198:	0c1e      	lsrs	r6, r3, #16
 800519a:	0c0b      	lsrs	r3, r1, #16
 800519c:	fb02 3306 	mla	r3, r2, r6, r3
 80051a0:	b289      	uxth	r1, r1
 80051a2:	3001      	adds	r0, #1
 80051a4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80051a8:	4285      	cmp	r5, r0
 80051aa:	f84c 1b04 	str.w	r1, [ip], #4
 80051ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80051b2:	dcec      	bgt.n	800518e <__multadd+0x12>
 80051b4:	b30e      	cbz	r6, 80051fa <__multadd+0x7e>
 80051b6:	68a3      	ldr	r3, [r4, #8]
 80051b8:	42ab      	cmp	r3, r5
 80051ba:	dc19      	bgt.n	80051f0 <__multadd+0x74>
 80051bc:	6861      	ldr	r1, [r4, #4]
 80051be:	4638      	mov	r0, r7
 80051c0:	3101      	adds	r1, #1
 80051c2:	f7ff ff79 	bl	80050b8 <_Balloc>
 80051c6:	4680      	mov	r8, r0
 80051c8:	b928      	cbnz	r0, 80051d6 <__multadd+0x5a>
 80051ca:	4602      	mov	r2, r0
 80051cc:	4b0c      	ldr	r3, [pc, #48]	@ (8005200 <__multadd+0x84>)
 80051ce:	480d      	ldr	r0, [pc, #52]	@ (8005204 <__multadd+0x88>)
 80051d0:	21ba      	movs	r1, #186	@ 0xba
 80051d2:	f001 fed5 	bl	8006f80 <__assert_func>
 80051d6:	6922      	ldr	r2, [r4, #16]
 80051d8:	3202      	adds	r2, #2
 80051da:	f104 010c 	add.w	r1, r4, #12
 80051de:	0092      	lsls	r2, r2, #2
 80051e0:	300c      	adds	r0, #12
 80051e2:	f001 feb5 	bl	8006f50 <memcpy>
 80051e6:	4621      	mov	r1, r4
 80051e8:	4638      	mov	r0, r7
 80051ea:	f7ff ffa5 	bl	8005138 <_Bfree>
 80051ee:	4644      	mov	r4, r8
 80051f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80051f4:	3501      	adds	r5, #1
 80051f6:	615e      	str	r6, [r3, #20]
 80051f8:	6125      	str	r5, [r4, #16]
 80051fa:	4620      	mov	r0, r4
 80051fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005200:	080079d5 	.word	0x080079d5
 8005204:	080079e6 	.word	0x080079e6

08005208 <__s2b>:
 8005208:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800520c:	460c      	mov	r4, r1
 800520e:	4615      	mov	r5, r2
 8005210:	461f      	mov	r7, r3
 8005212:	2209      	movs	r2, #9
 8005214:	3308      	adds	r3, #8
 8005216:	4606      	mov	r6, r0
 8005218:	fb93 f3f2 	sdiv	r3, r3, r2
 800521c:	2100      	movs	r1, #0
 800521e:	2201      	movs	r2, #1
 8005220:	429a      	cmp	r2, r3
 8005222:	db09      	blt.n	8005238 <__s2b+0x30>
 8005224:	4630      	mov	r0, r6
 8005226:	f7ff ff47 	bl	80050b8 <_Balloc>
 800522a:	b940      	cbnz	r0, 800523e <__s2b+0x36>
 800522c:	4602      	mov	r2, r0
 800522e:	4b19      	ldr	r3, [pc, #100]	@ (8005294 <__s2b+0x8c>)
 8005230:	4819      	ldr	r0, [pc, #100]	@ (8005298 <__s2b+0x90>)
 8005232:	21d3      	movs	r1, #211	@ 0xd3
 8005234:	f001 fea4 	bl	8006f80 <__assert_func>
 8005238:	0052      	lsls	r2, r2, #1
 800523a:	3101      	adds	r1, #1
 800523c:	e7f0      	b.n	8005220 <__s2b+0x18>
 800523e:	9b08      	ldr	r3, [sp, #32]
 8005240:	6143      	str	r3, [r0, #20]
 8005242:	2d09      	cmp	r5, #9
 8005244:	f04f 0301 	mov.w	r3, #1
 8005248:	6103      	str	r3, [r0, #16]
 800524a:	dd16      	ble.n	800527a <__s2b+0x72>
 800524c:	f104 0909 	add.w	r9, r4, #9
 8005250:	46c8      	mov	r8, r9
 8005252:	442c      	add	r4, r5
 8005254:	f818 3b01 	ldrb.w	r3, [r8], #1
 8005258:	4601      	mov	r1, r0
 800525a:	3b30      	subs	r3, #48	@ 0x30
 800525c:	220a      	movs	r2, #10
 800525e:	4630      	mov	r0, r6
 8005260:	f7ff ff8c 	bl	800517c <__multadd>
 8005264:	45a0      	cmp	r8, r4
 8005266:	d1f5      	bne.n	8005254 <__s2b+0x4c>
 8005268:	f1a5 0408 	sub.w	r4, r5, #8
 800526c:	444c      	add	r4, r9
 800526e:	1b2d      	subs	r5, r5, r4
 8005270:	1963      	adds	r3, r4, r5
 8005272:	42bb      	cmp	r3, r7
 8005274:	db04      	blt.n	8005280 <__s2b+0x78>
 8005276:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800527a:	340a      	adds	r4, #10
 800527c:	2509      	movs	r5, #9
 800527e:	e7f6      	b.n	800526e <__s2b+0x66>
 8005280:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005284:	4601      	mov	r1, r0
 8005286:	3b30      	subs	r3, #48	@ 0x30
 8005288:	220a      	movs	r2, #10
 800528a:	4630      	mov	r0, r6
 800528c:	f7ff ff76 	bl	800517c <__multadd>
 8005290:	e7ee      	b.n	8005270 <__s2b+0x68>
 8005292:	bf00      	nop
 8005294:	080079d5 	.word	0x080079d5
 8005298:	080079e6 	.word	0x080079e6

0800529c <__hi0bits>:
 800529c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80052a0:	4603      	mov	r3, r0
 80052a2:	bf36      	itet	cc
 80052a4:	0403      	lslcc	r3, r0, #16
 80052a6:	2000      	movcs	r0, #0
 80052a8:	2010      	movcc	r0, #16
 80052aa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80052ae:	bf3c      	itt	cc
 80052b0:	021b      	lslcc	r3, r3, #8
 80052b2:	3008      	addcc	r0, #8
 80052b4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80052b8:	bf3c      	itt	cc
 80052ba:	011b      	lslcc	r3, r3, #4
 80052bc:	3004      	addcc	r0, #4
 80052be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052c2:	bf3c      	itt	cc
 80052c4:	009b      	lslcc	r3, r3, #2
 80052c6:	3002      	addcc	r0, #2
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	db05      	blt.n	80052d8 <__hi0bits+0x3c>
 80052cc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80052d0:	f100 0001 	add.w	r0, r0, #1
 80052d4:	bf08      	it	eq
 80052d6:	2020      	moveq	r0, #32
 80052d8:	4770      	bx	lr

080052da <__lo0bits>:
 80052da:	6803      	ldr	r3, [r0, #0]
 80052dc:	4602      	mov	r2, r0
 80052de:	f013 0007 	ands.w	r0, r3, #7
 80052e2:	d00b      	beq.n	80052fc <__lo0bits+0x22>
 80052e4:	07d9      	lsls	r1, r3, #31
 80052e6:	d421      	bmi.n	800532c <__lo0bits+0x52>
 80052e8:	0798      	lsls	r0, r3, #30
 80052ea:	bf49      	itett	mi
 80052ec:	085b      	lsrmi	r3, r3, #1
 80052ee:	089b      	lsrpl	r3, r3, #2
 80052f0:	2001      	movmi	r0, #1
 80052f2:	6013      	strmi	r3, [r2, #0]
 80052f4:	bf5c      	itt	pl
 80052f6:	6013      	strpl	r3, [r2, #0]
 80052f8:	2002      	movpl	r0, #2
 80052fa:	4770      	bx	lr
 80052fc:	b299      	uxth	r1, r3
 80052fe:	b909      	cbnz	r1, 8005304 <__lo0bits+0x2a>
 8005300:	0c1b      	lsrs	r3, r3, #16
 8005302:	2010      	movs	r0, #16
 8005304:	b2d9      	uxtb	r1, r3
 8005306:	b909      	cbnz	r1, 800530c <__lo0bits+0x32>
 8005308:	3008      	adds	r0, #8
 800530a:	0a1b      	lsrs	r3, r3, #8
 800530c:	0719      	lsls	r1, r3, #28
 800530e:	bf04      	itt	eq
 8005310:	091b      	lsreq	r3, r3, #4
 8005312:	3004      	addeq	r0, #4
 8005314:	0799      	lsls	r1, r3, #30
 8005316:	bf04      	itt	eq
 8005318:	089b      	lsreq	r3, r3, #2
 800531a:	3002      	addeq	r0, #2
 800531c:	07d9      	lsls	r1, r3, #31
 800531e:	d403      	bmi.n	8005328 <__lo0bits+0x4e>
 8005320:	085b      	lsrs	r3, r3, #1
 8005322:	f100 0001 	add.w	r0, r0, #1
 8005326:	d003      	beq.n	8005330 <__lo0bits+0x56>
 8005328:	6013      	str	r3, [r2, #0]
 800532a:	4770      	bx	lr
 800532c:	2000      	movs	r0, #0
 800532e:	4770      	bx	lr
 8005330:	2020      	movs	r0, #32
 8005332:	4770      	bx	lr

08005334 <__i2b>:
 8005334:	b510      	push	{r4, lr}
 8005336:	460c      	mov	r4, r1
 8005338:	2101      	movs	r1, #1
 800533a:	f7ff febd 	bl	80050b8 <_Balloc>
 800533e:	4602      	mov	r2, r0
 8005340:	b928      	cbnz	r0, 800534e <__i2b+0x1a>
 8005342:	4b05      	ldr	r3, [pc, #20]	@ (8005358 <__i2b+0x24>)
 8005344:	4805      	ldr	r0, [pc, #20]	@ (800535c <__i2b+0x28>)
 8005346:	f240 1145 	movw	r1, #325	@ 0x145
 800534a:	f001 fe19 	bl	8006f80 <__assert_func>
 800534e:	2301      	movs	r3, #1
 8005350:	6144      	str	r4, [r0, #20]
 8005352:	6103      	str	r3, [r0, #16]
 8005354:	bd10      	pop	{r4, pc}
 8005356:	bf00      	nop
 8005358:	080079d5 	.word	0x080079d5
 800535c:	080079e6 	.word	0x080079e6

08005360 <__multiply>:
 8005360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005364:	4614      	mov	r4, r2
 8005366:	690a      	ldr	r2, [r1, #16]
 8005368:	6923      	ldr	r3, [r4, #16]
 800536a:	429a      	cmp	r2, r3
 800536c:	bfa8      	it	ge
 800536e:	4623      	movge	r3, r4
 8005370:	460f      	mov	r7, r1
 8005372:	bfa4      	itt	ge
 8005374:	460c      	movge	r4, r1
 8005376:	461f      	movge	r7, r3
 8005378:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800537c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8005380:	68a3      	ldr	r3, [r4, #8]
 8005382:	6861      	ldr	r1, [r4, #4]
 8005384:	eb0a 0609 	add.w	r6, sl, r9
 8005388:	42b3      	cmp	r3, r6
 800538a:	b085      	sub	sp, #20
 800538c:	bfb8      	it	lt
 800538e:	3101      	addlt	r1, #1
 8005390:	f7ff fe92 	bl	80050b8 <_Balloc>
 8005394:	b930      	cbnz	r0, 80053a4 <__multiply+0x44>
 8005396:	4602      	mov	r2, r0
 8005398:	4b44      	ldr	r3, [pc, #272]	@ (80054ac <__multiply+0x14c>)
 800539a:	4845      	ldr	r0, [pc, #276]	@ (80054b0 <__multiply+0x150>)
 800539c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80053a0:	f001 fdee 	bl	8006f80 <__assert_func>
 80053a4:	f100 0514 	add.w	r5, r0, #20
 80053a8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80053ac:	462b      	mov	r3, r5
 80053ae:	2200      	movs	r2, #0
 80053b0:	4543      	cmp	r3, r8
 80053b2:	d321      	bcc.n	80053f8 <__multiply+0x98>
 80053b4:	f107 0114 	add.w	r1, r7, #20
 80053b8:	f104 0214 	add.w	r2, r4, #20
 80053bc:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80053c0:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80053c4:	9302      	str	r3, [sp, #8]
 80053c6:	1b13      	subs	r3, r2, r4
 80053c8:	3b15      	subs	r3, #21
 80053ca:	f023 0303 	bic.w	r3, r3, #3
 80053ce:	3304      	adds	r3, #4
 80053d0:	f104 0715 	add.w	r7, r4, #21
 80053d4:	42ba      	cmp	r2, r7
 80053d6:	bf38      	it	cc
 80053d8:	2304      	movcc	r3, #4
 80053da:	9301      	str	r3, [sp, #4]
 80053dc:	9b02      	ldr	r3, [sp, #8]
 80053de:	9103      	str	r1, [sp, #12]
 80053e0:	428b      	cmp	r3, r1
 80053e2:	d80c      	bhi.n	80053fe <__multiply+0x9e>
 80053e4:	2e00      	cmp	r6, #0
 80053e6:	dd03      	ble.n	80053f0 <__multiply+0x90>
 80053e8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d05b      	beq.n	80054a8 <__multiply+0x148>
 80053f0:	6106      	str	r6, [r0, #16]
 80053f2:	b005      	add	sp, #20
 80053f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053f8:	f843 2b04 	str.w	r2, [r3], #4
 80053fc:	e7d8      	b.n	80053b0 <__multiply+0x50>
 80053fe:	f8b1 a000 	ldrh.w	sl, [r1]
 8005402:	f1ba 0f00 	cmp.w	sl, #0
 8005406:	d024      	beq.n	8005452 <__multiply+0xf2>
 8005408:	f104 0e14 	add.w	lr, r4, #20
 800540c:	46a9      	mov	r9, r5
 800540e:	f04f 0c00 	mov.w	ip, #0
 8005412:	f85e 7b04 	ldr.w	r7, [lr], #4
 8005416:	f8d9 3000 	ldr.w	r3, [r9]
 800541a:	fa1f fb87 	uxth.w	fp, r7
 800541e:	b29b      	uxth	r3, r3
 8005420:	fb0a 330b 	mla	r3, sl, fp, r3
 8005424:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8005428:	f8d9 7000 	ldr.w	r7, [r9]
 800542c:	4463      	add	r3, ip
 800542e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8005432:	fb0a c70b 	mla	r7, sl, fp, ip
 8005436:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800543a:	b29b      	uxth	r3, r3
 800543c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005440:	4572      	cmp	r2, lr
 8005442:	f849 3b04 	str.w	r3, [r9], #4
 8005446:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800544a:	d8e2      	bhi.n	8005412 <__multiply+0xb2>
 800544c:	9b01      	ldr	r3, [sp, #4]
 800544e:	f845 c003 	str.w	ip, [r5, r3]
 8005452:	9b03      	ldr	r3, [sp, #12]
 8005454:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005458:	3104      	adds	r1, #4
 800545a:	f1b9 0f00 	cmp.w	r9, #0
 800545e:	d021      	beq.n	80054a4 <__multiply+0x144>
 8005460:	682b      	ldr	r3, [r5, #0]
 8005462:	f104 0c14 	add.w	ip, r4, #20
 8005466:	46ae      	mov	lr, r5
 8005468:	f04f 0a00 	mov.w	sl, #0
 800546c:	f8bc b000 	ldrh.w	fp, [ip]
 8005470:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8005474:	fb09 770b 	mla	r7, r9, fp, r7
 8005478:	4457      	add	r7, sl
 800547a:	b29b      	uxth	r3, r3
 800547c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005480:	f84e 3b04 	str.w	r3, [lr], #4
 8005484:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005488:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800548c:	f8be 3000 	ldrh.w	r3, [lr]
 8005490:	fb09 330a 	mla	r3, r9, sl, r3
 8005494:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8005498:	4562      	cmp	r2, ip
 800549a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800549e:	d8e5      	bhi.n	800546c <__multiply+0x10c>
 80054a0:	9f01      	ldr	r7, [sp, #4]
 80054a2:	51eb      	str	r3, [r5, r7]
 80054a4:	3504      	adds	r5, #4
 80054a6:	e799      	b.n	80053dc <__multiply+0x7c>
 80054a8:	3e01      	subs	r6, #1
 80054aa:	e79b      	b.n	80053e4 <__multiply+0x84>
 80054ac:	080079d5 	.word	0x080079d5
 80054b0:	080079e6 	.word	0x080079e6

080054b4 <__pow5mult>:
 80054b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80054b8:	4615      	mov	r5, r2
 80054ba:	f012 0203 	ands.w	r2, r2, #3
 80054be:	4607      	mov	r7, r0
 80054c0:	460e      	mov	r6, r1
 80054c2:	d007      	beq.n	80054d4 <__pow5mult+0x20>
 80054c4:	4c25      	ldr	r4, [pc, #148]	@ (800555c <__pow5mult+0xa8>)
 80054c6:	3a01      	subs	r2, #1
 80054c8:	2300      	movs	r3, #0
 80054ca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80054ce:	f7ff fe55 	bl	800517c <__multadd>
 80054d2:	4606      	mov	r6, r0
 80054d4:	10ad      	asrs	r5, r5, #2
 80054d6:	d03d      	beq.n	8005554 <__pow5mult+0xa0>
 80054d8:	69fc      	ldr	r4, [r7, #28]
 80054da:	b97c      	cbnz	r4, 80054fc <__pow5mult+0x48>
 80054dc:	2010      	movs	r0, #16
 80054de:	f7ff fd35 	bl	8004f4c <malloc>
 80054e2:	4602      	mov	r2, r0
 80054e4:	61f8      	str	r0, [r7, #28]
 80054e6:	b928      	cbnz	r0, 80054f4 <__pow5mult+0x40>
 80054e8:	4b1d      	ldr	r3, [pc, #116]	@ (8005560 <__pow5mult+0xac>)
 80054ea:	481e      	ldr	r0, [pc, #120]	@ (8005564 <__pow5mult+0xb0>)
 80054ec:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80054f0:	f001 fd46 	bl	8006f80 <__assert_func>
 80054f4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80054f8:	6004      	str	r4, [r0, #0]
 80054fa:	60c4      	str	r4, [r0, #12]
 80054fc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005500:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005504:	b94c      	cbnz	r4, 800551a <__pow5mult+0x66>
 8005506:	f240 2171 	movw	r1, #625	@ 0x271
 800550a:	4638      	mov	r0, r7
 800550c:	f7ff ff12 	bl	8005334 <__i2b>
 8005510:	2300      	movs	r3, #0
 8005512:	f8c8 0008 	str.w	r0, [r8, #8]
 8005516:	4604      	mov	r4, r0
 8005518:	6003      	str	r3, [r0, #0]
 800551a:	f04f 0900 	mov.w	r9, #0
 800551e:	07eb      	lsls	r3, r5, #31
 8005520:	d50a      	bpl.n	8005538 <__pow5mult+0x84>
 8005522:	4631      	mov	r1, r6
 8005524:	4622      	mov	r2, r4
 8005526:	4638      	mov	r0, r7
 8005528:	f7ff ff1a 	bl	8005360 <__multiply>
 800552c:	4631      	mov	r1, r6
 800552e:	4680      	mov	r8, r0
 8005530:	4638      	mov	r0, r7
 8005532:	f7ff fe01 	bl	8005138 <_Bfree>
 8005536:	4646      	mov	r6, r8
 8005538:	106d      	asrs	r5, r5, #1
 800553a:	d00b      	beq.n	8005554 <__pow5mult+0xa0>
 800553c:	6820      	ldr	r0, [r4, #0]
 800553e:	b938      	cbnz	r0, 8005550 <__pow5mult+0x9c>
 8005540:	4622      	mov	r2, r4
 8005542:	4621      	mov	r1, r4
 8005544:	4638      	mov	r0, r7
 8005546:	f7ff ff0b 	bl	8005360 <__multiply>
 800554a:	6020      	str	r0, [r4, #0]
 800554c:	f8c0 9000 	str.w	r9, [r0]
 8005550:	4604      	mov	r4, r0
 8005552:	e7e4      	b.n	800551e <__pow5mult+0x6a>
 8005554:	4630      	mov	r0, r6
 8005556:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800555a:	bf00      	nop
 800555c:	08007a40 	.word	0x08007a40
 8005560:	08007966 	.word	0x08007966
 8005564:	080079e6 	.word	0x080079e6

08005568 <__lshift>:
 8005568:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800556c:	460c      	mov	r4, r1
 800556e:	6849      	ldr	r1, [r1, #4]
 8005570:	6923      	ldr	r3, [r4, #16]
 8005572:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005576:	68a3      	ldr	r3, [r4, #8]
 8005578:	4607      	mov	r7, r0
 800557a:	4691      	mov	r9, r2
 800557c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005580:	f108 0601 	add.w	r6, r8, #1
 8005584:	42b3      	cmp	r3, r6
 8005586:	db0b      	blt.n	80055a0 <__lshift+0x38>
 8005588:	4638      	mov	r0, r7
 800558a:	f7ff fd95 	bl	80050b8 <_Balloc>
 800558e:	4605      	mov	r5, r0
 8005590:	b948      	cbnz	r0, 80055a6 <__lshift+0x3e>
 8005592:	4602      	mov	r2, r0
 8005594:	4b28      	ldr	r3, [pc, #160]	@ (8005638 <__lshift+0xd0>)
 8005596:	4829      	ldr	r0, [pc, #164]	@ (800563c <__lshift+0xd4>)
 8005598:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800559c:	f001 fcf0 	bl	8006f80 <__assert_func>
 80055a0:	3101      	adds	r1, #1
 80055a2:	005b      	lsls	r3, r3, #1
 80055a4:	e7ee      	b.n	8005584 <__lshift+0x1c>
 80055a6:	2300      	movs	r3, #0
 80055a8:	f100 0114 	add.w	r1, r0, #20
 80055ac:	f100 0210 	add.w	r2, r0, #16
 80055b0:	4618      	mov	r0, r3
 80055b2:	4553      	cmp	r3, sl
 80055b4:	db33      	blt.n	800561e <__lshift+0xb6>
 80055b6:	6920      	ldr	r0, [r4, #16]
 80055b8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80055bc:	f104 0314 	add.w	r3, r4, #20
 80055c0:	f019 091f 	ands.w	r9, r9, #31
 80055c4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80055c8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80055cc:	d02b      	beq.n	8005626 <__lshift+0xbe>
 80055ce:	f1c9 0e20 	rsb	lr, r9, #32
 80055d2:	468a      	mov	sl, r1
 80055d4:	2200      	movs	r2, #0
 80055d6:	6818      	ldr	r0, [r3, #0]
 80055d8:	fa00 f009 	lsl.w	r0, r0, r9
 80055dc:	4310      	orrs	r0, r2
 80055de:	f84a 0b04 	str.w	r0, [sl], #4
 80055e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80055e6:	459c      	cmp	ip, r3
 80055e8:	fa22 f20e 	lsr.w	r2, r2, lr
 80055ec:	d8f3      	bhi.n	80055d6 <__lshift+0x6e>
 80055ee:	ebac 0304 	sub.w	r3, ip, r4
 80055f2:	3b15      	subs	r3, #21
 80055f4:	f023 0303 	bic.w	r3, r3, #3
 80055f8:	3304      	adds	r3, #4
 80055fa:	f104 0015 	add.w	r0, r4, #21
 80055fe:	4584      	cmp	ip, r0
 8005600:	bf38      	it	cc
 8005602:	2304      	movcc	r3, #4
 8005604:	50ca      	str	r2, [r1, r3]
 8005606:	b10a      	cbz	r2, 800560c <__lshift+0xa4>
 8005608:	f108 0602 	add.w	r6, r8, #2
 800560c:	3e01      	subs	r6, #1
 800560e:	4638      	mov	r0, r7
 8005610:	612e      	str	r6, [r5, #16]
 8005612:	4621      	mov	r1, r4
 8005614:	f7ff fd90 	bl	8005138 <_Bfree>
 8005618:	4628      	mov	r0, r5
 800561a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800561e:	f842 0f04 	str.w	r0, [r2, #4]!
 8005622:	3301      	adds	r3, #1
 8005624:	e7c5      	b.n	80055b2 <__lshift+0x4a>
 8005626:	3904      	subs	r1, #4
 8005628:	f853 2b04 	ldr.w	r2, [r3], #4
 800562c:	f841 2f04 	str.w	r2, [r1, #4]!
 8005630:	459c      	cmp	ip, r3
 8005632:	d8f9      	bhi.n	8005628 <__lshift+0xc0>
 8005634:	e7ea      	b.n	800560c <__lshift+0xa4>
 8005636:	bf00      	nop
 8005638:	080079d5 	.word	0x080079d5
 800563c:	080079e6 	.word	0x080079e6

08005640 <__mcmp>:
 8005640:	690a      	ldr	r2, [r1, #16]
 8005642:	4603      	mov	r3, r0
 8005644:	6900      	ldr	r0, [r0, #16]
 8005646:	1a80      	subs	r0, r0, r2
 8005648:	b530      	push	{r4, r5, lr}
 800564a:	d10e      	bne.n	800566a <__mcmp+0x2a>
 800564c:	3314      	adds	r3, #20
 800564e:	3114      	adds	r1, #20
 8005650:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005654:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005658:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800565c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005660:	4295      	cmp	r5, r2
 8005662:	d003      	beq.n	800566c <__mcmp+0x2c>
 8005664:	d205      	bcs.n	8005672 <__mcmp+0x32>
 8005666:	f04f 30ff 	mov.w	r0, #4294967295
 800566a:	bd30      	pop	{r4, r5, pc}
 800566c:	42a3      	cmp	r3, r4
 800566e:	d3f3      	bcc.n	8005658 <__mcmp+0x18>
 8005670:	e7fb      	b.n	800566a <__mcmp+0x2a>
 8005672:	2001      	movs	r0, #1
 8005674:	e7f9      	b.n	800566a <__mcmp+0x2a>
	...

08005678 <__mdiff>:
 8005678:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800567c:	4689      	mov	r9, r1
 800567e:	4606      	mov	r6, r0
 8005680:	4611      	mov	r1, r2
 8005682:	4648      	mov	r0, r9
 8005684:	4614      	mov	r4, r2
 8005686:	f7ff ffdb 	bl	8005640 <__mcmp>
 800568a:	1e05      	subs	r5, r0, #0
 800568c:	d112      	bne.n	80056b4 <__mdiff+0x3c>
 800568e:	4629      	mov	r1, r5
 8005690:	4630      	mov	r0, r6
 8005692:	f7ff fd11 	bl	80050b8 <_Balloc>
 8005696:	4602      	mov	r2, r0
 8005698:	b928      	cbnz	r0, 80056a6 <__mdiff+0x2e>
 800569a:	4b3f      	ldr	r3, [pc, #252]	@ (8005798 <__mdiff+0x120>)
 800569c:	f240 2137 	movw	r1, #567	@ 0x237
 80056a0:	483e      	ldr	r0, [pc, #248]	@ (800579c <__mdiff+0x124>)
 80056a2:	f001 fc6d 	bl	8006f80 <__assert_func>
 80056a6:	2301      	movs	r3, #1
 80056a8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80056ac:	4610      	mov	r0, r2
 80056ae:	b003      	add	sp, #12
 80056b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056b4:	bfbc      	itt	lt
 80056b6:	464b      	movlt	r3, r9
 80056b8:	46a1      	movlt	r9, r4
 80056ba:	4630      	mov	r0, r6
 80056bc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80056c0:	bfba      	itte	lt
 80056c2:	461c      	movlt	r4, r3
 80056c4:	2501      	movlt	r5, #1
 80056c6:	2500      	movge	r5, #0
 80056c8:	f7ff fcf6 	bl	80050b8 <_Balloc>
 80056cc:	4602      	mov	r2, r0
 80056ce:	b918      	cbnz	r0, 80056d8 <__mdiff+0x60>
 80056d0:	4b31      	ldr	r3, [pc, #196]	@ (8005798 <__mdiff+0x120>)
 80056d2:	f240 2145 	movw	r1, #581	@ 0x245
 80056d6:	e7e3      	b.n	80056a0 <__mdiff+0x28>
 80056d8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80056dc:	6926      	ldr	r6, [r4, #16]
 80056de:	60c5      	str	r5, [r0, #12]
 80056e0:	f109 0310 	add.w	r3, r9, #16
 80056e4:	f109 0514 	add.w	r5, r9, #20
 80056e8:	f104 0e14 	add.w	lr, r4, #20
 80056ec:	f100 0b14 	add.w	fp, r0, #20
 80056f0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80056f4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80056f8:	9301      	str	r3, [sp, #4]
 80056fa:	46d9      	mov	r9, fp
 80056fc:	f04f 0c00 	mov.w	ip, #0
 8005700:	9b01      	ldr	r3, [sp, #4]
 8005702:	f85e 0b04 	ldr.w	r0, [lr], #4
 8005706:	f853 af04 	ldr.w	sl, [r3, #4]!
 800570a:	9301      	str	r3, [sp, #4]
 800570c:	fa1f f38a 	uxth.w	r3, sl
 8005710:	4619      	mov	r1, r3
 8005712:	b283      	uxth	r3, r0
 8005714:	1acb      	subs	r3, r1, r3
 8005716:	0c00      	lsrs	r0, r0, #16
 8005718:	4463      	add	r3, ip
 800571a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800571e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005722:	b29b      	uxth	r3, r3
 8005724:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005728:	4576      	cmp	r6, lr
 800572a:	f849 3b04 	str.w	r3, [r9], #4
 800572e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005732:	d8e5      	bhi.n	8005700 <__mdiff+0x88>
 8005734:	1b33      	subs	r3, r6, r4
 8005736:	3b15      	subs	r3, #21
 8005738:	f023 0303 	bic.w	r3, r3, #3
 800573c:	3415      	adds	r4, #21
 800573e:	3304      	adds	r3, #4
 8005740:	42a6      	cmp	r6, r4
 8005742:	bf38      	it	cc
 8005744:	2304      	movcc	r3, #4
 8005746:	441d      	add	r5, r3
 8005748:	445b      	add	r3, fp
 800574a:	461e      	mov	r6, r3
 800574c:	462c      	mov	r4, r5
 800574e:	4544      	cmp	r4, r8
 8005750:	d30e      	bcc.n	8005770 <__mdiff+0xf8>
 8005752:	f108 0103 	add.w	r1, r8, #3
 8005756:	1b49      	subs	r1, r1, r5
 8005758:	f021 0103 	bic.w	r1, r1, #3
 800575c:	3d03      	subs	r5, #3
 800575e:	45a8      	cmp	r8, r5
 8005760:	bf38      	it	cc
 8005762:	2100      	movcc	r1, #0
 8005764:	440b      	add	r3, r1
 8005766:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800576a:	b191      	cbz	r1, 8005792 <__mdiff+0x11a>
 800576c:	6117      	str	r7, [r2, #16]
 800576e:	e79d      	b.n	80056ac <__mdiff+0x34>
 8005770:	f854 1b04 	ldr.w	r1, [r4], #4
 8005774:	46e6      	mov	lr, ip
 8005776:	0c08      	lsrs	r0, r1, #16
 8005778:	fa1c fc81 	uxtah	ip, ip, r1
 800577c:	4471      	add	r1, lr
 800577e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005782:	b289      	uxth	r1, r1
 8005784:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005788:	f846 1b04 	str.w	r1, [r6], #4
 800578c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005790:	e7dd      	b.n	800574e <__mdiff+0xd6>
 8005792:	3f01      	subs	r7, #1
 8005794:	e7e7      	b.n	8005766 <__mdiff+0xee>
 8005796:	bf00      	nop
 8005798:	080079d5 	.word	0x080079d5
 800579c:	080079e6 	.word	0x080079e6

080057a0 <__ulp>:
 80057a0:	b082      	sub	sp, #8
 80057a2:	ed8d 0b00 	vstr	d0, [sp]
 80057a6:	9a01      	ldr	r2, [sp, #4]
 80057a8:	4b0f      	ldr	r3, [pc, #60]	@ (80057e8 <__ulp+0x48>)
 80057aa:	4013      	ands	r3, r2
 80057ac:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	dc08      	bgt.n	80057c6 <__ulp+0x26>
 80057b4:	425b      	negs	r3, r3
 80057b6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80057ba:	ea4f 5223 	mov.w	r2, r3, asr #20
 80057be:	da04      	bge.n	80057ca <__ulp+0x2a>
 80057c0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80057c4:	4113      	asrs	r3, r2
 80057c6:	2200      	movs	r2, #0
 80057c8:	e008      	b.n	80057dc <__ulp+0x3c>
 80057ca:	f1a2 0314 	sub.w	r3, r2, #20
 80057ce:	2b1e      	cmp	r3, #30
 80057d0:	bfda      	itte	le
 80057d2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80057d6:	40da      	lsrle	r2, r3
 80057d8:	2201      	movgt	r2, #1
 80057da:	2300      	movs	r3, #0
 80057dc:	4619      	mov	r1, r3
 80057de:	4610      	mov	r0, r2
 80057e0:	ec41 0b10 	vmov	d0, r0, r1
 80057e4:	b002      	add	sp, #8
 80057e6:	4770      	bx	lr
 80057e8:	7ff00000 	.word	0x7ff00000

080057ec <__b2d>:
 80057ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057f0:	6906      	ldr	r6, [r0, #16]
 80057f2:	f100 0814 	add.w	r8, r0, #20
 80057f6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80057fa:	1f37      	subs	r7, r6, #4
 80057fc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8005800:	4610      	mov	r0, r2
 8005802:	f7ff fd4b 	bl	800529c <__hi0bits>
 8005806:	f1c0 0320 	rsb	r3, r0, #32
 800580a:	280a      	cmp	r0, #10
 800580c:	600b      	str	r3, [r1, #0]
 800580e:	491b      	ldr	r1, [pc, #108]	@ (800587c <__b2d+0x90>)
 8005810:	dc15      	bgt.n	800583e <__b2d+0x52>
 8005812:	f1c0 0c0b 	rsb	ip, r0, #11
 8005816:	fa22 f30c 	lsr.w	r3, r2, ip
 800581a:	45b8      	cmp	r8, r7
 800581c:	ea43 0501 	orr.w	r5, r3, r1
 8005820:	bf34      	ite	cc
 8005822:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8005826:	2300      	movcs	r3, #0
 8005828:	3015      	adds	r0, #21
 800582a:	fa02 f000 	lsl.w	r0, r2, r0
 800582e:	fa23 f30c 	lsr.w	r3, r3, ip
 8005832:	4303      	orrs	r3, r0
 8005834:	461c      	mov	r4, r3
 8005836:	ec45 4b10 	vmov	d0, r4, r5
 800583a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800583e:	45b8      	cmp	r8, r7
 8005840:	bf3a      	itte	cc
 8005842:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8005846:	f1a6 0708 	subcc.w	r7, r6, #8
 800584a:	2300      	movcs	r3, #0
 800584c:	380b      	subs	r0, #11
 800584e:	d012      	beq.n	8005876 <__b2d+0x8a>
 8005850:	f1c0 0120 	rsb	r1, r0, #32
 8005854:	fa23 f401 	lsr.w	r4, r3, r1
 8005858:	4082      	lsls	r2, r0
 800585a:	4322      	orrs	r2, r4
 800585c:	4547      	cmp	r7, r8
 800585e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8005862:	bf8c      	ite	hi
 8005864:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8005868:	2200      	movls	r2, #0
 800586a:	4083      	lsls	r3, r0
 800586c:	40ca      	lsrs	r2, r1
 800586e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8005872:	4313      	orrs	r3, r2
 8005874:	e7de      	b.n	8005834 <__b2d+0x48>
 8005876:	ea42 0501 	orr.w	r5, r2, r1
 800587a:	e7db      	b.n	8005834 <__b2d+0x48>
 800587c:	3ff00000 	.word	0x3ff00000

08005880 <__d2b>:
 8005880:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005884:	460f      	mov	r7, r1
 8005886:	2101      	movs	r1, #1
 8005888:	ec59 8b10 	vmov	r8, r9, d0
 800588c:	4616      	mov	r6, r2
 800588e:	f7ff fc13 	bl	80050b8 <_Balloc>
 8005892:	4604      	mov	r4, r0
 8005894:	b930      	cbnz	r0, 80058a4 <__d2b+0x24>
 8005896:	4602      	mov	r2, r0
 8005898:	4b23      	ldr	r3, [pc, #140]	@ (8005928 <__d2b+0xa8>)
 800589a:	4824      	ldr	r0, [pc, #144]	@ (800592c <__d2b+0xac>)
 800589c:	f240 310f 	movw	r1, #783	@ 0x30f
 80058a0:	f001 fb6e 	bl	8006f80 <__assert_func>
 80058a4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80058a8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80058ac:	b10d      	cbz	r5, 80058b2 <__d2b+0x32>
 80058ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80058b2:	9301      	str	r3, [sp, #4]
 80058b4:	f1b8 0300 	subs.w	r3, r8, #0
 80058b8:	d023      	beq.n	8005902 <__d2b+0x82>
 80058ba:	4668      	mov	r0, sp
 80058bc:	9300      	str	r3, [sp, #0]
 80058be:	f7ff fd0c 	bl	80052da <__lo0bits>
 80058c2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80058c6:	b1d0      	cbz	r0, 80058fe <__d2b+0x7e>
 80058c8:	f1c0 0320 	rsb	r3, r0, #32
 80058cc:	fa02 f303 	lsl.w	r3, r2, r3
 80058d0:	430b      	orrs	r3, r1
 80058d2:	40c2      	lsrs	r2, r0
 80058d4:	6163      	str	r3, [r4, #20]
 80058d6:	9201      	str	r2, [sp, #4]
 80058d8:	9b01      	ldr	r3, [sp, #4]
 80058da:	61a3      	str	r3, [r4, #24]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	bf0c      	ite	eq
 80058e0:	2201      	moveq	r2, #1
 80058e2:	2202      	movne	r2, #2
 80058e4:	6122      	str	r2, [r4, #16]
 80058e6:	b1a5      	cbz	r5, 8005912 <__d2b+0x92>
 80058e8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80058ec:	4405      	add	r5, r0
 80058ee:	603d      	str	r5, [r7, #0]
 80058f0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80058f4:	6030      	str	r0, [r6, #0]
 80058f6:	4620      	mov	r0, r4
 80058f8:	b003      	add	sp, #12
 80058fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80058fe:	6161      	str	r1, [r4, #20]
 8005900:	e7ea      	b.n	80058d8 <__d2b+0x58>
 8005902:	a801      	add	r0, sp, #4
 8005904:	f7ff fce9 	bl	80052da <__lo0bits>
 8005908:	9b01      	ldr	r3, [sp, #4]
 800590a:	6163      	str	r3, [r4, #20]
 800590c:	3020      	adds	r0, #32
 800590e:	2201      	movs	r2, #1
 8005910:	e7e8      	b.n	80058e4 <__d2b+0x64>
 8005912:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005916:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800591a:	6038      	str	r0, [r7, #0]
 800591c:	6918      	ldr	r0, [r3, #16]
 800591e:	f7ff fcbd 	bl	800529c <__hi0bits>
 8005922:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005926:	e7e5      	b.n	80058f4 <__d2b+0x74>
 8005928:	080079d5 	.word	0x080079d5
 800592c:	080079e6 	.word	0x080079e6

08005930 <__ratio>:
 8005930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005934:	b085      	sub	sp, #20
 8005936:	e9cd 1000 	strd	r1, r0, [sp]
 800593a:	a902      	add	r1, sp, #8
 800593c:	f7ff ff56 	bl	80057ec <__b2d>
 8005940:	9800      	ldr	r0, [sp, #0]
 8005942:	a903      	add	r1, sp, #12
 8005944:	ec55 4b10 	vmov	r4, r5, d0
 8005948:	f7ff ff50 	bl	80057ec <__b2d>
 800594c:	9b01      	ldr	r3, [sp, #4]
 800594e:	6919      	ldr	r1, [r3, #16]
 8005950:	9b00      	ldr	r3, [sp, #0]
 8005952:	691b      	ldr	r3, [r3, #16]
 8005954:	1ac9      	subs	r1, r1, r3
 8005956:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800595a:	1a9b      	subs	r3, r3, r2
 800595c:	ec5b ab10 	vmov	sl, fp, d0
 8005960:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8005964:	2b00      	cmp	r3, #0
 8005966:	bfce      	itee	gt
 8005968:	462a      	movgt	r2, r5
 800596a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800596e:	465a      	movle	r2, fp
 8005970:	462f      	mov	r7, r5
 8005972:	46d9      	mov	r9, fp
 8005974:	bfcc      	ite	gt
 8005976:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800597a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800597e:	464b      	mov	r3, r9
 8005980:	4652      	mov	r2, sl
 8005982:	4620      	mov	r0, r4
 8005984:	4639      	mov	r1, r7
 8005986:	f7fa ff69 	bl	800085c <__aeabi_ddiv>
 800598a:	ec41 0b10 	vmov	d0, r0, r1
 800598e:	b005      	add	sp, #20
 8005990:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005994 <__copybits>:
 8005994:	3901      	subs	r1, #1
 8005996:	b570      	push	{r4, r5, r6, lr}
 8005998:	1149      	asrs	r1, r1, #5
 800599a:	6914      	ldr	r4, [r2, #16]
 800599c:	3101      	adds	r1, #1
 800599e:	f102 0314 	add.w	r3, r2, #20
 80059a2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80059a6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80059aa:	1f05      	subs	r5, r0, #4
 80059ac:	42a3      	cmp	r3, r4
 80059ae:	d30c      	bcc.n	80059ca <__copybits+0x36>
 80059b0:	1aa3      	subs	r3, r4, r2
 80059b2:	3b11      	subs	r3, #17
 80059b4:	f023 0303 	bic.w	r3, r3, #3
 80059b8:	3211      	adds	r2, #17
 80059ba:	42a2      	cmp	r2, r4
 80059bc:	bf88      	it	hi
 80059be:	2300      	movhi	r3, #0
 80059c0:	4418      	add	r0, r3
 80059c2:	2300      	movs	r3, #0
 80059c4:	4288      	cmp	r0, r1
 80059c6:	d305      	bcc.n	80059d4 <__copybits+0x40>
 80059c8:	bd70      	pop	{r4, r5, r6, pc}
 80059ca:	f853 6b04 	ldr.w	r6, [r3], #4
 80059ce:	f845 6f04 	str.w	r6, [r5, #4]!
 80059d2:	e7eb      	b.n	80059ac <__copybits+0x18>
 80059d4:	f840 3b04 	str.w	r3, [r0], #4
 80059d8:	e7f4      	b.n	80059c4 <__copybits+0x30>

080059da <__any_on>:
 80059da:	f100 0214 	add.w	r2, r0, #20
 80059de:	6900      	ldr	r0, [r0, #16]
 80059e0:	114b      	asrs	r3, r1, #5
 80059e2:	4298      	cmp	r0, r3
 80059e4:	b510      	push	{r4, lr}
 80059e6:	db11      	blt.n	8005a0c <__any_on+0x32>
 80059e8:	dd0a      	ble.n	8005a00 <__any_on+0x26>
 80059ea:	f011 011f 	ands.w	r1, r1, #31
 80059ee:	d007      	beq.n	8005a00 <__any_on+0x26>
 80059f0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80059f4:	fa24 f001 	lsr.w	r0, r4, r1
 80059f8:	fa00 f101 	lsl.w	r1, r0, r1
 80059fc:	428c      	cmp	r4, r1
 80059fe:	d10b      	bne.n	8005a18 <__any_on+0x3e>
 8005a00:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d803      	bhi.n	8005a10 <__any_on+0x36>
 8005a08:	2000      	movs	r0, #0
 8005a0a:	bd10      	pop	{r4, pc}
 8005a0c:	4603      	mov	r3, r0
 8005a0e:	e7f7      	b.n	8005a00 <__any_on+0x26>
 8005a10:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005a14:	2900      	cmp	r1, #0
 8005a16:	d0f5      	beq.n	8005a04 <__any_on+0x2a>
 8005a18:	2001      	movs	r0, #1
 8005a1a:	e7f6      	b.n	8005a0a <__any_on+0x30>

08005a1c <sulp>:
 8005a1c:	b570      	push	{r4, r5, r6, lr}
 8005a1e:	4604      	mov	r4, r0
 8005a20:	460d      	mov	r5, r1
 8005a22:	ec45 4b10 	vmov	d0, r4, r5
 8005a26:	4616      	mov	r6, r2
 8005a28:	f7ff feba 	bl	80057a0 <__ulp>
 8005a2c:	ec51 0b10 	vmov	r0, r1, d0
 8005a30:	b17e      	cbz	r6, 8005a52 <sulp+0x36>
 8005a32:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8005a36:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	dd09      	ble.n	8005a52 <sulp+0x36>
 8005a3e:	051b      	lsls	r3, r3, #20
 8005a40:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8005a44:	2400      	movs	r4, #0
 8005a46:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8005a4a:	4622      	mov	r2, r4
 8005a4c:	462b      	mov	r3, r5
 8005a4e:	f7fa fddb 	bl	8000608 <__aeabi_dmul>
 8005a52:	ec41 0b10 	vmov	d0, r0, r1
 8005a56:	bd70      	pop	{r4, r5, r6, pc}

08005a58 <_strtod_l>:
 8005a58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a5c:	b09f      	sub	sp, #124	@ 0x7c
 8005a5e:	460c      	mov	r4, r1
 8005a60:	9217      	str	r2, [sp, #92]	@ 0x5c
 8005a62:	2200      	movs	r2, #0
 8005a64:	921a      	str	r2, [sp, #104]	@ 0x68
 8005a66:	9005      	str	r0, [sp, #20]
 8005a68:	f04f 0a00 	mov.w	sl, #0
 8005a6c:	f04f 0b00 	mov.w	fp, #0
 8005a70:	460a      	mov	r2, r1
 8005a72:	9219      	str	r2, [sp, #100]	@ 0x64
 8005a74:	7811      	ldrb	r1, [r2, #0]
 8005a76:	292b      	cmp	r1, #43	@ 0x2b
 8005a78:	d04a      	beq.n	8005b10 <_strtod_l+0xb8>
 8005a7a:	d838      	bhi.n	8005aee <_strtod_l+0x96>
 8005a7c:	290d      	cmp	r1, #13
 8005a7e:	d832      	bhi.n	8005ae6 <_strtod_l+0x8e>
 8005a80:	2908      	cmp	r1, #8
 8005a82:	d832      	bhi.n	8005aea <_strtod_l+0x92>
 8005a84:	2900      	cmp	r1, #0
 8005a86:	d03b      	beq.n	8005b00 <_strtod_l+0xa8>
 8005a88:	2200      	movs	r2, #0
 8005a8a:	920b      	str	r2, [sp, #44]	@ 0x2c
 8005a8c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8005a8e:	782a      	ldrb	r2, [r5, #0]
 8005a90:	2a30      	cmp	r2, #48	@ 0x30
 8005a92:	f040 80b3 	bne.w	8005bfc <_strtod_l+0x1a4>
 8005a96:	786a      	ldrb	r2, [r5, #1]
 8005a98:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005a9c:	2a58      	cmp	r2, #88	@ 0x58
 8005a9e:	d16e      	bne.n	8005b7e <_strtod_l+0x126>
 8005aa0:	9302      	str	r3, [sp, #8]
 8005aa2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005aa4:	9301      	str	r3, [sp, #4]
 8005aa6:	ab1a      	add	r3, sp, #104	@ 0x68
 8005aa8:	9300      	str	r3, [sp, #0]
 8005aaa:	4a8e      	ldr	r2, [pc, #568]	@ (8005ce4 <_strtod_l+0x28c>)
 8005aac:	9805      	ldr	r0, [sp, #20]
 8005aae:	ab1b      	add	r3, sp, #108	@ 0x6c
 8005ab0:	a919      	add	r1, sp, #100	@ 0x64
 8005ab2:	f001 faff 	bl	80070b4 <__gethex>
 8005ab6:	f010 060f 	ands.w	r6, r0, #15
 8005aba:	4604      	mov	r4, r0
 8005abc:	d005      	beq.n	8005aca <_strtod_l+0x72>
 8005abe:	2e06      	cmp	r6, #6
 8005ac0:	d128      	bne.n	8005b14 <_strtod_l+0xbc>
 8005ac2:	3501      	adds	r5, #1
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	9519      	str	r5, [sp, #100]	@ 0x64
 8005ac8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005aca:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	f040 858e 	bne.w	80065ee <_strtod_l+0xb96>
 8005ad2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005ad4:	b1cb      	cbz	r3, 8005b0a <_strtod_l+0xb2>
 8005ad6:	4652      	mov	r2, sl
 8005ad8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8005adc:	ec43 2b10 	vmov	d0, r2, r3
 8005ae0:	b01f      	add	sp, #124	@ 0x7c
 8005ae2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ae6:	2920      	cmp	r1, #32
 8005ae8:	d1ce      	bne.n	8005a88 <_strtod_l+0x30>
 8005aea:	3201      	adds	r2, #1
 8005aec:	e7c1      	b.n	8005a72 <_strtod_l+0x1a>
 8005aee:	292d      	cmp	r1, #45	@ 0x2d
 8005af0:	d1ca      	bne.n	8005a88 <_strtod_l+0x30>
 8005af2:	2101      	movs	r1, #1
 8005af4:	910b      	str	r1, [sp, #44]	@ 0x2c
 8005af6:	1c51      	adds	r1, r2, #1
 8005af8:	9119      	str	r1, [sp, #100]	@ 0x64
 8005afa:	7852      	ldrb	r2, [r2, #1]
 8005afc:	2a00      	cmp	r2, #0
 8005afe:	d1c5      	bne.n	8005a8c <_strtod_l+0x34>
 8005b00:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005b02:	9419      	str	r4, [sp, #100]	@ 0x64
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	f040 8570 	bne.w	80065ea <_strtod_l+0xb92>
 8005b0a:	4652      	mov	r2, sl
 8005b0c:	465b      	mov	r3, fp
 8005b0e:	e7e5      	b.n	8005adc <_strtod_l+0x84>
 8005b10:	2100      	movs	r1, #0
 8005b12:	e7ef      	b.n	8005af4 <_strtod_l+0x9c>
 8005b14:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8005b16:	b13a      	cbz	r2, 8005b28 <_strtod_l+0xd0>
 8005b18:	2135      	movs	r1, #53	@ 0x35
 8005b1a:	a81c      	add	r0, sp, #112	@ 0x70
 8005b1c:	f7ff ff3a 	bl	8005994 <__copybits>
 8005b20:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005b22:	9805      	ldr	r0, [sp, #20]
 8005b24:	f7ff fb08 	bl	8005138 <_Bfree>
 8005b28:	3e01      	subs	r6, #1
 8005b2a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8005b2c:	2e04      	cmp	r6, #4
 8005b2e:	d806      	bhi.n	8005b3e <_strtod_l+0xe6>
 8005b30:	e8df f006 	tbb	[pc, r6]
 8005b34:	201d0314 	.word	0x201d0314
 8005b38:	14          	.byte	0x14
 8005b39:	00          	.byte	0x00
 8005b3a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8005b3e:	05e1      	lsls	r1, r4, #23
 8005b40:	bf48      	it	mi
 8005b42:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8005b46:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005b4a:	0d1b      	lsrs	r3, r3, #20
 8005b4c:	051b      	lsls	r3, r3, #20
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d1bb      	bne.n	8005aca <_strtod_l+0x72>
 8005b52:	f7fe fb2f 	bl	80041b4 <__errno>
 8005b56:	2322      	movs	r3, #34	@ 0x22
 8005b58:	6003      	str	r3, [r0, #0]
 8005b5a:	e7b6      	b.n	8005aca <_strtod_l+0x72>
 8005b5c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8005b60:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8005b64:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005b68:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8005b6c:	e7e7      	b.n	8005b3e <_strtod_l+0xe6>
 8005b6e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8005cec <_strtod_l+0x294>
 8005b72:	e7e4      	b.n	8005b3e <_strtod_l+0xe6>
 8005b74:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8005b78:	f04f 3aff 	mov.w	sl, #4294967295
 8005b7c:	e7df      	b.n	8005b3e <_strtod_l+0xe6>
 8005b7e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005b80:	1c5a      	adds	r2, r3, #1
 8005b82:	9219      	str	r2, [sp, #100]	@ 0x64
 8005b84:	785b      	ldrb	r3, [r3, #1]
 8005b86:	2b30      	cmp	r3, #48	@ 0x30
 8005b88:	d0f9      	beq.n	8005b7e <_strtod_l+0x126>
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d09d      	beq.n	8005aca <_strtod_l+0x72>
 8005b8e:	2301      	movs	r3, #1
 8005b90:	9309      	str	r3, [sp, #36]	@ 0x24
 8005b92:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005b94:	930c      	str	r3, [sp, #48]	@ 0x30
 8005b96:	2300      	movs	r3, #0
 8005b98:	9308      	str	r3, [sp, #32]
 8005b9a:	930a      	str	r3, [sp, #40]	@ 0x28
 8005b9c:	461f      	mov	r7, r3
 8005b9e:	220a      	movs	r2, #10
 8005ba0:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8005ba2:	7805      	ldrb	r5, [r0, #0]
 8005ba4:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8005ba8:	b2d9      	uxtb	r1, r3
 8005baa:	2909      	cmp	r1, #9
 8005bac:	d928      	bls.n	8005c00 <_strtod_l+0x1a8>
 8005bae:	494e      	ldr	r1, [pc, #312]	@ (8005ce8 <_strtod_l+0x290>)
 8005bb0:	2201      	movs	r2, #1
 8005bb2:	f001 f9ab 	bl	8006f0c <strncmp>
 8005bb6:	2800      	cmp	r0, #0
 8005bb8:	d032      	beq.n	8005c20 <_strtod_l+0x1c8>
 8005bba:	2000      	movs	r0, #0
 8005bbc:	462a      	mov	r2, r5
 8005bbe:	4681      	mov	r9, r0
 8005bc0:	463d      	mov	r5, r7
 8005bc2:	4603      	mov	r3, r0
 8005bc4:	2a65      	cmp	r2, #101	@ 0x65
 8005bc6:	d001      	beq.n	8005bcc <_strtod_l+0x174>
 8005bc8:	2a45      	cmp	r2, #69	@ 0x45
 8005bca:	d114      	bne.n	8005bf6 <_strtod_l+0x19e>
 8005bcc:	b91d      	cbnz	r5, 8005bd6 <_strtod_l+0x17e>
 8005bce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005bd0:	4302      	orrs	r2, r0
 8005bd2:	d095      	beq.n	8005b00 <_strtod_l+0xa8>
 8005bd4:	2500      	movs	r5, #0
 8005bd6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8005bd8:	1c62      	adds	r2, r4, #1
 8005bda:	9219      	str	r2, [sp, #100]	@ 0x64
 8005bdc:	7862      	ldrb	r2, [r4, #1]
 8005bde:	2a2b      	cmp	r2, #43	@ 0x2b
 8005be0:	d077      	beq.n	8005cd2 <_strtod_l+0x27a>
 8005be2:	2a2d      	cmp	r2, #45	@ 0x2d
 8005be4:	d07b      	beq.n	8005cde <_strtod_l+0x286>
 8005be6:	f04f 0c00 	mov.w	ip, #0
 8005bea:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8005bee:	2909      	cmp	r1, #9
 8005bf0:	f240 8082 	bls.w	8005cf8 <_strtod_l+0x2a0>
 8005bf4:	9419      	str	r4, [sp, #100]	@ 0x64
 8005bf6:	f04f 0800 	mov.w	r8, #0
 8005bfa:	e0a2      	b.n	8005d42 <_strtod_l+0x2ea>
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	e7c7      	b.n	8005b90 <_strtod_l+0x138>
 8005c00:	2f08      	cmp	r7, #8
 8005c02:	bfd5      	itete	le
 8005c04:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8005c06:	9908      	ldrgt	r1, [sp, #32]
 8005c08:	fb02 3301 	mlale	r3, r2, r1, r3
 8005c0c:	fb02 3301 	mlagt	r3, r2, r1, r3
 8005c10:	f100 0001 	add.w	r0, r0, #1
 8005c14:	bfd4      	ite	le
 8005c16:	930a      	strle	r3, [sp, #40]	@ 0x28
 8005c18:	9308      	strgt	r3, [sp, #32]
 8005c1a:	3701      	adds	r7, #1
 8005c1c:	9019      	str	r0, [sp, #100]	@ 0x64
 8005c1e:	e7bf      	b.n	8005ba0 <_strtod_l+0x148>
 8005c20:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005c22:	1c5a      	adds	r2, r3, #1
 8005c24:	9219      	str	r2, [sp, #100]	@ 0x64
 8005c26:	785a      	ldrb	r2, [r3, #1]
 8005c28:	b37f      	cbz	r7, 8005c8a <_strtod_l+0x232>
 8005c2a:	4681      	mov	r9, r0
 8005c2c:	463d      	mov	r5, r7
 8005c2e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8005c32:	2b09      	cmp	r3, #9
 8005c34:	d912      	bls.n	8005c5c <_strtod_l+0x204>
 8005c36:	2301      	movs	r3, #1
 8005c38:	e7c4      	b.n	8005bc4 <_strtod_l+0x16c>
 8005c3a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005c3c:	1c5a      	adds	r2, r3, #1
 8005c3e:	9219      	str	r2, [sp, #100]	@ 0x64
 8005c40:	785a      	ldrb	r2, [r3, #1]
 8005c42:	3001      	adds	r0, #1
 8005c44:	2a30      	cmp	r2, #48	@ 0x30
 8005c46:	d0f8      	beq.n	8005c3a <_strtod_l+0x1e2>
 8005c48:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8005c4c:	2b08      	cmp	r3, #8
 8005c4e:	f200 84d3 	bhi.w	80065f8 <_strtod_l+0xba0>
 8005c52:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005c54:	930c      	str	r3, [sp, #48]	@ 0x30
 8005c56:	4681      	mov	r9, r0
 8005c58:	2000      	movs	r0, #0
 8005c5a:	4605      	mov	r5, r0
 8005c5c:	3a30      	subs	r2, #48	@ 0x30
 8005c5e:	f100 0301 	add.w	r3, r0, #1
 8005c62:	d02a      	beq.n	8005cba <_strtod_l+0x262>
 8005c64:	4499      	add	r9, r3
 8005c66:	eb00 0c05 	add.w	ip, r0, r5
 8005c6a:	462b      	mov	r3, r5
 8005c6c:	210a      	movs	r1, #10
 8005c6e:	4563      	cmp	r3, ip
 8005c70:	d10d      	bne.n	8005c8e <_strtod_l+0x236>
 8005c72:	1c69      	adds	r1, r5, #1
 8005c74:	4401      	add	r1, r0
 8005c76:	4428      	add	r0, r5
 8005c78:	2808      	cmp	r0, #8
 8005c7a:	dc16      	bgt.n	8005caa <_strtod_l+0x252>
 8005c7c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005c7e:	230a      	movs	r3, #10
 8005c80:	fb03 2300 	mla	r3, r3, r0, r2
 8005c84:	930a      	str	r3, [sp, #40]	@ 0x28
 8005c86:	2300      	movs	r3, #0
 8005c88:	e018      	b.n	8005cbc <_strtod_l+0x264>
 8005c8a:	4638      	mov	r0, r7
 8005c8c:	e7da      	b.n	8005c44 <_strtod_l+0x1ec>
 8005c8e:	2b08      	cmp	r3, #8
 8005c90:	f103 0301 	add.w	r3, r3, #1
 8005c94:	dc03      	bgt.n	8005c9e <_strtod_l+0x246>
 8005c96:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8005c98:	434e      	muls	r6, r1
 8005c9a:	960a      	str	r6, [sp, #40]	@ 0x28
 8005c9c:	e7e7      	b.n	8005c6e <_strtod_l+0x216>
 8005c9e:	2b10      	cmp	r3, #16
 8005ca0:	bfde      	ittt	le
 8005ca2:	9e08      	ldrle	r6, [sp, #32]
 8005ca4:	434e      	mulle	r6, r1
 8005ca6:	9608      	strle	r6, [sp, #32]
 8005ca8:	e7e1      	b.n	8005c6e <_strtod_l+0x216>
 8005caa:	280f      	cmp	r0, #15
 8005cac:	dceb      	bgt.n	8005c86 <_strtod_l+0x22e>
 8005cae:	9808      	ldr	r0, [sp, #32]
 8005cb0:	230a      	movs	r3, #10
 8005cb2:	fb03 2300 	mla	r3, r3, r0, r2
 8005cb6:	9308      	str	r3, [sp, #32]
 8005cb8:	e7e5      	b.n	8005c86 <_strtod_l+0x22e>
 8005cba:	4629      	mov	r1, r5
 8005cbc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005cbe:	1c50      	adds	r0, r2, #1
 8005cc0:	9019      	str	r0, [sp, #100]	@ 0x64
 8005cc2:	7852      	ldrb	r2, [r2, #1]
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	460d      	mov	r5, r1
 8005cc8:	e7b1      	b.n	8005c2e <_strtod_l+0x1d6>
 8005cca:	f04f 0900 	mov.w	r9, #0
 8005cce:	2301      	movs	r3, #1
 8005cd0:	e77d      	b.n	8005bce <_strtod_l+0x176>
 8005cd2:	f04f 0c00 	mov.w	ip, #0
 8005cd6:	1ca2      	adds	r2, r4, #2
 8005cd8:	9219      	str	r2, [sp, #100]	@ 0x64
 8005cda:	78a2      	ldrb	r2, [r4, #2]
 8005cdc:	e785      	b.n	8005bea <_strtod_l+0x192>
 8005cde:	f04f 0c01 	mov.w	ip, #1
 8005ce2:	e7f8      	b.n	8005cd6 <_strtod_l+0x27e>
 8005ce4:	08007b58 	.word	0x08007b58
 8005ce8:	08007b40 	.word	0x08007b40
 8005cec:	7ff00000 	.word	0x7ff00000
 8005cf0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005cf2:	1c51      	adds	r1, r2, #1
 8005cf4:	9119      	str	r1, [sp, #100]	@ 0x64
 8005cf6:	7852      	ldrb	r2, [r2, #1]
 8005cf8:	2a30      	cmp	r2, #48	@ 0x30
 8005cfa:	d0f9      	beq.n	8005cf0 <_strtod_l+0x298>
 8005cfc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8005d00:	2908      	cmp	r1, #8
 8005d02:	f63f af78 	bhi.w	8005bf6 <_strtod_l+0x19e>
 8005d06:	3a30      	subs	r2, #48	@ 0x30
 8005d08:	920e      	str	r2, [sp, #56]	@ 0x38
 8005d0a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005d0c:	920f      	str	r2, [sp, #60]	@ 0x3c
 8005d0e:	f04f 080a 	mov.w	r8, #10
 8005d12:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005d14:	1c56      	adds	r6, r2, #1
 8005d16:	9619      	str	r6, [sp, #100]	@ 0x64
 8005d18:	7852      	ldrb	r2, [r2, #1]
 8005d1a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8005d1e:	f1be 0f09 	cmp.w	lr, #9
 8005d22:	d939      	bls.n	8005d98 <_strtod_l+0x340>
 8005d24:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005d26:	1a76      	subs	r6, r6, r1
 8005d28:	2e08      	cmp	r6, #8
 8005d2a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8005d2e:	dc03      	bgt.n	8005d38 <_strtod_l+0x2e0>
 8005d30:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8005d32:	4588      	cmp	r8, r1
 8005d34:	bfa8      	it	ge
 8005d36:	4688      	movge	r8, r1
 8005d38:	f1bc 0f00 	cmp.w	ip, #0
 8005d3c:	d001      	beq.n	8005d42 <_strtod_l+0x2ea>
 8005d3e:	f1c8 0800 	rsb	r8, r8, #0
 8005d42:	2d00      	cmp	r5, #0
 8005d44:	d14e      	bne.n	8005de4 <_strtod_l+0x38c>
 8005d46:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005d48:	4308      	orrs	r0, r1
 8005d4a:	f47f aebe 	bne.w	8005aca <_strtod_l+0x72>
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	f47f aed6 	bne.w	8005b00 <_strtod_l+0xa8>
 8005d54:	2a69      	cmp	r2, #105	@ 0x69
 8005d56:	d028      	beq.n	8005daa <_strtod_l+0x352>
 8005d58:	dc25      	bgt.n	8005da6 <_strtod_l+0x34e>
 8005d5a:	2a49      	cmp	r2, #73	@ 0x49
 8005d5c:	d025      	beq.n	8005daa <_strtod_l+0x352>
 8005d5e:	2a4e      	cmp	r2, #78	@ 0x4e
 8005d60:	f47f aece 	bne.w	8005b00 <_strtod_l+0xa8>
 8005d64:	499b      	ldr	r1, [pc, #620]	@ (8005fd4 <_strtod_l+0x57c>)
 8005d66:	a819      	add	r0, sp, #100	@ 0x64
 8005d68:	f001 fbc6 	bl	80074f8 <__match>
 8005d6c:	2800      	cmp	r0, #0
 8005d6e:	f43f aec7 	beq.w	8005b00 <_strtod_l+0xa8>
 8005d72:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005d74:	781b      	ldrb	r3, [r3, #0]
 8005d76:	2b28      	cmp	r3, #40	@ 0x28
 8005d78:	d12e      	bne.n	8005dd8 <_strtod_l+0x380>
 8005d7a:	4997      	ldr	r1, [pc, #604]	@ (8005fd8 <_strtod_l+0x580>)
 8005d7c:	aa1c      	add	r2, sp, #112	@ 0x70
 8005d7e:	a819      	add	r0, sp, #100	@ 0x64
 8005d80:	f001 fbce 	bl	8007520 <__hexnan>
 8005d84:	2805      	cmp	r0, #5
 8005d86:	d127      	bne.n	8005dd8 <_strtod_l+0x380>
 8005d88:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005d8a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8005d8e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8005d92:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8005d96:	e698      	b.n	8005aca <_strtod_l+0x72>
 8005d98:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8005d9a:	fb08 2101 	mla	r1, r8, r1, r2
 8005d9e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8005da2:	920e      	str	r2, [sp, #56]	@ 0x38
 8005da4:	e7b5      	b.n	8005d12 <_strtod_l+0x2ba>
 8005da6:	2a6e      	cmp	r2, #110	@ 0x6e
 8005da8:	e7da      	b.n	8005d60 <_strtod_l+0x308>
 8005daa:	498c      	ldr	r1, [pc, #560]	@ (8005fdc <_strtod_l+0x584>)
 8005dac:	a819      	add	r0, sp, #100	@ 0x64
 8005dae:	f001 fba3 	bl	80074f8 <__match>
 8005db2:	2800      	cmp	r0, #0
 8005db4:	f43f aea4 	beq.w	8005b00 <_strtod_l+0xa8>
 8005db8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005dba:	4989      	ldr	r1, [pc, #548]	@ (8005fe0 <_strtod_l+0x588>)
 8005dbc:	3b01      	subs	r3, #1
 8005dbe:	a819      	add	r0, sp, #100	@ 0x64
 8005dc0:	9319      	str	r3, [sp, #100]	@ 0x64
 8005dc2:	f001 fb99 	bl	80074f8 <__match>
 8005dc6:	b910      	cbnz	r0, 8005dce <_strtod_l+0x376>
 8005dc8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005dca:	3301      	adds	r3, #1
 8005dcc:	9319      	str	r3, [sp, #100]	@ 0x64
 8005dce:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8005ff0 <_strtod_l+0x598>
 8005dd2:	f04f 0a00 	mov.w	sl, #0
 8005dd6:	e678      	b.n	8005aca <_strtod_l+0x72>
 8005dd8:	4882      	ldr	r0, [pc, #520]	@ (8005fe4 <_strtod_l+0x58c>)
 8005dda:	f001 f8c9 	bl	8006f70 <nan>
 8005dde:	ec5b ab10 	vmov	sl, fp, d0
 8005de2:	e672      	b.n	8005aca <_strtod_l+0x72>
 8005de4:	eba8 0309 	sub.w	r3, r8, r9
 8005de8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005dea:	9309      	str	r3, [sp, #36]	@ 0x24
 8005dec:	2f00      	cmp	r7, #0
 8005dee:	bf08      	it	eq
 8005df0:	462f      	moveq	r7, r5
 8005df2:	2d10      	cmp	r5, #16
 8005df4:	462c      	mov	r4, r5
 8005df6:	bfa8      	it	ge
 8005df8:	2410      	movge	r4, #16
 8005dfa:	f7fa fb8b 	bl	8000514 <__aeabi_ui2d>
 8005dfe:	2d09      	cmp	r5, #9
 8005e00:	4682      	mov	sl, r0
 8005e02:	468b      	mov	fp, r1
 8005e04:	dc13      	bgt.n	8005e2e <_strtod_l+0x3d6>
 8005e06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	f43f ae5e 	beq.w	8005aca <_strtod_l+0x72>
 8005e0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e10:	dd78      	ble.n	8005f04 <_strtod_l+0x4ac>
 8005e12:	2b16      	cmp	r3, #22
 8005e14:	dc5f      	bgt.n	8005ed6 <_strtod_l+0x47e>
 8005e16:	4974      	ldr	r1, [pc, #464]	@ (8005fe8 <_strtod_l+0x590>)
 8005e18:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005e1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005e20:	4652      	mov	r2, sl
 8005e22:	465b      	mov	r3, fp
 8005e24:	f7fa fbf0 	bl	8000608 <__aeabi_dmul>
 8005e28:	4682      	mov	sl, r0
 8005e2a:	468b      	mov	fp, r1
 8005e2c:	e64d      	b.n	8005aca <_strtod_l+0x72>
 8005e2e:	4b6e      	ldr	r3, [pc, #440]	@ (8005fe8 <_strtod_l+0x590>)
 8005e30:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005e34:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8005e38:	f7fa fbe6 	bl	8000608 <__aeabi_dmul>
 8005e3c:	4682      	mov	sl, r0
 8005e3e:	9808      	ldr	r0, [sp, #32]
 8005e40:	468b      	mov	fp, r1
 8005e42:	f7fa fb67 	bl	8000514 <__aeabi_ui2d>
 8005e46:	4602      	mov	r2, r0
 8005e48:	460b      	mov	r3, r1
 8005e4a:	4650      	mov	r0, sl
 8005e4c:	4659      	mov	r1, fp
 8005e4e:	f7fa fa25 	bl	800029c <__adddf3>
 8005e52:	2d0f      	cmp	r5, #15
 8005e54:	4682      	mov	sl, r0
 8005e56:	468b      	mov	fp, r1
 8005e58:	ddd5      	ble.n	8005e06 <_strtod_l+0x3ae>
 8005e5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e5c:	1b2c      	subs	r4, r5, r4
 8005e5e:	441c      	add	r4, r3
 8005e60:	2c00      	cmp	r4, #0
 8005e62:	f340 8096 	ble.w	8005f92 <_strtod_l+0x53a>
 8005e66:	f014 030f 	ands.w	r3, r4, #15
 8005e6a:	d00a      	beq.n	8005e82 <_strtod_l+0x42a>
 8005e6c:	495e      	ldr	r1, [pc, #376]	@ (8005fe8 <_strtod_l+0x590>)
 8005e6e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005e72:	4652      	mov	r2, sl
 8005e74:	465b      	mov	r3, fp
 8005e76:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005e7a:	f7fa fbc5 	bl	8000608 <__aeabi_dmul>
 8005e7e:	4682      	mov	sl, r0
 8005e80:	468b      	mov	fp, r1
 8005e82:	f034 040f 	bics.w	r4, r4, #15
 8005e86:	d073      	beq.n	8005f70 <_strtod_l+0x518>
 8005e88:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8005e8c:	dd48      	ble.n	8005f20 <_strtod_l+0x4c8>
 8005e8e:	2400      	movs	r4, #0
 8005e90:	46a0      	mov	r8, r4
 8005e92:	940a      	str	r4, [sp, #40]	@ 0x28
 8005e94:	46a1      	mov	r9, r4
 8005e96:	9a05      	ldr	r2, [sp, #20]
 8005e98:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8005ff0 <_strtod_l+0x598>
 8005e9c:	2322      	movs	r3, #34	@ 0x22
 8005e9e:	6013      	str	r3, [r2, #0]
 8005ea0:	f04f 0a00 	mov.w	sl, #0
 8005ea4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	f43f ae0f 	beq.w	8005aca <_strtod_l+0x72>
 8005eac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005eae:	9805      	ldr	r0, [sp, #20]
 8005eb0:	f7ff f942 	bl	8005138 <_Bfree>
 8005eb4:	9805      	ldr	r0, [sp, #20]
 8005eb6:	4649      	mov	r1, r9
 8005eb8:	f7ff f93e 	bl	8005138 <_Bfree>
 8005ebc:	9805      	ldr	r0, [sp, #20]
 8005ebe:	4641      	mov	r1, r8
 8005ec0:	f7ff f93a 	bl	8005138 <_Bfree>
 8005ec4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005ec6:	9805      	ldr	r0, [sp, #20]
 8005ec8:	f7ff f936 	bl	8005138 <_Bfree>
 8005ecc:	9805      	ldr	r0, [sp, #20]
 8005ece:	4621      	mov	r1, r4
 8005ed0:	f7ff f932 	bl	8005138 <_Bfree>
 8005ed4:	e5f9      	b.n	8005aca <_strtod_l+0x72>
 8005ed6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005ed8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8005edc:	4293      	cmp	r3, r2
 8005ede:	dbbc      	blt.n	8005e5a <_strtod_l+0x402>
 8005ee0:	4c41      	ldr	r4, [pc, #260]	@ (8005fe8 <_strtod_l+0x590>)
 8005ee2:	f1c5 050f 	rsb	r5, r5, #15
 8005ee6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8005eea:	4652      	mov	r2, sl
 8005eec:	465b      	mov	r3, fp
 8005eee:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005ef2:	f7fa fb89 	bl	8000608 <__aeabi_dmul>
 8005ef6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ef8:	1b5d      	subs	r5, r3, r5
 8005efa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8005efe:	e9d4 2300 	ldrd	r2, r3, [r4]
 8005f02:	e78f      	b.n	8005e24 <_strtod_l+0x3cc>
 8005f04:	3316      	adds	r3, #22
 8005f06:	dba8      	blt.n	8005e5a <_strtod_l+0x402>
 8005f08:	4b37      	ldr	r3, [pc, #220]	@ (8005fe8 <_strtod_l+0x590>)
 8005f0a:	eba9 0808 	sub.w	r8, r9, r8
 8005f0e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8005f12:	e9d8 2300 	ldrd	r2, r3, [r8]
 8005f16:	4650      	mov	r0, sl
 8005f18:	4659      	mov	r1, fp
 8005f1a:	f7fa fc9f 	bl	800085c <__aeabi_ddiv>
 8005f1e:	e783      	b.n	8005e28 <_strtod_l+0x3d0>
 8005f20:	4b32      	ldr	r3, [pc, #200]	@ (8005fec <_strtod_l+0x594>)
 8005f22:	9308      	str	r3, [sp, #32]
 8005f24:	2300      	movs	r3, #0
 8005f26:	1124      	asrs	r4, r4, #4
 8005f28:	4650      	mov	r0, sl
 8005f2a:	4659      	mov	r1, fp
 8005f2c:	461e      	mov	r6, r3
 8005f2e:	2c01      	cmp	r4, #1
 8005f30:	dc21      	bgt.n	8005f76 <_strtod_l+0x51e>
 8005f32:	b10b      	cbz	r3, 8005f38 <_strtod_l+0x4e0>
 8005f34:	4682      	mov	sl, r0
 8005f36:	468b      	mov	fp, r1
 8005f38:	492c      	ldr	r1, [pc, #176]	@ (8005fec <_strtod_l+0x594>)
 8005f3a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8005f3e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8005f42:	4652      	mov	r2, sl
 8005f44:	465b      	mov	r3, fp
 8005f46:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005f4a:	f7fa fb5d 	bl	8000608 <__aeabi_dmul>
 8005f4e:	4b28      	ldr	r3, [pc, #160]	@ (8005ff0 <_strtod_l+0x598>)
 8005f50:	460a      	mov	r2, r1
 8005f52:	400b      	ands	r3, r1
 8005f54:	4927      	ldr	r1, [pc, #156]	@ (8005ff4 <_strtod_l+0x59c>)
 8005f56:	428b      	cmp	r3, r1
 8005f58:	4682      	mov	sl, r0
 8005f5a:	d898      	bhi.n	8005e8e <_strtod_l+0x436>
 8005f5c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8005f60:	428b      	cmp	r3, r1
 8005f62:	bf86      	itte	hi
 8005f64:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8005ff8 <_strtod_l+0x5a0>
 8005f68:	f04f 3aff 	movhi.w	sl, #4294967295
 8005f6c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8005f70:	2300      	movs	r3, #0
 8005f72:	9308      	str	r3, [sp, #32]
 8005f74:	e07a      	b.n	800606c <_strtod_l+0x614>
 8005f76:	07e2      	lsls	r2, r4, #31
 8005f78:	d505      	bpl.n	8005f86 <_strtod_l+0x52e>
 8005f7a:	9b08      	ldr	r3, [sp, #32]
 8005f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f80:	f7fa fb42 	bl	8000608 <__aeabi_dmul>
 8005f84:	2301      	movs	r3, #1
 8005f86:	9a08      	ldr	r2, [sp, #32]
 8005f88:	3208      	adds	r2, #8
 8005f8a:	3601      	adds	r6, #1
 8005f8c:	1064      	asrs	r4, r4, #1
 8005f8e:	9208      	str	r2, [sp, #32]
 8005f90:	e7cd      	b.n	8005f2e <_strtod_l+0x4d6>
 8005f92:	d0ed      	beq.n	8005f70 <_strtod_l+0x518>
 8005f94:	4264      	negs	r4, r4
 8005f96:	f014 020f 	ands.w	r2, r4, #15
 8005f9a:	d00a      	beq.n	8005fb2 <_strtod_l+0x55a>
 8005f9c:	4b12      	ldr	r3, [pc, #72]	@ (8005fe8 <_strtod_l+0x590>)
 8005f9e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005fa2:	4650      	mov	r0, sl
 8005fa4:	4659      	mov	r1, fp
 8005fa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005faa:	f7fa fc57 	bl	800085c <__aeabi_ddiv>
 8005fae:	4682      	mov	sl, r0
 8005fb0:	468b      	mov	fp, r1
 8005fb2:	1124      	asrs	r4, r4, #4
 8005fb4:	d0dc      	beq.n	8005f70 <_strtod_l+0x518>
 8005fb6:	2c1f      	cmp	r4, #31
 8005fb8:	dd20      	ble.n	8005ffc <_strtod_l+0x5a4>
 8005fba:	2400      	movs	r4, #0
 8005fbc:	46a0      	mov	r8, r4
 8005fbe:	940a      	str	r4, [sp, #40]	@ 0x28
 8005fc0:	46a1      	mov	r9, r4
 8005fc2:	9a05      	ldr	r2, [sp, #20]
 8005fc4:	2322      	movs	r3, #34	@ 0x22
 8005fc6:	f04f 0a00 	mov.w	sl, #0
 8005fca:	f04f 0b00 	mov.w	fp, #0
 8005fce:	6013      	str	r3, [r2, #0]
 8005fd0:	e768      	b.n	8005ea4 <_strtod_l+0x44c>
 8005fd2:	bf00      	nop
 8005fd4:	0800792d 	.word	0x0800792d
 8005fd8:	08007b44 	.word	0x08007b44
 8005fdc:	08007925 	.word	0x08007925
 8005fe0:	0800795c 	.word	0x0800795c
 8005fe4:	08007ced 	.word	0x08007ced
 8005fe8:	08007a78 	.word	0x08007a78
 8005fec:	08007a50 	.word	0x08007a50
 8005ff0:	7ff00000 	.word	0x7ff00000
 8005ff4:	7ca00000 	.word	0x7ca00000
 8005ff8:	7fefffff 	.word	0x7fefffff
 8005ffc:	f014 0310 	ands.w	r3, r4, #16
 8006000:	bf18      	it	ne
 8006002:	236a      	movne	r3, #106	@ 0x6a
 8006004:	4ea9      	ldr	r6, [pc, #676]	@ (80062ac <_strtod_l+0x854>)
 8006006:	9308      	str	r3, [sp, #32]
 8006008:	4650      	mov	r0, sl
 800600a:	4659      	mov	r1, fp
 800600c:	2300      	movs	r3, #0
 800600e:	07e2      	lsls	r2, r4, #31
 8006010:	d504      	bpl.n	800601c <_strtod_l+0x5c4>
 8006012:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006016:	f7fa faf7 	bl	8000608 <__aeabi_dmul>
 800601a:	2301      	movs	r3, #1
 800601c:	1064      	asrs	r4, r4, #1
 800601e:	f106 0608 	add.w	r6, r6, #8
 8006022:	d1f4      	bne.n	800600e <_strtod_l+0x5b6>
 8006024:	b10b      	cbz	r3, 800602a <_strtod_l+0x5d2>
 8006026:	4682      	mov	sl, r0
 8006028:	468b      	mov	fp, r1
 800602a:	9b08      	ldr	r3, [sp, #32]
 800602c:	b1b3      	cbz	r3, 800605c <_strtod_l+0x604>
 800602e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8006032:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8006036:	2b00      	cmp	r3, #0
 8006038:	4659      	mov	r1, fp
 800603a:	dd0f      	ble.n	800605c <_strtod_l+0x604>
 800603c:	2b1f      	cmp	r3, #31
 800603e:	dd55      	ble.n	80060ec <_strtod_l+0x694>
 8006040:	2b34      	cmp	r3, #52	@ 0x34
 8006042:	bfde      	ittt	le
 8006044:	f04f 33ff 	movle.w	r3, #4294967295
 8006048:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800604c:	4093      	lslle	r3, r2
 800604e:	f04f 0a00 	mov.w	sl, #0
 8006052:	bfcc      	ite	gt
 8006054:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8006058:	ea03 0b01 	andle.w	fp, r3, r1
 800605c:	2200      	movs	r2, #0
 800605e:	2300      	movs	r3, #0
 8006060:	4650      	mov	r0, sl
 8006062:	4659      	mov	r1, fp
 8006064:	f7fa fd38 	bl	8000ad8 <__aeabi_dcmpeq>
 8006068:	2800      	cmp	r0, #0
 800606a:	d1a6      	bne.n	8005fba <_strtod_l+0x562>
 800606c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800606e:	9300      	str	r3, [sp, #0]
 8006070:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006072:	9805      	ldr	r0, [sp, #20]
 8006074:	462b      	mov	r3, r5
 8006076:	463a      	mov	r2, r7
 8006078:	f7ff f8c6 	bl	8005208 <__s2b>
 800607c:	900a      	str	r0, [sp, #40]	@ 0x28
 800607e:	2800      	cmp	r0, #0
 8006080:	f43f af05 	beq.w	8005e8e <_strtod_l+0x436>
 8006084:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006086:	2a00      	cmp	r2, #0
 8006088:	eba9 0308 	sub.w	r3, r9, r8
 800608c:	bfa8      	it	ge
 800608e:	2300      	movge	r3, #0
 8006090:	9312      	str	r3, [sp, #72]	@ 0x48
 8006092:	2400      	movs	r4, #0
 8006094:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006098:	9316      	str	r3, [sp, #88]	@ 0x58
 800609a:	46a0      	mov	r8, r4
 800609c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800609e:	9805      	ldr	r0, [sp, #20]
 80060a0:	6859      	ldr	r1, [r3, #4]
 80060a2:	f7ff f809 	bl	80050b8 <_Balloc>
 80060a6:	4681      	mov	r9, r0
 80060a8:	2800      	cmp	r0, #0
 80060aa:	f43f aef4 	beq.w	8005e96 <_strtod_l+0x43e>
 80060ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80060b0:	691a      	ldr	r2, [r3, #16]
 80060b2:	3202      	adds	r2, #2
 80060b4:	f103 010c 	add.w	r1, r3, #12
 80060b8:	0092      	lsls	r2, r2, #2
 80060ba:	300c      	adds	r0, #12
 80060bc:	f000 ff48 	bl	8006f50 <memcpy>
 80060c0:	ec4b ab10 	vmov	d0, sl, fp
 80060c4:	9805      	ldr	r0, [sp, #20]
 80060c6:	aa1c      	add	r2, sp, #112	@ 0x70
 80060c8:	a91b      	add	r1, sp, #108	@ 0x6c
 80060ca:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80060ce:	f7ff fbd7 	bl	8005880 <__d2b>
 80060d2:	901a      	str	r0, [sp, #104]	@ 0x68
 80060d4:	2800      	cmp	r0, #0
 80060d6:	f43f aede 	beq.w	8005e96 <_strtod_l+0x43e>
 80060da:	9805      	ldr	r0, [sp, #20]
 80060dc:	2101      	movs	r1, #1
 80060de:	f7ff f929 	bl	8005334 <__i2b>
 80060e2:	4680      	mov	r8, r0
 80060e4:	b948      	cbnz	r0, 80060fa <_strtod_l+0x6a2>
 80060e6:	f04f 0800 	mov.w	r8, #0
 80060ea:	e6d4      	b.n	8005e96 <_strtod_l+0x43e>
 80060ec:	f04f 32ff 	mov.w	r2, #4294967295
 80060f0:	fa02 f303 	lsl.w	r3, r2, r3
 80060f4:	ea03 0a0a 	and.w	sl, r3, sl
 80060f8:	e7b0      	b.n	800605c <_strtod_l+0x604>
 80060fa:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80060fc:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80060fe:	2d00      	cmp	r5, #0
 8006100:	bfab      	itete	ge
 8006102:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8006104:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8006106:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8006108:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800610a:	bfac      	ite	ge
 800610c:	18ef      	addge	r7, r5, r3
 800610e:	1b5e      	sublt	r6, r3, r5
 8006110:	9b08      	ldr	r3, [sp, #32]
 8006112:	1aed      	subs	r5, r5, r3
 8006114:	4415      	add	r5, r2
 8006116:	4b66      	ldr	r3, [pc, #408]	@ (80062b0 <_strtod_l+0x858>)
 8006118:	3d01      	subs	r5, #1
 800611a:	429d      	cmp	r5, r3
 800611c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8006120:	da50      	bge.n	80061c4 <_strtod_l+0x76c>
 8006122:	1b5b      	subs	r3, r3, r5
 8006124:	2b1f      	cmp	r3, #31
 8006126:	eba2 0203 	sub.w	r2, r2, r3
 800612a:	f04f 0101 	mov.w	r1, #1
 800612e:	dc3d      	bgt.n	80061ac <_strtod_l+0x754>
 8006130:	fa01 f303 	lsl.w	r3, r1, r3
 8006134:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006136:	2300      	movs	r3, #0
 8006138:	9310      	str	r3, [sp, #64]	@ 0x40
 800613a:	18bd      	adds	r5, r7, r2
 800613c:	9b08      	ldr	r3, [sp, #32]
 800613e:	42af      	cmp	r7, r5
 8006140:	4416      	add	r6, r2
 8006142:	441e      	add	r6, r3
 8006144:	463b      	mov	r3, r7
 8006146:	bfa8      	it	ge
 8006148:	462b      	movge	r3, r5
 800614a:	42b3      	cmp	r3, r6
 800614c:	bfa8      	it	ge
 800614e:	4633      	movge	r3, r6
 8006150:	2b00      	cmp	r3, #0
 8006152:	bfc2      	ittt	gt
 8006154:	1aed      	subgt	r5, r5, r3
 8006156:	1af6      	subgt	r6, r6, r3
 8006158:	1aff      	subgt	r7, r7, r3
 800615a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800615c:	2b00      	cmp	r3, #0
 800615e:	dd16      	ble.n	800618e <_strtod_l+0x736>
 8006160:	4641      	mov	r1, r8
 8006162:	9805      	ldr	r0, [sp, #20]
 8006164:	461a      	mov	r2, r3
 8006166:	f7ff f9a5 	bl	80054b4 <__pow5mult>
 800616a:	4680      	mov	r8, r0
 800616c:	2800      	cmp	r0, #0
 800616e:	d0ba      	beq.n	80060e6 <_strtod_l+0x68e>
 8006170:	4601      	mov	r1, r0
 8006172:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006174:	9805      	ldr	r0, [sp, #20]
 8006176:	f7ff f8f3 	bl	8005360 <__multiply>
 800617a:	900e      	str	r0, [sp, #56]	@ 0x38
 800617c:	2800      	cmp	r0, #0
 800617e:	f43f ae8a 	beq.w	8005e96 <_strtod_l+0x43e>
 8006182:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006184:	9805      	ldr	r0, [sp, #20]
 8006186:	f7fe ffd7 	bl	8005138 <_Bfree>
 800618a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800618c:	931a      	str	r3, [sp, #104]	@ 0x68
 800618e:	2d00      	cmp	r5, #0
 8006190:	dc1d      	bgt.n	80061ce <_strtod_l+0x776>
 8006192:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006194:	2b00      	cmp	r3, #0
 8006196:	dd23      	ble.n	80061e0 <_strtod_l+0x788>
 8006198:	4649      	mov	r1, r9
 800619a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800619c:	9805      	ldr	r0, [sp, #20]
 800619e:	f7ff f989 	bl	80054b4 <__pow5mult>
 80061a2:	4681      	mov	r9, r0
 80061a4:	b9e0      	cbnz	r0, 80061e0 <_strtod_l+0x788>
 80061a6:	f04f 0900 	mov.w	r9, #0
 80061aa:	e674      	b.n	8005e96 <_strtod_l+0x43e>
 80061ac:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80061b0:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80061b4:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80061b8:	35e2      	adds	r5, #226	@ 0xe2
 80061ba:	fa01 f305 	lsl.w	r3, r1, r5
 80061be:	9310      	str	r3, [sp, #64]	@ 0x40
 80061c0:	9113      	str	r1, [sp, #76]	@ 0x4c
 80061c2:	e7ba      	b.n	800613a <_strtod_l+0x6e2>
 80061c4:	2300      	movs	r3, #0
 80061c6:	9310      	str	r3, [sp, #64]	@ 0x40
 80061c8:	2301      	movs	r3, #1
 80061ca:	9313      	str	r3, [sp, #76]	@ 0x4c
 80061cc:	e7b5      	b.n	800613a <_strtod_l+0x6e2>
 80061ce:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80061d0:	9805      	ldr	r0, [sp, #20]
 80061d2:	462a      	mov	r2, r5
 80061d4:	f7ff f9c8 	bl	8005568 <__lshift>
 80061d8:	901a      	str	r0, [sp, #104]	@ 0x68
 80061da:	2800      	cmp	r0, #0
 80061dc:	d1d9      	bne.n	8006192 <_strtod_l+0x73a>
 80061de:	e65a      	b.n	8005e96 <_strtod_l+0x43e>
 80061e0:	2e00      	cmp	r6, #0
 80061e2:	dd07      	ble.n	80061f4 <_strtod_l+0x79c>
 80061e4:	4649      	mov	r1, r9
 80061e6:	9805      	ldr	r0, [sp, #20]
 80061e8:	4632      	mov	r2, r6
 80061ea:	f7ff f9bd 	bl	8005568 <__lshift>
 80061ee:	4681      	mov	r9, r0
 80061f0:	2800      	cmp	r0, #0
 80061f2:	d0d8      	beq.n	80061a6 <_strtod_l+0x74e>
 80061f4:	2f00      	cmp	r7, #0
 80061f6:	dd08      	ble.n	800620a <_strtod_l+0x7b2>
 80061f8:	4641      	mov	r1, r8
 80061fa:	9805      	ldr	r0, [sp, #20]
 80061fc:	463a      	mov	r2, r7
 80061fe:	f7ff f9b3 	bl	8005568 <__lshift>
 8006202:	4680      	mov	r8, r0
 8006204:	2800      	cmp	r0, #0
 8006206:	f43f ae46 	beq.w	8005e96 <_strtod_l+0x43e>
 800620a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800620c:	9805      	ldr	r0, [sp, #20]
 800620e:	464a      	mov	r2, r9
 8006210:	f7ff fa32 	bl	8005678 <__mdiff>
 8006214:	4604      	mov	r4, r0
 8006216:	2800      	cmp	r0, #0
 8006218:	f43f ae3d 	beq.w	8005e96 <_strtod_l+0x43e>
 800621c:	68c3      	ldr	r3, [r0, #12]
 800621e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006220:	2300      	movs	r3, #0
 8006222:	60c3      	str	r3, [r0, #12]
 8006224:	4641      	mov	r1, r8
 8006226:	f7ff fa0b 	bl	8005640 <__mcmp>
 800622a:	2800      	cmp	r0, #0
 800622c:	da46      	bge.n	80062bc <_strtod_l+0x864>
 800622e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006230:	ea53 030a 	orrs.w	r3, r3, sl
 8006234:	d16c      	bne.n	8006310 <_strtod_l+0x8b8>
 8006236:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800623a:	2b00      	cmp	r3, #0
 800623c:	d168      	bne.n	8006310 <_strtod_l+0x8b8>
 800623e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006242:	0d1b      	lsrs	r3, r3, #20
 8006244:	051b      	lsls	r3, r3, #20
 8006246:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800624a:	d961      	bls.n	8006310 <_strtod_l+0x8b8>
 800624c:	6963      	ldr	r3, [r4, #20]
 800624e:	b913      	cbnz	r3, 8006256 <_strtod_l+0x7fe>
 8006250:	6923      	ldr	r3, [r4, #16]
 8006252:	2b01      	cmp	r3, #1
 8006254:	dd5c      	ble.n	8006310 <_strtod_l+0x8b8>
 8006256:	4621      	mov	r1, r4
 8006258:	2201      	movs	r2, #1
 800625a:	9805      	ldr	r0, [sp, #20]
 800625c:	f7ff f984 	bl	8005568 <__lshift>
 8006260:	4641      	mov	r1, r8
 8006262:	4604      	mov	r4, r0
 8006264:	f7ff f9ec 	bl	8005640 <__mcmp>
 8006268:	2800      	cmp	r0, #0
 800626a:	dd51      	ble.n	8006310 <_strtod_l+0x8b8>
 800626c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006270:	9a08      	ldr	r2, [sp, #32]
 8006272:	0d1b      	lsrs	r3, r3, #20
 8006274:	051b      	lsls	r3, r3, #20
 8006276:	2a00      	cmp	r2, #0
 8006278:	d06b      	beq.n	8006352 <_strtod_l+0x8fa>
 800627a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800627e:	d868      	bhi.n	8006352 <_strtod_l+0x8fa>
 8006280:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8006284:	f67f ae9d 	bls.w	8005fc2 <_strtod_l+0x56a>
 8006288:	4b0a      	ldr	r3, [pc, #40]	@ (80062b4 <_strtod_l+0x85c>)
 800628a:	4650      	mov	r0, sl
 800628c:	4659      	mov	r1, fp
 800628e:	2200      	movs	r2, #0
 8006290:	f7fa f9ba 	bl	8000608 <__aeabi_dmul>
 8006294:	4b08      	ldr	r3, [pc, #32]	@ (80062b8 <_strtod_l+0x860>)
 8006296:	400b      	ands	r3, r1
 8006298:	4682      	mov	sl, r0
 800629a:	468b      	mov	fp, r1
 800629c:	2b00      	cmp	r3, #0
 800629e:	f47f ae05 	bne.w	8005eac <_strtod_l+0x454>
 80062a2:	9a05      	ldr	r2, [sp, #20]
 80062a4:	2322      	movs	r3, #34	@ 0x22
 80062a6:	6013      	str	r3, [r2, #0]
 80062a8:	e600      	b.n	8005eac <_strtod_l+0x454>
 80062aa:	bf00      	nop
 80062ac:	08007b70 	.word	0x08007b70
 80062b0:	fffffc02 	.word	0xfffffc02
 80062b4:	39500000 	.word	0x39500000
 80062b8:	7ff00000 	.word	0x7ff00000
 80062bc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80062c0:	d165      	bne.n	800638e <_strtod_l+0x936>
 80062c2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80062c4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80062c8:	b35a      	cbz	r2, 8006322 <_strtod_l+0x8ca>
 80062ca:	4a9f      	ldr	r2, [pc, #636]	@ (8006548 <_strtod_l+0xaf0>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d12b      	bne.n	8006328 <_strtod_l+0x8d0>
 80062d0:	9b08      	ldr	r3, [sp, #32]
 80062d2:	4651      	mov	r1, sl
 80062d4:	b303      	cbz	r3, 8006318 <_strtod_l+0x8c0>
 80062d6:	4b9d      	ldr	r3, [pc, #628]	@ (800654c <_strtod_l+0xaf4>)
 80062d8:	465a      	mov	r2, fp
 80062da:	4013      	ands	r3, r2
 80062dc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80062e0:	f04f 32ff 	mov.w	r2, #4294967295
 80062e4:	d81b      	bhi.n	800631e <_strtod_l+0x8c6>
 80062e6:	0d1b      	lsrs	r3, r3, #20
 80062e8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80062ec:	fa02 f303 	lsl.w	r3, r2, r3
 80062f0:	4299      	cmp	r1, r3
 80062f2:	d119      	bne.n	8006328 <_strtod_l+0x8d0>
 80062f4:	4b96      	ldr	r3, [pc, #600]	@ (8006550 <_strtod_l+0xaf8>)
 80062f6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80062f8:	429a      	cmp	r2, r3
 80062fa:	d102      	bne.n	8006302 <_strtod_l+0x8aa>
 80062fc:	3101      	adds	r1, #1
 80062fe:	f43f adca 	beq.w	8005e96 <_strtod_l+0x43e>
 8006302:	4b92      	ldr	r3, [pc, #584]	@ (800654c <_strtod_l+0xaf4>)
 8006304:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006306:	401a      	ands	r2, r3
 8006308:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800630c:	f04f 0a00 	mov.w	sl, #0
 8006310:	9b08      	ldr	r3, [sp, #32]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d1b8      	bne.n	8006288 <_strtod_l+0x830>
 8006316:	e5c9      	b.n	8005eac <_strtod_l+0x454>
 8006318:	f04f 33ff 	mov.w	r3, #4294967295
 800631c:	e7e8      	b.n	80062f0 <_strtod_l+0x898>
 800631e:	4613      	mov	r3, r2
 8006320:	e7e6      	b.n	80062f0 <_strtod_l+0x898>
 8006322:	ea53 030a 	orrs.w	r3, r3, sl
 8006326:	d0a1      	beq.n	800626c <_strtod_l+0x814>
 8006328:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800632a:	b1db      	cbz	r3, 8006364 <_strtod_l+0x90c>
 800632c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800632e:	4213      	tst	r3, r2
 8006330:	d0ee      	beq.n	8006310 <_strtod_l+0x8b8>
 8006332:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006334:	9a08      	ldr	r2, [sp, #32]
 8006336:	4650      	mov	r0, sl
 8006338:	4659      	mov	r1, fp
 800633a:	b1bb      	cbz	r3, 800636c <_strtod_l+0x914>
 800633c:	f7ff fb6e 	bl	8005a1c <sulp>
 8006340:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006344:	ec53 2b10 	vmov	r2, r3, d0
 8006348:	f7f9 ffa8 	bl	800029c <__adddf3>
 800634c:	4682      	mov	sl, r0
 800634e:	468b      	mov	fp, r1
 8006350:	e7de      	b.n	8006310 <_strtod_l+0x8b8>
 8006352:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8006356:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800635a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800635e:	f04f 3aff 	mov.w	sl, #4294967295
 8006362:	e7d5      	b.n	8006310 <_strtod_l+0x8b8>
 8006364:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006366:	ea13 0f0a 	tst.w	r3, sl
 800636a:	e7e1      	b.n	8006330 <_strtod_l+0x8d8>
 800636c:	f7ff fb56 	bl	8005a1c <sulp>
 8006370:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006374:	ec53 2b10 	vmov	r2, r3, d0
 8006378:	f7f9 ff8e 	bl	8000298 <__aeabi_dsub>
 800637c:	2200      	movs	r2, #0
 800637e:	2300      	movs	r3, #0
 8006380:	4682      	mov	sl, r0
 8006382:	468b      	mov	fp, r1
 8006384:	f7fa fba8 	bl	8000ad8 <__aeabi_dcmpeq>
 8006388:	2800      	cmp	r0, #0
 800638a:	d0c1      	beq.n	8006310 <_strtod_l+0x8b8>
 800638c:	e619      	b.n	8005fc2 <_strtod_l+0x56a>
 800638e:	4641      	mov	r1, r8
 8006390:	4620      	mov	r0, r4
 8006392:	f7ff facd 	bl	8005930 <__ratio>
 8006396:	ec57 6b10 	vmov	r6, r7, d0
 800639a:	2200      	movs	r2, #0
 800639c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80063a0:	4630      	mov	r0, r6
 80063a2:	4639      	mov	r1, r7
 80063a4:	f7fa fbac 	bl	8000b00 <__aeabi_dcmple>
 80063a8:	2800      	cmp	r0, #0
 80063aa:	d06f      	beq.n	800648c <_strtod_l+0xa34>
 80063ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d17a      	bne.n	80064a8 <_strtod_l+0xa50>
 80063b2:	f1ba 0f00 	cmp.w	sl, #0
 80063b6:	d158      	bne.n	800646a <_strtod_l+0xa12>
 80063b8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80063ba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d15a      	bne.n	8006478 <_strtod_l+0xa20>
 80063c2:	4b64      	ldr	r3, [pc, #400]	@ (8006554 <_strtod_l+0xafc>)
 80063c4:	2200      	movs	r2, #0
 80063c6:	4630      	mov	r0, r6
 80063c8:	4639      	mov	r1, r7
 80063ca:	f7fa fb8f 	bl	8000aec <__aeabi_dcmplt>
 80063ce:	2800      	cmp	r0, #0
 80063d0:	d159      	bne.n	8006486 <_strtod_l+0xa2e>
 80063d2:	4630      	mov	r0, r6
 80063d4:	4639      	mov	r1, r7
 80063d6:	4b60      	ldr	r3, [pc, #384]	@ (8006558 <_strtod_l+0xb00>)
 80063d8:	2200      	movs	r2, #0
 80063da:	f7fa f915 	bl	8000608 <__aeabi_dmul>
 80063de:	4606      	mov	r6, r0
 80063e0:	460f      	mov	r7, r1
 80063e2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80063e6:	9606      	str	r6, [sp, #24]
 80063e8:	9307      	str	r3, [sp, #28]
 80063ea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80063ee:	4d57      	ldr	r5, [pc, #348]	@ (800654c <_strtod_l+0xaf4>)
 80063f0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80063f4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80063f6:	401d      	ands	r5, r3
 80063f8:	4b58      	ldr	r3, [pc, #352]	@ (800655c <_strtod_l+0xb04>)
 80063fa:	429d      	cmp	r5, r3
 80063fc:	f040 80b2 	bne.w	8006564 <_strtod_l+0xb0c>
 8006400:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006402:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8006406:	ec4b ab10 	vmov	d0, sl, fp
 800640a:	f7ff f9c9 	bl	80057a0 <__ulp>
 800640e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006412:	ec51 0b10 	vmov	r0, r1, d0
 8006416:	f7fa f8f7 	bl	8000608 <__aeabi_dmul>
 800641a:	4652      	mov	r2, sl
 800641c:	465b      	mov	r3, fp
 800641e:	f7f9 ff3d 	bl	800029c <__adddf3>
 8006422:	460b      	mov	r3, r1
 8006424:	4949      	ldr	r1, [pc, #292]	@ (800654c <_strtod_l+0xaf4>)
 8006426:	4a4e      	ldr	r2, [pc, #312]	@ (8006560 <_strtod_l+0xb08>)
 8006428:	4019      	ands	r1, r3
 800642a:	4291      	cmp	r1, r2
 800642c:	4682      	mov	sl, r0
 800642e:	d942      	bls.n	80064b6 <_strtod_l+0xa5e>
 8006430:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006432:	4b47      	ldr	r3, [pc, #284]	@ (8006550 <_strtod_l+0xaf8>)
 8006434:	429a      	cmp	r2, r3
 8006436:	d103      	bne.n	8006440 <_strtod_l+0x9e8>
 8006438:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800643a:	3301      	adds	r3, #1
 800643c:	f43f ad2b 	beq.w	8005e96 <_strtod_l+0x43e>
 8006440:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8006550 <_strtod_l+0xaf8>
 8006444:	f04f 3aff 	mov.w	sl, #4294967295
 8006448:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800644a:	9805      	ldr	r0, [sp, #20]
 800644c:	f7fe fe74 	bl	8005138 <_Bfree>
 8006450:	9805      	ldr	r0, [sp, #20]
 8006452:	4649      	mov	r1, r9
 8006454:	f7fe fe70 	bl	8005138 <_Bfree>
 8006458:	9805      	ldr	r0, [sp, #20]
 800645a:	4641      	mov	r1, r8
 800645c:	f7fe fe6c 	bl	8005138 <_Bfree>
 8006460:	9805      	ldr	r0, [sp, #20]
 8006462:	4621      	mov	r1, r4
 8006464:	f7fe fe68 	bl	8005138 <_Bfree>
 8006468:	e618      	b.n	800609c <_strtod_l+0x644>
 800646a:	f1ba 0f01 	cmp.w	sl, #1
 800646e:	d103      	bne.n	8006478 <_strtod_l+0xa20>
 8006470:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006472:	2b00      	cmp	r3, #0
 8006474:	f43f ada5 	beq.w	8005fc2 <_strtod_l+0x56a>
 8006478:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8006528 <_strtod_l+0xad0>
 800647c:	4f35      	ldr	r7, [pc, #212]	@ (8006554 <_strtod_l+0xafc>)
 800647e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006482:	2600      	movs	r6, #0
 8006484:	e7b1      	b.n	80063ea <_strtod_l+0x992>
 8006486:	4f34      	ldr	r7, [pc, #208]	@ (8006558 <_strtod_l+0xb00>)
 8006488:	2600      	movs	r6, #0
 800648a:	e7aa      	b.n	80063e2 <_strtod_l+0x98a>
 800648c:	4b32      	ldr	r3, [pc, #200]	@ (8006558 <_strtod_l+0xb00>)
 800648e:	4630      	mov	r0, r6
 8006490:	4639      	mov	r1, r7
 8006492:	2200      	movs	r2, #0
 8006494:	f7fa f8b8 	bl	8000608 <__aeabi_dmul>
 8006498:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800649a:	4606      	mov	r6, r0
 800649c:	460f      	mov	r7, r1
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d09f      	beq.n	80063e2 <_strtod_l+0x98a>
 80064a2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80064a6:	e7a0      	b.n	80063ea <_strtod_l+0x992>
 80064a8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8006530 <_strtod_l+0xad8>
 80064ac:	ed8d 7b06 	vstr	d7, [sp, #24]
 80064b0:	ec57 6b17 	vmov	r6, r7, d7
 80064b4:	e799      	b.n	80063ea <_strtod_l+0x992>
 80064b6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80064ba:	9b08      	ldr	r3, [sp, #32]
 80064bc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d1c1      	bne.n	8006448 <_strtod_l+0x9f0>
 80064c4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80064c8:	0d1b      	lsrs	r3, r3, #20
 80064ca:	051b      	lsls	r3, r3, #20
 80064cc:	429d      	cmp	r5, r3
 80064ce:	d1bb      	bne.n	8006448 <_strtod_l+0x9f0>
 80064d0:	4630      	mov	r0, r6
 80064d2:	4639      	mov	r1, r7
 80064d4:	f7fa fbf8 	bl	8000cc8 <__aeabi_d2lz>
 80064d8:	f7fa f868 	bl	80005ac <__aeabi_l2d>
 80064dc:	4602      	mov	r2, r0
 80064de:	460b      	mov	r3, r1
 80064e0:	4630      	mov	r0, r6
 80064e2:	4639      	mov	r1, r7
 80064e4:	f7f9 fed8 	bl	8000298 <__aeabi_dsub>
 80064e8:	460b      	mov	r3, r1
 80064ea:	4602      	mov	r2, r0
 80064ec:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80064f0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80064f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80064f6:	ea46 060a 	orr.w	r6, r6, sl
 80064fa:	431e      	orrs	r6, r3
 80064fc:	d06f      	beq.n	80065de <_strtod_l+0xb86>
 80064fe:	a30e      	add	r3, pc, #56	@ (adr r3, 8006538 <_strtod_l+0xae0>)
 8006500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006504:	f7fa faf2 	bl	8000aec <__aeabi_dcmplt>
 8006508:	2800      	cmp	r0, #0
 800650a:	f47f accf 	bne.w	8005eac <_strtod_l+0x454>
 800650e:	a30c      	add	r3, pc, #48	@ (adr r3, 8006540 <_strtod_l+0xae8>)
 8006510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006514:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006518:	f7fa fb06 	bl	8000b28 <__aeabi_dcmpgt>
 800651c:	2800      	cmp	r0, #0
 800651e:	d093      	beq.n	8006448 <_strtod_l+0x9f0>
 8006520:	e4c4      	b.n	8005eac <_strtod_l+0x454>
 8006522:	bf00      	nop
 8006524:	f3af 8000 	nop.w
 8006528:	00000000 	.word	0x00000000
 800652c:	bff00000 	.word	0xbff00000
 8006530:	00000000 	.word	0x00000000
 8006534:	3ff00000 	.word	0x3ff00000
 8006538:	94a03595 	.word	0x94a03595
 800653c:	3fdfffff 	.word	0x3fdfffff
 8006540:	35afe535 	.word	0x35afe535
 8006544:	3fe00000 	.word	0x3fe00000
 8006548:	000fffff 	.word	0x000fffff
 800654c:	7ff00000 	.word	0x7ff00000
 8006550:	7fefffff 	.word	0x7fefffff
 8006554:	3ff00000 	.word	0x3ff00000
 8006558:	3fe00000 	.word	0x3fe00000
 800655c:	7fe00000 	.word	0x7fe00000
 8006560:	7c9fffff 	.word	0x7c9fffff
 8006564:	9b08      	ldr	r3, [sp, #32]
 8006566:	b323      	cbz	r3, 80065b2 <_strtod_l+0xb5a>
 8006568:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800656c:	d821      	bhi.n	80065b2 <_strtod_l+0xb5a>
 800656e:	a328      	add	r3, pc, #160	@ (adr r3, 8006610 <_strtod_l+0xbb8>)
 8006570:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006574:	4630      	mov	r0, r6
 8006576:	4639      	mov	r1, r7
 8006578:	f7fa fac2 	bl	8000b00 <__aeabi_dcmple>
 800657c:	b1a0      	cbz	r0, 80065a8 <_strtod_l+0xb50>
 800657e:	4639      	mov	r1, r7
 8006580:	4630      	mov	r0, r6
 8006582:	f7fa fb19 	bl	8000bb8 <__aeabi_d2uiz>
 8006586:	2801      	cmp	r0, #1
 8006588:	bf38      	it	cc
 800658a:	2001      	movcc	r0, #1
 800658c:	f7f9 ffc2 	bl	8000514 <__aeabi_ui2d>
 8006590:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006592:	4606      	mov	r6, r0
 8006594:	460f      	mov	r7, r1
 8006596:	b9fb      	cbnz	r3, 80065d8 <_strtod_l+0xb80>
 8006598:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800659c:	9014      	str	r0, [sp, #80]	@ 0x50
 800659e:	9315      	str	r3, [sp, #84]	@ 0x54
 80065a0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80065a4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80065a8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80065aa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80065ae:	1b5b      	subs	r3, r3, r5
 80065b0:	9311      	str	r3, [sp, #68]	@ 0x44
 80065b2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80065b6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80065ba:	f7ff f8f1 	bl	80057a0 <__ulp>
 80065be:	4650      	mov	r0, sl
 80065c0:	ec53 2b10 	vmov	r2, r3, d0
 80065c4:	4659      	mov	r1, fp
 80065c6:	f7fa f81f 	bl	8000608 <__aeabi_dmul>
 80065ca:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80065ce:	f7f9 fe65 	bl	800029c <__adddf3>
 80065d2:	4682      	mov	sl, r0
 80065d4:	468b      	mov	fp, r1
 80065d6:	e770      	b.n	80064ba <_strtod_l+0xa62>
 80065d8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80065dc:	e7e0      	b.n	80065a0 <_strtod_l+0xb48>
 80065de:	a30e      	add	r3, pc, #56	@ (adr r3, 8006618 <_strtod_l+0xbc0>)
 80065e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065e4:	f7fa fa82 	bl	8000aec <__aeabi_dcmplt>
 80065e8:	e798      	b.n	800651c <_strtod_l+0xac4>
 80065ea:	2300      	movs	r3, #0
 80065ec:	930b      	str	r3, [sp, #44]	@ 0x2c
 80065ee:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80065f0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80065f2:	6013      	str	r3, [r2, #0]
 80065f4:	f7ff ba6d 	b.w	8005ad2 <_strtod_l+0x7a>
 80065f8:	2a65      	cmp	r2, #101	@ 0x65
 80065fa:	f43f ab66 	beq.w	8005cca <_strtod_l+0x272>
 80065fe:	2a45      	cmp	r2, #69	@ 0x45
 8006600:	f43f ab63 	beq.w	8005cca <_strtod_l+0x272>
 8006604:	2301      	movs	r3, #1
 8006606:	f7ff bb9e 	b.w	8005d46 <_strtod_l+0x2ee>
 800660a:	bf00      	nop
 800660c:	f3af 8000 	nop.w
 8006610:	ffc00000 	.word	0xffc00000
 8006614:	41dfffff 	.word	0x41dfffff
 8006618:	94a03595 	.word	0x94a03595
 800661c:	3fcfffff 	.word	0x3fcfffff

08006620 <_strtod_r>:
 8006620:	4b01      	ldr	r3, [pc, #4]	@ (8006628 <_strtod_r+0x8>)
 8006622:	f7ff ba19 	b.w	8005a58 <_strtod_l>
 8006626:	bf00      	nop
 8006628:	20000068 	.word	0x20000068

0800662c <_strtol_l.constprop.0>:
 800662c:	2b24      	cmp	r3, #36	@ 0x24
 800662e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006632:	4686      	mov	lr, r0
 8006634:	4690      	mov	r8, r2
 8006636:	d801      	bhi.n	800663c <_strtol_l.constprop.0+0x10>
 8006638:	2b01      	cmp	r3, #1
 800663a:	d106      	bne.n	800664a <_strtol_l.constprop.0+0x1e>
 800663c:	f7fd fdba 	bl	80041b4 <__errno>
 8006640:	2316      	movs	r3, #22
 8006642:	6003      	str	r3, [r0, #0]
 8006644:	2000      	movs	r0, #0
 8006646:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800664a:	4834      	ldr	r0, [pc, #208]	@ (800671c <_strtol_l.constprop.0+0xf0>)
 800664c:	460d      	mov	r5, r1
 800664e:	462a      	mov	r2, r5
 8006650:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006654:	5d06      	ldrb	r6, [r0, r4]
 8006656:	f016 0608 	ands.w	r6, r6, #8
 800665a:	d1f8      	bne.n	800664e <_strtol_l.constprop.0+0x22>
 800665c:	2c2d      	cmp	r4, #45	@ 0x2d
 800665e:	d12d      	bne.n	80066bc <_strtol_l.constprop.0+0x90>
 8006660:	782c      	ldrb	r4, [r5, #0]
 8006662:	2601      	movs	r6, #1
 8006664:	1c95      	adds	r5, r2, #2
 8006666:	f033 0210 	bics.w	r2, r3, #16
 800666a:	d109      	bne.n	8006680 <_strtol_l.constprop.0+0x54>
 800666c:	2c30      	cmp	r4, #48	@ 0x30
 800666e:	d12a      	bne.n	80066c6 <_strtol_l.constprop.0+0x9a>
 8006670:	782a      	ldrb	r2, [r5, #0]
 8006672:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006676:	2a58      	cmp	r2, #88	@ 0x58
 8006678:	d125      	bne.n	80066c6 <_strtol_l.constprop.0+0x9a>
 800667a:	786c      	ldrb	r4, [r5, #1]
 800667c:	2310      	movs	r3, #16
 800667e:	3502      	adds	r5, #2
 8006680:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8006684:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006688:	2200      	movs	r2, #0
 800668a:	fbbc f9f3 	udiv	r9, ip, r3
 800668e:	4610      	mov	r0, r2
 8006690:	fb03 ca19 	mls	sl, r3, r9, ip
 8006694:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8006698:	2f09      	cmp	r7, #9
 800669a:	d81b      	bhi.n	80066d4 <_strtol_l.constprop.0+0xa8>
 800669c:	463c      	mov	r4, r7
 800669e:	42a3      	cmp	r3, r4
 80066a0:	dd27      	ble.n	80066f2 <_strtol_l.constprop.0+0xc6>
 80066a2:	1c57      	adds	r7, r2, #1
 80066a4:	d007      	beq.n	80066b6 <_strtol_l.constprop.0+0x8a>
 80066a6:	4581      	cmp	r9, r0
 80066a8:	d320      	bcc.n	80066ec <_strtol_l.constprop.0+0xc0>
 80066aa:	d101      	bne.n	80066b0 <_strtol_l.constprop.0+0x84>
 80066ac:	45a2      	cmp	sl, r4
 80066ae:	db1d      	blt.n	80066ec <_strtol_l.constprop.0+0xc0>
 80066b0:	fb00 4003 	mla	r0, r0, r3, r4
 80066b4:	2201      	movs	r2, #1
 80066b6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80066ba:	e7eb      	b.n	8006694 <_strtol_l.constprop.0+0x68>
 80066bc:	2c2b      	cmp	r4, #43	@ 0x2b
 80066be:	bf04      	itt	eq
 80066c0:	782c      	ldrbeq	r4, [r5, #0]
 80066c2:	1c95      	addeq	r5, r2, #2
 80066c4:	e7cf      	b.n	8006666 <_strtol_l.constprop.0+0x3a>
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d1da      	bne.n	8006680 <_strtol_l.constprop.0+0x54>
 80066ca:	2c30      	cmp	r4, #48	@ 0x30
 80066cc:	bf0c      	ite	eq
 80066ce:	2308      	moveq	r3, #8
 80066d0:	230a      	movne	r3, #10
 80066d2:	e7d5      	b.n	8006680 <_strtol_l.constprop.0+0x54>
 80066d4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80066d8:	2f19      	cmp	r7, #25
 80066da:	d801      	bhi.n	80066e0 <_strtol_l.constprop.0+0xb4>
 80066dc:	3c37      	subs	r4, #55	@ 0x37
 80066de:	e7de      	b.n	800669e <_strtol_l.constprop.0+0x72>
 80066e0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80066e4:	2f19      	cmp	r7, #25
 80066e6:	d804      	bhi.n	80066f2 <_strtol_l.constprop.0+0xc6>
 80066e8:	3c57      	subs	r4, #87	@ 0x57
 80066ea:	e7d8      	b.n	800669e <_strtol_l.constprop.0+0x72>
 80066ec:	f04f 32ff 	mov.w	r2, #4294967295
 80066f0:	e7e1      	b.n	80066b6 <_strtol_l.constprop.0+0x8a>
 80066f2:	1c53      	adds	r3, r2, #1
 80066f4:	d108      	bne.n	8006708 <_strtol_l.constprop.0+0xdc>
 80066f6:	2322      	movs	r3, #34	@ 0x22
 80066f8:	f8ce 3000 	str.w	r3, [lr]
 80066fc:	4660      	mov	r0, ip
 80066fe:	f1b8 0f00 	cmp.w	r8, #0
 8006702:	d0a0      	beq.n	8006646 <_strtol_l.constprop.0+0x1a>
 8006704:	1e69      	subs	r1, r5, #1
 8006706:	e006      	b.n	8006716 <_strtol_l.constprop.0+0xea>
 8006708:	b106      	cbz	r6, 800670c <_strtol_l.constprop.0+0xe0>
 800670a:	4240      	negs	r0, r0
 800670c:	f1b8 0f00 	cmp.w	r8, #0
 8006710:	d099      	beq.n	8006646 <_strtol_l.constprop.0+0x1a>
 8006712:	2a00      	cmp	r2, #0
 8006714:	d1f6      	bne.n	8006704 <_strtol_l.constprop.0+0xd8>
 8006716:	f8c8 1000 	str.w	r1, [r8]
 800671a:	e794      	b.n	8006646 <_strtol_l.constprop.0+0x1a>
 800671c:	08007b99 	.word	0x08007b99

08006720 <_strtol_r>:
 8006720:	f7ff bf84 	b.w	800662c <_strtol_l.constprop.0>

08006724 <__ssputs_r>:
 8006724:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006728:	688e      	ldr	r6, [r1, #8]
 800672a:	461f      	mov	r7, r3
 800672c:	42be      	cmp	r6, r7
 800672e:	680b      	ldr	r3, [r1, #0]
 8006730:	4682      	mov	sl, r0
 8006732:	460c      	mov	r4, r1
 8006734:	4690      	mov	r8, r2
 8006736:	d82d      	bhi.n	8006794 <__ssputs_r+0x70>
 8006738:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800673c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006740:	d026      	beq.n	8006790 <__ssputs_r+0x6c>
 8006742:	6965      	ldr	r5, [r4, #20]
 8006744:	6909      	ldr	r1, [r1, #16]
 8006746:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800674a:	eba3 0901 	sub.w	r9, r3, r1
 800674e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006752:	1c7b      	adds	r3, r7, #1
 8006754:	444b      	add	r3, r9
 8006756:	106d      	asrs	r5, r5, #1
 8006758:	429d      	cmp	r5, r3
 800675a:	bf38      	it	cc
 800675c:	461d      	movcc	r5, r3
 800675e:	0553      	lsls	r3, r2, #21
 8006760:	d527      	bpl.n	80067b2 <__ssputs_r+0x8e>
 8006762:	4629      	mov	r1, r5
 8006764:	f7fe fc1c 	bl	8004fa0 <_malloc_r>
 8006768:	4606      	mov	r6, r0
 800676a:	b360      	cbz	r0, 80067c6 <__ssputs_r+0xa2>
 800676c:	6921      	ldr	r1, [r4, #16]
 800676e:	464a      	mov	r2, r9
 8006770:	f000 fbee 	bl	8006f50 <memcpy>
 8006774:	89a3      	ldrh	r3, [r4, #12]
 8006776:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800677a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800677e:	81a3      	strh	r3, [r4, #12]
 8006780:	6126      	str	r6, [r4, #16]
 8006782:	6165      	str	r5, [r4, #20]
 8006784:	444e      	add	r6, r9
 8006786:	eba5 0509 	sub.w	r5, r5, r9
 800678a:	6026      	str	r6, [r4, #0]
 800678c:	60a5      	str	r5, [r4, #8]
 800678e:	463e      	mov	r6, r7
 8006790:	42be      	cmp	r6, r7
 8006792:	d900      	bls.n	8006796 <__ssputs_r+0x72>
 8006794:	463e      	mov	r6, r7
 8006796:	6820      	ldr	r0, [r4, #0]
 8006798:	4632      	mov	r2, r6
 800679a:	4641      	mov	r1, r8
 800679c:	f000 fb9c 	bl	8006ed8 <memmove>
 80067a0:	68a3      	ldr	r3, [r4, #8]
 80067a2:	1b9b      	subs	r3, r3, r6
 80067a4:	60a3      	str	r3, [r4, #8]
 80067a6:	6823      	ldr	r3, [r4, #0]
 80067a8:	4433      	add	r3, r6
 80067aa:	6023      	str	r3, [r4, #0]
 80067ac:	2000      	movs	r0, #0
 80067ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067b2:	462a      	mov	r2, r5
 80067b4:	f000 ff61 	bl	800767a <_realloc_r>
 80067b8:	4606      	mov	r6, r0
 80067ba:	2800      	cmp	r0, #0
 80067bc:	d1e0      	bne.n	8006780 <__ssputs_r+0x5c>
 80067be:	6921      	ldr	r1, [r4, #16]
 80067c0:	4650      	mov	r0, sl
 80067c2:	f7fe fb79 	bl	8004eb8 <_free_r>
 80067c6:	230c      	movs	r3, #12
 80067c8:	f8ca 3000 	str.w	r3, [sl]
 80067cc:	89a3      	ldrh	r3, [r4, #12]
 80067ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80067d2:	81a3      	strh	r3, [r4, #12]
 80067d4:	f04f 30ff 	mov.w	r0, #4294967295
 80067d8:	e7e9      	b.n	80067ae <__ssputs_r+0x8a>
	...

080067dc <_svfiprintf_r>:
 80067dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067e0:	4698      	mov	r8, r3
 80067e2:	898b      	ldrh	r3, [r1, #12]
 80067e4:	061b      	lsls	r3, r3, #24
 80067e6:	b09d      	sub	sp, #116	@ 0x74
 80067e8:	4607      	mov	r7, r0
 80067ea:	460d      	mov	r5, r1
 80067ec:	4614      	mov	r4, r2
 80067ee:	d510      	bpl.n	8006812 <_svfiprintf_r+0x36>
 80067f0:	690b      	ldr	r3, [r1, #16]
 80067f2:	b973      	cbnz	r3, 8006812 <_svfiprintf_r+0x36>
 80067f4:	2140      	movs	r1, #64	@ 0x40
 80067f6:	f7fe fbd3 	bl	8004fa0 <_malloc_r>
 80067fa:	6028      	str	r0, [r5, #0]
 80067fc:	6128      	str	r0, [r5, #16]
 80067fe:	b930      	cbnz	r0, 800680e <_svfiprintf_r+0x32>
 8006800:	230c      	movs	r3, #12
 8006802:	603b      	str	r3, [r7, #0]
 8006804:	f04f 30ff 	mov.w	r0, #4294967295
 8006808:	b01d      	add	sp, #116	@ 0x74
 800680a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800680e:	2340      	movs	r3, #64	@ 0x40
 8006810:	616b      	str	r3, [r5, #20]
 8006812:	2300      	movs	r3, #0
 8006814:	9309      	str	r3, [sp, #36]	@ 0x24
 8006816:	2320      	movs	r3, #32
 8006818:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800681c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006820:	2330      	movs	r3, #48	@ 0x30
 8006822:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80069c0 <_svfiprintf_r+0x1e4>
 8006826:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800682a:	f04f 0901 	mov.w	r9, #1
 800682e:	4623      	mov	r3, r4
 8006830:	469a      	mov	sl, r3
 8006832:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006836:	b10a      	cbz	r2, 800683c <_svfiprintf_r+0x60>
 8006838:	2a25      	cmp	r2, #37	@ 0x25
 800683a:	d1f9      	bne.n	8006830 <_svfiprintf_r+0x54>
 800683c:	ebba 0b04 	subs.w	fp, sl, r4
 8006840:	d00b      	beq.n	800685a <_svfiprintf_r+0x7e>
 8006842:	465b      	mov	r3, fp
 8006844:	4622      	mov	r2, r4
 8006846:	4629      	mov	r1, r5
 8006848:	4638      	mov	r0, r7
 800684a:	f7ff ff6b 	bl	8006724 <__ssputs_r>
 800684e:	3001      	adds	r0, #1
 8006850:	f000 80a7 	beq.w	80069a2 <_svfiprintf_r+0x1c6>
 8006854:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006856:	445a      	add	r2, fp
 8006858:	9209      	str	r2, [sp, #36]	@ 0x24
 800685a:	f89a 3000 	ldrb.w	r3, [sl]
 800685e:	2b00      	cmp	r3, #0
 8006860:	f000 809f 	beq.w	80069a2 <_svfiprintf_r+0x1c6>
 8006864:	2300      	movs	r3, #0
 8006866:	f04f 32ff 	mov.w	r2, #4294967295
 800686a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800686e:	f10a 0a01 	add.w	sl, sl, #1
 8006872:	9304      	str	r3, [sp, #16]
 8006874:	9307      	str	r3, [sp, #28]
 8006876:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800687a:	931a      	str	r3, [sp, #104]	@ 0x68
 800687c:	4654      	mov	r4, sl
 800687e:	2205      	movs	r2, #5
 8006880:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006884:	484e      	ldr	r0, [pc, #312]	@ (80069c0 <_svfiprintf_r+0x1e4>)
 8006886:	f7f9 fcab 	bl	80001e0 <memchr>
 800688a:	9a04      	ldr	r2, [sp, #16]
 800688c:	b9d8      	cbnz	r0, 80068c6 <_svfiprintf_r+0xea>
 800688e:	06d0      	lsls	r0, r2, #27
 8006890:	bf44      	itt	mi
 8006892:	2320      	movmi	r3, #32
 8006894:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006898:	0711      	lsls	r1, r2, #28
 800689a:	bf44      	itt	mi
 800689c:	232b      	movmi	r3, #43	@ 0x2b
 800689e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80068a2:	f89a 3000 	ldrb.w	r3, [sl]
 80068a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80068a8:	d015      	beq.n	80068d6 <_svfiprintf_r+0xfa>
 80068aa:	9a07      	ldr	r2, [sp, #28]
 80068ac:	4654      	mov	r4, sl
 80068ae:	2000      	movs	r0, #0
 80068b0:	f04f 0c0a 	mov.w	ip, #10
 80068b4:	4621      	mov	r1, r4
 80068b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80068ba:	3b30      	subs	r3, #48	@ 0x30
 80068bc:	2b09      	cmp	r3, #9
 80068be:	d94b      	bls.n	8006958 <_svfiprintf_r+0x17c>
 80068c0:	b1b0      	cbz	r0, 80068f0 <_svfiprintf_r+0x114>
 80068c2:	9207      	str	r2, [sp, #28]
 80068c4:	e014      	b.n	80068f0 <_svfiprintf_r+0x114>
 80068c6:	eba0 0308 	sub.w	r3, r0, r8
 80068ca:	fa09 f303 	lsl.w	r3, r9, r3
 80068ce:	4313      	orrs	r3, r2
 80068d0:	9304      	str	r3, [sp, #16]
 80068d2:	46a2      	mov	sl, r4
 80068d4:	e7d2      	b.n	800687c <_svfiprintf_r+0xa0>
 80068d6:	9b03      	ldr	r3, [sp, #12]
 80068d8:	1d19      	adds	r1, r3, #4
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	9103      	str	r1, [sp, #12]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	bfbb      	ittet	lt
 80068e2:	425b      	neglt	r3, r3
 80068e4:	f042 0202 	orrlt.w	r2, r2, #2
 80068e8:	9307      	strge	r3, [sp, #28]
 80068ea:	9307      	strlt	r3, [sp, #28]
 80068ec:	bfb8      	it	lt
 80068ee:	9204      	strlt	r2, [sp, #16]
 80068f0:	7823      	ldrb	r3, [r4, #0]
 80068f2:	2b2e      	cmp	r3, #46	@ 0x2e
 80068f4:	d10a      	bne.n	800690c <_svfiprintf_r+0x130>
 80068f6:	7863      	ldrb	r3, [r4, #1]
 80068f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80068fa:	d132      	bne.n	8006962 <_svfiprintf_r+0x186>
 80068fc:	9b03      	ldr	r3, [sp, #12]
 80068fe:	1d1a      	adds	r2, r3, #4
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	9203      	str	r2, [sp, #12]
 8006904:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006908:	3402      	adds	r4, #2
 800690a:	9305      	str	r3, [sp, #20]
 800690c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80069d0 <_svfiprintf_r+0x1f4>
 8006910:	7821      	ldrb	r1, [r4, #0]
 8006912:	2203      	movs	r2, #3
 8006914:	4650      	mov	r0, sl
 8006916:	f7f9 fc63 	bl	80001e0 <memchr>
 800691a:	b138      	cbz	r0, 800692c <_svfiprintf_r+0x150>
 800691c:	9b04      	ldr	r3, [sp, #16]
 800691e:	eba0 000a 	sub.w	r0, r0, sl
 8006922:	2240      	movs	r2, #64	@ 0x40
 8006924:	4082      	lsls	r2, r0
 8006926:	4313      	orrs	r3, r2
 8006928:	3401      	adds	r4, #1
 800692a:	9304      	str	r3, [sp, #16]
 800692c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006930:	4824      	ldr	r0, [pc, #144]	@ (80069c4 <_svfiprintf_r+0x1e8>)
 8006932:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006936:	2206      	movs	r2, #6
 8006938:	f7f9 fc52 	bl	80001e0 <memchr>
 800693c:	2800      	cmp	r0, #0
 800693e:	d036      	beq.n	80069ae <_svfiprintf_r+0x1d2>
 8006940:	4b21      	ldr	r3, [pc, #132]	@ (80069c8 <_svfiprintf_r+0x1ec>)
 8006942:	bb1b      	cbnz	r3, 800698c <_svfiprintf_r+0x1b0>
 8006944:	9b03      	ldr	r3, [sp, #12]
 8006946:	3307      	adds	r3, #7
 8006948:	f023 0307 	bic.w	r3, r3, #7
 800694c:	3308      	adds	r3, #8
 800694e:	9303      	str	r3, [sp, #12]
 8006950:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006952:	4433      	add	r3, r6
 8006954:	9309      	str	r3, [sp, #36]	@ 0x24
 8006956:	e76a      	b.n	800682e <_svfiprintf_r+0x52>
 8006958:	fb0c 3202 	mla	r2, ip, r2, r3
 800695c:	460c      	mov	r4, r1
 800695e:	2001      	movs	r0, #1
 8006960:	e7a8      	b.n	80068b4 <_svfiprintf_r+0xd8>
 8006962:	2300      	movs	r3, #0
 8006964:	3401      	adds	r4, #1
 8006966:	9305      	str	r3, [sp, #20]
 8006968:	4619      	mov	r1, r3
 800696a:	f04f 0c0a 	mov.w	ip, #10
 800696e:	4620      	mov	r0, r4
 8006970:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006974:	3a30      	subs	r2, #48	@ 0x30
 8006976:	2a09      	cmp	r2, #9
 8006978:	d903      	bls.n	8006982 <_svfiprintf_r+0x1a6>
 800697a:	2b00      	cmp	r3, #0
 800697c:	d0c6      	beq.n	800690c <_svfiprintf_r+0x130>
 800697e:	9105      	str	r1, [sp, #20]
 8006980:	e7c4      	b.n	800690c <_svfiprintf_r+0x130>
 8006982:	fb0c 2101 	mla	r1, ip, r1, r2
 8006986:	4604      	mov	r4, r0
 8006988:	2301      	movs	r3, #1
 800698a:	e7f0      	b.n	800696e <_svfiprintf_r+0x192>
 800698c:	ab03      	add	r3, sp, #12
 800698e:	9300      	str	r3, [sp, #0]
 8006990:	462a      	mov	r2, r5
 8006992:	4b0e      	ldr	r3, [pc, #56]	@ (80069cc <_svfiprintf_r+0x1f0>)
 8006994:	a904      	add	r1, sp, #16
 8006996:	4638      	mov	r0, r7
 8006998:	f7fc fcb6 	bl	8003308 <_printf_float>
 800699c:	1c42      	adds	r2, r0, #1
 800699e:	4606      	mov	r6, r0
 80069a0:	d1d6      	bne.n	8006950 <_svfiprintf_r+0x174>
 80069a2:	89ab      	ldrh	r3, [r5, #12]
 80069a4:	065b      	lsls	r3, r3, #25
 80069a6:	f53f af2d 	bmi.w	8006804 <_svfiprintf_r+0x28>
 80069aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80069ac:	e72c      	b.n	8006808 <_svfiprintf_r+0x2c>
 80069ae:	ab03      	add	r3, sp, #12
 80069b0:	9300      	str	r3, [sp, #0]
 80069b2:	462a      	mov	r2, r5
 80069b4:	4b05      	ldr	r3, [pc, #20]	@ (80069cc <_svfiprintf_r+0x1f0>)
 80069b6:	a904      	add	r1, sp, #16
 80069b8:	4638      	mov	r0, r7
 80069ba:	f7fc ff3d 	bl	8003838 <_printf_i>
 80069be:	e7ed      	b.n	800699c <_svfiprintf_r+0x1c0>
 80069c0:	08007c99 	.word	0x08007c99
 80069c4:	08007ca3 	.word	0x08007ca3
 80069c8:	08003309 	.word	0x08003309
 80069cc:	08006725 	.word	0x08006725
 80069d0:	08007c9f 	.word	0x08007c9f

080069d4 <__sfputc_r>:
 80069d4:	6893      	ldr	r3, [r2, #8]
 80069d6:	3b01      	subs	r3, #1
 80069d8:	2b00      	cmp	r3, #0
 80069da:	b410      	push	{r4}
 80069dc:	6093      	str	r3, [r2, #8]
 80069de:	da08      	bge.n	80069f2 <__sfputc_r+0x1e>
 80069e0:	6994      	ldr	r4, [r2, #24]
 80069e2:	42a3      	cmp	r3, r4
 80069e4:	db01      	blt.n	80069ea <__sfputc_r+0x16>
 80069e6:	290a      	cmp	r1, #10
 80069e8:	d103      	bne.n	80069f2 <__sfputc_r+0x1e>
 80069ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 80069ee:	f000 b9df 	b.w	8006db0 <__swbuf_r>
 80069f2:	6813      	ldr	r3, [r2, #0]
 80069f4:	1c58      	adds	r0, r3, #1
 80069f6:	6010      	str	r0, [r2, #0]
 80069f8:	7019      	strb	r1, [r3, #0]
 80069fa:	4608      	mov	r0, r1
 80069fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006a00:	4770      	bx	lr

08006a02 <__sfputs_r>:
 8006a02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a04:	4606      	mov	r6, r0
 8006a06:	460f      	mov	r7, r1
 8006a08:	4614      	mov	r4, r2
 8006a0a:	18d5      	adds	r5, r2, r3
 8006a0c:	42ac      	cmp	r4, r5
 8006a0e:	d101      	bne.n	8006a14 <__sfputs_r+0x12>
 8006a10:	2000      	movs	r0, #0
 8006a12:	e007      	b.n	8006a24 <__sfputs_r+0x22>
 8006a14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a18:	463a      	mov	r2, r7
 8006a1a:	4630      	mov	r0, r6
 8006a1c:	f7ff ffda 	bl	80069d4 <__sfputc_r>
 8006a20:	1c43      	adds	r3, r0, #1
 8006a22:	d1f3      	bne.n	8006a0c <__sfputs_r+0xa>
 8006a24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006a28 <_vfiprintf_r>:
 8006a28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a2c:	460d      	mov	r5, r1
 8006a2e:	b09d      	sub	sp, #116	@ 0x74
 8006a30:	4614      	mov	r4, r2
 8006a32:	4698      	mov	r8, r3
 8006a34:	4606      	mov	r6, r0
 8006a36:	b118      	cbz	r0, 8006a40 <_vfiprintf_r+0x18>
 8006a38:	6a03      	ldr	r3, [r0, #32]
 8006a3a:	b90b      	cbnz	r3, 8006a40 <_vfiprintf_r+0x18>
 8006a3c:	f7fd fabc 	bl	8003fb8 <__sinit>
 8006a40:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006a42:	07d9      	lsls	r1, r3, #31
 8006a44:	d405      	bmi.n	8006a52 <_vfiprintf_r+0x2a>
 8006a46:	89ab      	ldrh	r3, [r5, #12]
 8006a48:	059a      	lsls	r2, r3, #22
 8006a4a:	d402      	bmi.n	8006a52 <_vfiprintf_r+0x2a>
 8006a4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006a4e:	f7fd fbdc 	bl	800420a <__retarget_lock_acquire_recursive>
 8006a52:	89ab      	ldrh	r3, [r5, #12]
 8006a54:	071b      	lsls	r3, r3, #28
 8006a56:	d501      	bpl.n	8006a5c <_vfiprintf_r+0x34>
 8006a58:	692b      	ldr	r3, [r5, #16]
 8006a5a:	b99b      	cbnz	r3, 8006a84 <_vfiprintf_r+0x5c>
 8006a5c:	4629      	mov	r1, r5
 8006a5e:	4630      	mov	r0, r6
 8006a60:	f000 f9e4 	bl	8006e2c <__swsetup_r>
 8006a64:	b170      	cbz	r0, 8006a84 <_vfiprintf_r+0x5c>
 8006a66:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006a68:	07dc      	lsls	r4, r3, #31
 8006a6a:	d504      	bpl.n	8006a76 <_vfiprintf_r+0x4e>
 8006a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8006a70:	b01d      	add	sp, #116	@ 0x74
 8006a72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a76:	89ab      	ldrh	r3, [r5, #12]
 8006a78:	0598      	lsls	r0, r3, #22
 8006a7a:	d4f7      	bmi.n	8006a6c <_vfiprintf_r+0x44>
 8006a7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006a7e:	f7fd fbc5 	bl	800420c <__retarget_lock_release_recursive>
 8006a82:	e7f3      	b.n	8006a6c <_vfiprintf_r+0x44>
 8006a84:	2300      	movs	r3, #0
 8006a86:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a88:	2320      	movs	r3, #32
 8006a8a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006a8e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006a92:	2330      	movs	r3, #48	@ 0x30
 8006a94:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006c44 <_vfiprintf_r+0x21c>
 8006a98:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006a9c:	f04f 0901 	mov.w	r9, #1
 8006aa0:	4623      	mov	r3, r4
 8006aa2:	469a      	mov	sl, r3
 8006aa4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006aa8:	b10a      	cbz	r2, 8006aae <_vfiprintf_r+0x86>
 8006aaa:	2a25      	cmp	r2, #37	@ 0x25
 8006aac:	d1f9      	bne.n	8006aa2 <_vfiprintf_r+0x7a>
 8006aae:	ebba 0b04 	subs.w	fp, sl, r4
 8006ab2:	d00b      	beq.n	8006acc <_vfiprintf_r+0xa4>
 8006ab4:	465b      	mov	r3, fp
 8006ab6:	4622      	mov	r2, r4
 8006ab8:	4629      	mov	r1, r5
 8006aba:	4630      	mov	r0, r6
 8006abc:	f7ff ffa1 	bl	8006a02 <__sfputs_r>
 8006ac0:	3001      	adds	r0, #1
 8006ac2:	f000 80a7 	beq.w	8006c14 <_vfiprintf_r+0x1ec>
 8006ac6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006ac8:	445a      	add	r2, fp
 8006aca:	9209      	str	r2, [sp, #36]	@ 0x24
 8006acc:	f89a 3000 	ldrb.w	r3, [sl]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	f000 809f 	beq.w	8006c14 <_vfiprintf_r+0x1ec>
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	f04f 32ff 	mov.w	r2, #4294967295
 8006adc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006ae0:	f10a 0a01 	add.w	sl, sl, #1
 8006ae4:	9304      	str	r3, [sp, #16]
 8006ae6:	9307      	str	r3, [sp, #28]
 8006ae8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006aec:	931a      	str	r3, [sp, #104]	@ 0x68
 8006aee:	4654      	mov	r4, sl
 8006af0:	2205      	movs	r2, #5
 8006af2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006af6:	4853      	ldr	r0, [pc, #332]	@ (8006c44 <_vfiprintf_r+0x21c>)
 8006af8:	f7f9 fb72 	bl	80001e0 <memchr>
 8006afc:	9a04      	ldr	r2, [sp, #16]
 8006afe:	b9d8      	cbnz	r0, 8006b38 <_vfiprintf_r+0x110>
 8006b00:	06d1      	lsls	r1, r2, #27
 8006b02:	bf44      	itt	mi
 8006b04:	2320      	movmi	r3, #32
 8006b06:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006b0a:	0713      	lsls	r3, r2, #28
 8006b0c:	bf44      	itt	mi
 8006b0e:	232b      	movmi	r3, #43	@ 0x2b
 8006b10:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006b14:	f89a 3000 	ldrb.w	r3, [sl]
 8006b18:	2b2a      	cmp	r3, #42	@ 0x2a
 8006b1a:	d015      	beq.n	8006b48 <_vfiprintf_r+0x120>
 8006b1c:	9a07      	ldr	r2, [sp, #28]
 8006b1e:	4654      	mov	r4, sl
 8006b20:	2000      	movs	r0, #0
 8006b22:	f04f 0c0a 	mov.w	ip, #10
 8006b26:	4621      	mov	r1, r4
 8006b28:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006b2c:	3b30      	subs	r3, #48	@ 0x30
 8006b2e:	2b09      	cmp	r3, #9
 8006b30:	d94b      	bls.n	8006bca <_vfiprintf_r+0x1a2>
 8006b32:	b1b0      	cbz	r0, 8006b62 <_vfiprintf_r+0x13a>
 8006b34:	9207      	str	r2, [sp, #28]
 8006b36:	e014      	b.n	8006b62 <_vfiprintf_r+0x13a>
 8006b38:	eba0 0308 	sub.w	r3, r0, r8
 8006b3c:	fa09 f303 	lsl.w	r3, r9, r3
 8006b40:	4313      	orrs	r3, r2
 8006b42:	9304      	str	r3, [sp, #16]
 8006b44:	46a2      	mov	sl, r4
 8006b46:	e7d2      	b.n	8006aee <_vfiprintf_r+0xc6>
 8006b48:	9b03      	ldr	r3, [sp, #12]
 8006b4a:	1d19      	adds	r1, r3, #4
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	9103      	str	r1, [sp, #12]
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	bfbb      	ittet	lt
 8006b54:	425b      	neglt	r3, r3
 8006b56:	f042 0202 	orrlt.w	r2, r2, #2
 8006b5a:	9307      	strge	r3, [sp, #28]
 8006b5c:	9307      	strlt	r3, [sp, #28]
 8006b5e:	bfb8      	it	lt
 8006b60:	9204      	strlt	r2, [sp, #16]
 8006b62:	7823      	ldrb	r3, [r4, #0]
 8006b64:	2b2e      	cmp	r3, #46	@ 0x2e
 8006b66:	d10a      	bne.n	8006b7e <_vfiprintf_r+0x156>
 8006b68:	7863      	ldrb	r3, [r4, #1]
 8006b6a:	2b2a      	cmp	r3, #42	@ 0x2a
 8006b6c:	d132      	bne.n	8006bd4 <_vfiprintf_r+0x1ac>
 8006b6e:	9b03      	ldr	r3, [sp, #12]
 8006b70:	1d1a      	adds	r2, r3, #4
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	9203      	str	r2, [sp, #12]
 8006b76:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006b7a:	3402      	adds	r4, #2
 8006b7c:	9305      	str	r3, [sp, #20]
 8006b7e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006c54 <_vfiprintf_r+0x22c>
 8006b82:	7821      	ldrb	r1, [r4, #0]
 8006b84:	2203      	movs	r2, #3
 8006b86:	4650      	mov	r0, sl
 8006b88:	f7f9 fb2a 	bl	80001e0 <memchr>
 8006b8c:	b138      	cbz	r0, 8006b9e <_vfiprintf_r+0x176>
 8006b8e:	9b04      	ldr	r3, [sp, #16]
 8006b90:	eba0 000a 	sub.w	r0, r0, sl
 8006b94:	2240      	movs	r2, #64	@ 0x40
 8006b96:	4082      	lsls	r2, r0
 8006b98:	4313      	orrs	r3, r2
 8006b9a:	3401      	adds	r4, #1
 8006b9c:	9304      	str	r3, [sp, #16]
 8006b9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ba2:	4829      	ldr	r0, [pc, #164]	@ (8006c48 <_vfiprintf_r+0x220>)
 8006ba4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006ba8:	2206      	movs	r2, #6
 8006baa:	f7f9 fb19 	bl	80001e0 <memchr>
 8006bae:	2800      	cmp	r0, #0
 8006bb0:	d03f      	beq.n	8006c32 <_vfiprintf_r+0x20a>
 8006bb2:	4b26      	ldr	r3, [pc, #152]	@ (8006c4c <_vfiprintf_r+0x224>)
 8006bb4:	bb1b      	cbnz	r3, 8006bfe <_vfiprintf_r+0x1d6>
 8006bb6:	9b03      	ldr	r3, [sp, #12]
 8006bb8:	3307      	adds	r3, #7
 8006bba:	f023 0307 	bic.w	r3, r3, #7
 8006bbe:	3308      	adds	r3, #8
 8006bc0:	9303      	str	r3, [sp, #12]
 8006bc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006bc4:	443b      	add	r3, r7
 8006bc6:	9309      	str	r3, [sp, #36]	@ 0x24
 8006bc8:	e76a      	b.n	8006aa0 <_vfiprintf_r+0x78>
 8006bca:	fb0c 3202 	mla	r2, ip, r2, r3
 8006bce:	460c      	mov	r4, r1
 8006bd0:	2001      	movs	r0, #1
 8006bd2:	e7a8      	b.n	8006b26 <_vfiprintf_r+0xfe>
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	3401      	adds	r4, #1
 8006bd8:	9305      	str	r3, [sp, #20]
 8006bda:	4619      	mov	r1, r3
 8006bdc:	f04f 0c0a 	mov.w	ip, #10
 8006be0:	4620      	mov	r0, r4
 8006be2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006be6:	3a30      	subs	r2, #48	@ 0x30
 8006be8:	2a09      	cmp	r2, #9
 8006bea:	d903      	bls.n	8006bf4 <_vfiprintf_r+0x1cc>
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d0c6      	beq.n	8006b7e <_vfiprintf_r+0x156>
 8006bf0:	9105      	str	r1, [sp, #20]
 8006bf2:	e7c4      	b.n	8006b7e <_vfiprintf_r+0x156>
 8006bf4:	fb0c 2101 	mla	r1, ip, r1, r2
 8006bf8:	4604      	mov	r4, r0
 8006bfa:	2301      	movs	r3, #1
 8006bfc:	e7f0      	b.n	8006be0 <_vfiprintf_r+0x1b8>
 8006bfe:	ab03      	add	r3, sp, #12
 8006c00:	9300      	str	r3, [sp, #0]
 8006c02:	462a      	mov	r2, r5
 8006c04:	4b12      	ldr	r3, [pc, #72]	@ (8006c50 <_vfiprintf_r+0x228>)
 8006c06:	a904      	add	r1, sp, #16
 8006c08:	4630      	mov	r0, r6
 8006c0a:	f7fc fb7d 	bl	8003308 <_printf_float>
 8006c0e:	4607      	mov	r7, r0
 8006c10:	1c78      	adds	r0, r7, #1
 8006c12:	d1d6      	bne.n	8006bc2 <_vfiprintf_r+0x19a>
 8006c14:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006c16:	07d9      	lsls	r1, r3, #31
 8006c18:	d405      	bmi.n	8006c26 <_vfiprintf_r+0x1fe>
 8006c1a:	89ab      	ldrh	r3, [r5, #12]
 8006c1c:	059a      	lsls	r2, r3, #22
 8006c1e:	d402      	bmi.n	8006c26 <_vfiprintf_r+0x1fe>
 8006c20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006c22:	f7fd faf3 	bl	800420c <__retarget_lock_release_recursive>
 8006c26:	89ab      	ldrh	r3, [r5, #12]
 8006c28:	065b      	lsls	r3, r3, #25
 8006c2a:	f53f af1f 	bmi.w	8006a6c <_vfiprintf_r+0x44>
 8006c2e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006c30:	e71e      	b.n	8006a70 <_vfiprintf_r+0x48>
 8006c32:	ab03      	add	r3, sp, #12
 8006c34:	9300      	str	r3, [sp, #0]
 8006c36:	462a      	mov	r2, r5
 8006c38:	4b05      	ldr	r3, [pc, #20]	@ (8006c50 <_vfiprintf_r+0x228>)
 8006c3a:	a904      	add	r1, sp, #16
 8006c3c:	4630      	mov	r0, r6
 8006c3e:	f7fc fdfb 	bl	8003838 <_printf_i>
 8006c42:	e7e4      	b.n	8006c0e <_vfiprintf_r+0x1e6>
 8006c44:	08007c99 	.word	0x08007c99
 8006c48:	08007ca3 	.word	0x08007ca3
 8006c4c:	08003309 	.word	0x08003309
 8006c50:	08006a03 	.word	0x08006a03
 8006c54:	08007c9f 	.word	0x08007c9f

08006c58 <__sflush_r>:
 8006c58:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006c5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c60:	0716      	lsls	r6, r2, #28
 8006c62:	4605      	mov	r5, r0
 8006c64:	460c      	mov	r4, r1
 8006c66:	d454      	bmi.n	8006d12 <__sflush_r+0xba>
 8006c68:	684b      	ldr	r3, [r1, #4]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	dc02      	bgt.n	8006c74 <__sflush_r+0x1c>
 8006c6e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	dd48      	ble.n	8006d06 <__sflush_r+0xae>
 8006c74:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006c76:	2e00      	cmp	r6, #0
 8006c78:	d045      	beq.n	8006d06 <__sflush_r+0xae>
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006c80:	682f      	ldr	r7, [r5, #0]
 8006c82:	6a21      	ldr	r1, [r4, #32]
 8006c84:	602b      	str	r3, [r5, #0]
 8006c86:	d030      	beq.n	8006cea <__sflush_r+0x92>
 8006c88:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006c8a:	89a3      	ldrh	r3, [r4, #12]
 8006c8c:	0759      	lsls	r1, r3, #29
 8006c8e:	d505      	bpl.n	8006c9c <__sflush_r+0x44>
 8006c90:	6863      	ldr	r3, [r4, #4]
 8006c92:	1ad2      	subs	r2, r2, r3
 8006c94:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006c96:	b10b      	cbz	r3, 8006c9c <__sflush_r+0x44>
 8006c98:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006c9a:	1ad2      	subs	r2, r2, r3
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006ca0:	6a21      	ldr	r1, [r4, #32]
 8006ca2:	4628      	mov	r0, r5
 8006ca4:	47b0      	blx	r6
 8006ca6:	1c43      	adds	r3, r0, #1
 8006ca8:	89a3      	ldrh	r3, [r4, #12]
 8006caa:	d106      	bne.n	8006cba <__sflush_r+0x62>
 8006cac:	6829      	ldr	r1, [r5, #0]
 8006cae:	291d      	cmp	r1, #29
 8006cb0:	d82b      	bhi.n	8006d0a <__sflush_r+0xb2>
 8006cb2:	4a2a      	ldr	r2, [pc, #168]	@ (8006d5c <__sflush_r+0x104>)
 8006cb4:	410a      	asrs	r2, r1
 8006cb6:	07d6      	lsls	r6, r2, #31
 8006cb8:	d427      	bmi.n	8006d0a <__sflush_r+0xb2>
 8006cba:	2200      	movs	r2, #0
 8006cbc:	6062      	str	r2, [r4, #4]
 8006cbe:	04d9      	lsls	r1, r3, #19
 8006cc0:	6922      	ldr	r2, [r4, #16]
 8006cc2:	6022      	str	r2, [r4, #0]
 8006cc4:	d504      	bpl.n	8006cd0 <__sflush_r+0x78>
 8006cc6:	1c42      	adds	r2, r0, #1
 8006cc8:	d101      	bne.n	8006cce <__sflush_r+0x76>
 8006cca:	682b      	ldr	r3, [r5, #0]
 8006ccc:	b903      	cbnz	r3, 8006cd0 <__sflush_r+0x78>
 8006cce:	6560      	str	r0, [r4, #84]	@ 0x54
 8006cd0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006cd2:	602f      	str	r7, [r5, #0]
 8006cd4:	b1b9      	cbz	r1, 8006d06 <__sflush_r+0xae>
 8006cd6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006cda:	4299      	cmp	r1, r3
 8006cdc:	d002      	beq.n	8006ce4 <__sflush_r+0x8c>
 8006cde:	4628      	mov	r0, r5
 8006ce0:	f7fe f8ea 	bl	8004eb8 <_free_r>
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	6363      	str	r3, [r4, #52]	@ 0x34
 8006ce8:	e00d      	b.n	8006d06 <__sflush_r+0xae>
 8006cea:	2301      	movs	r3, #1
 8006cec:	4628      	mov	r0, r5
 8006cee:	47b0      	blx	r6
 8006cf0:	4602      	mov	r2, r0
 8006cf2:	1c50      	adds	r0, r2, #1
 8006cf4:	d1c9      	bne.n	8006c8a <__sflush_r+0x32>
 8006cf6:	682b      	ldr	r3, [r5, #0]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d0c6      	beq.n	8006c8a <__sflush_r+0x32>
 8006cfc:	2b1d      	cmp	r3, #29
 8006cfe:	d001      	beq.n	8006d04 <__sflush_r+0xac>
 8006d00:	2b16      	cmp	r3, #22
 8006d02:	d11e      	bne.n	8006d42 <__sflush_r+0xea>
 8006d04:	602f      	str	r7, [r5, #0]
 8006d06:	2000      	movs	r0, #0
 8006d08:	e022      	b.n	8006d50 <__sflush_r+0xf8>
 8006d0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006d0e:	b21b      	sxth	r3, r3
 8006d10:	e01b      	b.n	8006d4a <__sflush_r+0xf2>
 8006d12:	690f      	ldr	r7, [r1, #16]
 8006d14:	2f00      	cmp	r7, #0
 8006d16:	d0f6      	beq.n	8006d06 <__sflush_r+0xae>
 8006d18:	0793      	lsls	r3, r2, #30
 8006d1a:	680e      	ldr	r6, [r1, #0]
 8006d1c:	bf08      	it	eq
 8006d1e:	694b      	ldreq	r3, [r1, #20]
 8006d20:	600f      	str	r7, [r1, #0]
 8006d22:	bf18      	it	ne
 8006d24:	2300      	movne	r3, #0
 8006d26:	eba6 0807 	sub.w	r8, r6, r7
 8006d2a:	608b      	str	r3, [r1, #8]
 8006d2c:	f1b8 0f00 	cmp.w	r8, #0
 8006d30:	dde9      	ble.n	8006d06 <__sflush_r+0xae>
 8006d32:	6a21      	ldr	r1, [r4, #32]
 8006d34:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006d36:	4643      	mov	r3, r8
 8006d38:	463a      	mov	r2, r7
 8006d3a:	4628      	mov	r0, r5
 8006d3c:	47b0      	blx	r6
 8006d3e:	2800      	cmp	r0, #0
 8006d40:	dc08      	bgt.n	8006d54 <__sflush_r+0xfc>
 8006d42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006d4a:	81a3      	strh	r3, [r4, #12]
 8006d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8006d50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d54:	4407      	add	r7, r0
 8006d56:	eba8 0800 	sub.w	r8, r8, r0
 8006d5a:	e7e7      	b.n	8006d2c <__sflush_r+0xd4>
 8006d5c:	dfbffffe 	.word	0xdfbffffe

08006d60 <_fflush_r>:
 8006d60:	b538      	push	{r3, r4, r5, lr}
 8006d62:	690b      	ldr	r3, [r1, #16]
 8006d64:	4605      	mov	r5, r0
 8006d66:	460c      	mov	r4, r1
 8006d68:	b913      	cbnz	r3, 8006d70 <_fflush_r+0x10>
 8006d6a:	2500      	movs	r5, #0
 8006d6c:	4628      	mov	r0, r5
 8006d6e:	bd38      	pop	{r3, r4, r5, pc}
 8006d70:	b118      	cbz	r0, 8006d7a <_fflush_r+0x1a>
 8006d72:	6a03      	ldr	r3, [r0, #32]
 8006d74:	b90b      	cbnz	r3, 8006d7a <_fflush_r+0x1a>
 8006d76:	f7fd f91f 	bl	8003fb8 <__sinit>
 8006d7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d0f3      	beq.n	8006d6a <_fflush_r+0xa>
 8006d82:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006d84:	07d0      	lsls	r0, r2, #31
 8006d86:	d404      	bmi.n	8006d92 <_fflush_r+0x32>
 8006d88:	0599      	lsls	r1, r3, #22
 8006d8a:	d402      	bmi.n	8006d92 <_fflush_r+0x32>
 8006d8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006d8e:	f7fd fa3c 	bl	800420a <__retarget_lock_acquire_recursive>
 8006d92:	4628      	mov	r0, r5
 8006d94:	4621      	mov	r1, r4
 8006d96:	f7ff ff5f 	bl	8006c58 <__sflush_r>
 8006d9a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006d9c:	07da      	lsls	r2, r3, #31
 8006d9e:	4605      	mov	r5, r0
 8006da0:	d4e4      	bmi.n	8006d6c <_fflush_r+0xc>
 8006da2:	89a3      	ldrh	r3, [r4, #12]
 8006da4:	059b      	lsls	r3, r3, #22
 8006da6:	d4e1      	bmi.n	8006d6c <_fflush_r+0xc>
 8006da8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006daa:	f7fd fa2f 	bl	800420c <__retarget_lock_release_recursive>
 8006dae:	e7dd      	b.n	8006d6c <_fflush_r+0xc>

08006db0 <__swbuf_r>:
 8006db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006db2:	460e      	mov	r6, r1
 8006db4:	4614      	mov	r4, r2
 8006db6:	4605      	mov	r5, r0
 8006db8:	b118      	cbz	r0, 8006dc2 <__swbuf_r+0x12>
 8006dba:	6a03      	ldr	r3, [r0, #32]
 8006dbc:	b90b      	cbnz	r3, 8006dc2 <__swbuf_r+0x12>
 8006dbe:	f7fd f8fb 	bl	8003fb8 <__sinit>
 8006dc2:	69a3      	ldr	r3, [r4, #24]
 8006dc4:	60a3      	str	r3, [r4, #8]
 8006dc6:	89a3      	ldrh	r3, [r4, #12]
 8006dc8:	071a      	lsls	r2, r3, #28
 8006dca:	d501      	bpl.n	8006dd0 <__swbuf_r+0x20>
 8006dcc:	6923      	ldr	r3, [r4, #16]
 8006dce:	b943      	cbnz	r3, 8006de2 <__swbuf_r+0x32>
 8006dd0:	4621      	mov	r1, r4
 8006dd2:	4628      	mov	r0, r5
 8006dd4:	f000 f82a 	bl	8006e2c <__swsetup_r>
 8006dd8:	b118      	cbz	r0, 8006de2 <__swbuf_r+0x32>
 8006dda:	f04f 37ff 	mov.w	r7, #4294967295
 8006dde:	4638      	mov	r0, r7
 8006de0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006de2:	6823      	ldr	r3, [r4, #0]
 8006de4:	6922      	ldr	r2, [r4, #16]
 8006de6:	1a98      	subs	r0, r3, r2
 8006de8:	6963      	ldr	r3, [r4, #20]
 8006dea:	b2f6      	uxtb	r6, r6
 8006dec:	4283      	cmp	r3, r0
 8006dee:	4637      	mov	r7, r6
 8006df0:	dc05      	bgt.n	8006dfe <__swbuf_r+0x4e>
 8006df2:	4621      	mov	r1, r4
 8006df4:	4628      	mov	r0, r5
 8006df6:	f7ff ffb3 	bl	8006d60 <_fflush_r>
 8006dfa:	2800      	cmp	r0, #0
 8006dfc:	d1ed      	bne.n	8006dda <__swbuf_r+0x2a>
 8006dfe:	68a3      	ldr	r3, [r4, #8]
 8006e00:	3b01      	subs	r3, #1
 8006e02:	60a3      	str	r3, [r4, #8]
 8006e04:	6823      	ldr	r3, [r4, #0]
 8006e06:	1c5a      	adds	r2, r3, #1
 8006e08:	6022      	str	r2, [r4, #0]
 8006e0a:	701e      	strb	r6, [r3, #0]
 8006e0c:	6962      	ldr	r2, [r4, #20]
 8006e0e:	1c43      	adds	r3, r0, #1
 8006e10:	429a      	cmp	r2, r3
 8006e12:	d004      	beq.n	8006e1e <__swbuf_r+0x6e>
 8006e14:	89a3      	ldrh	r3, [r4, #12]
 8006e16:	07db      	lsls	r3, r3, #31
 8006e18:	d5e1      	bpl.n	8006dde <__swbuf_r+0x2e>
 8006e1a:	2e0a      	cmp	r6, #10
 8006e1c:	d1df      	bne.n	8006dde <__swbuf_r+0x2e>
 8006e1e:	4621      	mov	r1, r4
 8006e20:	4628      	mov	r0, r5
 8006e22:	f7ff ff9d 	bl	8006d60 <_fflush_r>
 8006e26:	2800      	cmp	r0, #0
 8006e28:	d0d9      	beq.n	8006dde <__swbuf_r+0x2e>
 8006e2a:	e7d6      	b.n	8006dda <__swbuf_r+0x2a>

08006e2c <__swsetup_r>:
 8006e2c:	b538      	push	{r3, r4, r5, lr}
 8006e2e:	4b29      	ldr	r3, [pc, #164]	@ (8006ed4 <__swsetup_r+0xa8>)
 8006e30:	4605      	mov	r5, r0
 8006e32:	6818      	ldr	r0, [r3, #0]
 8006e34:	460c      	mov	r4, r1
 8006e36:	b118      	cbz	r0, 8006e40 <__swsetup_r+0x14>
 8006e38:	6a03      	ldr	r3, [r0, #32]
 8006e3a:	b90b      	cbnz	r3, 8006e40 <__swsetup_r+0x14>
 8006e3c:	f7fd f8bc 	bl	8003fb8 <__sinit>
 8006e40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e44:	0719      	lsls	r1, r3, #28
 8006e46:	d422      	bmi.n	8006e8e <__swsetup_r+0x62>
 8006e48:	06da      	lsls	r2, r3, #27
 8006e4a:	d407      	bmi.n	8006e5c <__swsetup_r+0x30>
 8006e4c:	2209      	movs	r2, #9
 8006e4e:	602a      	str	r2, [r5, #0]
 8006e50:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e54:	81a3      	strh	r3, [r4, #12]
 8006e56:	f04f 30ff 	mov.w	r0, #4294967295
 8006e5a:	e033      	b.n	8006ec4 <__swsetup_r+0x98>
 8006e5c:	0758      	lsls	r0, r3, #29
 8006e5e:	d512      	bpl.n	8006e86 <__swsetup_r+0x5a>
 8006e60:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006e62:	b141      	cbz	r1, 8006e76 <__swsetup_r+0x4a>
 8006e64:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006e68:	4299      	cmp	r1, r3
 8006e6a:	d002      	beq.n	8006e72 <__swsetup_r+0x46>
 8006e6c:	4628      	mov	r0, r5
 8006e6e:	f7fe f823 	bl	8004eb8 <_free_r>
 8006e72:	2300      	movs	r3, #0
 8006e74:	6363      	str	r3, [r4, #52]	@ 0x34
 8006e76:	89a3      	ldrh	r3, [r4, #12]
 8006e78:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006e7c:	81a3      	strh	r3, [r4, #12]
 8006e7e:	2300      	movs	r3, #0
 8006e80:	6063      	str	r3, [r4, #4]
 8006e82:	6923      	ldr	r3, [r4, #16]
 8006e84:	6023      	str	r3, [r4, #0]
 8006e86:	89a3      	ldrh	r3, [r4, #12]
 8006e88:	f043 0308 	orr.w	r3, r3, #8
 8006e8c:	81a3      	strh	r3, [r4, #12]
 8006e8e:	6923      	ldr	r3, [r4, #16]
 8006e90:	b94b      	cbnz	r3, 8006ea6 <__swsetup_r+0x7a>
 8006e92:	89a3      	ldrh	r3, [r4, #12]
 8006e94:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006e98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e9c:	d003      	beq.n	8006ea6 <__swsetup_r+0x7a>
 8006e9e:	4621      	mov	r1, r4
 8006ea0:	4628      	mov	r0, r5
 8006ea2:	f000 fc5d 	bl	8007760 <__smakebuf_r>
 8006ea6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006eaa:	f013 0201 	ands.w	r2, r3, #1
 8006eae:	d00a      	beq.n	8006ec6 <__swsetup_r+0x9a>
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	60a2      	str	r2, [r4, #8]
 8006eb4:	6962      	ldr	r2, [r4, #20]
 8006eb6:	4252      	negs	r2, r2
 8006eb8:	61a2      	str	r2, [r4, #24]
 8006eba:	6922      	ldr	r2, [r4, #16]
 8006ebc:	b942      	cbnz	r2, 8006ed0 <__swsetup_r+0xa4>
 8006ebe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006ec2:	d1c5      	bne.n	8006e50 <__swsetup_r+0x24>
 8006ec4:	bd38      	pop	{r3, r4, r5, pc}
 8006ec6:	0799      	lsls	r1, r3, #30
 8006ec8:	bf58      	it	pl
 8006eca:	6962      	ldrpl	r2, [r4, #20]
 8006ecc:	60a2      	str	r2, [r4, #8]
 8006ece:	e7f4      	b.n	8006eba <__swsetup_r+0x8e>
 8006ed0:	2000      	movs	r0, #0
 8006ed2:	e7f7      	b.n	8006ec4 <__swsetup_r+0x98>
 8006ed4:	20000018 	.word	0x20000018

08006ed8 <memmove>:
 8006ed8:	4288      	cmp	r0, r1
 8006eda:	b510      	push	{r4, lr}
 8006edc:	eb01 0402 	add.w	r4, r1, r2
 8006ee0:	d902      	bls.n	8006ee8 <memmove+0x10>
 8006ee2:	4284      	cmp	r4, r0
 8006ee4:	4623      	mov	r3, r4
 8006ee6:	d807      	bhi.n	8006ef8 <memmove+0x20>
 8006ee8:	1e43      	subs	r3, r0, #1
 8006eea:	42a1      	cmp	r1, r4
 8006eec:	d008      	beq.n	8006f00 <memmove+0x28>
 8006eee:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006ef2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006ef6:	e7f8      	b.n	8006eea <memmove+0x12>
 8006ef8:	4402      	add	r2, r0
 8006efa:	4601      	mov	r1, r0
 8006efc:	428a      	cmp	r2, r1
 8006efe:	d100      	bne.n	8006f02 <memmove+0x2a>
 8006f00:	bd10      	pop	{r4, pc}
 8006f02:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006f06:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006f0a:	e7f7      	b.n	8006efc <memmove+0x24>

08006f0c <strncmp>:
 8006f0c:	b510      	push	{r4, lr}
 8006f0e:	b16a      	cbz	r2, 8006f2c <strncmp+0x20>
 8006f10:	3901      	subs	r1, #1
 8006f12:	1884      	adds	r4, r0, r2
 8006f14:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006f18:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8006f1c:	429a      	cmp	r2, r3
 8006f1e:	d103      	bne.n	8006f28 <strncmp+0x1c>
 8006f20:	42a0      	cmp	r0, r4
 8006f22:	d001      	beq.n	8006f28 <strncmp+0x1c>
 8006f24:	2a00      	cmp	r2, #0
 8006f26:	d1f5      	bne.n	8006f14 <strncmp+0x8>
 8006f28:	1ad0      	subs	r0, r2, r3
 8006f2a:	bd10      	pop	{r4, pc}
 8006f2c:	4610      	mov	r0, r2
 8006f2e:	e7fc      	b.n	8006f2a <strncmp+0x1e>

08006f30 <_sbrk_r>:
 8006f30:	b538      	push	{r3, r4, r5, lr}
 8006f32:	4d06      	ldr	r5, [pc, #24]	@ (8006f4c <_sbrk_r+0x1c>)
 8006f34:	2300      	movs	r3, #0
 8006f36:	4604      	mov	r4, r0
 8006f38:	4608      	mov	r0, r1
 8006f3a:	602b      	str	r3, [r5, #0]
 8006f3c:	f7fa faa0 	bl	8001480 <_sbrk>
 8006f40:	1c43      	adds	r3, r0, #1
 8006f42:	d102      	bne.n	8006f4a <_sbrk_r+0x1a>
 8006f44:	682b      	ldr	r3, [r5, #0]
 8006f46:	b103      	cbz	r3, 8006f4a <_sbrk_r+0x1a>
 8006f48:	6023      	str	r3, [r4, #0]
 8006f4a:	bd38      	pop	{r3, r4, r5, pc}
 8006f4c:	200003f4 	.word	0x200003f4

08006f50 <memcpy>:
 8006f50:	440a      	add	r2, r1
 8006f52:	4291      	cmp	r1, r2
 8006f54:	f100 33ff 	add.w	r3, r0, #4294967295
 8006f58:	d100      	bne.n	8006f5c <memcpy+0xc>
 8006f5a:	4770      	bx	lr
 8006f5c:	b510      	push	{r4, lr}
 8006f5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f62:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006f66:	4291      	cmp	r1, r2
 8006f68:	d1f9      	bne.n	8006f5e <memcpy+0xe>
 8006f6a:	bd10      	pop	{r4, pc}
 8006f6c:	0000      	movs	r0, r0
	...

08006f70 <nan>:
 8006f70:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8006f78 <nan+0x8>
 8006f74:	4770      	bx	lr
 8006f76:	bf00      	nop
 8006f78:	00000000 	.word	0x00000000
 8006f7c:	7ff80000 	.word	0x7ff80000

08006f80 <__assert_func>:
 8006f80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006f82:	4614      	mov	r4, r2
 8006f84:	461a      	mov	r2, r3
 8006f86:	4b09      	ldr	r3, [pc, #36]	@ (8006fac <__assert_func+0x2c>)
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	4605      	mov	r5, r0
 8006f8c:	68d8      	ldr	r0, [r3, #12]
 8006f8e:	b954      	cbnz	r4, 8006fa6 <__assert_func+0x26>
 8006f90:	4b07      	ldr	r3, [pc, #28]	@ (8006fb0 <__assert_func+0x30>)
 8006f92:	461c      	mov	r4, r3
 8006f94:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006f98:	9100      	str	r1, [sp, #0]
 8006f9a:	462b      	mov	r3, r5
 8006f9c:	4905      	ldr	r1, [pc, #20]	@ (8006fb4 <__assert_func+0x34>)
 8006f9e:	f000 fba7 	bl	80076f0 <fiprintf>
 8006fa2:	f000 fc3b 	bl	800781c <abort>
 8006fa6:	4b04      	ldr	r3, [pc, #16]	@ (8006fb8 <__assert_func+0x38>)
 8006fa8:	e7f4      	b.n	8006f94 <__assert_func+0x14>
 8006faa:	bf00      	nop
 8006fac:	20000018 	.word	0x20000018
 8006fb0:	08007ced 	.word	0x08007ced
 8006fb4:	08007cbf 	.word	0x08007cbf
 8006fb8:	08007cb2 	.word	0x08007cb2

08006fbc <_calloc_r>:
 8006fbc:	b570      	push	{r4, r5, r6, lr}
 8006fbe:	fba1 5402 	umull	r5, r4, r1, r2
 8006fc2:	b93c      	cbnz	r4, 8006fd4 <_calloc_r+0x18>
 8006fc4:	4629      	mov	r1, r5
 8006fc6:	f7fd ffeb 	bl	8004fa0 <_malloc_r>
 8006fca:	4606      	mov	r6, r0
 8006fcc:	b928      	cbnz	r0, 8006fda <_calloc_r+0x1e>
 8006fce:	2600      	movs	r6, #0
 8006fd0:	4630      	mov	r0, r6
 8006fd2:	bd70      	pop	{r4, r5, r6, pc}
 8006fd4:	220c      	movs	r2, #12
 8006fd6:	6002      	str	r2, [r0, #0]
 8006fd8:	e7f9      	b.n	8006fce <_calloc_r+0x12>
 8006fda:	462a      	mov	r2, r5
 8006fdc:	4621      	mov	r1, r4
 8006fde:	f7fd f896 	bl	800410e <memset>
 8006fe2:	e7f5      	b.n	8006fd0 <_calloc_r+0x14>

08006fe4 <rshift>:
 8006fe4:	6903      	ldr	r3, [r0, #16]
 8006fe6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8006fea:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006fee:	ea4f 1261 	mov.w	r2, r1, asr #5
 8006ff2:	f100 0414 	add.w	r4, r0, #20
 8006ff6:	dd45      	ble.n	8007084 <rshift+0xa0>
 8006ff8:	f011 011f 	ands.w	r1, r1, #31
 8006ffc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007000:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007004:	d10c      	bne.n	8007020 <rshift+0x3c>
 8007006:	f100 0710 	add.w	r7, r0, #16
 800700a:	4629      	mov	r1, r5
 800700c:	42b1      	cmp	r1, r6
 800700e:	d334      	bcc.n	800707a <rshift+0x96>
 8007010:	1a9b      	subs	r3, r3, r2
 8007012:	009b      	lsls	r3, r3, #2
 8007014:	1eea      	subs	r2, r5, #3
 8007016:	4296      	cmp	r6, r2
 8007018:	bf38      	it	cc
 800701a:	2300      	movcc	r3, #0
 800701c:	4423      	add	r3, r4
 800701e:	e015      	b.n	800704c <rshift+0x68>
 8007020:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007024:	f1c1 0820 	rsb	r8, r1, #32
 8007028:	40cf      	lsrs	r7, r1
 800702a:	f105 0e04 	add.w	lr, r5, #4
 800702e:	46a1      	mov	r9, r4
 8007030:	4576      	cmp	r6, lr
 8007032:	46f4      	mov	ip, lr
 8007034:	d815      	bhi.n	8007062 <rshift+0x7e>
 8007036:	1a9a      	subs	r2, r3, r2
 8007038:	0092      	lsls	r2, r2, #2
 800703a:	3a04      	subs	r2, #4
 800703c:	3501      	adds	r5, #1
 800703e:	42ae      	cmp	r6, r5
 8007040:	bf38      	it	cc
 8007042:	2200      	movcc	r2, #0
 8007044:	18a3      	adds	r3, r4, r2
 8007046:	50a7      	str	r7, [r4, r2]
 8007048:	b107      	cbz	r7, 800704c <rshift+0x68>
 800704a:	3304      	adds	r3, #4
 800704c:	1b1a      	subs	r2, r3, r4
 800704e:	42a3      	cmp	r3, r4
 8007050:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007054:	bf08      	it	eq
 8007056:	2300      	moveq	r3, #0
 8007058:	6102      	str	r2, [r0, #16]
 800705a:	bf08      	it	eq
 800705c:	6143      	streq	r3, [r0, #20]
 800705e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007062:	f8dc c000 	ldr.w	ip, [ip]
 8007066:	fa0c fc08 	lsl.w	ip, ip, r8
 800706a:	ea4c 0707 	orr.w	r7, ip, r7
 800706e:	f849 7b04 	str.w	r7, [r9], #4
 8007072:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007076:	40cf      	lsrs	r7, r1
 8007078:	e7da      	b.n	8007030 <rshift+0x4c>
 800707a:	f851 cb04 	ldr.w	ip, [r1], #4
 800707e:	f847 cf04 	str.w	ip, [r7, #4]!
 8007082:	e7c3      	b.n	800700c <rshift+0x28>
 8007084:	4623      	mov	r3, r4
 8007086:	e7e1      	b.n	800704c <rshift+0x68>

08007088 <__hexdig_fun>:
 8007088:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800708c:	2b09      	cmp	r3, #9
 800708e:	d802      	bhi.n	8007096 <__hexdig_fun+0xe>
 8007090:	3820      	subs	r0, #32
 8007092:	b2c0      	uxtb	r0, r0
 8007094:	4770      	bx	lr
 8007096:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800709a:	2b05      	cmp	r3, #5
 800709c:	d801      	bhi.n	80070a2 <__hexdig_fun+0x1a>
 800709e:	3847      	subs	r0, #71	@ 0x47
 80070a0:	e7f7      	b.n	8007092 <__hexdig_fun+0xa>
 80070a2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80070a6:	2b05      	cmp	r3, #5
 80070a8:	d801      	bhi.n	80070ae <__hexdig_fun+0x26>
 80070aa:	3827      	subs	r0, #39	@ 0x27
 80070ac:	e7f1      	b.n	8007092 <__hexdig_fun+0xa>
 80070ae:	2000      	movs	r0, #0
 80070b0:	4770      	bx	lr
	...

080070b4 <__gethex>:
 80070b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070b8:	b085      	sub	sp, #20
 80070ba:	468a      	mov	sl, r1
 80070bc:	9302      	str	r3, [sp, #8]
 80070be:	680b      	ldr	r3, [r1, #0]
 80070c0:	9001      	str	r0, [sp, #4]
 80070c2:	4690      	mov	r8, r2
 80070c4:	1c9c      	adds	r4, r3, #2
 80070c6:	46a1      	mov	r9, r4
 80070c8:	f814 0b01 	ldrb.w	r0, [r4], #1
 80070cc:	2830      	cmp	r0, #48	@ 0x30
 80070ce:	d0fa      	beq.n	80070c6 <__gethex+0x12>
 80070d0:	eba9 0303 	sub.w	r3, r9, r3
 80070d4:	f1a3 0b02 	sub.w	fp, r3, #2
 80070d8:	f7ff ffd6 	bl	8007088 <__hexdig_fun>
 80070dc:	4605      	mov	r5, r0
 80070de:	2800      	cmp	r0, #0
 80070e0:	d168      	bne.n	80071b4 <__gethex+0x100>
 80070e2:	49a0      	ldr	r1, [pc, #640]	@ (8007364 <__gethex+0x2b0>)
 80070e4:	2201      	movs	r2, #1
 80070e6:	4648      	mov	r0, r9
 80070e8:	f7ff ff10 	bl	8006f0c <strncmp>
 80070ec:	4607      	mov	r7, r0
 80070ee:	2800      	cmp	r0, #0
 80070f0:	d167      	bne.n	80071c2 <__gethex+0x10e>
 80070f2:	f899 0001 	ldrb.w	r0, [r9, #1]
 80070f6:	4626      	mov	r6, r4
 80070f8:	f7ff ffc6 	bl	8007088 <__hexdig_fun>
 80070fc:	2800      	cmp	r0, #0
 80070fe:	d062      	beq.n	80071c6 <__gethex+0x112>
 8007100:	4623      	mov	r3, r4
 8007102:	7818      	ldrb	r0, [r3, #0]
 8007104:	2830      	cmp	r0, #48	@ 0x30
 8007106:	4699      	mov	r9, r3
 8007108:	f103 0301 	add.w	r3, r3, #1
 800710c:	d0f9      	beq.n	8007102 <__gethex+0x4e>
 800710e:	f7ff ffbb 	bl	8007088 <__hexdig_fun>
 8007112:	fab0 f580 	clz	r5, r0
 8007116:	096d      	lsrs	r5, r5, #5
 8007118:	f04f 0b01 	mov.w	fp, #1
 800711c:	464a      	mov	r2, r9
 800711e:	4616      	mov	r6, r2
 8007120:	3201      	adds	r2, #1
 8007122:	7830      	ldrb	r0, [r6, #0]
 8007124:	f7ff ffb0 	bl	8007088 <__hexdig_fun>
 8007128:	2800      	cmp	r0, #0
 800712a:	d1f8      	bne.n	800711e <__gethex+0x6a>
 800712c:	498d      	ldr	r1, [pc, #564]	@ (8007364 <__gethex+0x2b0>)
 800712e:	2201      	movs	r2, #1
 8007130:	4630      	mov	r0, r6
 8007132:	f7ff feeb 	bl	8006f0c <strncmp>
 8007136:	2800      	cmp	r0, #0
 8007138:	d13f      	bne.n	80071ba <__gethex+0x106>
 800713a:	b944      	cbnz	r4, 800714e <__gethex+0x9a>
 800713c:	1c74      	adds	r4, r6, #1
 800713e:	4622      	mov	r2, r4
 8007140:	4616      	mov	r6, r2
 8007142:	3201      	adds	r2, #1
 8007144:	7830      	ldrb	r0, [r6, #0]
 8007146:	f7ff ff9f 	bl	8007088 <__hexdig_fun>
 800714a:	2800      	cmp	r0, #0
 800714c:	d1f8      	bne.n	8007140 <__gethex+0x8c>
 800714e:	1ba4      	subs	r4, r4, r6
 8007150:	00a7      	lsls	r7, r4, #2
 8007152:	7833      	ldrb	r3, [r6, #0]
 8007154:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8007158:	2b50      	cmp	r3, #80	@ 0x50
 800715a:	d13e      	bne.n	80071da <__gethex+0x126>
 800715c:	7873      	ldrb	r3, [r6, #1]
 800715e:	2b2b      	cmp	r3, #43	@ 0x2b
 8007160:	d033      	beq.n	80071ca <__gethex+0x116>
 8007162:	2b2d      	cmp	r3, #45	@ 0x2d
 8007164:	d034      	beq.n	80071d0 <__gethex+0x11c>
 8007166:	1c71      	adds	r1, r6, #1
 8007168:	2400      	movs	r4, #0
 800716a:	7808      	ldrb	r0, [r1, #0]
 800716c:	f7ff ff8c 	bl	8007088 <__hexdig_fun>
 8007170:	1e43      	subs	r3, r0, #1
 8007172:	b2db      	uxtb	r3, r3
 8007174:	2b18      	cmp	r3, #24
 8007176:	d830      	bhi.n	80071da <__gethex+0x126>
 8007178:	f1a0 0210 	sub.w	r2, r0, #16
 800717c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007180:	f7ff ff82 	bl	8007088 <__hexdig_fun>
 8007184:	f100 3cff 	add.w	ip, r0, #4294967295
 8007188:	fa5f fc8c 	uxtb.w	ip, ip
 800718c:	f1bc 0f18 	cmp.w	ip, #24
 8007190:	f04f 030a 	mov.w	r3, #10
 8007194:	d91e      	bls.n	80071d4 <__gethex+0x120>
 8007196:	b104      	cbz	r4, 800719a <__gethex+0xe6>
 8007198:	4252      	negs	r2, r2
 800719a:	4417      	add	r7, r2
 800719c:	f8ca 1000 	str.w	r1, [sl]
 80071a0:	b1ed      	cbz	r5, 80071de <__gethex+0x12a>
 80071a2:	f1bb 0f00 	cmp.w	fp, #0
 80071a6:	bf0c      	ite	eq
 80071a8:	2506      	moveq	r5, #6
 80071aa:	2500      	movne	r5, #0
 80071ac:	4628      	mov	r0, r5
 80071ae:	b005      	add	sp, #20
 80071b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071b4:	2500      	movs	r5, #0
 80071b6:	462c      	mov	r4, r5
 80071b8:	e7b0      	b.n	800711c <__gethex+0x68>
 80071ba:	2c00      	cmp	r4, #0
 80071bc:	d1c7      	bne.n	800714e <__gethex+0x9a>
 80071be:	4627      	mov	r7, r4
 80071c0:	e7c7      	b.n	8007152 <__gethex+0x9e>
 80071c2:	464e      	mov	r6, r9
 80071c4:	462f      	mov	r7, r5
 80071c6:	2501      	movs	r5, #1
 80071c8:	e7c3      	b.n	8007152 <__gethex+0x9e>
 80071ca:	2400      	movs	r4, #0
 80071cc:	1cb1      	adds	r1, r6, #2
 80071ce:	e7cc      	b.n	800716a <__gethex+0xb6>
 80071d0:	2401      	movs	r4, #1
 80071d2:	e7fb      	b.n	80071cc <__gethex+0x118>
 80071d4:	fb03 0002 	mla	r0, r3, r2, r0
 80071d8:	e7ce      	b.n	8007178 <__gethex+0xc4>
 80071da:	4631      	mov	r1, r6
 80071dc:	e7de      	b.n	800719c <__gethex+0xe8>
 80071de:	eba6 0309 	sub.w	r3, r6, r9
 80071e2:	3b01      	subs	r3, #1
 80071e4:	4629      	mov	r1, r5
 80071e6:	2b07      	cmp	r3, #7
 80071e8:	dc0a      	bgt.n	8007200 <__gethex+0x14c>
 80071ea:	9801      	ldr	r0, [sp, #4]
 80071ec:	f7fd ff64 	bl	80050b8 <_Balloc>
 80071f0:	4604      	mov	r4, r0
 80071f2:	b940      	cbnz	r0, 8007206 <__gethex+0x152>
 80071f4:	4b5c      	ldr	r3, [pc, #368]	@ (8007368 <__gethex+0x2b4>)
 80071f6:	4602      	mov	r2, r0
 80071f8:	21e4      	movs	r1, #228	@ 0xe4
 80071fa:	485c      	ldr	r0, [pc, #368]	@ (800736c <__gethex+0x2b8>)
 80071fc:	f7ff fec0 	bl	8006f80 <__assert_func>
 8007200:	3101      	adds	r1, #1
 8007202:	105b      	asrs	r3, r3, #1
 8007204:	e7ef      	b.n	80071e6 <__gethex+0x132>
 8007206:	f100 0a14 	add.w	sl, r0, #20
 800720a:	2300      	movs	r3, #0
 800720c:	4655      	mov	r5, sl
 800720e:	469b      	mov	fp, r3
 8007210:	45b1      	cmp	r9, r6
 8007212:	d337      	bcc.n	8007284 <__gethex+0x1d0>
 8007214:	f845 bb04 	str.w	fp, [r5], #4
 8007218:	eba5 050a 	sub.w	r5, r5, sl
 800721c:	10ad      	asrs	r5, r5, #2
 800721e:	6125      	str	r5, [r4, #16]
 8007220:	4658      	mov	r0, fp
 8007222:	f7fe f83b 	bl	800529c <__hi0bits>
 8007226:	016d      	lsls	r5, r5, #5
 8007228:	f8d8 6000 	ldr.w	r6, [r8]
 800722c:	1a2d      	subs	r5, r5, r0
 800722e:	42b5      	cmp	r5, r6
 8007230:	dd54      	ble.n	80072dc <__gethex+0x228>
 8007232:	1bad      	subs	r5, r5, r6
 8007234:	4629      	mov	r1, r5
 8007236:	4620      	mov	r0, r4
 8007238:	f7fe fbcf 	bl	80059da <__any_on>
 800723c:	4681      	mov	r9, r0
 800723e:	b178      	cbz	r0, 8007260 <__gethex+0x1ac>
 8007240:	1e6b      	subs	r3, r5, #1
 8007242:	1159      	asrs	r1, r3, #5
 8007244:	f003 021f 	and.w	r2, r3, #31
 8007248:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800724c:	f04f 0901 	mov.w	r9, #1
 8007250:	fa09 f202 	lsl.w	r2, r9, r2
 8007254:	420a      	tst	r2, r1
 8007256:	d003      	beq.n	8007260 <__gethex+0x1ac>
 8007258:	454b      	cmp	r3, r9
 800725a:	dc36      	bgt.n	80072ca <__gethex+0x216>
 800725c:	f04f 0902 	mov.w	r9, #2
 8007260:	4629      	mov	r1, r5
 8007262:	4620      	mov	r0, r4
 8007264:	f7ff febe 	bl	8006fe4 <rshift>
 8007268:	442f      	add	r7, r5
 800726a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800726e:	42bb      	cmp	r3, r7
 8007270:	da42      	bge.n	80072f8 <__gethex+0x244>
 8007272:	9801      	ldr	r0, [sp, #4]
 8007274:	4621      	mov	r1, r4
 8007276:	f7fd ff5f 	bl	8005138 <_Bfree>
 800727a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800727c:	2300      	movs	r3, #0
 800727e:	6013      	str	r3, [r2, #0]
 8007280:	25a3      	movs	r5, #163	@ 0xa3
 8007282:	e793      	b.n	80071ac <__gethex+0xf8>
 8007284:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8007288:	2a2e      	cmp	r2, #46	@ 0x2e
 800728a:	d012      	beq.n	80072b2 <__gethex+0x1fe>
 800728c:	2b20      	cmp	r3, #32
 800728e:	d104      	bne.n	800729a <__gethex+0x1e6>
 8007290:	f845 bb04 	str.w	fp, [r5], #4
 8007294:	f04f 0b00 	mov.w	fp, #0
 8007298:	465b      	mov	r3, fp
 800729a:	7830      	ldrb	r0, [r6, #0]
 800729c:	9303      	str	r3, [sp, #12]
 800729e:	f7ff fef3 	bl	8007088 <__hexdig_fun>
 80072a2:	9b03      	ldr	r3, [sp, #12]
 80072a4:	f000 000f 	and.w	r0, r0, #15
 80072a8:	4098      	lsls	r0, r3
 80072aa:	ea4b 0b00 	orr.w	fp, fp, r0
 80072ae:	3304      	adds	r3, #4
 80072b0:	e7ae      	b.n	8007210 <__gethex+0x15c>
 80072b2:	45b1      	cmp	r9, r6
 80072b4:	d8ea      	bhi.n	800728c <__gethex+0x1d8>
 80072b6:	492b      	ldr	r1, [pc, #172]	@ (8007364 <__gethex+0x2b0>)
 80072b8:	9303      	str	r3, [sp, #12]
 80072ba:	2201      	movs	r2, #1
 80072bc:	4630      	mov	r0, r6
 80072be:	f7ff fe25 	bl	8006f0c <strncmp>
 80072c2:	9b03      	ldr	r3, [sp, #12]
 80072c4:	2800      	cmp	r0, #0
 80072c6:	d1e1      	bne.n	800728c <__gethex+0x1d8>
 80072c8:	e7a2      	b.n	8007210 <__gethex+0x15c>
 80072ca:	1ea9      	subs	r1, r5, #2
 80072cc:	4620      	mov	r0, r4
 80072ce:	f7fe fb84 	bl	80059da <__any_on>
 80072d2:	2800      	cmp	r0, #0
 80072d4:	d0c2      	beq.n	800725c <__gethex+0x1a8>
 80072d6:	f04f 0903 	mov.w	r9, #3
 80072da:	e7c1      	b.n	8007260 <__gethex+0x1ac>
 80072dc:	da09      	bge.n	80072f2 <__gethex+0x23e>
 80072de:	1b75      	subs	r5, r6, r5
 80072e0:	4621      	mov	r1, r4
 80072e2:	9801      	ldr	r0, [sp, #4]
 80072e4:	462a      	mov	r2, r5
 80072e6:	f7fe f93f 	bl	8005568 <__lshift>
 80072ea:	1b7f      	subs	r7, r7, r5
 80072ec:	4604      	mov	r4, r0
 80072ee:	f100 0a14 	add.w	sl, r0, #20
 80072f2:	f04f 0900 	mov.w	r9, #0
 80072f6:	e7b8      	b.n	800726a <__gethex+0x1b6>
 80072f8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80072fc:	42bd      	cmp	r5, r7
 80072fe:	dd6f      	ble.n	80073e0 <__gethex+0x32c>
 8007300:	1bed      	subs	r5, r5, r7
 8007302:	42ae      	cmp	r6, r5
 8007304:	dc34      	bgt.n	8007370 <__gethex+0x2bc>
 8007306:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800730a:	2b02      	cmp	r3, #2
 800730c:	d022      	beq.n	8007354 <__gethex+0x2a0>
 800730e:	2b03      	cmp	r3, #3
 8007310:	d024      	beq.n	800735c <__gethex+0x2a8>
 8007312:	2b01      	cmp	r3, #1
 8007314:	d115      	bne.n	8007342 <__gethex+0x28e>
 8007316:	42ae      	cmp	r6, r5
 8007318:	d113      	bne.n	8007342 <__gethex+0x28e>
 800731a:	2e01      	cmp	r6, #1
 800731c:	d10b      	bne.n	8007336 <__gethex+0x282>
 800731e:	9a02      	ldr	r2, [sp, #8]
 8007320:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007324:	6013      	str	r3, [r2, #0]
 8007326:	2301      	movs	r3, #1
 8007328:	6123      	str	r3, [r4, #16]
 800732a:	f8ca 3000 	str.w	r3, [sl]
 800732e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007330:	2562      	movs	r5, #98	@ 0x62
 8007332:	601c      	str	r4, [r3, #0]
 8007334:	e73a      	b.n	80071ac <__gethex+0xf8>
 8007336:	1e71      	subs	r1, r6, #1
 8007338:	4620      	mov	r0, r4
 800733a:	f7fe fb4e 	bl	80059da <__any_on>
 800733e:	2800      	cmp	r0, #0
 8007340:	d1ed      	bne.n	800731e <__gethex+0x26a>
 8007342:	9801      	ldr	r0, [sp, #4]
 8007344:	4621      	mov	r1, r4
 8007346:	f7fd fef7 	bl	8005138 <_Bfree>
 800734a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800734c:	2300      	movs	r3, #0
 800734e:	6013      	str	r3, [r2, #0]
 8007350:	2550      	movs	r5, #80	@ 0x50
 8007352:	e72b      	b.n	80071ac <__gethex+0xf8>
 8007354:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007356:	2b00      	cmp	r3, #0
 8007358:	d1f3      	bne.n	8007342 <__gethex+0x28e>
 800735a:	e7e0      	b.n	800731e <__gethex+0x26a>
 800735c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800735e:	2b00      	cmp	r3, #0
 8007360:	d1dd      	bne.n	800731e <__gethex+0x26a>
 8007362:	e7ee      	b.n	8007342 <__gethex+0x28e>
 8007364:	08007b40 	.word	0x08007b40
 8007368:	080079d5 	.word	0x080079d5
 800736c:	08007cee 	.word	0x08007cee
 8007370:	1e6f      	subs	r7, r5, #1
 8007372:	f1b9 0f00 	cmp.w	r9, #0
 8007376:	d130      	bne.n	80073da <__gethex+0x326>
 8007378:	b127      	cbz	r7, 8007384 <__gethex+0x2d0>
 800737a:	4639      	mov	r1, r7
 800737c:	4620      	mov	r0, r4
 800737e:	f7fe fb2c 	bl	80059da <__any_on>
 8007382:	4681      	mov	r9, r0
 8007384:	117a      	asrs	r2, r7, #5
 8007386:	2301      	movs	r3, #1
 8007388:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800738c:	f007 071f 	and.w	r7, r7, #31
 8007390:	40bb      	lsls	r3, r7
 8007392:	4213      	tst	r3, r2
 8007394:	4629      	mov	r1, r5
 8007396:	4620      	mov	r0, r4
 8007398:	bf18      	it	ne
 800739a:	f049 0902 	orrne.w	r9, r9, #2
 800739e:	f7ff fe21 	bl	8006fe4 <rshift>
 80073a2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80073a6:	1b76      	subs	r6, r6, r5
 80073a8:	2502      	movs	r5, #2
 80073aa:	f1b9 0f00 	cmp.w	r9, #0
 80073ae:	d047      	beq.n	8007440 <__gethex+0x38c>
 80073b0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80073b4:	2b02      	cmp	r3, #2
 80073b6:	d015      	beq.n	80073e4 <__gethex+0x330>
 80073b8:	2b03      	cmp	r3, #3
 80073ba:	d017      	beq.n	80073ec <__gethex+0x338>
 80073bc:	2b01      	cmp	r3, #1
 80073be:	d109      	bne.n	80073d4 <__gethex+0x320>
 80073c0:	f019 0f02 	tst.w	r9, #2
 80073c4:	d006      	beq.n	80073d4 <__gethex+0x320>
 80073c6:	f8da 3000 	ldr.w	r3, [sl]
 80073ca:	ea49 0903 	orr.w	r9, r9, r3
 80073ce:	f019 0f01 	tst.w	r9, #1
 80073d2:	d10e      	bne.n	80073f2 <__gethex+0x33e>
 80073d4:	f045 0510 	orr.w	r5, r5, #16
 80073d8:	e032      	b.n	8007440 <__gethex+0x38c>
 80073da:	f04f 0901 	mov.w	r9, #1
 80073de:	e7d1      	b.n	8007384 <__gethex+0x2d0>
 80073e0:	2501      	movs	r5, #1
 80073e2:	e7e2      	b.n	80073aa <__gethex+0x2f6>
 80073e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80073e6:	f1c3 0301 	rsb	r3, r3, #1
 80073ea:	930f      	str	r3, [sp, #60]	@ 0x3c
 80073ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d0f0      	beq.n	80073d4 <__gethex+0x320>
 80073f2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80073f6:	f104 0314 	add.w	r3, r4, #20
 80073fa:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80073fe:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007402:	f04f 0c00 	mov.w	ip, #0
 8007406:	4618      	mov	r0, r3
 8007408:	f853 2b04 	ldr.w	r2, [r3], #4
 800740c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007410:	d01b      	beq.n	800744a <__gethex+0x396>
 8007412:	3201      	adds	r2, #1
 8007414:	6002      	str	r2, [r0, #0]
 8007416:	2d02      	cmp	r5, #2
 8007418:	f104 0314 	add.w	r3, r4, #20
 800741c:	d13c      	bne.n	8007498 <__gethex+0x3e4>
 800741e:	f8d8 2000 	ldr.w	r2, [r8]
 8007422:	3a01      	subs	r2, #1
 8007424:	42b2      	cmp	r2, r6
 8007426:	d109      	bne.n	800743c <__gethex+0x388>
 8007428:	1171      	asrs	r1, r6, #5
 800742a:	2201      	movs	r2, #1
 800742c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007430:	f006 061f 	and.w	r6, r6, #31
 8007434:	fa02 f606 	lsl.w	r6, r2, r6
 8007438:	421e      	tst	r6, r3
 800743a:	d13a      	bne.n	80074b2 <__gethex+0x3fe>
 800743c:	f045 0520 	orr.w	r5, r5, #32
 8007440:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007442:	601c      	str	r4, [r3, #0]
 8007444:	9b02      	ldr	r3, [sp, #8]
 8007446:	601f      	str	r7, [r3, #0]
 8007448:	e6b0      	b.n	80071ac <__gethex+0xf8>
 800744a:	4299      	cmp	r1, r3
 800744c:	f843 cc04 	str.w	ip, [r3, #-4]
 8007450:	d8d9      	bhi.n	8007406 <__gethex+0x352>
 8007452:	68a3      	ldr	r3, [r4, #8]
 8007454:	459b      	cmp	fp, r3
 8007456:	db17      	blt.n	8007488 <__gethex+0x3d4>
 8007458:	6861      	ldr	r1, [r4, #4]
 800745a:	9801      	ldr	r0, [sp, #4]
 800745c:	3101      	adds	r1, #1
 800745e:	f7fd fe2b 	bl	80050b8 <_Balloc>
 8007462:	4681      	mov	r9, r0
 8007464:	b918      	cbnz	r0, 800746e <__gethex+0x3ba>
 8007466:	4b1a      	ldr	r3, [pc, #104]	@ (80074d0 <__gethex+0x41c>)
 8007468:	4602      	mov	r2, r0
 800746a:	2184      	movs	r1, #132	@ 0x84
 800746c:	e6c5      	b.n	80071fa <__gethex+0x146>
 800746e:	6922      	ldr	r2, [r4, #16]
 8007470:	3202      	adds	r2, #2
 8007472:	f104 010c 	add.w	r1, r4, #12
 8007476:	0092      	lsls	r2, r2, #2
 8007478:	300c      	adds	r0, #12
 800747a:	f7ff fd69 	bl	8006f50 <memcpy>
 800747e:	4621      	mov	r1, r4
 8007480:	9801      	ldr	r0, [sp, #4]
 8007482:	f7fd fe59 	bl	8005138 <_Bfree>
 8007486:	464c      	mov	r4, r9
 8007488:	6923      	ldr	r3, [r4, #16]
 800748a:	1c5a      	adds	r2, r3, #1
 800748c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007490:	6122      	str	r2, [r4, #16]
 8007492:	2201      	movs	r2, #1
 8007494:	615a      	str	r2, [r3, #20]
 8007496:	e7be      	b.n	8007416 <__gethex+0x362>
 8007498:	6922      	ldr	r2, [r4, #16]
 800749a:	455a      	cmp	r2, fp
 800749c:	dd0b      	ble.n	80074b6 <__gethex+0x402>
 800749e:	2101      	movs	r1, #1
 80074a0:	4620      	mov	r0, r4
 80074a2:	f7ff fd9f 	bl	8006fe4 <rshift>
 80074a6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80074aa:	3701      	adds	r7, #1
 80074ac:	42bb      	cmp	r3, r7
 80074ae:	f6ff aee0 	blt.w	8007272 <__gethex+0x1be>
 80074b2:	2501      	movs	r5, #1
 80074b4:	e7c2      	b.n	800743c <__gethex+0x388>
 80074b6:	f016 061f 	ands.w	r6, r6, #31
 80074ba:	d0fa      	beq.n	80074b2 <__gethex+0x3fe>
 80074bc:	4453      	add	r3, sl
 80074be:	f1c6 0620 	rsb	r6, r6, #32
 80074c2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80074c6:	f7fd fee9 	bl	800529c <__hi0bits>
 80074ca:	42b0      	cmp	r0, r6
 80074cc:	dbe7      	blt.n	800749e <__gethex+0x3ea>
 80074ce:	e7f0      	b.n	80074b2 <__gethex+0x3fe>
 80074d0:	080079d5 	.word	0x080079d5

080074d4 <L_shift>:
 80074d4:	f1c2 0208 	rsb	r2, r2, #8
 80074d8:	0092      	lsls	r2, r2, #2
 80074da:	b570      	push	{r4, r5, r6, lr}
 80074dc:	f1c2 0620 	rsb	r6, r2, #32
 80074e0:	6843      	ldr	r3, [r0, #4]
 80074e2:	6804      	ldr	r4, [r0, #0]
 80074e4:	fa03 f506 	lsl.w	r5, r3, r6
 80074e8:	432c      	orrs	r4, r5
 80074ea:	40d3      	lsrs	r3, r2
 80074ec:	6004      	str	r4, [r0, #0]
 80074ee:	f840 3f04 	str.w	r3, [r0, #4]!
 80074f2:	4288      	cmp	r0, r1
 80074f4:	d3f4      	bcc.n	80074e0 <L_shift+0xc>
 80074f6:	bd70      	pop	{r4, r5, r6, pc}

080074f8 <__match>:
 80074f8:	b530      	push	{r4, r5, lr}
 80074fa:	6803      	ldr	r3, [r0, #0]
 80074fc:	3301      	adds	r3, #1
 80074fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007502:	b914      	cbnz	r4, 800750a <__match+0x12>
 8007504:	6003      	str	r3, [r0, #0]
 8007506:	2001      	movs	r0, #1
 8007508:	bd30      	pop	{r4, r5, pc}
 800750a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800750e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8007512:	2d19      	cmp	r5, #25
 8007514:	bf98      	it	ls
 8007516:	3220      	addls	r2, #32
 8007518:	42a2      	cmp	r2, r4
 800751a:	d0f0      	beq.n	80074fe <__match+0x6>
 800751c:	2000      	movs	r0, #0
 800751e:	e7f3      	b.n	8007508 <__match+0x10>

08007520 <__hexnan>:
 8007520:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007524:	680b      	ldr	r3, [r1, #0]
 8007526:	6801      	ldr	r1, [r0, #0]
 8007528:	115e      	asrs	r6, r3, #5
 800752a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800752e:	f013 031f 	ands.w	r3, r3, #31
 8007532:	b087      	sub	sp, #28
 8007534:	bf18      	it	ne
 8007536:	3604      	addne	r6, #4
 8007538:	2500      	movs	r5, #0
 800753a:	1f37      	subs	r7, r6, #4
 800753c:	4682      	mov	sl, r0
 800753e:	4690      	mov	r8, r2
 8007540:	9301      	str	r3, [sp, #4]
 8007542:	f846 5c04 	str.w	r5, [r6, #-4]
 8007546:	46b9      	mov	r9, r7
 8007548:	463c      	mov	r4, r7
 800754a:	9502      	str	r5, [sp, #8]
 800754c:	46ab      	mov	fp, r5
 800754e:	784a      	ldrb	r2, [r1, #1]
 8007550:	1c4b      	adds	r3, r1, #1
 8007552:	9303      	str	r3, [sp, #12]
 8007554:	b342      	cbz	r2, 80075a8 <__hexnan+0x88>
 8007556:	4610      	mov	r0, r2
 8007558:	9105      	str	r1, [sp, #20]
 800755a:	9204      	str	r2, [sp, #16]
 800755c:	f7ff fd94 	bl	8007088 <__hexdig_fun>
 8007560:	2800      	cmp	r0, #0
 8007562:	d151      	bne.n	8007608 <__hexnan+0xe8>
 8007564:	9a04      	ldr	r2, [sp, #16]
 8007566:	9905      	ldr	r1, [sp, #20]
 8007568:	2a20      	cmp	r2, #32
 800756a:	d818      	bhi.n	800759e <__hexnan+0x7e>
 800756c:	9b02      	ldr	r3, [sp, #8]
 800756e:	459b      	cmp	fp, r3
 8007570:	dd13      	ble.n	800759a <__hexnan+0x7a>
 8007572:	454c      	cmp	r4, r9
 8007574:	d206      	bcs.n	8007584 <__hexnan+0x64>
 8007576:	2d07      	cmp	r5, #7
 8007578:	dc04      	bgt.n	8007584 <__hexnan+0x64>
 800757a:	462a      	mov	r2, r5
 800757c:	4649      	mov	r1, r9
 800757e:	4620      	mov	r0, r4
 8007580:	f7ff ffa8 	bl	80074d4 <L_shift>
 8007584:	4544      	cmp	r4, r8
 8007586:	d952      	bls.n	800762e <__hexnan+0x10e>
 8007588:	2300      	movs	r3, #0
 800758a:	f1a4 0904 	sub.w	r9, r4, #4
 800758e:	f844 3c04 	str.w	r3, [r4, #-4]
 8007592:	f8cd b008 	str.w	fp, [sp, #8]
 8007596:	464c      	mov	r4, r9
 8007598:	461d      	mov	r5, r3
 800759a:	9903      	ldr	r1, [sp, #12]
 800759c:	e7d7      	b.n	800754e <__hexnan+0x2e>
 800759e:	2a29      	cmp	r2, #41	@ 0x29
 80075a0:	d157      	bne.n	8007652 <__hexnan+0x132>
 80075a2:	3102      	adds	r1, #2
 80075a4:	f8ca 1000 	str.w	r1, [sl]
 80075a8:	f1bb 0f00 	cmp.w	fp, #0
 80075ac:	d051      	beq.n	8007652 <__hexnan+0x132>
 80075ae:	454c      	cmp	r4, r9
 80075b0:	d206      	bcs.n	80075c0 <__hexnan+0xa0>
 80075b2:	2d07      	cmp	r5, #7
 80075b4:	dc04      	bgt.n	80075c0 <__hexnan+0xa0>
 80075b6:	462a      	mov	r2, r5
 80075b8:	4649      	mov	r1, r9
 80075ba:	4620      	mov	r0, r4
 80075bc:	f7ff ff8a 	bl	80074d4 <L_shift>
 80075c0:	4544      	cmp	r4, r8
 80075c2:	d936      	bls.n	8007632 <__hexnan+0x112>
 80075c4:	f1a8 0204 	sub.w	r2, r8, #4
 80075c8:	4623      	mov	r3, r4
 80075ca:	f853 1b04 	ldr.w	r1, [r3], #4
 80075ce:	f842 1f04 	str.w	r1, [r2, #4]!
 80075d2:	429f      	cmp	r7, r3
 80075d4:	d2f9      	bcs.n	80075ca <__hexnan+0xaa>
 80075d6:	1b3b      	subs	r3, r7, r4
 80075d8:	f023 0303 	bic.w	r3, r3, #3
 80075dc:	3304      	adds	r3, #4
 80075de:	3401      	adds	r4, #1
 80075e0:	3e03      	subs	r6, #3
 80075e2:	42b4      	cmp	r4, r6
 80075e4:	bf88      	it	hi
 80075e6:	2304      	movhi	r3, #4
 80075e8:	4443      	add	r3, r8
 80075ea:	2200      	movs	r2, #0
 80075ec:	f843 2b04 	str.w	r2, [r3], #4
 80075f0:	429f      	cmp	r7, r3
 80075f2:	d2fb      	bcs.n	80075ec <__hexnan+0xcc>
 80075f4:	683b      	ldr	r3, [r7, #0]
 80075f6:	b91b      	cbnz	r3, 8007600 <__hexnan+0xe0>
 80075f8:	4547      	cmp	r7, r8
 80075fa:	d128      	bne.n	800764e <__hexnan+0x12e>
 80075fc:	2301      	movs	r3, #1
 80075fe:	603b      	str	r3, [r7, #0]
 8007600:	2005      	movs	r0, #5
 8007602:	b007      	add	sp, #28
 8007604:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007608:	3501      	adds	r5, #1
 800760a:	2d08      	cmp	r5, #8
 800760c:	f10b 0b01 	add.w	fp, fp, #1
 8007610:	dd06      	ble.n	8007620 <__hexnan+0x100>
 8007612:	4544      	cmp	r4, r8
 8007614:	d9c1      	bls.n	800759a <__hexnan+0x7a>
 8007616:	2300      	movs	r3, #0
 8007618:	f844 3c04 	str.w	r3, [r4, #-4]
 800761c:	2501      	movs	r5, #1
 800761e:	3c04      	subs	r4, #4
 8007620:	6822      	ldr	r2, [r4, #0]
 8007622:	f000 000f 	and.w	r0, r0, #15
 8007626:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800762a:	6020      	str	r0, [r4, #0]
 800762c:	e7b5      	b.n	800759a <__hexnan+0x7a>
 800762e:	2508      	movs	r5, #8
 8007630:	e7b3      	b.n	800759a <__hexnan+0x7a>
 8007632:	9b01      	ldr	r3, [sp, #4]
 8007634:	2b00      	cmp	r3, #0
 8007636:	d0dd      	beq.n	80075f4 <__hexnan+0xd4>
 8007638:	f1c3 0320 	rsb	r3, r3, #32
 800763c:	f04f 32ff 	mov.w	r2, #4294967295
 8007640:	40da      	lsrs	r2, r3
 8007642:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8007646:	4013      	ands	r3, r2
 8007648:	f846 3c04 	str.w	r3, [r6, #-4]
 800764c:	e7d2      	b.n	80075f4 <__hexnan+0xd4>
 800764e:	3f04      	subs	r7, #4
 8007650:	e7d0      	b.n	80075f4 <__hexnan+0xd4>
 8007652:	2004      	movs	r0, #4
 8007654:	e7d5      	b.n	8007602 <__hexnan+0xe2>

08007656 <__ascii_mbtowc>:
 8007656:	b082      	sub	sp, #8
 8007658:	b901      	cbnz	r1, 800765c <__ascii_mbtowc+0x6>
 800765a:	a901      	add	r1, sp, #4
 800765c:	b142      	cbz	r2, 8007670 <__ascii_mbtowc+0x1a>
 800765e:	b14b      	cbz	r3, 8007674 <__ascii_mbtowc+0x1e>
 8007660:	7813      	ldrb	r3, [r2, #0]
 8007662:	600b      	str	r3, [r1, #0]
 8007664:	7812      	ldrb	r2, [r2, #0]
 8007666:	1e10      	subs	r0, r2, #0
 8007668:	bf18      	it	ne
 800766a:	2001      	movne	r0, #1
 800766c:	b002      	add	sp, #8
 800766e:	4770      	bx	lr
 8007670:	4610      	mov	r0, r2
 8007672:	e7fb      	b.n	800766c <__ascii_mbtowc+0x16>
 8007674:	f06f 0001 	mvn.w	r0, #1
 8007678:	e7f8      	b.n	800766c <__ascii_mbtowc+0x16>

0800767a <_realloc_r>:
 800767a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800767e:	4680      	mov	r8, r0
 8007680:	4615      	mov	r5, r2
 8007682:	460c      	mov	r4, r1
 8007684:	b921      	cbnz	r1, 8007690 <_realloc_r+0x16>
 8007686:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800768a:	4611      	mov	r1, r2
 800768c:	f7fd bc88 	b.w	8004fa0 <_malloc_r>
 8007690:	b92a      	cbnz	r2, 800769e <_realloc_r+0x24>
 8007692:	f7fd fc11 	bl	8004eb8 <_free_r>
 8007696:	2400      	movs	r4, #0
 8007698:	4620      	mov	r0, r4
 800769a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800769e:	f000 f8c4 	bl	800782a <_malloc_usable_size_r>
 80076a2:	4285      	cmp	r5, r0
 80076a4:	4606      	mov	r6, r0
 80076a6:	d802      	bhi.n	80076ae <_realloc_r+0x34>
 80076a8:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80076ac:	d8f4      	bhi.n	8007698 <_realloc_r+0x1e>
 80076ae:	4629      	mov	r1, r5
 80076b0:	4640      	mov	r0, r8
 80076b2:	f7fd fc75 	bl	8004fa0 <_malloc_r>
 80076b6:	4607      	mov	r7, r0
 80076b8:	2800      	cmp	r0, #0
 80076ba:	d0ec      	beq.n	8007696 <_realloc_r+0x1c>
 80076bc:	42b5      	cmp	r5, r6
 80076be:	462a      	mov	r2, r5
 80076c0:	4621      	mov	r1, r4
 80076c2:	bf28      	it	cs
 80076c4:	4632      	movcs	r2, r6
 80076c6:	f7ff fc43 	bl	8006f50 <memcpy>
 80076ca:	4621      	mov	r1, r4
 80076cc:	4640      	mov	r0, r8
 80076ce:	f7fd fbf3 	bl	8004eb8 <_free_r>
 80076d2:	463c      	mov	r4, r7
 80076d4:	e7e0      	b.n	8007698 <_realloc_r+0x1e>

080076d6 <__ascii_wctomb>:
 80076d6:	4603      	mov	r3, r0
 80076d8:	4608      	mov	r0, r1
 80076da:	b141      	cbz	r1, 80076ee <__ascii_wctomb+0x18>
 80076dc:	2aff      	cmp	r2, #255	@ 0xff
 80076de:	d904      	bls.n	80076ea <__ascii_wctomb+0x14>
 80076e0:	228a      	movs	r2, #138	@ 0x8a
 80076e2:	601a      	str	r2, [r3, #0]
 80076e4:	f04f 30ff 	mov.w	r0, #4294967295
 80076e8:	4770      	bx	lr
 80076ea:	700a      	strb	r2, [r1, #0]
 80076ec:	2001      	movs	r0, #1
 80076ee:	4770      	bx	lr

080076f0 <fiprintf>:
 80076f0:	b40e      	push	{r1, r2, r3}
 80076f2:	b503      	push	{r0, r1, lr}
 80076f4:	4601      	mov	r1, r0
 80076f6:	ab03      	add	r3, sp, #12
 80076f8:	4805      	ldr	r0, [pc, #20]	@ (8007710 <fiprintf+0x20>)
 80076fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80076fe:	6800      	ldr	r0, [r0, #0]
 8007700:	9301      	str	r3, [sp, #4]
 8007702:	f7ff f991 	bl	8006a28 <_vfiprintf_r>
 8007706:	b002      	add	sp, #8
 8007708:	f85d eb04 	ldr.w	lr, [sp], #4
 800770c:	b003      	add	sp, #12
 800770e:	4770      	bx	lr
 8007710:	20000018 	.word	0x20000018

08007714 <__swhatbuf_r>:
 8007714:	b570      	push	{r4, r5, r6, lr}
 8007716:	460c      	mov	r4, r1
 8007718:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800771c:	2900      	cmp	r1, #0
 800771e:	b096      	sub	sp, #88	@ 0x58
 8007720:	4615      	mov	r5, r2
 8007722:	461e      	mov	r6, r3
 8007724:	da0d      	bge.n	8007742 <__swhatbuf_r+0x2e>
 8007726:	89a3      	ldrh	r3, [r4, #12]
 8007728:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800772c:	f04f 0100 	mov.w	r1, #0
 8007730:	bf14      	ite	ne
 8007732:	2340      	movne	r3, #64	@ 0x40
 8007734:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007738:	2000      	movs	r0, #0
 800773a:	6031      	str	r1, [r6, #0]
 800773c:	602b      	str	r3, [r5, #0]
 800773e:	b016      	add	sp, #88	@ 0x58
 8007740:	bd70      	pop	{r4, r5, r6, pc}
 8007742:	466a      	mov	r2, sp
 8007744:	f000 f848 	bl	80077d8 <_fstat_r>
 8007748:	2800      	cmp	r0, #0
 800774a:	dbec      	blt.n	8007726 <__swhatbuf_r+0x12>
 800774c:	9901      	ldr	r1, [sp, #4]
 800774e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007752:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007756:	4259      	negs	r1, r3
 8007758:	4159      	adcs	r1, r3
 800775a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800775e:	e7eb      	b.n	8007738 <__swhatbuf_r+0x24>

08007760 <__smakebuf_r>:
 8007760:	898b      	ldrh	r3, [r1, #12]
 8007762:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007764:	079d      	lsls	r5, r3, #30
 8007766:	4606      	mov	r6, r0
 8007768:	460c      	mov	r4, r1
 800776a:	d507      	bpl.n	800777c <__smakebuf_r+0x1c>
 800776c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007770:	6023      	str	r3, [r4, #0]
 8007772:	6123      	str	r3, [r4, #16]
 8007774:	2301      	movs	r3, #1
 8007776:	6163      	str	r3, [r4, #20]
 8007778:	b003      	add	sp, #12
 800777a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800777c:	ab01      	add	r3, sp, #4
 800777e:	466a      	mov	r2, sp
 8007780:	f7ff ffc8 	bl	8007714 <__swhatbuf_r>
 8007784:	9f00      	ldr	r7, [sp, #0]
 8007786:	4605      	mov	r5, r0
 8007788:	4639      	mov	r1, r7
 800778a:	4630      	mov	r0, r6
 800778c:	f7fd fc08 	bl	8004fa0 <_malloc_r>
 8007790:	b948      	cbnz	r0, 80077a6 <__smakebuf_r+0x46>
 8007792:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007796:	059a      	lsls	r2, r3, #22
 8007798:	d4ee      	bmi.n	8007778 <__smakebuf_r+0x18>
 800779a:	f023 0303 	bic.w	r3, r3, #3
 800779e:	f043 0302 	orr.w	r3, r3, #2
 80077a2:	81a3      	strh	r3, [r4, #12]
 80077a4:	e7e2      	b.n	800776c <__smakebuf_r+0xc>
 80077a6:	89a3      	ldrh	r3, [r4, #12]
 80077a8:	6020      	str	r0, [r4, #0]
 80077aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80077ae:	81a3      	strh	r3, [r4, #12]
 80077b0:	9b01      	ldr	r3, [sp, #4]
 80077b2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80077b6:	b15b      	cbz	r3, 80077d0 <__smakebuf_r+0x70>
 80077b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80077bc:	4630      	mov	r0, r6
 80077be:	f000 f81d 	bl	80077fc <_isatty_r>
 80077c2:	b128      	cbz	r0, 80077d0 <__smakebuf_r+0x70>
 80077c4:	89a3      	ldrh	r3, [r4, #12]
 80077c6:	f023 0303 	bic.w	r3, r3, #3
 80077ca:	f043 0301 	orr.w	r3, r3, #1
 80077ce:	81a3      	strh	r3, [r4, #12]
 80077d0:	89a3      	ldrh	r3, [r4, #12]
 80077d2:	431d      	orrs	r5, r3
 80077d4:	81a5      	strh	r5, [r4, #12]
 80077d6:	e7cf      	b.n	8007778 <__smakebuf_r+0x18>

080077d8 <_fstat_r>:
 80077d8:	b538      	push	{r3, r4, r5, lr}
 80077da:	4d07      	ldr	r5, [pc, #28]	@ (80077f8 <_fstat_r+0x20>)
 80077dc:	2300      	movs	r3, #0
 80077de:	4604      	mov	r4, r0
 80077e0:	4608      	mov	r0, r1
 80077e2:	4611      	mov	r1, r2
 80077e4:	602b      	str	r3, [r5, #0]
 80077e6:	f7f9 fe23 	bl	8001430 <_fstat>
 80077ea:	1c43      	adds	r3, r0, #1
 80077ec:	d102      	bne.n	80077f4 <_fstat_r+0x1c>
 80077ee:	682b      	ldr	r3, [r5, #0]
 80077f0:	b103      	cbz	r3, 80077f4 <_fstat_r+0x1c>
 80077f2:	6023      	str	r3, [r4, #0]
 80077f4:	bd38      	pop	{r3, r4, r5, pc}
 80077f6:	bf00      	nop
 80077f8:	200003f4 	.word	0x200003f4

080077fc <_isatty_r>:
 80077fc:	b538      	push	{r3, r4, r5, lr}
 80077fe:	4d06      	ldr	r5, [pc, #24]	@ (8007818 <_isatty_r+0x1c>)
 8007800:	2300      	movs	r3, #0
 8007802:	4604      	mov	r4, r0
 8007804:	4608      	mov	r0, r1
 8007806:	602b      	str	r3, [r5, #0]
 8007808:	f7f9 fe22 	bl	8001450 <_isatty>
 800780c:	1c43      	adds	r3, r0, #1
 800780e:	d102      	bne.n	8007816 <_isatty_r+0x1a>
 8007810:	682b      	ldr	r3, [r5, #0]
 8007812:	b103      	cbz	r3, 8007816 <_isatty_r+0x1a>
 8007814:	6023      	str	r3, [r4, #0]
 8007816:	bd38      	pop	{r3, r4, r5, pc}
 8007818:	200003f4 	.word	0x200003f4

0800781c <abort>:
 800781c:	b508      	push	{r3, lr}
 800781e:	2006      	movs	r0, #6
 8007820:	f000 f834 	bl	800788c <raise>
 8007824:	2001      	movs	r0, #1
 8007826:	f7f9 fdb3 	bl	8001390 <_exit>

0800782a <_malloc_usable_size_r>:
 800782a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800782e:	1f18      	subs	r0, r3, #4
 8007830:	2b00      	cmp	r3, #0
 8007832:	bfbc      	itt	lt
 8007834:	580b      	ldrlt	r3, [r1, r0]
 8007836:	18c0      	addlt	r0, r0, r3
 8007838:	4770      	bx	lr

0800783a <_raise_r>:
 800783a:	291f      	cmp	r1, #31
 800783c:	b538      	push	{r3, r4, r5, lr}
 800783e:	4605      	mov	r5, r0
 8007840:	460c      	mov	r4, r1
 8007842:	d904      	bls.n	800784e <_raise_r+0x14>
 8007844:	2316      	movs	r3, #22
 8007846:	6003      	str	r3, [r0, #0]
 8007848:	f04f 30ff 	mov.w	r0, #4294967295
 800784c:	bd38      	pop	{r3, r4, r5, pc}
 800784e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007850:	b112      	cbz	r2, 8007858 <_raise_r+0x1e>
 8007852:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007856:	b94b      	cbnz	r3, 800786c <_raise_r+0x32>
 8007858:	4628      	mov	r0, r5
 800785a:	f000 f831 	bl	80078c0 <_getpid_r>
 800785e:	4622      	mov	r2, r4
 8007860:	4601      	mov	r1, r0
 8007862:	4628      	mov	r0, r5
 8007864:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007868:	f000 b818 	b.w	800789c <_kill_r>
 800786c:	2b01      	cmp	r3, #1
 800786e:	d00a      	beq.n	8007886 <_raise_r+0x4c>
 8007870:	1c59      	adds	r1, r3, #1
 8007872:	d103      	bne.n	800787c <_raise_r+0x42>
 8007874:	2316      	movs	r3, #22
 8007876:	6003      	str	r3, [r0, #0]
 8007878:	2001      	movs	r0, #1
 800787a:	e7e7      	b.n	800784c <_raise_r+0x12>
 800787c:	2100      	movs	r1, #0
 800787e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007882:	4620      	mov	r0, r4
 8007884:	4798      	blx	r3
 8007886:	2000      	movs	r0, #0
 8007888:	e7e0      	b.n	800784c <_raise_r+0x12>
	...

0800788c <raise>:
 800788c:	4b02      	ldr	r3, [pc, #8]	@ (8007898 <raise+0xc>)
 800788e:	4601      	mov	r1, r0
 8007890:	6818      	ldr	r0, [r3, #0]
 8007892:	f7ff bfd2 	b.w	800783a <_raise_r>
 8007896:	bf00      	nop
 8007898:	20000018 	.word	0x20000018

0800789c <_kill_r>:
 800789c:	b538      	push	{r3, r4, r5, lr}
 800789e:	4d07      	ldr	r5, [pc, #28]	@ (80078bc <_kill_r+0x20>)
 80078a0:	2300      	movs	r3, #0
 80078a2:	4604      	mov	r4, r0
 80078a4:	4608      	mov	r0, r1
 80078a6:	4611      	mov	r1, r2
 80078a8:	602b      	str	r3, [r5, #0]
 80078aa:	f7f9 fd61 	bl	8001370 <_kill>
 80078ae:	1c43      	adds	r3, r0, #1
 80078b0:	d102      	bne.n	80078b8 <_kill_r+0x1c>
 80078b2:	682b      	ldr	r3, [r5, #0]
 80078b4:	b103      	cbz	r3, 80078b8 <_kill_r+0x1c>
 80078b6:	6023      	str	r3, [r4, #0]
 80078b8:	bd38      	pop	{r3, r4, r5, pc}
 80078ba:	bf00      	nop
 80078bc:	200003f4 	.word	0x200003f4

080078c0 <_getpid_r>:
 80078c0:	f7f9 bd4e 	b.w	8001360 <_getpid>

080078c4 <_init>:
 80078c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078c6:	bf00      	nop
 80078c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078ca:	bc08      	pop	{r3}
 80078cc:	469e      	mov	lr, r3
 80078ce:	4770      	bx	lr

080078d0 <_fini>:
 80078d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078d2:	bf00      	nop
 80078d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078d6:	bc08      	pop	{r3}
 80078d8:	469e      	mov	lr, r3
 80078da:	4770      	bx	lr
