git clone --depth 1 --no-tags https://github.com/dmitrodem/dft-example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224246862
git clone --depth 1 --no-tags https://github.com/asd147asd147/Logic_Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224476932
git clone --depth 1 --no-tags https://github.com/Mrjch/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223719966
git clone --depth 1 --no-tags https://github.com/TheSonders/NanoXERA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223680580
git clone --depth 1 --no-tags https://github.com/ArbazAhmed786/own.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223846002
git clone --depth 1 --no-tags https://github.com/YilunWUzzZZZ/pipelined-mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223404931
git clone --depth 1 --no-tags https://github.com/gchebanov/fpga_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223750755
git clone --depth 1 --no-tags https://github.com/sowrabh-adiga/VerilogCodes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222238444
git clone --depth 1 --no-tags https://github.com/fransiskusyoga/Neural-Network-PLL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220923992
git clone --depth 1 --no-tags https://github.com/UjjwalGuin/Design-For-Security.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219046125
git clone --depth 1 --no-tags https://github.com/sdamico23/counter-LED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218856555
git clone --depth 1 --no-tags https://github.com/abhinav9936/CS341lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222000807
git clone --depth 1 --no-tags https://github.com/Jing-You/ee6470-hw6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222063984
git clone --depth 1 --no-tags https://github.com/DhwajKothari/Sequence-Generator-using-LFSR-Technique.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222957367
git clone --depth 1 --no-tags https://github.com/vt-ece4530-f19/codesign-challenge-ideas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223216308
git clone --depth 1 --no-tags https://github.com/grantguglielmo/460MLab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224493028
git clone --depth 1 --no-tags https://github.com/ipanchomx/MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223073504
git clone --depth 1 --no-tags https://github.com/ianleeflc/FPGAs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225059454
git clone --depth 1 --no-tags https://github.com/AbdulrhmanSobhyAlsayed/SIMPLE-ROUTER-WITH-SPI-COMMUNICATION.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221171178
git clone --depth 1 --no-tags https://github.com/Bhavam/QuantumGatesVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220891542
git clone --depth 1 --no-tags https://github.com/kse8974/LogicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218034003
git clone --depth 1 --no-tags https://github.com/jay-95/Intro.-of-Circuit-Experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219340957
git clone --depth 1 --no-tags https://github.com/andylenguyen20/chess.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222020843
git clone --depth 1 --no-tags https://github.com/MarkG98/lab4-xx_the_tri_cyclers_xx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220687906
git clone --depth 1 --no-tags https://github.com/asriram1/Computer-Organization-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221614299
git clone --depth 1 --no-tags https://github.com/kftang/460m_lab_6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221348549
git clone --depth 1 --no-tags https://github.com/N1nt3n/new-here.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221675100
git clone --depth 1 --no-tags https://github.com/Medo3G/Whack-A-Mole.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218421158
git clone --depth 1 --no-tags https://github.com/Simsoobin/LogicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218249550
git clone --depth 1 --no-tags https://github.com/bddidona/ECE475-Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218126085
git clone --depth 1 --no-tags https://github.com/akhil309/AES-Cryptography.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218621084
git clone --depth 1 --no-tags https://github.com/em-sullivan/ECE473FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218610310
git clone --depth 1 --no-tags https://github.com/divyajainsurana/CVSD-2019-FALL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220225313
git clone --depth 1 --no-tags https://github.com/lazarobodevan/isl-tp2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221700846
git clone --depth 1 --no-tags https://github.com/dbwpdls22/project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221650674
git clone --depth 1 --no-tags https://github.com/pumpkinstay/MIPS_Pipeline_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220482585
git clone --depth 1 --no-tags https://github.com/muhammedkamal/mips-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222937530
git clone --depth 1 --no-tags https://github.com/yqmao17/FPGA_Flappy_Bird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222602298
git clone --depth 1 --no-tags https://github.com/VladuxRTK/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222415095
git clone --depth 1 --no-tags https://github.com/Gituser143/DDCO-Sequential-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222956248
git clone --depth 1 --no-tags https://github.com/refikorkunarslan/Create-a-32-bit-ALU-with-1bit-ALUs-Structural.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224521552
git clone --depth 1 --no-tags https://github.com/md-aamir/MASK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224800336
git clone --depth 1 --no-tags https://github.com/monicaespinosa/Domo-Kon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224722485
git clone --depth 1 --no-tags https://github.com/samarth2317/halfprecisionMAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223686087
git clone --depth 1 --no-tags https://github.com/R-Bose/EdgeA7-FPGA-Library.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224192756
git clone --depth 1 --no-tags https://github.com/penguinleo/self_def_uart_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224197574
git clone --depth 1 --no-tags https://github.com/RishiGit/ECE385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223312760
git clone --depth 1 --no-tags https://github.com/hoatmvu1995/CSC-137.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223542571
git clone --depth 1 --no-tags https://github.com/Ahish9009/Aryans-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221032283
git clone --depth 1 --no-tags https://github.com/bhargav1236/FPGA-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221059047
git clone --depth 1 --no-tags https://github.com/banyi97/Labor1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221067684
git clone --depth 1 --no-tags https://github.com/sujoyetc/Koblitz-Curve-Cryptoprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221723913
git clone --depth 1 --no-tags https://github.com/zat-lab/had2019-badge-led-pwm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222336119
git clone --depth 1 --no-tags https://github.com/ieeeupsb/workshop-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222279482
git clone --depth 1 --no-tags https://github.com/martha-ma/SingleScan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221355358
git clone --depth 1 --no-tags https://github.com/Suslikadze/VGA-FIZZ_BUZZ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218971893
git clone --depth 1 --no-tags https://github.com/meng-ubc/capstone-camera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218867534
git clone --depth 1 --no-tags https://github.com/vitorricoy/TP-ISL-UFMG-2019-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219351784
git clone --depth 1 --no-tags https://github.com/NickLi1995/MIPS-Design-MEM-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219870957
git clone --depth 1 --no-tags https://github.com/WilsonKoh1046/50002-16bitsALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219837358
git clone --depth 1 --no-tags https://github.com/grtcoder/cs203-proj2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222778762
git clone --depth 1 --no-tags https://github.com/rathitejas/sr2jk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223244580
git clone --depth 1 --no-tags https://github.com/Chen-Yifan/2player_bomberman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223158253
git clone --depth 1 --no-tags https://github.com/jakhuyen/base_components.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220514388
git clone --depth 1 --no-tags https://github.com/sergio-mndz/Practica2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223085185
git clone --depth 1 --no-tags https://github.com/Shangzewen/ALU16BIT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219704259
git clone --depth 1 --no-tags https://github.com/austin-hua/ComputerArchitecture_SingleCycleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222484255
git clone --depth 1 --no-tags https://github.com/Jing-You/ICLAB_HW4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222895241
git clone --depth 1 --no-tags https://github.com/Yuhang1029/final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222796384
git clone --depth 1 --no-tags https://github.com/tprudhvi/FPGA-Based-Math-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223087464
git clone --depth 1 --no-tags https://github.com/thermitex/othello.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222575784
git clone --depth 1 --no-tags https://github.com/kopinions/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219671538
git clone --depth 1 --no-tags https://github.com/tweetyzz/LogicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219720062
git clone --depth 1 --no-tags https://github.com/kanadas/PUL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219077742
git clone --depth 1 --no-tags https://github.com/wahby787/468_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219360782
git clone --depth 1 --no-tags https://github.com/thedavekwon/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219562575
git clone --depth 1 --no-tags https://github.com/uKarol/mem_ctl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219569814
git clone --depth 1 --no-tags https://github.com/iampranayreddy/myverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218305604
git clone --depth 1 --no-tags https://github.com/firstfish1993/ARM-Wishborn-Assertion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222294994
git clone --depth 1 --no-tags https://github.com/Marvel0usx/Tower-of-Babel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222290788
git clone --depth 1 --no-tags https://github.com/AleemaMalik/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222192626
git clone --depth 1 --no-tags https://github.com/raman-chumber/Intro-to-Logic-Design-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221066413
git clone --depth 1 --no-tags https://github.com/Parth-Dave/rv32i-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222684860
git clone --depth 1 --no-tags https://github.com/skycity11/TFT_picture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223547603
git clone --depth 1 --no-tags https://github.com/E-Wawrzynek/Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217969663
git clone --depth 1 --no-tags https://github.com/sweet7799/Dice-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218109350
git clone --depth 1 --no-tags https://github.com/rohitkverma1998/RISC-CPU-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220281533
git clone --depth 1 --no-tags https://github.com/vt-ece4530-f19/example-cfdf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220253229
git clone --depth 1 --no-tags https://github.com/eugenetdr/ElectronicGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220282946
git clone --depth 1 --no-tags https://github.com/urmilmodi/Pacman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220355588
git clone --depth 1 --no-tags https://github.com/lhy9816/5-stage-pipeline-MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220472024
git clone --depth 1 --no-tags https://github.com/vsdevaraddi/Nonpilpelined_MIPS-processor-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220749438
git clone --depth 1 --no-tags https://github.com/ayush4190/Computer-Organistion-and-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220759739
git clone --depth 1 --no-tags https://github.com/choihj0202/LogicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219481044
git clone --depth 1 --no-tags https://github.com/Kantouzin/full-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219428126
