memory[0]=720901
memory[1]=524289
memory[2]=6488069
memory[3]=12582914
memory[4]=5439492
memory[5]=14286846
memory[6]=8454146
memory[7]=10616830
memory[8]=10551313
memory[9]=8978434
memory[10]=8519691
memory[11]=17891333
memory[12]=17956859
memory[13]=17432570
memory[14]=16908275
memory[15]=14155789
memory[16]=12648465
memory[17]=29360128
memory[18]=29360128
memory[19]=25165824
memory[20]=1
memory[21]=2
memory[22]=3
23 memory words
	instruction memory:
		instrMem[ 0 ] add 1 3 5
		instrMem[ 1 ] add 1 0 1
		instrMem[ 2 ] nor 4 3 5
		instrMem[ 3 ] sw 0 0 2
		instrMem[ 4 ] nor 2 3 4
		instrMem[ 5 ] sw 3 1 65534
		instrMem[ 6 ] lw 0 1 2
		instrMem[ 7 ] lw 4 1 65534
		instrMem[ 8 ] lw 4 1 17
		instrMem[ 9 ] lw 1 1 2
		instrMem[ 10 ] lw 0 2 11
		instrMem[ 11 ] beq 2 1 5
		instrMem[ 12 ] beq 2 1 65531
		instrMem[ 13 ] beq 1 1 65530
		instrMem[ 14 ] beq 0 1 65523
		instrMem[ 15 ] sw 3 0 13
		instrMem[ 16 ] sw 0 1 17
		instrMem[ 17 ] noop 0 0 0
		instrMem[ 18 ] noop 0 0 0
		instrMem[ 19 ] halt 0 0 0
		instrMem[ 20 ] add 0 0 1
		instrMem[ 21 ] add 0 0 2
		instrMem[ 22 ] add 0 0 3

@@@
state before cycle 0 starts
	pc 0
	data memory:
		dataMem[ 0 ] 720901
		dataMem[ 1 ] 524289
		dataMem[ 2 ] 6488069
		dataMem[ 3 ] 12582914
		dataMem[ 4 ] 5439492
		dataMem[ 5 ] 14286846
		dataMem[ 6 ] 8454146
		dataMem[ 7 ] 10616830
		dataMem[ 8 ] 10551313
		dataMem[ 9 ] 8978434
		dataMem[ 10 ] 8519691
		dataMem[ 11 ] 17891333
		dataMem[ 12 ] 17956859
		dataMem[ 13 ] 17432570
		dataMem[ 14 ] 16908275
		dataMem[ 15 ] 14155789
		dataMem[ 16 ] 12648465
		dataMem[ 17 ] 29360128
		dataMem[ 18 ] 29360128
		dataMem[ 19 ] 25165824
		dataMem[ 20 ] 1
		dataMem[ 21 ] 2
		dataMem[ 22 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 0
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 1 starts
	pc 1
	data memory:
		dataMem[ 0 ] 720901
		dataMem[ 1 ] 524289
		dataMem[ 2 ] 6488069
		dataMem[ 3 ] 12582914
		dataMem[ 4 ] 5439492
		dataMem[ 5 ] 14286846
		dataMem[ 6 ] 8454146
		dataMem[ 7 ] 10616830
		dataMem[ 8 ] 10551313
		dataMem[ 9 ] 8978434
		dataMem[ 10 ] 8519691
		dataMem[ 11 ] 17891333
		dataMem[ 12 ] 17956859
		dataMem[ 13 ] 17432570
		dataMem[ 14 ] 16908275
		dataMem[ 15 ] 14155789
		dataMem[ 16 ] 12648465
		dataMem[ 17 ] 29360128
		dataMem[ 18 ] 29360128
		dataMem[ 19 ] 25165824
		dataMem[ 20 ] 1
		dataMem[ 21 ] 2
		dataMem[ 22 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 1 3 5
		pcPlus1 1
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 2 starts
	pc 2
	data memory:
		dataMem[ 0 ] 720901
		dataMem[ 1 ] 524289
		dataMem[ 2 ] 6488069
		dataMem[ 3 ] 12582914
		dataMem[ 4 ] 5439492
		dataMem[ 5 ] 14286846
		dataMem[ 6 ] 8454146
		dataMem[ 7 ] 10616830
		dataMem[ 8 ] 10551313
		dataMem[ 9 ] 8978434
		dataMem[ 10 ] 8519691
		dataMem[ 11 ] 17891333
		dataMem[ 12 ] 17956859
		dataMem[ 13 ] 17432570
		dataMem[ 14 ] 16908275
		dataMem[ 15 ] 14155789
		dataMem[ 16 ] 12648465
		dataMem[ 17 ] 29360128
		dataMem[ 18 ] 29360128
		dataMem[ 19 ] 25165824
		dataMem[ 20 ] 1
		dataMem[ 21 ] 2
		dataMem[ 22 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 1 0 1
		pcPlus1 2
	IDEX:
		instruction add 1 3 5
		pcPlus1 1
		readRegA 0
		readRegB 0
		offset 5
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 3 starts
	pc 3
	data memory:
		dataMem[ 0 ] 720901
		dataMem[ 1 ] 524289
		dataMem[ 2 ] 6488069
		dataMem[ 3 ] 12582914
		dataMem[ 4 ] 5439492
		dataMem[ 5 ] 14286846
		dataMem[ 6 ] 8454146
		dataMem[ 7 ] 10616830
		dataMem[ 8 ] 10551313
		dataMem[ 9 ] 8978434
		dataMem[ 10 ] 8519691
		dataMem[ 11 ] 17891333
		dataMem[ 12 ] 17956859
		dataMem[ 13 ] 17432570
		dataMem[ 14 ] 16908275
		dataMem[ 15 ] 14155789
		dataMem[ 16 ] 12648465
		dataMem[ 17 ] 29360128
		dataMem[ 18 ] 29360128
		dataMem[ 19 ] 25165824
		dataMem[ 20 ] 1
		dataMem[ 21 ] 2
		dataMem[ 22 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction nor 4 3 5
		pcPlus1 3
	IDEX:
		instruction add 1 0 1
		pcPlus1 2
		readRegA 0
		readRegB 0
		offset 1
	EXMEM:
		instruction add 1 3 5
		branchTarget 6
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 4 starts
	pc 4
	data memory:
		dataMem[ 0 ] 720901
		dataMem[ 1 ] 524289
		dataMem[ 2 ] 6488069
		dataMem[ 3 ] 12582914
		dataMem[ 4 ] 5439492
		dataMem[ 5 ] 14286846
		dataMem[ 6 ] 8454146
		dataMem[ 7 ] 10616830
		dataMem[ 8 ] 10551313
		dataMem[ 9 ] 8978434
		dataMem[ 10 ] 8519691
		dataMem[ 11 ] 17891333
		dataMem[ 12 ] 17956859
		dataMem[ 13 ] 17432570
		dataMem[ 14 ] 16908275
		dataMem[ 15 ] 14155789
		dataMem[ 16 ] 12648465
		dataMem[ 17 ] 29360128
		dataMem[ 18 ] 29360128
		dataMem[ 19 ] 25165824
		dataMem[ 20 ] 1
		dataMem[ 21 ] 2
		dataMem[ 22 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction sw 0 0 2
		pcPlus1 4
	IDEX:
		instruction nor 4 3 5
		pcPlus1 3
		readRegA 0
		readRegB 0
		offset 5
	EXMEM:
		instruction add 1 0 1
		branchTarget 3
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 1 3 5
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 5 starts
	pc 5
	data memory:
		dataMem[ 0 ] 720901
		dataMem[ 1 ] 524289
		dataMem[ 2 ] 6488069
		dataMem[ 3 ] 12582914
		dataMem[ 4 ] 5439492
		dataMem[ 5 ] 14286846
		dataMem[ 6 ] 8454146
		dataMem[ 7 ] 10616830
		dataMem[ 8 ] 10551313
		dataMem[ 9 ] 8978434
		dataMem[ 10 ] 8519691
		dataMem[ 11 ] 17891333
		dataMem[ 12 ] 17956859
		dataMem[ 13 ] 17432570
		dataMem[ 14 ] 16908275
		dataMem[ 15 ] 14155789
		dataMem[ 16 ] 12648465
		dataMem[ 17 ] 29360128
		dataMem[ 18 ] 29360128
		dataMem[ 19 ] 25165824
		dataMem[ 20 ] 1
		dataMem[ 21 ] 2
		dataMem[ 22 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction nor 2 3 4
		pcPlus1 5
	IDEX:
		instruction sw 0 0 2
		pcPlus1 4
		readRegA 0
		readRegB 0
		offset 2
	EXMEM:
		instruction nor 4 3 5
		branchTarget 8
		aluResult -1
		readRegB 0
	MEMWB:
		instruction add 1 0 1
		writeData 0
	WBEND:
		instruction add 1 3 5
		writeData 0

@@@
state before cycle 6 starts
	pc 6
	data memory:
		dataMem[ 0 ] 720901
		dataMem[ 1 ] 524289
		dataMem[ 2 ] 6488069
		dataMem[ 3 ] 12582914
		dataMem[ 4 ] 5439492
		dataMem[ 5 ] 14286846
		dataMem[ 6 ] 8454146
		dataMem[ 7 ] 10616830
		dataMem[ 8 ] 10551313
		dataMem[ 9 ] 8978434
		dataMem[ 10 ] 8519691
		dataMem[ 11 ] 17891333
		dataMem[ 12 ] 17956859
		dataMem[ 13 ] 17432570
		dataMem[ 14 ] 16908275
		dataMem[ 15 ] 14155789
		dataMem[ 16 ] 12648465
		dataMem[ 17 ] 29360128
		dataMem[ 18 ] 29360128
		dataMem[ 19 ] 25165824
		dataMem[ 20 ] 1
		dataMem[ 21 ] 2
		dataMem[ 22 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction sw 3 1 65534
		pcPlus1 6
	IDEX:
		instruction nor 2 3 4
		pcPlus1 5
		readRegA 0
		readRegB 0
		offset 4
	EXMEM:
		instruction sw 0 0 2
		branchTarget 6
		aluResult 2
		readRegB 0
	MEMWB:
		instruction nor 4 3 5
		writeData -1
	WBEND:
		instruction add 1 0 1
		writeData 0

@@@
state before cycle 7 starts
	pc 7
	data memory:
		dataMem[ 0 ] 720901
		dataMem[ 1 ] 524289
		dataMem[ 2 ] 0
		dataMem[ 3 ] 12582914
		dataMem[ 4 ] 5439492
		dataMem[ 5 ] 14286846
		dataMem[ 6 ] 8454146
		dataMem[ 7 ] 10616830
		dataMem[ 8 ] 10551313
		dataMem[ 9 ] 8978434
		dataMem[ 10 ] 8519691
		dataMem[ 11 ] 17891333
		dataMem[ 12 ] 17956859
		dataMem[ 13 ] 17432570
		dataMem[ 14 ] 16908275
		dataMem[ 15 ] 14155789
		dataMem[ 16 ] 12648465
		dataMem[ 17 ] 29360128
		dataMem[ 18 ] 29360128
		dataMem[ 19 ] 25165824
		dataMem[ 20 ] 1
		dataMem[ 21 ] 2
		dataMem[ 22 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] -1
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction lw 0 1 2
		pcPlus1 7
	IDEX:
		instruction sw 3 1 65534
		pcPlus1 6
		readRegA 0
		readRegB 0
		offset -2
	EXMEM:
		instruction nor 2 3 4
		branchTarget 9
		aluResult -1
		readRegB 0
	MEMWB:
		instruction sw 0 0 2
		writeData 2
	WBEND:
		instruction nor 4 3 5
		writeData -1

@@@
state before cycle 8 starts
	pc 8
	data memory:
		dataMem[ 0 ] 720901
		dataMem[ 1 ] 524289
		dataMem[ 2 ] 0
		dataMem[ 3 ] 12582914
		dataMem[ 4 ] 5439492
		dataMem[ 5 ] 14286846
		dataMem[ 6 ] 8454146
		dataMem[ 7 ] 10616830
		dataMem[ 8 ] 10551313
		dataMem[ 9 ] 8978434
		dataMem[ 10 ] 8519691
		dataMem[ 11 ] 17891333
		dataMem[ 12 ] 17956859
		dataMem[ 13 ] 17432570
		dataMem[ 14 ] 16908275
		dataMem[ 15 ] 14155789
		dataMem[ 16 ] 12648465
		dataMem[ 17 ] 29360128
		dataMem[ 18 ] 29360128
		dataMem[ 19 ] 25165824
		dataMem[ 20 ] 1
		dataMem[ 21 ] 2
		dataMem[ 22 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] -1
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction lw 4 1 65534
		pcPlus1 8
	IDEX:
		instruction lw 0 1 2
		pcPlus1 7
		readRegA 0
		readRegB 0
		offset 2
	EXMEM:
		instruction sw 3 1 65534
		branchTarget 4
		aluResult -2
		readRegB 0
	MEMWB:
		instruction nor 2 3 4
		writeData -1
	WBEND:
		instruction sw 0 0 2
		writeData 2

@@@
state before cycle 9 starts
	pc 9
	data memory:
		dataMem[ 0 ] 720901
		dataMem[ 1 ] 524289
		dataMem[ 2 ] 0
		dataMem[ 3 ] 12582914
		dataMem[ 4 ] 5439492
		dataMem[ 5 ] 14286846
		dataMem[ 6 ] 8454146
		dataMem[ 7 ] 10616830
		dataMem[ 8 ] 10551313
		dataMem[ 9 ] 8978434
		dataMem[ 10 ] 8519691
		dataMem[ 11 ] 17891333
		dataMem[ 12 ] 17956859
		dataMem[ 13 ] 17432570
		dataMem[ 14 ] 16908275
		dataMem[ 15 ] 14155789
		dataMem[ 16 ] 12648465
		dataMem[ 17 ] 29360128
		dataMem[ 18 ] 29360128
		dataMem[ 19 ] 25165824
		dataMem[ 20 ] 1
		dataMem[ 21 ] 2
		dataMem[ 22 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] -1
		reg[ 5 ] -1
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction lw 4 1 17
		pcPlus1 9
	IDEX:
		instruction lw 4 1 65534
		pcPlus1 8
		readRegA 0
		readRegB 0
		offset -2
	EXMEM:
		instruction lw 0 1 2
		branchTarget 9
		aluResult 2
		readRegB 0
	MEMWB:
		instruction sw 3 1 65534
		writeData -2
	WBEND:
		instruction nor 2 3 4
		writeData -1

@@@
state before cycle 10 starts
	pc 10
	data memory:
		dataMem[ 0 ] 720901
		dataMem[ 1 ] 524289
		dataMem[ 2 ] 0
		dataMem[ 3 ] 12582914
		dataMem[ 4 ] 5439492
		dataMem[ 5 ] 14286846
		dataMem[ 6 ] 8454146
		dataMem[ 7 ] 10616830
		dataMem[ 8 ] 10551313
		dataMem[ 9 ] 8978434
		dataMem[ 10 ] 8519691
		dataMem[ 11 ] 17891333
		dataMem[ 12 ] 17956859
		dataMem[ 13 ] 17432570
		dataMem[ 14 ] 16908275
		dataMem[ 15 ] 14155789
		dataMem[ 16 ] 12648465
		dataMem[ 17 ] 29360128
		dataMem[ 18 ] 29360128
		dataMem[ 19 ] 25165824
		dataMem[ 20 ] 1
		dataMem[ 21 ] 2
		dataMem[ 22 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] -1
		reg[ 5 ] -1
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction lw 1 1 2
		pcPlus1 10
	IDEX:
		instruction lw 4 1 17
		pcPlus1 9
		readRegA -1
		readRegB 0
		offset 17
	EXMEM:
		instruction lw 4 1 65534
		branchTarget 6
		aluResult -3
		readRegB 0
	MEMWB:
		instruction lw 0 1 2
		writeData 0
	WBEND:
		instruction sw 3 1 65534
		writeData -2

@@@
state before cycle 11 starts
	pc 10
	data memory:
		dataMem[ 0 ] 720901
		dataMem[ 1 ] 524289
		dataMem[ 2 ] 0
		dataMem[ 3 ] 12582914
		dataMem[ 4 ] 5439492
		dataMem[ 5 ] 14286846
		dataMem[ 6 ] 8454146
		dataMem[ 7 ] 1061