===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.6953 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2896 ( 13.3%)    0.2896 ( 17.1%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.2384 ( 11.0%)    0.2384 ( 14.1%)    Parse modules
    0.0474 (  2.2%)    0.0474 (  2.8%)    Verify circuit
    1.4743 ( 67.9%)    0.9982 ( 58.9%)  'firrtl.circuit' Pipeline
    0.1418 (  6.5%)    0.0759 (  4.5%)    'firrtl.module' Pipeline
    0.1285 (  5.9%)    0.0685 (  4.0%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0133 (  0.6%)    0.0074 (  0.4%)      LowerCHIRRTLPass
    0.0124 (  0.6%)    0.0124 (  0.7%)    InferWidths
    0.0710 (  3.3%)    0.0710 (  4.2%)    InferResets
    0.0047 (  0.2%)    0.0047 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0141 (  0.7%)    0.0141 (  0.8%)    WireDFT
    0.0140 (  0.6%)    0.0140 (  0.8%)    PrefixModules
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0940 (  4.3%)    0.0940 (  5.5%)    LowerFIRRTLTypes
    0.8776 ( 40.4%)    0.4675 ( 27.6%)    'firrtl.module' Pipeline
    0.0895 (  4.1%)    0.0484 (  2.9%)      ExpandWhens
    0.0014 (  0.1%)    0.0008 (  0.0%)      RemoveInvalid
    0.7474 ( 34.4%)    0.3958 ( 23.3%)      Canonicalizer
    0.0393 (  1.8%)    0.0224 (  1.3%)      InferReadWrite
    0.0304 (  1.4%)    0.0304 (  1.8%)    Inliner
    0.0292 (  1.3%)    0.0292 (  1.7%)    IMConstProp
    0.0012 (  0.1%)    0.0012 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0011 (  0.1%)    0.0011 (  0.1%)    BlackBoxReader
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1512 (  7.0%)    0.1512 (  8.9%)    'firrtl.module' Pipeline
    0.1511 (  7.0%)    0.1511 (  8.9%)      Canonicalizer
    0.0111 (  0.5%)    0.0111 (  0.7%)    RemoveUnusedPorts
    0.0010 (  0.0%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0114 (  0.5%)    0.0114 (  0.7%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.1407 (  6.5%)    0.1407 (  8.3%)  LowerFIRRTLToHW
    0.0012 (  0.1%)    0.0012 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1250 (  5.8%)    0.1250 (  7.4%)  'hw.module' Pipeline
    0.0332 (  1.5%)    0.0332 (  2.0%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0770 (  3.5%)    0.0770 (  4.5%)    Canonicalizer
    0.0148 (  0.7%)    0.0148 (  0.9%)    HWCleanup
    0.0191 (  0.9%)    0.0191 (  1.1%)  'hw.module' Pipeline
    0.0009 (  0.0%)    0.0009 (  0.1%)    HWLegalizeModules
    0.0182 (  0.8%)    0.0182 (  1.1%)    PrettifyVerilog
    0.1173 (  5.4%)    0.1173 (  6.9%)  ExportVerilog
    0.0012 (  0.1%)    0.0012 (  0.1%)  Rest
    2.1714 (100.0%)    1.6953 (100.0%)  Total

{
  totalTime: 1.709,
  maxMemory: 70549504
}
