m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/spenc/OneDrive/Documents/Desktop
vbutton_decoder_bounce
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1728242241
!i10b 1
!s100 _blPbaIWZBL3_QnN8^ahg0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I@BjjQ=LXReYh82>KjZ_j@0
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 dC:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/sim/ModelSim
Z5 w1728242192
Z6 8C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/radiant_project/lab3_jb/source/impl_1/SystemVerilog.sv
Z7 FC:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/radiant_project/lab3_jb/source/impl_1/SystemVerilog.sv
!i122 0
L0 64 220
Z8 OV;L;2020.1;71
r1
!s85 0
31
Z9 !s108 1728242240.000000
Z10 !s107 C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/radiant_project/lab3_jb/source/impl_1/SystemVerilog.sv|
Z11 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/radiant_project/lab3_jb/source/impl_1/SystemVerilog.sv|
!i113 1
Z12 o-work work -sv
Z13 tCvgOpt 0
vseven_seg_decoder
R0
R1
!i10b 1
!s100 zi^ihCbDEMl1HhSJU7[=C3
R2
IIF:>ci_@NVAOHf_`6UWO>3
R3
S1
R4
R5
R6
R7
!i122 0
L0 289 28
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
vtestbench1
R0
R1
!i10b 1
!s100 CLP8PaTXOM?k]9ISnSDkm0
R2
IFLbh]WFfRfBmQO2gPWZ3L2
R3
S1
R4
w1728242238
8C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/sim/ModelSim/testbench1.sv
FC:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/sim/ModelSim/testbench1.sv
!i122 1
L0 5 45
R8
r1
!s85 0
31
!s108 1728242241.000000
!s107 C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/sim/ModelSim/testbench1.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/sim/ModelSim/testbench1.sv|
!i113 1
R12
R13
vtop
R0
R1
!i10b 1
!s100 iPz12]7WSo2dBaFJAh:C52
R2
I5ioSJdGm7j>4HgQJz6dTo3
R3
S1
R4
R5
R6
R7
!i122 0
L0 6 53
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
