Generate register masks.

device:
    GAL22V10

pins:
    GND P14 P13 P12 P6  P5  P4  P3  P2  _   _   _
    _   S1  S2  RD  IO  _   _   _   _   _   _   VCC

define:
    CSI = P14 & (P13 | P12)

table:
    CSI P6  P5  P4  P3  P2  |  S1  S2  RD  IO
    0   0   0   0   0   0   |  1   0   1   1
    0   0   0   0   0   1   |  0   0   0   0
    0   0   0   0   1   0   |  0   0   0   0
    0   0   0   0   1   1   |  1   0   1   0
    0   0   0   1   0   0   |  1   0   1   0
    0   0   0   1   0   1   |  0   0   1   0
    0   0   0   1   1   0   |  0   0   0   0
    0   0   0   1   1   1   |  0   0   0   0
    0   0   1   0   0   0   |  1   1   0   1
    0   0   1   0   0   1   |  0   0   0   0
    0   0   1   0   1   0   |  0   0   0   0
    0   0   1   0   1   1   |  0   0   0   0
    0   0   1   1   0   0   |  1   1   1   0
    0   0   1   1   0   1   |  0   0   1   0
    0   0   1   1   1   0   |  0   0   0   0
    0   0   1   1   1   1   |  0   0   0   0
    0   1   0   0   0   0   |  0   0   0   0
    0   1   0   0   0   1   |  0   0   0   0
    0   1   0   0   1   0   |  0   0   0   0
    0   1   0   0   1   1   |  0   0   0   0
    0   1   0   1   0   0   |  0   0   0   0
    0   1   0   1   0   1   |  0   0   0   0
    0   1   0   1   1   0   |  0   0   0   0
    0   1   0   1   1   1   |  0   0   0   0
    0   1   1   0   0   0   |  1   1   0   0
    0   1   1   0   0   1   |  1   0   1   0
    0   1   1   0   1   0   |  0   0   0   0
    0   1   1   0   1   1   |  0   0   1   0
    0   1   1   1   0   0   |  1   0   1   0
    0   1   1   1   0   1   |  0   0   0   0
    0   1   1   1   1   0   |  0   0   0   0
    0   1   1   1   1   1   |  0   0   0   0
    1   0   0   0   0   0   |  1   0   1   1
    1   0   0   0   0   1   |  0   0   0   0
    1   0   0   0   1   0   |  0   0   0   0
    1   0   0   0   1   1   |  1   0   1   0
    1   0   0   1   0   0   |  1   0   1   0
    1   0   0   1   0   1   |  0   0   1   0
    1   0   0   1   1   0   |  0   0   0   0
    1   0   0   1   1   1   |  0   0   0   0
    1   0   1   0   0   0   |  1   1   0   1
    1   0   1   0   0   1   |  0   0   0   0
    1   0   1   0   1   0   |  0   0   0   0
    1   0   1   0   1   1   |  0   0   0   0
    1   0   1   1   0   0   |  1   1   1   0
    1   0   1   1   0   1   |  0   0   1   0
    1   0   1   1   1   0   |  0   0   0   0
    1   0   1   1   1   1   |  0   0   0   0
    1   1   0   0   0   0   |  0   0   0   0
    1   1   0   0   0   1   |  0   0   0   0
    1   1   0   0   1   0   |  0   0   0   0
    1   1   0   0   1   1   |  0   0   0   0
    1   1   0   1   0   0   |  0   0   0   0
    1   1   0   1   0   1   |  0   0   0   0
    1   1   0   1   1   0   |  0   0   0   0
    1   1   0   1   1   1   |  0   0   0   0
    1   1   1   0   0   0   |  1   1   0   0
    1   1   1   0   0   1   |  1   0   1   0
    1   1   1   0   1   0   |  0   0   0   0
    1   1   1   0   1   1   |  0   0   1   0
    1   1   1   1   0   0   |  0   0   1   0
    1   1   1   1   0   1   |  0   0   0   0
    1   1   1   1   1   0   |  0   0   0   0
    1   1   1   1   1   1   |  0   0   0   0
