INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/spencer_stinson1/Documents/GitHub/Lab09/Lab_09/Lab_09.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/spencer_stinson1/Documents/GitHub/Lab09/Lab_09/Lab_09.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/spencer_stinson1/Documents/GitHub/Lab09/Lab_09/Lab_09.srcs/sources_1/new/top_lab9.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_lab9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/spencer_stinson1/Documents/GitHub/Lab09/basys3_lab9.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basys3_lab9
