

================================================================
== Vivado HLS Report for 'subconv_3x3_16_strid'
================================================================
* Date:           Thu Dec 13 17:50:20 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.94|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  351073|  351073|  351073|  351073|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  351072|  351072|      7314|          -|          -|    48|    no    |
        | + Loop 1.1              |    7312|    7312|       914|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1          |     912|     912|       114|          -|          -|     8|    no    |
        |   +++ Loop 1.1.1.1      |     105|     105|        35|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      33|      33|        11|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 23
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	5  / (!exitcond2)
	3  / (exitcond2)
5 --> 
	17  / (exitcond1)
	6  / (!exitcond1)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	6  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_24 (5)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:466
:0  br label %.loopexit


 <State 2>: 3.88ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i6 [ 0, %0 ], [ %co_5, %.loopexit.loopexit ]

ST_2: exitcond4 (8)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:466
.loopexit:1  %exitcond4 = icmp eq i6 %co, -16

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_2: co_5 (10)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:466
.loopexit:3  %co_5 = add i6 %co, 1

ST_2: StgValue_29 (11)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:466
.loopexit:4  br i1 %exitcond4, label %4, label %.preheader7.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:472
.preheader7.preheader:0  %tmp = zext i6 %co to i64

ST_2: tmp_cast (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:466
.preheader7.preheader:1  %tmp_cast = zext i6 %co to i9

ST_2: tmp_68 (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:466
.preheader7.preheader:2  %tmp_68 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %co, i4 0)

ST_2: p_shl3_cast (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:466
.preheader7.preheader:3  %p_shl3_cast = zext i10 %tmp_68 to i11

ST_2: tmp_69 (17)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:466
.preheader7.preheader:4  %tmp_69 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co, i1 false)

ST_2: p_shl4_cast2 (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:472
.preheader7.preheader:5  %p_shl4_cast2 = zext i7 %tmp_69 to i10

ST_2: p_shl4_cast (19)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:472
.preheader7.preheader:6  %p_shl4_cast = zext i7 %tmp_69 to i11

ST_2: tmp_70 (20)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:472
.preheader7.preheader:7  %tmp_70 = add i11 %p_shl4_cast, %p_shl3_cast

ST_2: tmp_71 (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:466
.preheader7.preheader:8  %tmp_71 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %co, i2 0)

ST_2: p_shl2_cast (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:472
.preheader7.preheader:9  %p_shl2_cast = zext i8 %tmp_71 to i9

ST_2: tmp_72 (23)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:472
.preheader7.preheader:10  %tmp_72 = sub i9 %p_shl2_cast, %tmp_cast

ST_2: tmp_97_cast (24)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:472
.preheader7.preheader:11  %tmp_97_cast = sext i9 %tmp_72 to i10

ST_2: tmp_73 (25)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:466
.preheader7.preheader:12  %tmp_73 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co, i3 0)

ST_2: p_shl_cast (26)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:477
.preheader7.preheader:13  %p_shl_cast = zext i9 %tmp_73 to i10

ST_2: tmp_74 (27)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:477
.preheader7.preheader:14  %tmp_74 = add i10 %p_shl4_cast2, %p_shl_cast

ST_2: bias_addr (28)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:476
.preheader7.preheader:15  %bias_addr = getelementptr [48 x float]* %bias, i64 0, i64 %tmp

ST_2: StgValue_46 (29)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:467
.preheader7.preheader:16  br label %.preheader7

ST_2: StgValue_47 (117)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:481
:0  ret void


 <State 3>: 4.66ns
ST_3: h (31)  [1/1] 0.00ns
.preheader7:0  %h = phi i4 [ %h_5, %3 ], [ 1, %.preheader7.preheader ]

ST_3: exitcond3 (32)  [1/1] 3.10ns  loc: acceleartor_hls_padding/components.cpp:467
.preheader7:1  %exitcond3 = icmp eq i4 %h, -7

ST_3: empty_30 (33)  [1/1] 0.00ns
.preheader7:2  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_3: StgValue_51 (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:467
.preheader7:3  br i1 %exitcond3, label %.loopexit.loopexit, label %.preheader6.preheader

ST_3: tmp_s (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:472
.preheader6.preheader:0  %tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h, i1 false)

ST_3: tmp_37_cast (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:477
.preheader6.preheader:1  %tmp_37_cast = zext i4 %h to i10

ST_3: tmp_75 (38)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:477
.preheader6.preheader:2  %tmp_75 = add i10 %tmp_74, %tmp_37_cast

ST_3: tmp_42 (39)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:477
.preheader6.preheader:3  %tmp_42 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_75, i3 0)

ST_3: p_shl5_cast (40)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:477
.preheader6.preheader:4  %p_shl5_cast = zext i13 %tmp_42 to i14

ST_3: tmp_43 (41)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:477
.preheader6.preheader:5  %tmp_43 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_75, i1 false)

ST_3: p_shl6_cast (42)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:477
.preheader6.preheader:6  %p_shl6_cast = zext i11 %tmp_43 to i14

ST_3: tmp_76 (43)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:477
.preheader6.preheader:7  %tmp_76 = add i14 %p_shl6_cast, %p_shl5_cast

ST_3: StgValue_60 (44)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:468
.preheader6.preheader:8  br label %.preheader6

ST_3: StgValue_61 (115)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.10ns
ST_4: w (46)  [1/1] 0.00ns
.preheader6:0  %w = phi i4 [ %w_5, %2 ], [ 1, %.preheader6.preheader ]

ST_4: exitcond2 (47)  [1/1] 3.10ns  loc: acceleartor_hls_padding/components.cpp:468
.preheader6:1  %exitcond2 = icmp eq i4 %w, -7

ST_4: empty_31 (48)  [1/1] 0.00ns
.preheader6:2  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_4: StgValue_65 (49)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:468
.preheader6:3  br i1 %exitcond2, label %3, label %.preheader5.preheader

ST_4: tmp_38 (51)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:472
.preheader5.preheader:0  %tmp_38 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %w, i1 false)

ST_4: StgValue_67 (52)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:470
.preheader5.preheader:1  br label %.preheader5

ST_4: h_5 (112)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:467
:0  %h_5 = add i4 %h, 1

ST_4: StgValue_69 (113)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:467
:1  br label %.preheader7


 <State 5>: 7.01ns
ST_5: sum (54)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:472
.preheader5:0  %sum = phi float [ 0.000000e+00, %.preheader5.preheader ], [ %sum_1, %.preheader5.loopexit ]

ST_5: m (55)  [1/1] 0.00ns
.preheader5:1  %m = phi i2 [ 0, %.preheader5.preheader ], [ %m_5, %.preheader5.loopexit ]

ST_5: exitcond1 (56)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:470
.preheader5:2  %exitcond1 = icmp eq i2 %m, -1

ST_5: empty_32 (57)  [1/1] 0.00ns
.preheader5:3  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_5 (58)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:470
.preheader5:4  %m_5 = add i2 %m, 1

ST_5: StgValue_75 (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:470
.preheader5:5  br i1 %exitcond1, label %2, label %.preheader.preheader

ST_5: tmp_40_cast (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:472
.preheader.preheader:0  %tmp_40_cast = zext i2 %m to i10

ST_5: tmp_78 (62)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:472
.preheader.preheader:1  %tmp_78 = add i10 %tmp_97_cast, %tmp_40_cast

ST_5: tmp_45 (63)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:472 (grouped into LUT with out node tmp_79)
.preheader.preheader:2  %tmp_45 = shl i10 %tmp_78, 2

ST_5: tmp_79 (64)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:472 (out node of the LUT)
.preheader.preheader:3  %tmp_79 = sub i10 %tmp_45, %tmp_78

ST_5: tmp1 (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:472 (grouped into LUT with out node tmp_41)
.preheader.preheader:4  %tmp1 = xor i2 %m, -2

ST_5: tmp1_cast (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:472 (grouped into LUT with out node tmp_41)
.preheader.preheader:5  %tmp1_cast = sext i2 %tmp1 to i5

ST_5: tmp_41 (67)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:472 (out node of the LUT)
.preheader.preheader:6  %tmp_41 = add i5 %tmp_s, %tmp1_cast

ST_5: tmp_42_cast (68)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:472
.preheader.preheader:7  %tmp_42_cast = zext i5 %tmp_41 to i11

ST_5: tmp_80 (69)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:472
.preheader.preheader:8  %tmp_80 = add i11 %tmp_70, %tmp_42_cast

ST_5: p_shl7_cast (70)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:472
.preheader.preheader:9  %p_shl7_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_80, i4 0)

ST_5: tmp_47 (71)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:472
.preheader.preheader:10  %tmp_47 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_80, i1 false)

ST_5: p_shl8_cast (72)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:472
.preheader.preheader:11  %p_shl8_cast = zext i12 %tmp_47 to i15

ST_5: tmp_81 (73)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:472
.preheader.preheader:12  %tmp_81 = add i15 %p_shl8_cast, %p_shl7_cast

ST_5: StgValue_89 (74)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:471
.preheader.preheader:13  br label %.preheader

ST_5: bias_load (102)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:476
:0  %bias_load = load float* %bias_addr, align 4

ST_5: tmp_39_cast (104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:477
:2  %tmp_39_cast = zext i4 %w to i14

ST_5: tmp_77 (105)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:477
:3  %tmp_77 = add i14 %tmp_76, %tmp_39_cast

ST_5: w_5 (109)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:468
:7  %w_5 = add i4 %w, 1


 <State 6>: 7.94ns
ST_6: sum_1 (76)  [1/1] 0.00ns
.preheader:0  %sum_1 = phi float [ %sum_6, %1 ], [ %sum, %.preheader.preheader ]

ST_6: n (77)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ %n_5, %1 ], [ 0, %.preheader.preheader ]

ST_6: exitcond (78)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:471
.preheader:2  %exitcond = icmp eq i2 %n, -1

ST_6: empty_33 (79)  [1/1] 0.00ns
.preheader:3  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_6: n_5 (80)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:471
.preheader:4  %n_5 = add i2 %n, 1

ST_6: StgValue_99 (81)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:471
.preheader:5  br i1 %exitcond, label %.preheader5.loopexit, label %1

ST_6: tmp_43_cast (83)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:472
:0  %tmp_43_cast = zext i2 %n to i10

ST_6: tmp_82 (84)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:472
:1  %tmp_82 = add i10 %tmp_79, %tmp_43_cast

ST_6: tmp_113_cast (85)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:472
:2  %tmp_113_cast = zext i10 %tmp_82 to i64

ST_6: weight_addr (86)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:472
:3  %weight_addr = getelementptr [432 x float]* %weight, i64 0, i64 %tmp_113_cast

ST_6: weight_load (87)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:472
:4  %weight_load = load float* %weight_addr, align 4

ST_6: tmp2 (88)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:472 (grouped into LUT with out node tmp_44)
:5  %tmp2 = xor i2 %n, -2

ST_6: tmp2_cast (89)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:472 (grouped into LUT with out node tmp_44)
:6  %tmp2_cast = sext i2 %tmp2 to i5

ST_6: tmp_44 (90)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:472 (out node of the LUT)
:7  %tmp_44 = add i5 %tmp_38, %tmp2_cast

ST_6: tmp_45_cast (91)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:472
:8  %tmp_45_cast = zext i5 %tmp_44 to i15

ST_6: tmp_83 (92)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:472
:9  %tmp_83 = add i15 %tmp_81, %tmp_45_cast

ST_6: tmp_114_cast (93)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:472
:10  %tmp_114_cast = zext i15 %tmp_83 to i64

ST_6: input_addr (94)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:472
:11  %input_addr = getelementptr [15552 x float]* %input_r, i64 0, i64 %tmp_114_cast

ST_6: input_load (95)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:472
:12  %input_load = load float* %input_addr, align 4

ST_6: StgValue_113 (100)  [1/1] 0.00ns
.preheader5.loopexit:0  br label %.preheader5


 <State 7>: 3.25ns
ST_7: weight_load (87)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:472
:4  %weight_load = load float* %weight_addr, align 4

ST_7: input_load (95)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:472
:12  %input_load = load float* %input_addr, align 4


 <State 8>: 5.70ns
ST_8: tmp_46 (96)  [4/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:472
:13  %tmp_46 = fmul float %weight_load, %input_load


 <State 9>: 5.70ns
ST_9: tmp_46 (96)  [3/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:472
:13  %tmp_46 = fmul float %weight_load, %input_load


 <State 10>: 5.70ns
ST_10: tmp_46 (96)  [2/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:472
:13  %tmp_46 = fmul float %weight_load, %input_load


 <State 11>: 5.70ns
ST_11: tmp_46 (96)  [1/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:472
:13  %tmp_46 = fmul float %weight_load, %input_load


 <State 12>: 7.26ns
ST_12: sum_6 (97)  [5/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:472
:14  %sum_6 = fadd float %sum_1, %tmp_46


 <State 13>: 7.26ns
ST_13: sum_6 (97)  [4/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:472
:14  %sum_6 = fadd float %sum_1, %tmp_46


 <State 14>: 7.26ns
ST_14: sum_6 (97)  [3/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:472
:14  %sum_6 = fadd float %sum_1, %tmp_46


 <State 15>: 7.26ns
ST_15: sum_6 (97)  [2/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:472
:14  %sum_6 = fadd float %sum_1, %tmp_46


 <State 16>: 7.26ns
ST_16: sum_6 (97)  [1/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:472
:14  %sum_6 = fadd float %sum_1, %tmp_46

ST_16: StgValue_125 (98)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:471
:15  br label %.preheader


 <State 17>: 3.25ns
ST_17: bias_load (102)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:476
:0  %bias_load = load float* %bias_addr, align 4


 <State 18>: 7.26ns
ST_18: result (103)  [5/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:476
:1  %result = fadd float %sum, %bias_load


 <State 19>: 7.26ns
ST_19: result (103)  [4/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:476
:1  %result = fadd float %sum, %bias_load


 <State 20>: 7.26ns
ST_20: result (103)  [3/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:476
:1  %result = fadd float %sum, %bias_load


 <State 21>: 7.26ns
ST_21: result (103)  [2/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:476
:1  %result = fadd float %sum, %bias_load


 <State 22>: 7.26ns
ST_22: result (103)  [1/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:476
:1  %result = fadd float %sum, %bias_load


 <State 23>: 3.25ns
ST_23: tmp_105_cast (106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:477
:4  %tmp_105_cast = zext i14 %tmp_77 to i64

ST_23: output_addr (107)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:477
:5  %output_addr = getelementptr [4800 x float]* %output_r, i64 0, i64 %tmp_105_cast

ST_23: StgValue_134 (108)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:477
:6  store float %result, float* %output_addr, align 4

ST_23: StgValue_135 (110)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:468
:8  br label %.preheader6



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_24  (br               ) [ 011111111111111111111111]
co           (phi              ) [ 001000000000000000000000]
exitcond4    (icmp             ) [ 001111111111111111111111]
empty        (speclooptripcount) [ 000000000000000000000000]
co_5         (add              ) [ 011111111111111111111111]
StgValue_29  (br               ) [ 000000000000000000000000]
tmp          (zext             ) [ 000000000000000000000000]
tmp_cast     (zext             ) [ 000000000000000000000000]
tmp_68       (bitconcatenate   ) [ 000000000000000000000000]
p_shl3_cast  (zext             ) [ 000000000000000000000000]
tmp_69       (bitconcatenate   ) [ 000000000000000000000000]
p_shl4_cast2 (zext             ) [ 000000000000000000000000]
p_shl4_cast  (zext             ) [ 000000000000000000000000]
tmp_70       (add              ) [ 000111111111111111111111]
tmp_71       (bitconcatenate   ) [ 000000000000000000000000]
p_shl2_cast  (zext             ) [ 000000000000000000000000]
tmp_72       (sub              ) [ 000000000000000000000000]
tmp_97_cast  (sext             ) [ 000111111111111111111111]
tmp_73       (bitconcatenate   ) [ 000000000000000000000000]
p_shl_cast   (zext             ) [ 000000000000000000000000]
tmp_74       (add              ) [ 000111111111111111111111]
bias_addr    (getelementptr    ) [ 000111111111111111111111]
StgValue_46  (br               ) [ 001111111111111111111111]
StgValue_47  (ret              ) [ 000000000000000000000000]
h            (phi              ) [ 000111111111111111111111]
exitcond3    (icmp             ) [ 001111111111111111111111]
empty_30     (speclooptripcount) [ 000000000000000000000000]
StgValue_51  (br               ) [ 000000000000000000000000]
tmp_s        (bitconcatenate   ) [ 000011111111111111111111]
tmp_37_cast  (zext             ) [ 000000000000000000000000]
tmp_75       (add              ) [ 000000000000000000000000]
tmp_42       (bitconcatenate   ) [ 000000000000000000000000]
p_shl5_cast  (zext             ) [ 000000000000000000000000]
tmp_43       (bitconcatenate   ) [ 000000000000000000000000]
p_shl6_cast  (zext             ) [ 000000000000000000000000]
tmp_76       (add              ) [ 000011111111111111111111]
StgValue_60  (br               ) [ 001111111111111111111111]
StgValue_61  (br               ) [ 011111111111111111111111]
w            (phi              ) [ 000011111111111110000000]
exitcond2    (icmp             ) [ 001111111111111111111111]
empty_31     (speclooptripcount) [ 000000000000000000000000]
StgValue_65  (br               ) [ 000000000000000000000000]
tmp_38       (bitconcatenate   ) [ 000001111111111110000000]
StgValue_67  (br               ) [ 001111111111111111111111]
h_5          (add              ) [ 001111111111111111111111]
StgValue_69  (br               ) [ 001111111111111111111111]
sum          (phi              ) [ 000001111111111111111110]
m            (phi              ) [ 000001000000000000000000]
exitcond1    (icmp             ) [ 001111111111111111111111]
empty_32     (speclooptripcount) [ 000000000000000000000000]
m_5          (add              ) [ 001111111111111111111111]
StgValue_75  (br               ) [ 000000000000000000000000]
tmp_40_cast  (zext             ) [ 000000000000000000000000]
tmp_78       (add              ) [ 000000000000000000000000]
tmp_45       (shl              ) [ 000000000000000000000000]
tmp_79       (sub              ) [ 000000111111111110000000]
tmp1         (xor              ) [ 000000000000000000000000]
tmp1_cast    (sext             ) [ 000000000000000000000000]
tmp_41       (add              ) [ 000000000000000000000000]
tmp_42_cast  (zext             ) [ 000000000000000000000000]
tmp_80       (add              ) [ 000000000000000000000000]
p_shl7_cast  (bitconcatenate   ) [ 000000000000000000000000]
tmp_47       (bitconcatenate   ) [ 000000000000000000000000]
p_shl8_cast  (zext             ) [ 000000000000000000000000]
tmp_81       (add              ) [ 000000111111111110000000]
StgValue_89  (br               ) [ 001111111111111111111111]
tmp_39_cast  (zext             ) [ 000000000000000000000000]
tmp_77       (add              ) [ 000000000000000001111111]
w_5          (add              ) [ 001110000000000001111111]
sum_1        (phi              ) [ 001111111111111111111111]
n            (phi              ) [ 000000100000000000000000]
exitcond     (icmp             ) [ 001111111111111111111111]
empty_33     (speclooptripcount) [ 000000000000000000000000]
n_5          (add              ) [ 001111111111111111111111]
StgValue_99  (br               ) [ 000000000000000000000000]
tmp_43_cast  (zext             ) [ 000000000000000000000000]
tmp_82       (add              ) [ 000000000000000000000000]
tmp_113_cast (zext             ) [ 000000000000000000000000]
weight_addr  (getelementptr    ) [ 000000010000000000000000]
tmp2         (xor              ) [ 000000000000000000000000]
tmp2_cast    (sext             ) [ 000000000000000000000000]
tmp_44       (add              ) [ 000000000000000000000000]
tmp_45_cast  (zext             ) [ 000000000000000000000000]
tmp_83       (add              ) [ 000000000000000000000000]
tmp_114_cast (zext             ) [ 000000000000000000000000]
input_addr   (getelementptr    ) [ 000000010000000000000000]
StgValue_113 (br               ) [ 001111111111111111111111]
weight_load  (load             ) [ 000000001111000000000000]
input_load   (load             ) [ 000000001111000000000000]
tmp_46       (fmul             ) [ 000000000000111110000000]
sum_6        (fadd             ) [ 001111111111111111111111]
StgValue_125 (br               ) [ 001111111111111111111111]
bias_load    (load             ) [ 000000000000000000111110]
result       (fadd             ) [ 000000000000000000000001]
tmp_105_cast (zext             ) [ 000000000000000000000000]
output_addr  (getelementptr    ) [ 000000000000000000000000]
StgValue_134 (store            ) [ 000000000000000000000000]
StgValue_135 (br               ) [ 001111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i11.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="bias_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="6" slack="0"/>
<pin id="68" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="6" slack="3"/>
<pin id="73" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="74" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/5 "/>
</bind>
</comp>

<comp id="75" class="1004" name="weight_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="10" slack="0"/>
<pin id="79" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr/6 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="9" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="85" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_load/6 "/>
</bind>
</comp>

<comp id="87" class="1004" name="input_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="15" slack="0"/>
<pin id="91" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="14" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="97" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 "/>
</bind>
</comp>

<comp id="99" class="1004" name="output_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="14" slack="0"/>
<pin id="103" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/23 "/>
</bind>
</comp>

<comp id="106" class="1004" name="StgValue_134_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="13" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="1"/>
<pin id="109" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_134/23 "/>
</bind>
</comp>

<comp id="111" class="1005" name="co_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="6" slack="1"/>
<pin id="113" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="co_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="6" slack="0"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="122" class="1005" name="h_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="1"/>
<pin id="124" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="h_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="1" slack="1"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="134" class="1005" name="w_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="1"/>
<pin id="136" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="w_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="1" slack="1"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="146" class="1005" name="sum_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="sum_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="32" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/5 "/>
</bind>
</comp>

<comp id="158" class="1005" name="m_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="2" slack="1"/>
<pin id="160" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="m_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="2" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="169" class="1005" name="sum_1_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="sum_1_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="32" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/6 "/>
</bind>
</comp>

<comp id="181" class="1005" name="n_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="2" slack="1"/>
<pin id="183" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="n_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="2" slack="0"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="1" slack="1"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/6 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="2"/>
<pin id="194" dir="0" index="1" bw="32" slack="1"/>
<pin id="195" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_6/12 result/18 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="0" index="1" bw="32" slack="1"/>
<pin id="201" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_46/8 "/>
</bind>
</comp>

<comp id="202" class="1004" name="exitcond4_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="0"/>
<pin id="204" dir="0" index="1" bw="5" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="co_5_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_5/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="0"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_cast_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="6" slack="0"/>
<pin id="221" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_68_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="10" slack="0"/>
<pin id="225" dir="0" index="1" bw="6" slack="0"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_68/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="p_shl3_cast_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="10" slack="0"/>
<pin id="233" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_69_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="7" slack="0"/>
<pin id="237" dir="0" index="1" bw="6" slack="0"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_69/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_shl4_cast2_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="7" slack="0"/>
<pin id="245" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast2/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="p_shl4_cast_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="0"/>
<pin id="249" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_70_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="0"/>
<pin id="253" dir="0" index="1" bw="10" slack="0"/>
<pin id="254" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_70/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_71_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="6" slack="0"/>
<pin id="260" dir="0" index="2" bw="1" slack="0"/>
<pin id="261" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_71/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_shl2_cast_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_72_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="6" slack="0"/>
<pin id="272" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_72/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_97_cast_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="9" slack="0"/>
<pin id="277" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_97_cast/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_73_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="9" slack="0"/>
<pin id="281" dir="0" index="1" bw="6" slack="0"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_73/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="p_shl_cast_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="9" slack="0"/>
<pin id="289" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_74_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="0"/>
<pin id="293" dir="0" index="1" bw="9" slack="0"/>
<pin id="294" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_74/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="exitcond3_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="0" index="1" bw="4" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_s_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="0"/>
<pin id="305" dir="0" index="1" bw="4" slack="0"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_37_cast_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_37_cast/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_75_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="10" slack="1"/>
<pin id="317" dir="0" index="1" bw="4" slack="0"/>
<pin id="318" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_75/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_42_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="13" slack="0"/>
<pin id="322" dir="0" index="1" bw="10" slack="0"/>
<pin id="323" dir="0" index="2" bw="1" slack="0"/>
<pin id="324" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_42/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="p_shl5_cast_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="13" slack="0"/>
<pin id="330" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_43_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="11" slack="0"/>
<pin id="334" dir="0" index="1" bw="10" slack="0"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_43/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="p_shl6_cast_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="11" slack="0"/>
<pin id="342" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_76_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="11" slack="0"/>
<pin id="346" dir="0" index="1" bw="13" slack="0"/>
<pin id="347" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_76/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="exitcond2_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="0"/>
<pin id="352" dir="0" index="1" bw="4" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_38_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="5" slack="0"/>
<pin id="358" dir="0" index="1" bw="4" slack="0"/>
<pin id="359" dir="0" index="2" bw="1" slack="0"/>
<pin id="360" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_38/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="h_5_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="1"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_5/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="exitcond1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="2" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="m_5_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="2" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_5/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_40_cast_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="2" slack="0"/>
<pin id="384" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_cast/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_78_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="9" slack="3"/>
<pin id="388" dir="0" index="1" bw="2" slack="0"/>
<pin id="389" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_78/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_45_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="10" slack="0"/>
<pin id="393" dir="0" index="1" bw="3" slack="0"/>
<pin id="394" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_45/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_79_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="10" slack="0"/>
<pin id="399" dir="0" index="1" bw="10" slack="0"/>
<pin id="400" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_79/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="2" slack="0"/>
<pin id="405" dir="0" index="1" bw="2" slack="0"/>
<pin id="406" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp1_cast_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="2" slack="0"/>
<pin id="411" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/5 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_41_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="5" slack="2"/>
<pin id="415" dir="0" index="1" bw="2" slack="0"/>
<pin id="416" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_41/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_42_cast_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="5" slack="0"/>
<pin id="420" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42_cast/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_80_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="11" slack="3"/>
<pin id="424" dir="0" index="1" bw="5" slack="0"/>
<pin id="425" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_80/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="p_shl7_cast_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="15" slack="0"/>
<pin id="429" dir="0" index="1" bw="11" slack="0"/>
<pin id="430" dir="0" index="2" bw="1" slack="0"/>
<pin id="431" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7_cast/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_47_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="12" slack="0"/>
<pin id="437" dir="0" index="1" bw="11" slack="0"/>
<pin id="438" dir="0" index="2" bw="1" slack="0"/>
<pin id="439" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_47/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="p_shl8_cast_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="12" slack="0"/>
<pin id="445" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_cast/5 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_81_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="12" slack="0"/>
<pin id="449" dir="0" index="1" bw="15" slack="0"/>
<pin id="450" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_81/5 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_39_cast_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="4" slack="1"/>
<pin id="455" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_39_cast/5 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_77_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="14" slack="2"/>
<pin id="459" dir="0" index="1" bw="4" slack="0"/>
<pin id="460" dir="1" index="2" bw="14" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_77/5 "/>
</bind>
</comp>

<comp id="462" class="1004" name="w_5_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="4" slack="1"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_5/5 "/>
</bind>
</comp>

<comp id="468" class="1004" name="exitcond_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="2" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="474" class="1004" name="n_5_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="2" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_5/6 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_43_cast_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="2" slack="0"/>
<pin id="482" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43_cast/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_82_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="10" slack="1"/>
<pin id="486" dir="0" index="1" bw="2" slack="0"/>
<pin id="487" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_82/6 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_113_cast_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="10" slack="0"/>
<pin id="491" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_113_cast/6 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp2_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="2" slack="0"/>
<pin id="496" dir="0" index="1" bw="2" slack="0"/>
<pin id="497" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp2/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp2_cast_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="2" slack="0"/>
<pin id="502" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/6 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_44_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="5" slack="2"/>
<pin id="506" dir="0" index="1" bw="2" slack="0"/>
<pin id="507" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_44/6 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_45_cast_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="5" slack="0"/>
<pin id="511" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_45_cast/6 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_83_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="15" slack="1"/>
<pin id="515" dir="0" index="1" bw="5" slack="0"/>
<pin id="516" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_83/6 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_114_cast_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="15" slack="0"/>
<pin id="520" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_114_cast/6 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_105_cast_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="14" slack="7"/>
<pin id="525" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_105_cast/23 "/>
</bind>
</comp>

<comp id="530" class="1005" name="co_5_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="6" slack="0"/>
<pin id="532" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="co_5 "/>
</bind>
</comp>

<comp id="535" class="1005" name="tmp_70_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="11" slack="3"/>
<pin id="537" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_70 "/>
</bind>
</comp>

<comp id="540" class="1005" name="tmp_97_cast_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="10" slack="3"/>
<pin id="542" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="tmp_97_cast "/>
</bind>
</comp>

<comp id="545" class="1005" name="tmp_74_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="10" slack="1"/>
<pin id="547" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_74 "/>
</bind>
</comp>

<comp id="550" class="1005" name="bias_addr_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="6" slack="3"/>
<pin id="552" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="558" class="1005" name="tmp_s_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="5" slack="2"/>
<pin id="560" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="563" class="1005" name="tmp_76_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="14" slack="2"/>
<pin id="565" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp_76 "/>
</bind>
</comp>

<comp id="571" class="1005" name="tmp_38_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="5" slack="2"/>
<pin id="573" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="576" class="1005" name="h_5_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="4" slack="1"/>
<pin id="578" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h_5 "/>
</bind>
</comp>

<comp id="584" class="1005" name="m_5_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="2" slack="0"/>
<pin id="586" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_5 "/>
</bind>
</comp>

<comp id="589" class="1005" name="tmp_79_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="10" slack="1"/>
<pin id="591" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_79 "/>
</bind>
</comp>

<comp id="594" class="1005" name="tmp_81_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="15" slack="1"/>
<pin id="596" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_81 "/>
</bind>
</comp>

<comp id="599" class="1005" name="tmp_77_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="14" slack="7"/>
<pin id="601" dir="1" index="1" bw="14" slack="7"/>
</pin_list>
<bind>
<opset="tmp_77 "/>
</bind>
</comp>

<comp id="604" class="1005" name="w_5_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="4" slack="1"/>
<pin id="606" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w_5 "/>
</bind>
</comp>

<comp id="612" class="1005" name="n_5_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="2" slack="0"/>
<pin id="614" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_5 "/>
</bind>
</comp>

<comp id="617" class="1005" name="weight_addr_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="9" slack="1"/>
<pin id="619" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr "/>
</bind>
</comp>

<comp id="622" class="1005" name="input_addr_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="14" slack="1"/>
<pin id="624" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="627" class="1005" name="weight_load_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="1"/>
<pin id="629" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight_load "/>
</bind>
</comp>

<comp id="632" class="1005" name="input_load_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="1"/>
<pin id="634" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="637" class="1005" name="tmp_46_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="1"/>
<pin id="639" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="642" class="1005" name="sum_6_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="1"/>
<pin id="644" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_6 "/>
</bind>
</comp>

<comp id="647" class="1005" name="bias_load_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="1"/>
<pin id="649" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_load "/>
</bind>
</comp>

<comp id="652" class="1005" name="result_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="1"/>
<pin id="654" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="34" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="34" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="86"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="34" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="98"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="34" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="110"><net_src comp="99" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="36" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="133"><net_src comp="126" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="145"><net_src comp="138" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="149"><net_src comp="48" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="150" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="161"><net_src comp="28" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="169" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="179"><net_src comp="146" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="180"><net_src comp="173" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="184"><net_src comp="28" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="196"><net_src comp="169" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="146" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="206"><net_src comp="115" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="10" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="115" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="16" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="115" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="222"><net_src comp="115" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="18" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="115" pin="4"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="20" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="234"><net_src comp="223" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="22" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="115" pin="4"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="24" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="246"><net_src comp="235" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="235" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="231" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="26" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="115" pin="4"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="28" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="268"><net_src comp="257" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="219" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="269" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="30" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="115" pin="4"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="32" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="290"><net_src comp="279" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="243" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="287" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="126" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="38" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="308"><net_src comp="42" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="126" pin="4"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="24" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="314"><net_src comp="126" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="311" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="44" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="315" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="32" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="331"><net_src comp="320" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="46" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="315" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="24" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="343"><net_src comp="332" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="340" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="328" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="138" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="38" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="361"><net_src comp="42" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="138" pin="4"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="24" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="368"><net_src comp="122" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="36" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="162" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="50" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="162" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="54" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="385"><net_src comp="162" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="382" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="386" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="56" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="391" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="386" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="162" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="58" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="409" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="421"><net_src comp="413" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="418" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="60" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="422" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="20" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="440"><net_src comp="62" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="422" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="24" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="446"><net_src comp="435" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="443" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="427" pin="3"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="134" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="453" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="134" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="36" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="185" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="50" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="185" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="54" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="185" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="480" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="492"><net_src comp="484" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="498"><net_src comp="185" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="58" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="503"><net_src comp="494" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="500" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="512"><net_src comp="504" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="509" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="521"><net_src comp="513" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="526"><net_src comp="523" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="533"><net_src comp="208" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="538"><net_src comp="251" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="543"><net_src comp="275" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="548"><net_src comp="291" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="553"><net_src comp="64" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="561"><net_src comp="303" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="566"><net_src comp="344" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="574"><net_src comp="356" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="579"><net_src comp="364" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="587"><net_src comp="376" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="592"><net_src comp="397" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="597"><net_src comp="447" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="602"><net_src comp="457" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="607"><net_src comp="462" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="615"><net_src comp="474" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="620"><net_src comp="75" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="625"><net_src comp="87" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="630"><net_src comp="82" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="635"><net_src comp="94" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="640"><net_src comp="198" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="645"><net_src comp="192" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="650"><net_src comp="71" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="655"><net_src comp="192" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="106" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {23 }
 - Input state : 
	Port: subconv_3x3_16_strid : input_r | {6 7 }
	Port: subconv_3x3_16_strid : weight | {6 7 }
	Port: subconv_3x3_16_strid : bias | {5 17 }
  - Chain level:
	State 1
	State 2
		exitcond4 : 1
		co_5 : 1
		StgValue_29 : 2
		tmp : 1
		tmp_cast : 1
		tmp_68 : 1
		p_shl3_cast : 2
		tmp_69 : 1
		p_shl4_cast2 : 2
		p_shl4_cast : 2
		tmp_70 : 3
		tmp_71 : 1
		p_shl2_cast : 2
		tmp_72 : 3
		tmp_97_cast : 4
		tmp_73 : 1
		p_shl_cast : 2
		tmp_74 : 3
		bias_addr : 2
	State 3
		exitcond3 : 1
		StgValue_51 : 2
		tmp_s : 1
		tmp_37_cast : 1
		tmp_75 : 2
		tmp_42 : 3
		p_shl5_cast : 4
		tmp_43 : 3
		p_shl6_cast : 4
		tmp_76 : 5
	State 4
		exitcond2 : 1
		StgValue_65 : 2
		tmp_38 : 1
	State 5
		exitcond1 : 1
		m_5 : 1
		StgValue_75 : 2
		tmp_40_cast : 1
		tmp_78 : 2
		tmp_45 : 3
		tmp_79 : 3
		tmp1 : 1
		tmp1_cast : 1
		tmp_41 : 2
		tmp_42_cast : 3
		tmp_80 : 4
		p_shl7_cast : 5
		tmp_47 : 5
		p_shl8_cast : 6
		tmp_81 : 7
		tmp_77 : 1
	State 6
		exitcond : 1
		n_5 : 1
		StgValue_99 : 2
		tmp_43_cast : 1
		tmp_82 : 2
		tmp_113_cast : 3
		weight_addr : 4
		weight_load : 5
		tmp2 : 1
		tmp2_cast : 1
		tmp_44 : 2
		tmp_45_cast : 3
		tmp_83 : 4
		tmp_114_cast : 5
		input_addr : 6
		input_load : 7
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		output_addr : 1
		StgValue_134 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |     co_5_fu_208     |    0    |    23   |    11   |
|          |    tmp_70_fu_251    |    0    |    35   |    15   |
|          |    tmp_74_fu_291    |    0    |    32   |    14   |
|          |    tmp_75_fu_315    |    0    |    35   |    15   |
|          |    tmp_76_fu_344    |    0    |    44   |    18   |
|          |      h_5_fu_364     |    0    |    17   |    9    |
|          |      m_5_fu_376     |    0    |    11   |    8    |
|          |    tmp_78_fu_386    |    0    |    32   |    14   |
|    add   |    tmp_41_fu_413    |    0    |    20   |    10   |
|          |    tmp_80_fu_422    |    0    |    38   |    16   |
|          |    tmp_81_fu_447    |    0    |    50   |    20   |
|          |    tmp_77_fu_457    |    0    |    47   |    19   |
|          |      w_5_fu_462     |    0    |    17   |    9    |
|          |      n_5_fu_474     |    0    |    11   |    8    |
|          |    tmp_82_fu_484    |    0    |    35   |    15   |
|          |    tmp_44_fu_504    |    0    |    20   |    10   |
|          |    tmp_83_fu_513    |    0    |    50   |    20   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_192     |    2    |   205   |   390   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_198     |    3    |   143   |   321   |
|----------|---------------------|---------|---------|---------|
|    sub   |    tmp_72_fu_269    |    0    |    29   |    13   |
|          |    tmp_79_fu_397    |    0    |    35   |    15   |
|----------|---------------------|---------|---------|---------|
|          |   exitcond4_fu_202  |    0    |    0    |    3    |
|          |   exitcond3_fu_297  |    0    |    0    |    2    |
|   icmp   |   exitcond2_fu_350  |    0    |    0    |    2    |
|          |   exitcond1_fu_370  |    0    |    0    |    1    |
|          |   exitcond_fu_468   |    0    |    0    |    1    |
|----------|---------------------|---------|---------|---------|
|    xor   |     tmp1_fu_403     |    0    |    0    |    2    |
|          |     tmp2_fu_494     |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |      tmp_fu_214     |    0    |    0    |    0    |
|          |   tmp_cast_fu_219   |    0    |    0    |    0    |
|          |  p_shl3_cast_fu_231 |    0    |    0    |    0    |
|          | p_shl4_cast2_fu_243 |    0    |    0    |    0    |
|          |  p_shl4_cast_fu_247 |    0    |    0    |    0    |
|          |  p_shl2_cast_fu_265 |    0    |    0    |    0    |
|          |  p_shl_cast_fu_287  |    0    |    0    |    0    |
|          |  tmp_37_cast_fu_311 |    0    |    0    |    0    |
|          |  p_shl5_cast_fu_328 |    0    |    0    |    0    |
|   zext   |  p_shl6_cast_fu_340 |    0    |    0    |    0    |
|          |  tmp_40_cast_fu_382 |    0    |    0    |    0    |
|          |  tmp_42_cast_fu_418 |    0    |    0    |    0    |
|          |  p_shl8_cast_fu_443 |    0    |    0    |    0    |
|          |  tmp_39_cast_fu_453 |    0    |    0    |    0    |
|          |  tmp_43_cast_fu_480 |    0    |    0    |    0    |
|          | tmp_113_cast_fu_489 |    0    |    0    |    0    |
|          |  tmp_45_cast_fu_509 |    0    |    0    |    0    |
|          | tmp_114_cast_fu_518 |    0    |    0    |    0    |
|          | tmp_105_cast_fu_523 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    tmp_68_fu_223    |    0    |    0    |    0    |
|          |    tmp_69_fu_235    |    0    |    0    |    0    |
|          |    tmp_71_fu_257    |    0    |    0    |    0    |
|          |    tmp_73_fu_279    |    0    |    0    |    0    |
|bitconcatenate|     tmp_s_fu_303    |    0    |    0    |    0    |
|          |    tmp_42_fu_320    |    0    |    0    |    0    |
|          |    tmp_43_fu_332    |    0    |    0    |    0    |
|          |    tmp_38_fu_356    |    0    |    0    |    0    |
|          |  p_shl7_cast_fu_427 |    0    |    0    |    0    |
|          |    tmp_47_fu_435    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  tmp_97_cast_fu_275 |    0    |    0    |    0    |
|   sext   |   tmp1_cast_fu_409  |    0    |    0    |    0    |
|          |   tmp2_cast_fu_500  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|    shl   |    tmp_45_fu_391    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   929   |   983   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| bias_addr_reg_550 |    6   |
| bias_load_reg_647 |   32   |
|    co_5_reg_530   |    6   |
|     co_reg_111    |    6   |
|    h_5_reg_576    |    4   |
|     h_reg_122     |    4   |
| input_addr_reg_622|   14   |
| input_load_reg_632|   32   |
|    m_5_reg_584    |    2   |
|     m_reg_158     |    2   |
|    n_5_reg_612    |    2   |
|     n_reg_181     |    2   |
|   result_reg_652  |   32   |
|   sum_1_reg_169   |   32   |
|   sum_6_reg_642   |   32   |
|    sum_reg_146    |   32   |
|   tmp_38_reg_571  |    5   |
|   tmp_46_reg_637  |   32   |
|   tmp_70_reg_535  |   11   |
|   tmp_74_reg_545  |   10   |
|   tmp_76_reg_563  |   14   |
|   tmp_77_reg_599  |   14   |
|   tmp_79_reg_589  |   10   |
|   tmp_81_reg_594  |   15   |
|tmp_97_cast_reg_540|   10   |
|   tmp_s_reg_558   |    5   |
|    w_5_reg_604    |    4   |
|     w_reg_134     |    4   |
|weight_addr_reg_617|    9   |
|weight_load_reg_627|   32   |
+-------------------+--------+
|       Total       |   415  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_82 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_94 |  p0  |   2  |  14  |   28   ||    9    |
|     h_reg_122    |  p0  |   2  |   4  |    8   ||    9    |
|     w_reg_134    |  p0  |   2  |   4  |    8   ||    9    |
|    sum_reg_146   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_192    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_192    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   254  ||  11.116 ||    63   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   929  |   983  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   63   |
|  Register |    -   |    -   |   415  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   11   |  1344  |  1046  |
+-----------+--------+--------+--------+--------+
