rm -rf work *.wlf transcript
vcom -cover bcefst ../rtl/iicmb_int_pkg.vhd
QuestaSim vcom 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:30:14 on Apr 24,2023
vcom -cover bcefst ../rtl/iicmb_int_pkg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package iicmb_int_pkg
-- Compiling package body iicmb_int_pkg
-- Loading package iicmb_int_pkg
End time: 18:30:17 on Apr 24,2023, Elapsed time: 0:00:03
Errors: 0, Warnings: 0
vcom -cover bcefst ../rtl/iicmb_pkg.vhd
QuestaSim vcom 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:30:17 on Apr 24,2023
vcom -cover bcefst ../rtl/iicmb_pkg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package iicmb_pkg
-- Compiling package body iicmb_pkg
-- Loading package iicmb_pkg
End time: 18:30:18 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vcom -cover bcefst ../rtl/mbyte.vhd
QuestaSim vcom 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:30:18 on Apr 24,2023
vcom -cover bcefst ../rtl/mbyte.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package iicmb_pkg
-- Loading package iicmb_int_pkg
-- Compiling entity mbyte
-- Compiling architecture rtl of mbyte
End time: 18:30:19 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vcom -cover bcefst ../rtl/mbit.vhd
QuestaSim vcom 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:30:19 on Apr 24,2023
vcom -cover bcefst ../rtl/mbit.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package iicmb_int_pkg
-- Compiling entity mbit
-- Compiling architecture rtl of mbit
End time: 18:30:19 on Apr 24,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vcom -cover bcefst ../rtl/bus_state.vhd
QuestaSim vcom 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:30:20 on Apr 24,2023
vcom -cover bcefst ../rtl/bus_state.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity bus_state
-- Compiling architecture rtl of bus_state
End time: 18:30:20 on Apr 24,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vcom -cover bcefst ../rtl/filter.vhd
QuestaSim vcom 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:30:20 on Apr 24,2023
vcom -cover bcefst ../rtl/filter.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity filter
-- Compiling architecture rtl of filter
End time: 18:30:21 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vcom -cover bcefst ../rtl/conditioner.vhd
QuestaSim vcom 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:30:21 on Apr 24,2023
vcom -cover bcefst ../rtl/conditioner.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity conditioner
-- Compiling architecture str of conditioner
End time: 18:30:22 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vcom -cover bcefst ../rtl/conditioner_mux.vhd
QuestaSim vcom 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:30:22 on Apr 24,2023
vcom -cover bcefst ../rtl/conditioner_mux.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity conditioner_mux
-- Compiling architecture str of conditioner_mux
End time: 18:30:23 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vcom -cover bcefst ../rtl/iicmb_m.vhd
QuestaSim vcom 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:30:23 on Apr 24,2023
vcom -cover bcefst ../rtl/iicmb_m.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package iicmb_pkg
-- Loading package iicmb_int_pkg
-- Compiling entity iicmb_m
-- Compiling architecture str of iicmb_m
End time: 18:30:24 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vcom -cover bcefst ../rtl/regblock.vhd
QuestaSim vcom 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:30:24 on Apr 24,2023
vcom -cover bcefst ../rtl/regblock.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package iicmb_pkg
-- Compiling entity regblock
-- Compiling architecture rtl of regblock
End time: 18:30:25 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vcom -cover bcefst ../rtl/wishbone.vhd
QuestaSim vcom 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:30:25 on Apr 24,2023
vcom -cover bcefst ../rtl/wishbone.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity wishbone
-- Compiling architecture rtl of wishbone
End time: 18:30:26 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vcom -cover bcefst ../rtl/iicmb_m_wb.vhd
QuestaSim vcom 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:30:26 on Apr 24,2023
vcom -cover bcefst ../rtl/iicmb_m_wb.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity iicmb_m_wb
-- Compiling architecture str of iicmb_m_wb
End time: 18:30:27 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog +incdir+/mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/ncsu_pkg /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/ncsu_pkg/ncsu_pkg.sv
QuestaSim vlog 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:30:27 on Apr 24,2023
vlog "+incdir+/mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/ncsu_pkg" /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/ncsu_pkg/ncsu_pkg.sv 
-- Compiling package ncsu_pkg

Top level modules:
	--none--
End time: 18:30:28 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/i2c_pkg/i2c_pkg.sv
QuestaSim vlog 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:30:28 on Apr 24,2023
vlog /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/i2c_pkg/i2c_pkg.sv 
-- Compiling package i2c_pkg
-- Importing package ncsu_pkg

Top level modules:
	--none--
End time: 18:30:29 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/i2c_pkg/src/i2c_if.sv
QuestaSim vlog 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:30:29 on Apr 24,2023
vlog /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/i2c_pkg/src/i2c_if.sv 
-- Compiling package i2c_if_sv_unit
-- Importing package i2c_pkg
-- Importing package ncsu_pkg
-- Compiling interface i2c_if

Top level modules:
	--none--
End time: 18:30:30 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/wb_pkg/wb_pkg.sv
QuestaSim vlog 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:30:30 on Apr 24,2023
vlog /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/wb_pkg/wb_pkg.sv 
-- Compiling package wb_pkg
-- Importing package ncsu_pkg
** Warning: ** while parsing file included at /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/wb_pkg/wb_pkg.sv(7)
** at /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/wb_pkg/src/wb_coverage.svh(19): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/wb_pkg/wb_pkg.sv(7)
** at /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/wb_pkg/src/wb_coverage.svh(20): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/wb_pkg/wb_pkg.sv(7)
** at /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/wb_pkg/src/wb_coverage.svh(21): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/wb_pkg/wb_pkg.sv(7)
** at /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/wb_pkg/src/wb_coverage.svh(22): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
	--none--
End time: 18:30:31 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 4
vlog /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/wb_pkg/src/wb_if.sv
QuestaSim vlog 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:30:31 on Apr 24,2023
vlog /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/wb_pkg/src/wb_if.sv 
-- Compiling interface wb_if

Top level modules:
	--none--
End time: 18:30:32 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/environment_packages/i2cmb_env_pkg/i2cmb_env_pkg.sv
QuestaSim vlog 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:30:32 on Apr 24,2023
vlog /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/environment_packages/i2cmb_env_pkg/i2cmb_env_pkg.sv 
-- Compiling package i2cmb_env_pkg
-- Importing package ncsu_pkg
-- Importing package wb_pkg
-- Importing package i2c_pkg

Top level modules:
	--none--
End time: 18:30:33 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog ../testbench/top.sv
QuestaSim vlog 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:30:33 on Apr 24,2023
vlog ../testbench/top.sv 
-- Compiling package top_sv_unit
-- Importing package ncsu_pkg
-- Importing package i2cmb_env_pkg
-- Importing package wb_pkg
-- Importing package i2c_pkg
-- Compiling module top

Top level modules:
	top
End time: 18:30:34 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vopt +acc top -o optimized_debug_top_tb
QuestaSim vopt 2022.2_1 Compiler 2022.05 May 19 2022
** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
Start time: 18:30:35 on Apr 24,2023
vopt "+acc" top -o optimized_debug_top_tb 

Top level modules:
	top

Analyzing design...
-- Loading module top
-- Loading interface wb_if
-- Loading interface i2c_if
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading entity iicmb_m_wb
-- Loading architecture str of iicmb_m_wb
-- Loading entity wishbone
-- Loading package NUMERIC_STD
-- Loading package iicmb_pkg
-- Loading entity regblock
-- Loading package iicmb_int_pkg
-- Loading entity iicmb_m
-- Loading architecture rtl of wishbone
-- Loading architecture rtl of regblock
-- Loading package body iicmb_pkg
-- Loading architecture str of iicmb_m
-- Loading entity mbyte
-- Loading entity mbit
-- Loading entity conditioner_mux
-- Loading package body iicmb_int_pkg
-- Loading architecture rtl of mbyte
-- Loading architecture rtl of mbit
-- Loading architecture str of conditioner_mux
-- Loading entity conditioner
-- Loading architecture str of conditioner
-- Loading entity filter
-- Loading entity bus_state
-- Loading architecture rtl of filter
-- Loading architecture rtl of bus_state
Optimizing 25 design-units (inlining 0/3 module instances, 0/11 architecture instances):
-- Optimizing package ncsu_pkg(fast)
-- Optimizing package wb_pkg(fast)
-- Optimizing package i2c_pkg(fast)
-- Optimizing package i2c_if_sv_unit(fast)
-- Optimizing package i2cmb_env_pkg(fast)
-- Optimizing package top_sv_unit(fast)
-- Optimizing interface i2c_if(fast__2)
-- Optimizing interface wb_if(fast__2)
-- Optimizing module top(fast)
-- Optimizing interface i2c_if(fast)
-- Optimizing interface wb_if(fast)
-- Optimizing architecture rtl of mbit
** Note: (vopt-143) Recognized 1 FSM in architecture body "mbit(rtl)".
-- Optimizing architecture str of iicmb_m
-- Optimizing architecture str of iicmb_m_wb
-- Optimizing architecture rtl of mbyte
** Note: (vopt-143) Recognized 1 FSM in architecture body "mbyte(rtl)".
-- Optimizing architecture rtl of regblock
-- Optimizing architecture str of conditioner_mux
-- Optimizing architecture rtl of wishbone
-- Optimizing package iicmb_pkg
-- Optimizing package body iicmb_pkg
-- Optimizing architecture str of conditioner
-- Optimizing architecture rtl of bus_state
** Note: (vopt-143) Recognized 1 FSM in architecture body "bus_state(rtl)".
-- Optimizing architecture rtl of filter
-- Optimizing package iicmb_int_pkg
-- Optimizing package body iicmb_int_pkg
Optimized design name is optimized_debug_top_tb
End time: 18:30:40 on Apr 24,2023, Elapsed time: 0:00:05
Errors: 0, Warnings: 1
vsim -c -coverage -sv_seed 12345 -do " set NoQuitOnFinish 1; run -all; do save_coverage.do i2cmb_test; quit -f;"  +GEN_TEST_TYPE=i2cmb_test optimized_debug_top_tb
Reading pref.tcl

# 2022.2_1

# vsim -c -coverage -sv_seed 12345 -do " set NoQuitOnFinish 1; run -all; do save_coverage.do i2cmb_test; quit -f;" "+GEN_TEST_TYPE=i2cmb_test" optimized_debug_top_tb 
# Start time: 18:30:47 on Apr 24,2023
# //  Questa Sim
# //  Version 2022.2_1 linux May 19 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.i2c_if(fast)
# Loading work.wb_if(fast)
# Loading work.ncsu_pkg(fast)
# Loading work.i2c_pkg(fast)
# Loading work.wb_pkg(fast)
# Loading work.i2cmb_env_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.i2c_if_sv_unit(fast)
# Loading work.i2c_if(fast__2)
# Loading work.wb_if(fast__2)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.iicmb_m_wb(str)#1
# Loading work.wishbone(rtl)#1
# Loading ieee.numeric_std(body)
# Loading work.iicmb_pkg(body)
# Loading work.regblock(rtl)#1
# Loading work.iicmb_int_pkg(body)
# Loading work.iicmb_m(str)#1
# Loading work.mbyte(rtl)#1
# Loading work.mbit(rtl)#1
# Loading work.conditioner_mux(str)#1
# Loading work.conditioner(str)#1
# Loading work.filter(rtl)#1
# Loading work.bus_state(rtl)#1
#  set NoQuitOnFinish 1
# 1
#  run -all
# ----------------------------------------------------------------
# //  NCSU Package 
# //  Version 1.0a
# ----------------------------------------------------------------
# 
# 
# NCSU_INFO:Time                    0:ncsu_component::build():  of tst.env.i2cAgent.driver called
# NCSU_INFO:Time                    0:ncsu_component::build():  of tst.env.i2cAgent.i2c_coverage called
# NCSU_INFO:Time                    0:ncsu_component::build():  of tst.env.wbAgent.driver called
# NCSU_INFO:Time                    0:ncsu_component::build():  of tst.env.wbAgent.wb_coverage called
# NCSU_INFO:Time                    0:ncsu_component::build():  of tst.env.scbd called
# NCSU_INFO:Time                    0:ncsu_component::build():  of tst.env.pred called
# i2cmb_env_pkg.i2cmb_test.new found +GEN_TRANS_TYPE=i2cmb_test
# ********* test start mark XXVI**********
################### DIR. I2C TESTS ####################
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# ******** test finish mark XXVI***********
# ** Note: $finish    : ../testbench/top.sv(157)
#    Time: 117990250 ns  Iteration: 0  Instance: /top
# 1
# Break in NamedBeginStat test_flow at ../testbench/top.sv line 157
# Stopped at ../testbench/top.sv line 157
#  do save_coverage.do i2cmb_test
#  quit -f
# End time: 18:31:19 on Apr 24,2023, Elapsed time: 0:00:32
# Errors: 0, Warnings: 0
rm -rf work *.wlf transcript
vcom -cover bcefst ../rtl/iicmb_int_pkg.vhd
QuestaSim vcom 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:31:20 on Apr 24,2023
vcom -cover bcefst ../rtl/iicmb_int_pkg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package iicmb_int_pkg
-- Compiling package body iicmb_int_pkg
-- Loading package iicmb_int_pkg
End time: 18:31:22 on Apr 24,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vcom -cover bcefst ../rtl/iicmb_pkg.vhd
QuestaSim vcom 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:31:22 on Apr 24,2023
vcom -cover bcefst ../rtl/iicmb_pkg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package iicmb_pkg
-- Compiling package body iicmb_pkg
-- Loading package iicmb_pkg
End time: 18:31:23 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vcom -cover bcefst ../rtl/mbyte.vhd
QuestaSim vcom 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:31:23 on Apr 24,2023
vcom -cover bcefst ../rtl/mbyte.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package iicmb_pkg
-- Loading package iicmb_int_pkg
-- Compiling entity mbyte
-- Compiling architecture rtl of mbyte
End time: 18:31:23 on Apr 24,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vcom -cover bcefst ../rtl/mbit.vhd
QuestaSim vcom 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:31:24 on Apr 24,2023
vcom -cover bcefst ../rtl/mbit.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package iicmb_int_pkg
-- Compiling entity mbit
-- Compiling architecture rtl of mbit
End time: 18:31:24 on Apr 24,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vcom -cover bcefst ../rtl/bus_state.vhd
QuestaSim vcom 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:31:25 on Apr 24,2023
vcom -cover bcefst ../rtl/bus_state.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity bus_state
-- Compiling architecture rtl of bus_state
End time: 18:31:25 on Apr 24,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vcom -cover bcefst ../rtl/filter.vhd
QuestaSim vcom 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:31:26 on Apr 24,2023
vcom -cover bcefst ../rtl/filter.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity filter
-- Compiling architecture rtl of filter
End time: 18:31:26 on Apr 24,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vcom -cover bcefst ../rtl/conditioner.vhd
QuestaSim vcom 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:31:26 on Apr 24,2023
vcom -cover bcefst ../rtl/conditioner.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity conditioner
-- Compiling architecture str of conditioner
End time: 18:31:27 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vcom -cover bcefst ../rtl/conditioner_mux.vhd
QuestaSim vcom 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:31:27 on Apr 24,2023
vcom -cover bcefst ../rtl/conditioner_mux.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity conditioner_mux
-- Compiling architecture str of conditioner_mux
End time: 18:31:28 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vcom -cover bcefst ../rtl/iicmb_m.vhd
QuestaSim vcom 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:31:28 on Apr 24,2023
vcom -cover bcefst ../rtl/iicmb_m.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package iicmb_pkg
-- Loading package iicmb_int_pkg
-- Compiling entity iicmb_m
-- Compiling architecture str of iicmb_m
End time: 18:31:29 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vcom -cover bcefst ../rtl/regblock.vhd
QuestaSim vcom 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:31:29 on Apr 24,2023
vcom -cover bcefst ../rtl/regblock.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package iicmb_pkg
-- Compiling entity regblock
-- Compiling architecture rtl of regblock
End time: 18:31:30 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vcom -cover bcefst ../rtl/wishbone.vhd
QuestaSim vcom 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:31:30 on Apr 24,2023
vcom -cover bcefst ../rtl/wishbone.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity wishbone
-- Compiling architecture rtl of wishbone
End time: 18:31:31 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vcom -cover bcefst ../rtl/iicmb_m_wb.vhd
QuestaSim vcom 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:31:31 on Apr 24,2023
vcom -cover bcefst ../rtl/iicmb_m_wb.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity iicmb_m_wb
-- Compiling architecture str of iicmb_m_wb
End time: 18:31:32 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog +incdir+/mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/ncsu_pkg /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/ncsu_pkg/ncsu_pkg.sv
QuestaSim vlog 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:31:32 on Apr 24,2023
vlog "+incdir+/mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/ncsu_pkg" /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/ncsu_pkg/ncsu_pkg.sv 
-- Compiling package ncsu_pkg

Top level modules:
	--none--
End time: 18:31:33 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/i2c_pkg/i2c_pkg.sv
QuestaSim vlog 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:31:33 on Apr 24,2023
vlog /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/i2c_pkg/i2c_pkg.sv 
-- Compiling package i2c_pkg
-- Importing package ncsu_pkg

Top level modules:
	--none--
End time: 18:31:34 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/i2c_pkg/src/i2c_if.sv
QuestaSim vlog 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:31:34 on Apr 24,2023
vlog /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/i2c_pkg/src/i2c_if.sv 
-- Compiling package i2c_if_sv_unit
-- Importing package i2c_pkg
-- Importing package ncsu_pkg
-- Compiling interface i2c_if

Top level modules:
	--none--
End time: 18:31:35 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/wb_pkg/wb_pkg.sv
QuestaSim vlog 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:31:35 on Apr 24,2023
vlog /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/wb_pkg/wb_pkg.sv 
-- Compiling package wb_pkg
-- Importing package ncsu_pkg
** Warning: ** while parsing file included at /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/wb_pkg/wb_pkg.sv(7)
** at /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/wb_pkg/src/wb_coverage.svh(19): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/wb_pkg/wb_pkg.sv(7)
** at /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/wb_pkg/src/wb_coverage.svh(20): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/wb_pkg/wb_pkg.sv(7)
** at /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/wb_pkg/src/wb_coverage.svh(21): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/wb_pkg/wb_pkg.sv(7)
** at /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/wb_pkg/src/wb_coverage.svh(22): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
	--none--
End time: 18:31:36 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 4
vlog /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/wb_pkg/src/wb_if.sv
QuestaSim vlog 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:31:36 on Apr 24,2023
vlog /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/wb_pkg/src/wb_if.sv 
-- Compiling interface wb_if

Top level modules:
	--none--
End time: 18:31:37 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/environment_packages/i2cmb_env_pkg/i2cmb_env_pkg.sv
QuestaSim vlog 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:31:37 on Apr 24,2023
vlog /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/environment_packages/i2cmb_env_pkg/i2cmb_env_pkg.sv 
-- Compiling package i2cmb_env_pkg
-- Importing package ncsu_pkg
-- Importing package wb_pkg
-- Importing package i2c_pkg

Top level modules:
	--none--
End time: 18:31:39 on Apr 24,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog ../testbench/top.sv
QuestaSim vlog 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:31:39 on Apr 24,2023
vlog ../testbench/top.sv 
-- Compiling package top_sv_unit
-- Importing package ncsu_pkg
-- Importing package i2cmb_env_pkg
-- Importing package wb_pkg
-- Importing package i2c_pkg
-- Compiling module top

Top level modules:
	top
End time: 18:31:40 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vopt +acc top -o optimized_debug_top_tb
QuestaSim vopt 2022.2_1 Compiler 2022.05 May 19 2022
** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
Start time: 18:31:40 on Apr 24,2023
vopt "+acc" top -o optimized_debug_top_tb 

Top level modules:
	top

Analyzing design...
-- Loading module top
-- Loading interface wb_if
-- Loading interface i2c_if
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading entity iicmb_m_wb
-- Loading architecture str of iicmb_m_wb
-- Loading entity wishbone
-- Loading package NUMERIC_STD
-- Loading package iicmb_pkg
-- Loading entity regblock
-- Loading package iicmb_int_pkg
-- Loading entity iicmb_m
-- Loading architecture rtl of wishbone
-- Loading architecture rtl of regblock
-- Loading package body iicmb_pkg
-- Loading architecture str of iicmb_m
-- Loading entity mbyte
-- Loading entity mbit
-- Loading entity conditioner_mux
-- Loading package body iicmb_int_pkg
-- Loading architecture rtl of mbyte
-- Loading architecture rtl of mbit
-- Loading architecture str of conditioner_mux
-- Loading entity conditioner
-- Loading architecture str of conditioner
-- Loading entity filter
-- Loading entity bus_state
-- Loading architecture rtl of filter
-- Loading architecture rtl of bus_state
Optimizing 25 design-units (inlining 0/3 module instances, 0/11 architecture instances):
-- Optimizing package ncsu_pkg(fast)
-- Optimizing package wb_pkg(fast)
-- Optimizing package i2c_pkg(fast)
-- Optimizing package i2c_if_sv_unit(fast)
-- Optimizing package i2cmb_env_pkg(fast)
-- Optimizing package top_sv_unit(fast)
-- Optimizing interface i2c_if(fast__2)
-- Optimizing interface wb_if(fast__2)
-- Optimizing module top(fast)
-- Optimizing interface i2c_if(fast)
-- Optimizing interface wb_if(fast)
-- Optimizing architecture rtl of mbit
** Note: (vopt-143) Recognized 1 FSM in architecture body "mbit(rtl)".
-- Optimizing architecture str of iicmb_m
-- Optimizing architecture str of iicmb_m_wb
-- Optimizing architecture rtl of mbyte
** Note: (vopt-143) Recognized 1 FSM in architecture body "mbyte(rtl)".
-- Optimizing architecture rtl of regblock
-- Optimizing architecture str of conditioner_mux
-- Optimizing architecture rtl of wishbone
-- Optimizing package iicmb_pkg
-- Optimizing package body iicmb_pkg
-- Optimizing architecture str of conditioner
-- Optimizing architecture rtl of bus_state
** Note: (vopt-143) Recognized 1 FSM in architecture body "bus_state(rtl)".
-- Optimizing architecture rtl of filter
-- Optimizing package iicmb_int_pkg
-- Optimizing package body iicmb_int_pkg
Optimized design name is optimized_debug_top_tb
End time: 18:31:45 on Apr 24,2023, Elapsed time: 0:00:05
Errors: 0, Warnings: 1
vsim -c -coverage -sv_seed 54321 -do " set NoQuitOnFinish 1; run -all; do save_coverage.do i2cmb_random_test; quit -f;"  +GEN_TEST_TYPE=i2cmb_random_test optimized_debug_top_tb
Reading pref.tcl

# 2022.2_1

# vsim -c -coverage -sv_seed 54321 -do " set NoQuitOnFinish 1; run -all; do save_coverage.do i2cmb_random_test; quit -f;" "+GEN_TEST_TYPE=i2cmb_random_test" optimized_debug_top_tb 
# Start time: 18:31:53 on Apr 24,2023
# //  Questa Sim
# //  Version 2022.2_1 linux May 19 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.i2c_if(fast)
# Loading work.wb_if(fast)
# Loading work.ncsu_pkg(fast)
# Loading work.i2c_pkg(fast)
# Loading work.wb_pkg(fast)
# Loading work.i2cmb_env_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.i2c_if_sv_unit(fast)
# Loading work.i2c_if(fast__2)
# Loading work.wb_if(fast__2)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.iicmb_m_wb(str)#1
# Loading work.wishbone(rtl)#1
# Loading ieee.numeric_std(body)
# Loading work.iicmb_pkg(body)
# Loading work.regblock(rtl)#1
# Loading work.iicmb_int_pkg(body)
# Loading work.iicmb_m(str)#1
# Loading work.mbyte(rtl)#1
# Loading work.mbit(rtl)#1
# Loading work.conditioner_mux(str)#1
# Loading work.conditioner(str)#1
# Loading work.filter(rtl)#1
# Loading work.bus_state(rtl)#1
#  set NoQuitOnFinish 1
# 1
#  run -all
# ----------------------------------------------------------------
# //  NCSU Package 
# //  Version 1.0a
# ----------------------------------------------------------------
# 
# 
# NCSU_INFO:Time                    0:ncsu_component::build():  of tst.env.i2cAgent.driver called
# NCSU_INFO:Time                    0:ncsu_component::build():  of tst.env.i2cAgent.i2c_coverage called
# NCSU_INFO:Time                    0:ncsu_component::build():  of tst.env.wbAgent.driver called
# NCSU_INFO:Time                    0:ncsu_component::build():  of tst.env.wbAgent.wb_coverage called
# NCSU_INFO:Time                    0:ncsu_component::build():  of tst.env.scbd called
# NCSU_INFO:Time                    0:ncsu_component::build():  of tst.env.pred called
# i2cmb_env_pkg.i2cmb_test.new found +GEN_TRANS_TYPE=i2cmb_random_test
# ********* test start mark XXVI**********
################### CONST. RANDOM I2C TESTS ####################
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# tst.env.scbd: i2c_transaction MATCH!
# ******** test finish mark XXVI***********
# ** Note: $finish    : ../testbench/top.sv(157)
#    Time: 111995610 ns  Iteration: 0  Instance: /top
# 1
# Break in NamedBeginStat test_flow at ../testbench/top.sv line 157
# Stopped at ../testbench/top.sv line 157
#  do save_coverage.do i2cmb_random_test
#  quit -f
# End time: 18:32:22 on Apr 24,2023, Elapsed time: 0:00:29
# Errors: 0, Warnings: 0
rm -rf work *.wlf transcript
vcom -cover bcefst ../rtl/iicmb_int_pkg.vhd
QuestaSim vcom 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:32:23 on Apr 24,2023
vcom -cover bcefst ../rtl/iicmb_int_pkg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package iicmb_int_pkg
-- Compiling package body iicmb_int_pkg
-- Loading package iicmb_int_pkg
End time: 18:32:25 on Apr 24,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vcom -cover bcefst ../rtl/iicmb_pkg.vhd
QuestaSim vcom 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:32:25 on Apr 24,2023
vcom -cover bcefst ../rtl/iicmb_pkg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package iicmb_pkg
-- Compiling package body iicmb_pkg
-- Loading package iicmb_pkg
End time: 18:32:26 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vcom -cover bcefst ../rtl/mbyte.vhd
QuestaSim vcom 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:32:26 on Apr 24,2023
vcom -cover bcefst ../rtl/mbyte.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package iicmb_pkg
-- Loading package iicmb_int_pkg
-- Compiling entity mbyte
-- Compiling architecture rtl of mbyte
End time: 18:32:26 on Apr 24,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vcom -cover bcefst ../rtl/mbit.vhd
QuestaSim vcom 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:32:27 on Apr 24,2023
vcom -cover bcefst ../rtl/mbit.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package iicmb_int_pkg
-- Compiling entity mbit
-- Compiling architecture rtl of mbit
End time: 18:32:27 on Apr 24,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vcom -cover bcefst ../rtl/bus_state.vhd
QuestaSim vcom 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:32:27 on Apr 24,2023
vcom -cover bcefst ../rtl/bus_state.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity bus_state
-- Compiling architecture rtl of bus_state
End time: 18:32:28 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vcom -cover bcefst ../rtl/filter.vhd
QuestaSim vcom 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:32:28 on Apr 24,2023
vcom -cover bcefst ../rtl/filter.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity filter
-- Compiling architecture rtl of filter
End time: 18:32:29 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vcom -cover bcefst ../rtl/conditioner.vhd
QuestaSim vcom 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:32:29 on Apr 24,2023
vcom -cover bcefst ../rtl/conditioner.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity conditioner
-- Compiling architecture str of conditioner
End time: 18:32:30 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vcom -cover bcefst ../rtl/conditioner_mux.vhd
QuestaSim vcom 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:32:30 on Apr 24,2023
vcom -cover bcefst ../rtl/conditioner_mux.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity conditioner_mux
-- Compiling architecture str of conditioner_mux
End time: 18:32:31 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vcom -cover bcefst ../rtl/iicmb_m.vhd
QuestaSim vcom 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:32:31 on Apr 24,2023
vcom -cover bcefst ../rtl/iicmb_m.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package iicmb_pkg
-- Loading package iicmb_int_pkg
-- Compiling entity iicmb_m
-- Compiling architecture str of iicmb_m
End time: 18:32:32 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vcom -cover bcefst ../rtl/regblock.vhd
QuestaSim vcom 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:32:32 on Apr 24,2023
vcom -cover bcefst ../rtl/regblock.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package iicmb_pkg
-- Compiling entity regblock
-- Compiling architecture rtl of regblock
End time: 18:32:33 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vcom -cover bcefst ../rtl/wishbone.vhd
QuestaSim vcom 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:32:33 on Apr 24,2023
vcom -cover bcefst ../rtl/wishbone.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity wishbone
-- Compiling architecture rtl of wishbone
End time: 18:32:33 on Apr 24,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vcom -cover bcefst ../rtl/iicmb_m_wb.vhd
QuestaSim vcom 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:32:34 on Apr 24,2023
vcom -cover bcefst ../rtl/iicmb_m_wb.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity iicmb_m_wb
-- Compiling architecture str of iicmb_m_wb
End time: 18:32:34 on Apr 24,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog +incdir+/mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/ncsu_pkg /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/ncsu_pkg/ncsu_pkg.sv
QuestaSim vlog 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:32:34 on Apr 24,2023
vlog "+incdir+/mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/ncsu_pkg" /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/ncsu_pkg/ncsu_pkg.sv 
-- Compiling package ncsu_pkg

Top level modules:
	--none--
End time: 18:32:36 on Apr 24,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/i2c_pkg/i2c_pkg.sv
QuestaSim vlog 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:32:36 on Apr 24,2023
vlog /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/i2c_pkg/i2c_pkg.sv 
-- Compiling package i2c_pkg
-- Importing package ncsu_pkg

Top level modules:
	--none--
End time: 18:32:37 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/i2c_pkg/src/i2c_if.sv
QuestaSim vlog 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:32:37 on Apr 24,2023
vlog /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/i2c_pkg/src/i2c_if.sv 
-- Compiling package i2c_if_sv_unit
-- Importing package i2c_pkg
-- Importing package ncsu_pkg
-- Compiling interface i2c_if

Top level modules:
	--none--
End time: 18:32:38 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/wb_pkg/wb_pkg.sv
QuestaSim vlog 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:32:38 on Apr 24,2023
vlog /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/wb_pkg/wb_pkg.sv 
-- Compiling package wb_pkg
-- Importing package ncsu_pkg
** Warning: ** while parsing file included at /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/wb_pkg/wb_pkg.sv(7)
** at /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/wb_pkg/src/wb_coverage.svh(19): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/wb_pkg/wb_pkg.sv(7)
** at /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/wb_pkg/src/wb_coverage.svh(20): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/wb_pkg/wb_pkg.sv(7)
** at /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/wb_pkg/src/wb_coverage.svh(21): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/wb_pkg/wb_pkg.sv(7)
** at /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/wb_pkg/src/wb_coverage.svh(22): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
	--none--
End time: 18:32:39 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 4
vlog /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/wb_pkg/src/wb_if.sv
QuestaSim vlog 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:32:39 on Apr 24,2023
vlog /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/interface_packages/wb_pkg/src/wb_if.sv 
-- Compiling interface wb_if

Top level modules:
	--none--
End time: 18:32:40 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/environment_packages/i2cmb_env_pkg/i2cmb_env_pkg.sv
QuestaSim vlog 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:32:40 on Apr 24,2023
vlog /mnt/ncsudrive/a/amsangam/ECE745/ece745_projects/project_benches/proj_4/sim/../../../verification_ip/environment_packages/i2cmb_env_pkg/i2cmb_env_pkg.sv 
-- Compiling package i2cmb_env_pkg
-- Importing package ncsu_pkg
-- Importing package wb_pkg
-- Importing package i2c_pkg

Top level modules:
	--none--
End time: 18:32:41 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog ../testbench/top.sv
QuestaSim vlog 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 18:32:41 on Apr 24,2023
vlog ../testbench/top.sv 
-- Compiling package top_sv_unit
-- Importing package ncsu_pkg
-- Importing package i2cmb_env_pkg
-- Importing package wb_pkg
-- Importing package i2c_pkg
-- Compiling module top

Top level modules:
	top
End time: 18:32:42 on Apr 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vopt +acc top -o optimized_debug_top_tb
QuestaSim vopt 2022.2_1 Compiler 2022.05 May 19 2022
** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
Start time: 18:32:42 on Apr 24,2023
vopt "+acc" top -o optimized_debug_top_tb 

Top level modules:
	top

Analyzing design...
-- Loading module top
-- Loading interface wb_if
-- Loading interface i2c_if
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading entity iicmb_m_wb
-- Loading architecture str of iicmb_m_wb
-- Loading entity wishbone
-- Loading package NUMERIC_STD
-- Loading package iicmb_pkg
-- Loading entity regblock
-- Loading package iicmb_int_pkg
-- Loading entity iicmb_m
-- Loading architecture rtl of wishbone
-- Loading architecture rtl of regblock
-- Loading package body iicmb_pkg
-- Loading architecture str of iicmb_m
-- Loading entity mbyte
-- Loading entity mbit
-- Loading entity conditioner_mux
-- Loading package body iicmb_int_pkg
-- Loading architecture rtl of mbyte
-- Loading architecture rtl of mbit
-- Loading architecture str of conditioner_mux
-- Loading entity conditioner
-- Loading architecture str of conditioner
-- Loading entity filter
-- Loading entity bus_state
-- Loading architecture rtl of filter
-- Loading architecture rtl of bus_state
Optimizing 25 design-units (inlining 0/3 module instances, 0/11 architecture instances):
-- Optimizing package ncsu_pkg(fast)
-- Optimizing package wb_pkg(fast)
-- Optimizing package i2c_pkg(fast)
-- Optimizing package i2c_if_sv_unit(fast)
-- Optimizing package i2cmb_env_pkg(fast)
-- Optimizing package top_sv_unit(fast)
-- Optimizing interface i2c_if(fast__2)
-- Optimizing interface wb_if(fast__2)
-- Optimizing module top(fast)
-- Optimizing interface i2c_if(fast)
-- Optimizing interface wb_if(fast)
-- Optimizing architecture rtl of mbit
** Note: (vopt-143) Recognized 1 FSM in architecture body "mbit(rtl)".
-- Optimizing architecture str of iicmb_m
-- Optimizing architecture str of iicmb_m_wb
-- Optimizing architecture rtl of mbyte
** Note: (vopt-143) Recognized 1 FSM in architecture body "mbyte(rtl)".
-- Optimizing architecture rtl of regblock
-- Optimizing architecture str of conditioner_mux
-- Optimizing architecture rtl of wishbone
-- Optimizing package iicmb_pkg
-- Optimizing package body iicmb_pkg
-- Optimizing architecture str of conditioner
-- Optimizing architecture rtl of bus_state
** Note: (vopt-143) Recognized 1 FSM in architecture body "bus_state(rtl)".
-- Optimizing architecture rtl of filter
-- Optimizing package iicmb_int_pkg
-- Optimizing package body iicmb_int_pkg
Optimized design name is optimized_debug_top_tb
End time: 18:32:47 on Apr 24,2023, Elapsed time: 0:00:05
Errors: 0, Warnings: 1
vsim -c -coverage -sv_seed 54321 -do " set NoQuitOnFinish 1; run -all; do save_coverage.do i2cmb_register_test; quit -f;"  +GEN_TEST_TYPE=i2cmb_register_test optimized_debug_top_tb
Reading pref.tcl

# 2022.2_1

# vsim -c -coverage -sv_seed 54321 -do " set NoQuitOnFinish 1; run -all; do save_coverage.do i2cmb_register_test; quit -f;" "+GEN_TEST_TYPE=i2cmb_register_test" optimized_debug_top_tb 
# Start time: 18:32:56 on Apr 24,2023
# //  Questa Sim
# //  Version 2022.2_1 linux May 19 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.i2c_if(fast)
# Loading work.wb_if(fast)
# Loading work.ncsu_pkg(fast)
# Loading work.i2c_pkg(fast)
# Loading work.wb_pkg(fast)
# Loading work.i2cmb_env_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.i2c_if_sv_unit(fast)
# Loading work.i2c_if(fast__2)
# Loading work.wb_if(fast__2)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.iicmb_m_wb(str)#1
# Loading work.wishbone(rtl)#1
# Loading ieee.numeric_std(body)
# Loading work.iicmb_pkg(body)
# Loading work.regblock(rtl)#1
# Loading work.iicmb_int_pkg(body)
# Loading work.iicmb_m(str)#1
# Loading work.mbyte(rtl)#1
# Loading work.mbit(rtl)#1
# Loading work.conditioner_mux(str)#1
# Loading work.conditioner(str)#1
# Loading work.filter(rtl)#1
# Loading work.bus_state(rtl)#1
#  set NoQuitOnFinish 1
# 1
#  run -all
# ----------------------------------------------------------------
# //  NCSU Package 
# //  Version 1.0a
# ----------------------------------------------------------------
# 
# 
# NCSU_INFO:Time                    0:ncsu_component::build():  of tst.env.i2cAgent.driver called
# NCSU_INFO:Time                    0:ncsu_component::build():  of tst.env.i2cAgent.i2c_coverage called
# NCSU_INFO:Time                    0:ncsu_component::build():  of tst.env.wbAgent.driver called
# NCSU_INFO:Time                    0:ncsu_component::build():  of tst.env.wbAgent.wb_coverage called
# NCSU_INFO:Time                    0:ncsu_component::build():  of tst.env.scbd called
# NCSU_INFO:Time                    0:ncsu_component::build():  of tst.env.pred called
# i2cmb_env_pkg.i2cmb_test.new found +GEN_TRANS_TYPE=i2cmb_register_test
# ********* test start mark XXVI**********
################### I2CMB REGISTER TESTS ####################
# REGISTER DEFAULT VALUE MATCH!
# FSMR REGISTER ACCESS PERMISSSION MATCH!
# REGISTER SYSTEM RESET CHECK VALUE MATCH!
# REGISTER ALIASING CHECK VALUE MATCH!
# CMDR ADDRESS ACCESS MATCH!
# ******** test finish mark XXVI***********
# ** Note: $finish    : ../testbench/top.sv(157)
#    Time: 50002270 ns  Iteration: 0  Instance: /top
# 1
# Break in NamedBeginStat test_flow at ../testbench/top.sv line 157
# Stopped at ../testbench/top.sv line 157
#  do save_coverage.do i2cmb_register_test
#  quit -f
# End time: 18:33:02 on Apr 24,2023, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
