Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:24
gem5 executing on mnemosyne05.ecn.purdue.edu, pid 5919
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/ferret/ns_s_latop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec ferret -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/ferret --router_map_file configs/topologies/paper_solutions/ns_s_latop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_s_latop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_s_latop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4d42630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4d4a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4d526a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4d5d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4d656a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4cef6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4cf76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4d016a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4d0a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4d126a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4d1c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4d246a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4cae6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4cb66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4cc06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4cc86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4cd36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4cdb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4ce46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4c6d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4c756a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4c7f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4c886a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4c926a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4c9a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4ca46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4c2d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4c366a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4c406a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4c496a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4c526a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4c5a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4c646a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4bec6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4bf56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4bfe6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4c086a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4c116a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4c1a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4c236a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4bad6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4bb66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4bbe6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4bc76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4bd06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4bd96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4be26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4b6b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4b756a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4b7e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4b876a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4b916a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4b9a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4ba36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4b2c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4b356a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4b3e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4b476a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4b506a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4b586a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4b626a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4b6a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4af46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd4c4afc6a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4b07390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4b07dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4b10860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4b182e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4b18d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4b217b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4b2a240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4b2ac88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4ab3710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4abc198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4abcbe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4ac4668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4ace0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4aceb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4ad65c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4ae0048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4ae0a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4ae9518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4ae9f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4a729e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4a7a470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4a7aeb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4a83940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4a8c3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4a8ce10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4a96898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4a9f320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4a9fd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4aa87f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4a31278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4a31cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4a3a748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4a431d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4a43c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4a4c6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4a55128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4a55b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4a5e5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4a66080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4a66ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c49f0550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c49f0f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c49faa20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4a034a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4a03ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4a0c978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4a14400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4a14e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4a1e8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4a26358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4a26da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c49af828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c49b72b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c49b7cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c49c1780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c49ca208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c49cac50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c49d36d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c5a8a080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c5a8ab38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c49e25c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c496c048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c496ca90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd4c4975518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fd4c4975e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd4c497c0b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd4c497c2e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd4c497c518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd4c497c748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd4c497c978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd4c497cba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd4c497cdd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd4c4989048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd4c4989278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd4c49894a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd4c49896d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd4c4989908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd4c4989b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd4c4989d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd4c4989f98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fd4c493beb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fd4c4944518>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_s_latop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_s_latop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_s_latop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 51928923307500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 51974973521000 because a thread reached the max instruction count
