## ðŸ§  Ø£ÙˆÙ„Ø§Ù‹: ÙŠØ¹Ù†ÙŠ Ø¥ÙŠÙ‡ Multi-Cycle MIPS ProcessorØŸ

Ø§Ù„Ù…Ø¹Ø§Ù„Ø¬ (Processor) Ø§Ù„Ù„ÙŠ Ø¨ÙŠÙ†ÙØ° ØªØ¹Ù„ÙŠÙ…Ø§Øª MIPS Ø¨ÙŠØ¹Ø¯Ù‘ÙŠ Ø¨Ø¹Ø¯Ø© Ù…Ø±Ø§Ø­Ù„ Ø£Ø³Ø§Ø³ÙŠØ©:

![image](https://github.com/user-attachments/assets/d7eecd76-cd12-444d-89e1-c8e01b78d043)

1. **Instruction Fetch (IF)** â€“ Ø¬Ù„Ø¨ Ø§Ù„ØªØ¹Ù„ÙŠÙ…Ø© Ù…Ù† Ø§Ù„Ø°Ø§ÙƒØ±Ø©.
2. **Instruction Decode (ID)** â€“ ÙÙƒ Ø´ÙØ±Ø© Ø§Ù„ØªØ¹Ù„ÙŠÙ…Ø© ÙˆØªØ¬Ù‡ÙŠØ² Ø§Ù„Ø¨ÙŠØ§Ù†Ø§Øª.
3. **Execute (EX)** â€“ ØªÙ†ÙÙŠØ° Ø§Ù„Ø¹Ù…Ù„ÙŠØ© (Ø²ÙŠ Ø¬Ù…Ø¹ØŒ Ø·Ø±Ø­ØŒ Ù…Ù‚Ø§Ø±Ù†Ø©).
4. **Memory Access (MEM)** â€“ Ù‚Ø±Ø§Ø¡Ø© Ø£Ùˆ ÙƒØªØ§Ø¨Ø© ÙÙŠ Ø§Ù„Ø°Ø§ÙƒØ±Ø©.
5. **Write Back (WB)** â€“ ÙƒØªØ§Ø¨Ø© Ø§Ù„Ù†Ø§ØªØ¬ ÙÙŠ Ø§Ù„Ø±ÙŠØ¬Ø³ØªØ±.

ÙÙŠ **Multi-Cycle Processor**ØŒ ÙƒÙ„ Ø®Ø·ÙˆØ© Ù…Ù† Ø¯ÙˆÙ„ Ø¨ØªØªÙ†ÙØ° ÙÙŠ **Ø¯ÙˆØ±Ø© Ø³Ø§Ø¹Ø© (Clock Cycle) Ù…Ø®ØªÙ„ÙØ©**ØŒ Ù…Ø´ ÙÙŠ Ù†ÙØ³ Ø§Ù„Ø¯ÙˆØ±Ø©. Ø¯Ù‡ Ø¨ÙŠØ¯ÙŠ Ø§Ù„Ù…Ø¹Ø§Ù„Ø¬ Ù…Ø±ÙˆÙ†Ø© Ø£ÙƒØªØ± ÙˆÙŠÙ‚Ù„Ù„ Ø§Ù„Ù‡Ø¯Ø± Ù…Ù‚Ø§Ø±Ù†Ø© Ø¨Ù€ Single-Cycle.

---

## ðŸ§© Ø«Ø§Ù†ÙŠØ§Ù‹: Ø§Ù„Ù…Ø¹Ø§Ù„Ø¬ Ø¯Ù‡ Ø¨ÙŠØªÙƒÙˆÙ† Ù…Ù† Ø¥ÙŠÙ‡ØŸ (Ø£Ø¬Ø²Ø§Ø¡ Ø±Ø¦ÙŠØ³ÙŠØ©)

- **Registers File** â€“ Ù…ÙƒØ§Ù† ØªØ®Ø²ÙŠÙ† Ø§Ù„Ø¨ÙŠØ§Ù†Ø§Øª Ø§Ù„Ù…Ø¤Ù‚ØªØ© (Ø§Ù„Ø±ÙŠØ¬Ø³ØªØ±Ø§Øª).
- **ALU** â€“ ÙˆØ­Ø¯Ø© Ø§Ù„Ø­Ø³Ø§Ø¨ ÙˆØ§Ù„Ù…Ù†Ø·Ù‚.
- **Shifter** â€“ ÙˆØ­Ø¯Ø© Ø§Ù„Ø¥Ø²Ø§Ø­Ø© (Shift left / right).
- **Sign Extension** â€“ ØªØ­ÙˆÙŠÙ„ Ø§Ù„Ø£Ø±Ù‚Ø§Ù… Ø§Ù„ØµØºÙŠØ±Ø© (16-bit) Ù„Ù€ 32-bit Ù…Ø¹ Ø§Ù„Ø­ÙØ§Ø¸ Ø¹Ù„Ù‰ Ø§Ù„Ø¥Ø´Ø§Ø±Ø©.
- **MUX (Multiplexer)** â€“ ÙŠØ®ØªØ§Ø± Ù…Ø§ Ø¨ÙŠÙ† Ù…Ø¯Ø®Ù„Ø§Øª Ù…Ø®ØªÙ„ÙØ© Ø­Ø³Ø¨ Ø¥Ø´Ø§Ø±Ø© ØªØ­ÙƒÙ….
- **Memory** â€“ Ø°Ø§ÙƒØ±Ø© Ø§Ù„ØªØ¹Ù„ÙŠÙ…Ø§Øª Ùˆ Ø§Ù„Ø¨ÙŠØ§Ù†Ø§Øª.
- **Control Unit** â€“ ÙˆØ­Ø¯Ø© Ø§Ù„ØªØ­ÙƒÙ…ØŒ ØªØ­Ø¯Ø¯ Ø¥Ø´Ø§Ø±Ø§Øª Ø§Ù„ØªØ­ÙƒÙ… ÙÙŠ ÙƒÙ„ Cycle.
- **Program Counter (PC)** â€“ ÙŠØ¹Ø¯ Ù…Ø¤Ø´Ø± Ù„Ù„ØªØ¹Ù„ÙŠÙ…Ø§Øª.

---
ÙƒÙ„Ù…Ø© **"ØªØ¹Ù„ÙŠÙ…Ø©"** ÙÙŠ Ø³ÙŠØ§Ù‚ Ø§Ù„Ù…Ø¹Ø§Ù„Ø¬ (Processor) Ù…Ø¹Ù†Ø§Ù‡Ø§:

> ðŸ”¹ **Ø£Ù…Ø± Ø¨Ø³ÙŠØ· Ø¨ÙŠØ·Ù„Ø¨ Ù…Ù† Ø§Ù„Ù…Ø¹Ø§Ù„Ø¬ ÙŠÙ†ÙØ° Ø¹Ù…Ù„ÙŠØ© Ù…Ø¹ÙŠÙ†Ø©.**

---

## âœ… Ù…Ø«Ø§Ù„ Ù…Ø¨Ø³Ø·:

Ù„Ù…Ø§ ØªÙƒØªØ¨ÙŠ Ø¨Ø±Ù†Ø§Ù…Ø¬ Ø¨Ù„ØºØ© C Ù…Ø«Ù„Ø§Ù‹:

```c
int a = b + c;
```

Ø§Ù„ÙƒÙ…Ø¨Ø§ÙŠÙ„Ø± Ø¨ÙŠØ­ÙˆÙ‘Ù„Ù‡ Ù„ØªØ¹Ù„ÙŠÙ…Ø© (Ø£Ùˆ Ø£ÙƒØ«Ø±) Ø¨Ù„ØºØ© Ø§Ù„Ø¢Ù„Ø©ØŒ Ø²ÙŠ Ù…Ø«Ù„Ø§Ù‹:

```asm
add $t0, $t1, $t2
```

Ø¯ÙŠ ØªØ¹Ù„ÙŠÙ…Ø© Ø¨Ù„ØºØ© MIPSØŒ ÙˆÙ…Ø¹Ù†Ø§Ù‡Ø§:

> Ø§Ø¬Ù…Ø¹ Ù‚ÙŠÙ…Ø© Ø§Ù„Ù…Ø³Ø¬Ù„ `$t1` Ù…Ø¹ `$t2`ØŒ ÙˆØ®Ø²Ù‘Ù† Ø§Ù„Ù†Ø§ØªØ¬ ÙÙŠ `$t0`.

---

## ðŸ“‹ Ø£Ù†ÙˆØ§Ø¹ Ø§Ù„ØªØ¹Ù„ÙŠÙ…Ø§Øª (Instructions):

1. **Arithmetic Instructions** â€“ ØªØ¹Ù„ÙŠÙ…Ø§Øª Ø­Ø³Ø§Ø¨ÙŠØ©:
   - `add`, `sub`, `mul`, `div` â€¦
2. **Logical Instructions** â€“ ØªØ¹Ù„ÙŠÙ…Ø§Øª Ù…Ù†Ø·Ù‚ÙŠØ©:
   - `and`, `or`, `xor`, `not` â€¦
3. **Memory Instructions** â€“ ØªØ¹Ù„ÙŠÙ…Ø§Øª Ø°Ø§ÙƒØ±Ø©:
   - `lw` (load word), `sw` (store word)
4. **Branch/Jump Instructions** â€“ ØªØ¹Ù„ÙŠÙ…Ø§Øª Ø§Ù„Ù‚ÙØ²:
   - `beq` (branch if equal), `j` (jump)

---

## ðŸ’¡ Ø§Ù„Ù…Ù‡Ù… ØªØ¹Ø±ÙÙŠÙ‡:

- ÙƒÙ„ ØªØ¹Ù„ÙŠÙ…Ø© Ø¨ÙŠÙƒÙˆÙ† Ù„ÙŠÙ‡Ø§ **ØµÙŠØºØ© Ù…Ø­Ø¯Ø¯Ø© (Format)** ÙˆØ¹Ø¯Ø¯ Ù…Ø¹ÙŠÙ† Ù…Ù† Ø§Ù„Ø¨ØªØ§Øª (Ø¹Ø§Ø¯Ø©Ù‹ 32-bit ÙÙŠ MIPS).
- Ø§Ù„Ù…Ø¹Ø§Ù„Ø¬ Ø¨ÙŠÙ‚Ø±Ø£ Ø§Ù„ØªØ¹Ù„ÙŠÙ…Ø© Ù…Ù† Ø§Ù„Ø°Ø§ÙƒØ±Ø© ÙˆÙŠÙ†ÙØ°Ù‡Ø§ Ø®Ø·ÙˆØ© Ø¨Ø®Ø·ÙˆØ© Ø­Ø³Ø¨ Ø§Ù„ØªØµÙ…ÙŠÙ….

---

## ðŸš€ Ø£ÙˆÙ„Ø§Ù‹: Single-Cycle Processor

### âœ… Ø§Ù„ÙÙƒØ±Ø©:
- ÙƒÙ„ ØªØ¹Ù„ÙŠÙ…Ø© (Instruction) Ø¨ØªØªÙ†ÙØ° **ÙÙŠ Ø¯ÙˆØ±Ø© Ø³Ø§Ø¹Ø© ÙˆØ§Ø­Ø¯Ø© (1 Clock Cycle)**.
- Ø§Ù„Ø¯ÙˆØ±Ø© Ø¯ÙŠ Ù„Ø§Ø²Ù… ØªÙƒÙˆÙ† **Ø·ÙˆÙŠÙ„Ø© Ø¨Ù…Ø§ ÙÙŠÙ‡ Ø§Ù„ÙƒÙØ§ÙŠØ©** Ø¹Ø´Ø§Ù† ØªØ®Ù„Ù‘Øµ Ø£ØµØ¹Ø¨ ØªØ¹Ù„ÙŠÙ…Ø©.

### ðŸ“ Ù…Ø«Ø§Ù„:
Ù„Ùˆ Ø¹Ù†Ø¯Ùƒ ØªØ¹Ù„ÙŠÙ…Ø© `lw` (load word) Ø¨ØªØ­ØªØ§Ø¬:
- Ø¬Ù„Ø¨ ØªØ¹Ù„ÙŠÙ…Ø©
- ÙÙƒ Ø§Ù„Ø´ÙØ±Ø©
- Ø­Ø³Ø§Ø¨ Ø¹Ù†ÙˆØ§Ù†
- Ù‚Ø±Ø§Ø¡Ø© Ù…Ù† Ø§Ù„Ø°Ø§ÙƒØ±Ø©
- ÙƒØªØ§Ø¨Ø© ÙÙŠ register

ÙƒÙ„ Ø¯Ù‡ Ù„Ø§Ø²Ù… ÙŠØªÙ… ÙÙŠ **Ù†ÙØ³ Ø¯ÙˆØ±Ø© Ø§Ù„Ø³Ø§Ø¹Ø©**. Ø¨Ø§Ù„ØªØ§Ù„ÙŠØŒ Ø¨Ø§Ù‚ÙŠ Ø§Ù„ØªØ¹Ù„ÙŠÙ…Ø§Øª (Ø²ÙŠ `add`) Ø§Ù„Ù„ÙŠ Ø£Ø³Ù‡Ù„ Ù‡ØªØ¶Ø·Ø± ØªØ³ØªÙ†Ù‰ Ù†ÙØ³ Ø§Ù„ÙˆÙ‚ØªØŒ ÙˆØ¯Ù‡ Ø¨ÙŠØ¨Ù‚Ù‰ **Ù‡Ø¯Ø± Ø²Ù…Ù†ÙŠ**.

### âœ´ï¸ Ø§Ù„Ù…Ù…ÙŠØ²Ø§Øª:
- Ø¨Ø³ÙŠØ· ÙÙŠ Ø§Ù„ØªØµÙ…ÙŠÙ….
- ÙƒÙ„ ØªØ¹Ù„ÙŠÙ…Ø© ØªØ§Ø®Ø¯ Ù†ÙØ³ Ø§Ù„ÙˆÙ‚Øª.

### âŒ Ø§Ù„Ø¹ÙŠÙˆØ¨:
- Ø§Ù„Ø¯ÙˆØ±Ø© Ù„Ø§Ø²Ù… ØªÙƒÙˆÙ† Ø·ÙˆÙŠÙ„Ø© Ø¬Ø¯Ù‹Ø§ Ù„Ø§Ø³ØªÙŠØ¹Ø§Ø¨ Ø£ØµØ¹Ø¨ ØªØ¹Ù„ÙŠÙ…Ø© â†’ Ø¯Ù‡ Ø¨ÙŠØ¨Ø·Ù‘Ø£ Ø¨Ø§Ù‚ÙŠ Ø§Ù„ØªØ¹Ù„ÙŠÙ…Ø§Øª.
- ØºÙŠØ± ÙØ¹Ø§Ù„ Ù…Ù† Ø­ÙŠØ« Ø§Ù„Ø³Ø±Ø¹Ø© ÙˆØ§Ù„Ø·Ø§Ù‚Ø©.

---

## âš™ï¸ Ø«Ø§Ù†ÙŠØ§Ù‹: Multi-Cycle Processor

### âœ… Ø§Ù„ÙÙƒØ±Ø©:
- ÙƒÙ„ ØªØ¹Ù„ÙŠÙ…Ø© Ø¨ØªØªÙ‚Ø³Ù… Ø¥Ù„Ù‰ **Ù…Ø±Ø§Ø­Ù„ (Ù…Ø«Ù„ IF, ID, EX, MEM, WB)**.
- ÙƒÙ„ Ù…Ø±Ø­Ù„Ø© ØªØ§Ø®Ø¯ **Ø¯ÙˆØ±Ø© ÙˆØ§Ø­Ø¯Ø© ÙÙ‚Ø·**.
- ÙÙƒÙ„ ØªØ¹Ù„ÙŠÙ…Ø© Ù…Ù…ÙƒÙ† ØªØ§Ø®Ø¯ **3 Ø¥Ù„Ù‰ 5 Ø¯ÙˆØ±Ø§Øª** Ø­Ø³Ø¨ ØªØ¹Ù‚ÙŠØ¯Ù‡Ø§ØŒ Ù…Ø´ ÙƒÙ„Ù‡Ø§ Ù…ØªØ³Ø§ÙˆÙŠØ©.

### ðŸ“ Ù…Ø«Ø§Ù„:
- `add` â†’ ØªØ§Ø®Ø¯ 4 Ø¯ÙˆØ±Ø§Øª (IF â†’ ID â†’ EX â†’ WB)
- `lw` â†’ ØªØ§Ø®Ø¯ 5 Ø¯ÙˆØ±Ø§Øª (IF â†’ ID â†’ EX â†’ MEM â†’ WB)

ÙŠØ¹Ù†ÙŠ Ø§Ù„Ù…Ø¹Ø§Ù„Ø¬ Ø¨ÙŠÙƒÙ…Ù„ Ø§Ù„ØªØ¹Ù„ÙŠÙ…Ø© Ø¹Ù„Ù‰ Ù…Ø±Ø§Ø­Ù„ØŒ ÙˆØ¯Ù‡ ÙŠØ®Ù„ÙŠ ÙƒÙ„ Ø¯ÙˆØ±Ø© Ù‚ØµÙŠØ±Ø© ÙˆÙ…Ø­Ø¯Ø¯Ø©.

### âœ´ï¸ Ø§Ù„Ù…Ù…ÙŠØ²Ø§Øª:
- Ø£ÙƒØªØ± ÙƒÙØ§Ø¡Ø© (Ù…ÙÙŠØ´ Ù‡Ø¯Ø±).
- ÙƒÙ„ Ù…Ø±Ø­Ù„Ø© Ø¨Ø³ÙŠØ·Ø© ÙˆØ³Ø±ÙŠØ¹Ø©.
- Ù…Ù…ÙƒÙ† Ø¥Ø¹Ø§Ø¯Ø© Ø§Ø³ØªØ®Ø¯Ø§Ù… ÙˆØ­Ø¯Ø§Øª Ø²ÙŠ Ø§Ù„Ù€ ALU ÙÙŠ Ø£ÙƒØªØ± Ù…Ù† Ù…Ø±Ø­Ù„Ø©.

### âŒ Ø§Ù„Ø¹ÙŠÙˆØ¨:
- Ø§Ù„ØªØµÙ…ÙŠÙ… Ø£Ø¹Ù‚Ø¯.
- Ù…Ø­ØªØ§Ø¬ ÙˆØ­Ø¯Ø© ØªØ­ÙƒÙ… Ù…ØªÙ‚Ø¯Ù…Ø© (Finite State Machine) Ù„ØªÙˆÙ„ÙŠØ¯ Ø¥Ø´Ø§Ø±Ø§Øª Ø§Ù„ØªØ­ÙƒÙ… Ø§Ù„Ù…Ù†Ø§Ø³Ø¨Ø© Ù„ÙƒÙ„ Cycle.

---

## ðŸ†š Ù…Ù‚Ø§Ø±Ù†Ø© Ø³Ø±ÙŠØ¹Ø©:

| Ø§Ù„Ù…Ù‚Ø§Ø±Ù†Ø©            | Single-Cycle               | Multi-Cycle                  |
|---------------------|----------------------------|------------------------------|
| Ø¹Ø¯Ø¯ Ø§Ù„Ø¯ÙˆØ±Ø§Øª Ù„ÙƒÙ„ ØªØ¹Ù„ÙŠÙ…Ø© | 1                          | 3 Ø¥Ù„Ù‰ 5 (Ø­Ø³Ø¨ Ø§Ù„ØªØ¹Ù„ÙŠÙ…Ø©)      |
| Ø·ÙˆÙ„ Ø¯ÙˆØ±Ø© Ø§Ù„Ø³Ø§Ø¹Ø©       | Ø·ÙˆÙŠÙ„ Ø¬Ø¯Ù‹Ø§                  | Ù‚ØµÙŠØ±                         |
| Ø§Ù„Ø£Ø¯Ø§Ø¡               | Ø£Ø¨Ø·Ø£ Ù†Ø³Ø¨ÙŠÙ‹Ø§ (Ø¨Ø³Ø¨Ø¨ Ø§Ù„Ù‡Ø¯Ø±)    | Ø£Ø³Ø±Ø¹ (Ø£ÙƒÙØ£)                  |
| Ø§Ù„ØªØ¹Ù‚ÙŠØ¯ ÙÙŠ Ø§Ù„ØªØµÙ…ÙŠÙ…    | Ø¨Ø³ÙŠØ·                        | Ø£Ø¹Ù‚Ø¯                        |
| Ø§Ø³ØªØ®Ø¯Ø§Ù… Ø§Ù„ÙˆØ­Ø¯Ø§Øª      | ØºÙŠØ± Ù…Ø´ØªØ±Ùƒ                   | Ù…Ø´ØªØ±Ùƒ (ØªÙˆÙÙŠØ± ÙÙŠ Ø§Ù„Ù‡Ø§Ø±Ø¯ÙˆÙŠØ±)   |

---

## ðŸ’¡ Ø§Ù„Ø®Ù„Ø§ØµØ©:
- **Single-Cycle** Ù…Ù†Ø§Ø³Ø¨ Ù„Ù„ØªØµÙ…ÙŠÙ…Ø§Øª Ø§Ù„ØªØ¹Ù„ÙŠÙ…ÙŠØ© Ø£Ùˆ Ø§Ù„Ø¨Ø³ÙŠØ·Ø©.
- **Multi-Cycle** Ø£ÙƒØ«Ø± ÙˆØ§Ù‚Ø¹ÙŠØ© ÙˆÙØ¹Ø§Ù„ÙŠØ©ØŒ ÙˆÙŠÙØ³ØªØ®Ø¯Ù… ÙÙŠ Ø§Ù„Ù…Ø¹Ø§Ù„Ø¬Ø§Øª Ø§Ù„ÙØ¹Ù„ÙŠØ© ØºØ§Ù„Ø¨Ù‹Ø§.

---
# **Ù…Ø±Ø­Ù„Ø© Ø§Ù„ØªÙ†ÙÙŠØ° (Execution Cycle)**
![image](https://github.com/user-attachments/assets/6dd2a5bf-c42a-4107-b2db-5a51a60a1608)


1. **Memory Reference Instructions (SW, LW)**  
   - Ø¯ÙŠ Ø§Ù„ØªØ¹Ù„ÙŠÙ…Ø§Øª Ø§Ù„Ù„ÙŠ Ø¨ØªØªØ¹Ø§Ù…Ù„ Ù…Ø¹ Ø§Ù„Ø°Ø§ÙƒØ±Ø©.  
   - ÙÙŠ Ù…Ø±Ø­Ù„Ø© Ø§Ù„ØªÙ†ÙÙŠØ°ØŒ Ø¨ÙŠØªÙ… Ø§Ø³ØªØ®Ø¯Ø§Ù… **ALU** Ù„Ø­Ø³Ø§Ø¨ Ø¹Ù†ÙˆØ§Ù† Ø§Ù„Ø°Ø§ÙƒØ±Ø©.  
   - **MUX** Ùˆ **Sign Extension** Ø¨ÙŠØ´ØªØºÙ„ÙˆØ§ Ù‡Ù†Ø§ Ø¹Ø´Ø§Ù† ÙŠØ­Ø¯Ø¯ÙˆØ§ Ø§Ù„Ù‚ÙŠÙ…Ø© Ø§Ù„Ù„ÙŠ ØªØ¯Ø®Ù„ ALU.

2. **R-Type Instructions (Ø²ÙŠ add, sub, and...)**  
   - Ù‡Ù†Ø§ Ø§Ù„Ù€ **ALU** Ø¨ØªÙƒÙˆÙ† Ù…Ø³Ø¤ÙˆÙ„Ø© Ø¹Ù† ØªÙ†ÙÙŠØ° Ø§Ù„Ø¹Ù…Ù„ÙŠØ© (Ø¬Ù…Ø¹ØŒ Ø·Ø±Ø­...).  
   - **MUX** ÙŠØ®ØªØ§Ø± Ø§Ù„Ø¨ÙŠØ§Ù†Ø§Øª Ø§Ù„Ù„ÙŠ Ù‡ØªØ¯Ø®Ù„ Ù„Ù„Ù€ ALU.  
   - Ù…Ø´ Ù…Ø­ØªØ§Ø¬ÙŠÙ† Sign Extension Ù„Ø£Ù† ÙƒÙ„Ù‡ Ù…Ù† Ø§Ù„Ù€ registers.

3. **Branch Instructions (BEQ, BNE)**  
   - Ø§Ù„Ù€ **ALU** Ø¨ØªØ³ØªØ®Ø¯Ù… Ù„Ù…Ù‚Ø§Ø±Ù†Ø© Ø§Ù„Ù‚ÙŠÙ… (Ù‡Ù„ Ù‚ÙŠÙ…ØªÙŠÙ† Ù…ØªØ³Ø§ÙˆÙŠØªÙŠÙ† Ø£Ùˆ Ù„Ø£).  
   - Ø§Ù„Ù†Ø§ØªØ¬ Ù…Ù† Ø§Ù„Ù€ ALU Ø¨ÙŠØ­Ø¯Ø¯ Ù‡Ù„ Ù‡Ù†ÙØ±Ù‘Ø¹ ÙˆÙ„Ø§ Ù„Ø£.  
   - **Sign Extension** Ø¨ØªØ¬Ù‡Ø² Ø§Ù„Ø¥Ø²Ø§Ø­Ø© (offset) Ø§Ù„Ù„ÙŠ Ù…Ù…ÙƒÙ† Ù†Ø¶ÙŠÙÙ‡ Ù„Ù„Ù€ PC Ù„Ùˆ ÙÙŠÙ‡ ÙØ±Ø¹.

4. **Jump Instructions (J, JAL)**  
   - Ù…Ø´ Ø¨ÙŠØ¹ØªÙ…Ø¯ÙˆØ§ Ø¹Ù„Ù‰ ALU Ø£Ùˆ ShifterØŒ Ù„ÙƒÙ† Ù…Ù…ÙƒÙ† Ù†Ø­ØªØ§Ø¬ Ø¨Ø¹Ø¶ Ø§Ù„Ù€ MUXØ§Øª Ø¹Ø´Ø§Ù† Ù†ØºÙŠØ± Ù‚ÙŠÙ…Ø© Ø§Ù„Ù€ PC.  
---

---
## Resource : 

#### Book : Processor Implementation in VHDL According to Computer Organisation & Design by David A. Patterson and John L. Hennessy


To begin understanding how MIPS instructions are executed, we first identify the essential components and how they are connected.

![image](https://github.com/user-attachments/assets/57c63c82-12be-4b9b-9ebd-cf743e0b2022)

**Instruction Memory**  which stores the program instructions and provides them based on a given address.
This address is held in the **Program Counter (PC)**, which keeps track of the current instruction.
To move to the next instruction, we use an **Adder** that increments the PC by 4 (since each instruction is 4 bytes long), updating it to the address of the next instruction.

After fetching one instruction from the instruction memory, the program counter has to be incremented so that it points to the address of the next instruction 4 bytes later.

![image](https://github.com/user-attachments/assets/0cc9df4d-2e7f-4663-aa9c-04806f48221c)


---

![image](https://github.com/user-attachments/assets/34d0241f-ef88-456a-b192-52d8e1802819)


### ðŸŒŸ What is a **Register**?

A **register** is a small, fast memory location inside the processor.
Think of it like a **named box** that temporarily holds data (usually numbers) while the CPU is working.

In MIPS, we have **32 registers**, named `$0, $1, ..., $31`. Each register holds **32 bits** (i.e., 4 bytes) of data.

---

### ðŸ§® What is `slt`?

`slt` stands for **Set on Less Than**.
It's an instruction used to compare two numbers.

#### Example:

```assembly
slt $t0, $t1, $t2
```

This means:

> If the value in `$t1` is **less than** the value in `$t2`, then set `$t0 = 1`.
> Otherwise, set `$t0 = 0`.

It's useful for making decisions (like in `if` statements).

---

### ðŸ§  Why **32 registers**?

MIPS architecture is **designed with 32 general-purpose registers** to:

* Make the CPU fast (data in registers is accessed faster than in memory),
* Be efficient (not too few, not too many),
* Follow standard ISA conventions (MIPS is designed this way).

---

### ðŸ”Œ Why **two 5-bit inputs**?

To select a register, we need to **specify its number** (0 to 31).
And to represent numbers from 0 to 31 in binary, we need **5 bits** (because 2âµ = 32).

So:

* We need **two 5-bit inputs** to read from **two registers** (e.g., source operands for `add`, `slt`, etc.)

---

### ðŸ”„ Why **two 32-bit outputs**?

Each register stores a 32-bit value (since MIPS is a 32-bit architecture).
So when we read data from two registers, we get **two 32-bit outputs**.

---

### âœ… Example in practice:

Imagine this instruction:

```assembly
add $t0, $t1, $t2
```

This means:

> \$t0 = \$t1 + \$t2

The processor:

1. **Reads** the values in `$t1` and `$t2` â†’ needs two 5-bit inputs (to choose the registers), and two 32-bit outputs (the data in the registers).
2. **Sends them to the ALU**, which adds the values.
3. **Writes** the result into `$t0` â†’ needs one 5-bit input (to choose the destination register) and one 32-bit input (the result).

---


