

================================================================
== Vitis HLS Report for 'pow_generic_double_s'
================================================================
* Date:           Sat Nov  9 22:01:39 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        POSIT_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.197 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 35


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 1
  Pipeline-0 : II = 1, D = 35, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.65>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%exp_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %exp" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488]   --->   Operation 36 'read' 'exp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %exp_read" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488]   --->   Operation 37 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 38 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%es_exp_V = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 39 'partselect' 'es_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%es_sig_V = trunc i64 %data_V"   --->   Operation 40 'trunc' 'es_sig_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.81ns)   --->   "%y_is_0 = icmp_eq  i11 %es_exp_V, i11 0"   --->   Operation 41 'icmp' 'y_is_0' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.81ns)   --->   "%icmp_ln1019 = icmp_eq  i11 %es_exp_V, i11 2047"   --->   Operation 42 'icmp' 'icmp_ln1019' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.77ns)   --->   "%icmp_ln1019_1 = icmp_eq  i52 %es_sig_V, i52 0"   --->   Operation 43 'icmp' 'icmp_ln1019_1' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.97ns)   --->   "%y_is_inf = and i1 %icmp_ln1019, i1 %icmp_ln1019_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 44 'and' 'y_is_inf' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln407)   --->   "%xor_ln1023 = xor i1 %icmp_ln1019_1, i1 1"   --->   Operation 45 'xor' 'xor_ln1023' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln407)   --->   "%y_is_NaN = and i1 %icmp_ln1019, i1 %xor_ln1023" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 46 'and' 'y_is_NaN' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln407 = or i1 %y_is_0, i1 %y_is_NaN" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 47 'or' 'or_ln407' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_8 = trunc i64 %data_V"   --->   Operation 48 'trunc' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_9 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %p_Result_8"   --->   Operation 49 'bitconcatenate' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln294 = zext i53 %p_Result_9"   --->   Operation 50 'zext' 'zext_ln294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (3.27ns)   --->   "%e_frac_V_1 = sub i54 0, i54 %zext_ln294"   --->   Operation 51 'sub' 'e_frac_V_1' <Predicate = true> <Delay = 3.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.38ns)   --->   "%e_frac_V_2 = select i1 %p_Result_7, i54 %e_frac_V_1, i54 %zext_ln294" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:566]   --->   Operation 52 'select' 'e_frac_V_2' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.89>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i54 %e_frac_V_2"   --->   Operation 53 'sext' 'sext_ln813' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_2 : Operation 54 [5/5] (6.89ns)   --->   "%m_frac_l_V = mul i120 %sext_ln813, i120 51145234580810622639"   --->   Operation 54 'mul' 'm_frac_l_V' <Predicate = (!or_ln407)> <Delay = 6.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.89>
ST_3 : Operation 55 [4/5] (6.89ns)   --->   "%m_frac_l_V = mul i120 %sext_ln813, i120 51145234580810622639"   --->   Operation 55 'mul' 'm_frac_l_V' <Predicate = (!or_ln407)> <Delay = 6.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.89>
ST_4 : Operation 56 [3/5] (6.89ns)   --->   "%m_frac_l_V = mul i120 %sext_ln813, i120 51145234580810622639"   --->   Operation 56 'mul' 'm_frac_l_V' <Predicate = (!or_ln407)> <Delay = 6.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.89>
ST_5 : Operation 57 [2/5] (6.89ns)   --->   "%m_frac_l_V = mul i120 %sext_ln813, i120 51145234580810622639"   --->   Operation 57 'mul' 'm_frac_l_V' <Predicate = (!or_ln407)> <Delay = 6.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.89>
ST_6 : Operation 58 [1/5] (6.89ns)   --->   "%m_frac_l_V = mul i120 %sext_ln813, i120 51145234580810622639"   --->   Operation 58 'mul' 'm_frac_l_V' <Predicate = (!or_ln407)> <Delay = 6.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.19>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i11 %es_exp_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515]   --->   Operation 59 'zext' 'zext_ln515' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (2.12ns)   --->   "%m_exp = add i12 %zext_ln515, i12 3073" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515]   --->   Operation 60 'add' 'm_exp' <Predicate = (!or_ln407)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln568 = sext i120 %m_frac_l_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 61 'sext' 'sext_ln568' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %m_exp, i32 11"   --->   Operation 62 'bitselect' 'isNeg' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (2.12ns)   --->   "%sub_ln1512 = sub i11 1023, i11 %es_exp_V"   --->   Operation 63 'sub' 'sub_ln1512' <Predicate = (!or_ln407)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i11 %sub_ln1512"   --->   Operation 64 'sext' 'sext_ln1512' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.68ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1512, i12 %m_exp"   --->   Operation 65 'select' 'ush' <Predicate = (!or_ln407)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i12 %ush"   --->   Operation 66 'sext' 'sext_ln1488' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l_V)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 67 'zext' 'zext_ln1488' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l_V)   --->   "%sext_ln1488cast = zext i32 %sext_ln1488"   --->   Operation 68 'zext' 'sext_ln1488cast' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l_V)   --->   "%r_V = ashr i120 %m_frac_l_V, i120 %sext_ln1488cast"   --->   Operation 69 'ashr' 'r_V' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l_V)   --->   "%sext_ln1487 = sext i120 %r_V"   --->   Operation 70 'sext' 'sext_ln1487' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l_V)   --->   "%r_V_1 = shl i131 %sext_ln568, i131 %zext_ln1488"   --->   Operation 71 'shl' 'r_V_1' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l_V)   --->   "%trunc_ln1487_1 = trunc i131 %r_V_1"   --->   Operation 72 'trunc' 'trunc_ln1487_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (4.38ns) (out node of the LUT)   --->   "%m_fix_l_V = select i1 %isNeg, i130 %sext_ln1487, i130 %trunc_ln1487_1"   --->   Operation 73 'select' 'm_fix_l_V' <Predicate = (!or_ln407)> <Delay = 4.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %sub_ln1512, i32 10"   --->   Operation 74 'bitselect' 'isNeg_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.68ns)   --->   "%ush_2 = select i1 %isNeg_1, i12 %m_exp, i12 %sext_ln1512"   --->   Operation 75 'select' 'ush_2' <Predicate = (!or_ln407)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1454_1 = sext i12 %ush_2"   --->   Operation 76 'sext' 'sext_ln1454_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%zext_ln1454_2 = zext i32 %sext_ln1454_1"   --->   Operation 77 'zext' 'zext_ln1454_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%r_V_6 = shl i131 %sext_ln568, i131 %zext_ln1454_2"   --->   Operation 78 'shl' 'r_V_6' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%trunc_ln1453 = trunc i131 %r_V_6"   --->   Operation 79 'trunc' 'trunc_ln1453' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%sext_ln1454_1cast = zext i32 %sext_ln1454_1"   --->   Operation 80 'zext' 'sext_ln1454_1cast' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%r_V_7 = ashr i120 %m_frac_l_V, i120 %sext_ln1454_1cast"   --->   Operation 81 'ashr' 'r_V_7' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%sext_ln1453 = sext i120 %r_V_7"   --->   Operation 82 'sext' 'sext_ln1453' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (4.38ns) (out node of the LUT)   --->   "%r_V_8 = select i1 %isNeg_1, i130 %trunc_ln1453, i130 %sext_ln1453"   --->   Operation 83 'select' 'r_V_8' <Predicate = (!or_ln407)> <Delay = 4.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.83>
ST_8 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1654)   --->   "%sext_ln568_1 = sext i120 %m_frac_l_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 84 'sext' 'sext_ln568_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1454 = zext i32 %sext_ln1488"   --->   Operation 85 'zext' 'zext_ln1454' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1654)   --->   "%r_V_2 = shl i130 %m_fix_l_V, i130 %zext_ln1454"   --->   Operation 86 'shl' 'r_V_2' <Predicate = (isNeg & !or_ln407)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1654)   --->   "%r_V_3 = ashr i130 %m_fix_l_V, i130 %zext_ln1454"   --->   Operation 87 'ashr' 'r_V_3' <Predicate = (!isNeg & !or_ln407)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1654)   --->   "%r_V_17 = select i1 %isNeg, i130 %r_V_2, i130 %r_V_3"   --->   Operation 88 'select' 'r_V_17' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln578)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %m_exp, i32 11" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:581]   --->   Operation 89 'bitselect' 'tmp_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln578)   --->   "%sext_ln1454 = sext i12 %m_exp"   --->   Operation 90 'sext' 'sext_ln1454' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln578)   --->   "%zext_ln1454_1 = zext i32 %sext_ln1454"   --->   Operation 91 'zext' 'zext_ln1454_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln578)   --->   "%r_V_5 = shl i131 %sext_ln568, i131 %zext_ln1454_1"   --->   Operation 92 'shl' 'r_V_5' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln578)   --->   "%trunc_ln1487_2 = trunc i131 %r_V_5"   --->   Operation 93 'trunc' 'trunc_ln1487_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (4.38ns) (out node of the LUT)   --->   "%select_ln578 = select i1 %tmp_5, i130 %r_V_8, i130 %trunc_ln1487_2" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:578]   --->   Operation 94 'select' 'select_ln578' <Predicate = (!or_ln407)> <Delay = 4.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%m_fix_hi_V = partselect i16 @_ssdm_op_PartSelect.i16.i130.i32.i32, i130 %select_ln578, i32 114, i32 129"   --->   Operation 95 'partselect' 'm_fix_hi_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i130.i32, i130 %select_ln578, i32 129"   --->   Operation 96 'bitselect' 'p_Result_10' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1271 = sext i16 %m_fix_hi_V"   --->   Operation 97 'sext' 'sext_ln1271' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_8 : Operation 98 [3/3] (1.45ns) (grouped into DSP with root node ret_V_7)   --->   "%r_V_18 = mul i31 %sext_ln1271, i31 23637"   --->   Operation 98 'mul' 'r_V_18' <Predicate = (!or_ln407)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i59 @_ssdm_op_PartSelect.i59.i130.i32.i32, i130 %select_ln578, i32 59, i32 117"   --->   Operation 99 'partselect' 'trunc_ln2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (1.92ns)   --->   "%icmp_ln657 = icmp_sgt  i12 %m_exp, i12 0" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 100 'icmp' 'icmp_ln657' <Predicate = (!or_ln407)> <Delay = 1.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (4.38ns) (out node of the LUT)   --->   "%icmp_ln1654 = icmp_ne  i130 %sext_ln568_1, i130 %r_V_17"   --->   Operation 101 'icmp' 'icmp_ln1654' <Predicate = (!or_ln407)> <Delay = 4.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.45>
ST_9 : Operation 102 [2/3] (1.45ns) (grouped into DSP with root node ret_V_7)   --->   "%r_V_18 = mul i31 %sext_ln1271, i31 23637"   --->   Operation 102 'mul' 'r_V_18' <Predicate = (!or_ln407)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 2.10>
ST_10 : Operation 103 [1/3] (0.00ns) (grouped into DSP with root node ret_V_7)   --->   "%r_V_18 = mul i31 %sext_ln1271, i31 23637"   --->   Operation 103 'mul' 'r_V_18' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%rhs = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %p_Result_10, i18 131072"   --->   Operation 104 'bitconcatenate' 'rhs' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i19 %rhs"   --->   Operation 105 'sext' 'sext_ln1347' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_10 : Operation 106 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_7 = add i31 %sext_ln1347, i31 %r_V_18"   --->   Operation 106 'add' 'ret_V_7' <Predicate = (!or_ln407)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 5.17>
ST_11 : Operation 107 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_7 = add i31 %sext_ln1347, i31 %r_V_18"   --->   Operation 107 'add' 'ret_V_7' <Predicate = (!or_ln407)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%ret_V_cast = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %ret_V_7, i32 18, i32 30"   --->   Operation 108 'partselect' 'ret_V_cast' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node ret_V_8)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %ret_V_7, i32 30"   --->   Operation 109 'bitselect' 'p_Result_s' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln1003 = trunc i31 %ret_V_7"   --->   Operation 110 'trunc' 'trunc_ln1003' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (2.38ns)   --->   "%icmp_ln1003 = icmp_eq  i18 %trunc_ln1003, i18 0"   --->   Operation 111 'icmp' 'icmp_ln1003' <Predicate = (!or_ln407)> <Delay = 2.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [1/1] (2.13ns)   --->   "%ret_V = add i13 %ret_V_cast, i13 1"   --->   Operation 112 'add' 'ret_V' <Predicate = (!or_ln407)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node ret_V_8)   --->   "%select_ln1002 = select i1 %icmp_ln1003, i13 %ret_V_cast, i13 %ret_V"   --->   Operation 113 'select' 'select_ln1002' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 114 [1/1] (0.69ns) (out node of the LUT)   --->   "%ret_V_8 = select i1 %p_Result_s, i13 %select_ln1002, i13 %ret_V_cast"   --->   Operation 114 'select' 'ret_V_8' <Predicate = (!or_ln407)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.89>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i13 %ret_V_8"   --->   Operation 115 'sext' 'sext_ln1270' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_12 : Operation 116 [5/5] (6.89ns)   --->   "%r_V_12 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 116 'mul' 'r_V_12' <Predicate = (!or_ln407)> <Delay = 6.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.89>
ST_13 : Operation 117 [4/5] (6.89ns)   --->   "%r_V_12 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 117 'mul' 'r_V_12' <Predicate = (!or_ln407)> <Delay = 6.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.89>
ST_14 : Operation 118 [3/5] (6.89ns)   --->   "%r_V_12 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 118 'mul' 'r_V_12' <Predicate = (!or_ln407)> <Delay = 6.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.89>
ST_15 : Operation 119 [2/5] (6.89ns)   --->   "%r_V_12 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 119 'mul' 'r_V_12' <Predicate = (!or_ln407)> <Delay = 6.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.89>
ST_16 : Operation 120 [1/5] (6.89ns)   --->   "%r_V_12 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 120 'mul' 'r_V_12' <Predicate = (!or_ln407)> <Delay = 6.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln813_1 = partselect i59 @_ssdm_op_PartSelect.i59.i71.i32.i32, i71 %r_V_12, i32 12, i32 70"   --->   Operation 121 'partselect' 'trunc_ln813_1' <Predicate = (!or_ln407)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 6.68>
ST_17 : Operation 122 [1/1] (3.42ns)   --->   "%m_diff_V = sub i59 %trunc_ln2, i59 %trunc_ln813_1"   --->   Operation 122 'sub' 'm_diff_V' <Predicate = (!or_ln407)> <Delay = 3.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "%m_diff_hi_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 51, i32 58"   --->   Operation 123 'partselect' 'm_diff_hi_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_17 : Operation 124 [1/1] (0.00ns)   --->   "%Z2_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 43, i32 50"   --->   Operation 124 'partselect' 'Z2_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_17 : Operation 125 [1/1] (0.00ns)   --->   "%Z3_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 35, i32 42"   --->   Operation 125 'partselect' 'Z3_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_17 : Operation 126 [1/1] (0.00ns)   --->   "%Z4 = trunc i59 %m_diff_V"   --->   Operation 126 'trunc' 'Z4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_17 : Operation 127 [1/1] (0.00ns)   --->   "%Z4_ind = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 27, i32 34"   --->   Operation 127 'partselect' 'Z4_ind' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln541_1 = zext i8 %Z4_ind"   --->   Operation 128 'zext' 'zext_ln541_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_17 : Operation 129 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i64 0, i64 %zext_ln541_1"   --->   Operation 129 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_17 : Operation 130 [2/2] (3.25ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr"   --->   Operation 130 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_17 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln541_2 = zext i8 %Z3_V"   --->   Operation 131 'zext' 'zext_ln541_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1 = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i64 0, i64 %zext_ln541_2"   --->   Operation 132 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_17 : Operation 133 [2/2] (3.25ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1"   --->   Operation 133 'load' 'f_Z3' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 18 <SV = 17> <Delay = 6.02>
ST_18 : Operation 134 [1/2] (3.25ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr"   --->   Operation 134 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_18 : Operation 135 [1/1] (0.00ns)   --->   "%r = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load, i32 16, i32 25"   --->   Operation 135 'partselect' 'r' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_18 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i35 %Z4"   --->   Operation 136 'zext' 'zext_ln813' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_18 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln813_1 = zext i10 %r"   --->   Operation 137 'zext' 'zext_ln813_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_18 : Operation 138 [1/1] (2.76ns)   --->   "%ret_V_9 = add i36 %zext_ln813, i36 %zext_ln813_1"   --->   Operation 138 'add' 'ret_V_9' <Predicate = (!or_ln407)> <Delay = 2.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 139 [1/2] (3.25ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1"   --->   Operation 139 'load' 'f_Z3' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 19 <SV = 18> <Delay = 6.83>
ST_19 : Operation 140 [1/1] (0.00ns)   --->   "%ret_V_10 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3_V, i9 0, i26 %f_Z3"   --->   Operation 140 'bitconcatenate' 'ret_V_10' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_19 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln1270 = zext i43 %ret_V_10"   --->   Operation 141 'zext' 'zext_ln1270' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_19 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i36 %ret_V_9"   --->   Operation 142 'zext' 'zext_ln1273' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_19 : Operation 143 [3/3] (6.83ns)   --->   "%r_V_14 = mul i79 %zext_ln1270, i79 %zext_ln1273"   --->   Operation 143 'mul' 'r_V_14' <Predicate = (!or_ln407)> <Delay = 6.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.83>
ST_20 : Operation 144 [2/3] (6.83ns)   --->   "%r_V_14 = mul i79 %zext_ln1270, i79 %zext_ln1273"   --->   Operation 144 'mul' 'r_V_14' <Predicate = (!or_ln407)> <Delay = 6.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.83>
ST_21 : Operation 145 [1/3] (6.83ns)   --->   "%r_V_14 = mul i79 %zext_ln1270, i79 %zext_ln1273"   --->   Operation 145 'mul' 'r_V_14' <Predicate = (!or_ln407)> <Delay = 6.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln813_4 = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %r_V_14, i32 59, i32 78"   --->   Operation 146 'partselect' 'trunc_ln813_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_21 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln541_3 = zext i8 %Z2_V"   --->   Operation 147 'zext' 'zext_ln541_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_21 : Operation 148 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr = getelementptr i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V, i64 0, i64 %zext_ln541_3"   --->   Operation 148 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_21 : Operation 149 [2/2] (3.25ns)   --->   "%f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr"   --->   Operation 149 'load' 'f_Z2_V' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 22 <SV = 21> <Delay = 5.76>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i43 %ret_V_10"   --->   Operation 150 'zext' 'zext_ln1347' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln813_2 = zext i20 %trunc_ln813_4"   --->   Operation 151 'zext' 'zext_ln813_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_22 : Operation 152 [1/1] (2.79ns)   --->   "%add_ln813 = add i36 %ret_V_9, i36 %zext_ln813_2"   --->   Operation 152 'add' 'add_ln813' <Predicate = (!or_ln407)> <Delay = 2.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln813_3 = zext i36 %add_ln813"   --->   Operation 153 'zext' 'zext_ln813_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_22 : Operation 154 [1/1] (2.97ns)   --->   "%exp_Z2P_m_1_V = add i44 %zext_ln813_3, i44 %zext_ln1347"   --->   Operation 154 'add' 'exp_Z2P_m_1_V' <Predicate = (!or_ln407)> <Delay = 2.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 155 [1/2] (3.25ns)   --->   "%f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr"   --->   Operation 155 'load' 'f_Z2_V' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_22 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2_V, i32 2, i32 41"   --->   Operation 156 'partselect' 'tmp_2' <Predicate = (!or_ln407)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 5.60>
ST_23 : Operation 157 [1/1] (0.00ns)   --->   "%exp_Z2_m_1_V = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2_V, i1 0, i40 %tmp_2"   --->   Operation 157 'bitconcatenate' 'exp_Z2_m_1_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_23 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln1270_1 = zext i49 %exp_Z2_m_1_V"   --->   Operation 158 'zext' 'zext_ln1270_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_23 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln1273_1 = zext i44 %exp_Z2P_m_1_V"   --->   Operation 159 'zext' 'zext_ln1273_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_23 : Operation 160 [5/5] (5.60ns)   --->   "%r_V_15 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_1"   --->   Operation 160 'mul' 'r_V_15' <Predicate = (!or_ln407)> <Delay = 5.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.60>
ST_24 : Operation 161 [4/5] (5.60ns)   --->   "%r_V_15 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_1"   --->   Operation 161 'mul' 'r_V_15' <Predicate = (!or_ln407)> <Delay = 5.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.60>
ST_25 : Operation 162 [3/5] (5.60ns)   --->   "%r_V_15 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_1"   --->   Operation 162 'mul' 'r_V_15' <Predicate = (!or_ln407)> <Delay = 5.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.60>
ST_26 : Operation 163 [2/5] (5.60ns)   --->   "%r_V_15 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_1"   --->   Operation 163 'mul' 'r_V_15' <Predicate = (!or_ln407)> <Delay = 5.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.60>
ST_27 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i8 %m_diff_hi_V"   --->   Operation 164 'zext' 'zext_ln541' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_27 : Operation 165 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr = getelementptr i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i64 0, i64 %zext_ln541" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 165 'getelementptr' 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_27 : Operation 166 [2/2] (3.25ns)   --->   "%exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 166 'load' 'exp_Z1_V' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_27 : Operation 167 [1/5] (5.60ns)   --->   "%r_V_15 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_1"   --->   Operation 167 'mul' 'r_V_15' <Predicate = (!or_ln407)> <Delay = 5.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln813_5 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %r_V_15, i32 57, i32 92"   --->   Operation 168 'partselect' 'trunc_ln813_5' <Predicate = (!or_ln407)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 6.22>
ST_28 : Operation 169 [1/2] (3.25ns)   --->   "%exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 169 'load' 'exp_Z1_V' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_28 : Operation 170 [1/1] (0.00ns)   --->   "%lhs_V_1 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2_V, i1 0, i40 %tmp_2, i2 0"   --->   Operation 170 'bitconcatenate' 'lhs_V_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_28 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln1347_1 = zext i51 %lhs_V_1"   --->   Operation 171 'zext' 'zext_ln1347_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_28 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln813_4 = zext i36 %trunc_ln813_5"   --->   Operation 172 'zext' 'zext_ln813_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_28 : Operation 173 [1/1] (3.00ns)   --->   "%add_ln813_2 = add i44 %exp_Z2P_m_1_V, i44 %zext_ln813_4"   --->   Operation 173 'add' 'add_ln813_2' <Predicate = (!or_ln407)> <Delay = 3.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln813_5 = zext i44 %add_ln813_2"   --->   Operation 174 'zext' 'zext_ln813_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_28 : Operation 175 [1/1] (3.22ns)   --->   "%exp_Z1P_m_1_l_V = add i52 %zext_ln813_5, i52 %zext_ln1347_1"   --->   Operation 175 'add' 'exp_Z1P_m_1_l_V' <Predicate = (!or_ln407)> <Delay = 3.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 176 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1_V = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l_V, i32 2, i32 51"   --->   Operation 176 'partselect' 'exp_Z1P_m_1_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_28 : Operation 177 [1/1] (0.00ns)   --->   "%exp_Z1_hi_V = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1_V, i32 8, i32 57"   --->   Operation 177 'partselect' 'exp_Z1_hi_V' <Predicate = (!or_ln407)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 5.60>
ST_29 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i50 %exp_Z1_hi_V"   --->   Operation 178 'zext' 'zext_ln1271' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_29 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln1273_2 = zext i50 %exp_Z1P_m_1_V"   --->   Operation 179 'zext' 'zext_ln1273_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_29 : Operation 180 [5/5] (5.60ns)   --->   "%r_V_19 = mul i100 %zext_ln1273_2, i100 %zext_ln1271"   --->   Operation 180 'mul' 'r_V_19' <Predicate = (!or_ln407)> <Delay = 5.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.60>
ST_30 : Operation 181 [4/5] (5.60ns)   --->   "%r_V_19 = mul i100 %zext_ln1273_2, i100 %zext_ln1271"   --->   Operation 181 'mul' 'r_V_19' <Predicate = (!or_ln407)> <Delay = 5.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.60>
ST_31 : Operation 182 [3/5] (5.60ns)   --->   "%r_V_19 = mul i100 %zext_ln1273_2, i100 %zext_ln1271"   --->   Operation 182 'mul' 'r_V_19' <Predicate = (!or_ln407)> <Delay = 5.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.60>
ST_32 : Operation 183 [2/5] (5.60ns)   --->   "%r_V_19 = mul i100 %zext_ln1273_2, i100 %zext_ln1271"   --->   Operation 183 'mul' 'r_V_19' <Predicate = (!or_ln407)> <Delay = 5.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.60>
ST_33 : Operation 184 [1/1] (3.40ns)   --->   "%ret_V_11 = add i58 %exp_Z1_V, i58 16"   --->   Operation 184 'add' 'ret_V_11' <Predicate = (!or_ln407)> <Delay = 3.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 185 [1/5] (5.60ns)   --->   "%r_V_19 = mul i100 %zext_ln1273_2, i100 %zext_ln1271"   --->   Operation 185 'mul' 'r_V_19' <Predicate = (!or_ln407)> <Delay = 5.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln1347 = trunc i58 %ret_V_11"   --->   Operation 186 'trunc' 'trunc_ln1347' <Predicate = (!or_ln407)> <Delay = 0.00>

State 34 <SV = 33> <Delay = 6.66>
ST_34 : Operation 187 [1/1] (0.00ns)   --->   "%lhs_V_4 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %ret_V_11, i49 0"   --->   Operation 187 'bitconcatenate' 'lhs_V_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_34 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln1347_2 = zext i100 %r_V_19"   --->   Operation 188 'zext' 'zext_ln1347_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_34 : Operation 189 [1/1] (4.78ns)   --->   "%ret_V_6 = add i107 %lhs_V_4, i107 %zext_ln1347_2"   --->   Operation 189 'add' 'ret_V_6' <Predicate = (!or_ln407)> <Delay = 4.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 190 [1/1] (0.00ns)   --->   "%p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %ret_V_6, i32 106"   --->   Operation 190 'bitselect' 'p_Result_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_34 : Operation 191 [1/1] (2.13ns)   --->   "%r_exp_V = add i13 %ret_V_8, i13 8191" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:653]   --->   Operation 191 'add' 'r_exp_V' <Predicate = (!or_ln407)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 192 [1/1] (0.69ns)   --->   "%r_exp_V_2 = select i1 %p_Result_3, i13 %ret_V_8, i13 %r_exp_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:651]   --->   Operation 192 'select' 'r_exp_V_2' <Predicate = (!or_ln407)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %r_exp_V_2, i32 10, i32 12"   --->   Operation 193 'partselect' 'tmp_11' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_34 : Operation 194 [1/1] (1.18ns)   --->   "%icmp_ln1035 = icmp_sgt  i3 %tmp_11, i3 0"   --->   Operation 194 'icmp' 'icmp_ln1035' <Predicate = (!or_ln407)> <Delay = 1.18> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i13 %r_exp_V_2"   --->   Operation 195 'trunc' 'trunc_ln186' <Predicate = (!or_ln407)> <Delay = 0.00>

State 35 <SV = 34> <Delay = 6.96>
ST_35 : Operation 196 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 196 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node select_ln460)   --->   "%select_ln407 = select i1 %y_is_0, i64 1, i64 nan" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 197 'select' 'select_ln407' <Predicate = (or_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node select_ln460)   --->   "%xor_ln970 = xor i1 %p_Result_7, i1 1"   --->   Operation 198 'xor' 'xor_ln970' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln467_2)   --->   "%and_ln467 = and i1 %y_is_inf, i1 %p_Result_7" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:467]   --->   Operation 199 'and' 'and_ln467' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln1347_3 = zext i100 %r_V_19"   --->   Operation 200 'zext' 'zext_ln1347_3' <Predicate = (!p_Result_3 & !or_ln407)> <Delay = 0.00>
ST_35 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln3 = bitconcatenate i105 @_ssdm_op_BitConcatenate.i105.i56.i49, i56 %trunc_ln1347, i49 0"   --->   Operation 201 'bitconcatenate' 'trunc_ln3' <Predicate = (!p_Result_3 & !or_ln407)> <Delay = 0.00>
ST_35 : Operation 202 [1/1] (4.73ns)   --->   "%add_ln1347_1 = add i105 %trunc_ln3, i105 %zext_ln1347_3"   --->   Operation 202 'add' 'add_ln1347_1' <Predicate = (!p_Result_3 & !or_ln407)> <Delay = 4.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node or_ln657)   --->   "%and_ln657 = and i1 %icmp_ln657, i1 %icmp_ln1654" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 203 'and' 'and_ln657' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 204 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln657 = or i1 %and_ln657, i1 %icmp_ln1035" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 204 'or' 'or_ln657' <Predicate = (!or_ln407)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i120.i32, i120 %m_frac_l_V, i32 119"   --->   Operation 205 'bitselect' 'tmp_12' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_35 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%select_ln658 = select i1 %tmp_12, i64 0, i64 inf" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:658]   --->   Operation 206 'select' 'select_ln658' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node select_ln1039)   --->   "%tmp = partselect i52 @_ssdm_op_PartSelect.i52.i107.i32.i32, i107 %ret_V_6, i32 54, i32 105"   --->   Operation 207 'partselect' 'tmp' <Predicate = (p_Result_3 & !or_ln407)> <Delay = 0.00>
ST_35 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln1039)   --->   "%tmp_1 = partselect i52 @_ssdm_op_PartSelect.i52.i105.i32.i32, i105 %add_ln1347_1, i32 53, i32 104"   --->   Operation 208 'partselect' 'tmp_1' <Predicate = (!p_Result_3 & !or_ln407)> <Delay = 0.00>
ST_35 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node select_ln1039)   --->   "%tmp_14 = select i1 %p_Result_3, i52 %tmp, i52 %tmp_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:651]   --->   Operation 209 'select' 'tmp_14' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 210 [1/1] (2.12ns)   --->   "%out_exp_V = add i11 %trunc_ln186, i11 1023"   --->   Operation 210 'add' 'out_exp_V' <Predicate = (!or_ln407)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln1039)   --->   "%p_Result_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 0, i11 %out_exp_V, i52 %tmp_14"   --->   Operation 211 'bitconcatenate' 'p_Result_11' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_35 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node select_ln1039)   --->   "%bitcast_ln526 = bitcast i64 %p_Result_11" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:526]   --->   Operation 212 'bitcast' 'bitcast_ln526' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_35 : Operation 213 [1/1] (0.97ns)   --->   "%xor_ln407 = xor i1 %or_ln407, i1 1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 213 'xor' 'xor_ln407' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node and_ln467_2)   --->   "%xor_ln460 = xor i1 %y_is_inf, i1 1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:460]   --->   Operation 214 'xor' 'xor_ln460' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node and_ln467_2)   --->   "%or_ln460 = or i1 %p_Result_7, i1 %xor_ln460" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:460]   --->   Operation 215 'or' 'or_ln460' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node and_ln467_2)   --->   "%xor_ln467 = xor i1 %and_ln467, i1 1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:467]   --->   Operation 216 'xor' 'xor_ln467' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node and_ln467_2)   --->   "%and_ln467_1 = and i1 %xor_ln407, i1 %xor_ln467" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:467]   --->   Operation 217 'and' 'and_ln467_1' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 218 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln467_2 = and i1 %and_ln467_1, i1 %or_ln460" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:467]   --->   Operation 218 'and' 'and_ln467_2' <Predicate = (!or_ln407)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%and_ln657_1 = and i1 %and_ln467_2, i1 %or_ln657" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 219 'and' 'and_ln657_1' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 220 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln657 = select i1 %and_ln657_1, i64 %select_ln658, i64 0" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 220 'select' 'select_ln657' <Predicate = (!or_ln407)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node and_ln1039_1)   --->   "%xor_ln657 = xor i1 %or_ln657, i1 1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 221 'xor' 'xor_ln657' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 222 [1/1] (2.04ns)   --->   "%icmp_ln1039 = icmp_sgt  i13 %r_exp_V_2, i13 7169"   --->   Operation 222 'icmp' 'icmp_ln1039' <Predicate = (!or_ln407)> <Delay = 2.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln1039_1)   --->   "%and_ln1039 = and i1 %icmp_ln1039, i1 %xor_ln657"   --->   Operation 223 'and' 'and_ln1039' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 224 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln1039_1 = and i1 %and_ln1039, i1 %and_ln467_2"   --->   Operation 224 'and' 'and_ln1039_1' <Predicate = (!or_ln407)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 225 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln1039 = select i1 %and_ln1039_1, i64 %bitcast_ln526, i64 %select_ln657"   --->   Operation 225 'select' 'select_ln1039' <Predicate = (!or_ln407)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node select_ln460)   --->   "%select_ln407_1 = select i1 %or_ln407, i64 %select_ln407, i64 %select_ln1039" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 226 'select' 'select_ln407_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node select_ln460)   --->   "%and_ln460 = and i1 %xor_ln970, i1 %xor_ln407" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:460]   --->   Operation 227 'and' 'and_ln460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node select_ln460)   --->   "%and_ln460_1 = and i1 %and_ln460, i1 %y_is_inf" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:460]   --->   Operation 228 'and' 'and_ln460_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 229 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln460 = select i1 %and_ln460_1, i64 inf, i64 %select_ln407_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:460]   --->   Operation 229 'select' 'select_ln460' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 230 [1/1] (0.00ns)   --->   "%ret_ln690 = ret i64 %select_ln460" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:690]   --->   Operation 230 'ret' 'ret_ln690' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.66ns
The critical path consists of the following:
	wire read operation ('exp_read', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488) on port 'exp' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488) [6]  (0 ns)
	'sub' operation ('e_frac.V') [26]  (3.27 ns)
	'select' operation ('e_frac.V', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:566) [27]  (1.39 ns)

 <State 2>: 6.89ns
The critical path consists of the following:
	'mul' operation ('m_frac_l.V') [29]  (6.89 ns)

 <State 3>: 6.89ns
The critical path consists of the following:
	'mul' operation ('m_frac_l.V') [29]  (6.89 ns)

 <State 4>: 6.89ns
The critical path consists of the following:
	'mul' operation ('m_frac_l.V') [29]  (6.89 ns)

 <State 5>: 6.89ns
The critical path consists of the following:
	'mul' operation ('m_frac_l.V') [29]  (6.89 ns)

 <State 6>: 6.89ns
The critical path consists of the following:
	'mul' operation ('m_frac_l.V') [29]  (6.89 ns)

 <State 7>: 7.2ns
The critical path consists of the following:
	'add' operation ('m_exp', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515) [12]  (2.13 ns)
	'select' operation ('ush') [35]  (0.682 ns)
	'ashr' operation ('r_V') [39]  (0 ns)
	'select' operation ('m_fix_l.V') [43]  (4.39 ns)

 <State 8>: 5.84ns
The critical path consists of the following:
	'select' operation ('select_ln578', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:578) [63]  (4.39 ns)
	'mul' operation of DSP[70] ('r.V') [67]  (1.45 ns)

 <State 9>: 1.45ns
The critical path consists of the following:
	'mul' operation of DSP[70] ('r.V') [67]  (1.45 ns)

 <State 10>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[70] ('r.V') [67]  (0 ns)
	'add' operation of DSP[70] ('ret.V') [70]  (2.1 ns)

 <State 11>: 5.18ns
The critical path consists of the following:
	'add' operation of DSP[70] ('ret.V') [70]  (2.1 ns)
	'icmp' operation ('icmp_ln1003') [74]  (2.39 ns)
	'select' operation ('select_ln1002') [76]  (0 ns)
	'select' operation ('ret.V') [77]  (0.69 ns)

 <State 12>: 6.89ns
The critical path consists of the following:
	'mul' operation ('r.V') [79]  (6.89 ns)

 <State 13>: 6.89ns
The critical path consists of the following:
	'mul' operation ('r.V') [79]  (6.89 ns)

 <State 14>: 6.89ns
The critical path consists of the following:
	'mul' operation ('r.V') [79]  (6.89 ns)

 <State 15>: 6.89ns
The critical path consists of the following:
	'mul' operation ('r.V') [79]  (6.89 ns)

 <State 16>: 6.89ns
The critical path consists of the following:
	'mul' operation ('r.V') [79]  (6.89 ns)

 <State 17>: 6.69ns
The critical path consists of the following:
	'sub' operation ('m_diff.V') [82]  (3.43 ns)
	'getelementptr' operation ('pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr') [92]  (0 ns)
	'load' operation ('pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load') on array 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V' [93]  (3.26 ns)

 <State 18>: 6.03ns
The critical path consists of the following:
	'load' operation ('pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load') on array 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V' [93]  (3.26 ns)
	'add' operation ('ret.V') [97]  (2.77 ns)

 <State 19>: 6.83ns
The critical path consists of the following:
	'mul' operation ('r.V') [105]  (6.83 ns)

 <State 20>: 6.83ns
The critical path consists of the following:
	'mul' operation ('r.V') [105]  (6.83 ns)

 <State 21>: 6.83ns
The critical path consists of the following:
	'mul' operation ('r.V') [105]  (6.83 ns)

 <State 22>: 5.77ns
The critical path consists of the following:
	'add' operation ('add_ln813') [108]  (2.79 ns)
	'add' operation ('exp_Z2P_m_1.V') [110]  (2.98 ns)

 <State 23>: 5.61ns
The critical path consists of the following:
	'mul' operation ('r.V') [118]  (5.61 ns)

 <State 24>: 5.61ns
The critical path consists of the following:
	'mul' operation ('r.V') [118]  (5.61 ns)

 <State 25>: 5.61ns
The critical path consists of the following:
	'mul' operation ('r.V') [118]  (5.61 ns)

 <State 26>: 5.61ns
The critical path consists of the following:
	'mul' operation ('r.V') [118]  (5.61 ns)

 <State 27>: 5.61ns
The critical path consists of the following:
	'mul' operation ('r.V') [118]  (5.61 ns)

 <State 28>: 6.23ns
The critical path consists of the following:
	'add' operation ('add_ln813_2') [123]  (3.01 ns)
	'add' operation ('exp_Z1P_m_1_l.V') [125]  (3.22 ns)

 <State 29>: 5.61ns
The critical path consists of the following:
	'mul' operation ('r.V') [131]  (5.61 ns)

 <State 30>: 5.61ns
The critical path consists of the following:
	'mul' operation ('r.V') [131]  (5.61 ns)

 <State 31>: 5.61ns
The critical path consists of the following:
	'mul' operation ('r.V') [131]  (5.61 ns)

 <State 32>: 5.61ns
The critical path consists of the following:
	'mul' operation ('r.V') [131]  (5.61 ns)

 <State 33>: 5.61ns
The critical path consists of the following:
	'mul' operation ('r.V') [131]  (5.61 ns)

 <State 34>: 6.67ns
The critical path consists of the following:
	'add' operation ('ret.V') [137]  (4.79 ns)
	'select' operation ('r_exp.V', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:651) [141]  (0.69 ns)
	'icmp' operation ('icmp_ln1035') [146]  (1.19 ns)

 <State 35>: 6.96ns
The critical path consists of the following:
	'add' operation ('add_ln1347_1') [138]  (4.73 ns)
	'select' operation ('tmp', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:651) [152]  (0 ns)
	'select' operation ('select_ln1039') [169]  (1.24 ns)
	'select' operation ('select_ln407_1', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:407) [170]  (0 ns)
	'select' operation ('select_ln460', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:460) [173]  (0.987 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
