# Reading C:/Users/Gerin/Desktop/Quartus Complete Folder/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/Users/Gerin/Desktop/Quartus Complete Folder/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Gerin/Documents/GitHub/EE469_Labs {C:/Users/Gerin/Documents/GitHub/EE469_Labs/zero_extender.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:21 on Nov 08,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Gerin/Documents/GitHub/EE469_Labs" C:/Users/Gerin/Documents/GitHub/EE469_Labs/zero_extender.sv 
# -- Compiling module zero_extender
# -- Compiling module zero_extender_tb
# 
# Top level modules:
# 	zero_extender_tb
# End time: 21:06:21 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.zero_extender_tb
# vsim work.zero_extender_tb 
# Start time: 21:06:26 on Nov 08,2022
# Loading sv_std.std
# Loading work.zero_extender_tb
# Loading work.zero_extender
add wave -position end  sim:/zero_extender_tb/imm12
add wave -position end  sim:/zero_extender_tb/dataOut
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Gerin  Hostname: ULTRA-PC  ProcessID: 41564
#           Attempting to use alternate WLF file "./wlftdwech0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdwech0
run -all
# End time: 21:09:38 on Nov 08,2022, Elapsed time: 0:03:12
# Errors: 0, Warnings: 2
