{"Source Block": ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@396:409@HdlIdDef", "  trigger_rx_d1 <= trigger_rx;\n  trigger_rx_d2 <= trigger_rx_d1;\n  trigger_rx_d3 <= trigger_rx_d2;\nend\n\nwire trigger_rx_s = (SDI_DELAY == 2'b00) ? trigger_rx :\n                    (SDI_DELAY == 2'b01) ? trigger_rx_d1 :\n                    (SDI_DELAY == 2'b10) ? trigger_rx_d2 :\n                    (SDI_DELAY == 2'b11) ? trigger_rx_d3 : trigger_rx;\n\nalways @(posedge clk) begin\n  if (inst_d1 == CMD_CHIPSELECT) begin\n    data_sdi_shift <= {DATA_WIDTH{1'b0}};\n    data_sdi_shift_1 <= {DATA_WIDTH{1'b0}};\n"], "Clone Blocks": [["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@390:404", "\nreg trigger_rx_d1 = 1'b0;\nreg trigger_rx_d2 = 1'b0;\nreg trigger_rx_d3 = 1'b0;\n\nalways @(posedge clk) begin\n  trigger_rx_d1 <= trigger_rx;\n  trigger_rx_d2 <= trigger_rx_d1;\n  trigger_rx_d3 <= trigger_rx_d2;\nend\n\nwire trigger_rx_s = (SDI_DELAY == 2'b00) ? trigger_rx :\n                    (SDI_DELAY == 2'b01) ? trigger_rx_d1 :\n                    (SDI_DELAY == 2'b10) ? trigger_rx_d2 :\n                    (SDI_DELAY == 2'b11) ? trigger_rx_d3 : trigger_rx;\n"]], "Diff Content": {"Delete": [[401, "wire trigger_rx_s = (SDI_DELAY == 2'b00) ? trigger_rx :\n"], [402, "                    (SDI_DELAY == 2'b01) ? trigger_rx_d1 :\n"], [403, "                    (SDI_DELAY == 2'b10) ? trigger_rx_d2 :\n"], [404, "                    (SDI_DELAY == 2'b11) ? trigger_rx_d3 : trigger_rx;\n"]], "Add": [[404, "wire trigger_rx_s = (SDI_DELAY == 2'b00) ? trigger_rx_d[1] :\n"], [404, "                    (SDI_DELAY == 2'b01) ? trigger_rx_d[2] :\n"], [404, "                    (SDI_DELAY == 2'b10) ? trigger_rx_d[3] :\n"], [404, "                    (SDI_DELAY == 2'b11) ? trigger_rx_d[4] : trigger_rx_d[1];\n"]]}}