/**********************************************************************/
/*   ____  ____                                                       */
/*  /   /\/   /                                                       */
/* /___/  \  /                                                        */
/* \   \   \/                                                       */
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
/*  /   /          All Right Reserved.                                 */
/* /---/   /\                                                         */
/* \   \  /  \                                                      */
/*  \___\/\___\                                                    */
/***********************************************************************/

/* This file is designed for use with ISim build 0xa0883be4 */

#define XSI_HIDE_SYMBOL_SPEC true
#include "xsi.h"
#include <memory.h>
#ifdef __GNUC__
#include <stdlib.h>
#else
#include <malloc.h>
#define alloca _alloca
#endif




extern void simprims_ver_m_00000000000648012491_3151998091_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091", "isim/MIPS_Test_Bench_isim_translate.exe.sim/simprims_ver/m_00000000000648012491_3151998091.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_2544408512_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_2544408512", "isim/MIPS_Test_Bench_isim_translate.exe.sim/simprims_ver/m_00000000000648012491_3151998091_2544408512.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_0789901477_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_0789901477", "isim/MIPS_Test_Bench_isim_translate.exe.sim/simprims_ver/m_00000000000648012491_3151998091_0789901477.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_0907002340_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_0907002340", "isim/MIPS_Test_Bench_isim_translate.exe.sim/simprims_ver/m_00000000000648012491_3151998091_0907002340.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_2394138241_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_2394138241", "isim/MIPS_Test_Bench_isim_translate.exe.sim/simprims_ver/m_00000000000648012491_3151998091_2394138241.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_0042280161_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_0042280161", "isim/MIPS_Test_Bench_isim_translate.exe.sim/simprims_ver/m_00000000000648012491_3151998091_0042280161.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_2671315582_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_2671315582", "isim/MIPS_Test_Bench_isim_translate.exe.sim/simprims_ver/m_00000000000648012491_3151998091_2671315582.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_2515750636_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_2515750636", "isim/MIPS_Test_Bench_isim_translate.exe.sim/simprims_ver/m_00000000000648012491_3151998091_2515750636.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_3143473593_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_3143473593", "isim/MIPS_Test_Bench_isim_translate.exe.sim/simprims_ver/m_00000000000648012491_3151998091_3143473593.didat");
}
