\hypertarget{group___a_d_c__regular__external__trigger__source}{}\doxysection{ADC group regular trigger source}
\label{group___a_d_c__regular__external__trigger__source}\index{ADC group regular trigger source@{ADC group regular trigger source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_ga349ec6a1c2a362fba718cbfd068e50dc}{ADC\+\_\+\+SOFTWARE\+\_\+\+START}}~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+SOFTWARE)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_ga675c3b7d7e8ecccb6a22fd9af4466b49}{ADC\+\_\+\+EXTERNALTRIG\+\_\+\+T1\+\_\+\+CC1}}~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM1\+\_\+\+CH1)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_ga4eddfd5601687d3dc1088ff3ae6c9b34}{ADC\+\_\+\+EXTERNALTRIG\+\_\+\+T1\+\_\+\+CC2}}~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM1\+\_\+\+CH2)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_ga090438bcac0f33206bf0e0165f2c71ce}{ADC\+\_\+\+EXTERNALTRIG\+\_\+\+T1\+\_\+\+CC3}}~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM1\+\_\+\+CH3)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_gac6dc356899afe00c76d354cfea4ecfda}{ADC\+\_\+\+EXTERNALTRIG\+\_\+\+T2\+\_\+\+CC2}}~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM2\+\_\+\+CH2)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_ga763ad79d293f8eae7208b94a49b1de01}{ADC\+\_\+\+EXTERNALTRIG\+\_\+\+T3\+\_\+\+TRGO}}~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM3\+\_\+\+TRGO)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_gaa72503069f3daddd3b54321d38148c43}{ADC\+\_\+\+EXTERNALTRIG\+\_\+\+T4\+\_\+\+CC4}}~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM4\+\_\+\+CH4)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_ga79c6ddcd5e158a6506da9fae010927d8}{ADC\+\_\+\+EXTERNALTRIG\+\_\+\+EXT\+\_\+\+IT11}}~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+EXTI\+\_\+\+LINE11)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_ga0c2b0c3bf04b45736f04df50f67e3b80}{ADC\+\_\+\+EXTERNALTRIG\+\_\+\+T8\+\_\+\+TRGO}}~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM8\+\_\+\+TRGO)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_ga12b4fbf934390e10f1a4f7183c03e4d6}{ADC\+\_\+\+EXTERNALTRIG\+\_\+\+T8\+\_\+\+TRGO2}}~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM8\+\_\+\+TRGO2)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_ga4cf45a5a339ab8342984fabb268a91b8}{ADC\+\_\+\+EXTERNALTRIG\+\_\+\+T1\+\_\+\+TRGO}}~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM1\+\_\+\+TRGO)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_ga8d7fd6a426a23de3361426448b7f5d49}{ADC\+\_\+\+EXTERNALTRIG\+\_\+\+T1\+\_\+\+TRGO2}}~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM1\+\_\+\+TRGO2)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_gaaf414b3716e97dff957fa9dabe691ceb}{ADC\+\_\+\+EXTERNALTRIG\+\_\+\+T2\+\_\+\+TRGO}}~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM2\+\_\+\+TRGO)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_gacbde6cb476c93a74fa2203884af33c06}{ADC\+\_\+\+EXTERNALTRIG\+\_\+\+T4\+\_\+\+TRGO}}~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM4\+\_\+\+TRGO)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_ga8494b127c514467b790fef9d5be6f2ac}{ADC\+\_\+\+EXTERNALTRIG\+\_\+\+T6\+\_\+\+TRGO}}~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM6\+\_\+\+TRGO)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_ga1c2905c00d2c282336eb21c25d9f1f3c}{ADC\+\_\+\+EXTERNALTRIG\+\_\+\+T15\+\_\+\+TRGO}}~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM15\+\_\+\+TRGO)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_gab18f8f69bd5b45c79b62a28df2f731cd}{ADC\+\_\+\+EXTERNALTRIG\+\_\+\+T3\+\_\+\+CC4}}~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM3\+\_\+\+CH4)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_gacf081b968f096e80f6cc68cb297834f7}{ADC\+\_\+\+EXTERNALTRIG\+\_\+\+HR1\+\_\+\+ADCTRG1}}~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+HRTIM\+\_\+\+TRG1)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_ga2fa5652be9c9793f6cc988998a77a63f}{ADC\+\_\+\+EXTERNALTRIG\+\_\+\+HR1\+\_\+\+ADCTRG3}}~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+HRTIM\+\_\+\+TRG3)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_ga49e767a39ad892750a6589f99efab525}{ADC\+\_\+\+EXTERNALTRIG\+\_\+\+LPTIM1\+\_\+\+OUT}}~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+LPTIM1\+\_\+\+OUT)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_gadff7f8d3f0b393b464fddda12b13f275}{ADC\+\_\+\+EXTERNALTRIG\+\_\+\+LPTIM2\+\_\+\+OUT}}~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+LPTIM2\+\_\+\+OUT)
\item 
\#define \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source_gaa5e4e9e858726d71da461bedde058c7c}{ADC\+\_\+\+EXTERNALTRIG\+\_\+\+LPTIM3\+\_\+\+OUT}}~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+LPTIM3\+\_\+\+OUT)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___a_d_c__regular__external__trigger__source_ga79c6ddcd5e158a6506da9fae010927d8}\label{group___a_d_c__regular__external__trigger__source_ga79c6ddcd5e158a6506da9fae010927d8}} 
\index{ADC group regular trigger source@{ADC group regular trigger source}!ADC\_EXTERNALTRIG\_EXT\_IT11@{ADC\_EXTERNALTRIG\_EXT\_IT11}}
\index{ADC\_EXTERNALTRIG\_EXT\_IT11@{ADC\_EXTERNALTRIG\_EXT\_IT11}!ADC group regular trigger source@{ADC group regular trigger source}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIG\_EXT\_IT11}{ADC\_EXTERNALTRIG\_EXT\_IT11}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIG\+\_\+\+EXT\+\_\+\+IT11~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+EXTI\+\_\+\+LINE11)}

ADC group regular conversion trigger from external peripheral\+: external interrupt line 11 event. Trigger edge set to rising edge (default setting). 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l00562}{562}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__regular__external__trigger__source_gacf081b968f096e80f6cc68cb297834f7}\label{group___a_d_c__regular__external__trigger__source_gacf081b968f096e80f6cc68cb297834f7}} 
\index{ADC group regular trigger source@{ADC group regular trigger source}!ADC\_EXTERNALTRIG\_HR1\_ADCTRG1@{ADC\_EXTERNALTRIG\_HR1\_ADCTRG1}}
\index{ADC\_EXTERNALTRIG\_HR1\_ADCTRG1@{ADC\_EXTERNALTRIG\_HR1\_ADCTRG1}!ADC group regular trigger source@{ADC group regular trigger source}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIG\_HR1\_ADCTRG1}{ADC\_EXTERNALTRIG\_HR1\_ADCTRG1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIG\+\_\+\+HR1\+\_\+\+ADCTRG1~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+HRTIM\+\_\+\+TRG1)}

ADC group regular conversion trigger from external peripheral\+: HRTIM TRG1 event. Trigger edge set to rising edge (default setting). 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l00572}{572}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__regular__external__trigger__source_ga2fa5652be9c9793f6cc988998a77a63f}\label{group___a_d_c__regular__external__trigger__source_ga2fa5652be9c9793f6cc988998a77a63f}} 
\index{ADC group regular trigger source@{ADC group regular trigger source}!ADC\_EXTERNALTRIG\_HR1\_ADCTRG3@{ADC\_EXTERNALTRIG\_HR1\_ADCTRG3}}
\index{ADC\_EXTERNALTRIG\_HR1\_ADCTRG3@{ADC\_EXTERNALTRIG\_HR1\_ADCTRG3}!ADC group regular trigger source@{ADC group regular trigger source}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIG\_HR1\_ADCTRG3}{ADC\_EXTERNALTRIG\_HR1\_ADCTRG3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIG\+\_\+\+HR1\+\_\+\+ADCTRG3~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+HRTIM\+\_\+\+TRG3)}

ADC group regular conversion trigger from external peripheral\+: HRTIM TRG3 event. Trigger edge set to rising edge (default setting). 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l00573}{573}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__regular__external__trigger__source_ga49e767a39ad892750a6589f99efab525}\label{group___a_d_c__regular__external__trigger__source_ga49e767a39ad892750a6589f99efab525}} 
\index{ADC group regular trigger source@{ADC group regular trigger source}!ADC\_EXTERNALTRIG\_LPTIM1\_OUT@{ADC\_EXTERNALTRIG\_LPTIM1\_OUT}}
\index{ADC\_EXTERNALTRIG\_LPTIM1\_OUT@{ADC\_EXTERNALTRIG\_LPTIM1\_OUT}!ADC group regular trigger source@{ADC group regular trigger source}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIG\_LPTIM1\_OUT}{ADC\_EXTERNALTRIG\_LPTIM1\_OUT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIG\+\_\+\+LPTIM1\+\_\+\+OUT~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+LPTIM1\+\_\+\+OUT)}

ADC group regular conversion trigger from external peripheral\+: LPTIM1 OUT event. Trigger edge set to rising edge (default setting). 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l00574}{574}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__regular__external__trigger__source_gadff7f8d3f0b393b464fddda12b13f275}\label{group___a_d_c__regular__external__trigger__source_gadff7f8d3f0b393b464fddda12b13f275}} 
\index{ADC group regular trigger source@{ADC group regular trigger source}!ADC\_EXTERNALTRIG\_LPTIM2\_OUT@{ADC\_EXTERNALTRIG\_LPTIM2\_OUT}}
\index{ADC\_EXTERNALTRIG\_LPTIM2\_OUT@{ADC\_EXTERNALTRIG\_LPTIM2\_OUT}!ADC group regular trigger source@{ADC group regular trigger source}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIG\_LPTIM2\_OUT}{ADC\_EXTERNALTRIG\_LPTIM2\_OUT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIG\+\_\+\+LPTIM2\+\_\+\+OUT~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+LPTIM2\+\_\+\+OUT)}

ADC group regular conversion trigger from external peripheral\+: LPTIM2 OUT event. Trigger edge set to rising edge (default setting). 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l00575}{575}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__regular__external__trigger__source_gaa5e4e9e858726d71da461bedde058c7c}\label{group___a_d_c__regular__external__trigger__source_gaa5e4e9e858726d71da461bedde058c7c}} 
\index{ADC group regular trigger source@{ADC group regular trigger source}!ADC\_EXTERNALTRIG\_LPTIM3\_OUT@{ADC\_EXTERNALTRIG\_LPTIM3\_OUT}}
\index{ADC\_EXTERNALTRIG\_LPTIM3\_OUT@{ADC\_EXTERNALTRIG\_LPTIM3\_OUT}!ADC group regular trigger source@{ADC group regular trigger source}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIG\_LPTIM3\_OUT}{ADC\_EXTERNALTRIG\_LPTIM3\_OUT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIG\+\_\+\+LPTIM3\+\_\+\+OUT~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+LPTIM3\+\_\+\+OUT)}

ADC group regular conversion trigger from external peripheral\+: LPTIM3 event OUT. Trigger edge set to rising edge (default setting). 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l00576}{576}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__regular__external__trigger__source_ga1c2905c00d2c282336eb21c25d9f1f3c}\label{group___a_d_c__regular__external__trigger__source_ga1c2905c00d2c282336eb21c25d9f1f3c}} 
\index{ADC group regular trigger source@{ADC group regular trigger source}!ADC\_EXTERNALTRIG\_T15\_TRGO@{ADC\_EXTERNALTRIG\_T15\_TRGO}}
\index{ADC\_EXTERNALTRIG\_T15\_TRGO@{ADC\_EXTERNALTRIG\_T15\_TRGO}!ADC group regular trigger source@{ADC group regular trigger source}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIG\_T15\_TRGO}{ADC\_EXTERNALTRIG\_T15\_TRGO}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIG\+\_\+\+T15\+\_\+\+TRGO~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM15\+\_\+\+TRGO)}

ADC group regular conversion trigger from external peripheral\+: TIM15 TRGO event. Trigger edge set to rising edge (default setting). 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l00570}{570}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__regular__external__trigger__source_ga675c3b7d7e8ecccb6a22fd9af4466b49}\label{group___a_d_c__regular__external__trigger__source_ga675c3b7d7e8ecccb6a22fd9af4466b49}} 
\index{ADC group regular trigger source@{ADC group regular trigger source}!ADC\_EXTERNALTRIG\_T1\_CC1@{ADC\_EXTERNALTRIG\_T1\_CC1}}
\index{ADC\_EXTERNALTRIG\_T1\_CC1@{ADC\_EXTERNALTRIG\_T1\_CC1}!ADC group regular trigger source@{ADC group regular trigger source}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIG\_T1\_CC1}{ADC\_EXTERNALTRIG\_T1\_CC1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIG\+\_\+\+T1\+\_\+\+CC1~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM1\+\_\+\+CH1)}

ADC group regular conversion trigger from external peripheral\+: TIM1 channel 1 event (capture compare\+: input capture or output capture). Trigger edge set to rising edge (default setting). 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l00556}{556}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__regular__external__trigger__source_ga4eddfd5601687d3dc1088ff3ae6c9b34}\label{group___a_d_c__regular__external__trigger__source_ga4eddfd5601687d3dc1088ff3ae6c9b34}} 
\index{ADC group regular trigger source@{ADC group regular trigger source}!ADC\_EXTERNALTRIG\_T1\_CC2@{ADC\_EXTERNALTRIG\_T1\_CC2}}
\index{ADC\_EXTERNALTRIG\_T1\_CC2@{ADC\_EXTERNALTRIG\_T1\_CC2}!ADC group regular trigger source@{ADC group regular trigger source}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIG\_T1\_CC2}{ADC\_EXTERNALTRIG\_T1\_CC2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIG\+\_\+\+T1\+\_\+\+CC2~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM1\+\_\+\+CH2)}

ADC group regular conversion trigger from external peripheral\+: TIM1 channel 2 event (capture compare\+: input capture or output capture). Trigger edge set to rising edge (default setting). 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l00557}{557}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__regular__external__trigger__source_ga090438bcac0f33206bf0e0165f2c71ce}\label{group___a_d_c__regular__external__trigger__source_ga090438bcac0f33206bf0e0165f2c71ce}} 
\index{ADC group regular trigger source@{ADC group regular trigger source}!ADC\_EXTERNALTRIG\_T1\_CC3@{ADC\_EXTERNALTRIG\_T1\_CC3}}
\index{ADC\_EXTERNALTRIG\_T1\_CC3@{ADC\_EXTERNALTRIG\_T1\_CC3}!ADC group regular trigger source@{ADC group regular trigger source}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIG\_T1\_CC3}{ADC\_EXTERNALTRIG\_T1\_CC3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIG\+\_\+\+T1\+\_\+\+CC3~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM1\+\_\+\+CH3)}

ADC group regular conversion trigger from external peripheral\+: TIM1 channel 3 event (capture compare\+: input capture or output capture). Trigger edge set to rising edge (default setting). 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l00558}{558}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__regular__external__trigger__source_ga4cf45a5a339ab8342984fabb268a91b8}\label{group___a_d_c__regular__external__trigger__source_ga4cf45a5a339ab8342984fabb268a91b8}} 
\index{ADC group regular trigger source@{ADC group regular trigger source}!ADC\_EXTERNALTRIG\_T1\_TRGO@{ADC\_EXTERNALTRIG\_T1\_TRGO}}
\index{ADC\_EXTERNALTRIG\_T1\_TRGO@{ADC\_EXTERNALTRIG\_T1\_TRGO}!ADC group regular trigger source@{ADC group regular trigger source}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIG\_T1\_TRGO}{ADC\_EXTERNALTRIG\_T1\_TRGO}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIG\+\_\+\+T1\+\_\+\+TRGO~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM1\+\_\+\+TRGO)}

ADC group regular conversion trigger from external peripheral\+: TIM1 TRGO event. Trigger edge set to rising edge (default setting). 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l00565}{565}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__regular__external__trigger__source_ga8d7fd6a426a23de3361426448b7f5d49}\label{group___a_d_c__regular__external__trigger__source_ga8d7fd6a426a23de3361426448b7f5d49}} 
\index{ADC group regular trigger source@{ADC group regular trigger source}!ADC\_EXTERNALTRIG\_T1\_TRGO2@{ADC\_EXTERNALTRIG\_T1\_TRGO2}}
\index{ADC\_EXTERNALTRIG\_T1\_TRGO2@{ADC\_EXTERNALTRIG\_T1\_TRGO2}!ADC group regular trigger source@{ADC group regular trigger source}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIG\_T1\_TRGO2}{ADC\_EXTERNALTRIG\_T1\_TRGO2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIG\+\_\+\+T1\+\_\+\+TRGO2~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM1\+\_\+\+TRGO2)}

ADC group regular conversion trigger from external peripheral\+: TIM1 TRGO2 event. Trigger edge set to rising edge (default setting). 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l00566}{566}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__regular__external__trigger__source_gac6dc356899afe00c76d354cfea4ecfda}\label{group___a_d_c__regular__external__trigger__source_gac6dc356899afe00c76d354cfea4ecfda}} 
\index{ADC group regular trigger source@{ADC group regular trigger source}!ADC\_EXTERNALTRIG\_T2\_CC2@{ADC\_EXTERNALTRIG\_T2\_CC2}}
\index{ADC\_EXTERNALTRIG\_T2\_CC2@{ADC\_EXTERNALTRIG\_T2\_CC2}!ADC group regular trigger source@{ADC group regular trigger source}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIG\_T2\_CC2}{ADC\_EXTERNALTRIG\_T2\_CC2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIG\+\_\+\+T2\+\_\+\+CC2~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM2\+\_\+\+CH2)}

ADC group regular conversion trigger from external peripheral\+: TIM2 channel 2 event (capture compare\+: input capture or output capture). Trigger edge set to rising edge (default setting). 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l00559}{559}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__regular__external__trigger__source_gaaf414b3716e97dff957fa9dabe691ceb}\label{group___a_d_c__regular__external__trigger__source_gaaf414b3716e97dff957fa9dabe691ceb}} 
\index{ADC group regular trigger source@{ADC group regular trigger source}!ADC\_EXTERNALTRIG\_T2\_TRGO@{ADC\_EXTERNALTRIG\_T2\_TRGO}}
\index{ADC\_EXTERNALTRIG\_T2\_TRGO@{ADC\_EXTERNALTRIG\_T2\_TRGO}!ADC group regular trigger source@{ADC group regular trigger source}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIG\_T2\_TRGO}{ADC\_EXTERNALTRIG\_T2\_TRGO}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIG\+\_\+\+T2\+\_\+\+TRGO~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM2\+\_\+\+TRGO)}

ADC group regular conversion trigger from external peripheral\+: TIM2 TRGO event. Trigger edge set to rising edge (default setting). 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l00567}{567}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__regular__external__trigger__source_gab18f8f69bd5b45c79b62a28df2f731cd}\label{group___a_d_c__regular__external__trigger__source_gab18f8f69bd5b45c79b62a28df2f731cd}} 
\index{ADC group regular trigger source@{ADC group regular trigger source}!ADC\_EXTERNALTRIG\_T3\_CC4@{ADC\_EXTERNALTRIG\_T3\_CC4}}
\index{ADC\_EXTERNALTRIG\_T3\_CC4@{ADC\_EXTERNALTRIG\_T3\_CC4}!ADC group regular trigger source@{ADC group regular trigger source}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIG\_T3\_CC4}{ADC\_EXTERNALTRIG\_T3\_CC4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIG\+\_\+\+T3\+\_\+\+CC4~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM3\+\_\+\+CH4)}

ADC group regular conversion trigger from external peripheral\+: TIM3 channel 4 event (capture compare\+: input capture or output capture). Trigger edge set to rising edge (default setting). 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l00571}{571}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__regular__external__trigger__source_ga763ad79d293f8eae7208b94a49b1de01}\label{group___a_d_c__regular__external__trigger__source_ga763ad79d293f8eae7208b94a49b1de01}} 
\index{ADC group regular trigger source@{ADC group regular trigger source}!ADC\_EXTERNALTRIG\_T3\_TRGO@{ADC\_EXTERNALTRIG\_T3\_TRGO}}
\index{ADC\_EXTERNALTRIG\_T3\_TRGO@{ADC\_EXTERNALTRIG\_T3\_TRGO}!ADC group regular trigger source@{ADC group regular trigger source}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIG\_T3\_TRGO}{ADC\_EXTERNALTRIG\_T3\_TRGO}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIG\+\_\+\+T3\+\_\+\+TRGO~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM3\+\_\+\+TRGO)}

ADC group regular conversion trigger from external peripheral\+: TIM3 TRGO event. Trigger edge set to rising edge (default setting). 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l00560}{560}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__regular__external__trigger__source_gaa72503069f3daddd3b54321d38148c43}\label{group___a_d_c__regular__external__trigger__source_gaa72503069f3daddd3b54321d38148c43}} 
\index{ADC group regular trigger source@{ADC group regular trigger source}!ADC\_EXTERNALTRIG\_T4\_CC4@{ADC\_EXTERNALTRIG\_T4\_CC4}}
\index{ADC\_EXTERNALTRIG\_T4\_CC4@{ADC\_EXTERNALTRIG\_T4\_CC4}!ADC group regular trigger source@{ADC group regular trigger source}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIG\_T4\_CC4}{ADC\_EXTERNALTRIG\_T4\_CC4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIG\+\_\+\+T4\+\_\+\+CC4~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM4\+\_\+\+CH4)}

ADC group regular conversion trigger from external peripheral\+: TIM4 channel 4 event (capture compare\+: input capture or output capture). Trigger edge set to rising edge (default setting). 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l00561}{561}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__regular__external__trigger__source_gacbde6cb476c93a74fa2203884af33c06}\label{group___a_d_c__regular__external__trigger__source_gacbde6cb476c93a74fa2203884af33c06}} 
\index{ADC group regular trigger source@{ADC group regular trigger source}!ADC\_EXTERNALTRIG\_T4\_TRGO@{ADC\_EXTERNALTRIG\_T4\_TRGO}}
\index{ADC\_EXTERNALTRIG\_T4\_TRGO@{ADC\_EXTERNALTRIG\_T4\_TRGO}!ADC group regular trigger source@{ADC group regular trigger source}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIG\_T4\_TRGO}{ADC\_EXTERNALTRIG\_T4\_TRGO}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIG\+\_\+\+T4\+\_\+\+TRGO~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM4\+\_\+\+TRGO)}

ADC group regular conversion trigger from external peripheral\+: TIM4 TRGO event. Trigger edge set to rising edge (default setting). 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l00568}{568}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__regular__external__trigger__source_ga8494b127c514467b790fef9d5be6f2ac}\label{group___a_d_c__regular__external__trigger__source_ga8494b127c514467b790fef9d5be6f2ac}} 
\index{ADC group regular trigger source@{ADC group regular trigger source}!ADC\_EXTERNALTRIG\_T6\_TRGO@{ADC\_EXTERNALTRIG\_T6\_TRGO}}
\index{ADC\_EXTERNALTRIG\_T6\_TRGO@{ADC\_EXTERNALTRIG\_T6\_TRGO}!ADC group regular trigger source@{ADC group regular trigger source}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIG\_T6\_TRGO}{ADC\_EXTERNALTRIG\_T6\_TRGO}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIG\+\_\+\+T6\+\_\+\+TRGO~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM6\+\_\+\+TRGO)}

ADC group regular conversion trigger from external peripheral\+: TIM6 TRGO event. Trigger edge set to rising edge (default setting). 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l00569}{569}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__regular__external__trigger__source_ga0c2b0c3bf04b45736f04df50f67e3b80}\label{group___a_d_c__regular__external__trigger__source_ga0c2b0c3bf04b45736f04df50f67e3b80}} 
\index{ADC group regular trigger source@{ADC group regular trigger source}!ADC\_EXTERNALTRIG\_T8\_TRGO@{ADC\_EXTERNALTRIG\_T8\_TRGO}}
\index{ADC\_EXTERNALTRIG\_T8\_TRGO@{ADC\_EXTERNALTRIG\_T8\_TRGO}!ADC group regular trigger source@{ADC group regular trigger source}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIG\_T8\_TRGO}{ADC\_EXTERNALTRIG\_T8\_TRGO}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIG\+\_\+\+T8\+\_\+\+TRGO~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM8\+\_\+\+TRGO)}

ADC group regular conversion trigger from external peripheral\+: TIM8 TRGO event. Trigger edge set to rising edge (default setting). 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l00563}{563}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__regular__external__trigger__source_ga12b4fbf934390e10f1a4f7183c03e4d6}\label{group___a_d_c__regular__external__trigger__source_ga12b4fbf934390e10f1a4f7183c03e4d6}} 
\index{ADC group regular trigger source@{ADC group regular trigger source}!ADC\_EXTERNALTRIG\_T8\_TRGO2@{ADC\_EXTERNALTRIG\_T8\_TRGO2}}
\index{ADC\_EXTERNALTRIG\_T8\_TRGO2@{ADC\_EXTERNALTRIG\_T8\_TRGO2}!ADC group regular trigger source@{ADC group regular trigger source}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIG\_T8\_TRGO2}{ADC\_EXTERNALTRIG\_T8\_TRGO2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIG\+\_\+\+T8\+\_\+\+TRGO2~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM8\+\_\+\+TRGO2)}

ADC group regular conversion trigger from external peripheral\+: TIM8 TRGO2 event. Trigger edge set to rising edge (default setting). 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l00564}{564}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__regular__external__trigger__source_ga349ec6a1c2a362fba718cbfd068e50dc}\label{group___a_d_c__regular__external__trigger__source_ga349ec6a1c2a362fba718cbfd068e50dc}} 
\index{ADC group regular trigger source@{ADC group regular trigger source}!ADC\_SOFTWARE\_START@{ADC\_SOFTWARE\_START}}
\index{ADC\_SOFTWARE\_START@{ADC\_SOFTWARE\_START}!ADC group regular trigger source@{ADC group regular trigger source}}
\doxysubsubsection{\texorpdfstring{ADC\_SOFTWARE\_START}{ADC\_SOFTWARE\_START}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SOFTWARE\+\_\+\+START~(LL\+\_\+\+ADC\+\_\+\+REG\+\_\+\+TRIG\+\_\+\+SOFTWARE)}

ADC group regular conversion trigger internal\+: SW start. 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source_l00555}{555}} of file \mbox{\hyperlink{stm32h7xx__hal__adc_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc.\+h}}.

