/*
 / _____)             _              | |
( (____  _____ ____ _| |_ _____  ____| |__
 \____ \| ___ |    (_   _) ___ |/ ___)  _ \
 _____) ) ____| | | || |_| ____( (___| | | |
(______/|_____)_|_|_| \__)_____)\____)_| |_|
  (C)2018 Semtech

Description:
    TODO

License: Revised BSD License, see LICENSE.TXT file include in the project
*/


#ifndef _LORAGW_REG_H
#define _LORAGW_REG_H

/* -------------------------------------------------------------------------- */
/* --- DEPENDANCIES --------------------------------------------------------- */

#include <stdint.h>     /* C99 types */
#include <stdbool.h>    /* bool type */

#include "config.h"     /* library configuration options (dynamically generated) */

/* -------------------------------------------------------------------------- */
/* --- INTERNAL SHARED TYPES ------------------------------------------------ */

struct lgw_reg_s {
    int8_t   page;        /*!< page containing the register (-1 for all pages) */
    uint16_t addr;        /*!< base address of the register (15 bit) */
    uint8_t  offs;        /*!< position of the register LSB (between 0 to 7) */
    bool     sign;        /*!< 1 indicates the register is signed (2 complem.) */
    uint8_t  leng;        /*!< number of bits in the register */
    bool     rdon;        /*!< 1 indicates a read-only register */
    bool     chck;        /*!< register can be checked or not: (pulse, w0clr, w1clr) */
    int32_t  dflt;        /*!< register default value */
};

/* -------------------------------------------------------------------------- */
/* --- INTERNAL SHARED FUNCTIONS -------------------------------------------- */

int reg_w_align32(void *spi_target, uint8_t spi_mux_target, struct lgw_reg_s r, int32_t reg_value);
int reg_r_align32(void *spi_target, uint8_t spi_mux_target, struct lgw_reg_s r, int32_t *reg_value);

/* -------------------------------------------------------------------------- */
/* --- PUBLIC MACROS -------------------------------------------------------- */

/* -------------------------------------------------------------------------- */
/* --- PUBLIC CONSTANTS ----------------------------------------------------- */

#define LGW_REG_SUCCESS  0
#define LGW_REG_ERROR    -1

#define SX1302_REG_COMMON_PAGE_PAGE 0
#define SX1302_REG_COMMON_CTRL0_CLK32_RIF_CTRL 1
#define SX1302_REG_COMMON_CTRL0_HOST_RADIO_CTRL 2
#define SX1302_REG_COMMON_CTRL0_RADIO_MISC_EN 3
#define SX1302_REG_COMMON_CTRL0_SX1261_MODE_RADIO_B 4
#define SX1302_REG_COMMON_CTRL0_SX1261_MODE_RADIO_A 5
#define SX1302_REG_COMMON_CTRL1_SWAP_IQ_RADIO_B 6
#define SX1302_REG_COMMON_CTRL1_SAMPLING_EDGE_RADIO_B 7
#define SX1302_REG_COMMON_CTRL1_SWAP_IQ_RADIO_A 8
#define SX1302_REG_COMMON_CTRL1_SAMPLING_EDGE_RADIO_A 9
#define SX1302_REG_COMMON_SPI_DIV_RATIO_SPI_HALF_PERIOD 10
#define SX1302_REG_COMMON_RADIO_SELECT_RADIO_SELECT 11
#define SX1302_REG_COMMON_GEN_GLOBAL_EN 12
#define SX1302_REG_COMMON_GEN_FSK_MODEM_ENABLE 13
#define SX1302_REG_COMMON_GEN_CONCENTRATOR_MODEM_ENABLE 14
#define SX1302_REG_COMMON_GEN_MBWSSF_MODEM_ENABLE 15
#define SX1302_REG_COMMON_VERSION_VERSION 16
#define SX1302_REG_COMMON_DUMMY_DUMMY 17
#define SX1302_REG_AGC_MCU_CTRL_CLK_EN 18
#define SX1302_REG_AGC_MCU_CTRL_FORCE_HOST_FE_CTRL 19
#define SX1302_REG_AGC_MCU_CTRL_MCU_CLEAR 20
#define SX1302_REG_AGC_MCU_CTRL_HOST_PROG 21
#define SX1302_REG_AGC_MCU_CTRL_PARITY_ERROR 22
#define SX1302_REG_AGC_MCU_MCU_AGC_STATUS_MCU_AGC_STATUS 23
#define SX1302_REG_AGC_MCU_PA_GAIN_PA_B_GAIN 24
#define SX1302_REG_AGC_MCU_PA_GAIN_PA_A_GAIN 25
#define SX1302_REG_AGC_MCU_RF_EN_A_RADIO_RST 26
#define SX1302_REG_AGC_MCU_RF_EN_A_RADIO_EN 27
#define SX1302_REG_AGC_MCU_RF_EN_A_PA_EN 28
#define SX1302_REG_AGC_MCU_RF_EN_A_LNA_EN 29
#define SX1302_REG_AGC_MCU_RF_EN_B_RADIO_RST 30
#define SX1302_REG_AGC_MCU_RF_EN_B_RADIO_EN 31
#define SX1302_REG_AGC_MCU_RF_EN_B_PA_EN 32
#define SX1302_REG_AGC_MCU_RF_EN_B_LNA_EN 33
#define SX1302_REG_AGC_MCU_LUT_TABLE_A_PA_LUT 34
#define SX1302_REG_AGC_MCU_LUT_TABLE_A_LNA_LUT 35
#define SX1302_REG_AGC_MCU_LUT_TABLE_B_PA_LUT 36
#define SX1302_REG_AGC_MCU_LUT_TABLE_B_LNA_LUT 37
#define SX1302_REG_AGC_MCU_UART_CFG_MSBF 38
#define SX1302_REG_AGC_MCU_UART_CFG_PAR_EN 39
#define SX1302_REG_AGC_MCU_UART_CFG_PAR_MODE 40
#define SX1302_REG_AGC_MCU_UART_CFG_START_LEN 41
#define SX1302_REG_AGC_MCU_UART_CFG_STOP_LEN 42
#define SX1302_REG_AGC_MCU_UART_CFG_WORD_LEN 43
#define SX1302_REG_AGC_MCU_UART_CFG2_BIT_RATE 44
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_WR_DATA_BYTE3_MCU_MAIL_BOX_WR_DATA 45
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_WR_DATA_BYTE2_MCU_MAIL_BOX_WR_DATA 46
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_WR_DATA_BYTE1_MCU_MAIL_BOX_WR_DATA 47
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_WR_DATA_BYTE0_MCU_MAIL_BOX_WR_DATA 48
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_RD_DATA_BYTE3_MCU_MAIL_BOX_RD_DATA 49
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_RD_DATA_BYTE2_MCU_MAIL_BOX_RD_DATA 50
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_RD_DATA_BYTE1_MCU_MAIL_BOX_RD_DATA 51
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_RD_DATA_BYTE0_MCU_MAIL_BOX_RD_DATA 52
#define SX1302_REG_AGC_MCU_DUMMY_DUMMY3 53
#define SX1302_REG_CLK_CTRL_CLK_SEL_CLKDIV_EN 54
#define SX1302_REG_CLK_CTRL_CLK_SEL_CLK_RADIO_B_SEL 55
#define SX1302_REG_CLK_CTRL_CLK_SEL_CLK_RADIO_A_SEL 56
#define SX1302_REG_CLK_CTRL_DUMMY_DUMMY 57
#define SX1302_REG_TX_TOP_A_TX_TRIG_TX_FSM_CLR 58
#define SX1302_REG_TX_TOP_A_TX_TRIG_TX_TRIG_GPS 59
#define SX1302_REG_TX_TOP_A_TX_TRIG_TX_TRIG_DELAYED 60
#define SX1302_REG_TX_TOP_A_TX_TRIG_TX_TRIG_IMMEDIATE 61
#define SX1302_REG_TX_TOP_A_TIMER_TRIG_BYTE3_TIMER_DELAYED_TRIG 62
#define SX1302_REG_TX_TOP_A_TIMER_TRIG_BYTE2_TIMER_DELAYED_TRIG 63
#define SX1302_REG_TX_TOP_A_TIMER_TRIG_BYTE1_TIMER_DELAYED_TRIG 64
#define SX1302_REG_TX_TOP_A_TIMER_TRIG_BYTE0_TIMER_DELAYED_TRIG 65
#define SX1302_REG_TX_TOP_A_TX_START_DELAY_MSB_TX_START_DELAY 66
#define SX1302_REG_TX_TOP_A_TX_START_DELAY_LSB_TX_START_DELAY 67
#define SX1302_REG_TX_TOP_A_TX_CTRL_WRITE_BUFFER 68
#define SX1302_REG_TX_TOP_A_TX_RAMP_DURATION_TX_RAMP_DURATION 69
#define SX1302_REG_TX_TOP_A_GEN_CFG_0_MODULATION_TYPE 70
#define SX1302_REG_TX_TOP_A_TEST_0_TX_ACTIVE_CTRL 71
#define SX1302_REG_TX_TOP_A_TEST_0_TX_ACTIVE_SEL 72
#define SX1302_REG_TX_TOP_A_TX_FLAG_TX_TIMEOUT 73
#define SX1302_REG_TX_TOP_A_TX_FLAG_PKT_DONE 74
#define SX1302_REG_TX_TOP_A_AGC_TX_BW_AGC_TX_BW 75
#define SX1302_REG_TX_TOP_A_AGC_TX_PWR_AGC_TX_PWR 76
#define SX1302_REG_TX_TOP_A_TIMEOUT_CNT_BYTE_2_TIMEOUT_CNT 77
#define SX1302_REG_TX_TOP_A_TIMEOUT_CNT_BYTE_1_TIMEOUT_CNT 78
#define SX1302_REG_TX_TOP_A_TIMEOUT_CNT_BYTE_0_TIMEOUT_CNT 79
#define SX1302_REG_TX_TOP_A_TX_FSM_STATUS_TX_STATUS 80
#define SX1302_REG_TX_TOP_A_DUMMY_CONTROL_DUMMY 81
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_CTRL_PLL_DIV_CTRL 82
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_CTRL_TX_CLK_EDGE 83
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_CTRL_TX_MODE 84
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_CTRL_TX_IF_DST 85
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_CTRL_TX_IF_SRC 86
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_CTRL2_PLL_DIV_CTRL_AGC 87
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_IQ_GAIN_IQ_GAIN 88
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_I_OFFSET_I_OFFSET 89
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_Q_OFFSET_Q_OFFSET 90
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_FREQ_RF_H_FREQ_RF 91
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_FREQ_RF_M_FREQ_RF 92
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_FREQ_RF_L_FREQ_RF 93
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_FREQ_DEV_H_FREQ_DEV 94
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_FREQ_DEV_L_FREQ_DEV 95
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_TEST_MOD_FREQ 96
#define SX1302_REG_TX_TOP_A_DUMMY_MODULATOR_DUMMY 97
#define SX1302_REG_TX_TOP_A_FSK_PKT_LEN_PKT_LENGTH 98
#define SX1302_REG_TX_TOP_A_FSK_CFG_0_TX_CONT 99
#define SX1302_REG_TX_TOP_A_FSK_CFG_0_CRC_IBM 100
#define SX1302_REG_TX_TOP_A_FSK_CFG_0_DCFREE_ENC 101
#define SX1302_REG_TX_TOP_A_FSK_CFG_0_CRC_EN 102
#define SX1302_REG_TX_TOP_A_FSK_CFG_0_PKT_MODE 103
#define SX1302_REG_TX_TOP_A_FSK_PREAMBLE_SIZE_MSB_PREAMBLE_SIZE 104
#define SX1302_REG_TX_TOP_A_FSK_PREAMBLE_SIZE_LSB_PREAMBLE_SIZE 105
#define SX1302_REG_TX_TOP_A_FSK_BIT_RATE_MSB_BIT_RATE 106
#define SX1302_REG_TX_TOP_A_FSK_BIT_RATE_LSB_BIT_RATE 107
#define SX1302_REG_TX_TOP_A_FSK_MOD_FSK_REF_PATTERN_SIZE 108
#define SX1302_REG_TX_TOP_A_FSK_MOD_FSK_PREAMBLE_SEQ 109
#define SX1302_REG_TX_TOP_A_FSK_MOD_FSK_REF_PATTERN_EN 110
#define SX1302_REG_TX_TOP_A_FSK_MOD_FSK_GAUSSIAN_SELECT_BT 111
#define SX1302_REG_TX_TOP_A_FSK_MOD_FSK_GAUSSIAN_EN 112
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE7_FSK_REF_PATTERN 113
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE6_FSK_REF_PATTERN 114
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE5_FSK_REF_PATTERN 115
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE4_FSK_REF_PATTERN 116
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE3_FSK_REF_PATTERN 117
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE2_FSK_REF_PATTERN 118
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE1_FSK_REF_PATTERN 119
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE0_FSK_REF_PATTERN 120
#define SX1302_REG_TX_TOP_A_DUMMY_GSFK_DUMMY 121
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_0_MODEM_BW 122
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_0_MODEM_SF 123
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_1_PPM_OFFSET_HDR_CTRL 124
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_1_PPM_OFFSET 125
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_1_POST_PREAMBLE_GAP_LONG 126
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_1_CODING_RATE 127
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_2_FINE_SYNCH_EN 128
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_2_MODEM_EN 129
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_2_CADRXTX 130
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_2_IMPLICIT_HEADER 131
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_2_CRC_EN 132
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_3_PAYLOAD_LENGTH 133
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_0_INT_STEP_ORIDE_EN 134
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_0_INT_STEP_ORIDE 135
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_1_MODEM_START 136
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_1_HEADER_DIFF_MODE 137
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_1_ZERO_PAD 138
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_2_PREAMBLE_SYMB_NB 139
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_3_PREAMBLE_SYMB_NB 140
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_4_AUTO_ACK_INT_DELAY 141
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_4_AUTO_ACK_RX 142
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_4_AUTO_ACK_TX 143
#define SX1302_REG_TX_TOP_A_TX_CFG0_0_CHIRP_LOWPASS 144
#define SX1302_REG_TX_TOP_A_TX_CFG0_0_PPM_OFFSET_SIG 145
#define SX1302_REG_TX_TOP_A_TX_CFG0_0_CONTCHIRP 146
#define SX1302_REG_TX_TOP_A_TX_CFG0_0_CHIRP_INVERT 147
#define SX1302_REG_TX_TOP_A_TX_CFG0_0_CONTINUOUS 148
#define SX1302_REG_TX_TOP_A_TX_CFG0_1_POWER_RANGING 149
#define SX1302_REG_TX_TOP_A_TX_CFG1_0_FRAME_NB 150
#define SX1302_REG_TX_TOP_A_TX_CFG1_1_HOP_CTRL 151
#define SX1302_REG_TX_TOP_A_TX_CFG1_1_IFS 152
#define SX1302_REG_TX_TOP_A_FRAME_SYNCH_0_AUTO_SCALE 153
#define SX1302_REG_TX_TOP_A_FRAME_SYNCH_0_DROP_ON_SYNCH 154
#define SX1302_REG_TX_TOP_A_FRAME_SYNCH_0_GAIN 155
#define SX1302_REG_TX_TOP_A_FRAME_SYNCH_0_PEAK1_POS 156
#define SX1302_REG_TX_TOP_A_FRAME_SYNCH_1_FINETIME_ON_LAST 157
#define SX1302_REG_TX_TOP_A_FRAME_SYNCH_1_TIMEOUT_OPT 158
#define SX1302_REG_TX_TOP_A_FRAME_SYNCH_1_PEAK2_POS 159
#define SX1302_REG_TX_TOP_A_LORA_TX_STATE_STATUS 160
#define SX1302_REG_TX_TOP_A_LORA_TX_FLAG_FRAME_DONE 161
#define SX1302_REG_TX_TOP_A_LORA_TX_FLAG_CONT_DONE 162
#define SX1302_REG_TX_TOP_A_LORA_TX_FLAG_PLD_DONE 163
#define SX1302_REG_TX_TOP_A_DUMMY_LORA_DUMMY 164
#define SX1302_REG_TX_TOP_B_TX_TRIG_TX_FSM_CLR 165
#define SX1302_REG_TX_TOP_B_TX_TRIG_TX_TRIG_GPS 166
#define SX1302_REG_TX_TOP_B_TX_TRIG_TX_TRIG_DELAYED 167
#define SX1302_REG_TX_TOP_B_TX_TRIG_TX_TRIG_IMMEDIATE 168
#define SX1302_REG_TX_TOP_B_TIMER_TRIG_BYTE3_TIMER_DELAYED_TRIG 169
#define SX1302_REG_TX_TOP_B_TIMER_TRIG_BYTE2_TIMER_DELAYED_TRIG 170
#define SX1302_REG_TX_TOP_B_TIMER_TRIG_BYTE1_TIMER_DELAYED_TRIG 171
#define SX1302_REG_TX_TOP_B_TIMER_TRIG_BYTE0_TIMER_DELAYED_TRIG 172
#define SX1302_REG_TX_TOP_B_TX_START_DELAY_MSB_TX_START_DELAY 173
#define SX1302_REG_TX_TOP_B_TX_START_DELAY_LSB_TX_START_DELAY 174
#define SX1302_REG_TX_TOP_B_TX_CTRL_WRITE_BUFFER 175
#define SX1302_REG_TX_TOP_B_TX_RAMP_DURATION_TX_RAMP_DURATION 176
#define SX1302_REG_TX_TOP_B_GEN_CFG_0_MODULATION_TYPE 177
#define SX1302_REG_TX_TOP_B_TEST_0_TX_ACTIVE_CTRL 178
#define SX1302_REG_TX_TOP_B_TEST_0_TX_ACTIVE_SEL 179
#define SX1302_REG_TX_TOP_B_TX_FLAG_TX_TIMEOUT 180
#define SX1302_REG_TX_TOP_B_TX_FLAG_PKT_DONE 181
#define SX1302_REG_TX_TOP_B_AGC_TX_BW_AGC_TX_BW 182
#define SX1302_REG_TX_TOP_B_AGC_TX_PWR_AGC_TX_PWR 183
#define SX1302_REG_TX_TOP_B_TIMEOUT_CNT_BYTE_2_TIMEOUT_CNT 184
#define SX1302_REG_TX_TOP_B_TIMEOUT_CNT_BYTE_1_TIMEOUT_CNT 185
#define SX1302_REG_TX_TOP_B_TIMEOUT_CNT_BYTE_0_TIMEOUT_CNT 186
#define SX1302_REG_TX_TOP_B_TX_FSM_STATUS_TX_STATUS 187
#define SX1302_REG_TX_TOP_B_DUMMY_CONTROL_DUMMY 188
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_CTRL_PLL_DIV_CTRL 189
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_CTRL_TX_CLK_EDGE 190
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_CTRL_TX_MODE 191
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_CTRL_TX_IF_DST 192
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_CTRL_TX_IF_SRC 193
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_CTRL2_PLL_DIV_CTRL_AGC 194
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_IQ_GAIN_IQ_GAIN 195
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_I_OFFSET_I_OFFSET 196
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_Q_OFFSET_Q_OFFSET 197
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_FREQ_RF_H_FREQ_RF 198
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_FREQ_RF_M_FREQ_RF 199
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_FREQ_RF_L_FREQ_RF 200
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_FREQ_DEV_H_FREQ_DEV 201
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_FREQ_DEV_L_FREQ_DEV 202
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_TEST_MOD_FREQ 203
#define SX1302_REG_TX_TOP_B_DUMMY_MODULATOR_DUMMY 204
#define SX1302_REG_TX_TOP_B_FSK_PKT_LEN_PKT_LENGTH 205
#define SX1302_REG_TX_TOP_B_FSK_CFG_0_TX_CONT 206
#define SX1302_REG_TX_TOP_B_FSK_CFG_0_CRC_IBM 207
#define SX1302_REG_TX_TOP_B_FSK_CFG_0_DCFREE_ENC 208
#define SX1302_REG_TX_TOP_B_FSK_CFG_0_CRC_EN 209
#define SX1302_REG_TX_TOP_B_FSK_CFG_0_PKT_MODE 210
#define SX1302_REG_TX_TOP_B_FSK_PREAMBLE_SIZE_MSB_PREAMBLE_SIZE 211
#define SX1302_REG_TX_TOP_B_FSK_PREAMBLE_SIZE_LSB_PREAMBLE_SIZE 212
#define SX1302_REG_TX_TOP_B_FSK_BIT_RATE_MSB_BIT_RATE 213
#define SX1302_REG_TX_TOP_B_FSK_BIT_RATE_LSB_BIT_RATE 214
#define SX1302_REG_TX_TOP_B_FSK_MOD_FSK_REF_PATTERN_SIZE 215
#define SX1302_REG_TX_TOP_B_FSK_MOD_FSK_PREAMBLE_SEQ 216
#define SX1302_REG_TX_TOP_B_FSK_MOD_FSK_REF_PATTERN_EN 217
#define SX1302_REG_TX_TOP_B_FSK_MOD_FSK_GAUSSIAN_SELECT_BT 218
#define SX1302_REG_TX_TOP_B_FSK_MOD_FSK_GAUSSIAN_EN 219
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE7_FSK_REF_PATTERN 220
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE6_FSK_REF_PATTERN 221
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE5_FSK_REF_PATTERN 222
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE4_FSK_REF_PATTERN 223
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE3_FSK_REF_PATTERN 224
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE2_FSK_REF_PATTERN 225
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE1_FSK_REF_PATTERN 226
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE0_FSK_REF_PATTERN 227
#define SX1302_REG_TX_TOP_B_DUMMY_GSFK_DUMMY 228
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_0_MODEM_BW 229
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_0_MODEM_SF 230
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_1_PPM_OFFSET_HDR_CTRL 231
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_1_PPM_OFFSET 232
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_1_POST_PREAMBLE_GAP_LONG 233
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_1_CODING_RATE 234
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_2_FINE_SYNCH_EN 235
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_2_MODEM_EN 236
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_2_CADRXTX 237
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_2_IMPLICIT_HEADER 238
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_2_CRC_EN 239
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_3_PAYLOAD_LENGTH 240
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_0_INT_STEP_ORIDE_EN 241
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_0_INT_STEP_ORIDE 242
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_1_MODEM_START 243
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_1_HEADER_DIFF_MODE 244
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_1_ZERO_PAD 245
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_2_PREAMBLE_SYMB_NB 246
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_3_PREAMBLE_SYMB_NB 247
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_4_AUTO_ACK_INT_DELAY 248
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_4_AUTO_ACK_RX 249
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_4_AUTO_ACK_TX 250
#define SX1302_REG_TX_TOP_B_TX_CFG0_0_CHIRP_LOWPASS 251
#define SX1302_REG_TX_TOP_B_TX_CFG0_0_PPM_OFFSET_SIG 252
#define SX1302_REG_TX_TOP_B_TX_CFG0_0_CONTCHIRP 253
#define SX1302_REG_TX_TOP_B_TX_CFG0_0_CHIRP_INVERT 254
#define SX1302_REG_TX_TOP_B_TX_CFG0_0_CONTINUOUS 255
#define SX1302_REG_TX_TOP_B_TX_CFG0_1_POWER_RANGING 256
#define SX1302_REG_TX_TOP_B_TX_CFG1_0_FRAME_NB 257
#define SX1302_REG_TX_TOP_B_TX_CFG1_1_HOP_CTRL 258
#define SX1302_REG_TX_TOP_B_TX_CFG1_1_IFS 259
#define SX1302_REG_TX_TOP_B_FRAME_SYNCH_0_AUTO_SCALE 260
#define SX1302_REG_TX_TOP_B_FRAME_SYNCH_0_DROP_ON_SYNCH 261
#define SX1302_REG_TX_TOP_B_FRAME_SYNCH_0_GAIN 262
#define SX1302_REG_TX_TOP_B_FRAME_SYNCH_0_PEAK1_POS 263
#define SX1302_REG_TX_TOP_B_FRAME_SYNCH_1_FINETIME_ON_LAST 264
#define SX1302_REG_TX_TOP_B_FRAME_SYNCH_1_TIMEOUT_OPT 265
#define SX1302_REG_TX_TOP_B_FRAME_SYNCH_1_PEAK2_POS 266
#define SX1302_REG_TX_TOP_B_LORA_TX_STATE_STATUS 267
#define SX1302_REG_TX_TOP_B_LORA_TX_FLAG_FRAME_DONE 268
#define SX1302_REG_TX_TOP_B_LORA_TX_FLAG_CONT_DONE 269
#define SX1302_REG_TX_TOP_B_LORA_TX_FLAG_PLD_DONE 270
#define SX1302_REG_TX_TOP_B_DUMMY_LORA_DUMMY 271
#define SX1302_REG_GPIO_GPIO_DIR_H_DIRECTION 272
#define SX1302_REG_GPIO_GPIO_DIR_L_DIRECTION 273
#define SX1302_REG_GPIO_GPIO_OUT_H_OUT_VALUE 274
#define SX1302_REG_GPIO_GPIO_OUT_L_OUT_VALUE 275
#define SX1302_REG_GPIO_GPIO_IN_H_IN_VALUE 276
#define SX1302_REG_GPIO_GPIO_IN_L_IN_VALUE 277
#define SX1302_REG_GPIO_GPIO_PD_H_PD_VALUE 278
#define SX1302_REG_GPIO_GPIO_PD_L_PD_VALUE 279
#define SX1302_REG_GPIO_GPIO_SEL_0_SELECTION 280
#define SX1302_REG_GPIO_GPIO_SEL_1_SELECTION 281
#define SX1302_REG_GPIO_GPIO_SEL_2_SELECTION 282
#define SX1302_REG_GPIO_GPIO_SEL_3_SELECTION 283
#define SX1302_REG_GPIO_GPIO_SEL_4_SELECTION 284
#define SX1302_REG_GPIO_GPIO_SEL_5_SELECTION 285
#define SX1302_REG_GPIO_GPIO_SEL_6_SELECTION 286
#define SX1302_REG_GPIO_GPIO_SEL_7_SELECTION 287
#define SX1302_REG_GPIO_GPIO_SEL_8_11_GPIO_11_9_SEL 288
#define SX1302_REG_GPIO_GPIO_SEL_8_11_GPIO_8_SEL 289
#define SX1302_REG_GPIO_HOST_IRQ_TX_TIMEOUT_B 290
#define SX1302_REG_GPIO_HOST_IRQ_TX_TIMEOUT_A 291
#define SX1302_REG_GPIO_HOST_IRQ_TX_DONE_B 292
#define SX1302_REG_GPIO_HOST_IRQ_TX_DONE_A 293
#define SX1302_REG_GPIO_HOST_IRQ_TIMESTAMP 294
#define SX1302_REG_GPIO_HOST_IRQ_RX_BUFFER_WATERMARK 295
#define SX1302_REG_GPIO_HOST_IRQ_EN_TX_TIMEOUT_B 296
#define SX1302_REG_GPIO_HOST_IRQ_EN_TX_TIMEOUT_A 297
#define SX1302_REG_GPIO_HOST_IRQ_EN_TX_DONE_B 298
#define SX1302_REG_GPIO_HOST_IRQ_EN_TX_DONE_A 299
#define SX1302_REG_GPIO_HOST_IRQ_EN_TIMESTAMP 300
#define SX1302_REG_GPIO_HOST_IRQ_EN_RX_BUFFER_WATERMARK 301
#define SX1302_REG_GPIO_DUMMY_DUMMY 302
#define SX1302_REG_TIMESTAMP_GPS_CTRL_GPS_POL 303
#define SX1302_REG_TIMESTAMP_GPS_CTRL_GPS_EN 304
#define SX1302_REG_TIMESTAMP_TIMESTAMP_PPS_MSB2_TIMESTAMP_PPS 305
#define SX1302_REG_TIMESTAMP_TIMESTAMP_PPS_MSB1_TIMESTAMP_PPS 306
#define SX1302_REG_TIMESTAMP_TIMESTAMP_PPS_LSB2_TIMESTAMP_PPS 307
#define SX1302_REG_TIMESTAMP_TIMESTAMP_PPS_LSB1_TIMESTAMP_PPS 308
#define SX1302_REG_TIMESTAMP_TIMESTAMP_MSB2_TIMESTAMP 309
#define SX1302_REG_TIMESTAMP_TIMESTAMP_MSB1_TIMESTAMP 310
#define SX1302_REG_TIMESTAMP_TIMESTAMP_LSB2_TIMESTAMP 311
#define SX1302_REG_TIMESTAMP_TIMESTAMP_LSB1_TIMESTAMP 312
#define SX1302_REG_TIMESTAMP_TIMESTAMP_SET3_TIMESTAMP 313
#define SX1302_REG_TIMESTAMP_TIMESTAMP_SET2_TIMESTAMP 314
#define SX1302_REG_TIMESTAMP_TIMESTAMP_SET1_TIMESTAMP 315
#define SX1302_REG_TIMESTAMP_TIMESTAMP_SET0_TIMESTAMP 316
#define SX1302_REG_TIMESTAMP_TIMESTAMP_IRQ_3_TIMESTAMP 317
#define SX1302_REG_TIMESTAMP_TIMESTAMP_IRQ_2_TIMESTAMP 318
#define SX1302_REG_TIMESTAMP_TIMESTAMP_IRQ_1_TIMESTAMP 319
#define SX1302_REG_TIMESTAMP_TIMESTAMP_IRQ_0_TIMESTAMP 320
#define SX1302_REG_TIMESTAMP_DUMMY_DUMMY 321
#define SX1302_REG_RX_TOP_FREQ_0_MSB_IF_FREQ_0 322
#define SX1302_REG_RX_TOP_FREQ_0_LSB_IF_FREQ_0 323
#define SX1302_REG_RX_TOP_FREQ_1_MSB_IF_FREQ_1 324
#define SX1302_REG_RX_TOP_FREQ_1_LSB_IF_FREQ_1 325
#define SX1302_REG_RX_TOP_FREQ_2_MSB_IF_FREQ_2 326
#define SX1302_REG_RX_TOP_FREQ_2_LSB_IF_FREQ_2 327
#define SX1302_REG_RX_TOP_FREQ_3_MSB_IF_FREQ_3 328
#define SX1302_REG_RX_TOP_FREQ_3_LSB_IF_FREQ_3 329
#define SX1302_REG_RX_TOP_FREQ_4_MSB_IF_FREQ_4 330
#define SX1302_REG_RX_TOP_FREQ_4_LSB_IF_FREQ_4 331
#define SX1302_REG_RX_TOP_FREQ_5_MSB_IF_FREQ_5 332
#define SX1302_REG_RX_TOP_FREQ_5_LSB_IF_FREQ_5 333
#define SX1302_REG_RX_TOP_FREQ_6_MSB_IF_FREQ_6 334
#define SX1302_REG_RX_TOP_FREQ_6_LSB_IF_FREQ_6 335
#define SX1302_REG_RX_TOP_FREQ_7_MSB_IF_FREQ_7 336
#define SX1302_REG_RX_TOP_FREQ_7_LSB_IF_FREQ_7 337
#define SX1302_REG_RX_TOP_RADIO_SELECT_RADIO_SELECT 338
#define SX1302_REG_RX_TOP_RSSI_CONTROL_RSSI_FILTER_ALPHA 339
#define SX1302_REG_RX_TOP_RSSI_CONTROL_SELECT_RSSI 340
#define SX1302_REG_RX_TOP_RSSI_DEF_VALUE_CHAN_RSSI_DEF_VALUE 341
#define SX1302_REG_RX_TOP_CHANN_DAGC_CFG1_CHAN_DAGC_THRESHOLD_HIGH 342
#define SX1302_REG_RX_TOP_CHANN_DAGC_CFG2_CHAN_DAGC_THRESHOLD_LOW 343
#define SX1302_REG_RX_TOP_CHANN_DAGC_CFG3_CHAN_DAGC_MAX_ATTEN 344
#define SX1302_REG_RX_TOP_CHANN_DAGC_CFG3_CHAN_DAGC_MIN_ATTEN 345
#define SX1302_REG_RX_TOP_CHANN_DAGC_CFG4_CHAN_DAGC_STEP 346
#define SX1302_REG_RX_TOP_CHANN_DAGC_CFG5_CHAN_DAGC_MODE 347
#define SX1302_REG_RX_TOP_RSSI_VALUE_CHAN_RSSI 348
#define SX1302_REG_RX_TOP_GAIN_CONTROL_CHAN_GAIN_VALID 349
#define SX1302_REG_RX_TOP_GAIN_CONTROL_CHAN_GAIN 350
#define SX1302_REG_RX_TOP_CLK_CONTROL_CHAN_CLK_EN 351
#define SX1302_REG_RX_TOP_DUMMY0_DUMMY0 352
#define SX1302_REG_RX_TOP_CORR_CLOCK_ENABLE_CLK_EN 353
#define SX1302_REG_RX_TOP_CORRELATOR_EN_CORR_EN 354
#define SX1302_REG_RX_TOP_CORRELATOR_SF_EN_CORR_SF_EN 355
#define SX1302_REG_RX_TOP_CORRELATOR_ENABLE_ONLY_FIRST_DET_EDGE_ENABLE_ONLY_FIRST_DET_EDGE 356
#define SX1302_REG_RX_TOP_CORRELATOR_ENABLE_ACC_CLEAR_ENABLE_CORR_ACC_CLEAR 357
#define SX1302_REG_RX_TOP_SF5_CFG1_ACC_WIN_LEN 358
#define SX1302_REG_RX_TOP_SF5_CFG1_ACC_PEAK_SUM_EN 359
#define SX1302_REG_RX_TOP_SF5_CFG1_ACC_PEAK_POS_SEL 360
#define SX1302_REG_RX_TOP_SF5_CFG1_ACC_COEFF 361
#define SX1302_REG_RX_TOP_SF5_CFG1_ACC_AUTO_RESCALE 362
#define SX1302_REG_RX_TOP_SF5_CFG1_ACC_2_SAME_PEAKS 363
#define SX1302_REG_RX_TOP_SF5_CFG2_ACC_PNR 364
#define SX1302_REG_RX_TOP_SF5_CFG3_MIN_SINGLE_PEAK 365
#define SX1302_REG_RX_TOP_SF5_CFG4_MSP_PNR 366
#define SX1302_REG_RX_TOP_SF5_CFG5_MSP2_PNR 367
#define SX1302_REG_RX_TOP_SF5_CFG6_MSP_PEAK_NB 368
#define SX1302_REG_RX_TOP_SF5_CFG6_MSP_CNT_MODE 369
#define SX1302_REG_RX_TOP_SF5_CFG6_MSP_POS_SEL 370
#define SX1302_REG_RX_TOP_SF5_CFG7_MSP2_PEAK_NB 371
#define SX1302_REG_RX_TOP_SF5_CFG7_NOISE_COEFF 372
#define SX1302_REG_RX_TOP_SF6_CFG1_ACC_WIN_LEN 373
#define SX1302_REG_RX_TOP_SF6_CFG1_ACC_PEAK_SUM_EN 374
#define SX1302_REG_RX_TOP_SF6_CFG1_ACC_PEAK_POS_SEL 375
#define SX1302_REG_RX_TOP_SF6_CFG1_ACC_COEFF 376
#define SX1302_REG_RX_TOP_SF6_CFG1_ACC_AUTO_RESCALE 377
#define SX1302_REG_RX_TOP_SF6_CFG1_ACC_2_SAME_PEAKS 378
#define SX1302_REG_RX_TOP_SF6_CFG2_ACC_PNR 379
#define SX1302_REG_RX_TOP_SF6_CFG3_MIN_SINGLE_PEAK 380
#define SX1302_REG_RX_TOP_SF6_CFG4_MSP_PNR 381
#define SX1302_REG_RX_TOP_SF6_CFG5_MSP2_PNR 382
#define SX1302_REG_RX_TOP_SF6_CFG6_MSP_PEAK_NB 383
#define SX1302_REG_RX_TOP_SF6_CFG6_MSP_CNT_MODE 384
#define SX1302_REG_RX_TOP_SF6_CFG6_MSP_POS_SEL 385
#define SX1302_REG_RX_TOP_SF6_CFG7_MSP2_PEAK_NB 386
#define SX1302_REG_RX_TOP_SF6_CFG7_NOISE_COEFF 387
#define SX1302_REG_RX_TOP_SF7_CFG1_ACC_WIN_LEN 388
#define SX1302_REG_RX_TOP_SF7_CFG1_ACC_PEAK_SUM_EN 389
#define SX1302_REG_RX_TOP_SF7_CFG1_ACC_PEAK_POS_SEL 390
#define SX1302_REG_RX_TOP_SF7_CFG1_ACC_COEFF 391
#define SX1302_REG_RX_TOP_SF7_CFG1_ACC_AUTO_RESCALE 392
#define SX1302_REG_RX_TOP_SF7_CFG1_ACC_2_SAME_PEAKS 393
#define SX1302_REG_RX_TOP_SF7_CFG2_ACC_PNR 394
#define SX1302_REG_RX_TOP_SF7_CFG3_MIN_SINGLE_PEAK 395
#define SX1302_REG_RX_TOP_SF7_CFG4_MSP_PNR 396
#define SX1302_REG_RX_TOP_SF7_CFG5_MSP2_PNR 397
#define SX1302_REG_RX_TOP_SF7_CFG6_MSP_PEAK_NB 398
#define SX1302_REG_RX_TOP_SF7_CFG6_MSP_CNT_MODE 399
#define SX1302_REG_RX_TOP_SF7_CFG6_MSP_POS_SEL 400
#define SX1302_REG_RX_TOP_SF7_CFG7_MSP2_PEAK_NB 401
#define SX1302_REG_RX_TOP_SF7_CFG7_NOISE_COEFF 402
#define SX1302_REG_RX_TOP_SF8_CFG1_ACC_WIN_LEN 403
#define SX1302_REG_RX_TOP_SF8_CFG1_ACC_PEAK_SUM_EN 404
#define SX1302_REG_RX_TOP_SF8_CFG1_ACC_PEAK_POS_SEL 405
#define SX1302_REG_RX_TOP_SF8_CFG1_ACC_COEFF 406
#define SX1302_REG_RX_TOP_SF8_CFG1_ACC_AUTO_RESCALE 407
#define SX1302_REG_RX_TOP_SF8_CFG1_ACC_2_SAME_PEAKS 408
#define SX1302_REG_RX_TOP_SF8_CFG2_ACC_PNR 409
#define SX1302_REG_RX_TOP_SF8_CFG3_MIN_SINGLE_PEAK 410
#define SX1302_REG_RX_TOP_SF8_CFG4_MSP_PNR 411
#define SX1302_REG_RX_TOP_SF8_CFG5_MSP2_PNR 412
#define SX1302_REG_RX_TOP_SF8_CFG6_MSP_PEAK_NB 413
#define SX1302_REG_RX_TOP_SF8_CFG6_MSP_CNT_MODE 414
#define SX1302_REG_RX_TOP_SF8_CFG6_MSP_POS_SEL 415
#define SX1302_REG_RX_TOP_SF8_CFG7_MSP2_PEAK_NB 416
#define SX1302_REG_RX_TOP_SF8_CFG7_NOISE_COEFF 417
#define SX1302_REG_RX_TOP_SF9_CFG1_ACC_WIN_LEN 418
#define SX1302_REG_RX_TOP_SF9_CFG1_ACC_PEAK_SUM_EN 419
#define SX1302_REG_RX_TOP_SF9_CFG1_ACC_PEAK_POS_SEL 420
#define SX1302_REG_RX_TOP_SF9_CFG1_ACC_COEFF 421
#define SX1302_REG_RX_TOP_SF9_CFG1_ACC_AUTO_RESCALE 422
#define SX1302_REG_RX_TOP_SF9_CFG1_ACC_2_SAME_PEAKS 423
#define SX1302_REG_RX_TOP_SF9_CFG2_ACC_PNR 424
#define SX1302_REG_RX_TOP_SF9_CFG3_MIN_SINGLE_PEAK 425
#define SX1302_REG_RX_TOP_SF9_CFG4_MSP_PNR 426
#define SX1302_REG_RX_TOP_SF9_CFG5_MSP2_PNR 427
#define SX1302_REG_RX_TOP_SF9_CFG6_MSP_PEAK_NB 428
#define SX1302_REG_RX_TOP_SF9_CFG6_MSP_CNT_MODE 429
#define SX1302_REG_RX_TOP_SF9_CFG6_MSP_POS_SEL 430
#define SX1302_REG_RX_TOP_SF9_CFG7_MSP2_PEAK_NB 431
#define SX1302_REG_RX_TOP_SF9_CFG7_NOISE_COEFF 432
#define SX1302_REG_RX_TOP_SF10_CFG1_ACC_WIN_LEN 433
#define SX1302_REG_RX_TOP_SF10_CFG1_ACC_PEAK_SUM_EN 434
#define SX1302_REG_RX_TOP_SF10_CFG1_ACC_PEAK_POS_SEL 435
#define SX1302_REG_RX_TOP_SF10_CFG1_ACC_COEFF 436
#define SX1302_REG_RX_TOP_SF10_CFG1_ACC_AUTO_RESCALE 437
#define SX1302_REG_RX_TOP_SF10_CFG1_ACC_2_SAME_PEAKS 438
#define SX1302_REG_RX_TOP_SF10_CFG2_ACC_PNR 439
#define SX1302_REG_RX_TOP_SF10_CFG3_MIN_SINGLE_PEAK 440
#define SX1302_REG_RX_TOP_SF10_CFG4_MSP_PNR 441
#define SX1302_REG_RX_TOP_SF10_CFG5_MSP2_PNR 442
#define SX1302_REG_RX_TOP_SF10_CFG6_MSP_PEAK_NB 443
#define SX1302_REG_RX_TOP_SF10_CFG6_MSP_CNT_MODE 444
#define SX1302_REG_RX_TOP_SF10_CFG6_MSP_POS_SEL 445
#define SX1302_REG_RX_TOP_SF10_CFG7_MSP2_PEAK_NB 446
#define SX1302_REG_RX_TOP_SF10_CFG7_NOISE_COEFF 447
#define SX1302_REG_RX_TOP_SF11_CFG1_ACC_WIN_LEN 448
#define SX1302_REG_RX_TOP_SF11_CFG1_ACC_PEAK_SUM_EN 449
#define SX1302_REG_RX_TOP_SF11_CFG1_ACC_PEAK_POS_SEL 450
#define SX1302_REG_RX_TOP_SF11_CFG1_ACC_COEFF 451
#define SX1302_REG_RX_TOP_SF11_CFG1_ACC_AUTO_RESCALE 452
#define SX1302_REG_RX_TOP_SF11_CFG1_ACC_2_SAME_PEAKS 453
#define SX1302_REG_RX_TOP_SF11_CFG2_ACC_PNR 454
#define SX1302_REG_RX_TOP_SF11_CFG3_MIN_SINGLE_PEAK 455
#define SX1302_REG_RX_TOP_SF11_CFG4_MSP_PNR 456
#define SX1302_REG_RX_TOP_SF11_CFG5_MSP2_PNR 457
#define SX1302_REG_RX_TOP_SF11_CFG6_MSP_PEAK_NB 458
#define SX1302_REG_RX_TOP_SF11_CFG6_MSP_CNT_MODE 459
#define SX1302_REG_RX_TOP_SF11_CFG6_MSP_POS_SEL 460
#define SX1302_REG_RX_TOP_SF11_CFG7_MSP2_PEAK_NB 461
#define SX1302_REG_RX_TOP_SF11_CFG7_NOISE_COEFF 462
#define SX1302_REG_RX_TOP_SF12_CFG1_ACC_WIN_LEN 463
#define SX1302_REG_RX_TOP_SF12_CFG1_ACC_PEAK_SUM_EN 464
#define SX1302_REG_RX_TOP_SF12_CFG1_ACC_PEAK_POS_SEL 465
#define SX1302_REG_RX_TOP_SF12_CFG1_ACC_COEFF 466
#define SX1302_REG_RX_TOP_SF12_CFG1_ACC_AUTO_RESCALE 467
#define SX1302_REG_RX_TOP_SF12_CFG1_ACC_2_SAME_PEAKS 468
#define SX1302_REG_RX_TOP_SF12_CFG2_ACC_PNR 469
#define SX1302_REG_RX_TOP_SF12_CFG3_MIN_SINGLE_PEAK 470
#define SX1302_REG_RX_TOP_SF12_CFG4_MSP_PNR 471
#define SX1302_REG_RX_TOP_SF12_CFG5_MSP2_PNR 472
#define SX1302_REG_RX_TOP_SF12_CFG6_MSP_PEAK_NB 473
#define SX1302_REG_RX_TOP_SF12_CFG6_MSP_CNT_MODE 474
#define SX1302_REG_RX_TOP_SF12_CFG6_MSP_POS_SEL 475
#define SX1302_REG_RX_TOP_SF12_CFG7_MSP2_PEAK_NB 476
#define SX1302_REG_RX_TOP_SF12_CFG7_NOISE_COEFF 477
#define SX1302_REG_RX_TOP_DUMMY1_DUMMY1 478
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG1_BW_START 479
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG1_AUTO_BW_RED 480
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG1_NO_FAST_START 481
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG1_BYPASS 482
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG1_ENABLE 483
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG2_BW_LOCKED 484
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG2_BW 485
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG3_BW_RED 486
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG4_IIR_DCC_TIME 487
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_0_FIR1_COEFF_0 488
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_1_FIR1_COEFF_1 489
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_2_FIR1_COEFF_2 490
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_3_FIR1_COEFF_3 491
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_4_FIR1_COEFF_4 492
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_5_FIR1_COEFF_5 493
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_6_FIR1_COEFF_6 494
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_7_FIR1_COEFF_7 495
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_0_FIR2_COEFF_0 496
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_1_FIR2_COEFF_1 497
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_2_FIR2_COEFF_2 498
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_3_FIR2_COEFF_3 499
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_4_FIR2_COEFF_4 500
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_5_FIR2_COEFF_5 501
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_6_FIR2_COEFF_6 502
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_7_FIR2_COEFF_7 503
#define SX1302_REG_RX_TOP_RX_DFE_AGC0_RADIO_GAIN_RED_SEL 504
#define SX1302_REG_RX_TOP_RX_DFE_AGC0_RADIO_GAIN_RED_DB 505
#define SX1302_REG_RX_TOP_RX_DFE_AGC1_DC_COMP_EN 506
#define SX1302_REG_RX_TOP_RX_DFE_AGC1_FORCE_DEFAULT_FIR 507
#define SX1302_REG_RX_TOP_RX_DFE_AGC1_RSSI_EARLY_LATCH 508
#define SX1302_REG_RX_TOP_RX_DFE_AGC1_FREEZE_ON_SYNC 509
#define SX1302_REG_RX_TOP_RX_DFE_AGC2_DAGC_IN_COMP 510
#define SX1302_REG_RX_TOP_RX_DFE_AGC2_DAGC_FIR_HYST 511
#define SX1302_REG_RX_TOP_RX_DFE_AGC2_RSSI_MAX_SAMPLE 512
#define SX1302_REG_RX_TOP_RX_DFE_AGC2_RSSI_MIN_SAMPLE 513
#define SX1302_REG_RX_TOP_RX_DFE_GAIN0_DAGC_FIR_FAST 514
#define SX1302_REG_RX_TOP_RX_DFE_GAIN0_FORCE_GAIN_FIR 515
#define SX1302_REG_RX_TOP_RX_DFE_GAIN0_GAIN_FIR1 516
#define SX1302_REG_RX_TOP_RX_DFE_GAIN0_GAIN_FIR2 517
#define SX1302_REG_RX_TOP_DAGC_CFG_TARGET_LVL 518
#define SX1302_REG_RX_TOP_DAGC_CFG_GAIN_INCR_STEP 519
#define SX1302_REG_RX_TOP_DAGC_CFG_GAIN_DROP_COMP 520
#define SX1302_REG_RX_TOP_DAGC_CFG_COMB_FILTER_EN 521
#define SX1302_REG_RX_TOP_DAGC_CFG_NO_FREEZE_START 522
#define SX1302_REG_RX_TOP_DAGC_CFG_FREEZE_ON_SYNC 523
#define SX1302_REG_RX_TOP_DAGC_CNT0_SAMPLE 524
#define SX1302_REG_RX_TOP_DAGC_CNT1_THR_M6 525
#define SX1302_REG_RX_TOP_DAGC_CNT2_THR_M12 526
#define SX1302_REG_RX_TOP_DAGC_CNT3_THR_M18 527
#define SX1302_REG_RX_TOP_TXRX_CFG1_PPM_OFFSET_HDR_CTRL 528
#define SX1302_REG_RX_TOP_TXRX_CFG1_PPM_OFFSET 529
#define SX1302_REG_RX_TOP_TXRX_CFG1_MODEM_EN 530
#define SX1302_REG_RX_TOP_TXRX_CFG1_CODING_RATE 531
#define SX1302_REG_RX_TOP_TXRX_CFG2_MODEM_START 532
#define SX1302_REG_RX_TOP_TXRX_CFG2_CADRXTX 533
#define SX1302_REG_RX_TOP_TXRX_CFG2_IMPLICIT_HEADER 534
#define SX1302_REG_RX_TOP_TXRX_CFG2_CRC_EN 535
#define SX1302_REG_RX_TOP_TXRX_CFG3_PAYLOAD_LENGTH 536
#define SX1302_REG_RX_TOP_TXRX_CFG4_INT_STEP_ORIDE_EN 537
#define SX1302_REG_RX_TOP_TXRX_CFG4_INT_STEP_ORIDE 538
#define SX1302_REG_RX_TOP_TXRX_CFG5_HEADER_DIFF_MODE 539
#define SX1302_REG_RX_TOP_TXRX_CFG5_ZERO_PAD 540
#define SX1302_REG_RX_TOP_TXRX_CFG6_PREAMBLE_SYMB_NB 541
#define SX1302_REG_RX_TOP_TXRX_CFG7_PREAMBLE_SYMB_NB 542
#define SX1302_REG_RX_TOP_TXRX_CFG8_AUTO_ACK_INT_DELAY 543
#define SX1302_REG_RX_TOP_TXRX_CFG8_AUTO_ACK_RX 544
#define SX1302_REG_RX_TOP_TXRX_CFG8_AUTO_ACK_TX 545
#define SX1302_REG_RX_TOP_TXRX_CFG8_POST_PREAMBLE_GAP_LONG 546
#define SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF12 547
#define SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF11 548
#define SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF10 549
#define SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF9 550
#define SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF8 551
#define SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF7 552
#define SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF6 553
#define SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF5 554
#define SX1302_REG_RX_TOP_RX_CFG0_DFT_PEAK_EN 555
#define SX1302_REG_RX_TOP_RX_CFG0_CHIRP_INVERT 556
#define SX1302_REG_RX_TOP_RX_CFG0_SWAP_IQ 557
#define SX1302_REG_RX_TOP_RX_CFG0_CONTINUOUS 558
#define SX1302_REG_RX_TOP_RX_CFG1_DETECT_TIMEOUT 559
#define SX1302_REG_RX_TOP_RX_CFG2_CLK_EN_RESYNC_DIN 560
#define SX1302_REG_RX_TOP_RX_CFG2_LLR_SCALE 561
#define SX1302_REG_RX_TOP_FRAME_SYNCH0_SF5_PEAK1_POS_SF5 562
#define SX1302_REG_RX_TOP_FRAME_SYNCH1_SF5_PEAK2_POS_SF5 563
#define SX1302_REG_RX_TOP_FRAME_SYNCH0_SF6_PEAK1_POS_SF6 564
#define SX1302_REG_RX_TOP_FRAME_SYNCH1_SF6_PEAK2_POS_SF6 565
#define SX1302_REG_RX_TOP_FRAME_SYNCH0_SF7TO12_PEAK1_POS_SF7TO12 566
#define SX1302_REG_RX_TOP_FRAME_SYNCH1_SF7TO12_PEAK2_POS_SF7TO12 567
#define SX1302_REG_RX_TOP_FRAME_SYNCH2_FINETIME_ON_LAST 568
#define SX1302_REG_RX_TOP_FRAME_SYNCH2_AUTO_SCALE 569
#define SX1302_REG_RX_TOP_FRAME_SYNCH2_DROP_ON_SYNCH 570
#define SX1302_REG_RX_TOP_FRAME_SYNCH2_GAIN 571
#define SX1302_REG_RX_TOP_FRAME_SYNCH2_TIMEOUT_OPT 572
#define SX1302_REG_RX_TOP_FINE_TIMING_A_0_GAIN_P_HDR_RED 573
#define SX1302_REG_RX_TOP_FINE_TIMING_A_0_ROUNDING 574
#define SX1302_REG_RX_TOP_FINE_TIMING_A_0_POS_LIMIT 575
#define SX1302_REG_RX_TOP_FINE_TIMING_A_0_SUM_SIZE 576
#define SX1302_REG_RX_TOP_FINE_TIMING_A_0_MODE 577
#define SX1302_REG_RX_TOP_FINE_TIMING_A_1_GAIN_P_AUTO 578
#define SX1302_REG_RX_TOP_FINE_TIMING_A_1_GAIN_P_PAYLOAD 579
#define SX1302_REG_RX_TOP_FINE_TIMING_A_1_GAIN_P_PREAMB 580
#define SX1302_REG_RX_TOP_FINE_TIMING_A_2_GAIN_I_AUTO 581
#define SX1302_REG_RX_TOP_FINE_TIMING_A_2_GAIN_I_PAYLOAD 582
#define SX1302_REG_RX_TOP_FINE_TIMING_A_2_GAIN_I_PREAMB 583
#define SX1302_REG_RX_TOP_FINE_TIMING_A_3_FINESYNCH_SUM 584
#define SX1302_REG_RX_TOP_FINE_TIMING_A_3_FINESYNCH_GAIN 585
#define SX1302_REG_RX_TOP_FINE_TIMING_A_3_GAIN_I_AUTO_MAX 586
#define SX1302_REG_RX_TOP_FINE_TIMING_A_4_GAIN_I_EN_SF8 587
#define SX1302_REG_RX_TOP_FINE_TIMING_A_4_GAIN_I_EN_SF7 588
#define SX1302_REG_RX_TOP_FINE_TIMING_A_4_GAIN_I_EN_SF6 589
#define SX1302_REG_RX_TOP_FINE_TIMING_A_4_GAIN_I_EN_SF5 590
#define SX1302_REG_RX_TOP_FINE_TIMING_A_5_GAIN_I_EN_SF12 591
#define SX1302_REG_RX_TOP_FINE_TIMING_A_5_GAIN_I_EN_SF11 592
#define SX1302_REG_RX_TOP_FINE_TIMING_A_5_GAIN_I_EN_SF10 593
#define SX1302_REG_RX_TOP_FINE_TIMING_A_5_GAIN_I_EN_SF9 594
#define SX1302_REG_RX_TOP_FINE_TIMING_A_6_GAIN_P_PREAMB_SF12 595
#define SX1302_REG_RX_TOP_FINE_TIMING_A_6_GAIN_P_PREAMB_SF5_6 596
#define SX1302_REG_RX_TOP_FINE_TIMING_B_0_GAIN_P_HDR_RED 597
#define SX1302_REG_RX_TOP_FINE_TIMING_B_0_ROUNDING 598
#define SX1302_REG_RX_TOP_FINE_TIMING_B_0_POS_LIMIT 599
#define SX1302_REG_RX_TOP_FINE_TIMING_B_0_SUM_SIZE 600
#define SX1302_REG_RX_TOP_FINE_TIMING_B_0_MODE 601
#define SX1302_REG_RX_TOP_FINE_TIMING_B_1_GAIN_P_AUTO 602
#define SX1302_REG_RX_TOP_FINE_TIMING_B_1_GAIN_P_PAYLOAD 603
#define SX1302_REG_RX_TOP_FINE_TIMING_B_1_GAIN_P_PREAMB 604
#define SX1302_REG_RX_TOP_FINE_TIMING_B_2_GAIN_I_AUTO 605
#define SX1302_REG_RX_TOP_FINE_TIMING_B_2_GAIN_I_PAYLOAD 606
#define SX1302_REG_RX_TOP_FINE_TIMING_B_2_GAIN_I_PREAMB 607
#define SX1302_REG_RX_TOP_FINE_TIMING_B_3_FINESYNCH_SUM 608
#define SX1302_REG_RX_TOP_FINE_TIMING_B_3_FINESYNCH_GAIN 609
#define SX1302_REG_RX_TOP_FINE_TIMING_B_3_GAIN_I_AUTO_MAX 610
#define SX1302_REG_RX_TOP_FINE_TIMING_B_4_GAIN_I_EN_SF8 611
#define SX1302_REG_RX_TOP_FINE_TIMING_B_4_GAIN_I_EN_SF7 612
#define SX1302_REG_RX_TOP_FINE_TIMING_B_4_GAIN_I_EN_SF6 613
#define SX1302_REG_RX_TOP_FINE_TIMING_B_4_GAIN_I_EN_SF5 614
#define SX1302_REG_RX_TOP_FINE_TIMING_B_5_GAIN_I_EN_SF12 615
#define SX1302_REG_RX_TOP_FINE_TIMING_B_5_GAIN_I_EN_SF11 616
#define SX1302_REG_RX_TOP_FINE_TIMING_B_5_GAIN_I_EN_SF10 617
#define SX1302_REG_RX_TOP_FINE_TIMING_B_5_GAIN_I_EN_SF9 618
#define SX1302_REG_RX_TOP_FINE_TIMING_B_6_GAIN_P_PREAMB_SF12 619
#define SX1302_REG_RX_TOP_FINE_TIMING_B_6_GAIN_P_PREAMB_SF5_6 620
#define SX1302_REG_RX_TOP_FREQ_TO_TIME0_FREQ_TO_TIME_DRIFT_MANT 621
#define SX1302_REG_RX_TOP_FREQ_TO_TIME1_FREQ_TO_TIME_DRIFT_MANT 622
#define SX1302_REG_RX_TOP_FREQ_TO_TIME2_FREQ_TO_TIME_DRIFT_EXP 623
#define SX1302_REG_RX_TOP_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_FREQ_DELTA 624
#define SX1302_REG_RX_TOP_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_FINE_DELTA 625
#define SX1302_REG_RX_TOP_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_FREQ_ERROR 626
#define SX1302_REG_RX_TOP_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_TIME_SYMB 627
#define SX1302_REG_RX_TOP_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_TIME_OFFSET 628
#define SX1302_REG_RX_TOP_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_DETECT 629
#define SX1302_REG_RX_TOP_FREQ_TO_TIME4_FREQ_TO_TIME_INVERT_RNG 630
#define SX1302_REG_RX_TOP_FREQ_TRACK_A_0_FREQ_TRACK_EN_SF8 631
#define SX1302_REG_RX_TOP_FREQ_TRACK_A_0_FREQ_TRACK_EN_SF7 632
#define SX1302_REG_RX_TOP_FREQ_TRACK_A_0_FREQ_TRACK_EN_SF6 633
#define SX1302_REG_RX_TOP_FREQ_TRACK_A_0_FREQ_TRACK_EN_SF5 634
#define SX1302_REG_RX_TOP_FREQ_TRACK_A_1_FREQ_TRACK_EN_SF12 635
#define SX1302_REG_RX_TOP_FREQ_TRACK_A_1_FREQ_TRACK_EN_SF11 636
#define SX1302_REG_RX_TOP_FREQ_TRACK_A_1_FREQ_TRACK_EN_SF10 637
#define SX1302_REG_RX_TOP_FREQ_TRACK_A_1_FREQ_TRACK_EN_SF9 638
#define SX1302_REG_RX_TOP_FREQ_TRACK_B_0_FREQ_TRACK_EN_SF8 639
#define SX1302_REG_RX_TOP_FREQ_TRACK_B_0_FREQ_TRACK_EN_SF7 640
#define SX1302_REG_RX_TOP_FREQ_TRACK_B_0_FREQ_TRACK_EN_SF6 641
#define SX1302_REG_RX_TOP_FREQ_TRACK_B_0_FREQ_TRACK_EN_SF5 642
#define SX1302_REG_RX_TOP_FREQ_TRACK_B_1_FREQ_TRACK_EN_SF12 643
#define SX1302_REG_RX_TOP_FREQ_TRACK_B_1_FREQ_TRACK_EN_SF11 644
#define SX1302_REG_RX_TOP_FREQ_TRACK_B_1_FREQ_TRACK_EN_SF10 645
#define SX1302_REG_RX_TOP_FREQ_TRACK_B_1_FREQ_TRACK_EN_SF9 646
#define SX1302_REG_RX_TOP_FREQ_TRACK2_FREQ_TRACK_FINE 647
#define SX1302_REG_RX_TOP_FREQ_TRACK2_FREQ_TRACK_HDR_SKIP 648
#define SX1302_REG_RX_TOP_FREQ_TRACK3_FREQ_SYNCH_GAIN 649
#define SX1302_REG_RX_TOP_FREQ_TRACK3_FREQ_TRACK_AUTO_THR 650
#define SX1302_REG_RX_TOP_FREQ_TRACK4_FREQ_SYNCH_THR 651
#define SX1302_REG_RX_TOP_DETECT_MSP0_MSP_PNR 652
#define SX1302_REG_RX_TOP_DETECT_MSP1_MSP2_PNR 653
#define SX1302_REG_RX_TOP_DETECT_MSP2_MSP2_PEAK_NB 654
#define SX1302_REG_RX_TOP_DETECT_MSP2_MSP_PEAK_NB 655
#define SX1302_REG_RX_TOP_DETECT_MSP3_ACC_WIN_LEN 656
#define SX1302_REG_RX_TOP_DETECT_MSP3_MSP_POS_SEL 657
#define SX1302_REG_RX_TOP_DETECT_MSP3_MSP_CNT_MODE 658
#define SX1302_REG_RX_TOP_DETECT_ACC1_USE_GAIN_SYMB 659
#define SX1302_REG_RX_TOP_DETECT_ACC1_ACC_PNR 660
#define SX1302_REG_RX_TOP_DETECT_ACC2_NOISE_COEFF 661
#define SX1302_REG_RX_TOP_DETECT_ACC2_ACC_COEFF 662
#define SX1302_REG_RX_TOP_DETECT_ACC2_ACC_2_SAME_PEAKS 663
#define SX1302_REG_RX_TOP_DETECT_ACC2_ACC_AUTO_RESCALE 664
#define SX1302_REG_RX_TOP_DETECT_ACC2_ACC_PEAK_POS_SEL 665
#define SX1302_REG_RX_TOP_DETECT_ACC2_ACC_PEAK_SUM_EN 666
#define SX1302_REG_RX_TOP_DETECT_ACC3_MIN_SINGLE_PEAK 667
#define SX1302_REG_RX_TOP_TIMESTAMP_ENABLE 668
#define SX1302_REG_RX_TOP_TIMESTAMP_NB_SYMB 669
#define SX1302_REG_RX_TOP_MODEM_BUSY_MSB_RX_MODEM_BUSY 670
#define SX1302_REG_RX_TOP_MODEM_BUSY_LSB_RX_MODEM_BUSY 671
#define SX1302_REG_RX_TOP_MODEM_STATE_RX_MODEM_STS_SPARE 672
#define SX1302_REG_RX_TOP_MODEM_STATE_RX_MODEM_STATE 673
#define SX1302_REG_RX_TOP_MODEM_SYNC_DELTA_MSB_PEAK_POS_FINE_GAIN_H 674
#define SX1302_REG_RX_TOP_MODEM_SYNC_DELTA_MSB_PEAK_POS_FINE_GAIN_L 675
#define SX1302_REG_RX_TOP_MODEM_SYNC_DELTA_MSB_PEAK_POS_FINE_SIGN 676
#define SX1302_REG_RX_TOP_MODEM_SYNC_DELTA_MSB_MODEM_SYNC_DELTA 677
#define SX1302_REG_RX_TOP_MODEM_SYNC_DELTA_LSB_MODEM_SYNC_DELTA 678
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET1_PPM_OFFSET_SF8 679
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET1_PPM_OFFSET_SF7 680
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET1_PPM_OFFSET_SF6 681
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET1_PPM_OFFSET_SF5 682
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET2_PPM_OFFSET_SF12 683
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET2_PPM_OFFSET_SF11 684
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET2_PPM_OFFSET_SF10 685
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET2_PPM_OFFSET_SF9 686
#define SX1302_REG_RX_TOP_MODEM_CLOCK_GATE_OVERRIDE_3_CLK_OVERRIDE 687
#define SX1302_REG_RX_TOP_MODEM_CLOCK_GATE_OVERRIDE_2_CLK_OVERRIDE 688
#define SX1302_REG_RX_TOP_MODEM_CLOCK_GATE_OVERRIDE_1_CLK_OVERRIDE 689
#define SX1302_REG_RX_TOP_MODEM_CLOCK_GATE_OVERRIDE_0_CLK_OVERRIDE 690
#define SX1302_REG_RX_TOP_DUMMY2_DUMMY2 691
#define SX1302_REG_RX_TOP_RX_BUFFER_DEBUG_MODE 692
#define SX1302_REG_RX_TOP_RX_BUFFER_DIRECT_RAM_IF 693
#define SX1302_REG_RX_TOP_RX_BUFFER_LEGACY_TIMESTAMP 694
#define SX1302_REG_RX_TOP_RX_BUFFER_STORE_HEADER_ERR_META 695
#define SX1302_REG_RX_TOP_RX_BUFFER_STORE_SYNC_FAIL_META 696
#define SX1302_REG_RX_TOP_RX_BUFFER_TIMESTAMP_CFG_MAX_TS_METRICS 697
#define SX1302_REG_RX_TOP_RX_BUFFER_IRQ_CTRL_MSB_RX_BUFFER_IRQ_THRESHOLD 698
#define SX1302_REG_RX_TOP_RX_BUFFER_IRQ_CTRL_LSB_RX_BUFFER_IRQ_THRESHOLD 699
#define SX1302_REG_RX_TOP_RX_BUFFER_LAST_ADDR_READ_MSB_LAST_ADDR_READ 700
#define SX1302_REG_RX_TOP_RX_BUFFER_LAST_ADDR_READ_LSB_LAST_ADDR_READ 701
#define SX1302_REG_RX_TOP_RX_BUFFER_LAST_ADDR_WRITE_MSB_LAST_ADDR_WRITE 702
#define SX1302_REG_RX_TOP_RX_BUFFER_LAST_ADDR_WRITE_LSB_LAST_ADDR_WRITE 703
#define SX1302_REG_RX_TOP_RX_BUFFER_NB_BYTES_MSB_RX_BUFFER_NB_BYTES 704
#define SX1302_REG_RX_TOP_RX_BUFFER_NB_BYTES_LSB_RX_BUFFER_NB_BYTES 705
#define SX1302_REG_RX_TOP_MULTI_SF_SYNC_ERR_PKT_CNT_MULTI_SF_SYNC_ERR_PKTS 706
#define SX1302_REG_RX_TOP_MULTI_SF_PLD_ERR_PKT_CNT_MULTI_SF_PLD_ERR_PKTS 707
#define SX1302_REG_RX_TOP_MULTI_SF_GOOD_PKT_CNT_MULTI_SF_GOOD_PKTS 708
#define SX1302_REG_RX_TOP_SERV_MODEM_SYNC_ERR_PKT_CNT_SERV_MODEM_SYNC_ERR_PKTS 709
#define SX1302_REG_RX_TOP_SERV_MODEM_PLD_ERR_PKT_CNT_SERV_MODEM_PLD_ERR_PKTS 710
#define SX1302_REG_RX_TOP_SERV_MODEM_GOOD_PKT_CNT_SERV_MODEM_GOOD_PKTS 711
#define SX1302_REG_RX_TOP_GFSK_MODEM_SYNC_ERR_PKT_CNT_GFSK_MODEM_SYNC_ERR_PKTS 712
#define SX1302_REG_RX_TOP_GFSK_MODEM_PLD_ERR_PKT_CNT_GFSK_MODEM_PLD_ERR_PKTS 713
#define SX1302_REG_RX_TOP_GFSK_MODEM_GOOD_PKT_CNT_GFSK_MODEM_GOOD_PKTS 714
#define SX1302_REG_RX_TOP_BAD_MODEM_ID_WRITE_0_BAD_MODEM_ID_WRITE 715
#define SX1302_REG_RX_TOP_BAD_MODEM_ID_WRITE_1_BAD_MODEM_ID_WRITE 716
#define SX1302_REG_RX_TOP_BAD_MODEM_ID_WRITE_2_BAD_MODEM_ID_WRITE 717
#define SX1302_REG_RX_TOP_BAD_MODEM_ID_READ_0_BAD_MODEM_ID_READ 718
#define SX1302_REG_RX_TOP_BAD_MODEM_ID_READ_1_BAD_MODEM_ID_READ 719
#define SX1302_REG_RX_TOP_BAD_MODEM_ID_READ_2_BAD_MODEM_ID_READ 720
#define SX1302_REG_RX_TOP_CLOCK_GATE_OVERRIDE_0_CLK_OVERRIDE 721
#define SX1302_REG_RX_TOP_SAMPLE_4_MSPS_LATCHED_125K_SAMPLE_4_MSPS_LATCHED_125K 722
#define SX1302_REG_RX_TOP_DUMMY3_DUMMY3 723
#define SX1302_REG_ARB_MCU_CTRL_CLK_EN 724
#define SX1302_REG_ARB_MCU_CTRL_RADIO_RST 725
#define SX1302_REG_ARB_MCU_CTRL_FORCE_HOST_FE_CTRL 726
#define SX1302_REG_ARB_MCU_CTRL_MCU_CLEAR 727
#define SX1302_REG_ARB_MCU_CTRL_HOST_PROG 728
#define SX1302_REG_ARB_MCU_CTRL_PARITY_ERROR 729
#define SX1302_REG_ARB_MCU_MCU_ARB_STATUS_MCU_ARB_STATUS 730
#define SX1302_REG_ARB_MCU_UART_CFG_MSBF 731
#define SX1302_REG_ARB_MCU_UART_CFG_PAR_EN 732
#define SX1302_REG_ARB_MCU_UART_CFG_PAR_MODE 733
#define SX1302_REG_ARB_MCU_UART_CFG_START_LEN 734
#define SX1302_REG_ARB_MCU_UART_CFG_STOP_LEN 735
#define SX1302_REG_ARB_MCU_UART_CFG_WORD_LEN 736
#define SX1302_REG_ARB_MCU_UART_CFG2_BIT_RATE 737
#define SX1302_REG_ARB_MCU_ARB_DEBUG_CFG_0_ARB_DEBUG_CFG_0 738
#define SX1302_REG_ARB_MCU_ARB_DEBUG_CFG_1_ARB_DEBUG_CFG_1 739
#define SX1302_REG_ARB_MCU_ARB_DEBUG_CFG_2_ARB_DEBUG_CFG_2 740
#define SX1302_REG_ARB_MCU_ARB_DEBUG_CFG_3_ARB_DEBUG_CFG_3 741
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_0_ARB_DEBUG_STS_0 742
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_1_ARB_DEBUG_STS_1 743
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_2_ARB_DEBUG_STS_2 744
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_3_ARB_DEBUG_STS_3 745
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_4_ARB_DEBUG_STS_4 746
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_5_ARB_DEBUG_STS_5 747
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_6_ARB_DEBUG_STS_6 748
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_7_ARB_DEBUG_STS_7 749
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_8_ARB_DEBUG_STS_8 750
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_9_ARB_DEBUG_STS_9 751
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_10_ARB_DEBUG_STS_10 752
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_11_ARB_DEBUG_STS_11 753
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_12_ARB_DEBUG_STS_12 754
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_13_ARB_DEBUG_STS_13 755
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_14_ARB_DEBUG_STS_14 756
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_15_ARB_DEBUG_STS_15 757
#define SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_01_CHANNEL_1_OFFSET 758
#define SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_01_CHANNEL_0_OFFSET 759
#define SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_23_CHANNEL_3_OFFSET 760
#define SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_23_CHANNEL_2_OFFSET 761
#define SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_45_CHANNEL_5_OFFSET 762
#define SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_45_CHANNEL_4_OFFSET 763
#define SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_67_CHANNEL_7_OFFSET 764
#define SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_67_CHANNEL_6_OFFSET 765
#define SX1302_REG_ARB_MCU_DUMMY_DUMMY3 766
#define SX1302_REG_RADIO_FE_GLBL_CTRL_DECIM_B_CLR 767
#define SX1302_REG_RADIO_FE_GLBL_CTRL_DECIM_A_CLR 768
#define SX1302_REG_RADIO_FE_CTRL0_RADIO_A_DC_NOTCH_EN 769
#define SX1302_REG_RADIO_FE_CTRL0_RADIO_A_FORCE_HOST_FILTER_GAIN 770
#define SX1302_REG_RADIO_FE_CTRL0_RADIO_A_HOST_FILTER_GAIN 771
#define SX1302_REG_RADIO_FE_RSSI_DB_DEF_RADIO_A_RSSI_DB_DEFAULT_VALUE 772
#define SX1302_REG_RADIO_FE_RSSI_DEC_DEF_RADIO_A_RSSI_DEC_DEFAULT_VALUE 773
#define SX1302_REG_RADIO_FE_RSSI_DEC_RD_RADIO_A_RSSI_DEC_OUT 774
#define SX1302_REG_RADIO_FE_RSSI_BB_RD_RADIO_A_RSSI_BB_OUT 775
#define SX1302_REG_RADIO_FE_DEC_FILTER_RD_RADIO_A_DEC_FILTER_GAIN 776
#define SX1302_REG_RADIO_FE_RSSI_BB_FILTER_ALPHA_RADIO_A_RSSI_BB_FILTER_ALPHA 777
#define SX1302_REG_RADIO_FE_RSSI_DEC_FILTER_ALPHA_RADIO_A_RSSI_DEC_FILTER_ALPHA 778
#define SX1302_REG_RADIO_FE_IQ_COMP_AMP_COEFF_RADIO_A_AMP_COEFF 779
#define SX1302_REG_RADIO_FE_IQ_COMP_PHI_COEFF_RADIO_A_PHI_COEFF 780
#define SX1302_REG_RADIO_FE_RADIO_DIO_TEST_MODE_RADIO_A_DIO_TEST_MODE 781
#define SX1302_REG_RADIO_FE_RADIO_DIO_TEST_DIR_RADIO_A_DIO_TEST_DIR 782
#define SX1302_REG_RADIO_FE_RADIO_DIO_DIR_RADIO_A_DIO_DIR 783
#define SX1302_REG_RADIO_FE_CTRL0_RADIO_B_DC_NOTCH_EN 784
#define SX1302_REG_RADIO_FE_CTRL0_RADIO_B_FORCE_HOST_FILTER_GAIN 785
#define SX1302_REG_RADIO_FE_CTRL0_RADIO_B_HOST_FILTER_GAIN 786
#define SX1302_REG_RADIO_FE_RSSI_DB_DEF_RADIO_B_RSSI_DB_DEFAULT_VALUE 787
#define SX1302_REG_RADIO_FE_RSSI_DEC_DEF_RADIO_B_RSSI_DEC_DEFAULT_VALUE 788
#define SX1302_REG_RADIO_FE_RSSI_DEC_RD_RADIO_B_RSSI_DEC_OUT 789
#define SX1302_REG_RADIO_FE_RSSI_BB_RD_RADIO_B_RSSI_BB_OUT 790
#define SX1302_REG_RADIO_FE_DEC_FILTER_RD_RADIO_B_DEC_FILTER_GAIN 791
#define SX1302_REG_RADIO_FE_RSSI_BB_FILTER_ALPHA_RADIO_B_RSSI_BB_FILTER_ALPHA 792
#define SX1302_REG_RADIO_FE_RSSI_DEC_FILTER_ALPHA_RADIO_B_RSSI_DEC_FILTER_ALPHA 793
#define SX1302_REG_RADIO_FE_IQ_COMP_AMP_COEFF_RADIO_B_AMP_COEFF 794
#define SX1302_REG_RADIO_FE_IQ_COMP_PHI_COEFF_RADIO_B_PHI_COEFF 795
#define SX1302_REG_RADIO_FE_RADIO_DIO_TEST_MODE_RADIO_B_DIO_TEST_MODE 796
#define SX1302_REG_RADIO_FE_RADIO_DIO_TEST_DIR_RADIO_B_DIO_TEST_DIR 797
#define SX1302_REG_RADIO_FE_RADIO_DIO_DIR_RADIO_B_DIO_DIR 798
#define SX1302_REG_RADIO_FE_SIG_ANA_CFG_VALID 799
#define SX1302_REG_RADIO_FE_SIG_ANA_CFG_BUSY 800
#define SX1302_REG_RADIO_FE_SIG_ANA_CFG_DURATION 801
#define SX1302_REG_RADIO_FE_SIG_ANA_CFG_FORCE_HAL_CTRL 802
#define SX1302_REG_RADIO_FE_SIG_ANA_CFG_START 803
#define SX1302_REG_RADIO_FE_SIG_ANA_CFG_RADIO_SEL 804
#define SX1302_REG_RADIO_FE_SIG_ANA_CFG_EN 805
#define SX1302_REG_RADIO_FE_SIG_ANA_FREQ_FREQ 806
#define SX1302_REG_RADIO_FE_SIG_ANA_ABS_MSB_CORR_ABS_OUT 807
#define SX1302_REG_RADIO_FE_SIG_ANA_ABS_LSB_CORR_ABS_OUT 808
#define SX1302_REG_RADIO_FE_DUMMY_DUMMY 809
#define SX1302_REG_OTP_BYTE_ADDR_ADDR 810
#define SX1302_REG_OTP_RD_DATA_RD_DATA 811
#define SX1302_REG_OTP_STATUS_CHECKSUM_STATUS 812
#define SX1302_REG_OTP_STATUS_FSM_READY 813
#define SX1302_REG_OTP_CFG_ACCESS_MODE 814
#define SX1302_REG_OTP_BIT_POS_POS 815
#define SX1302_REG_OTP_PIN_CTRL_0_TM 816
#define SX1302_REG_OTP_PIN_CTRL_0_STROBE 817
#define SX1302_REG_OTP_PIN_CTRL_0_PGENB 818
#define SX1302_REG_OTP_PIN_CTRL_0_LOAD 819
#define SX1302_REG_OTP_PIN_CTRL_0_CSB 820
#define SX1302_REG_OTP_PIN_CTRL_1_FSCK 821
#define SX1302_REG_OTP_PIN_CTRL_1_FSI 822
#define SX1302_REG_OTP_PIN_CTRL_1_FRST 823
#define SX1302_REG_OTP_PIN_STATUS_FSO 824
#define SX1302_REG_OTP_MODEM_EN_0_MODEM_EN 825
#define SX1302_REG_OTP_MODEM_EN_1_MODEM_EN 826
#define SX1302_REG_OTP_MODEM_SF_EN_SF_EN 827
#define SX1302_REG_OTP_TIMESTAMP_EN_TIMESTAMP_EN 828
#define SX1302_REG_OTP_DUMMY_DUMMY 829
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_LORA_SERVICE_FREQ_MSB_IF_FREQ_0 830
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_LORA_SERVICE_FREQ_LSB_IF_FREQ_0 831
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_LORA_SERVICE_RADIO_SEL_RADIO_SELECT 832
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG1_BW_START 833
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG1_AUTO_BW_RED 834
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG1_NO_FAST_START 835
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG1_BYPASS 836
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG1_ENABLE 837
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG2_BW_LOCKED 838
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG2_BW 839
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG3_BW_RED 840
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG4_IIR_DCC_TIME 841
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_0_FIR1_COEFF_0 842
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_1_FIR1_COEFF_1 843
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_2_FIR1_COEFF_2 844
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_3_FIR1_COEFF_3 845
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_4_FIR1_COEFF_4 846
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_5_FIR1_COEFF_5 847
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_6_FIR1_COEFF_6 848
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_7_FIR1_COEFF_7 849
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_0_FIR2_COEFF_0 850
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_1_FIR2_COEFF_1 851
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_2_FIR2_COEFF_2 852
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_3_FIR2_COEFF_3 853
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_4_FIR2_COEFF_4 854
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_5_FIR2_COEFF_5 855
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_6_FIR2_COEFF_6 856
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_7_FIR2_COEFF_7 857
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC0_RADIO_GAIN_RED_SEL 858
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC0_RADIO_GAIN_RED_DB 859
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC1_DC_COMP_EN 860
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC1_FORCE_DEFAULT_FIR 861
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC1_RSSI_EARLY_LATCH 862
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC1_FREEZE_ON_SYNC 863
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC2_DAGC_IN_COMP 864
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC2_DAGC_FIR_HYST 865
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC2_RSSI_MAX_SAMPLE 866
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC2_RSSI_MIN_SAMPLE 867
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_GAIN0_DAGC_FIR_FAST 868
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_GAIN0_FORCE_GAIN_FIR 869
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_GAIN0_GAIN_FIR1 870
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_GAIN0_GAIN_FIR2 871
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CFG_TARGET_LVL 872
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CFG_GAIN_INCR_STEP 873
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CFG_GAIN_DROP_COMP 874
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CFG_COMB_FILTER_EN 875
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CFG_NO_FREEZE_START 876
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CFG_FREEZE_ON_SYNC 877
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CNT0_SAMPLE 878
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CNT1_THR_M6 879
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CNT2_THR_M12 880
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CNT3_THR_M18 881
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG0_MODEM_BW 882
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG0_MODEM_SF 883
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG1_PPM_OFFSET_HDR_CTRL 884
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG1_PPM_OFFSET 885
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG1_MODEM_EN 886
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG1_CODING_RATE 887
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG2_FINE_SYNCH_EN 888
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG2_MODEM_START 889
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG2_CADRXTX 890
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG2_IMPLICIT_HEADER 891
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG2_CRC_EN 892
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG3_PAYLOAD_LENGTH 893
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG4_INT_STEP_ORIDE_EN 894
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG4_INT_STEP_ORIDE 895
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG5_HEADER_DIFF_MODE 896
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG5_ZERO_PAD 897
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG6_PREAMBLE_SYMB_NB 898
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG7_PREAMBLE_SYMB_NB 899
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG8_AUTO_ACK_INT_DELAY 900
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG8_AUTO_ACK_RX 901
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG8_AUTO_ACK_TX 902
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG8_POST_PREAMBLE_GAP_LONG 903
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG0_DFT_PEAK_EN 904
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG0_CHIRP_INVERT 905
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG0_SWAP_IQ 906
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG0_CONTINUOUS 907
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG1_DETECT_TIMEOUT 908
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG2_AUTO_ACK_RANGE 909
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG2_AUTO_ACK_DELAY 910
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG3_RESTART_ON_HDR_ERR 911
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG3_CLK_EN_RESYNC_DIN 912
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG3_LLR_SCALE 913
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FRAME_SYNCH0_PEAK1_POS 914
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FRAME_SYNCH1_PEAK2_POS 915
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FRAME_SYNCH2_FINETIME_ON_LAST 916
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FRAME_SYNCH2_AUTO_SCALE 917
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FRAME_SYNCH2_DROP_ON_SYNCH 918
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FRAME_SYNCH2_GAIN 919
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FRAME_SYNCH2_TIMEOUT_OPT 920
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING0_GAIN_P_HDR_RED 921
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING0_ROUNDING 922
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING0_POS_LIMIT 923
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING0_SUM_SIZE 924
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING0_MODE 925
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING1_GAIN_P_AUTO 926
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING1_GAIN_P_PAYLOAD 927
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING1_GAIN_P_PREAMB 928
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING2_GAIN_I_EN 929
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING2_GAIN_I_PAYLOAD 930
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING2_GAIN_I_PREAMB 931
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING3_FINESYNCH_SUM 932
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING3_FINESYNCH_GAIN 933
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING3_GAIN_I_AUTO_MAX 934
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING3_GAIN_I_AUTO 935
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME0_FREQ_TO_TIME_DRIFT_MANT 936
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME1_FREQ_TO_TIME_DRIFT_MANT 937
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME2_FREQ_TO_TIME_DRIFT_EXP 938
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_FREQ_DELTA 939
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_FINE_DELTA 940
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_FREQ_ERROR 941
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_TIME_SYMB 942
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_TIME_OFFSET 943
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_DETECT 944
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME4_FREQ_TO_TIME_INVERT_RNG 945
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TRACK0_FREQ_TRACK_FINE 946
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TRACK0_FREQ_TRACK_HDR_SKIP 947
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TRACK0_FREQ_TRACK_EN 948
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TRACK1_FREQ_SYNCH_GAIN 949
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TRACK1_FREQ_TRACK_AUTO_THR 950
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TRACK2_FREQ_SYNCH_THR 951
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_MSP0_MSP_PNR 952
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_MSP1_MSP2_PNR 953
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_MSP2_MSP2_PEAK_NB 954
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_MSP2_MSP_PEAK_NB 955
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_MSP3_ACC_WIN_LEN 956
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_MSP3_MSP_POS_SEL 957
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_MSP3_MSP_CNT_MODE 958
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC1_USE_GAIN_SYMB 959
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC1_ACC_PNR 960
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC2_NOISE_COEFF 961
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC2_ACC_COEFF 962
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC2_ACC_2_SAME_PEAKS 963
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC2_ACC_AUTO_RESCALE 964
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC2_ACC_PEAK_POS_SEL 965
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC2_ACC_PEAK_SUM_EN 966
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC3_MIN_SINGLE_PEAK 967
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TIMESTAMP_ENABLE 968
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TIMESTAMP_NB_SYMB 969
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_CLOCK_GATE_OVERRIDE_FSK_TRANSPOSE_CLK_OVERRIDE 970
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_CLOCK_GATE_OVERRIDE_FSK_MODEM_CLK_OVERRIDE 971
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_CLOCK_GATE_OVERRIDE_TRANSPOSE_CLK_OVERRIDE 972
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_CLOCK_GATE_OVERRIDE_MODEM_CLK_OVERRIDE 973
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DUMMY0_DUMMY0 974
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_FREQ_MSB_IF_FREQ_0 975
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_FREQ_LSB_IF_FREQ_0 976
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_0_CRC_IBM 977
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_0_DCFREE_ENC 978
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_0_CRC_EN 979
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_0_PKT_MODE 980
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_1_ADRS_COMP 981
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_1_PSIZE 982
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_1_CH_BW_EXPO 983
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_3_MODEM_INVERT_IQ 984
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_3_AUTO_AFC 985
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_3_RADIO_SELECT 986
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_3_RX_INVERT 987
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_4_RSSI_LENGTH 988
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_4_ERROR_OSR_TOL 989
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_NODE_ADRS_NODE_ADRS 990
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_BROADCAST_BROADCAST 991
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_PKT_LENGTH_PKT_LENGTH 992
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_TIMEOUT_MSB_TIMEOUT 993
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_TIMEOUT_LSB_TIMEOUT 994
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_BIT_RATE_MSB_BIT_RATE 995
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_BIT_RATE_LSB_BIT_RATE 996
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE7_FSK_REF_PATTERN 997
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE6_FSK_REF_PATTERN 998
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE5_FSK_REF_PATTERN 999
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE4_FSK_REF_PATTERN 1000
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE3_FSK_REF_PATTERN 1001
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE2_FSK_REF_PATTERN 1002
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE1_FSK_REF_PATTERN 1003
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE0_FSK_REF_PATTERN 1004
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_RSSI_FILTER_ALPHA_FSK_RSSI_FILTER_ALPHA 1005
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DUMMY1_DUMMY1 1006
#define SX1302_REG_CAPTURE_RAM_CAPTURE_CFG_ENABLE 1007
#define SX1302_REG_CAPTURE_RAM_CAPTURE_CFG_CAPTUREWRAP 1008
#define SX1302_REG_CAPTURE_RAM_CAPTURE_CFG_CAPTUREFORCETRIGGER 1009
#define SX1302_REG_CAPTURE_RAM_CAPTURE_CFG_CAPTURESTART 1010
#define SX1302_REG_CAPTURE_RAM_CAPTURE_CFG_RAMCONFIG 1011
#define SX1302_REG_CAPTURE_RAM_CAPTURE_SOURCE_A_SOURCEMUX 1012
#define SX1302_REG_CAPTURE_RAM_CAPTURE_SOURCE_B_SOURCEMUX 1013
#define SX1302_REG_CAPTURE_RAM_CAPTURE_PERIOD_0_CAPTUREPERIOD 1014
#define SX1302_REG_CAPTURE_RAM_CAPTURE_PERIOD_1_CAPTUREPERIOD 1015
#define SX1302_REG_CAPTURE_RAM_STATUS_CAPCOMPLETE 1016
#define SX1302_REG_CAPTURE_RAM_LAST_RAM_ADDR_0_LASTRAMADDR 1017
#define SX1302_REG_CAPTURE_RAM_LAST_RAM_ADDR_1_LASTRAMADDR 1018
#define SX1302_REG_CAPTURE_RAM_CLOCK_GATE_OVERRIDE_CLK_OVERRIDE 1019
#define SX1302_REG_CAPTURE_RAM_DUMMY0_DUMMY0 1020

#define LGW_TOTALREGS 1021

/* -------------------------------------------------------------------------- */
/* --- PUBLIC FUNCTIONS PROTOTYPES ------------------------------------------ */

/**
@brief Connect LoRa concentrator by opening SPI link
@return status of register operation (LGW_REG_SUCCESS/LGW_REG_ERROR)
*/
int lgw_connect(void);

/**
@brief Disconnect LoRa concentrator by closing SPI link
@return status of register operation (LGW_REG_SUCCESS/LGW_REG_ERROR)
*/
int lgw_disconnect(void);

/**
@brief LoRa concentrator register write
@param register_id register number in the data structure describing registers
@param reg_value signed value to write to the register (for u32, use cast)
@return status of register operation (LGW_REG_SUCCESS/LGW_REG_ERROR)
*/
int lgw_reg_w(uint16_t register_id, int32_t reg_value);

/**
@brief LoRa concentrator register read
@param register_id register number in the data structure describing registers
@param reg_value pointer to a variable where to write register read value
@return status of register operation (LGW_REG_SUCCESS/LGW_REG_ERROR)
*/
int lgw_reg_r(uint16_t register_id, int32_t *reg_value);

/**
@brief LoRa concentrator register burst write
@param register_id register number in the data structure describing registers
@param data pointer to byte array that will be sent to the LoRa concentrator
@param size size of the transfer, in byte(s)
@return status of register operation (LGW_REG_SUCCESS/LGW_REG_ERROR)
*/
int lgw_reg_wb(uint16_t register_id, uint8_t *data, uint16_t size);

/**
@brief LoRa concentrator register burst read
@param register_id register number in the data structure describing registers
@param data pointer to byte array that will be written from the LoRa concentrator
@param size size of the transfer, in byte(s)
@return status of register operation (LGW_REG_SUCCESS/LGW_REG_ERROR)
*/
int lgw_reg_rb(uint16_t register_id, uint8_t *data, uint16_t size);

int lgw_mem_wb(uint16_t mem_addr, const uint8_t *data, uint16_t size);
int lgw_mem_rb(uint16_t mem_addr, uint8_t *data, uint16_t size);

#endif

/* --- EOF ------------------------------------------------------------------ */
