Day1 Introduction to Verilog design and synthesis.

Simulator is a tool/program which detects the changes in the inputs and forms changes in the output.

given below a look of a basic simulator block diagram.



[![Day1_1](../week1_assets/Day1_1.png)](../week1_assets/Day1_1.png)

given bleow the flow of iverilog and gtkwave.


[![Day1_2](../week1_assets/Day1_2.png)](../week1_assets/Day1_2.png)

