module spi_slave(input logic sck,
					  input logic ss,
					  input logic mosi,
					  output logic miso,
					  input logic [7:0] send,
					  output logic [7:0] recv);

					  
endmodule;