Loading plugins phase: Elapsed time ==> 2s.975ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\trobot6_cir2_2wd.cyprj -d CY8C5868AXI-LP032 -s C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0065: information: Analog terminal "hu0.analog_0" on TopDesign is unconnected.
 * C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2552)
 * C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\TopDesign\TopDesign.cysch (Shape_2993.1)

ADD: sdb.M0065: information: Analog terminal "hv0.analog_0" on TopDesign is unconnected.
 * C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2553)
 * C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\TopDesign\TopDesign.cysch (Shape_2994.1)

ADD: sdb.M0065: information: Analog terminal "hw0.analog_0" on TopDesign is unconnected.
 * C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2554)
 * C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\TopDesign\TopDesign.cysch (Shape_2995.1)

ADD: sdb.M0065: information: Analog terminal "hv1.analog_0" on TopDesign is unconnected.
 * C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2556)
 * C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\TopDesign\TopDesign.cysch (Shape_2997.1)

ADD: sdb.M0065: information: Analog terminal "hw1.analog_0" on TopDesign is unconnected.
 * C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2557)
 * C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\TopDesign\TopDesign.cysch (Shape_2998.1)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 9s.993ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.099ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  trobot6_cir2_2wd.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\trobot6_cir2_2wd.cyprj -dcpsoc3 trobot6_cir2_2wd.v -verilog
======================================================================

======================================================================
Compiling:  trobot6_cir2_2wd.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\trobot6_cir2_2wd.cyprj -dcpsoc3 trobot6_cir2_2wd.v -verilog
======================================================================

======================================================================
Compiling:  trobot6_cir2_2wd.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\trobot6_cir2_2wd.cyprj -dcpsoc3 -verilog trobot6_cir2_2wd.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Mar 31 16:00:23 2023


======================================================================
Compiling:  trobot6_cir2_2wd.v
Program  :   vpp
Options  :    -yv2 -q10 trobot6_cir2_2wd.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Mar 31 16:00:23 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\Libraly\trobot_libs\trobot_libs.cylib\motor_enc_v1_3\motor_enc_v1_3.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\Libraly\trobot_libs\trobot_libs.cylib\Direct_dual_8bPWM_v1_00\Direct_dual_8bPWM_v1_00.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'trobot6_cir2_2wd.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  trobot6_cir2_2wd.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\trobot6_cir2_2wd.cyprj -dcpsoc3 -verilog trobot6_cir2_2wd.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Mar 31 16:00:24 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\codegentemp\trobot6_cir2_2wd.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\codegentemp\trobot6_cir2_2wd.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\Libraly\trobot_libs\trobot_libs.cylib\motor_enc_v1_3\motor_enc_v1_3.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\Libraly\trobot_libs\trobot_libs.cylib\Direct_dual_8bPWM_v1_00\Direct_dual_8bPWM_v1_00.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  trobot6_cir2_2wd.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\trobot6_cir2_2wd.cyprj -dcpsoc3 -verilog trobot6_cir2_2wd.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Mar 31 16:00:25 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\codegentemp\trobot6_cir2_2wd.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\codegentemp\trobot6_cir2_2wd.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\Libraly\trobot_libs\trobot_libs.cylib\motor_enc_v1_3\motor_enc_v1_3.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\Libraly\trobot_libs\trobot_libs.cylib\Direct_dual_8bPWM_v1_00\Direct_dual_8bPWM_v1_00.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_2079
	Net_2080
	Net_2081
	\USBUART_1:dma_complete_0\
	\USBUART_1:Net_1922\
	\USBUART_1:dma_complete_1\
	\USBUART_1:Net_1921\
	\USBUART_1:dma_complete_2\
	\USBUART_1:Net_1920\
	\USBUART_1:dma_complete_3\
	\USBUART_1:Net_1919\
	\USBUART_1:dma_complete_4\
	\USBUART_1:Net_1918\
	\USBUART_1:dma_complete_5\
	\USBUART_1:Net_1917\
	\USBUART_1:dma_complete_6\
	\USBUART_1:Net_1916\
	\USBUART_1:dma_complete_7\
	\USBUART_1:Net_1915\
	\Timer_PWM:Net_260\
	Net_2390
	\Timer_PWM:TimerUDB:ctrl_ten\
	\Timer_PWM:TimerUDB:ctrl_cmode_0\
	\Timer_PWM:TimerUDB:ctrl_tmode_1\
	\Timer_PWM:TimerUDB:ctrl_tmode_0\
	\Timer_PWM:TimerUDB:ctrl_ic_1\
	\Timer_PWM:TimerUDB:ctrl_ic_0\
	Net_2393
	\Timer_PWM:Net_102\
	\Timer_PWM:Net_266\
	\Timer_cycle:Net_260\
	Net_2399
	\Timer_cycle:TimerUDB:ctrl_ten\
	\Timer_cycle:TimerUDB:ctrl_cmode_0\
	\Timer_cycle:TimerUDB:ctrl_tmode_1\
	\Timer_cycle:TimerUDB:ctrl_tmode_0\
	\Timer_cycle:TimerUDB:ctrl_ic_1\
	\Timer_cycle:TimerUDB:ctrl_ic_0\
	Net_2403
	\Timer_cycle:Net_102\
	\Timer_cycle:Net_266\
	\Timer_sub_cycle:Net_102\
	Net_15
	\SPIM_1:BSPIM:mosi_after_ld\
	\SPIM_1:BSPIM:so_send\
	\SPIM_1:BSPIM:mosi_fin\
	\SPIM_1:BSPIM:mosi_cpha_1\
	\SPIM_1:BSPIM:mosi_cpha_0\
	\SPIM_1:BSPIM:pre_mosi\
	\SPIM_1:BSPIM:dpcounter_zero\
	\SPIM_1:BSPIM:control_7\
	\SPIM_1:BSPIM:control_6\
	\SPIM_1:BSPIM:control_5\
	\SPIM_1:BSPIM:control_4\
	\SPIM_1:BSPIM:control_3\
	\SPIM_1:BSPIM:control_2\
	\SPIM_1:BSPIM:control_1\
	\SPIM_1:BSPIM:control_0\
	\SPIM_1:Net_294\
	Net_2468
	\SS0_B:control_out_2\
	Net_2125
	\SS0_B:control_out_3\
	Net_2129
	Net_2266
	Net_2160
	Net_2161
	Net_2162
	Net_2163
	Net_2184
	Net_2185
	Net_2186
	\WDT_detect_com_err:Net_260\
	Net_2353
	\WDT_detect_com_err:Net_53\
	\WDT_detect_com_err:TimerUDB:ctrl_ten\
	\WDT_detect_com_err:TimerUDB:ctrl_cmode_0\
	\WDT_detect_com_err:TimerUDB:ctrl_tmode_1\
	\WDT_detect_com_err:TimerUDB:ctrl_tmode_0\
	\WDT_detect_com_err:TimerUDB:ctrl_ic_1\
	\WDT_detect_com_err:TimerUDB:ctrl_ic_0\
	Net_2352
	\WDT_detect_com_err:TimerUDB:zeros_3\
	\WDT_detect_com_err:TimerUDB:zeros_2\
	\WDT_detect_com_err:Net_102\
	\WDT_detect_com_err:Net_266\
	\SPIM_2:BSPIM:mosi_after_ld\
	\SPIM_2:BSPIM:so_send\
	\SPIM_2:BSPIM:mosi_fin\
	\SPIM_2:BSPIM:mosi_cpha_1\
	\SPIM_2:BSPIM:mosi_cpha_0\
	\SPIM_2:BSPIM:pre_mosi\
	\SPIM_2:BSPIM:dpcounter_zero\
	\SPIM_2:BSPIM:control_7\
	\SPIM_2:BSPIM:control_6\
	\SPIM_2:BSPIM:control_5\
	\SPIM_2:BSPIM:control_4\
	\SPIM_2:BSPIM:control_3\
	\SPIM_2:BSPIM:control_2\
	\SPIM_2:BSPIM:control_1\
	\SPIM_2:BSPIM:control_0\
	\SPIM_2:Net_294\
	Net_2475
	\DEB_UART:BUART:reset_sr\
	Net_2592
	Net_2593
	\DEB_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\DEB_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\DEB_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\DEB_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_2588
	\DEB_UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\DEB_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\DEB_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\DEB_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\DEB_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\DEB_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\DEB_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\DEB_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\DEB_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\DEB_UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\DEB_UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\DEB_UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\DEB_UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\DEB_UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\DEB_UART:BUART:sRX:MODULE_5:lt\
	\DEB_UART:BUART:sRX:MODULE_5:eq\
	\DEB_UART:BUART:sRX:MODULE_5:gt\
	\DEB_UART:BUART:sRX:MODULE_5:gte\
	\DEB_UART:BUART:sRX:MODULE_5:lte\
	Net_2677
	\KeisokuTimer:Net_102\


Deleted 132 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \motor_contl_reg_0:rst\ to \motor_contl_reg_0:clk\
Aliasing zero to \motor_contl_reg_0:clk\
Aliasing one to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__PWMOUT1_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__CW1_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__CW0_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__BREAK1_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__BREAK0_net_0 to tmpOE__PWMOUT0_net_0
Aliasing \USBUART_1:tmpOE__Dm_net_0\ to tmpOE__PWMOUT0_net_0
Aliasing \USBUART_1:tmpOE__Dp_net_0\ to tmpOE__PWMOUT0_net_0
Aliasing Net_880 to \motor_contl_reg_0:clk\
Aliasing Net_538 to \motor_contl_reg_0:clk\
Aliasing tmpOE__P_out_net_3 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__P_out_net_2 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__P_out_net_1 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__P_out_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__motor1_b_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__motor1_a_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__motor0_a_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__motor0_b_net_0 to tmpOE__PWMOUT0_net_0
Aliasing \Timer_PWM:TimerUDB:ctrl_cmode_1\ to \motor_contl_reg_0:clk\
Aliasing \Timer_PWM:TimerUDB:trigger_enable\ to tmpOE__PWMOUT0_net_0
Aliasing Net_665 to tmpOE__PWMOUT0_net_0
Aliasing \Timer_PWM:TimerUDB:status_6\ to \motor_contl_reg_0:clk\
Aliasing \Timer_PWM:TimerUDB:status_5\ to \motor_contl_reg_0:clk\
Aliasing \Timer_PWM:TimerUDB:status_4\ to \motor_contl_reg_0:clk\
Aliasing \Timer_PWM:TimerUDB:status_0\ to \Timer_PWM:TimerUDB:tc_i\
Aliasing Net_724 to \motor_contl_reg_0:clk\
Aliasing Net_12 to \motor_contl_reg_0:clk\
Aliasing Net_622 to tmpOE__PWMOUT0_net_0
Aliasing Net_1246 to \motor_contl_reg_0:clk\
Aliasing \Direct_dual_8bPWM_0:Direct_dual_8bPWM:cs_addr_2\ to \motor_contl_reg_0:clk\
Aliasing \Direct_dual_8bPWM_0:Direct_dual_8bPWM:cs_addr_1\ to \motor_contl_reg_0:clk\
Aliasing \Timer_cycle:TimerUDB:ctrl_cmode_1\ to \motor_contl_reg_0:clk\
Aliasing \Timer_cycle:TimerUDB:trigger_enable\ to tmpOE__PWMOUT0_net_0
Aliasing \Timer_cycle:TimerUDB:status_6\ to \motor_contl_reg_0:clk\
Aliasing \Timer_cycle:TimerUDB:status_5\ to \motor_contl_reg_0:clk\
Aliasing \Timer_cycle:TimerUDB:status_4\ to \motor_contl_reg_0:clk\
Aliasing \Timer_cycle:TimerUDB:status_0\ to \Timer_cycle:TimerUDB:tc_i\
Aliasing Net_683 to \motor_contl_reg_0:clk\
Aliasing tmpOE__FirstLine_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__CycleStart_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__SubCycleStart_net_0 to tmpOE__PWMOUT0_net_0
Aliasing \ADC_SAR_1:vp_ctl_0\ to \motor_contl_reg_0:clk\
Aliasing \ADC_SAR_1:vp_ctl_2\ to \motor_contl_reg_0:clk\
Aliasing \ADC_SAR_1:vn_ctl_1\ to \motor_contl_reg_0:clk\
Aliasing \ADC_SAR_1:vn_ctl_3\ to \motor_contl_reg_0:clk\
Aliasing \ADC_SAR_1:vp_ctl_1\ to \motor_contl_reg_0:clk\
Aliasing \ADC_SAR_1:vp_ctl_3\ to \motor_contl_reg_0:clk\
Aliasing \ADC_SAR_1:vn_ctl_0\ to \motor_contl_reg_0:clk\
Aliasing \ADC_SAR_1:vn_ctl_2\ to \motor_contl_reg_0:clk\
Aliasing \ADC_SAR_1:soc\ to \motor_contl_reg_0:clk\
Aliasing \ADC_SAR_1:Net_381\ to \motor_contl_reg_0:clk\
Aliasing tmpOE__V_battery_net_0 to tmpOE__PWMOUT0_net_0
Aliasing \VDAC8_1:Net_83\ to \motor_contl_reg_0:clk\
Aliasing \VDAC8_1:Net_81\ to \motor_contl_reg_0:clk\
Aliasing \VDAC8_1:Net_82\ to \motor_contl_reg_0:clk\
Aliasing Net_1980 to \motor_contl_reg_0:clk\
Aliasing tmpOE__PIC_CS_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__P_out_1_net_1 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__P_out_1_net_0 to tmpOE__PWMOUT0_net_0
Aliasing \Timer_sub_cycle:Net_260\ to \motor_contl_reg_0:clk\
Aliasing tmpOE__P_out_2_net_1 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__P_out_2_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__SS0_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__MOSI_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__SCLK_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__MISO_net_0 to tmpOE__PWMOUT0_net_0
Aliasing \SPIM_1:BSPIM:pol_supprt\ to \motor_contl_reg_0:clk\
Aliasing \SPIM_1:BSPIM:tx_status_3\ to \SPIM_1:BSPIM:load_rx_data\
Aliasing \SPIM_1:BSPIM:tx_status_6\ to \motor_contl_reg_0:clk\
Aliasing \SPIM_1:BSPIM:tx_status_5\ to \motor_contl_reg_0:clk\
Aliasing \SPIM_1:BSPIM:rx_status_3\ to \motor_contl_reg_0:clk\
Aliasing \SPIM_1:BSPIM:rx_status_2\ to \motor_contl_reg_0:clk\
Aliasing \SPIM_1:BSPIM:rx_status_1\ to \motor_contl_reg_0:clk\
Aliasing \SPIM_1:BSPIM:rx_status_0\ to \motor_contl_reg_0:clk\
Aliasing \SPIM_1:Net_289\ to \motor_contl_reg_0:clk\
Aliasing \SS0_B:clk\ to \motor_contl_reg_0:clk\
Aliasing \SS0_B:rst\ to \motor_contl_reg_0:clk\
Aliasing \motor_en_reg:clk\ to \motor_contl_reg_0:clk\
Aliasing \motor_en_reg:rst\ to \motor_contl_reg_0:clk\
Aliasing Net_2336 to \motor_contl_reg_0:clk\
Aliasing Net_2337 to \motor_contl_reg_0:clk\
Aliasing Net_1994 to \motor_contl_reg_0:clk\
Aliasing Net_2153 to \motor_contl_reg_0:clk\
Aliasing Net_2152 to \motor_contl_reg_0:clk\
Aliasing Net_2156 to \motor_contl_reg_0:clk\
Aliasing tmpOE__DOF9_CS_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__MOTOR_EN_net_0 to tmpOE__PWMOUT0_net_0
Aliasing Net_2175 to \motor_contl_reg_0:clk\
Aliasing \Direct_dual_8bPWM_1:Direct_dual_8bPWM:cs_addr_2\ to \motor_contl_reg_0:clk\
Aliasing \Direct_dual_8bPWM_1:Direct_dual_8bPWM:cs_addr_1\ to \motor_contl_reg_0:clk\
Aliasing tmpOE__Dist6_PVM1_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__Dist_9_Detect_dwn_step_net_0 to tmpOE__PWMOUT0_net_0
Aliasing \motor_contl_reg_1:clk\ to \motor_contl_reg_0:clk\
Aliasing \motor_contl_reg_1:rst\ to \motor_contl_reg_0:clk\
Aliasing tmpOE__DRV_ENA_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__SS1_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__Dist0_FR_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__Dist1_Front_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__Dist2_FL_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__Dist3_Rear_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__BMP_SW0_RF_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__BMP_SW1_FR_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__BMP_SW2_FL_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__BMP_SW3_LF_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__BMP_SW4_LR_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__BMP_SW5_RL_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__BMP_SW6_RR_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__BMP_SW7_rightR_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__MOTOR_FAULT_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__EM_STOP_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__psoc_nop_net_0 to tmpOE__PWMOUT0_net_0
Aliasing \WDT_detect_com_err:TimerUDB:ctrl_cmode_1\ to \motor_contl_reg_0:clk\
Aliasing \WDT_detect_com_err:TimerUDB:trigger_enable\ to tmpOE__PWMOUT0_net_0
Aliasing \WDT_detect_com_err:TimerUDB:status_6\ to \motor_contl_reg_0:clk\
Aliasing \WDT_detect_com_err:TimerUDB:status_5\ to \motor_contl_reg_0:clk\
Aliasing \WDT_detect_com_err:TimerUDB:status_4\ to \motor_contl_reg_0:clk\
Aliasing \WDT_detect_com_err:TimerUDB:status_0\ to \WDT_detect_com_err:TimerUDB:tc_i\
Aliasing \SPIM_2:BSPIM:pol_supprt\ to tmpOE__PWMOUT0_net_0
Aliasing \SPIM_2:Net_244\ to \SPIM_1:Net_244\
Aliasing \SPIM_2:BSPIM:tx_status_3\ to \SPIM_2:BSPIM:load_rx_data\
Aliasing \SPIM_2:BSPIM:tx_status_6\ to \motor_contl_reg_0:clk\
Aliasing \SPIM_2:BSPIM:tx_status_5\ to \motor_contl_reg_0:clk\
Aliasing \SPIM_2:BSPIM:rx_status_3\ to \motor_contl_reg_0:clk\
Aliasing \SPIM_2:BSPIM:rx_status_2\ to \motor_contl_reg_0:clk\
Aliasing \SPIM_2:BSPIM:rx_status_1\ to \motor_contl_reg_0:clk\
Aliasing \SPIM_2:BSPIM:rx_status_0\ to \motor_contl_reg_0:clk\
Aliasing \SPIM_2:Net_289\ to \motor_contl_reg_0:clk\
Aliasing tmpOE__hu0_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__hv0_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__hw0_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__hu1_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__hv1_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__hw1_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__dist8_SW_DET_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__Dist4_PVM_CUR_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__Sonr_TRG_x4_net_0 to tmpOE__PWMOUT0_net_0
Aliasing \DEB_UART:BUART:tx_hd_send_break\ to \motor_contl_reg_0:clk\
Aliasing \DEB_UART:BUART:HalfDuplexSend\ to \motor_contl_reg_0:clk\
Aliasing \DEB_UART:BUART:FinalParityType_1\ to \motor_contl_reg_0:clk\
Aliasing \DEB_UART:BUART:FinalParityType_0\ to \motor_contl_reg_0:clk\
Aliasing \DEB_UART:BUART:FinalAddrMode_2\ to \motor_contl_reg_0:clk\
Aliasing \DEB_UART:BUART:FinalAddrMode_1\ to \motor_contl_reg_0:clk\
Aliasing \DEB_UART:BUART:FinalAddrMode_0\ to \motor_contl_reg_0:clk\
Aliasing \DEB_UART:BUART:tx_ctrl_mark\ to \motor_contl_reg_0:clk\
Aliasing \DEB_UART:BUART:tx_status_6\ to \motor_contl_reg_0:clk\
Aliasing \DEB_UART:BUART:tx_status_5\ to \motor_contl_reg_0:clk\
Aliasing \DEB_UART:BUART:tx_status_4\ to \motor_contl_reg_0:clk\
Aliasing \DEB_UART:BUART:rx_count7_bit8_wire\ to \motor_contl_reg_0:clk\
Aliasing \DEB_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PWMOUT0_net_0
Aliasing \DEB_UART:BUART:sRX:s23Poll:MODIN2_1\ to \DEB_UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \DEB_UART:BUART:sRX:s23Poll:MODIN2_0\ to \DEB_UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \DEB_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \motor_contl_reg_0:clk\
Aliasing \DEB_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__PWMOUT0_net_0
Aliasing \DEB_UART:BUART:sRX:s23Poll:MODIN3_1\ to \DEB_UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \DEB_UART:BUART:sRX:s23Poll:MODIN3_0\ to \DEB_UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \DEB_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__PWMOUT0_net_0
Aliasing \DEB_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \motor_contl_reg_0:clk\
Aliasing \DEB_UART:BUART:rx_status_1\ to \motor_contl_reg_0:clk\
Aliasing \DEB_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \motor_contl_reg_0:clk\
Aliasing \DEB_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \motor_contl_reg_0:clk\
Aliasing \DEB_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \motor_contl_reg_0:clk\
Aliasing \DEB_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \motor_contl_reg_0:clk\
Aliasing \DEB_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \motor_contl_reg_0:clk\
Aliasing \DEB_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \motor_contl_reg_0:clk\
Aliasing \DEB_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \motor_contl_reg_0:clk\
Aliasing \DEB_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__PWMOUT0_net_0
Aliasing \DEB_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__PWMOUT0_net_0
Aliasing \DEB_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \motor_contl_reg_0:clk\
Aliasing \DEB_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__PWMOUT0_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__PWMOUT0_net_0
Aliasing \KeisokuTimer:Net_260\ to \motor_contl_reg_0:clk\
Aliasing Net_2647 to \motor_contl_reg_0:clk\
Aliasing Net_2673 to tmpOE__PWMOUT0_net_0
Aliasing \motor_enc_1:re_load1\\D\ to \motor_enc_0:re_load1\\D\
Aliasing \Timer_PWM:TimerUDB:capture_last\\D\ to \motor_contl_reg_0:clk\
Aliasing \Timer_PWM:TimerUDB:hwEnable_reg\\D\ to \Timer_PWM:TimerUDB:run_mode\
Aliasing \Timer_PWM:TimerUDB:capture_out_reg_i\\D\ to \Timer_PWM:TimerUDB:capt_fifo_load_int\
Aliasing \Timer_cycle:TimerUDB:capture_last\\D\ to \motor_contl_reg_0:clk\
Aliasing \Timer_cycle:TimerUDB:hwEnable_reg\\D\ to \Timer_cycle:TimerUDB:run_mode\
Aliasing \Timer_cycle:TimerUDB:capture_out_reg_i\\D\ to \Timer_cycle:TimerUDB:capt_fifo_load_int\
Aliasing \SPIM_1:BSPIM:so_send_reg\\D\ to \motor_contl_reg_0:clk\
Aliasing \SPIM_1:BSPIM:mosi_pre_reg\\D\ to \motor_contl_reg_0:clk\
Aliasing \SPIM_1:BSPIM:dpcounter_one_reg\\D\ to \SPIM_1:BSPIM:load_rx_data\
Aliasing \SPIM_1:BSPIM:ld_ident\\D\ to \motor_contl_reg_0:clk\
Aliasing \motor_enc_2:re_load1\\D\ to \motor_enc_0:re_load1\\D\
Aliasing \motor_enc_3:re_load1\\D\ to \motor_enc_0:re_load1\\D\
Aliasing \WDT_detect_com_err:TimerUDB:capture_last\\D\ to \motor_contl_reg_0:clk\
Aliasing \WDT_detect_com_err:TimerUDB:capture_out_reg_i\\D\ to \WDT_detect_com_err:TimerUDB:capt_fifo_load_int\
Aliasing \SPIM_2:BSPIM:so_send_reg\\D\ to \motor_contl_reg_0:clk\
Aliasing \SPIM_2:BSPIM:mosi_pre_reg\\D\ to \motor_contl_reg_0:clk\
Aliasing \SPIM_2:BSPIM:dpcounter_one_reg\\D\ to \SPIM_2:BSPIM:load_rx_data\
Aliasing \SPIM_2:BSPIM:ld_ident\\D\ to \motor_contl_reg_0:clk\
Aliasing \DEB_UART:BUART:reset_reg\\D\ to \motor_contl_reg_0:clk\
Aliasing \DEB_UART:BUART:rx_break_status\\D\ to \motor_contl_reg_0:clk\
Removing Lhs of wire \motor_contl_reg_0:rst\[1] = \motor_contl_reg_0:clk\[0]
Removing Rhs of wire Net_1217[2] = \motor_contl_reg_0:control_out_0\[3]
Removing Rhs of wire Net_1217[2] = \motor_contl_reg_0:control_0\[26]
Removing Rhs of wire Net_1235[4] = \motor_contl_reg_0:control_out_1\[5]
Removing Rhs of wire Net_1235[4] = \motor_contl_reg_0:control_1\[25]
Removing Rhs of wire Net_1213[6] = \motor_contl_reg_0:control_out_2\[7]
Removing Rhs of wire Net_1213[6] = \motor_contl_reg_0:control_2\[24]
Removing Rhs of wire Net_1234[8] = \motor_contl_reg_0:control_out_3\[9]
Removing Rhs of wire Net_1234[8] = \motor_contl_reg_0:control_3\[23]
Removing Rhs of wire Net_1216[10] = \motor_contl_reg_0:control_out_4\[11]
Removing Rhs of wire Net_1216[10] = \motor_contl_reg_0:control_4\[22]
Removing Rhs of wire zero[33] = \motor_contl_reg_0:clk\[0]
Removing Lhs of wire one[34] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__PWMOUT1_net_0[37] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__CW1_net_0[44] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__CW0_net_0[51] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__BREAK1_net_0[58] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__BREAK0_net_0[65] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire \USBUART_1:tmpOE__Dm_net_0\[74] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire \USBUART_1:tmpOE__Dp_net_0\[81] = tmpOE__PWMOUT0_net_0[28]
Removing Rhs of wire Net_522[133] = \Timer_sub_cycle:Net_57\[710]
Removing Rhs of wire cycle_start_sig[148] = \Timer_cycle:Net_53\[510]
Removing Rhs of wire cycle_start_sig[148] = \Timer_cycle:TimerUDB:tc_reg_i\[543]
Removing Lhs of wire Net_880[156] = zero[33]
Removing Lhs of wire Net_538[257] = zero[33]
Removing Lhs of wire tmpOE__P_out_net_3[339] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__P_out_net_2[340] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__P_out_net_1[341] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__P_out_net_0[342] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__motor1_b_net_0[354] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__motor1_a_net_0[359] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__motor0_a_net_0[364] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__motor0_b_net_0[369] = tmpOE__PWMOUT0_net_0[28]
Removing Rhs of wire Net_2112[376] = \Timer_PWM:Net_53\[377]
Removing Rhs of wire Net_2112[376] = \Timer_PWM:TimerUDB:tc_reg_i\[409]
Removing Lhs of wire \Timer_PWM:TimerUDB:ctrl_enable\[391] = \Timer_PWM:TimerUDB:control_7\[383]
Removing Lhs of wire \Timer_PWM:TimerUDB:ctrl_cmode_1\[393] = zero[33]
Removing Rhs of wire \Timer_PWM:TimerUDB:timer_enable\[402] = \Timer_PWM:TimerUDB:runmode_enable\[415]
Removing Rhs of wire \Timer_PWM:TimerUDB:run_mode\[403] = \Timer_PWM:TimerUDB:hwEnable\[404]
Removing Lhs of wire \Timer_PWM:TimerUDB:trigger_enable\[406] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire \Timer_PWM:TimerUDB:tc_i\[408] = \Timer_PWM:TimerUDB:status_tc\[405]
Removing Lhs of wire Net_665[411] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire \Timer_PWM:TimerUDB:capt_fifo_load_int\[414] = \Timer_PWM:TimerUDB:capt_fifo_load\[401]
Removing Lhs of wire \Timer_PWM:TimerUDB:status_6\[417] = zero[33]
Removing Lhs of wire \Timer_PWM:TimerUDB:status_5\[418] = zero[33]
Removing Lhs of wire \Timer_PWM:TimerUDB:status_4\[419] = zero[33]
Removing Lhs of wire \Timer_PWM:TimerUDB:status_0\[420] = \Timer_PWM:TimerUDB:status_tc\[405]
Removing Lhs of wire \Timer_PWM:TimerUDB:status_1\[421] = \Timer_PWM:TimerUDB:capt_fifo_load\[401]
Removing Rhs of wire \Timer_PWM:TimerUDB:status_2\[422] = \Timer_PWM:TimerUDB:fifo_full\[423]
Removing Rhs of wire \Timer_PWM:TimerUDB:status_3\[424] = \Timer_PWM:TimerUDB:fifo_nempty\[425]
Removing Lhs of wire Net_724[427] = zero[33]
Removing Lhs of wire \Timer_PWM:TimerUDB:cs_addr_2\[428] = zero[33]
Removing Lhs of wire \Timer_PWM:TimerUDB:cs_addr_1\[429] = \Timer_PWM:TimerUDB:trig_reg\[416]
Removing Lhs of wire \Timer_PWM:TimerUDB:cs_addr_0\[430] = \Timer_PWM:TimerUDB:per_zero\[407]
Removing Lhs of wire Net_12[464] = zero[33]
Removing Lhs of wire Net_622[465] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire Net_1246[475] = zero[33]
Removing Lhs of wire \Direct_dual_8bPWM_0:Direct_dual_8bPWM:cs_addr_2\[476] = zero[33]
Removing Lhs of wire \Direct_dual_8bPWM_0:Direct_dual_8bPWM:cs_addr_1\[477] = zero[33]
Removing Rhs of wire SubCycleClk[512] = \Timer_sub_cycle:Net_51\[708]
Removing Lhs of wire \Timer_cycle:TimerUDB:ctrl_enable\[525] = \Timer_cycle:TimerUDB:control_7\[517]
Removing Lhs of wire \Timer_cycle:TimerUDB:ctrl_cmode_1\[527] = zero[33]
Removing Rhs of wire \Timer_cycle:TimerUDB:timer_enable\[536] = \Timer_cycle:TimerUDB:runmode_enable\[548]
Removing Rhs of wire \Timer_cycle:TimerUDB:run_mode\[537] = \Timer_cycle:TimerUDB:hwEnable\[538]
Removing Lhs of wire \Timer_cycle:TimerUDB:run_mode\[537] = \Timer_cycle:TimerUDB:control_7\[517]
Removing Lhs of wire \Timer_cycle:TimerUDB:trigger_enable\[540] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire \Timer_cycle:TimerUDB:tc_i\[542] = \Timer_cycle:TimerUDB:status_tc\[539]
Removing Lhs of wire \Timer_cycle:TimerUDB:capt_fifo_load_int\[547] = \Timer_cycle:TimerUDB:capt_fifo_load\[535]
Removing Lhs of wire \Timer_cycle:TimerUDB:status_6\[550] = zero[33]
Removing Lhs of wire \Timer_cycle:TimerUDB:status_5\[551] = zero[33]
Removing Lhs of wire \Timer_cycle:TimerUDB:status_4\[552] = zero[33]
Removing Lhs of wire \Timer_cycle:TimerUDB:status_0\[553] = \Timer_cycle:TimerUDB:status_tc\[539]
Removing Lhs of wire \Timer_cycle:TimerUDB:status_1\[554] = \Timer_cycle:TimerUDB:capt_fifo_load\[535]
Removing Rhs of wire \Timer_cycle:TimerUDB:status_2\[555] = \Timer_cycle:TimerUDB:fifo_full\[556]
Removing Rhs of wire \Timer_cycle:TimerUDB:status_3\[557] = \Timer_cycle:TimerUDB:fifo_nempty\[558]
Removing Lhs of wire Net_683[560] = zero[33]
Removing Lhs of wire \Timer_cycle:TimerUDB:cs_addr_2\[561] = zero[33]
Removing Lhs of wire \Timer_cycle:TimerUDB:cs_addr_1\[562] = \Timer_cycle:TimerUDB:trig_reg\[549]
Removing Lhs of wire \Timer_cycle:TimerUDB:cs_addr_0\[563] = \Timer_cycle:TimerUDB:per_zero\[541]
Removing Lhs of wire tmpOE__FirstLine_net_0[597] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__CycleStart_net_0[603] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__SubCycleStart_net_0[609] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_0\[619] = zero[33]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_2\[620] = zero[33]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_1\[621] = zero[33]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_3\[622] = zero[33]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_1\[623] = zero[33]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_3\[624] = zero[33]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_0\[625] = zero[33]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_2\[626] = zero[33]
Removing Rhs of wire \ADC_SAR_1:Net_188\[629] = \ADC_SAR_1:Net_221\[630]
Removing Lhs of wire \ADC_SAR_1:soc\[636] = zero[33]
Removing Lhs of wire \ADC_SAR_1:Net_381\[661] = zero[33]
Removing Lhs of wire tmpOE__V_battery_net_0[672] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire \VDAC8_1:Net_83\[678] = zero[33]
Removing Lhs of wire \VDAC8_1:Net_81\[679] = zero[33]
Removing Lhs of wire \VDAC8_1:Net_82\[680] = zero[33]
Removing Lhs of wire Net_1980[683] = zero[33]
Removing Rhs of wire Net_1982[685] = \WDT_detect_com_err:Net_55\[1365]
Removing Rhs of wire Net_2501[687] = \SS0_B:control_out_4\[911]
Removing Rhs of wire Net_2501[687] = \SS0_B:control_4\[922]
Removing Lhs of wire tmpOE__PIC_CS_net_0[690] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__P_out_1_net_1[697] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__P_out_1_net_0[698] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire \Timer_sub_cycle:Net_260\[706] = zero[33]
Removing Lhs of wire \Timer_sub_cycle:Net_266\[707] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__P_out_2_net_1[713] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__P_out_2_net_0[714] = tmpOE__PWMOUT0_net_0[28]
Removing Rhs of wire Net_30[722] = \SS0_B:control_out_0\[904]
Removing Rhs of wire Net_30[722] = \SS0_B:control_0\[926]
Removing Lhs of wire tmpOE__SS0_net_0[725] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__MOSI_net_0[731] = tmpOE__PWMOUT0_net_0[28]
Removing Rhs of wire Net_2519[732] = \mux_1:tmp__mux_1_reg\[1604]
Removing Lhs of wire tmpOE__SCLK_net_0[738] = tmpOE__PWMOUT0_net_0[28]
Removing Rhs of wire Net_2518[739] = \mux_2:tmp__mux_2_reg\[1606]
Removing Lhs of wire tmpOE__MISO_net_0[745] = tmpOE__PWMOUT0_net_0[28]
Removing Rhs of wire \SPIM_1:Net_276\[751] = \SPIM_1:Net_288\[752]
Removing Rhs of wire \SPIM_1:BSPIM:load_rx_data\[756] = \SPIM_1:BSPIM:dpcounter_one\[757]
Removing Lhs of wire \SPIM_1:BSPIM:pol_supprt\[758] = zero[33]
Removing Lhs of wire \SPIM_1:BSPIM:miso_to_dp\[759] = \SPIM_1:Net_244\[760]
Removing Lhs of wire \SPIM_1:Net_244\[760] = Net_13[746]
Removing Rhs of wire Net_2521[764] = \SPIM_1:BSPIM:mosi_reg\[765]
Removing Rhs of wire \SPIM_1:BSPIM:mosi_from_dp\[771] = \SPIM_1:BSPIM:mosi_from_dpL\[884]
Removing Rhs of wire \SPIM_1:BSPIM:tx_status_1\[786] = \SPIM_1:BSPIM:dpMOSI_fifo_empty\[787]
Removing Rhs of wire \SPIM_1:BSPIM:tx_status_2\[788] = \SPIM_1:BSPIM:dpMOSI_fifo_not_full\[789]
Removing Lhs of wire \SPIM_1:BSPIM:tx_status_3\[790] = \SPIM_1:BSPIM:load_rx_data\[756]
Removing Rhs of wire \SPIM_1:BSPIM:rx_status_4\[792] = \SPIM_1:BSPIM:dpMISO_fifo_full\[793]
Removing Rhs of wire \SPIM_1:BSPIM:rx_status_5\[794] = \SPIM_1:BSPIM:dpMISO_fifo_not_empty\[795]
Removing Lhs of wire \SPIM_1:BSPIM:tx_status_6\[797] = zero[33]
Removing Lhs of wire \SPIM_1:BSPIM:tx_status_5\[798] = zero[33]
Removing Lhs of wire \SPIM_1:BSPIM:rx_status_3\[799] = zero[33]
Removing Lhs of wire \SPIM_1:BSPIM:rx_status_2\[800] = zero[33]
Removing Lhs of wire \SPIM_1:BSPIM:rx_status_1\[801] = zero[33]
Removing Lhs of wire \SPIM_1:BSPIM:rx_status_0\[802] = zero[33]
Removing Lhs of wire \SPIM_1:Net_273\[813] = zero[33]
Removing Lhs of wire \SPIM_1:Net_289\[901] = zero[33]
Removing Lhs of wire \SS0_B:clk\[902] = zero[33]
Removing Lhs of wire \SS0_B:rst\[903] = zero[33]
Removing Rhs of wire Net_2124[905] = \SS0_B:control_out_1\[906]
Removing Rhs of wire Net_2124[905] = \SS0_B:control_1\[925]
Removing Rhs of wire Net_2133[912] = \SS0_B:control_out_5\[913]
Removing Rhs of wire Net_2133[912] = \SS0_B:control_5\[921]
Removing Rhs of wire Net_2128[914] = \SS0_B:control_out_6\[915]
Removing Rhs of wire Net_2128[914] = \SS0_B:control_6\[920]
Removing Lhs of wire \motor_en_reg:clk\[927] = zero[33]
Removing Lhs of wire \motor_en_reg:rst\[928] = zero[33]
Removing Rhs of wire Net_1398[929] = \motor_en_reg:control_out_0\[930]
Removing Rhs of wire Net_1398[929] = \motor_en_reg:control_0\[953]
Removing Rhs of wire Net_2295[931] = \motor_en_reg:control_out_1\[932]
Removing Rhs of wire Net_2295[931] = \motor_en_reg:control_1\[952]
Removing Rhs of wire Net_2318[933] = \motor_en_reg:control_out_2\[934]
Removing Rhs of wire Net_2318[933] = \motor_en_reg:control_2\[951]
Removing Lhs of wire Net_2336[955] = zero[33]
Removing Lhs of wire Net_2337[961] = zero[33]
Removing Lhs of wire Net_1994[974] = zero[33]
Removing Lhs of wire Net_2153[1055] = zero[33]
Removing Lhs of wire Net_2152[1056] = zero[33]
Removing Lhs of wire Net_2156[1075] = zero[33]
Removing Lhs of wire tmpOE__DOF9_CS_net_0[1157] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__MOTOR_EN_net_0[1163] = tmpOE__PWMOUT0_net_0[28]
Removing Rhs of wire Net_2181[1169] = \motor_contl_reg_1:control_out_0\[1232]
Removing Rhs of wire Net_2181[1169] = \motor_contl_reg_1:control_0\[1251]
Removing Rhs of wire Net_2177[1171] = \motor_contl_reg_1:control_out_1\[1233]
Removing Rhs of wire Net_2177[1171] = \motor_contl_reg_1:control_1\[1250]
Removing Rhs of wire Net_2178[1172] = \motor_contl_reg_1:control_out_2\[1234]
Removing Rhs of wire Net_2178[1172] = \motor_contl_reg_1:control_2\[1249]
Removing Rhs of wire Net_2179[1175] = \motor_contl_reg_1:control_out_3\[1235]
Removing Rhs of wire Net_2179[1175] = \motor_contl_reg_1:control_3\[1248]
Removing Rhs of wire Net_2180[1176] = \motor_contl_reg_1:control_out_4\[1236]
Removing Rhs of wire Net_2180[1176] = \motor_contl_reg_1:control_4\[1247]
Removing Lhs of wire Net_2175[1186] = zero[33]
Removing Lhs of wire \Direct_dual_8bPWM_1:Direct_dual_8bPWM:cs_addr_2\[1187] = zero[33]
Removing Lhs of wire \Direct_dual_8bPWM_1:Direct_dual_8bPWM:cs_addr_1\[1188] = zero[33]
Removing Lhs of wire tmpOE__Dist6_PVM1_net_0[1219] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__Dist_9_Detect_dwn_step_net_0[1225] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire \motor_contl_reg_1:clk\[1230] = zero[33]
Removing Lhs of wire \motor_contl_reg_1:rst\[1231] = zero[33]
Removing Lhs of wire tmpOE__DRV_ENA_net_0[1253] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__SS1_net_0[1260] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__Dist0_FR_net_0[1266] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__Dist1_Front_net_0[1272] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__Dist2_FL_net_0[1278] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__Dist3_Rear_net_0[1284] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire \BMP_SW:status_7\[1289] = Net_2200_7[1290]
Removing Lhs of wire \BMP_SW:status_6\[1291] = Net_2200_6[1292]
Removing Lhs of wire \BMP_SW:status_5\[1293] = Net_2200_5[1294]
Removing Lhs of wire \BMP_SW:status_4\[1295] = Net_2200_4[1296]
Removing Lhs of wire \BMP_SW:status_3\[1297] = Net_2200_3[1298]
Removing Lhs of wire \BMP_SW:status_2\[1299] = Net_2200_2[1300]
Removing Lhs of wire \BMP_SW:status_1\[1301] = Net_2200_1[1302]
Removing Lhs of wire \BMP_SW:status_0\[1303] = Net_2200_0[1304]
Removing Lhs of wire tmpOE__BMP_SW0_RF_net_0[1307] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__BMP_SW1_FR_net_0[1312] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__BMP_SW2_FL_net_0[1317] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__BMP_SW3_LF_net_0[1322] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__BMP_SW4_LR_net_0[1327] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__BMP_SW5_RL_net_0[1332] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__BMP_SW6_RR_net_0[1337] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__BMP_SW7_rightR_net_0[1342] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__MOTOR_FAULT_net_0[1347] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__EM_STOP_net_0[1353] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__psoc_nop_net_0[1359] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire \WDT_detect_com_err:TimerUDB:ctrl_enable\[1381] = \WDT_detect_com_err:TimerUDB:control_7\[1373]
Removing Lhs of wire \WDT_detect_com_err:TimerUDB:ctrl_cmode_1\[1383] = zero[33]
Removing Rhs of wire \WDT_detect_com_err:TimerUDB:timer_enable\[1392] = \WDT_detect_com_err:TimerUDB:runmode_enable\[1404]
Removing Rhs of wire \WDT_detect_com_err:TimerUDB:run_mode\[1393] = \WDT_detect_com_err:TimerUDB:hwEnable_reg\[1394]
Removing Lhs of wire \WDT_detect_com_err:TimerUDB:trigger_enable\[1396] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire \WDT_detect_com_err:TimerUDB:tc_i\[1398] = \WDT_detect_com_err:TimerUDB:status_tc\[1395]
Removing Lhs of wire \WDT_detect_com_err:TimerUDB:hwEnable\[1400] = \WDT_detect_com_err:TimerUDB:control_7\[1373]
Removing Lhs of wire \WDT_detect_com_err:TimerUDB:capt_fifo_load_int\[1403] = \WDT_detect_com_err:TimerUDB:capt_fifo_load\[1391]
Removing Lhs of wire \WDT_detect_com_err:TimerUDB:status_6\[1407] = zero[33]
Removing Lhs of wire \WDT_detect_com_err:TimerUDB:status_5\[1408] = zero[33]
Removing Lhs of wire \WDT_detect_com_err:TimerUDB:status_4\[1409] = zero[33]
Removing Lhs of wire \WDT_detect_com_err:TimerUDB:status_0\[1410] = \WDT_detect_com_err:TimerUDB:status_tc\[1395]
Removing Lhs of wire \WDT_detect_com_err:TimerUDB:status_1\[1411] = \WDT_detect_com_err:TimerUDB:capt_fifo_load\[1391]
Removing Rhs of wire \WDT_detect_com_err:TimerUDB:status_2\[1412] = \WDT_detect_com_err:TimerUDB:fifo_full\[1413]
Removing Rhs of wire \WDT_detect_com_err:TimerUDB:status_3\[1414] = \WDT_detect_com_err:TimerUDB:fifo_nempty\[1415]
Removing Lhs of wire \WDT_detect_com_err:TimerUDB:cs_addr_2\[1417] = zero[33]
Removing Lhs of wire \WDT_detect_com_err:TimerUDB:cs_addr_1\[1418] = \WDT_detect_com_err:TimerUDB:trig_reg\[1406]
Removing Lhs of wire \WDT_detect_com_err:TimerUDB:cs_addr_0\[1419] = \WDT_detect_com_err:TimerUDB:per_zero\[1397]
Removing Rhs of wire \SPIM_2:Net_276\[1502] = \SPIM_2:Net_288\[1503]
Removing Rhs of wire \SPIM_2:BSPIM:load_rx_data\[1507] = \SPIM_2:BSPIM:dpcounter_one\[1508]
Removing Lhs of wire \SPIM_2:BSPIM:pol_supprt\[1509] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire \SPIM_2:BSPIM:miso_to_dp\[1510] = Net_13[746]
Removing Lhs of wire \SPIM_2:Net_244\[1511] = Net_13[746]
Removing Rhs of wire Net_2505[1515] = \SPIM_2:BSPIM:mosi_reg\[1516]
Removing Rhs of wire \SPIM_2:BSPIM:tx_status_1\[1537] = \SPIM_2:BSPIM:dpMOSI_fifo_empty\[1538]
Removing Rhs of wire \SPIM_2:BSPIM:tx_status_2\[1539] = \SPIM_2:BSPIM:dpMOSI_fifo_not_full\[1540]
Removing Lhs of wire \SPIM_2:BSPIM:tx_status_3\[1541] = \SPIM_2:BSPIM:load_rx_data\[1507]
Removing Rhs of wire \SPIM_2:BSPIM:rx_status_4\[1543] = \SPIM_2:BSPIM:dpMISO_fifo_full\[1544]
Removing Rhs of wire \SPIM_2:BSPIM:rx_status_5\[1545] = \SPIM_2:BSPIM:dpMISO_fifo_not_empty\[1546]
Removing Lhs of wire \SPIM_2:BSPIM:tx_status_6\[1548] = zero[33]
Removing Lhs of wire \SPIM_2:BSPIM:tx_status_5\[1549] = zero[33]
Removing Lhs of wire \SPIM_2:BSPIM:rx_status_3\[1550] = zero[33]
Removing Lhs of wire \SPIM_2:BSPIM:rx_status_2\[1551] = zero[33]
Removing Lhs of wire \SPIM_2:BSPIM:rx_status_1\[1552] = zero[33]
Removing Lhs of wire \SPIM_2:BSPIM:rx_status_0\[1553] = zero[33]
Removing Lhs of wire \SPIM_2:Net_273\[1564] = zero[33]
Removing Lhs of wire \SPIM_2:Net_289\[1603] = zero[33]
Removing Lhs of wire tmpOE__hu0_net_0[1608] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__hv0_net_0[1615] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__hw0_net_0[1622] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__hu1_net_0[1629] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__hv1_net_0[1635] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__hw1_net_0[1642] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__dist8_SW_DET_net_0[1649] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__Dist4_PVM_CUR_net_0[1655] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__Sonr_TRG_x4_net_0[1661] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire \DEB_UART:Net_61\[1671] = \DEB_UART:Net_9\[1670]
Removing Lhs of wire \DEB_UART:BUART:tx_hd_send_break\[1675] = zero[33]
Removing Lhs of wire \DEB_UART:BUART:HalfDuplexSend\[1676] = zero[33]
Removing Lhs of wire \DEB_UART:BUART:FinalParityType_1\[1677] = zero[33]
Removing Lhs of wire \DEB_UART:BUART:FinalParityType_0\[1678] = zero[33]
Removing Lhs of wire \DEB_UART:BUART:FinalAddrMode_2\[1679] = zero[33]
Removing Lhs of wire \DEB_UART:BUART:FinalAddrMode_1\[1680] = zero[33]
Removing Lhs of wire \DEB_UART:BUART:FinalAddrMode_0\[1681] = zero[33]
Removing Lhs of wire \DEB_UART:BUART:tx_ctrl_mark\[1682] = zero[33]
Removing Rhs of wire \DEB_UART:BUART:tx_bitclk_enable_pre\[1694] = \DEB_UART:BUART:tx_bitclk_dp\[1730]
Removing Lhs of wire \DEB_UART:BUART:tx_counter_tc\[1740] = \DEB_UART:BUART:tx_counter_dp\[1731]
Removing Lhs of wire \DEB_UART:BUART:tx_status_6\[1741] = zero[33]
Removing Lhs of wire \DEB_UART:BUART:tx_status_5\[1742] = zero[33]
Removing Lhs of wire \DEB_UART:BUART:tx_status_4\[1743] = zero[33]
Removing Lhs of wire \DEB_UART:BUART:tx_status_1\[1745] = \DEB_UART:BUART:tx_fifo_empty\[1708]
Removing Lhs of wire \DEB_UART:BUART:tx_status_3\[1747] = \DEB_UART:BUART:tx_fifo_notfull\[1707]
Removing Lhs of wire \DEB_UART:BUART:rx_count7_bit8_wire\[1807] = zero[33]
Removing Lhs of wire \DEB_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[1815] = \DEB_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[1826]
Removing Lhs of wire \DEB_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[1817] = \DEB_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[1827]
Removing Lhs of wire \DEB_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[1818] = \DEB_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[1843]
Removing Lhs of wire \DEB_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[1819] = \DEB_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[1857]
Removing Lhs of wire \DEB_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[1820] = \DEB_UART:BUART:sRX:s23Poll:MODIN1_1\[1821]
Removing Lhs of wire \DEB_UART:BUART:sRX:s23Poll:MODIN1_1\[1821] = \DEB_UART:BUART:pollcount_1\[1813]
Removing Lhs of wire \DEB_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[1822] = \DEB_UART:BUART:sRX:s23Poll:MODIN1_0\[1823]
Removing Lhs of wire \DEB_UART:BUART:sRX:s23Poll:MODIN1_0\[1823] = \DEB_UART:BUART:pollcount_0\[1816]
Removing Lhs of wire \DEB_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[1829] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire \DEB_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[1830] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire \DEB_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[1831] = \DEB_UART:BUART:pollcount_1\[1813]
Removing Lhs of wire \DEB_UART:BUART:sRX:s23Poll:MODIN2_1\[1832] = \DEB_UART:BUART:pollcount_1\[1813]
Removing Lhs of wire \DEB_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[1833] = \DEB_UART:BUART:pollcount_0\[1816]
Removing Lhs of wire \DEB_UART:BUART:sRX:s23Poll:MODIN2_0\[1834] = \DEB_UART:BUART:pollcount_0\[1816]
Removing Lhs of wire \DEB_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[1835] = zero[33]
Removing Lhs of wire \DEB_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[1836] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire \DEB_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[1837] = \DEB_UART:BUART:pollcount_1\[1813]
Removing Lhs of wire \DEB_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[1838] = \DEB_UART:BUART:pollcount_0\[1816]
Removing Lhs of wire \DEB_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[1839] = zero[33]
Removing Lhs of wire \DEB_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[1840] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire \DEB_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[1845] = \DEB_UART:BUART:pollcount_1\[1813]
Removing Lhs of wire \DEB_UART:BUART:sRX:s23Poll:MODIN3_1\[1846] = \DEB_UART:BUART:pollcount_1\[1813]
Removing Lhs of wire \DEB_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[1847] = \DEB_UART:BUART:pollcount_0\[1816]
Removing Lhs of wire \DEB_UART:BUART:sRX:s23Poll:MODIN3_0\[1848] = \DEB_UART:BUART:pollcount_0\[1816]
Removing Lhs of wire \DEB_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[1849] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire \DEB_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[1850] = zero[33]
Removing Lhs of wire \DEB_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[1851] = \DEB_UART:BUART:pollcount_1\[1813]
Removing Lhs of wire \DEB_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[1852] = \DEB_UART:BUART:pollcount_0\[1816]
Removing Lhs of wire \DEB_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[1853] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire \DEB_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[1854] = zero[33]
Removing Lhs of wire \DEB_UART:BUART:rx_status_1\[1861] = zero[33]
Removing Rhs of wire \DEB_UART:BUART:rx_status_2\[1862] = \DEB_UART:BUART:rx_parity_error_status\[1863]
Removing Rhs of wire \DEB_UART:BUART:rx_status_3\[1864] = \DEB_UART:BUART:rx_stop_bit_error\[1865]
Removing Lhs of wire \DEB_UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[1875] = \DEB_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[1924]
Removing Lhs of wire \DEB_UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[1879] = \DEB_UART:BUART:sRX:MODULE_5:g1:a0:xneq\[1946]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[1880] = zero[33]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[1881] = zero[33]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[1882] = zero[33]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[1883] = \DEB_UART:BUART:sRX:MODIN4_6\[1884]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODIN4_6\[1884] = \DEB_UART:BUART:rx_count_6\[1802]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[1885] = \DEB_UART:BUART:sRX:MODIN4_5\[1886]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODIN4_5\[1886] = \DEB_UART:BUART:rx_count_5\[1803]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[1887] = \DEB_UART:BUART:sRX:MODIN4_4\[1888]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODIN4_4\[1888] = \DEB_UART:BUART:rx_count_4\[1804]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[1889] = \DEB_UART:BUART:sRX:MODIN4_3\[1890]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODIN4_3\[1890] = \DEB_UART:BUART:rx_count_3\[1805]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[1891] = zero[33]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[1892] = zero[33]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[1893] = zero[33]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[1894] = zero[33]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[1895] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[1896] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[1897] = zero[33]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[1898] = zero[33]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[1899] = zero[33]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[1900] = zero[33]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[1901] = \DEB_UART:BUART:rx_count_6\[1802]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[1902] = \DEB_UART:BUART:rx_count_5\[1803]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[1903] = \DEB_UART:BUART:rx_count_4\[1804]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[1904] = \DEB_UART:BUART:rx_count_3\[1805]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[1905] = zero[33]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[1906] = zero[33]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[1907] = zero[33]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[1908] = zero[33]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[1909] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[1910] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[1911] = zero[33]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[1926] = \DEB_UART:BUART:rx_postpoll\[1761]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[1927] = \DEB_UART:BUART:rx_parity_bit\[1878]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[1928] = \DEB_UART:BUART:rx_postpoll\[1761]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[1929] = \DEB_UART:BUART:rx_parity_bit\[1878]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[1930] = \DEB_UART:BUART:rx_postpoll\[1761]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[1931] = \DEB_UART:BUART:rx_parity_bit\[1878]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[1933] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[1934] = \DEB_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[1932]
Removing Lhs of wire \DEB_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[1935] = \DEB_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[1932]
Removing Lhs of wire tmpOE__Rx_1_net_0[1957] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire tmpOE__Tx_1_net_0[1963] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire \KeisokuTimer:Net_260\[1970] = zero[33]
Removing Lhs of wire \KeisokuTimer:Net_266\[1971] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire Net_2647[1972] = zero[33]
Removing Rhs of wire Net_2667[1976] = \KeisokuTimer:Net_57\[1975]
Removing Lhs of wire Net_2673[1979] = tmpOE__PWMOUT0_net_0[28]
Removing Lhs of wire \motor_enc_0:a1\\D\[1985] = Net_2322[136]
Removing Lhs of wire \motor_enc_0:a2\\D\[1986] = \motor_enc_0:a1\[135]
Removing Lhs of wire \motor_enc_0:a3\\D\[1987] = \motor_enc_0:a2\[137]
Removing Lhs of wire \motor_enc_0:a_sync\\D\[1988] = \motor_enc_0:a_sync_c\[140]
Removing Lhs of wire \motor_enc_0:b1\\D\[1989] = Net_535[142]
Removing Lhs of wire \motor_enc_0:b2\\D\[1990] = \motor_enc_0:b1\[141]
Removing Lhs of wire \motor_enc_0:b3\\D\[1991] = \motor_enc_0:b2\[143]
Removing Lhs of wire \motor_enc_0:b_sync\\D\[1992] = \motor_enc_0:b_sync_c\[146]
Removing Lhs of wire \motor_enc_0:re_load1\\D\[1993] = cycle_start_sig[148]
Removing Lhs of wire \motor_enc_0:re_load2\\D\[1994] = \motor_enc_0:re_load1\[147]
Removing Lhs of wire \motor_enc_0:re_load_sync\\D\[1995] = \motor_enc_0:re_load_sync_c\[151]
Removing Lhs of wire \motor_enc_1:a1\\D\[1999] = Net_2326[238]
Removing Lhs of wire \motor_enc_1:a2\\D\[2000] = \motor_enc_1:a1\[237]
Removing Lhs of wire \motor_enc_1:a3\\D\[2001] = \motor_enc_1:a2\[239]
Removing Lhs of wire \motor_enc_1:a_sync\\D\[2002] = \motor_enc_1:a_sync_c\[242]
Removing Lhs of wire \motor_enc_1:b1\\D\[2003] = Net_2327[244]
Removing Lhs of wire \motor_enc_1:b2\\D\[2004] = \motor_enc_1:b1\[243]
Removing Lhs of wire \motor_enc_1:b3\\D\[2005] = \motor_enc_1:b2\[245]
Removing Lhs of wire \motor_enc_1:b_sync\\D\[2006] = \motor_enc_1:b_sync_c\[248]
Removing Lhs of wire \motor_enc_1:re_load1\\D\[2007] = cycle_start_sig[148]
Removing Lhs of wire \motor_enc_1:re_load2\\D\[2008] = \motor_enc_1:re_load1\[249]
Removing Lhs of wire \motor_enc_1:re_load_sync\\D\[2009] = \motor_enc_1:re_load_sync_c\[252]
Removing Lhs of wire \Timer_PWM:TimerUDB:capture_last\\D\[2013] = zero[33]
Removing Lhs of wire \Timer_PWM:TimerUDB:tc_reg_i\\D\[2014] = \Timer_PWM:TimerUDB:status_tc\[405]
Removing Lhs of wire \Timer_PWM:TimerUDB:hwEnable_reg\\D\[2015] = \Timer_PWM:TimerUDB:run_mode\[403]
Removing Lhs of wire \Timer_PWM:TimerUDB:capture_out_reg_i\\D\[2016] = \Timer_PWM:TimerUDB:capt_fifo_load\[401]
Removing Lhs of wire Net_2682D[2021] = \Direct_dual_8bPWM_0:tc\[473]
Removing Lhs of wire \Timer_cycle:TimerUDB:capture_last\\D\[2022] = zero[33]
Removing Lhs of wire \Timer_cycle:TimerUDB:tc_reg_i\\D\[2023] = \Timer_cycle:TimerUDB:status_tc\[539]
Removing Lhs of wire \Timer_cycle:TimerUDB:hwEnable_reg\\D\[2024] = \Timer_cycle:TimerUDB:control_7\[517]
Removing Lhs of wire \Timer_cycle:TimerUDB:capture_out_reg_i\\D\[2025] = \Timer_cycle:TimerUDB:capt_fifo_load\[535]
Removing Lhs of wire \SPIM_1:BSPIM:so_send_reg\\D\[2028] = zero[33]
Removing Lhs of wire \SPIM_1:BSPIM:mosi_pre_reg\\D\[2033] = zero[33]
Removing Lhs of wire \SPIM_1:BSPIM:dpcounter_one_reg\\D\[2035] = \SPIM_1:BSPIM:load_rx_data\[756]
Removing Lhs of wire \SPIM_1:BSPIM:mosi_from_dp_reg\\D\[2036] = \SPIM_1:BSPIM:mosi_from_dp\[771]
Removing Lhs of wire \SPIM_1:BSPIM:ld_ident\\D\[2037] = zero[33]
Removing Lhs of wire \motor_enc_2:a1\\D\[2040] = zero[33]
Removing Lhs of wire \motor_enc_2:a2\\D\[2041] = \motor_enc_2:a1\[954]
Removing Lhs of wire \motor_enc_2:a3\\D\[2042] = \motor_enc_2:a2\[956]
Removing Lhs of wire \motor_enc_2:a_sync\\D\[2043] = \motor_enc_2:a_sync_c\[959]
Removing Lhs of wire \motor_enc_2:b1\\D\[2044] = zero[33]
Removing Lhs of wire \motor_enc_2:b2\\D\[2045] = \motor_enc_2:b1\[960]
Removing Lhs of wire \motor_enc_2:b3\\D\[2046] = \motor_enc_2:b2\[962]
Removing Lhs of wire \motor_enc_2:b_sync\\D\[2047] = \motor_enc_2:b_sync_c\[965]
Removing Lhs of wire \motor_enc_2:re_load1\\D\[2048] = cycle_start_sig[148]
Removing Lhs of wire \motor_enc_2:re_load2\\D\[2049] = \motor_enc_2:re_load1\[966]
Removing Lhs of wire \motor_enc_2:re_load_sync\\D\[2050] = \motor_enc_2:re_load_sync_c\[969]
Removing Lhs of wire \motor_enc_3:a1\\D\[2054] = zero[33]
Removing Lhs of wire \motor_enc_3:a2\\D\[2055] = \motor_enc_3:a1\[1057]
Removing Lhs of wire \motor_enc_3:a3\\D\[2056] = \motor_enc_3:a2\[1058]
Removing Lhs of wire \motor_enc_3:a_sync\\D\[2057] = \motor_enc_3:a_sync_c\[1061]
Removing Lhs of wire \motor_enc_3:b1\\D\[2058] = zero[33]
Removing Lhs of wire \motor_enc_3:b2\\D\[2059] = \motor_enc_3:b1\[1062]
Removing Lhs of wire \motor_enc_3:b3\\D\[2060] = \motor_enc_3:b2\[1063]
Removing Lhs of wire \motor_enc_3:b_sync\\D\[2061] = \motor_enc_3:b_sync_c\[1066]
Removing Lhs of wire \motor_enc_3:re_load1\\D\[2062] = cycle_start_sig[148]
Removing Lhs of wire \motor_enc_3:re_load2\\D\[2063] = \motor_enc_3:re_load1\[1067]
Removing Lhs of wire \motor_enc_3:re_load_sync\\D\[2064] = \motor_enc_3:re_load_sync_c\[1070]
Removing Lhs of wire Net_2442D[2076] = \Direct_dual_8bPWM_1:tc\[1184]
Removing Lhs of wire \WDT_detect_com_err:TimerUDB:capture_last\\D\[2077] = zero[33]
Removing Lhs of wire \WDT_detect_com_err:TimerUDB:hwEnable_reg\\D\[2078] = \WDT_detect_com_err:TimerUDB:control_7\[1373]
Removing Lhs of wire \WDT_detect_com_err:TimerUDB:tc_reg_i\\D\[2079] = \WDT_detect_com_err:TimerUDB:status_tc\[1395]
Removing Lhs of wire \WDT_detect_com_err:TimerUDB:capture_out_reg_i\\D\[2080] = \WDT_detect_com_err:TimerUDB:capt_fifo_load\[1391]
Removing Lhs of wire \SPIM_2:BSPIM:so_send_reg\\D\[2083] = zero[33]
Removing Lhs of wire \SPIM_2:BSPIM:mosi_pre_reg\\D\[2088] = zero[33]
Removing Lhs of wire \SPIM_2:BSPIM:dpcounter_one_reg\\D\[2090] = \SPIM_2:BSPIM:load_rx_data\[1507]
Removing Lhs of wire \SPIM_2:BSPIM:mosi_from_dp_reg\\D\[2091] = \SPIM_2:BSPIM:mosi_from_dp\[1522]
Removing Lhs of wire \SPIM_2:BSPIM:ld_ident\\D\[2092] = zero[33]
Removing Lhs of wire \DEB_UART:BUART:reset_reg\\D\[2095] = zero[33]
Removing Lhs of wire \DEB_UART:BUART:rx_bitclk\\D\[2110] = \DEB_UART:BUART:rx_bitclk_pre\[1796]
Removing Lhs of wire \DEB_UART:BUART:rx_parity_error_pre\\D\[2119] = \DEB_UART:BUART:rx_parity_error_pre\[1873]
Removing Lhs of wire \DEB_UART:BUART:rx_break_status\\D\[2120] = zero[33]

------------------------------------------------------
Aliased 0 equations, 420 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__PWMOUT0_net_0' (cost = 0):
tmpOE__PWMOUT0_net_0 <=  ('1') ;

Note:  Virtual signal \motor_enc_0:a_sync_c\ with ( cost: 96 or cost_inv: 4)  > 90 or with size: 4 > 102 has been made a (soft) node.
\motor_enc_0:a_sync_c\ <= ((\motor_enc_0:a1\ and \motor_enc_0:a2\ and \motor_enc_0:a3\)
	OR (\motor_enc_0:a3\ and \motor_enc_0:a_sync\)
	OR (\motor_enc_0:a2\ and \motor_enc_0:a_sync\)
	OR (\motor_enc_0:a1\ and \motor_enc_0:a_sync\));

Note:  Virtual signal \motor_enc_0:b_sync_c\ with ( cost: 96 or cost_inv: 4)  > 90 or with size: 4 > 102 has been made a (soft) node.
\motor_enc_0:b_sync_c\ <= ((\motor_enc_0:b1\ and \motor_enc_0:b2\ and \motor_enc_0:b3\)
	OR (\motor_enc_0:b3\ and \motor_enc_0:b_sync\)
	OR (\motor_enc_0:b2\ and \motor_enc_0:b_sync\)
	OR (\motor_enc_0:b1\ and \motor_enc_0:b_sync\));

Note:  Expanding virtual equation for '\motor_enc_0:re_load_sync_c\' (cost = 3):
\motor_enc_0:re_load_sync_c\ <= ((\motor_enc_0:re_load2\ and \motor_enc_0:re_load_sync\)
	OR (\motor_enc_0:re_load1\ and \motor_enc_0:re_load_sync\)
	OR (\motor_enc_0:re_load1\ and \motor_enc_0:re_load2\));

Note:  Virtual signal \motor_enc_1:a_sync_c\ with ( cost: 96 or cost_inv: 4)  > 90 or with size: 4 > 102 has been made a (soft) node.
\motor_enc_1:a_sync_c\ <= ((\motor_enc_1:a1\ and \motor_enc_1:a2\ and \motor_enc_1:a3\)
	OR (\motor_enc_1:a3\ and \motor_enc_1:a_sync\)
	OR (\motor_enc_1:a2\ and \motor_enc_1:a_sync\)
	OR (\motor_enc_1:a1\ and \motor_enc_1:a_sync\));

Note:  Virtual signal \motor_enc_1:b_sync_c\ with ( cost: 96 or cost_inv: 4)  > 90 or with size: 4 > 102 has been made a (soft) node.
\motor_enc_1:b_sync_c\ <= ((\motor_enc_1:b1\ and \motor_enc_1:b2\ and \motor_enc_1:b3\)
	OR (\motor_enc_1:b3\ and \motor_enc_1:b_sync\)
	OR (\motor_enc_1:b2\ and \motor_enc_1:b_sync\)
	OR (\motor_enc_1:b1\ and \motor_enc_1:b_sync\));

Note:  Expanding virtual equation for '\motor_enc_1:re_load_sync_c\' (cost = 3):
\motor_enc_1:re_load_sync_c\ <= ((\motor_enc_1:re_load2\ and \motor_enc_1:re_load_sync\)
	OR (\motor_enc_1:re_load1\ and \motor_enc_1:re_load_sync\)
	OR (\motor_enc_1:re_load1\ and \motor_enc_1:re_load2\));

Note:  Expanding virtual equation for '\Timer_PWM:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_PWM:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_PWM:TimerUDB:run_mode\' (cost = 0):
\Timer_PWM:TimerUDB:run_mode\ <= (\Timer_PWM:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Timer_cycle:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_cycle:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_cycle:TimerUDB:timer_enable\' (cost = 0):
\Timer_cycle:TimerUDB:timer_enable\ <= (\Timer_cycle:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\SPIM_1:BSPIM:load_rx_data\' (cost = 1):
\SPIM_1:BSPIM:load_rx_data\ <= ((not \SPIM_1:BSPIM:count_4\ and not \SPIM_1:BSPIM:count_3\ and not \SPIM_1:BSPIM:count_2\ and not \SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:count_0\));

Note:  Virtual signal \motor_enc_2:a_sync_c\ with ( cost: 96 or cost_inv: 4)  > 90 or with size: 4 > 102 has been made a (soft) node.
\motor_enc_2:a_sync_c\ <= ((\motor_enc_2:a1\ and \motor_enc_2:a2\ and \motor_enc_2:a3\)
	OR (\motor_enc_2:a3\ and \motor_enc_2:a_sync\)
	OR (\motor_enc_2:a2\ and \motor_enc_2:a_sync\)
	OR (\motor_enc_2:a1\ and \motor_enc_2:a_sync\));

Note:  Virtual signal \motor_enc_2:b_sync_c\ with ( cost: 96 or cost_inv: 4)  > 90 or with size: 4 > 102 has been made a (soft) node.
\motor_enc_2:b_sync_c\ <= ((\motor_enc_2:b1\ and \motor_enc_2:b2\ and \motor_enc_2:b3\)
	OR (\motor_enc_2:b3\ and \motor_enc_2:b_sync\)
	OR (\motor_enc_2:b2\ and \motor_enc_2:b_sync\)
	OR (\motor_enc_2:b1\ and \motor_enc_2:b_sync\));

Note:  Expanding virtual equation for '\motor_enc_2:re_load_sync_c\' (cost = 3):
\motor_enc_2:re_load_sync_c\ <= ((\motor_enc_2:re_load2\ and \motor_enc_2:re_load_sync\)
	OR (\motor_enc_2:re_load1\ and \motor_enc_2:re_load_sync\)
	OR (\motor_enc_2:re_load1\ and \motor_enc_2:re_load2\));

Note:  Virtual signal \motor_enc_3:a_sync_c\ with ( cost: 96 or cost_inv: 4)  > 90 or with size: 4 > 102 has been made a (soft) node.
\motor_enc_3:a_sync_c\ <= ((\motor_enc_3:a1\ and \motor_enc_3:a2\ and \motor_enc_3:a3\)
	OR (\motor_enc_3:a3\ and \motor_enc_3:a_sync\)
	OR (\motor_enc_3:a2\ and \motor_enc_3:a_sync\)
	OR (\motor_enc_3:a1\ and \motor_enc_3:a_sync\));

Note:  Virtual signal \motor_enc_3:b_sync_c\ with ( cost: 96 or cost_inv: 4)  > 90 or with size: 4 > 102 has been made a (soft) node.
\motor_enc_3:b_sync_c\ <= ((\motor_enc_3:b1\ and \motor_enc_3:b2\ and \motor_enc_3:b3\)
	OR (\motor_enc_3:b3\ and \motor_enc_3:b_sync\)
	OR (\motor_enc_3:b2\ and \motor_enc_3:b_sync\)
	OR (\motor_enc_3:b1\ and \motor_enc_3:b_sync\));

Note:  Expanding virtual equation for '\motor_enc_3:re_load_sync_c\' (cost = 3):
\motor_enc_3:re_load_sync_c\ <= ((\motor_enc_3:re_load2\ and \motor_enc_3:re_load_sync\)
	OR (\motor_enc_3:re_load1\ and \motor_enc_3:re_load_sync\)
	OR (\motor_enc_3:re_load1\ and \motor_enc_3:re_load2\));

Note:  Expanding virtual equation for '\WDT_detect_com_err:TimerUDB:fifo_load_polarized\' (cost = 0):
\WDT_detect_com_err:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\WDT_detect_com_err:TimerUDB:status_tc\' (cost = 3):
\WDT_detect_com_err:TimerUDB:status_tc\ <= ((\WDT_detect_com_err:TimerUDB:run_mode\ and \WDT_detect_com_err:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\SPIM_2:BSPIM:load_rx_data\' (cost = 1):
\SPIM_2:BSPIM:load_rx_data\ <= ((not \SPIM_2:BSPIM:count_4\ and not \SPIM_2:BSPIM:count_3\ and not \SPIM_2:BSPIM:count_2\ and not \SPIM_2:BSPIM:count_1\ and \SPIM_2:BSPIM:count_0\));

Note:  Expanding virtual equation for '\DEB_UART:BUART:rx_addressmatch\' (cost = 0):
\DEB_UART:BUART:rx_addressmatch\ <= (\DEB_UART:BUART:rx_addressmatch2\
	OR \DEB_UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\DEB_UART:BUART:rx_bitclk_pre\' (cost = 1):
\DEB_UART:BUART:rx_bitclk_pre\ <= ((not \DEB_UART:BUART:rx_count_2\ and not \DEB_UART:BUART:rx_count_1\ and not \DEB_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\DEB_UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\DEB_UART:BUART:rx_bitclk_pre16x\ <= ((not \DEB_UART:BUART:rx_count_2\ and \DEB_UART:BUART:rx_count_1\ and \DEB_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\DEB_UART:BUART:rx_poll_bit1\' (cost = 1):
\DEB_UART:BUART:rx_poll_bit1\ <= ((not \DEB_UART:BUART:rx_count_2\ and not \DEB_UART:BUART:rx_count_1\ and \DEB_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\DEB_UART:BUART:rx_poll_bit2\' (cost = 1):
\DEB_UART:BUART:rx_poll_bit2\ <= ((not \DEB_UART:BUART:rx_count_2\ and not \DEB_UART:BUART:rx_count_1\ and not \DEB_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\DEB_UART:BUART:pollingrange\' (cost = 4):
\DEB_UART:BUART:pollingrange\ <= ((not \DEB_UART:BUART:rx_count_2\ and not \DEB_UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\DEB_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\DEB_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\DEB_UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\DEB_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\DEB_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \DEB_UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\DEB_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\DEB_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\DEB_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\DEB_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\DEB_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\DEB_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\DEB_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \DEB_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\DEB_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\DEB_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\DEB_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\DEB_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\DEB_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\DEB_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\DEB_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\DEB_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\DEB_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\DEB_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\DEB_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\DEB_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\DEB_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\DEB_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\DEB_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\DEB_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\DEB_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\DEB_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\DEB_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\DEB_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\DEB_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \DEB_UART:BUART:rx_count_6\ and not \DEB_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\DEB_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\DEB_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\DEB_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\DEB_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\DEB_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \DEB_UART:BUART:rx_count_6\ and not \DEB_UART:BUART:rx_count_4\)
	OR (not \DEB_UART:BUART:rx_count_6\ and not \DEB_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\DEB_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\DEB_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\DEB_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\DEB_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\DEB_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \DEB_UART:BUART:rx_count_6\ and not \DEB_UART:BUART:rx_count_4\)
	OR (not \DEB_UART:BUART:rx_count_6\ and not \DEB_UART:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Timer_PWM:TimerUDB:timer_enable\' (cost = 0):
\Timer_PWM:TimerUDB:timer_enable\ <= (\Timer_PWM:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\DEB_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\DEB_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \DEB_UART:BUART:pollcount_1\ and not \DEB_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\DEB_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\DEB_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \DEB_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\DEB_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\DEB_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \DEB_UART:BUART:pollcount_0\ and \DEB_UART:BUART:pollcount_1\)
	OR (not \DEB_UART:BUART:pollcount_1\ and \DEB_UART:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\DEB_UART:BUART:rx_postpoll\' (cost = 72):
\DEB_UART:BUART:rx_postpoll\ <= (\DEB_UART:BUART:pollcount_1\
	OR (Net_2578 and \DEB_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\DEB_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\DEB_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \DEB_UART:BUART:pollcount_1\ and not Net_2578 and not \DEB_UART:BUART:rx_parity_bit\)
	OR (not \DEB_UART:BUART:pollcount_1\ and not \DEB_UART:BUART:pollcount_0\ and not \DEB_UART:BUART:rx_parity_bit\)
	OR (\DEB_UART:BUART:pollcount_1\ and \DEB_UART:BUART:rx_parity_bit\)
	OR (Net_2578 and \DEB_UART:BUART:pollcount_0\ and \DEB_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\DEB_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\DEB_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \DEB_UART:BUART:pollcount_1\ and not Net_2578 and not \DEB_UART:BUART:rx_parity_bit\)
	OR (not \DEB_UART:BUART:pollcount_1\ and not \DEB_UART:BUART:pollcount_0\ and not \DEB_UART:BUART:rx_parity_bit\)
	OR (\DEB_UART:BUART:pollcount_1\ and \DEB_UART:BUART:rx_parity_bit\)
	OR (Net_2578 and \DEB_UART:BUART:pollcount_0\ and \DEB_UART:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 46 signals.
	Turned 8 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Timer_PWM:TimerUDB:capt_fifo_load\ to zero
Aliasing \Timer_cycle:TimerUDB:capt_fifo_load\ to zero
Aliasing \WDT_detect_com_err:TimerUDB:capt_fifo_load\ to zero
Aliasing \DEB_UART:BUART:rx_status_0\ to zero
Aliasing \DEB_UART:BUART:rx_status_6\ to zero
Aliasing \DEB_UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \DEB_UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \DEB_UART:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \Timer_PWM:TimerUDB:capt_fifo_load\[401] = zero[33]
Removing Lhs of wire \Timer_PWM:TimerUDB:trig_reg\[416] = \Timer_PWM:TimerUDB:control_7\[383]
Removing Lhs of wire \Timer_cycle:TimerUDB:capt_fifo_load\[535] = zero[33]
Removing Lhs of wire \Timer_cycle:TimerUDB:trig_reg\[549] = \Timer_cycle:TimerUDB:control_7\[517]
Removing Lhs of wire \ADC_SAR_1:Net_188\[629] = \ADC_SAR_1:Net_376\[628]
Removing Lhs of wire \WDT_detect_com_err:TimerUDB:capt_fifo_load\[1391] = zero[33]
Removing Lhs of wire \WDT_detect_com_err:TimerUDB:trig_reg\[1406] = \WDT_detect_com_err:TimerUDB:timer_enable\[1392]
Removing Rhs of wire \DEB_UART:BUART:rx_bitclk_enable\[1760] = \DEB_UART:BUART:rx_bitclk\[1808]
Removing Lhs of wire \DEB_UART:BUART:rx_status_0\[1859] = zero[33]
Removing Lhs of wire \DEB_UART:BUART:rx_status_6\[1868] = zero[33]
Removing Lhs of wire \DEB_UART:BUART:tx_ctrl_mark_last\\D\[2102] = \DEB_UART:BUART:tx_ctrl_mark_last\[1751]
Removing Lhs of wire \DEB_UART:BUART:rx_markspace_status\\D\[2114] = zero[33]
Removing Lhs of wire \DEB_UART:BUART:rx_parity_error_status\\D\[2115] = zero[33]
Removing Lhs of wire \DEB_UART:BUART:rx_addr_match_status\\D\[2117] = zero[33]
Removing Lhs of wire \DEB_UART:BUART:rx_markspace_pre\\D\[2118] = \DEB_UART:BUART:rx_markspace_pre\[1872]
Removing Lhs of wire \DEB_UART:BUART:rx_parity_bit\\D\[2123] = \DEB_UART:BUART:rx_parity_bit\[1878]

------------------------------------------------------
Aliased 0 equations, 16 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\DEB_UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \DEB_UART:BUART:rx_parity_bit\ and Net_2578 and \DEB_UART:BUART:pollcount_0\)
	OR (not \DEB_UART:BUART:pollcount_1\ and not \DEB_UART:BUART:pollcount_0\ and \DEB_UART:BUART:rx_parity_bit\)
	OR (not \DEB_UART:BUART:pollcount_1\ and not Net_2578 and \DEB_UART:BUART:rx_parity_bit\)
	OR (not \DEB_UART:BUART:rx_parity_bit\ and \DEB_UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\trobot6_cir2_2wd.cyprj -dcpsoc3 trobot6_cir2_2wd.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.127ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Friday, 31 March 2023 16:00:25
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\trobot6_cir2_2wd.cyprj -d CY8C5868AXI-LP032 trobot6_cir2_2wd.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.041ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \Timer_PWM:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_PWM:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Timer_cycle:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_cycle:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \SPIM_1:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM_1:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM_1:BSPIM:ld_ident\ from registered to combinatorial
    Converted constant MacroCell: \motor_enc_2:a1\ from registered to combinatorial
    Converted constant MacroCell: \motor_enc_2:b1\ from registered to combinatorial
    Converted constant MacroCell: \motor_enc_3:a1\ from registered to combinatorial
    Converted constant MacroCell: \motor_enc_3:b1\ from registered to combinatorial
    Converted constant MacroCell: \WDT_detect_com_err:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \WDT_detect_com_err:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \SPIM_2:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM_2:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM_2:BSPIM:ld_ident\ from registered to combinatorial
    Converted constant MacroCell: \DEB_UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \DEB_UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \DEB_UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \DEB_UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \DEB_UART:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'timer_clock'. Fanout=64, Signal=timer_clk
    Digital Clock 1: Automatic-assigning  clock 'SPIM_1_IntClock'. Fanout=1, Signal=\SPIM_1:Net_276\
    Digital Clock 2: Automatic-assigning  clock 'SPIM_2_IntClock'. Fanout=1, Signal=\SPIM_2:Net_276\
    Digital Clock 3: Automatic-assigning  clock 'ADC_SAR_1_theACLK'. Fanout=1, Signal=\ADC_SAR_1:Net_376\
    Digital Clock 4: Automatic-assigning  clock 'DEB_UART_IntClock'. Fanout=1, Signal=\DEB_UART:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Timer_PWM:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \Timer_PWM:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \Timer_cycle:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: \Timer_sub_cycle:TimerHW\:timercell.tc was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: SubCycleClk__SYNC:synccell.out
    UDB Clk/Enable \Timer_cycle:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: \Timer_sub_cycle:TimerHW\:timercell.tc was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: SubCycleClk__SYNC_1:synccell.out
    UDB Clk/Enable \SPIM_1:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SPIM_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPIM_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \WDT_detect_com_err:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: \Timer_sub_cycle:TimerHW\:timercell.tc was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: SubCycleClk__SYNC_2:synccell.out
    UDB Clk/Enable \WDT_detect_com_err:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: \Timer_sub_cycle:TimerHW\:timercell.tc was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: SubCycleClk__SYNC_3:synccell.out
    UDB Clk/Enable \SPIM_2:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SPIM_2_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPIM_2_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \DEB_UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: DEB_UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: DEB_UART_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Net_2112:macrocell.q
        Effective Clock: timer_clock
        Enable Signal: Net_2112:macrocell.q
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \motor_enc_3:b2\, Duplicate of \motor_enc_2:a2\ 
    MacroCell: Name=\motor_enc_3:b2\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \motor_enc_3:b2\ (fanout=3)

    Removing \motor_enc_3:a2\, Duplicate of \motor_enc_2:a2\ 
    MacroCell: Name=\motor_enc_3:a2\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \motor_enc_3:a2\ (fanout=3)

    Removing \motor_enc_2:b2\, Duplicate of \motor_enc_2:a2\ 
    MacroCell: Name=\motor_enc_2:b2\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \motor_enc_2:b2\ (fanout=3)

    Removing \motor_enc_3:re_load1\, Duplicate of \motor_enc_0:re_load1\ 
    MacroCell: Name=\motor_enc_3:re_load1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cycle_start_sig
        );
        Output = \motor_enc_3:re_load1\ (fanout=3)

    Removing \motor_enc_2:re_load1\, Duplicate of \motor_enc_0:re_load1\ 
    MacroCell: Name=\motor_enc_2:re_load1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cycle_start_sig
        );
        Output = \motor_enc_2:re_load1\ (fanout=3)

    Removing \motor_enc_1:re_load1\, Duplicate of \motor_enc_0:re_load1\ 
    MacroCell: Name=\motor_enc_1:re_load1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cycle_start_sig
        );
        Output = \motor_enc_1:re_load1\ (fanout=3)

    Removing \motor_enc_3:b3\, Duplicate of \motor_enc_2:a3\ 
    MacroCell: Name=\motor_enc_3:b3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motor_enc_2:a2\
        );
        Output = \motor_enc_3:b3\ (fanout=2)

    Removing \motor_enc_3:a3\, Duplicate of \motor_enc_2:a3\ 
    MacroCell: Name=\motor_enc_3:a3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motor_enc_2:a2\
        );
        Output = \motor_enc_3:a3\ (fanout=2)

    Removing \motor_enc_2:b3\, Duplicate of \motor_enc_2:a3\ 
    MacroCell: Name=\motor_enc_2:b3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motor_enc_2:a2\
        );
        Output = \motor_enc_2:b3\ (fanout=2)

    Removing \motor_enc_3:re_load2\, Duplicate of \motor_enc_0:re_load2\ 
    MacroCell: Name=\motor_enc_3:re_load2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motor_enc_0:re_load1\
        );
        Output = \motor_enc_3:re_load2\ (fanout=2)

    Removing \motor_enc_2:re_load2\, Duplicate of \motor_enc_0:re_load2\ 
    MacroCell: Name=\motor_enc_2:re_load2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motor_enc_0:re_load1\
        );
        Output = \motor_enc_2:re_load2\ (fanout=2)

    Removing \motor_enc_1:re_load2\, Duplicate of \motor_enc_0:re_load2\ 
    MacroCell: Name=\motor_enc_1:re_load2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motor_enc_0:re_load1\
        );
        Output = \motor_enc_1:re_load2\ (fanout=2)

End removing duplicate macrocells: used 2 passes
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \DEB_UART:BUART:rx_parity_bit\, Duplicate of \DEB_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\DEB_UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DEB_UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \DEB_UART:BUART:rx_address_detected\, Duplicate of \DEB_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\DEB_UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DEB_UART:BUART:rx_address_detected\ (fanout=0)

    Removing \DEB_UART:BUART:rx_parity_error_pre\, Duplicate of \DEB_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\DEB_UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DEB_UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \DEB_UART:BUART:rx_markspace_pre\, Duplicate of \DEB_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\DEB_UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DEB_UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \DEB_UART:BUART:rx_state_1\, Duplicate of \DEB_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\DEB_UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DEB_UART:BUART:rx_state_1\ (fanout=8)

    Removing \DEB_UART:BUART:tx_parity_bit\, Duplicate of \DEB_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\DEB_UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DEB_UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \DEB_UART:BUART:tx_mark\, Duplicate of \DEB_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\DEB_UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DEB_UART:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = PWMOUT0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWMOUT0(0)__PA ,
            input => Net_270 ,
            pad => PWMOUT0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWMOUT1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWMOUT1(0)__PA ,
            input => Net_288 ,
            pad => PWMOUT1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CW1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CW1(0)__PA ,
            input => Net_1274 ,
            pad => CW1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CW0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CW0(0)__PA ,
            input => Net_1271 ,
            pad => CW0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BREAK1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BREAK1(0)__PA ,
            input => Net_1273 ,
            pad => BREAK1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BREAK0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BREAK0(0)__PA ,
            input => Net_1270 ,
            pad => BREAK0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART_1:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_1:Dm(0)\__PA ,
            analog_term => \USBUART_1:Net_597\ ,
            pad => \USBUART_1:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART_1:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_1:Dp(0)\__PA ,
            analog_term => \USBUART_1:Net_1000\ ,
            pad => \USBUART_1:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = P_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P_out(0)__PA ,
            pad => P_out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P_out(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P_out(1)__PA ,
            pad => P_out(1)_PAD );
        Properties:
        {
        }

    Pin : Name = P_out(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P_out(2)__PA ,
            pad => P_out(2)_PAD );
        Properties:
        {
        }

    Pin : Name = P_out(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P_out(3)__PA ,
            pad => P_out(3)_PAD );
        Properties:
        {
        }

    Pin : Name = motor1_b(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => motor1_b(0)__PA ,
            fb => Net_2327 ,
            pad => motor1_b(0)_PAD );
        Properties:
        {
        }

    Pin : Name = motor1_a(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => motor1_a(0)__PA ,
            fb => Net_2326 ,
            pad => motor1_a(0)_PAD );
        Properties:
        {
        }

    Pin : Name = motor0_a(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => motor0_a(0)__PA ,
            fb => Net_2322 ,
            pad => motor0_a(0)_PAD );
        Properties:
        {
        }

    Pin : Name = motor0_b(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => motor0_b(0)__PA ,
            fb => Net_535 ,
            pad => motor0_b(0)_PAD );
        Properties:
        {
        }

    Pin : Name = FirstLine(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => FirstLine(0)__PA ,
            pad => FirstLine(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CycleStart(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CycleStart(0)__PA ,
            input => cycle_start_sig ,
            pad => CycleStart(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SubCycleStart(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SubCycleStart(0)__PA ,
            input => Net_522 ,
            pad => SubCycleStart(0)_PAD );
        Properties:
        {
        }

    Pin : Name = V_battery(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => V_battery(0)__PA ,
            analog_term => Net_2197 ,
            pad => V_battery(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PIC_CS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PIC_CS(0)__PA ,
            input => Net_2262 ,
            pad => PIC_CS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P_out_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P_out_1(0)__PA ,
            pad => P_out_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P_out_1(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P_out_1(1)__PA ,
            pad => P_out_1(1)_PAD );
        Properties:
        {
        }

    Pin : Name = P_out_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P_out_2(0)__PA ,
            pad => P_out_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P_out_2(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P_out_2(1)__PA ,
            pad => P_out_2(1)_PAD );
        Properties:
        {
        }

    Pin : Name = SS0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SS0(0)__PA ,
            input => Net_32 ,
            pad => SS0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSI(0)__PA ,
            input => Net_2519 ,
            pad => MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK(0)__PA ,
            input => Net_2518 ,
            pad => SCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO(0)__PA ,
            fb => Net_13 ,
            pad => MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DOF9_CS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DOF9_CS(0)__PA ,
            input => Net_2261 ,
            pad => DOF9_CS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_EN(0)__PA ,
            input => Net_1398 ,
            pad => MOTOR_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Dist6_PVM1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Dist6_PVM1(0)__PA ,
            analog_term => Net_2469 ,
            pad => Dist6_PVM1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Dist_9_Detect_dwn_step(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Dist_9_Detect_dwn_step(0)__PA ,
            analog_term => Net_2314 ,
            pad => Dist_9_Detect_dwn_step(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DRV_ENA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DRV_ENA(0)__PA ,
            input => Net_2295 ,
            pad => DRV_ENA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SS1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SS1(0)__PA ,
            input => Net_2191 ,
            pad => SS1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Dist0_FR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Dist0_FR(0)__PA ,
            analog_term => Net_2194 ,
            pad => Dist0_FR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Dist1_Front(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Dist1_Front(0)__PA ,
            analog_term => Net_2195 ,
            pad => Dist1_Front(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Dist2_FL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Dist2_FL(0)__PA ,
            analog_term => Net_2115 ,
            pad => Dist2_FL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Dist3_Rear(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Dist3_Rear(0)__PA ,
            analog_term => Net_2196 ,
            pad => Dist3_Rear(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BMP_SW0_RF(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => BMP_SW0_RF(0)__PA ,
            fb => Net_2200_0 ,
            pad => BMP_SW0_RF(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BMP_SW1_FR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => BMP_SW1_FR(0)__PA ,
            fb => Net_2200_1 ,
            pad => BMP_SW1_FR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BMP_SW2_FL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => BMP_SW2_FL(0)__PA ,
            fb => Net_2200_2 ,
            pad => BMP_SW2_FL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BMP_SW3_LF(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => BMP_SW3_LF(0)__PA ,
            fb => Net_2200_3 ,
            pad => BMP_SW3_LF(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BMP_SW4_LR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => BMP_SW4_LR(0)__PA ,
            fb => Net_2200_4 ,
            pad => BMP_SW4_LR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BMP_SW5_RL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => BMP_SW5_RL(0)__PA ,
            fb => Net_2200_5 ,
            pad => BMP_SW5_RL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BMP_SW6_RR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => BMP_SW6_RR(0)__PA ,
            fb => Net_2200_6 ,
            pad => BMP_SW6_RR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BMP_SW7_rightR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => BMP_SW7_rightR(0)__PA ,
            fb => Net_2200_7 ,
            pad => BMP_SW7_rightR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_FAULT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_FAULT(0)__PA ,
            pad => MOTOR_FAULT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EM_STOP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EM_STOP(0)__PA ,
            input => Net_2318 ,
            pad => EM_STOP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = psoc_nop(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => psoc_nop(0)__PA ,
            input => Net_2339 ,
            pad => psoc_nop(0)_PAD );
        Properties:
        {
        }

    Pin : Name = hu0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => hu0(0)__PA ,
            pad => hu0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = hv0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => hv0(0)__PA ,
            pad => hv0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = hw0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => hw0(0)__PA ,
            pad => hw0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = hu1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: HIGH
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, SIO, HOTSWAP
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => hu1(0)__PA ,
            pad => hu1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = hv1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => hv1(0)__PA ,
            pad => hv1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = hw1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => hw1(0)__PA ,
            pad => hw1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = dist8_SW_DET(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => dist8_SW_DET(0)__PA ,
            pad => dist8_SW_DET(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Dist4_PVM_CUR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Dist4_PVM_CUR(0)__PA ,
            analog_term => Net_2561 ,
            pad => Dist4_PVM_CUR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sonr_TRG_x4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sonr_TRG_x4(0)__PA ,
            pad => Sonr_TRG_x4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_2578 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            input => Net_2573 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\motor_enc_0:a_sync_c\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \motor_enc_0:a1\ * \motor_enc_0:a2\ * \motor_enc_0:a3\
            + \motor_enc_0:a1\ * \motor_enc_0:a_sync\
            + \motor_enc_0:a2\ * \motor_enc_0:a_sync\
            + \motor_enc_0:a3\ * \motor_enc_0:a_sync\
        );
        Output = \motor_enc_0:a_sync_c\ (fanout=2)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\motor_enc_0:b_sync_c\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \motor_enc_0:b1\ * \motor_enc_0:b2\ * \motor_enc_0:b3\
            + \motor_enc_0:b1\ * \motor_enc_0:b_sync\
            + \motor_enc_0:b2\ * \motor_enc_0:b_sync\
            + \motor_enc_0:b3\ * \motor_enc_0:b_sync\
        );
        Output = \motor_enc_0:b_sync_c\ (fanout=2)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\motor_enc_1:a_sync_c\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \motor_enc_1:a1\ * \motor_enc_1:a2\ * \motor_enc_1:a3\
            + \motor_enc_1:a1\ * \motor_enc_1:a_sync\
            + \motor_enc_1:a2\ * \motor_enc_1:a_sync\
            + \motor_enc_1:a3\ * \motor_enc_1:a_sync\
        );
        Output = \motor_enc_1:a_sync_c\ (fanout=2)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\motor_enc_1:b_sync_c\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \motor_enc_1:b1\ * \motor_enc_1:b2\ * \motor_enc_1:b3\
            + \motor_enc_1:b1\ * \motor_enc_1:b_sync\
            + \motor_enc_1:b2\ * \motor_enc_1:b_sync\
            + \motor_enc_1:b3\ * \motor_enc_1:b_sync\
        );
        Output = \motor_enc_1:b_sync_c\ (fanout=2)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Timer_PWM:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_PWM:TimerUDB:control_7\ * \Timer_PWM:TimerUDB:per_zero\
        );
        Output = \Timer_PWM:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer_cycle:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_cycle:TimerUDB:control_7\ * 
              \Timer_cycle:TimerUDB:per_zero\
        );
        Output = \Timer_cycle:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_2261, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_2501 * !Net_2494
        );
        Output = Net_2261 (fanout=1)

    MacroCell: Name=Net_32, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_30 * !Net_2499
        );
        Output = Net_32 (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\
        );
        Output = \SPIM_1:BSPIM:load_rx_data\ (fanout=3)

    MacroCell: Name=\SPIM_1:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
        );
        Output = \SPIM_1:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
        );
        Output = \SPIM_1:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:rx_status_4\
        );
        Output = \SPIM_1:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_1273, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2135
        );
        Output = Net_1273 (fanout=1)

    MacroCell: Name=Net_1270, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2134
        );
        Output = Net_1270 (fanout=1)

    MacroCell: Name=\motor_enc_2:a_sync_c\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \motor_enc_2:a2\ * \motor_enc_2:a_sync\
            + \motor_enc_2:a3\ * \motor_enc_2:a_sync\
        );
        Output = \motor_enc_2:a_sync_c\ (fanout=2)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\motor_enc_2:b_sync_c\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \motor_enc_2:a2\ * \motor_enc_2:b_sync\
            + \motor_enc_2:a3\ * \motor_enc_2:b_sync\
        );
        Output = \motor_enc_2:b_sync_c\ (fanout=2)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\motor_enc_3:a_sync_c\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \motor_enc_2:a2\ * \motor_enc_3:a_sync\
            + \motor_enc_2:a3\ * \motor_enc_3:a_sync\
        );
        Output = \motor_enc_3:a_sync_c\ (fanout=2)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\motor_enc_3:b_sync_c\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \motor_enc_2:a2\ * \motor_enc_3:b_sync\
            + \motor_enc_2:a3\ * \motor_enc_3:b_sync\
        );
        Output = \motor_enc_3:b_sync_c\ (fanout=2)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_2191, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_2499 * !Net_2124
        );
        Output = Net_2191 (fanout=1)

    MacroCell: Name=Net_2262, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_2494 * !Net_2133
        );
        Output = Net_2262 (fanout=1)

    MacroCell: Name=\WDT_detect_com_err:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \WDT_detect_com_err:TimerUDB:run_mode\ * 
              \WDT_detect_com_err:TimerUDB:per_zero\
        );
        Output = \WDT_detect_com_err:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\SPIM_2:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              !\SPIM_2:BSPIM:count_2\ * !\SPIM_2:BSPIM:count_1\ * 
              \SPIM_2:BSPIM:count_0\
        );
        Output = \SPIM_2:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SPIM_2:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\
        );
        Output = \SPIM_2:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIM_2:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\
        );
        Output = \SPIM_2:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPIM_2:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              !\SPIM_2:BSPIM:count_2\ * !\SPIM_2:BSPIM:count_1\ * 
              \SPIM_2:BSPIM:count_0\ * \SPIM_2:BSPIM:rx_status_4\
        );
        Output = \SPIM_2:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_2519, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2499 * Net_2521
            + Net_2499 * Net_2505
        );
        Output = Net_2519 (fanout=1)

    MacroCell: Name=Net_2518, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_2506 * !Net_2128
            + Net_2128 * Net_2522
        );
        Output = Net_2518 (fanout=1)

    MacroCell: Name=Net_2573, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DEB_UART:BUART:txn\
        );
        Output = Net_2573 (fanout=1)

    MacroCell: Name=\DEB_UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\DEB_UART:BUART:tx_state_1\ * !\DEB_UART:BUART:tx_state_0\ * 
              \DEB_UART:BUART:tx_bitclk_enable_pre\
            + !\DEB_UART:BUART:tx_state_1\ * !\DEB_UART:BUART:tx_state_0\ * 
              !\DEB_UART:BUART:tx_state_2\
        );
        Output = \DEB_UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\DEB_UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DEB_UART:BUART:tx_state_1\ * !\DEB_UART:BUART:tx_state_0\ * 
              \DEB_UART:BUART:tx_bitclk_enable_pre\ * 
              \DEB_UART:BUART:tx_fifo_empty\ * \DEB_UART:BUART:tx_state_2\
        );
        Output = \DEB_UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\DEB_UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DEB_UART:BUART:tx_fifo_notfull\
        );
        Output = \DEB_UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\DEB_UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DEB_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEB_UART:BUART:rx_state_0\ * !\DEB_UART:BUART:rx_state_3\ * 
              !\DEB_UART:BUART:rx_state_2\
        );
        Output = \DEB_UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\DEB_UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \DEB_UART:BUART:pollcount_1\
            + \DEB_UART:BUART:pollcount_0\ * Net_2578_SYNCOUT
        );
        Output = \DEB_UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\DEB_UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DEB_UART:BUART:rx_load_fifo\ * \DEB_UART:BUART:rx_fifofull\
        );
        Output = \DEB_UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\DEB_UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DEB_UART:BUART:rx_fifonotempty\ * 
              \DEB_UART:BUART:rx_state_stop1_reg\
        );
        Output = \DEB_UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=Net_270, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: PosEdge(Net_2112)
        Main Equation            : 2 pterms
        (
              !Net_1217 * \Direct_dual_8bPWM_0:cl0\
            + !Net_1235 * !Net_1213 * \Direct_dual_8bPWM_0:cl0\
        );
        Output = Net_270 (fanout=1)

    MacroCell: Name=Net_288, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: PosEdge(Net_2112)
        Main Equation            : 2 pterms
        (
              !Net_1217 * \Direct_dual_8bPWM_0:cl1\
            + !Net_1234 * !Net_1216 * \Direct_dual_8bPWM_0:cl1\
        );
        Output = Net_288 (fanout=1)

    MacroCell: Name=Net_1274, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: PosEdge(Net_2112)
        Main Equation            : 2 pterms
        (
              !Net_1217 * Net_1234
            + Net_1234 * !Net_1216 * \Direct_dual_8bPWM_0:cl1\
        );
        Output = Net_1274 (fanout=1)

    MacroCell: Name=Net_1271, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: PosEdge(Net_2112)
        Main Equation            : 2 pterms
        (
              !Net_1217 * Net_1235
            + Net_1235 * !Net_1213 * \Direct_dual_8bPWM_0:cl0\
        );
        Output = Net_1271 (fanout=1)

    MacroCell: Name=\motor_enc_0:a1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2322_SYNCOUT
        );
        Output = \motor_enc_0:a1\ (fanout=3)

    MacroCell: Name=\motor_enc_0:a2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motor_enc_0:a1\
        );
        Output = \motor_enc_0:a2\ (fanout=3)

    MacroCell: Name=\motor_enc_0:a3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motor_enc_0:a2\
        );
        Output = \motor_enc_0:a3\ (fanout=2)

    MacroCell: Name=\motor_enc_0:a_sync\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\motor_enc_0:a1\ * !\motor_enc_0:a2\ * !\motor_enc_0:a3\ * 
              \motor_enc_0:a_sync\
            + \motor_enc_0:a1\ * \motor_enc_0:a2\ * \motor_enc_0:a3\ * 
              !\motor_enc_0:a_sync\
        );
        Output = \motor_enc_0:a_sync\ (fanout=4)

    MacroCell: Name=\motor_enc_0:b1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_535_SYNCOUT
        );
        Output = \motor_enc_0:b1\ (fanout=3)

    MacroCell: Name=\motor_enc_0:b2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motor_enc_0:b1\
        );
        Output = \motor_enc_0:b2\ (fanout=3)

    MacroCell: Name=\motor_enc_0:b3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motor_enc_0:b2\
        );
        Output = \motor_enc_0:b3\ (fanout=2)

    MacroCell: Name=\motor_enc_0:b_sync\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\motor_enc_0:b1\ * !\motor_enc_0:b2\ * !\motor_enc_0:b3\ * 
              \motor_enc_0:b_sync\
            + \motor_enc_0:b1\ * \motor_enc_0:b2\ * \motor_enc_0:b3\ * 
              !\motor_enc_0:b_sync\
        );
        Output = \motor_enc_0:b_sync\ (fanout=4)

    MacroCell: Name=\motor_enc_0:re_load1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cycle_start_sig
        );
        Output = \motor_enc_0:re_load1\ (fanout=9)

    MacroCell: Name=\motor_enc_0:re_load2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motor_enc_0:re_load1\
        );
        Output = \motor_enc_0:re_load2\ (fanout=8)

    MacroCell: Name=\motor_enc_0:re_load_sync\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\motor_enc_0:re_load1\ * !\motor_enc_0:re_load2\ * 
              \motor_enc_0:re_load_sync\
            + \motor_enc_0:re_load1\ * \motor_enc_0:re_load2\ * 
              !\motor_enc_0:re_load_sync\
        );
        Output = \motor_enc_0:re_load_sync\ (fanout=2)

    MacroCell: Name=\motor_enc_0:up_pulse\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\motor_enc_0:a_sync\ * !\motor_enc_0:a_sync_c\ * 
              !\motor_enc_0:b_sync\ * \motor_enc_0:b_sync_c\
            + !\motor_enc_0:a_sync\ * \motor_enc_0:a_sync_c\ * 
              \motor_enc_0:b_sync\ * \motor_enc_0:b_sync_c\
            + \motor_enc_0:a_sync\ * !\motor_enc_0:a_sync_c\ * 
              !\motor_enc_0:b_sync\ * !\motor_enc_0:b_sync_c\
            + \motor_enc_0:a_sync\ * \motor_enc_0:a_sync_c\ * 
              \motor_enc_0:b_sync\ * !\motor_enc_0:b_sync_c\
        );
        Output = \motor_enc_0:up_pulse\ (fanout=2)

    MacroCell: Name=\motor_enc_0:down_pulse\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\motor_enc_0:a_sync\ * !\motor_enc_0:a_sync_c\ * 
              \motor_enc_0:b_sync\ * !\motor_enc_0:b_sync_c\
            + !\motor_enc_0:a_sync\ * \motor_enc_0:a_sync_c\ * 
              !\motor_enc_0:b_sync\ * !\motor_enc_0:b_sync_c\
            + \motor_enc_0:a_sync\ * !\motor_enc_0:a_sync_c\ * 
              \motor_enc_0:b_sync\ * \motor_enc_0:b_sync_c\
            + \motor_enc_0:a_sync\ * \motor_enc_0:a_sync_c\ * 
              !\motor_enc_0:b_sync\ * \motor_enc_0:b_sync_c\
        );
        Output = \motor_enc_0:down_pulse\ (fanout=2)

    MacroCell: Name=\motor_enc_0:re_load_pulse\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motor_enc_0:re_load1\ * \motor_enc_0:re_load2\ * 
              !\motor_enc_0:re_load_sync\
        );
        Output = \motor_enc_0:re_load_pulse\ (fanout=2)

    MacroCell: Name=\motor_enc_1:a1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2326_SYNCOUT
        );
        Output = \motor_enc_1:a1\ (fanout=3)

    MacroCell: Name=\motor_enc_1:a2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motor_enc_1:a1\
        );
        Output = \motor_enc_1:a2\ (fanout=3)

    MacroCell: Name=\motor_enc_1:a3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motor_enc_1:a2\
        );
        Output = \motor_enc_1:a3\ (fanout=2)

    MacroCell: Name=\motor_enc_1:a_sync\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\motor_enc_1:a1\ * !\motor_enc_1:a2\ * !\motor_enc_1:a3\ * 
              \motor_enc_1:a_sync\
            + \motor_enc_1:a1\ * \motor_enc_1:a2\ * \motor_enc_1:a3\ * 
              !\motor_enc_1:a_sync\
        );
        Output = \motor_enc_1:a_sync\ (fanout=4)

    MacroCell: Name=\motor_enc_1:b1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2327_SYNCOUT
        );
        Output = \motor_enc_1:b1\ (fanout=3)

    MacroCell: Name=\motor_enc_1:b2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motor_enc_1:b1\
        );
        Output = \motor_enc_1:b2\ (fanout=3)

    MacroCell: Name=\motor_enc_1:b3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motor_enc_1:b2\
        );
        Output = \motor_enc_1:b3\ (fanout=2)

    MacroCell: Name=\motor_enc_1:b_sync\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\motor_enc_1:b1\ * !\motor_enc_1:b2\ * !\motor_enc_1:b3\ * 
              \motor_enc_1:b_sync\
            + \motor_enc_1:b1\ * \motor_enc_1:b2\ * \motor_enc_1:b3\ * 
              !\motor_enc_1:b_sync\
        );
        Output = \motor_enc_1:b_sync\ (fanout=4)

    MacroCell: Name=\motor_enc_1:re_load_sync\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\motor_enc_0:re_load1\ * !\motor_enc_0:re_load2\ * 
              \motor_enc_1:re_load_sync\
            + \motor_enc_0:re_load1\ * \motor_enc_0:re_load2\ * 
              !\motor_enc_1:re_load_sync\
        );
        Output = \motor_enc_1:re_load_sync\ (fanout=2)

    MacroCell: Name=\motor_enc_1:up_pulse\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\motor_enc_1:a_sync\ * !\motor_enc_1:a_sync_c\ * 
              !\motor_enc_1:b_sync\ * \motor_enc_1:b_sync_c\
            + !\motor_enc_1:a_sync\ * \motor_enc_1:a_sync_c\ * 
              \motor_enc_1:b_sync\ * \motor_enc_1:b_sync_c\
            + \motor_enc_1:a_sync\ * !\motor_enc_1:a_sync_c\ * 
              !\motor_enc_1:b_sync\ * !\motor_enc_1:b_sync_c\
            + \motor_enc_1:a_sync\ * \motor_enc_1:a_sync_c\ * 
              \motor_enc_1:b_sync\ * !\motor_enc_1:b_sync_c\
        );
        Output = \motor_enc_1:up_pulse\ (fanout=2)

    MacroCell: Name=\motor_enc_1:down_pulse\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\motor_enc_1:a_sync\ * !\motor_enc_1:a_sync_c\ * 
              \motor_enc_1:b_sync\ * !\motor_enc_1:b_sync_c\
            + !\motor_enc_1:a_sync\ * \motor_enc_1:a_sync_c\ * 
              !\motor_enc_1:b_sync\ * !\motor_enc_1:b_sync_c\
            + \motor_enc_1:a_sync\ * !\motor_enc_1:a_sync_c\ * 
              \motor_enc_1:b_sync\ * \motor_enc_1:b_sync_c\
            + \motor_enc_1:a_sync\ * \motor_enc_1:a_sync_c\ * 
              !\motor_enc_1:b_sync\ * \motor_enc_1:b_sync_c\
        );
        Output = \motor_enc_1:down_pulse\ (fanout=2)

    MacroCell: Name=\motor_enc_1:re_load_pulse\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motor_enc_0:re_load1\ * \motor_enc_0:re_load2\ * 
              !\motor_enc_1:re_load_sync\
        );
        Output = \motor_enc_1:re_load_pulse\ (fanout=2)

    MacroCell: Name=Net_2112, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_PWM:TimerUDB:control_7\ * \Timer_PWM:TimerUDB:per_zero\
        );
        Output = Net_2112 (fanout=9)

    MacroCell: Name=Net_2134, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: PosEdge(Net_2112)
        Main Equation            : 2 pterms
        !(
              !Net_1217 * !Net_1213
            + !Net_1235 * !Net_1213 * \Direct_dual_8bPWM_0:cl0\
        );
        Output = Net_2134 (fanout=1)

    MacroCell: Name=Net_2135, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: PosEdge(Net_2112)
        Main Equation            : 2 pterms
        !(
              !Net_1217 * !Net_1216
            + !Net_1234 * !Net_1216 * \Direct_dual_8bPWM_0:cl1\
        );
        Output = Net_2135 (fanout=1)

    MacroCell: Name=cycle_start_sig, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SubCycleClk__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \Timer_cycle:TimerUDB:control_7\ * 
              \Timer_cycle:TimerUDB:per_zero\
        );
        Output = cycle_start_sig (fanout=2)

    MacroCell: Name=Net_2494, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_2494 * !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\
            + !Net_2494 * \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\
            + !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\
        );
        Output = Net_2494 (fanout=3)

    MacroCell: Name=Net_2499, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_2499 * !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\
            + !Net_2499 * \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
        );
        Output = Net_2499 (fanout=4)

    MacroCell: Name=Net_2521, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_2521 * !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\
            + Net_2521 * \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:mosi_from_dp\
        );
        Output = Net_2521 (fanout=2)

    MacroCell: Name=\SPIM_1:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              \SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              !\SPIM_1:BSPIM:tx_status_1\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * \SPIM_1:BSPIM:count_0\
        );
        Output = \SPIM_1:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\SPIM_1:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:tx_status_1\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_1\ * \SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\
        );
        Output = \SPIM_1:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\SPIM_1:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * \SPIM_1:BSPIM:count_0\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              \SPIM_1:BSPIM:tx_status_1\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:tx_status_1\
        );
        Output = \SPIM_1:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=\SPIM_1:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
        );
        Output = \SPIM_1:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:cnt_enable\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\ * 
              \SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_1\ * \SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:cnt_enable\
        );
        Output = \SPIM_1:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=Net_2506, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
        );
        Output = Net_2506 (fanout=1)

    MacroCell: Name=\motor_enc_2:a2\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \motor_enc_2:a2\ (fanout=9)

    MacroCell: Name=\motor_enc_2:a3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motor_enc_2:a2\
        );
        Output = \motor_enc_2:a3\ (fanout=8)

    MacroCell: Name=\motor_enc_2:a_sync\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\motor_enc_2:a2\ * !\motor_enc_2:a3\ * \motor_enc_2:a_sync\
        );
        Output = \motor_enc_2:a_sync\ (fanout=4)

    MacroCell: Name=\motor_enc_2:b_sync\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\motor_enc_2:a2\ * !\motor_enc_2:a3\ * \motor_enc_2:b_sync\
        );
        Output = \motor_enc_2:b_sync\ (fanout=4)

    MacroCell: Name=\motor_enc_2:re_load_sync\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\motor_enc_0:re_load1\ * !\motor_enc_0:re_load2\ * 
              \motor_enc_2:re_load_sync\
            + \motor_enc_0:re_load1\ * \motor_enc_0:re_load2\ * 
              !\motor_enc_2:re_load_sync\
        );
        Output = \motor_enc_2:re_load_sync\ (fanout=2)

    MacroCell: Name=\motor_enc_2:up_pulse\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\motor_enc_2:a_sync\ * !\motor_enc_2:a_sync_c\ * 
              !\motor_enc_2:b_sync\ * \motor_enc_2:b_sync_c\
            + !\motor_enc_2:a_sync\ * \motor_enc_2:a_sync_c\ * 
              \motor_enc_2:b_sync\ * \motor_enc_2:b_sync_c\
            + \motor_enc_2:a_sync\ * !\motor_enc_2:a_sync_c\ * 
              !\motor_enc_2:b_sync\ * !\motor_enc_2:b_sync_c\
            + \motor_enc_2:a_sync\ * \motor_enc_2:a_sync_c\ * 
              \motor_enc_2:b_sync\ * !\motor_enc_2:b_sync_c\
        );
        Output = \motor_enc_2:up_pulse\ (fanout=2)

    MacroCell: Name=\motor_enc_2:down_pulse\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\motor_enc_2:a_sync\ * !\motor_enc_2:a_sync_c\ * 
              \motor_enc_2:b_sync\ * !\motor_enc_2:b_sync_c\
            + !\motor_enc_2:a_sync\ * \motor_enc_2:a_sync_c\ * 
              !\motor_enc_2:b_sync\ * !\motor_enc_2:b_sync_c\
            + \motor_enc_2:a_sync\ * !\motor_enc_2:a_sync_c\ * 
              \motor_enc_2:b_sync\ * \motor_enc_2:b_sync_c\
            + \motor_enc_2:a_sync\ * \motor_enc_2:a_sync_c\ * 
              !\motor_enc_2:b_sync\ * \motor_enc_2:b_sync_c\
        );
        Output = \motor_enc_2:down_pulse\ (fanout=2)

    MacroCell: Name=\motor_enc_2:re_load_pulse\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motor_enc_0:re_load1\ * \motor_enc_0:re_load2\ * 
              !\motor_enc_2:re_load_sync\
        );
        Output = \motor_enc_2:re_load_pulse\ (fanout=2)

    MacroCell: Name=\motor_enc_3:a_sync\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\motor_enc_2:a2\ * !\motor_enc_2:a3\ * \motor_enc_3:a_sync\
        );
        Output = \motor_enc_3:a_sync\ (fanout=4)

    MacroCell: Name=\motor_enc_3:b_sync\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\motor_enc_2:a2\ * !\motor_enc_2:a3\ * \motor_enc_3:b_sync\
        );
        Output = \motor_enc_3:b_sync\ (fanout=4)

    MacroCell: Name=\motor_enc_3:re_load_sync\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\motor_enc_0:re_load1\ * !\motor_enc_0:re_load2\ * 
              \motor_enc_3:re_load_sync\
            + \motor_enc_0:re_load1\ * \motor_enc_0:re_load2\ * 
              !\motor_enc_3:re_load_sync\
        );
        Output = \motor_enc_3:re_load_sync\ (fanout=2)

    MacroCell: Name=\motor_enc_3:up_pulse\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\motor_enc_3:a_sync\ * !\motor_enc_3:a_sync_c\ * 
              !\motor_enc_3:b_sync\ * \motor_enc_3:b_sync_c\
            + !\motor_enc_3:a_sync\ * \motor_enc_3:a_sync_c\ * 
              \motor_enc_3:b_sync\ * \motor_enc_3:b_sync_c\
            + \motor_enc_3:a_sync\ * !\motor_enc_3:a_sync_c\ * 
              !\motor_enc_3:b_sync\ * !\motor_enc_3:b_sync_c\
            + \motor_enc_3:a_sync\ * \motor_enc_3:a_sync_c\ * 
              \motor_enc_3:b_sync\ * !\motor_enc_3:b_sync_c\
        );
        Output = \motor_enc_3:up_pulse\ (fanout=2)

    MacroCell: Name=\motor_enc_3:down_pulse\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\motor_enc_3:a_sync\ * !\motor_enc_3:a_sync_c\ * 
              \motor_enc_3:b_sync\ * !\motor_enc_3:b_sync_c\
            + !\motor_enc_3:a_sync\ * \motor_enc_3:a_sync_c\ * 
              !\motor_enc_3:b_sync\ * !\motor_enc_3:b_sync_c\
            + \motor_enc_3:a_sync\ * !\motor_enc_3:a_sync_c\ * 
              \motor_enc_3:b_sync\ * \motor_enc_3:b_sync_c\
            + \motor_enc_3:a_sync\ * \motor_enc_3:a_sync_c\ * 
              !\motor_enc_3:b_sync\ * \motor_enc_3:b_sync_c\
        );
        Output = \motor_enc_3:down_pulse\ (fanout=2)

    MacroCell: Name=\motor_enc_3:re_load_pulse\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motor_enc_0:re_load1\ * \motor_enc_0:re_load2\ * 
              !\motor_enc_3:re_load_sync\
        );
        Output = \motor_enc_3:re_load_pulse\ (fanout=2)

    MacroCell: Name=Net_2339, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: PosEdge(Net_2112)
        Main Equation            : 2 pterms
        (
              !Net_2181 * \Direct_dual_8bPWM_1:cl0\
            + \Direct_dual_8bPWM_1:cl0\ * !Net_2177 * !Net_2178
        );
        Output = Net_2339 (fanout=1)

    MacroCell: Name=\WDT_detect_com_err:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SubCycleClk__SYNC_OUT_2)
        Main Equation            : 1 pterm
        (
              \WDT_detect_com_err:TimerUDB:control_7\
        );
        Output = \WDT_detect_com_err:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=\WDT_detect_com_err:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SubCycleClk__SYNC_OUT_2)
        Main Equation            : 3 pterms
        (
              \WDT_detect_com_err:TimerUDB:control_7\ * 
              !\WDT_detect_com_err:TimerUDB:timer_enable\ * 
              !\WDT_detect_com_err:TimerUDB:trig_disable\
            + \WDT_detect_com_err:TimerUDB:control_7\ * 
              !\WDT_detect_com_err:TimerUDB:run_mode\ * 
              !\WDT_detect_com_err:TimerUDB:trig_disable\
            + \WDT_detect_com_err:TimerUDB:control_7\ * 
              !\WDT_detect_com_err:TimerUDB:per_zero\ * 
              !\WDT_detect_com_err:TimerUDB:trig_disable\
        );
        Output = \WDT_detect_com_err:TimerUDB:timer_enable\ (fanout=4)

    MacroCell: Name=\WDT_detect_com_err:TimerUDB:trig_disable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SubCycleClk__SYNC_OUT_2)
        Main Equation            : 1 pterm
        (
              \WDT_detect_com_err:TimerUDB:timer_enable\ * 
              \WDT_detect_com_err:TimerUDB:run_mode\ * 
              \WDT_detect_com_err:TimerUDB:per_zero\ * 
              !\WDT_detect_com_err:TimerUDB:trig_disable\
        );
        Output = \WDT_detect_com_err:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=Net_2505, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_2505 * !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_0\
            + Net_2505 * \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\
            + !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\ * \SPIM_2:BSPIM:mosi_from_dp\
        );
        Output = Net_2505 (fanout=2)

    MacroCell: Name=\SPIM_2:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\ * !\SPIM_2:BSPIM:count_4\ * 
              !\SPIM_2:BSPIM:count_3\ * !\SPIM_2:BSPIM:count_2\ * 
              \SPIM_2:BSPIM:count_1\ * !\SPIM_2:BSPIM:count_0\ * 
              !\SPIM_2:BSPIM:tx_status_1\
            + !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\ * !\SPIM_2:BSPIM:count_4\ * 
              !\SPIM_2:BSPIM:count_3\ * !\SPIM_2:BSPIM:count_2\ * 
              !\SPIM_2:BSPIM:count_1\ * \SPIM_2:BSPIM:count_0\
        );
        Output = \SPIM_2:BSPIM:state_2\ (fanout=11)

    MacroCell: Name=\SPIM_2:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\
            + !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_0\ * 
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              !\SPIM_2:BSPIM:count_2\ * \SPIM_2:BSPIM:count_1\ * 
              !\SPIM_2:BSPIM:count_0\ * !\SPIM_2:BSPIM:tx_status_1\
            + \SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\
            + \SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_0\
            + \SPIM_2:BSPIM:state_1\ * \SPIM_2:BSPIM:state_0\ * 
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              !\SPIM_2:BSPIM:count_2\ * !\SPIM_2:BSPIM:count_1\ * 
              \SPIM_2:BSPIM:count_0\
        );
        Output = \SPIM_2:BSPIM:state_1\ (fanout=11)

    MacroCell: Name=\SPIM_2:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\ * !\SPIM_2:BSPIM:count_4\ * 
              !\SPIM_2:BSPIM:count_3\ * !\SPIM_2:BSPIM:count_2\ * 
              !\SPIM_2:BSPIM:count_1\ * \SPIM_2:BSPIM:count_0\
            + \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_0\
            + !\SPIM_2:BSPIM:state_1\ * !\SPIM_2:BSPIM:state_0\ * 
              \SPIM_2:BSPIM:tx_status_1\
            + \SPIM_2:BSPIM:state_1\ * !\SPIM_2:BSPIM:state_0\ * 
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              !\SPIM_2:BSPIM:count_2\ * \SPIM_2:BSPIM:count_1\ * 
              !\SPIM_2:BSPIM:count_0\ * !\SPIM_2:BSPIM:tx_status_1\
        );
        Output = \SPIM_2:BSPIM:state_0\ (fanout=11)

    MacroCell: Name=\SPIM_2:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:count_4\ * 
              !\SPIM_2:BSPIM:count_3\ * !\SPIM_2:BSPIM:count_2\ * 
              !\SPIM_2:BSPIM:count_1\ * !\SPIM_2:BSPIM:count_0\ * 
              \SPIM_2:BSPIM:load_cond\
            + \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\ * !\SPIM_2:BSPIM:load_cond\
            + \SPIM_2:BSPIM:state_1\ * !\SPIM_2:BSPIM:count_4\ * 
              !\SPIM_2:BSPIM:count_3\ * !\SPIM_2:BSPIM:count_2\ * 
              !\SPIM_2:BSPIM:count_1\ * !\SPIM_2:BSPIM:count_0\ * 
              \SPIM_2:BSPIM:load_cond\
            + \SPIM_2:BSPIM:state_0\ * !\SPIM_2:BSPIM:count_4\ * 
              !\SPIM_2:BSPIM:count_3\ * !\SPIM_2:BSPIM:count_2\ * 
              !\SPIM_2:BSPIM:count_1\ * !\SPIM_2:BSPIM:count_0\ * 
              \SPIM_2:BSPIM:load_cond\
        );
        Output = \SPIM_2:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPIM_2:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\ * \SPIM_2:BSPIM:cnt_enable\
            + !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\ * !\SPIM_2:BSPIM:cnt_enable\
            + \SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:cnt_enable\
            + \SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_0\ * 
              \SPIM_2:BSPIM:cnt_enable\
            + \SPIM_2:BSPIM:state_1\ * \SPIM_2:BSPIM:state_0\ * 
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              !\SPIM_2:BSPIM:count_2\ * !\SPIM_2:BSPIM:count_1\ * 
              \SPIM_2:BSPIM:count_0\ * \SPIM_2:BSPIM:cnt_enable\
        );
        Output = \SPIM_2:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=Net_2522, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\
        );
        Output = Net_2522 (fanout=1)

    MacroCell: Name=\DEB_UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \DEB_UART:BUART:txn\ * \DEB_UART:BUART:tx_state_1\ * 
              !\DEB_UART:BUART:tx_bitclk\
            + \DEB_UART:BUART:txn\ * \DEB_UART:BUART:tx_state_2\
            + !\DEB_UART:BUART:tx_state_1\ * \DEB_UART:BUART:tx_state_0\ * 
              !\DEB_UART:BUART:tx_shift_out\ * !\DEB_UART:BUART:tx_state_2\
            + !\DEB_UART:BUART:tx_state_1\ * \DEB_UART:BUART:tx_state_0\ * 
              !\DEB_UART:BUART:tx_state_2\ * !\DEB_UART:BUART:tx_bitclk\
            + \DEB_UART:BUART:tx_state_1\ * !\DEB_UART:BUART:tx_state_0\ * 
              !\DEB_UART:BUART:tx_shift_out\ * !\DEB_UART:BUART:tx_state_2\ * 
              !\DEB_UART:BUART:tx_counter_dp\ * \DEB_UART:BUART:tx_bitclk\
        );
        Output = \DEB_UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\DEB_UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \DEB_UART:BUART:tx_state_1\ * \DEB_UART:BUART:tx_state_0\ * 
              \DEB_UART:BUART:tx_bitclk_enable_pre\ * 
              \DEB_UART:BUART:tx_state_2\
            + \DEB_UART:BUART:tx_state_1\ * !\DEB_UART:BUART:tx_state_2\ * 
              \DEB_UART:BUART:tx_counter_dp\ * \DEB_UART:BUART:tx_bitclk\
            + \DEB_UART:BUART:tx_state_0\ * !\DEB_UART:BUART:tx_state_2\ * 
              \DEB_UART:BUART:tx_bitclk\
        );
        Output = \DEB_UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\DEB_UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\DEB_UART:BUART:tx_state_1\ * !\DEB_UART:BUART:tx_state_0\ * 
              \DEB_UART:BUART:tx_bitclk_enable_pre\ * 
              !\DEB_UART:BUART:tx_fifo_empty\
            + !\DEB_UART:BUART:tx_state_1\ * !\DEB_UART:BUART:tx_state_0\ * 
              !\DEB_UART:BUART:tx_fifo_empty\ * !\DEB_UART:BUART:tx_state_2\
            + \DEB_UART:BUART:tx_state_1\ * \DEB_UART:BUART:tx_state_0\ * 
              \DEB_UART:BUART:tx_bitclk_enable_pre\ * 
              \DEB_UART:BUART:tx_fifo_empty\ * \DEB_UART:BUART:tx_state_2\
            + \DEB_UART:BUART:tx_state_0\ * !\DEB_UART:BUART:tx_state_2\ * 
              \DEB_UART:BUART:tx_bitclk\
        );
        Output = \DEB_UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\DEB_UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\DEB_UART:BUART:tx_state_1\ * !\DEB_UART:BUART:tx_state_0\ * 
              \DEB_UART:BUART:tx_bitclk_enable_pre\ * 
              \DEB_UART:BUART:tx_state_2\
            + \DEB_UART:BUART:tx_state_1\ * \DEB_UART:BUART:tx_state_0\ * 
              \DEB_UART:BUART:tx_bitclk_enable_pre\ * 
              \DEB_UART:BUART:tx_state_2\
            + \DEB_UART:BUART:tx_state_1\ * \DEB_UART:BUART:tx_state_0\ * 
              !\DEB_UART:BUART:tx_state_2\ * \DEB_UART:BUART:tx_bitclk\
            + \DEB_UART:BUART:tx_state_1\ * !\DEB_UART:BUART:tx_state_2\ * 
              \DEB_UART:BUART:tx_counter_dp\ * \DEB_UART:BUART:tx_bitclk\
        );
        Output = \DEB_UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\DEB_UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\DEB_UART:BUART:tx_state_1\ * !\DEB_UART:BUART:tx_state_0\ * 
              \DEB_UART:BUART:tx_state_2\
            + !\DEB_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \DEB_UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\DEB_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DEB_UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\DEB_UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\DEB_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEB_UART:BUART:rx_state_0\ * 
              \DEB_UART:BUART:rx_bitclk_enable\ * 
              !\DEB_UART:BUART:rx_state_3\ * \DEB_UART:BUART:rx_state_2\ * 
              !\DEB_UART:BUART:pollcount_1\ * !\DEB_UART:BUART:pollcount_0\
            + !\DEB_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEB_UART:BUART:rx_state_0\ * 
              \DEB_UART:BUART:rx_bitclk_enable\ * 
              !\DEB_UART:BUART:rx_state_3\ * \DEB_UART:BUART:rx_state_2\ * 
              !\DEB_UART:BUART:pollcount_1\ * !Net_2578_SYNCOUT
            + !\DEB_UART:BUART:tx_ctrl_mark_last\ * 
              \DEB_UART:BUART:rx_state_0\ * !\DEB_UART:BUART:rx_state_3\ * 
              !\DEB_UART:BUART:rx_state_2\ * !\DEB_UART:BUART:rx_count_6\ * 
              !\DEB_UART:BUART:rx_count_5\
            + !\DEB_UART:BUART:tx_ctrl_mark_last\ * 
              \DEB_UART:BUART:rx_state_0\ * !\DEB_UART:BUART:rx_state_3\ * 
              !\DEB_UART:BUART:rx_state_2\ * !\DEB_UART:BUART:rx_count_6\ * 
              !\DEB_UART:BUART:rx_count_4\
        );
        Output = \DEB_UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\DEB_UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\DEB_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEB_UART:BUART:rx_state_0\ * 
              \DEB_UART:BUART:rx_bitclk_enable\ * \DEB_UART:BUART:rx_state_3\ * 
              !\DEB_UART:BUART:rx_state_2\
            + !\DEB_UART:BUART:tx_ctrl_mark_last\ * 
              \DEB_UART:BUART:rx_state_0\ * !\DEB_UART:BUART:rx_state_3\ * 
              !\DEB_UART:BUART:rx_state_2\ * !\DEB_UART:BUART:rx_count_6\ * 
              !\DEB_UART:BUART:rx_count_5\
            + !\DEB_UART:BUART:tx_ctrl_mark_last\ * 
              \DEB_UART:BUART:rx_state_0\ * !\DEB_UART:BUART:rx_state_3\ * 
              !\DEB_UART:BUART:rx_state_2\ * !\DEB_UART:BUART:rx_count_6\ * 
              !\DEB_UART:BUART:rx_count_4\
        );
        Output = \DEB_UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\DEB_UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\DEB_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEB_UART:BUART:rx_state_0\ * 
              \DEB_UART:BUART:rx_bitclk_enable\ * \DEB_UART:BUART:rx_state_3\ * 
              \DEB_UART:BUART:rx_state_2\
            + !\DEB_UART:BUART:tx_ctrl_mark_last\ * 
              \DEB_UART:BUART:rx_state_0\ * !\DEB_UART:BUART:rx_state_3\ * 
              !\DEB_UART:BUART:rx_state_2\ * !\DEB_UART:BUART:rx_count_6\ * 
              !\DEB_UART:BUART:rx_count_5\
            + !\DEB_UART:BUART:tx_ctrl_mark_last\ * 
              \DEB_UART:BUART:rx_state_0\ * !\DEB_UART:BUART:rx_state_3\ * 
              !\DEB_UART:BUART:rx_state_2\ * !\DEB_UART:BUART:rx_count_6\ * 
              !\DEB_UART:BUART:rx_count_4\
        );
        Output = \DEB_UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\DEB_UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\DEB_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEB_UART:BUART:rx_state_0\ * 
              \DEB_UART:BUART:rx_bitclk_enable\ * \DEB_UART:BUART:rx_state_3\
            + !\DEB_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEB_UART:BUART:rx_state_0\ * 
              \DEB_UART:BUART:rx_bitclk_enable\ * \DEB_UART:BUART:rx_state_2\
            + !\DEB_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEB_UART:BUART:rx_state_0\ * !\DEB_UART:BUART:rx_state_3\ * 
              !\DEB_UART:BUART:rx_state_2\ * \DEB_UART:BUART:rx_last\ * 
              !Net_2578_SYNCOUT
            + !\DEB_UART:BUART:tx_ctrl_mark_last\ * 
              \DEB_UART:BUART:rx_state_0\ * !\DEB_UART:BUART:rx_state_3\ * 
              !\DEB_UART:BUART:rx_state_2\ * !\DEB_UART:BUART:rx_count_6\ * 
              !\DEB_UART:BUART:rx_count_5\
            + !\DEB_UART:BUART:tx_ctrl_mark_last\ * 
              \DEB_UART:BUART:rx_state_0\ * !\DEB_UART:BUART:rx_state_3\ * 
              !\DEB_UART:BUART:rx_state_2\ * !\DEB_UART:BUART:rx_count_6\ * 
              !\DEB_UART:BUART:rx_count_4\
        );
        Output = \DEB_UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\DEB_UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DEB_UART:BUART:rx_count_2\ * !\DEB_UART:BUART:rx_count_1\ * 
              !\DEB_UART:BUART:rx_count_0\
        );
        Output = \DEB_UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\DEB_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\DEB_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEB_UART:BUART:rx_state_0\ * \DEB_UART:BUART:rx_state_3\ * 
              \DEB_UART:BUART:rx_state_2\
        );
        Output = \DEB_UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\DEB_UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\DEB_UART:BUART:rx_count_2\ * !\DEB_UART:BUART:rx_count_1\ * 
              !\DEB_UART:BUART:pollcount_1\ * \DEB_UART:BUART:pollcount_0\ * 
              Net_2578_SYNCOUT
            + !\DEB_UART:BUART:rx_count_2\ * !\DEB_UART:BUART:rx_count_1\ * 
              \DEB_UART:BUART:pollcount_1\ * !\DEB_UART:BUART:pollcount_0\
            + !\DEB_UART:BUART:rx_count_2\ * !\DEB_UART:BUART:rx_count_1\ * 
              \DEB_UART:BUART:pollcount_1\ * !Net_2578_SYNCOUT
        );
        Output = \DEB_UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\DEB_UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DEB_UART:BUART:rx_count_2\ * !\DEB_UART:BUART:rx_count_1\ * 
              !\DEB_UART:BUART:pollcount_0\ * Net_2578_SYNCOUT
            + !\DEB_UART:BUART:rx_count_2\ * !\DEB_UART:BUART:rx_count_1\ * 
              \DEB_UART:BUART:pollcount_0\ * !Net_2578_SYNCOUT
        );
        Output = \DEB_UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\DEB_UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DEB_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEB_UART:BUART:rx_state_0\ * 
              \DEB_UART:BUART:rx_bitclk_enable\ * \DEB_UART:BUART:rx_state_3\ * 
              \DEB_UART:BUART:rx_state_2\ * !\DEB_UART:BUART:pollcount_1\ * 
              !\DEB_UART:BUART:pollcount_0\
            + !\DEB_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEB_UART:BUART:rx_state_0\ * 
              \DEB_UART:BUART:rx_bitclk_enable\ * \DEB_UART:BUART:rx_state_3\ * 
              \DEB_UART:BUART:rx_state_2\ * !\DEB_UART:BUART:pollcount_1\ * 
              !Net_2578_SYNCOUT
        );
        Output = \DEB_UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\DEB_UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2578_SYNCOUT
        );
        Output = \DEB_UART:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\motor_enc_0:motor_enc:u0\
        PORT MAP (
            clock => timer_clk ,
            cs_addr_2 => \motor_enc_0:re_load_pulse\ ,
            cs_addr_1 => \motor_enc_0:down_pulse\ ,
            cs_addr_0 => \motor_enc_0:up_pulse\ ,
            chain_out => \motor_enc_0:motor_enc:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000001000000100000001000000010000000000000001000000000000001001000000000000100100000000000010010000000000001001000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \motor_enc_0:motor_enc:u1\

    datapathcell: Name =\motor_enc_0:motor_enc:u1\
        PORT MAP (
            clock => timer_clk ,
            cs_addr_2 => \motor_enc_0:re_load_pulse\ ,
            cs_addr_1 => \motor_enc_0:down_pulse\ ,
            cs_addr_0 => \motor_enc_0:up_pulse\ ,
            chain_in => \motor_enc_0:motor_enc:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000001000000100000001000000010000000000000001000000000000001001000000000000100100000000000010010000000000001001000011111111000000001111111111111111000011110000000000000000000000110000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \motor_enc_0:motor_enc:u0\

    datapathcell: Name =\motor_enc_1:motor_enc:u0\
        PORT MAP (
            clock => timer_clk ,
            cs_addr_2 => \motor_enc_1:re_load_pulse\ ,
            cs_addr_1 => \motor_enc_1:down_pulse\ ,
            cs_addr_0 => \motor_enc_1:up_pulse\ ,
            chain_out => \motor_enc_1:motor_enc:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000001000000100000001000000010000000000000001000000000000001001000000000000100100000000000010010000000000001001000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \motor_enc_1:motor_enc:u1\

    datapathcell: Name =\motor_enc_1:motor_enc:u1\
        PORT MAP (
            clock => timer_clk ,
            cs_addr_2 => \motor_enc_1:re_load_pulse\ ,
            cs_addr_1 => \motor_enc_1:down_pulse\ ,
            cs_addr_0 => \motor_enc_1:up_pulse\ ,
            chain_in => \motor_enc_1:motor_enc:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000001000000100000001000000010000000000000001000000000000001001000000000000100100000000000010010000000000001001000011111111000000001111111111111111000011110000000000000000000000110000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \motor_enc_1:motor_enc:u0\

    datapathcell: Name =\Timer_PWM:TimerUDB:sT8:timerdp:u0\
        PORT MAP (
            clock => timer_clk ,
            cs_addr_1 => \Timer_PWM:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_PWM:TimerUDB:per_zero\ ,
            z0_comb => \Timer_PWM:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_PWM:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_PWM:TimerUDB:status_2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Direct_dual_8bPWM_0:Direct_dual_8bPWM:u0\
        PORT MAP (
            clock => timer_clk ,
            cs_addr_0 => \Direct_dual_8bPWM_0:tc\ ,
            cl0_comb => \Direct_dual_8bPWM_0:cl0\ ,
            z0_comb => \Direct_dual_8bPWM_0:tc\ ,
            cl1_comb => \Direct_dual_8bPWM_0:cl1\ ,
            clk_en => Net_2112 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100000001000000010100000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000000000000000000111100000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_2112)

    datapathcell: Name =\Timer_cycle:TimerUDB:sT8:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_cycle:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_cycle:TimerUDB:per_zero\ ,
            z0_comb => \Timer_cycle:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_cycle:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_cycle:TimerUDB:status_2\ ,
            clk_en => SubCycleClk__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(SubCycleClk__SYNC_OUT)

    datapathcell: Name =\SPIM_1:BSPIM:sR16:Dp:u0\
        PORT MAP (
            clock => \SPIM_1:Net_276\ ,
            cs_addr_2 => \SPIM_1:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM_1:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM_1:BSPIM:state_0\ ,
            route_si => Net_13 ,
            f1_load => \SPIM_1:BSPIM:load_rx_data\ ,
            chain_out => \SPIM_1:BSPIM:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001100011100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \SPIM_1:BSPIM:sR16:Dp:u1\

    datapathcell: Name =\SPIM_1:BSPIM:sR16:Dp:u1\
        PORT MAP (
            clock => \SPIM_1:Net_276\ ,
            cs_addr_2 => \SPIM_1:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM_1:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM_1:BSPIM:state_0\ ,
            route_si => Net_13 ,
            f1_load => \SPIM_1:BSPIM:load_rx_data\ ,
            so_comb => \SPIM_1:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPIM_1:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPIM_1:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPIM_1:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPIM_1:BSPIM:rx_status_4\ ,
            chain_in => \SPIM_1:BSPIM:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001100001100111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \SPIM_1:BSPIM:sR16:Dp:u0\

    datapathcell: Name =\motor_enc_2:motor_enc:u0\
        PORT MAP (
            clock => timer_clk ,
            cs_addr_2 => \motor_enc_2:re_load_pulse\ ,
            cs_addr_1 => \motor_enc_2:down_pulse\ ,
            cs_addr_0 => \motor_enc_2:up_pulse\ ,
            chain_out => \motor_enc_2:motor_enc:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000001000000100000001000000010000000000000001000000000000001001000000000000100100000000000010010000000000001001000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \motor_enc_2:motor_enc:u1\

    datapathcell: Name =\motor_enc_2:motor_enc:u1\
        PORT MAP (
            clock => timer_clk ,
            cs_addr_2 => \motor_enc_2:re_load_pulse\ ,
            cs_addr_1 => \motor_enc_2:down_pulse\ ,
            cs_addr_0 => \motor_enc_2:up_pulse\ ,
            chain_in => \motor_enc_2:motor_enc:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000001000000100000001000000010000000000000001000000000000001001000000000000100100000000000010010000000000001001000011111111000000001111111111111111000011110000000000000000000000110000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \motor_enc_2:motor_enc:u0\

    datapathcell: Name =\motor_enc_3:motor_enc:u0\
        PORT MAP (
            clock => timer_clk ,
            cs_addr_2 => \motor_enc_3:re_load_pulse\ ,
            cs_addr_1 => \motor_enc_3:down_pulse\ ,
            cs_addr_0 => \motor_enc_3:up_pulse\ ,
            chain_out => \motor_enc_3:motor_enc:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000001000000100000001000000010000000000000001000000000000001001000000000000100100000000000010010000000000001001000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \motor_enc_3:motor_enc:u1\

    datapathcell: Name =\motor_enc_3:motor_enc:u1\
        PORT MAP (
            clock => timer_clk ,
            cs_addr_2 => \motor_enc_3:re_load_pulse\ ,
            cs_addr_1 => \motor_enc_3:down_pulse\ ,
            cs_addr_0 => \motor_enc_3:up_pulse\ ,
            chain_in => \motor_enc_3:motor_enc:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000001000000100000001000000010000000000000001000000000000001001000000000000100100000000000010010000000000001001000011111111000000001111111111111111000011110000000000000000000000110000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \motor_enc_3:motor_enc:u0\

    datapathcell: Name =\Direct_dual_8bPWM_1:Direct_dual_8bPWM:u0\
        PORT MAP (
            clock => timer_clk ,
            cs_addr_0 => \Direct_dual_8bPWM_1:tc\ ,
            cl0_comb => \Direct_dual_8bPWM_1:cl0\ ,
            z0_comb => \Direct_dual_8bPWM_1:tc\ ,
            cl1_comb => \Direct_dual_8bPWM_1:cl1\ ,
            clk_en => Net_2112 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100000001000000010100000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000000000000000000111100000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_2112)

    datapathcell: Name =\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \WDT_detect_com_err:TimerUDB:timer_enable\ ,
            cs_addr_0 => \WDT_detect_com_err:TimerUDB:per_zero\ ,
            chain_out => \WDT_detect_com_err:TimerUDB:sT16:timerdp:carry\ ,
            clk_en => SubCycleClk__SYNC_OUT_2 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(SubCycleClk__SYNC_OUT_2)
        Next in chain : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \WDT_detect_com_err:TimerUDB:timer_enable\ ,
            cs_addr_0 => \WDT_detect_com_err:TimerUDB:per_zero\ ,
            z0_comb => \WDT_detect_com_err:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \WDT_detect_com_err:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \WDT_detect_com_err:TimerUDB:status_2\ ,
            chain_in => \WDT_detect_com_err:TimerUDB:sT16:timerdp:carry\ ,
            clk_en => SubCycleClk__SYNC_OUT_2 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(SubCycleClk__SYNC_OUT_2)
        Previous in chain : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\SPIM_2:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \SPIM_2:Net_276\ ,
            cs_addr_2 => \SPIM_2:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM_2:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM_2:BSPIM:state_0\ ,
            route_si => Net_13 ,
            f1_load => \SPIM_2:BSPIM:load_rx_data\ ,
            so_comb => \SPIM_2:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPIM_2:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPIM_2:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPIM_2:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPIM_2:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\DEB_UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \DEB_UART:Net_9\ ,
            cs_addr_2 => \DEB_UART:BUART:tx_state_1\ ,
            cs_addr_1 => \DEB_UART:BUART:tx_state_0\ ,
            cs_addr_0 => \DEB_UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \DEB_UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \DEB_UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \DEB_UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \DEB_UART:Net_9\ ,
            cs_addr_0 => \DEB_UART:BUART:counter_load_not\ ,
            ce0_reg => \DEB_UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \DEB_UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\DEB_UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \DEB_UART:Net_9\ ,
            cs_addr_2 => \DEB_UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \DEB_UART:BUART:rx_state_0\ ,
            cs_addr_0 => \DEB_UART:BUART:rx_bitclk_enable\ ,
            route_si => \DEB_UART:BUART:rx_postpoll\ ,
            f0_load => \DEB_UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \DEB_UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \DEB_UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\BMP_SW:sts:sts_reg\
        PORT MAP (
            status_7 => Net_2200_7 ,
            status_6 => Net_2200_6 ,
            status_5 => Net_2200_5 ,
            status_4 => Net_2200_4 ,
            status_3 => Net_2200_3 ,
            status_2 => Net_2200_2 ,
            status_1 => Net_2200_1 ,
            status_0 => Net_2200_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Timer_PWM:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => timer_clk ,
            status_3 => \Timer_PWM:TimerUDB:status_3\ ,
            status_2 => \Timer_PWM:TimerUDB:status_2\ ,
            status_0 => \Timer_PWM:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_cycle:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Timer_cycle:TimerUDB:status_3\ ,
            status_2 => \Timer_cycle:TimerUDB:status_2\ ,
            status_0 => \Timer_cycle:TimerUDB:status_tc\ ,
            clk_en => SubCycleClk__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(SubCycleClk__SYNC_OUT)

    statusicell: Name =\SPIM_1:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SPIM_1:Net_276\ ,
            status_4 => \SPIM_1:BSPIM:tx_status_4\ ,
            status_3 => \SPIM_1:BSPIM:load_rx_data\ ,
            status_2 => \SPIM_1:BSPIM:tx_status_2\ ,
            status_1 => \SPIM_1:BSPIM:tx_status_1\ ,
            status_0 => \SPIM_1:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM_1:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SPIM_1:Net_276\ ,
            status_6 => \SPIM_1:BSPIM:rx_status_6\ ,
            status_5 => \SPIM_1:BSPIM:rx_status_5\ ,
            status_4 => \SPIM_1:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\WDT_detect_com_err:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \WDT_detect_com_err:TimerUDB:status_3\ ,
            status_2 => \WDT_detect_com_err:TimerUDB:status_2\ ,
            status_0 => \WDT_detect_com_err:TimerUDB:status_tc\ ,
            interrupt => Net_1982 ,
            clk_en => SubCycleClk__SYNC_OUT_2 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(SubCycleClk__SYNC_OUT_2)

    statusicell: Name =\SPIM_2:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SPIM_2:Net_276\ ,
            status_4 => \SPIM_2:BSPIM:tx_status_4\ ,
            status_3 => \SPIM_2:BSPIM:load_rx_data\ ,
            status_2 => \SPIM_2:BSPIM:tx_status_2\ ,
            status_1 => \SPIM_2:BSPIM:tx_status_1\ ,
            status_0 => \SPIM_2:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM_2:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SPIM_2:Net_276\ ,
            status_6 => \SPIM_2:BSPIM:rx_status_6\ ,
            status_5 => \SPIM_2:BSPIM:rx_status_5\ ,
            status_4 => \SPIM_2:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\DEB_UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \DEB_UART:Net_9\ ,
            status_3 => \DEB_UART:BUART:tx_fifo_notfull\ ,
            status_2 => \DEB_UART:BUART:tx_status_2\ ,
            status_1 => \DEB_UART:BUART:tx_fifo_empty\ ,
            status_0 => \DEB_UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\DEB_UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \DEB_UART:Net_9\ ,
            status_5 => \DEB_UART:BUART:rx_status_5\ ,
            status_4 => \DEB_UART:BUART:rx_status_4\ ,
            status_3 => \DEB_UART:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =SubCycleClk__SYNC_3
        PORT MAP (
            in => SubCycleClk ,
            out => SubCycleClk__SYNC_OUT_3 ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SubCycleClk__SYNC_2
        PORT MAP (
            in => SubCycleClk ,
            out => SubCycleClk__SYNC_OUT_2 ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SubCycleClk__SYNC_1
        PORT MAP (
            in => SubCycleClk ,
            out => SubCycleClk__SYNC_OUT_1 ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SubCycleClk__SYNC
        PORT MAP (
            in => SubCycleClk ,
            out => SubCycleClk__SYNC_OUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Rx_1(0)_SYNC
        PORT MAP (
            in => Net_2578 ,
            out => Net_2578_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =motor0_b(0)_SYNC
        PORT MAP (
            in => Net_535 ,
            out => Net_535_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =motor0_a(0)_SYNC
        PORT MAP (
            in => Net_2322 ,
            out => Net_2322_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =motor1_a(0)_SYNC
        PORT MAP (
            in => Net_2326 ,
            out => Net_2326_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =motor1_b(0)_SYNC
        PORT MAP (
            in => Net_2327 ,
            out => Net_2327_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\motor_contl_reg_0:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \motor_contl_reg_0:control_7\ ,
            control_6 => \motor_contl_reg_0:control_6\ ,
            control_5 => \motor_contl_reg_0:control_5\ ,
            control_4 => Net_1216 ,
            control_3 => Net_1234 ,
            control_2 => Net_1213 ,
            control_1 => Net_1235 ,
            control_0 => Net_1217 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00010100"
        }
        Clock Enable: True

    controlcell: Name =\Timer_PWM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => timer_clk ,
            control_7 => \Timer_PWM:TimerUDB:control_7\ ,
            control_6 => \Timer_PWM:TimerUDB:control_6\ ,
            control_5 => \Timer_PWM:TimerUDB:control_5\ ,
            control_4 => \Timer_PWM:TimerUDB:control_4\ ,
            control_3 => \Timer_PWM:TimerUDB:control_3\ ,
            control_2 => \Timer_PWM:TimerUDB:control_2\ ,
            control_1 => \Timer_PWM:TimerUDB:control_1\ ,
            control_0 => \Timer_PWM:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_cycle:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Timer_cycle:TimerUDB:control_7\ ,
            control_6 => \Timer_cycle:TimerUDB:control_6\ ,
            control_5 => \Timer_cycle:TimerUDB:control_5\ ,
            control_4 => \Timer_cycle:TimerUDB:control_4\ ,
            control_3 => \Timer_cycle:TimerUDB:control_3\ ,
            control_2 => \Timer_cycle:TimerUDB:control_2\ ,
            control_1 => \Timer_cycle:TimerUDB:control_1\ ,
            control_0 => \Timer_cycle:TimerUDB:control_0\ ,
            clk_en => SubCycleClk__SYNC_OUT_1 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(SubCycleClk__SYNC_OUT_1)

    controlcell: Name =\SS0_B:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \SS0_B:control_7\ ,
            control_6 => Net_2128 ,
            control_5 => Net_2133 ,
            control_4 => Net_2501 ,
            control_3 => \SS0_B:control_3\ ,
            control_2 => \SS0_B:control_2\ ,
            control_1 => Net_2124 ,
            control_0 => Net_30 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00111111"
        }
        Clock Enable: True

    controlcell: Name =\motor_en_reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \motor_en_reg:control_7\ ,
            control_6 => \motor_en_reg:control_6\ ,
            control_5 => \motor_en_reg:control_5\ ,
            control_4 => \motor_en_reg:control_4\ ,
            control_3 => \motor_en_reg:control_3\ ,
            control_2 => Net_2318 ,
            control_1 => Net_2295 ,
            control_0 => Net_1398 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000010"
        }
        Clock Enable: True

    controlcell: Name =\motor_contl_reg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \motor_contl_reg_1:control_7\ ,
            control_6 => \motor_contl_reg_1:control_6\ ,
            control_5 => \motor_contl_reg_1:control_5\ ,
            control_4 => Net_2180 ,
            control_3 => Net_2179 ,
            control_2 => Net_2178 ,
            control_1 => Net_2177 ,
            control_0 => Net_2181 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\WDT_detect_com_err:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \WDT_detect_com_err:TimerUDB:control_7\ ,
            control_6 => \WDT_detect_com_err:TimerUDB:control_6\ ,
            control_5 => \WDT_detect_com_err:TimerUDB:control_5\ ,
            control_4 => \WDT_detect_com_err:TimerUDB:control_4\ ,
            control_3 => \WDT_detect_com_err:TimerUDB:control_3\ ,
            control_2 => \WDT_detect_com_err:TimerUDB:control_2\ ,
            control_1 => \WDT_detect_com_err:TimerUDB:control_1\ ,
            control_0 => \WDT_detect_com_err:TimerUDB:control_0\ ,
            clk_en => SubCycleClk__SYNC_OUT_3 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(SubCycleClk__SYNC_OUT_3)
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPIM_1:BSPIM:BitCounter\
        PORT MAP (
            clock => \SPIM_1:Net_276\ ,
            enable => \SPIM_1:BSPIM:cnt_enable\ ,
            count_6 => \SPIM_1:BSPIM:count_6\ ,
            count_5 => \SPIM_1:BSPIM:count_5\ ,
            count_4 => \SPIM_1:BSPIM:count_4\ ,
            count_3 => \SPIM_1:BSPIM:count_3\ ,
            count_2 => \SPIM_1:BSPIM:count_2\ ,
            count_1 => \SPIM_1:BSPIM:count_1\ ,
            count_0 => \SPIM_1:BSPIM:count_0\ ,
            tc => \SPIM_1:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0011111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SPIM_2:BSPIM:BitCounter\
        PORT MAP (
            clock => \SPIM_2:Net_276\ ,
            enable => \SPIM_2:BSPIM:cnt_enable\ ,
            count_6 => \SPIM_2:BSPIM:count_6\ ,
            count_5 => \SPIM_2:BSPIM:count_5\ ,
            count_4 => \SPIM_2:BSPIM:count_4\ ,
            count_3 => \SPIM_2:BSPIM:count_3\ ,
            count_2 => \SPIM_2:BSPIM:count_2\ ,
            count_1 => \SPIM_2:BSPIM:count_1\ ,
            count_0 => \SPIM_2:BSPIM:count_0\ ,
            tc => \SPIM_2:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\DEB_UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \DEB_UART:Net_9\ ,
            load => \DEB_UART:BUART:rx_counter_load\ ,
            count_6 => \DEB_UART:BUART:rx_count_6\ ,
            count_5 => \DEB_UART:BUART:rx_count_5\ ,
            count_4 => \DEB_UART:BUART:rx_count_4\ ,
            count_3 => \DEB_UART:BUART:rx_count_3\ ,
            count_2 => \DEB_UART:BUART:rx_count_2\ ,
            count_1 => \DEB_UART:BUART:rx_count_1\ ,
            count_0 => \DEB_UART:BUART:rx_count_0\ ,
            tc => \DEB_UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBUART_1:dp_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_3\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_2409 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =sub_cycle_int
        PORT MAP (
            interrupt => Net_522 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_2413 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =WDT_int
        PORT MAP (
            interrupt => Net_1982 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\RTC_1:isr\
        PORT MAP (
            interrupt => OPPS_OUT );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =KeisokuTimer_isr
        PORT MAP (
            interrupt => Net_2667 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   13 :   19 :   32 : 40.63 %
IO                            :   68 :    4 :   72 : 94.44 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :  120 :   72 :  192 : 62.50 %
  Unique P-terms              :  223 :  161 :  384 : 58.07 %
  Total P-terms               :  244 :      :      :        
  Datapath Cells              :   20 :    4 :   24 : 83.33 %
  Status Cells                :   16 :    8 :   24 : 66.67 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    9 :      :      :        
    Sync Cells (x9)           :    3 :      :      :        
    Routed Count7 Load/Enable :    3 :      :      :        
  Control Cells               :   10 :   14 :   24 : 41.67 %
    Control Registers         :    7 :      :      :        
    Count7 Cells              :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.114ms
Tech mapping phase: Elapsed time ==> 0s.200ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_2@[IOP=(2)][IoId=(2)] : BMP_SW0_RF(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : BMP_SW1_FR(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : BMP_SW2_FL(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : BMP_SW3_LF(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : BMP_SW4_LR(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : BMP_SW5_RL(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : BMP_SW6_RR(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : BMP_SW7_rightR(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : BREAK0(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : BREAK1(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : CW0(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : CW1(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : CycleStart(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : DOF9_CS(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : DRV_ENA(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Dist0_FR(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : Dist1_Front(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : Dist2_FL(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : Dist3_Rear(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Dist4_PVM_CUR(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : Dist6_PVM1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Dist_9_Detect_dwn_step(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : EM_STOP(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : FirstLine(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : MISO(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : MOSI(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : MOTOR_EN(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : MOTOR_FAULT(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : PIC_CS(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : PWMOUT0(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : PWMOUT1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : P_out(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : P_out(1) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : P_out(2) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : P_out(3) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : P_out_1(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : P_out_1(1) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : P_out_2(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : P_out_2(1) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Rx_1(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : SCLK(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : SS0(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : SS1(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Sonr_TRG_x4(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : SubCycleStart(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Tx_1(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : V_battery(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART_1:Dp(0)\ (fixed)
IO_2@[IOP=(4)][IoId=(2)] : dist8_SW_DET(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : hu0(0) (fixed)
[IOP=(12)][IoId=(7)] : hu1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : hu1_SIOREF_0 (fixed)
IO_2@[IOP=(3)][IoId=(2)] : hv0(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : hv1(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : hw0(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : hw1(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : motor0_a(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : motor0_b(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : motor1_a(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : motor1_b(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : psoc_nop(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_1:ADC_SAR\ (SAR-VDAC)
USB[0]@[FFB(USB,0)] : \USBUART_1:USB\
VIDAC[1]@[FFB(VIDAC,1)] : \VDAC8_1:viDAC8\ (SAR-VDAC)
Analog Placement Results:
IO_2@[IOP=(2)][IoId=(2)] : BMP_SW0_RF(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : BMP_SW1_FR(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : BMP_SW2_FL(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : BMP_SW3_LF(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : BMP_SW4_LR(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : BMP_SW5_RL(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : BMP_SW6_RR(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : BMP_SW7_rightR(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : BREAK0(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : BREAK1(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : CW0(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : CW1(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : CycleStart(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : DOF9_CS(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : DRV_ENA(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Dist0_FR(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : Dist1_Front(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : Dist2_FL(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : Dist3_Rear(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Dist4_PVM_CUR(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : Dist6_PVM1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Dist_9_Detect_dwn_step(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : EM_STOP(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : FirstLine(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : MISO(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : MOSI(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : MOTOR_EN(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : MOTOR_FAULT(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : PIC_CS(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : PWMOUT0(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : PWMOUT1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : P_out(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : P_out(1) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : P_out(2) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : P_out(3) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : P_out_1(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : P_out_1(1) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : P_out_2(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : P_out_2(1) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Rx_1(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : SCLK(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : SS0(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : SS1(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Sonr_TRG_x4(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : SubCycleStart(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Tx_1(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : V_battery(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART_1:Dp(0)\ (fixed)
IO_2@[IOP=(4)][IoId=(2)] : dist8_SW_DET(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : hu0(0) (fixed)
[IOP=(12)][IoId=(7)] : hu1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : hu1_SIOREF_0 (fixed)
IO_2@[IOP=(3)][IoId=(2)] : hv0(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : hv1(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : hw0(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : hw1(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : motor0_a(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : motor0_b(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : motor1_a(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : motor1_b(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : psoc_nop(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_1:ADC_SAR\ (SAR-VDAC)
USB[0]@[FFB(USB,0)] : \USBUART_1:USB\
VIDAC[1]@[FFB(VIDAC,1)] : \VDAC8_1:viDAC8\ (SAR-VDAC)

Analog Placement phase: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.009ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1027 {
    sar_1_vplus
  }
  Net: Net_2194 {
    p2_1
  }
  Net: Net_2195 {
    p4_5
  }
  Net: Net_2115 {
    p4_4
  }
  Net: Net_2196 {
    p4_3
  }
  Net: Net_2314 {
    p0_1
  }
  Net: Net_2197 {
    p0_3
  }
  Net: Net_2469 {
    p4_0
  }
  Net: Net_2561 {
    p3_6
  }
  Net: \ADC_SAR_1:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC_SAR_1:Net_209\ {
  }
  Net: Net_1169 {
    vidac_1_vout
    sar_1_vref_x_vidac_1_vout
    sar_1_vref
  }
  Net: \VDAC8_1:Net_77\ {
  }
  Net: AmuxNet::AMux_1 {
    sar_1_vplus
    agr1_x_sar_1_vplus
    agr1
    agl1_x_agr1
    agl1
    agl1_x_p2_1
    agr4_x_sar_1_vplus
    agr4
    agl4_x_agr4
    agl4
    agl4_x_p4_0
    agl4_x_dsm_0_vplus
    dsm_0_vplus
    agl7_x_dsm_0_vplus
    agl7
    agl7_x_p4_3
    agr6_x_sar_1_vplus
    agr6
    agr6_x_p3_6
    agl5_x_dsm_0_vplus
    agl5
    agl5_x_p4_5
    agl5_x_p0_1
    agl7_x_p0_3
    agl4_x_p4_4
    p2_1
    p4_0
    p4_3
    p3_6
    p4_5
    p0_1
    p0_3
    p4_4
  }
}
Map of item to net {
  sar_1_vrefhi                                     -> \ADC_SAR_1:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC_SAR_1:Net_126\
  sar_1_vminus                                     -> \ADC_SAR_1:Net_126\
  vidac_1_vout                                     -> Net_1169
  sar_1_vref_x_vidac_1_vout                        -> Net_1169
  sar_1_vref                                       -> Net_1169
  sar_1_vplus                                      -> Net_1027
  p2_1                                             -> Net_2194
  p4_5                                             -> Net_2195
  p4_4                                             -> Net_2115
  p4_3                                             -> Net_2196
  p0_1                                             -> Net_2314
  p0_3                                             -> Net_2197
  p4_0                                             -> Net_2469
  p3_6                                             -> Net_2561
  agr1_x_sar_1_vplus                               -> AmuxNet::AMux_1
  agr1                                             -> AmuxNet::AMux_1
  agl1_x_agr1                                      -> AmuxNet::AMux_1
  agl1                                             -> AmuxNet::AMux_1
  agl1_x_p2_1                                      -> AmuxNet::AMux_1
  agr4_x_sar_1_vplus                               -> AmuxNet::AMux_1
  agr4                                             -> AmuxNet::AMux_1
  agl4_x_agr4                                      -> AmuxNet::AMux_1
  agl4                                             -> AmuxNet::AMux_1
  agl4_x_p4_0                                      -> AmuxNet::AMux_1
  agl4_x_dsm_0_vplus                               -> AmuxNet::AMux_1
  dsm_0_vplus                                      -> AmuxNet::AMux_1
  agl7_x_dsm_0_vplus                               -> AmuxNet::AMux_1
  agl7                                             -> AmuxNet::AMux_1
  agl7_x_p4_3                                      -> AmuxNet::AMux_1
  agr6_x_sar_1_vplus                               -> AmuxNet::AMux_1
  agr6                                             -> AmuxNet::AMux_1
  agr6_x_p3_6                                      -> AmuxNet::AMux_1
  agl5_x_dsm_0_vplus                               -> AmuxNet::AMux_1
  agl5                                             -> AmuxNet::AMux_1
  agl5_x_p4_5                                      -> AmuxNet::AMux_1
  agl5_x_p0_1                                      -> AmuxNet::AMux_1
  agl7_x_p0_3                                      -> AmuxNet::AMux_1
  agl4_x_p4_4                                      -> AmuxNet::AMux_1
}
Mux Info {
  Mux: AMux_1 {
     Mouth: Net_1027
     Guts:  AmuxNet::AMux_1
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_2194
      Outer: agl1_x_p2_1
      Inner: agr1_x_sar_1_vplus
      Path {
        p2_1
        agl1_x_p2_1
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 1 {
      Net:   Net_2195
      Outer: agl5_x_p4_5
      Inner: __open__
      Path {
        p4_5
        agl5_x_p4_5
        agl5
        agl5_x_dsm_0_vplus
        dsm_0_vplus
        agl4_x_dsm_0_vplus
        agl4
        agl4_x_agr4
        agr4
        agr4_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 2 {
      Net:   Net_2115
      Outer: agl4_x_p4_4
      Inner: __open__
      Path {
        p4_4
        agl4_x_p4_4
        agl4
        agl4_x_agr4
        agr4
        agr4_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 3 {
      Net:   Net_2196
      Outer: agl7_x_p4_3
      Inner: __open__
      Path {
        p4_3
        agl7_x_p4_3
        agl7
        agl7_x_dsm_0_vplus
        dsm_0_vplus
        agl4_x_dsm_0_vplus
        agl4
        agl4_x_agr4
        agr4
        agr4_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 4 {
      Net:   Net_2314
      Outer: agl5_x_p0_1
      Inner: __open__
      Path {
        p0_1
        agl5_x_p0_1
        agl5
        agl5_x_dsm_0_vplus
        dsm_0_vplus
        agl4_x_dsm_0_vplus
        agl4
        agl4_x_agr4
        agr4
        agr4_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 5 {
      Net:   Net_2197
      Outer: agl7_x_p0_3
      Inner: __open__
      Path {
        p0_3
        agl7_x_p0_3
        agl7
        agl7_x_dsm_0_vplus
        dsm_0_vplus
        agl4_x_dsm_0_vplus
        agl4
        agl4_x_agr4
        agr4
        agr4_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 6 {
      Net:   Net_2469
      Outer: agl4_x_p4_0
      Inner: __open__
      Path {
        p4_0
        agl4_x_p4_0
        agl4
        agl4_x_agr4
        agr4
        agr4_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 7 {
      Net:   Net_2561
      Outer: agr6_x_p3_6
      Inner: agr6_x_sar_1_vplus
      Path {
        p3_6
        agr6_x_p3_6
        agr6
        agr6_x_sar_1_vplus
        sar_1_vplus
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.025ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   47 :    1 :   48 :  97.92%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.83
                   Pterms :            4.96
               Macrocells :            2.55
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.275ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.002ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 1704, final cost is 1704 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      10.04 :       5.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\motor_enc_0:down_pulse\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\motor_enc_0:a_sync\ * !\motor_enc_0:a_sync_c\ * 
              \motor_enc_0:b_sync\ * !\motor_enc_0:b_sync_c\
            + !\motor_enc_0:a_sync\ * \motor_enc_0:a_sync_c\ * 
              !\motor_enc_0:b_sync\ * !\motor_enc_0:b_sync_c\
            + \motor_enc_0:a_sync\ * !\motor_enc_0:a_sync_c\ * 
              \motor_enc_0:b_sync\ * \motor_enc_0:b_sync_c\
            + \motor_enc_0:a_sync\ * \motor_enc_0:a_sync_c\ * 
              !\motor_enc_0:b_sync\ * \motor_enc_0:b_sync_c\
        );
        Output = \motor_enc_0:down_pulse\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\motor_enc_2:re_load_pulse\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motor_enc_0:re_load1\ * \motor_enc_0:re_load2\ * 
              !\motor_enc_2:re_load_sync\
        );
        Output = \motor_enc_2:re_load_pulse\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\motor_enc_2:re_load_sync\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\motor_enc_0:re_load1\ * !\motor_enc_0:re_load2\ * 
              \motor_enc_2:re_load_sync\
            + \motor_enc_0:re_load1\ * \motor_enc_0:re_load2\ * 
              !\motor_enc_2:re_load_sync\
        );
        Output = \motor_enc_2:re_load_sync\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\motor_enc_0:a1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2322_SYNCOUT
        );
        Output = \motor_enc_0:a1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\motor_enc_1:b1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2327_SYNCOUT
        );
        Output = \motor_enc_1:b1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

synccell: Name =motor0_a(0)_SYNC
    PORT MAP (
        in => Net_2322 ,
        out => Net_2322_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =motor1_b(0)_SYNC
    PORT MAP (
        in => Net_2327 ,
        out => Net_2327_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=4, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\motor_enc_0:b_sync\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\motor_enc_0:b1\ * !\motor_enc_0:b2\ * !\motor_enc_0:b3\ * 
              \motor_enc_0:b_sync\
            + \motor_enc_0:b1\ * \motor_enc_0:b2\ * \motor_enc_0:b3\ * 
              !\motor_enc_0:b_sync\
        );
        Output = \motor_enc_0:b_sync\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\motor_enc_0:b_sync_c\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \motor_enc_0:b1\ * \motor_enc_0:b2\ * \motor_enc_0:b3\
            + \motor_enc_0:b1\ * \motor_enc_0:b_sync\
            + \motor_enc_0:b2\ * \motor_enc_0:b_sync\
            + \motor_enc_0:b3\ * \motor_enc_0:b_sync\
        );
        Output = \motor_enc_0:b_sync_c\ (fanout=2)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\motor_enc_0:b3\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motor_enc_0:b2\
        );
        Output = \motor_enc_0:b3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=4, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\motor_enc_1:down_pulse\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\motor_enc_1:a_sync\ * !\motor_enc_1:a_sync_c\ * 
              \motor_enc_1:b_sync\ * !\motor_enc_1:b_sync_c\
            + !\motor_enc_1:a_sync\ * \motor_enc_1:a_sync_c\ * 
              !\motor_enc_1:b_sync\ * !\motor_enc_1:b_sync_c\
            + \motor_enc_1:a_sync\ * !\motor_enc_1:a_sync_c\ * 
              \motor_enc_1:b_sync\ * \motor_enc_1:b_sync_c\
            + \motor_enc_1:a_sync\ * \motor_enc_1:a_sync_c\ * 
              !\motor_enc_1:b_sync\ * \motor_enc_1:b_sync_c\
        );
        Output = \motor_enc_1:down_pulse\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\motor_enc_1:up_pulse\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\motor_enc_1:a_sync\ * !\motor_enc_1:a_sync_c\ * 
              !\motor_enc_1:b_sync\ * \motor_enc_1:b_sync_c\
            + !\motor_enc_1:a_sync\ * \motor_enc_1:a_sync_c\ * 
              \motor_enc_1:b_sync\ * \motor_enc_1:b_sync_c\
            + \motor_enc_1:a_sync\ * !\motor_enc_1:a_sync_c\ * 
              !\motor_enc_1:b_sync\ * !\motor_enc_1:b_sync_c\
            + \motor_enc_1:a_sync\ * \motor_enc_1:a_sync_c\ * 
              \motor_enc_1:b_sync\ * !\motor_enc_1:b_sync_c\
        );
        Output = \motor_enc_1:up_pulse\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_1270, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2134
        );
        Output = Net_1270 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\motor_enc_1:a3\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motor_enc_1:a2\
        );
        Output = \motor_enc_1:a3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\motor_enc_1:a2\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motor_enc_1:a1\
        );
        Output = \motor_enc_1:a2\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\motor_enc_0:b2\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motor_enc_0:b1\
        );
        Output = \motor_enc_0:b2\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\motor_enc_0:motor_enc:u1\
    PORT MAP (
        clock => timer_clk ,
        cs_addr_2 => \motor_enc_0:re_load_pulse\ ,
        cs_addr_1 => \motor_enc_0:down_pulse\ ,
        cs_addr_0 => \motor_enc_0:up_pulse\ ,
        chain_in => \motor_enc_0:motor_enc:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000001000000100000001000000010000000000000001000000000000001001000000000000100100000000000010010000000000001001000011111111000000001111111111111111000011110000000000000000000000110000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \motor_enc_0:motor_enc:u0\

controlcell: Name =\Timer_PWM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => timer_clk ,
        control_7 => \Timer_PWM:TimerUDB:control_7\ ,
        control_6 => \Timer_PWM:TimerUDB:control_6\ ,
        control_5 => \Timer_PWM:TimerUDB:control_5\ ,
        control_4 => \Timer_PWM:TimerUDB:control_4\ ,
        control_3 => \Timer_PWM:TimerUDB:control_3\ ,
        control_2 => \Timer_PWM:TimerUDB:control_2\ ,
        control_1 => \Timer_PWM:TimerUDB:control_1\ ,
        control_0 => \Timer_PWM:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=3, #inputs=5, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\motor_enc_1:a_sync\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\motor_enc_1:a1\ * !\motor_enc_1:a2\ * !\motor_enc_1:a3\ * 
              \motor_enc_1:a_sync\
            + \motor_enc_1:a1\ * \motor_enc_1:a2\ * \motor_enc_1:a3\ * 
              !\motor_enc_1:a_sync\
        );
        Output = \motor_enc_1:a_sync\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\motor_enc_1:a_sync_c\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \motor_enc_1:a1\ * \motor_enc_1:a2\ * \motor_enc_1:a3\
            + \motor_enc_1:a1\ * \motor_enc_1:a_sync\
            + \motor_enc_1:a2\ * \motor_enc_1:a_sync\
            + \motor_enc_1:a3\ * \motor_enc_1:a_sync\
        );
        Output = \motor_enc_1:a_sync_c\ (fanout=2)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\motor_enc_1:a1\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2326_SYNCOUT
        );
        Output = \motor_enc_1:a1\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\motor_enc_1:b2\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motor_enc_1:b1\
        );
        Output = \motor_enc_1:b2\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\motor_enc_0:b1\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_535_SYNCOUT
        );
        Output = \motor_enc_0:b1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Direct_dual_8bPWM_0:Direct_dual_8bPWM:u0\
    PORT MAP (
        clock => timer_clk ,
        cs_addr_0 => \Direct_dual_8bPWM_0:tc\ ,
        cl0_comb => \Direct_dual_8bPWM_0:cl0\ ,
        z0_comb => \Direct_dual_8bPWM_0:tc\ ,
        cl1_comb => \Direct_dual_8bPWM_0:cl1\ ,
        clk_en => Net_2112 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100000001000000010100000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000000000000000000111100000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_2112)

controlcell: Name =\motor_contl_reg_0:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \motor_contl_reg_0:control_7\ ,
        control_6 => \motor_contl_reg_0:control_6\ ,
        control_5 => \motor_contl_reg_0:control_5\ ,
        control_4 => Net_1216 ,
        control_3 => Net_1234 ,
        control_2 => Net_1213 ,
        control_1 => Net_1235 ,
        control_0 => Net_1217 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00010100"
    }
    Clock Enable: True

synccell: Name =motor0_b(0)_SYNC
    PORT MAP (
        in => Net_535 ,
        out => Net_535_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =motor1_a(0)_SYNC
    PORT MAP (
        in => Net_2326 ,
        out => Net_2326_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=4, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_1274, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: PosEdge(Net_2112)
        Main Equation            : 2 pterms
        (
              !Net_1217 * Net_1234
            + Net_1234 * !Net_1216 * \Direct_dual_8bPWM_0:cl1\
        );
        Output = Net_1274 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2135, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: PosEdge(Net_2112)
        Main Equation            : 2 pterms
        !(
              !Net_1217 * !Net_1216
            + !Net_1234 * !Net_1216 * \Direct_dual_8bPWM_0:cl1\
        );
        Output = Net_2135 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_288, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: PosEdge(Net_2112)
        Main Equation            : 2 pterms
        (
              !Net_1217 * \Direct_dual_8bPWM_0:cl1\
            + !Net_1234 * !Net_1216 * \Direct_dual_8bPWM_0:cl1\
        );
        Output = Net_288 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_2112, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_PWM:TimerUDB:control_7\ * \Timer_PWM:TimerUDB:per_zero\
        );
        Output = Net_2112 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Timer_PWM:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_PWM:TimerUDB:control_7\ * \Timer_PWM:TimerUDB:per_zero\
        );
        Output = \Timer_PWM:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_PWM:TimerUDB:sT8:timerdp:u0\
    PORT MAP (
        clock => timer_clk ,
        cs_addr_1 => \Timer_PWM:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_PWM:TimerUDB:per_zero\ ,
        z0_comb => \Timer_PWM:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_PWM:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_PWM:TimerUDB:status_2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Timer_PWM:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => timer_clk ,
        status_3 => \Timer_PWM:TimerUDB:status_3\ ,
        status_2 => \Timer_PWM:TimerUDB:status_2\ ,
        status_0 => \Timer_PWM:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_1273, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2135
        );
        Output = Net_1273 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_270, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: PosEdge(Net_2112)
        Main Equation            : 2 pterms
        (
              !Net_1217 * \Direct_dual_8bPWM_0:cl0\
            + !Net_1235 * !Net_1213 * \Direct_dual_8bPWM_0:cl0\
        );
        Output = Net_270 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\SPIM_2:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SPIM_2:Net_276\ ,
        status_4 => \SPIM_2:BSPIM:tx_status_4\ ,
        status_3 => \SPIM_2:BSPIM:load_rx_data\ ,
        status_2 => \SPIM_2:BSPIM:tx_status_2\ ,
        status_1 => \SPIM_2:BSPIM:tx_status_1\ ,
        status_0 => \SPIM_2:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\DEB_UART:BUART:txn\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \DEB_UART:BUART:txn\ * \DEB_UART:BUART:tx_state_1\ * 
              !\DEB_UART:BUART:tx_bitclk\
            + \DEB_UART:BUART:txn\ * \DEB_UART:BUART:tx_state_2\
            + !\DEB_UART:BUART:tx_state_1\ * \DEB_UART:BUART:tx_state_0\ * 
              !\DEB_UART:BUART:tx_shift_out\ * !\DEB_UART:BUART:tx_state_2\
            + !\DEB_UART:BUART:tx_state_1\ * \DEB_UART:BUART:tx_state_0\ * 
              !\DEB_UART:BUART:tx_state_2\ * !\DEB_UART:BUART:tx_bitclk\
            + \DEB_UART:BUART:tx_state_1\ * !\DEB_UART:BUART:tx_state_0\ * 
              !\DEB_UART:BUART:tx_shift_out\ * !\DEB_UART:BUART:tx_state_2\ * 
              !\DEB_UART:BUART:tx_counter_dp\ * \DEB_UART:BUART:tx_bitclk\
        );
        Output = \DEB_UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\DEB_UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\DEB_UART:BUART:tx_state_1\ * !\DEB_UART:BUART:tx_state_0\ * 
              \DEB_UART:BUART:tx_bitclk_enable_pre\ * 
              \DEB_UART:BUART:tx_state_2\
            + \DEB_UART:BUART:tx_state_1\ * \DEB_UART:BUART:tx_state_0\ * 
              \DEB_UART:BUART:tx_bitclk_enable_pre\ * 
              \DEB_UART:BUART:tx_state_2\
            + \DEB_UART:BUART:tx_state_1\ * \DEB_UART:BUART:tx_state_0\ * 
              !\DEB_UART:BUART:tx_state_2\ * \DEB_UART:BUART:tx_bitclk\
            + \DEB_UART:BUART:tx_state_1\ * !\DEB_UART:BUART:tx_state_2\ * 
              \DEB_UART:BUART:tx_counter_dp\ * \DEB_UART:BUART:tx_bitclk\
        );
        Output = \DEB_UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DEB_UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \DEB_UART:BUART:tx_state_1\ * \DEB_UART:BUART:tx_state_0\ * 
              \DEB_UART:BUART:tx_bitclk_enable_pre\ * 
              \DEB_UART:BUART:tx_state_2\
            + \DEB_UART:BUART:tx_state_1\ * !\DEB_UART:BUART:tx_state_2\ * 
              \DEB_UART:BUART:tx_counter_dp\ * \DEB_UART:BUART:tx_bitclk\
            + \DEB_UART:BUART:tx_state_0\ * !\DEB_UART:BUART:tx_state_2\ * 
              \DEB_UART:BUART:tx_bitclk\
        );
        Output = \DEB_UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\DEB_UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\DEB_UART:BUART:tx_state_1\ * !\DEB_UART:BUART:tx_state_0\ * 
              \DEB_UART:BUART:tx_state_2\
            + !\DEB_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \DEB_UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\DEB_UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \DEB_UART:Net_9\ ,
        cs_addr_2 => \DEB_UART:BUART:tx_state_1\ ,
        cs_addr_1 => \DEB_UART:BUART:tx_state_0\ ,
        cs_addr_0 => \DEB_UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \DEB_UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \DEB_UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \DEB_UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statuscell: Name =\BMP_SW:sts:sts_reg\
    PORT MAP (
        status_7 => Net_2200_7 ,
        status_6 => Net_2200_6 ,
        status_5 => Net_2200_5 ,
        status_4 => Net_2200_4 ,
        status_3 => Net_2200_3 ,
        status_2 => Net_2200_2 ,
        status_1 => Net_2200_1 ,
        status_0 => Net_2200_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\DEB_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\DEB_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEB_UART:BUART:rx_state_0\ * \DEB_UART:BUART:rx_state_3\ * 
              \DEB_UART:BUART:rx_state_2\
        );
        Output = \DEB_UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DEB_UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\DEB_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEB_UART:BUART:rx_state_0\ * 
              \DEB_UART:BUART:rx_bitclk_enable\ * \DEB_UART:BUART:rx_state_3\
            + !\DEB_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEB_UART:BUART:rx_state_0\ * 
              \DEB_UART:BUART:rx_bitclk_enable\ * \DEB_UART:BUART:rx_state_2\
            + !\DEB_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEB_UART:BUART:rx_state_0\ * !\DEB_UART:BUART:rx_state_3\ * 
              !\DEB_UART:BUART:rx_state_2\ * \DEB_UART:BUART:rx_last\ * 
              !Net_2578_SYNCOUT
            + !\DEB_UART:BUART:tx_ctrl_mark_last\ * 
              \DEB_UART:BUART:rx_state_0\ * !\DEB_UART:BUART:rx_state_3\ * 
              !\DEB_UART:BUART:rx_state_2\ * !\DEB_UART:BUART:rx_count_6\ * 
              !\DEB_UART:BUART:rx_count_5\
            + !\DEB_UART:BUART:tx_ctrl_mark_last\ * 
              \DEB_UART:BUART:rx_state_0\ * !\DEB_UART:BUART:rx_state_3\ * 
              !\DEB_UART:BUART:rx_state_2\ * !\DEB_UART:BUART:rx_count_6\ * 
              !\DEB_UART:BUART:rx_count_4\
        );
        Output = \DEB_UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\DEB_UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\DEB_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEB_UART:BUART:rx_state_0\ * 
              \DEB_UART:BUART:rx_bitclk_enable\ * \DEB_UART:BUART:rx_state_3\ * 
              \DEB_UART:BUART:rx_state_2\
            + !\DEB_UART:BUART:tx_ctrl_mark_last\ * 
              \DEB_UART:BUART:rx_state_0\ * !\DEB_UART:BUART:rx_state_3\ * 
              !\DEB_UART:BUART:rx_state_2\ * !\DEB_UART:BUART:rx_count_6\ * 
              !\DEB_UART:BUART:rx_count_5\
            + !\DEB_UART:BUART:tx_ctrl_mark_last\ * 
              \DEB_UART:BUART:rx_state_0\ * !\DEB_UART:BUART:rx_state_3\ * 
              !\DEB_UART:BUART:rx_state_2\ * !\DEB_UART:BUART:rx_count_6\ * 
              !\DEB_UART:BUART:rx_count_4\
        );
        Output = \DEB_UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\DEB_UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DEB_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEB_UART:BUART:rx_state_0\ * !\DEB_UART:BUART:rx_state_3\ * 
              !\DEB_UART:BUART:rx_state_2\
        );
        Output = \DEB_UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\DEB_UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\DEB_UART:BUART:tx_state_1\ * !\DEB_UART:BUART:tx_state_0\ * 
              \DEB_UART:BUART:tx_bitclk_enable_pre\ * 
              !\DEB_UART:BUART:tx_fifo_empty\
            + !\DEB_UART:BUART:tx_state_1\ * !\DEB_UART:BUART:tx_state_0\ * 
              !\DEB_UART:BUART:tx_fifo_empty\ * !\DEB_UART:BUART:tx_state_2\
            + \DEB_UART:BUART:tx_state_1\ * \DEB_UART:BUART:tx_state_0\ * 
              \DEB_UART:BUART:tx_bitclk_enable_pre\ * 
              \DEB_UART:BUART:tx_fifo_empty\ * \DEB_UART:BUART:tx_state_2\
            + \DEB_UART:BUART:tx_state_0\ * !\DEB_UART:BUART:tx_state_2\ * 
              \DEB_UART:BUART:tx_bitclk\
        );
        Output = \DEB_UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DEB_UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DEB_UART:BUART:tx_state_1\ * !\DEB_UART:BUART:tx_state_0\ * 
              \DEB_UART:BUART:tx_bitclk_enable_pre\ * 
              \DEB_UART:BUART:tx_fifo_empty\ * \DEB_UART:BUART:tx_state_2\
        );
        Output = \DEB_UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\DEB_UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DEB_UART:BUART:rx_count_2\ * !\DEB_UART:BUART:rx_count_1\ * 
              !\DEB_UART:BUART:rx_count_0\
        );
        Output = \DEB_UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\DEB_UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\DEB_UART:BUART:tx_state_1\ * !\DEB_UART:BUART:tx_state_0\ * 
              \DEB_UART:BUART:tx_bitclk_enable_pre\
            + !\DEB_UART:BUART:tx_state_1\ * !\DEB_UART:BUART:tx_state_0\ * 
              !\DEB_UART:BUART:tx_state_2\
        );
        Output = \DEB_UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \DEB_UART:Net_9\ ,
        cs_addr_0 => \DEB_UART:BUART:counter_load_not\ ,
        ce0_reg => \DEB_UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \DEB_UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\DEB_UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \DEB_UART:Net_9\ ,
        load => \DEB_UART:BUART:rx_counter_load\ ,
        count_6 => \DEB_UART:BUART:rx_count_6\ ,
        count_5 => \DEB_UART:BUART:rx_count_5\ ,
        count_4 => \DEB_UART:BUART:rx_count_4\ ,
        count_3 => \DEB_UART:BUART:rx_count_3\ ,
        count_2 => \DEB_UART:BUART:rx_count_2\ ,
        count_1 => \DEB_UART:BUART:rx_count_1\ ,
        count_0 => \DEB_UART:BUART:rx_count_0\ ,
        tc => \DEB_UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\DEB_UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DEB_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEB_UART:BUART:rx_state_0\ * 
              \DEB_UART:BUART:rx_bitclk_enable\ * \DEB_UART:BUART:rx_state_3\ * 
              \DEB_UART:BUART:rx_state_2\ * !\DEB_UART:BUART:pollcount_1\ * 
              !\DEB_UART:BUART:pollcount_0\
            + !\DEB_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEB_UART:BUART:rx_state_0\ * 
              \DEB_UART:BUART:rx_bitclk_enable\ * \DEB_UART:BUART:rx_state_3\ * 
              \DEB_UART:BUART:rx_state_2\ * !\DEB_UART:BUART:pollcount_1\ * 
              !Net_2578_SYNCOUT
        );
        Output = \DEB_UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DEB_UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\DEB_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEB_UART:BUART:rx_state_0\ * 
              \DEB_UART:BUART:rx_bitclk_enable\ * 
              !\DEB_UART:BUART:rx_state_3\ * \DEB_UART:BUART:rx_state_2\ * 
              !\DEB_UART:BUART:pollcount_1\ * !\DEB_UART:BUART:pollcount_0\
            + !\DEB_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEB_UART:BUART:rx_state_0\ * 
              \DEB_UART:BUART:rx_bitclk_enable\ * 
              !\DEB_UART:BUART:rx_state_3\ * \DEB_UART:BUART:rx_state_2\ * 
              !\DEB_UART:BUART:pollcount_1\ * !Net_2578_SYNCOUT
            + !\DEB_UART:BUART:tx_ctrl_mark_last\ * 
              \DEB_UART:BUART:rx_state_0\ * !\DEB_UART:BUART:rx_state_3\ * 
              !\DEB_UART:BUART:rx_state_2\ * !\DEB_UART:BUART:rx_count_6\ * 
              !\DEB_UART:BUART:rx_count_5\
            + !\DEB_UART:BUART:tx_ctrl_mark_last\ * 
              \DEB_UART:BUART:rx_state_0\ * !\DEB_UART:BUART:rx_state_3\ * 
              !\DEB_UART:BUART:rx_state_2\ * !\DEB_UART:BUART:rx_count_6\ * 
              !\DEB_UART:BUART:rx_count_4\
        );
        Output = \DEB_UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\DEB_UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\DEB_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEB_UART:BUART:rx_state_0\ * 
              \DEB_UART:BUART:rx_bitclk_enable\ * \DEB_UART:BUART:rx_state_3\ * 
              !\DEB_UART:BUART:rx_state_2\
            + !\DEB_UART:BUART:tx_ctrl_mark_last\ * 
              \DEB_UART:BUART:rx_state_0\ * !\DEB_UART:BUART:rx_state_3\ * 
              !\DEB_UART:BUART:rx_state_2\ * !\DEB_UART:BUART:rx_count_6\ * 
              !\DEB_UART:BUART:rx_count_5\
            + !\DEB_UART:BUART:tx_ctrl_mark_last\ * 
              \DEB_UART:BUART:rx_state_0\ * !\DEB_UART:BUART:rx_state_3\ * 
              !\DEB_UART:BUART:rx_state_2\ * !\DEB_UART:BUART:rx_count_6\ * 
              !\DEB_UART:BUART:rx_count_4\
        );
        Output = \DEB_UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_2339, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: PosEdge(Net_2112)
        Main Equation            : 2 pterms
        (
              !Net_2181 * \Direct_dual_8bPWM_1:cl0\
            + \Direct_dual_8bPWM_1:cl0\ * !Net_2177 * !Net_2178
        );
        Output = Net_2339 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DEB_UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DEB_UART:BUART:tx_fifo_notfull\
        );
        Output = \DEB_UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1271, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: PosEdge(Net_2112)
        Main Equation            : 2 pterms
        (
              !Net_1217 * Net_1235
            + Net_1235 * !Net_1213 * \Direct_dual_8bPWM_0:cl0\
        );
        Output = Net_1271 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_2134, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: PosEdge(Net_2112)
        Main Equation            : 2 pterms
        !(
              !Net_1217 * !Net_1213
            + !Net_1235 * !Net_1213 * \Direct_dual_8bPWM_0:cl0\
        );
        Output = Net_2134 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\motor_enc_0:motor_enc:u0\
    PORT MAP (
        clock => timer_clk ,
        cs_addr_2 => \motor_enc_0:re_load_pulse\ ,
        cs_addr_1 => \motor_enc_0:down_pulse\ ,
        cs_addr_0 => \motor_enc_0:up_pulse\ ,
        chain_out => \motor_enc_0:motor_enc:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000001000000100000001000000010000000000000001000000000000001001000000000000100100000000000010010000000000001001000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \motor_enc_0:motor_enc:u1\

statusicell: Name =\DEB_UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \DEB_UART:Net_9\ ,
        status_3 => \DEB_UART:BUART:tx_fifo_notfull\ ,
        status_2 => \DEB_UART:BUART:tx_status_2\ ,
        status_1 => \DEB_UART:BUART:tx_fifo_empty\ ,
        status_0 => \DEB_UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\motor_contl_reg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \motor_contl_reg_1:control_7\ ,
        control_6 => \motor_contl_reg_1:control_6\ ,
        control_5 => \motor_contl_reg_1:control_5\ ,
        control_4 => Net_2180 ,
        control_3 => Net_2179 ,
        control_2 => Net_2178 ,
        control_1 => Net_2177 ,
        control_0 => Net_2181 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\DEB_UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\DEB_UART:BUART:rx_count_2\ * !\DEB_UART:BUART:rx_count_1\ * 
              !\DEB_UART:BUART:pollcount_0\ * Net_2578_SYNCOUT
            + !\DEB_UART:BUART:rx_count_2\ * !\DEB_UART:BUART:rx_count_1\ * 
              \DEB_UART:BUART:pollcount_0\ * !Net_2578_SYNCOUT
        );
        Output = \DEB_UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DEB_UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\DEB_UART:BUART:rx_count_2\ * !\DEB_UART:BUART:rx_count_1\ * 
              !\DEB_UART:BUART:pollcount_1\ * \DEB_UART:BUART:pollcount_0\ * 
              Net_2578_SYNCOUT
            + !\DEB_UART:BUART:rx_count_2\ * !\DEB_UART:BUART:rx_count_1\ * 
              \DEB_UART:BUART:pollcount_1\ * !\DEB_UART:BUART:pollcount_0\
            + !\DEB_UART:BUART:rx_count_2\ * !\DEB_UART:BUART:rx_count_1\ * 
              \DEB_UART:BUART:pollcount_1\ * !Net_2578_SYNCOUT
        );
        Output = \DEB_UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\DEB_UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2578_SYNCOUT
        );
        Output = \DEB_UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\DEB_UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \DEB_UART:BUART:pollcount_1\
            + \DEB_UART:BUART:pollcount_0\ * Net_2578_SYNCOUT
        );
        Output = \DEB_UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\DEB_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\DEB_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DEB_UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\DEB_UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \DEB_UART:Net_9\ ,
        cs_addr_2 => \DEB_UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \DEB_UART:BUART:rx_state_0\ ,
        cs_addr_0 => \DEB_UART:BUART:rx_bitclk_enable\ ,
        route_si => \DEB_UART:BUART:rx_postpoll\ ,
        f0_load => \DEB_UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \DEB_UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \DEB_UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SPIM_2:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SPIM_2:Net_276\ ,
        status_6 => \SPIM_2:BSPIM:rx_status_6\ ,
        status_5 => \SPIM_2:BSPIM:rx_status_5\ ,
        status_4 => \SPIM_2:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_2:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:count_4\ * 
              !\SPIM_2:BSPIM:count_3\ * !\SPIM_2:BSPIM:count_2\ * 
              !\SPIM_2:BSPIM:count_1\ * !\SPIM_2:BSPIM:count_0\ * 
              \SPIM_2:BSPIM:load_cond\
            + \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\ * !\SPIM_2:BSPIM:load_cond\
            + \SPIM_2:BSPIM:state_1\ * !\SPIM_2:BSPIM:count_4\ * 
              !\SPIM_2:BSPIM:count_3\ * !\SPIM_2:BSPIM:count_2\ * 
              !\SPIM_2:BSPIM:count_1\ * !\SPIM_2:BSPIM:count_0\ * 
              \SPIM_2:BSPIM:load_cond\
            + \SPIM_2:BSPIM:state_0\ * !\SPIM_2:BSPIM:count_4\ * 
              !\SPIM_2:BSPIM:count_3\ * !\SPIM_2:BSPIM:count_2\ * 
              !\SPIM_2:BSPIM:count_1\ * !\SPIM_2:BSPIM:count_0\ * 
              \SPIM_2:BSPIM:load_cond\
        );
        Output = \SPIM_2:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM_2:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              !\SPIM_2:BSPIM:count_2\ * !\SPIM_2:BSPIM:count_1\ * 
              \SPIM_2:BSPIM:count_0\ * \SPIM_2:BSPIM:rx_status_4\
        );
        Output = \SPIM_2:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2505, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_2505 * !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_0\
            + Net_2505 * \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\
            + !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\ * \SPIM_2:BSPIM:mosi_from_dp\
        );
        Output = Net_2505 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_2494, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_2494 * !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\
            + !Net_2494 * \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\
            + !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\
        );
        Output = Net_2494 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM_2:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\ * !\SPIM_2:BSPIM:count_4\ * 
              !\SPIM_2:BSPIM:count_3\ * !\SPIM_2:BSPIM:count_2\ * 
              !\SPIM_2:BSPIM:count_1\ * \SPIM_2:BSPIM:count_0\
            + \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_0\
            + !\SPIM_2:BSPIM:state_1\ * !\SPIM_2:BSPIM:state_0\ * 
              \SPIM_2:BSPIM:tx_status_1\
            + \SPIM_2:BSPIM:state_1\ * !\SPIM_2:BSPIM:state_0\ * 
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              !\SPIM_2:BSPIM:count_2\ * \SPIM_2:BSPIM:count_1\ * 
              !\SPIM_2:BSPIM:count_0\ * !\SPIM_2:BSPIM:tx_status_1\
        );
        Output = \SPIM_2:BSPIM:state_0\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =Rx_1(0)_SYNC
    PORT MAP (
        in => Net_2578 ,
        out => Net_2578_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_2:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\ * \SPIM_2:BSPIM:cnt_enable\
            + !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\ * !\SPIM_2:BSPIM:cnt_enable\
            + \SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:cnt_enable\
            + \SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_0\ * 
              \SPIM_2:BSPIM:cnt_enable\
            + \SPIM_2:BSPIM:state_1\ * \SPIM_2:BSPIM:state_0\ * 
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              !\SPIM_2:BSPIM:count_2\ * !\SPIM_2:BSPIM:count_1\ * 
              \SPIM_2:BSPIM:count_0\ * \SPIM_2:BSPIM:cnt_enable\
        );
        Output = \SPIM_2:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM_2:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              !\SPIM_2:BSPIM:count_2\ * !\SPIM_2:BSPIM:count_1\ * 
              \SPIM_2:BSPIM:count_0\
        );
        Output = \SPIM_2:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=3, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_2:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\
        );
        Output = \SPIM_2:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\motor_enc_1:b_sync_c\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \motor_enc_1:b1\ * \motor_enc_1:b2\ * \motor_enc_1:b3\
            + \motor_enc_1:b1\ * \motor_enc_1:b_sync\
            + \motor_enc_1:b2\ * \motor_enc_1:b_sync\
            + \motor_enc_1:b3\ * \motor_enc_1:b_sync\
        );
        Output = \motor_enc_1:b_sync_c\ (fanout=2)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPIM_2:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\
        );
        Output = \SPIM_2:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPIM_2:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \SPIM_2:Net_276\ ,
        cs_addr_2 => \SPIM_2:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM_2:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM_2:BSPIM:state_0\ ,
        route_si => Net_13 ,
        f1_load => \SPIM_2:BSPIM:load_rx_data\ ,
        so_comb => \SPIM_2:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPIM_2:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPIM_2:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPIM_2:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPIM_2:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\SPIM_2:BSPIM:BitCounter\
    PORT MAP (
        clock => \SPIM_2:Net_276\ ,
        enable => \SPIM_2:BSPIM:cnt_enable\ ,
        count_6 => \SPIM_2:BSPIM:count_6\ ,
        count_5 => \SPIM_2:BSPIM:count_5\ ,
        count_4 => \SPIM_2:BSPIM:count_4\ ,
        count_3 => \SPIM_2:BSPIM:count_3\ ,
        count_2 => \SPIM_2:BSPIM:count_2\ ,
        count_1 => \SPIM_2:BSPIM:count_1\ ,
        count_0 => \SPIM_2:BSPIM:count_0\ ,
        tc => \SPIM_2:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\motor_enc_0:re_load_sync\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\motor_enc_0:re_load1\ * !\motor_enc_0:re_load2\ * 
              \motor_enc_0:re_load_sync\
            + \motor_enc_0:re_load1\ * \motor_enc_0:re_load2\ * 
              !\motor_enc_0:re_load_sync\
        );
        Output = \motor_enc_0:re_load_sync\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\motor_enc_0:up_pulse\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\motor_enc_0:a_sync\ * !\motor_enc_0:a_sync_c\ * 
              !\motor_enc_0:b_sync\ * \motor_enc_0:b_sync_c\
            + !\motor_enc_0:a_sync\ * \motor_enc_0:a_sync_c\ * 
              \motor_enc_0:b_sync\ * \motor_enc_0:b_sync_c\
            + \motor_enc_0:a_sync\ * !\motor_enc_0:a_sync_c\ * 
              !\motor_enc_0:b_sync\ * !\motor_enc_0:b_sync_c\
            + \motor_enc_0:a_sync\ * \motor_enc_0:a_sync_c\ * 
              \motor_enc_0:b_sync\ * !\motor_enc_0:b_sync_c\
        );
        Output = \motor_enc_0:up_pulse\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\motor_enc_3:re_load_pulse\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motor_enc_0:re_load1\ * \motor_enc_0:re_load2\ * 
              !\motor_enc_3:re_load_sync\
        );
        Output = \motor_enc_3:re_load_pulse\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=4, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\motor_enc_0:a_sync\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\motor_enc_0:a1\ * !\motor_enc_0:a2\ * !\motor_enc_0:a3\ * 
              \motor_enc_0:a_sync\
            + \motor_enc_0:a1\ * \motor_enc_0:a2\ * \motor_enc_0:a3\ * 
              !\motor_enc_0:a_sync\
        );
        Output = \motor_enc_0:a_sync\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\motor_enc_0:a_sync_c\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \motor_enc_0:a1\ * \motor_enc_0:a2\ * \motor_enc_0:a3\
            + \motor_enc_0:a1\ * \motor_enc_0:a_sync\
            + \motor_enc_0:a2\ * \motor_enc_0:a_sync\
            + \motor_enc_0:a3\ * \motor_enc_0:a_sync\
        );
        Output = \motor_enc_0:a_sync_c\ (fanout=2)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\motor_enc_0:a2\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motor_enc_0:a1\
        );
        Output = \motor_enc_0:a2\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\motor_enc_2:motor_enc:u0\
    PORT MAP (
        clock => timer_clk ,
        cs_addr_2 => \motor_enc_2:re_load_pulse\ ,
        cs_addr_1 => \motor_enc_2:down_pulse\ ,
        cs_addr_0 => \motor_enc_2:up_pulse\ ,
        chain_out => \motor_enc_2:motor_enc:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000001000000100000001000000010000000000000001000000000000001001000000000000100100000000000010010000000000001001000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \motor_enc_2:motor_enc:u1\

statusicell: Name =\DEB_UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \DEB_UART:Net_9\ ,
        status_5 => \DEB_UART:BUART:rx_status_5\ ,
        status_4 => \DEB_UART:BUART:rx_status_4\ ,
        status_3 => \DEB_UART:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_2521, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_2521 * !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\
            + Net_2521 * \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:mosi_from_dp\
        );
        Output = Net_2521 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2499, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_2499 * !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\
            + !Net_2499 * \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
        );
        Output = Net_2499 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\DEB_UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DEB_UART:BUART:rx_fifonotempty\ * 
              \DEB_UART:BUART:rx_state_stop1_reg\
        );
        Output = \DEB_UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\motor_enc_0:re_load2\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motor_enc_0:re_load1\
        );
        Output = \motor_enc_0:re_load2\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DEB_UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DEB_UART:BUART:rx_load_fifo\ * \DEB_UART:BUART:rx_fifofull\
        );
        Output = \DEB_UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\motor_enc_0:re_load_pulse\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motor_enc_0:re_load1\ * \motor_enc_0:re_load2\ * 
              !\motor_enc_0:re_load_sync\
        );
        Output = \motor_enc_0:re_load_pulse\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\motor_enc_3:b_sync\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\motor_enc_2:a2\ * !\motor_enc_2:a3\ * \motor_enc_3:b_sync\
        );
        Output = \motor_enc_3:b_sync\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\motor_enc_1:motor_enc:u1\
    PORT MAP (
        clock => timer_clk ,
        cs_addr_2 => \motor_enc_1:re_load_pulse\ ,
        cs_addr_1 => \motor_enc_1:down_pulse\ ,
        cs_addr_0 => \motor_enc_1:up_pulse\ ,
        chain_in => \motor_enc_1:motor_enc:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000001000000100000001000000010000000000000001000000000000001001000000000000100100000000000010010000000000001001000011111111000000001111111111111111000011110000000000000000000000110000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \motor_enc_1:motor_enc:u0\

statusicell: Name =\SPIM_1:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SPIM_1:Net_276\ ,
        status_6 => \SPIM_1:BSPIM:rx_status_6\ ,
        status_5 => \SPIM_1:BSPIM:rx_status_5\ ,
        status_4 => \SPIM_1:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPIM_1:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
        );
        Output = \SPIM_1:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIM_1:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
        );
        Output = \SPIM_1:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_2262, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_2494 * !Net_2133
        );
        Output = Net_2262 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\motor_enc_0:a3\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motor_enc_0:a2\
        );
        Output = \motor_enc_0:a3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_2261, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_2501 * !Net_2494
        );
        Output = Net_2261 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPIM_1:BSPIM:sR16:Dp:u1\
    PORT MAP (
        clock => \SPIM_1:Net_276\ ,
        cs_addr_2 => \SPIM_1:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM_1:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM_1:BSPIM:state_0\ ,
        route_si => Net_13 ,
        f1_load => \SPIM_1:BSPIM:load_rx_data\ ,
        so_comb => \SPIM_1:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPIM_1:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPIM_1:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPIM_1:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPIM_1:BSPIM:rx_status_4\ ,
        chain_in => \SPIM_1:BSPIM:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001100001100111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \SPIM_1:BSPIM:sR16:Dp:u0\

statusicell: Name =\SPIM_1:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SPIM_1:Net_276\ ,
        status_4 => \SPIM_1:BSPIM:tx_status_4\ ,
        status_3 => \SPIM_1:BSPIM:load_rx_data\ ,
        status_2 => \SPIM_1:BSPIM:tx_status_2\ ,
        status_1 => \SPIM_1:BSPIM:tx_status_1\ ,
        status_0 => \SPIM_1:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=4, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\motor_enc_3:down_pulse\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\motor_enc_3:a_sync\ * !\motor_enc_3:a_sync_c\ * 
              \motor_enc_3:b_sync\ * !\motor_enc_3:b_sync_c\
            + !\motor_enc_3:a_sync\ * \motor_enc_3:a_sync_c\ * 
              !\motor_enc_3:b_sync\ * !\motor_enc_3:b_sync_c\
            + \motor_enc_3:a_sync\ * !\motor_enc_3:a_sync_c\ * 
              \motor_enc_3:b_sync\ * \motor_enc_3:b_sync_c\
            + \motor_enc_3:a_sync\ * \motor_enc_3:a_sync_c\ * 
              !\motor_enc_3:b_sync\ * \motor_enc_3:b_sync_c\
        );
        Output = \motor_enc_3:down_pulse\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\motor_enc_3:up_pulse\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\motor_enc_3:a_sync\ * !\motor_enc_3:a_sync_c\ * 
              !\motor_enc_3:b_sync\ * \motor_enc_3:b_sync_c\
            + !\motor_enc_3:a_sync\ * \motor_enc_3:a_sync_c\ * 
              \motor_enc_3:b_sync\ * \motor_enc_3:b_sync_c\
            + \motor_enc_3:a_sync\ * !\motor_enc_3:a_sync_c\ * 
              !\motor_enc_3:b_sync\ * !\motor_enc_3:b_sync_c\
            + \motor_enc_3:a_sync\ * \motor_enc_3:a_sync_c\ * 
              \motor_enc_3:b_sync\ * !\motor_enc_3:b_sync_c\
        );
        Output = \motor_enc_3:up_pulse\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\motor_enc_3:b_sync_c\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \motor_enc_2:a2\ * \motor_enc_3:b_sync\
            + \motor_enc_2:a3\ * \motor_enc_3:b_sync\
        );
        Output = \motor_enc_3:b_sync_c\ (fanout=2)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2573, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DEB_UART:BUART:txn\
        );
        Output = Net_2573 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\motor_enc_3:motor_enc:u0\
    PORT MAP (
        clock => timer_clk ,
        cs_addr_2 => \motor_enc_3:re_load_pulse\ ,
        cs_addr_1 => \motor_enc_3:down_pulse\ ,
        cs_addr_0 => \motor_enc_3:up_pulse\ ,
        chain_out => \motor_enc_3:motor_enc:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000001000000100000001000000010000000000000001000000000000001001000000000000100100000000000010010000000000001001000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \motor_enc_3:motor_enc:u1\

synccell: Name =SubCycleClk__SYNC_1
    PORT MAP (
        in => SubCycleClk ,
        out => SubCycleClk__SYNC_OUT_1 ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\motor_enc_3:a_sync_c\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \motor_enc_2:a2\ * \motor_enc_3:a_sync\
            + \motor_enc_2:a3\ * \motor_enc_3:a_sync\
        );
        Output = \motor_enc_3:a_sync_c\ (fanout=2)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\motor_enc_2:b_sync\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\motor_enc_2:a2\ * !\motor_enc_2:a3\ * \motor_enc_2:b_sync\
        );
        Output = \motor_enc_2:b_sync\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\motor_enc_3:a_sync\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\motor_enc_2:a2\ * !\motor_enc_2:a3\ * \motor_enc_3:a_sync\
        );
        Output = \motor_enc_3:a_sync\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\motor_enc_1:b3\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motor_enc_1:b2\
        );
        Output = \motor_enc_1:b3\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_2:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\
            + !\SPIM_2:BSPIM:state_2\ * !\SPIM_2:BSPIM:state_0\ * 
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              !\SPIM_2:BSPIM:count_2\ * \SPIM_2:BSPIM:count_1\ * 
              !\SPIM_2:BSPIM:count_0\ * !\SPIM_2:BSPIM:tx_status_1\
            + \SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\
            + \SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_0\
            + \SPIM_2:BSPIM:state_1\ * \SPIM_2:BSPIM:state_0\ * 
              !\SPIM_2:BSPIM:count_4\ * !\SPIM_2:BSPIM:count_3\ * 
              !\SPIM_2:BSPIM:count_2\ * !\SPIM_2:BSPIM:count_1\ * 
              \SPIM_2:BSPIM:count_0\
        );
        Output = \SPIM_2:BSPIM:state_1\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM_2:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\ * !\SPIM_2:BSPIM:count_4\ * 
              !\SPIM_2:BSPIM:count_3\ * !\SPIM_2:BSPIM:count_2\ * 
              \SPIM_2:BSPIM:count_1\ * !\SPIM_2:BSPIM:count_0\ * 
              !\SPIM_2:BSPIM:tx_status_1\
            + !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * 
              \SPIM_2:BSPIM:state_0\ * !\SPIM_2:BSPIM:count_4\ * 
              !\SPIM_2:BSPIM:count_3\ * !\SPIM_2:BSPIM:count_2\ * 
              !\SPIM_2:BSPIM:count_1\ * \SPIM_2:BSPIM:count_0\
        );
        Output = \SPIM_2:BSPIM:state_2\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2522, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIM_2:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SPIM_2:BSPIM:state_2\ * \SPIM_2:BSPIM:state_1\ * 
              !\SPIM_2:BSPIM:state_0\
        );
        Output = Net_2522 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Direct_dual_8bPWM_1:Direct_dual_8bPWM:u0\
    PORT MAP (
        clock => timer_clk ,
        cs_addr_0 => \Direct_dual_8bPWM_1:tc\ ,
        cl0_comb => \Direct_dual_8bPWM_1:cl0\ ,
        z0_comb => \Direct_dual_8bPWM_1:tc\ ,
        cl1_comb => \Direct_dual_8bPWM_1:cl1\ ,
        clk_en => Net_2112 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100000001000000010100000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000000000000000000111100000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_2112)

synccell: Name =SubCycleClk__SYNC_3
    PORT MAP (
        in => SubCycleClk ,
        out => SubCycleClk__SYNC_OUT_3 ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=9, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\WDT_detect_com_err:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \WDT_detect_com_err:TimerUDB:run_mode\ * 
              \WDT_detect_com_err:TimerUDB:per_zero\
        );
        Output = \WDT_detect_com_err:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\motor_enc_1:b_sync\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\motor_enc_1:b1\ * !\motor_enc_1:b2\ * !\motor_enc_1:b3\ * 
              \motor_enc_1:b_sync\
            + \motor_enc_1:b1\ * \motor_enc_1:b2\ * \motor_enc_1:b3\ * 
              !\motor_enc_1:b_sync\
        );
        Output = \motor_enc_1:b_sync\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\motor_enc_2:a_sync\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\motor_enc_2:a2\ * !\motor_enc_2:a3\ * \motor_enc_2:a_sync\
        );
        Output = \motor_enc_2:a_sync\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=3, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\WDT_detect_com_err:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SubCycleClk__SYNC_OUT_2)
        Main Equation            : 3 pterms
        (
              \WDT_detect_com_err:TimerUDB:control_7\ * 
              !\WDT_detect_com_err:TimerUDB:timer_enable\ * 
              !\WDT_detect_com_err:TimerUDB:trig_disable\
            + \WDT_detect_com_err:TimerUDB:control_7\ * 
              !\WDT_detect_com_err:TimerUDB:run_mode\ * 
              !\WDT_detect_com_err:TimerUDB:trig_disable\
            + \WDT_detect_com_err:TimerUDB:control_7\ * 
              !\WDT_detect_com_err:TimerUDB:per_zero\ * 
              !\WDT_detect_com_err:TimerUDB:trig_disable\
        );
        Output = \WDT_detect_com_err:TimerUDB:timer_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\WDT_detect_com_err:TimerUDB:trig_disable\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SubCycleClk__SYNC_OUT_2)
        Main Equation            : 1 pterm
        (
              \WDT_detect_com_err:TimerUDB:timer_enable\ * 
              \WDT_detect_com_err:TimerUDB:run_mode\ * 
              \WDT_detect_com_err:TimerUDB:per_zero\ * 
              !\WDT_detect_com_err:TimerUDB:trig_disable\
        );
        Output = \WDT_detect_com_err:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\WDT_detect_com_err:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SubCycleClk__SYNC_OUT_2)
        Main Equation            : 1 pterm
        (
              \WDT_detect_com_err:TimerUDB:control_7\
        );
        Output = \WDT_detect_com_err:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \WDT_detect_com_err:TimerUDB:timer_enable\ ,
        cs_addr_0 => \WDT_detect_com_err:TimerUDB:per_zero\ ,
        chain_out => \WDT_detect_com_err:TimerUDB:sT16:timerdp:carry\ ,
        clk_en => SubCycleClk__SYNC_OUT_2 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(SubCycleClk__SYNC_OUT_2)
    Next in chain : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\

statusicell: Name =\WDT_detect_com_err:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \WDT_detect_com_err:TimerUDB:status_3\ ,
        status_2 => \WDT_detect_com_err:TimerUDB:status_2\ ,
        status_0 => \WDT_detect_com_err:TimerUDB:status_tc\ ,
        interrupt => Net_1982 ,
        clk_en => SubCycleClk__SYNC_OUT_2 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(SubCycleClk__SYNC_OUT_2)

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=\motor_enc_2:a2\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \motor_enc_2:a2\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\motor_enc_1:re_load_pulse\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motor_enc_0:re_load1\ * \motor_enc_0:re_load2\ * 
              !\motor_enc_1:re_load_sync\
        );
        Output = \motor_enc_1:re_load_pulse\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\motor_enc_1:re_load_sync\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\motor_enc_0:re_load1\ * !\motor_enc_0:re_load2\ * 
              \motor_enc_1:re_load_sync\
            + \motor_enc_0:re_load1\ * \motor_enc_0:re_load2\ * 
              !\motor_enc_1:re_load_sync\
        );
        Output = \motor_enc_1:re_load_sync\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\motor_enc_3:re_load_sync\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\motor_enc_0:re_load1\ * !\motor_enc_0:re_load2\ * 
              \motor_enc_3:re_load_sync\
            + \motor_enc_0:re_load1\ * \motor_enc_0:re_load2\ * 
              !\motor_enc_3:re_load_sync\
        );
        Output = \motor_enc_3:re_load_sync\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\motor_enc_2:up_pulse\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\motor_enc_2:a_sync\ * !\motor_enc_2:a_sync_c\ * 
              !\motor_enc_2:b_sync\ * \motor_enc_2:b_sync_c\
            + !\motor_enc_2:a_sync\ * \motor_enc_2:a_sync_c\ * 
              \motor_enc_2:b_sync\ * \motor_enc_2:b_sync_c\
            + \motor_enc_2:a_sync\ * !\motor_enc_2:a_sync_c\ * 
              !\motor_enc_2:b_sync\ * !\motor_enc_2:b_sync_c\
            + \motor_enc_2:a_sync\ * \motor_enc_2:a_sync_c\ * 
              \motor_enc_2:b_sync\ * !\motor_enc_2:b_sync_c\
        );
        Output = \motor_enc_2:up_pulse\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\motor_enc_2:motor_enc:u1\
    PORT MAP (
        clock => timer_clk ,
        cs_addr_2 => \motor_enc_2:re_load_pulse\ ,
        cs_addr_1 => \motor_enc_2:down_pulse\ ,
        cs_addr_0 => \motor_enc_2:up_pulse\ ,
        chain_in => \motor_enc_2:motor_enc:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000001000000100000001000000010000000000000001000000000000001001000000000000100100000000000010010000000000001001000011111111000000001111111111111111000011110000000000000000000000110000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \motor_enc_2:motor_enc:u0\

controlcell: Name =\SS0_B:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \SS0_B:control_7\ ,
        control_6 => Net_2128 ,
        control_5 => Net_2133 ,
        control_4 => Net_2501 ,
        control_3 => \SS0_B:control_3\ ,
        control_2 => \SS0_B:control_2\ ,
        control_1 => Net_2124 ,
        control_0 => Net_30 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00111111"
    }
    Clock Enable: True

synccell: Name =SubCycleClk__SYNC
    PORT MAP (
        in => SubCycleClk ,
        out => SubCycleClk__SYNC_OUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SubCycleClk__SYNC_2
    PORT MAP (
        in => SubCycleClk ,
        out => SubCycleClk__SYNC_OUT_2 ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=5, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\motor_enc_2:a_sync_c\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \motor_enc_2:a2\ * \motor_enc_2:a_sync\
            + \motor_enc_2:a3\ * \motor_enc_2:a_sync\
        );
        Output = \motor_enc_2:a_sync_c\ (fanout=2)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\motor_enc_0:re_load1\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cycle_start_sig
        );
        Output = \motor_enc_0:re_load1\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\motor_enc_2:b_sync_c\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \motor_enc_2:a2\ * \motor_enc_2:b_sync\
            + \motor_enc_2:a3\ * \motor_enc_2:b_sync\
        );
        Output = \motor_enc_2:b_sync_c\ (fanout=2)
        Properties               : 
        {
            soft = 1
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\motor_enc_2:down_pulse\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\motor_enc_2:a_sync\ * !\motor_enc_2:a_sync_c\ * 
              \motor_enc_2:b_sync\ * !\motor_enc_2:b_sync_c\
            + !\motor_enc_2:a_sync\ * \motor_enc_2:a_sync_c\ * 
              !\motor_enc_2:b_sync\ * !\motor_enc_2:b_sync_c\
            + \motor_enc_2:a_sync\ * !\motor_enc_2:a_sync_c\ * 
              \motor_enc_2:b_sync\ * \motor_enc_2:b_sync_c\
            + \motor_enc_2:a_sync\ * \motor_enc_2:a_sync_c\ * 
              !\motor_enc_2:b_sync\ * \motor_enc_2:b_sync_c\
        );
        Output = \motor_enc_2:down_pulse\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2519, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2499 * Net_2521
            + Net_2499 * Net_2505
        );
        Output = Net_2519 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\motor_enc_1:motor_enc:u0\
    PORT MAP (
        clock => timer_clk ,
        cs_addr_2 => \motor_enc_1:re_load_pulse\ ,
        cs_addr_1 => \motor_enc_1:down_pulse\ ,
        cs_addr_0 => \motor_enc_1:up_pulse\ ,
        chain_out => \motor_enc_1:motor_enc:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000001000000100000001000000010000000000000001000000000000001001000000000000100100000000000010010000000000001001000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \motor_enc_1:motor_enc:u1\

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_2191, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_2499 * !Net_2124
        );
        Output = Net_2191 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_32, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_30 * !Net_2499
        );
        Output = Net_32 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=cycle_start_sig, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(SubCycleClk__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \Timer_cycle:TimerUDB:control_7\ * 
              \Timer_cycle:TimerUDB:per_zero\
        );
        Output = cycle_start_sig (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_cycle:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_cycle:TimerUDB:control_7\ * 
              \Timer_cycle:TimerUDB:per_zero\
        );
        Output = \Timer_cycle:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPIM_1:BSPIM:sR16:Dp:u0\
    PORT MAP (
        clock => \SPIM_1:Net_276\ ,
        cs_addr_2 => \SPIM_1:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM_1:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM_1:BSPIM:state_0\ ,
        route_si => Net_13 ,
        f1_load => \SPIM_1:BSPIM:load_rx_data\ ,
        chain_out => \SPIM_1:BSPIM:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001100011100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \SPIM_1:BSPIM:sR16:Dp:u1\

statusicell: Name =\Timer_cycle:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Timer_cycle:TimerUDB:status_3\ ,
        status_2 => \Timer_cycle:TimerUDB:status_2\ ,
        status_0 => \Timer_cycle:TimerUDB:status_tc\ ,
        clk_en => SubCycleClk__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(SubCycleClk__SYNC_OUT)

controlcell: Name =\motor_en_reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \motor_en_reg:control_7\ ,
        control_6 => \motor_en_reg:control_6\ ,
        control_5 => \motor_en_reg:control_5\ ,
        control_4 => \motor_en_reg:control_4\ ,
        control_3 => \motor_en_reg:control_3\ ,
        control_2 => Net_2318 ,
        control_1 => Net_2295 ,
        control_0 => Net_1398 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000010"
    }
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=9, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPIM_1:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:tx_status_1\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_1\ * \SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\
        );
        Output = \SPIM_1:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM_1:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              \SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              !\SPIM_1:BSPIM:tx_status_1\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * \SPIM_1:BSPIM:count_0\
        );
        Output = \SPIM_1:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_1:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:cnt_enable\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\ * 
              \SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_1\ * \SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:cnt_enable\
        );
        Output = \SPIM_1:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM_1:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:rx_status_4\
        );
        Output = \SPIM_1:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPIM_1:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\
        );
        Output = \SPIM_1:BSPIM:load_rx_data\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\motor_enc_3:motor_enc:u1\
    PORT MAP (
        clock => timer_clk ,
        cs_addr_2 => \motor_enc_3:re_load_pulse\ ,
        cs_addr_1 => \motor_enc_3:down_pulse\ ,
        cs_addr_0 => \motor_enc_3:up_pulse\ ,
        chain_in => \motor_enc_3:motor_enc:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000001000000100000001000000010000000000000001000000000000001001000000000000100100000000000010010000000000001001000011111111000000001111111111111111000011110000000000000000000000110000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \motor_enc_3:motor_enc:u0\

count7cell: Name =\SPIM_1:BSPIM:BitCounter\
    PORT MAP (
        clock => \SPIM_1:Net_276\ ,
        enable => \SPIM_1:BSPIM:cnt_enable\ ,
        count_6 => \SPIM_1:BSPIM:count_6\ ,
        count_5 => \SPIM_1:BSPIM:count_5\ ,
        count_4 => \SPIM_1:BSPIM:count_4\ ,
        count_3 => \SPIM_1:BSPIM:count_3\ ,
        count_2 => \SPIM_1:BSPIM:count_2\ ,
        count_1 => \SPIM_1:BSPIM:count_1\ ,
        count_0 => \SPIM_1:BSPIM:count_0\ ,
        tc => \SPIM_1:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0011111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_1:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * \SPIM_1:BSPIM:count_0\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              \SPIM_1:BSPIM:tx_status_1\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:tx_status_1\
        );
        Output = \SPIM_1:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2518, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_2506 * !Net_2128
            + Net_2128 * Net_2522
        );
        Output = Net_2518 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2506, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
        );
        Output = Net_2506 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_cycle:TimerUDB:sT8:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_cycle:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_cycle:TimerUDB:per_zero\ ,
        z0_comb => \Timer_cycle:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_cycle:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_cycle:TimerUDB:status_2\ ,
        clk_en => SubCycleClk__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(SubCycleClk__SYNC_OUT)

controlcell: Name =\Timer_cycle:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Timer_cycle:TimerUDB:control_7\ ,
        control_6 => \Timer_cycle:TimerUDB:control_6\ ,
        control_5 => \Timer_cycle:TimerUDB:control_5\ ,
        control_4 => \Timer_cycle:TimerUDB:control_4\ ,
        control_3 => \Timer_cycle:TimerUDB:control_3\ ,
        control_2 => \Timer_cycle:TimerUDB:control_2\ ,
        control_1 => \Timer_cycle:TimerUDB:control_1\ ,
        control_0 => \Timer_cycle:TimerUDB:control_0\ ,
        clk_en => SubCycleClk__SYNC_OUT_1 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(SubCycleClk__SYNC_OUT_1)

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=1, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_1:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
        );
        Output = \SPIM_1:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\motor_enc_2:a3\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (timer_clk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motor_enc_2:a2\
        );
        Output = \motor_enc_2:a3\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \WDT_detect_com_err:TimerUDB:timer_enable\ ,
        cs_addr_0 => \WDT_detect_com_err:TimerUDB:per_zero\ ,
        z0_comb => \WDT_detect_com_err:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \WDT_detect_com_err:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \WDT_detect_com_err:TimerUDB:status_2\ ,
        chain_in => \WDT_detect_com_err:TimerUDB:sT16:timerdp:carry\ ,
        clk_en => SubCycleClk__SYNC_OUT_2 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(SubCycleClk__SYNC_OUT_2)
    Previous in chain : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\

controlcell: Name =\WDT_detect_com_err:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \WDT_detect_com_err:TimerUDB:control_7\ ,
        control_6 => \WDT_detect_com_err:TimerUDB:control_6\ ,
        control_5 => \WDT_detect_com_err:TimerUDB:control_5\ ,
        control_4 => \WDT_detect_com_err:TimerUDB:control_4\ ,
        control_3 => \WDT_detect_com_err:TimerUDB:control_3\ ,
        control_2 => \WDT_detect_com_err:TimerUDB:control_2\ ,
        control_1 => \WDT_detect_com_err:TimerUDB:control_1\ ,
        control_0 => \WDT_detect_com_err:TimerUDB:control_0\ ,
        clk_en => SubCycleClk__SYNC_OUT_3 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(SubCycleClk__SYNC_OUT_3)

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =WDT_int
        PORT MAP (
            interrupt => Net_1982 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_2413 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\RTC_1:isr\
        PORT MAP (
            interrupt => OPPS_OUT );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_3\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART_1:dp_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =KeisokuTimer_isr
        PORT MAP (
            interrupt => Net_2667 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(18)] 
    interrupt: Name =sub_cycle_int
        PORT MAP (
            interrupt => Net_522 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_2409 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = SS1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SS1(0)__PA ,
        input => Net_2191 ,
        pad => SS1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Dist_9_Detect_dwn_step(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dist_9_Detect_dwn_step(0)__PA ,
        analog_term => Net_2314 ,
        pad => Dist_9_Detect_dwn_step(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK(0)__PA ,
        input => Net_2518 ,
        pad => SCLK(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = V_battery(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => V_battery(0)__PA ,
        analog_term => Net_2197 ,
        pad => V_battery(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = FirstLine(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => FirstLine(0)__PA ,
        pad => FirstLine(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = CycleStart(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CycleStart(0)__PA ,
        input => cycle_start_sig ,
        pad => CycleStart(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SubCycleStart(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SubCycleStart(0)__PA ,
        input => Net_522 ,
        pad => SubCycleStart(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = EM_STOP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EM_STOP(0)__PA ,
        input => Net_2318 ,
        pad => EM_STOP(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = hv1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => hv1(0)__PA ,
        pad => hv1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = hw1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => hw1(0)__PA ,
        pad => hw1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = motor0_b(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => motor0_b(0)__PA ,
        fb => Net_535 ,
        pad => motor0_b(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = BMP_SW5_RL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => BMP_SW5_RL(0)__PA ,
        fb => Net_2200_5 ,
        pad => BMP_SW5_RL(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = MOTOR_FAULT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_FAULT(0)__PA ,
        pad => MOTOR_FAULT(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Dist0_FR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dist0_FR(0)__PA ,
        analog_term => Net_2194 ,
        pad => Dist0_FR(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = BMP_SW0_RF(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => BMP_SW0_RF(0)__PA ,
        fb => Net_2200_0 ,
        pad => BMP_SW0_RF(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = BMP_SW1_FR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => BMP_SW1_FR(0)__PA ,
        fb => Net_2200_1 ,
        pad => BMP_SW1_FR(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P_out(0)__PA ,
        pad => P_out(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P_out(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P_out(1)__PA ,
        pad => P_out(1)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P_out(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P_out(2)__PA ,
        pad => P_out(2)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P_out(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P_out(3)__PA ,
        pad => P_out(3)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = psoc_nop(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => psoc_nop(0)__PA ,
        input => Net_2339 ,
        pad => psoc_nop(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = hw0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => hw0(0)__PA ,
        pad => hw0(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = hv0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => hv0(0)__PA ,
        pad => hv0(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = BMP_SW7_rightR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => BMP_SW7_rightR(0)__PA ,
        fb => Net_2200_7 ,
        pad => BMP_SW7_rightR(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = BMP_SW6_RR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => BMP_SW6_RR(0)__PA ,
        fb => Net_2200_6 ,
        pad => BMP_SW6_RR(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = hu0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => hu0(0)__PA ,
        pad => hu0(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Dist4_PVM_CUR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dist4_PVM_CUR(0)__PA ,
        analog_term => Net_2561 ,
        pad => Dist4_PVM_CUR(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SS0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SS0(0)__PA ,
        input => Net_32 ,
        pad => SS0(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = Dist6_PVM1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dist6_PVM1(0)__PA ,
        analog_term => Net_2469 ,
        pad => Dist6_PVM1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = DRV_ENA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DRV_ENA(0)__PA ,
        input => Net_2295 ,
        pad => DRV_ENA(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = dist8_SW_DET(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => dist8_SW_DET(0)__PA ,
        pad => dist8_SW_DET(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Dist3_Rear(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dist3_Rear(0)__PA ,
        analog_term => Net_2196 ,
        pad => Dist3_Rear(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Dist2_FL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dist2_FL(0)__PA ,
        analog_term => Net_2115 ,
        pad => Dist2_FL(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Dist1_Front(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dist1_Front(0)__PA ,
        analog_term => Net_2195 ,
        pad => Dist1_Front(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = BMP_SW2_FL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => BMP_SW2_FL(0)__PA ,
        fb => Net_2200_2 ,
        pad => BMP_SW2_FL(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = BMP_SW3_LF(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => BMP_SW3_LF(0)__PA ,
        fb => Net_2200_3 ,
        pad => BMP_SW3_LF(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = CW0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CW0(0)__PA ,
        input => Net_1271 ,
        pad => CW0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = motor0_a(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => motor0_a(0)__PA ,
        fb => Net_2322 ,
        pad => motor0_a(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = PWMOUT0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWMOUT0(0)__PA ,
        input => Net_270 ,
        pad => PWMOUT0(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = BREAK0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BREAK0(0)__PA ,
        input => Net_1270 ,
        pad => BREAK0(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = DOF9_CS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DOF9_CS(0)__PA ,
        input => Net_2261 ,
        pad => DOF9_CS(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PIC_CS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PIC_CS(0)__PA ,
        input => Net_2262 ,
        pad => PIC_CS(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = CW1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CW1(0)__PA ,
        input => Net_1274 ,
        pad => CW1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = motor1_a(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => motor1_a(0)__PA ,
        fb => Net_2326 ,
        pad => motor1_a(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = PWMOUT1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWMOUT1(0)__PA ,
        input => Net_288 ,
        pad => PWMOUT1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = BREAK1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BREAK1(0)__PA ,
        input => Net_1273 ,
        pad => BREAK1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P_out_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P_out_1(0)__PA ,
        pad => P_out_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P_out_1(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P_out_1(1)__PA ,
        pad => P_out_1(1)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P_out_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P_out_2(0)__PA ,
        pad => P_out_2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P_out_2(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P_out_2(1)__PA ,
        pad => P_out_2(1)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO(0)__PA ,
        fb => Net_13 ,
        pad => MISO(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSI(0)__PA ,
        input => Net_2519 ,
        pad => MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_2578 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        input => Net_2573 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Sonr_TRG_x4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sonr_TRG_x4(0)__PA ,
        pad => Sonr_TRG_x4(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = BMP_SW4_LR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => BMP_SW4_LR(0)__PA ,
        fb => Net_2200_4 ,
        pad => BMP_SW4_LR(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = hu1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: HIGH
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, SIO, HOTSWAP
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => hu1(0)__PA ,
        pad => hu1(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART_1:Dp\
        PORT MAP (
            in_clock_en => tmpOE__PWMOUT0_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__PWMOUT0_net_0 ,
            out_reset => zero ,
            interrupt => \USBUART_1:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=4]: 
Pin : Name = motor1_b(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => motor1_b(0)__PA ,
        fb => Net_2327 ,
        pad => motor1_b(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = MOTOR_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_EN(0)__PA ,
        input => Net_1398 ,
        pad => MOTOR_EN(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBUART_1:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_1:Dp(0)\__PA ,
        analog_term => \USBUART_1:Net_1000\ ,
        pad => \USBUART_1:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART_1:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_1:Dm(0)\__PA ,
        analog_term => \USBUART_1:Net_597\ ,
        pad => \USBUART_1:Dm(0)_PAD\ );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => timer_clk ,
            dclk_0 => timer_clk_local ,
            dclk_glb_1 => \SPIM_1:Net_276\ ,
            dclk_1 => \SPIM_1:Net_276_local\ ,
            dclk_glb_2 => \SPIM_2:Net_276\ ,
            dclk_2 => \SPIM_2:Net_276_local\ ,
            dclk_glb_3 => \ADC_SAR_1:Net_376\ ,
            dclk_3 => \ADC_SAR_1:Net_376_local\ ,
            dclk_glb_4 => \DEB_UART:Net_9\ ,
            dclk_4 => \DEB_UART:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: 
    Pm Block @ F(PM,0): 
    pmcell: Name =PM
        PORT MAP (
            onepps_int => OPPS_OUT );
        Properties:
        {
        }
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\KeisokuTimer:TimerHW\
        PORT MAP (
            clock => timer_clk ,
            enable => __ONE__ ,
            tc => \KeisokuTimer:Net_51\ ,
            cmp => \KeisokuTimer:Net_261\ ,
            irq => Net_2667 );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\Timer_sub_cycle:TimerHW\
        PORT MAP (
            clock => timer_clk ,
            enable => __ONE__ ,
            tc => SubCycleClk ,
            cmp => \Timer_sub_cycle:Net_261\ ,
            irq => Net_522 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART_1:USB\
        PORT MAP (
            dp => \USBUART_1:Net_1000\ ,
            dm => \USBUART_1:Net_597\ ,
            sof_int => Net_2409 ,
            arb_int => \USBUART_1:Net_1889\ ,
            usb_int => \USBUART_1:Net_1876\ ,
            ept_int_8 => \USBUART_1:ep_int_8\ ,
            ept_int_7 => \USBUART_1:ep_int_7\ ,
            ept_int_6 => \USBUART_1:ep_int_6\ ,
            ept_int_5 => \USBUART_1:ep_int_5\ ,
            ept_int_4 => \USBUART_1:ep_int_4\ ,
            ept_int_3 => \USBUART_1:ep_int_3\ ,
            ept_int_2 => \USBUART_1:ep_int_2\ ,
            ept_int_1 => \USBUART_1:ep_int_1\ ,
            ept_int_0 => \USBUART_1:ep_int_0\ ,
            ord_int => \USBUART_1:Net_95\ ,
            dma_req_7 => \USBUART_1:dma_request_7\ ,
            dma_req_6 => \USBUART_1:dma_request_6\ ,
            dma_req_5 => \USBUART_1:dma_request_5\ ,
            dma_req_4 => \USBUART_1:dma_request_4\ ,
            dma_req_3 => \USBUART_1:dma_request_3\ ,
            dma_req_2 => \USBUART_1:dma_request_2\ ,
            dma_req_1 => \USBUART_1:dma_request_1\ ,
            dma_req_0 => \USBUART_1:dma_request_0\ ,
            dma_termin => \USBUART_1:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,1): 
    vidaccell: Name =\VDAC8_1:viDAC8\
        PORT MAP (
            vout => Net_1169 ,
            iout => \VDAC8_1:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: 
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC_SAR_1:ADC_SAR\
        PORT MAP (
            vplus => Net_1027 ,
            vminus => \ADC_SAR_1:Net_126\ ,
            ext_pin => \ADC_SAR_1:Net_209\ ,
            vrefhi_out => \ADC_SAR_1:Net_126\ ,
            vref => Net_1169 ,
            clk_udb => \ADC_SAR_1:Net_376_local\ ,
            irq => \ADC_SAR_1:Net_252\ ,
            next => Net_2415 ,
            data_out_udb_11 => \ADC_SAR_1:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_1:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_1:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_1:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_1:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_1:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_1:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_1:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_1:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_1:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_1:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_1:Net_207_0\ ,
            eof_udb => Net_2413 );
        Properties:
        {
            cy_registers = ""
        }

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_1
        PORT MAP (
            muxin_7 => Net_2561 ,
            muxin_6 => Net_2469 ,
            muxin_5 => Net_2197 ,
            muxin_4 => Net_2314 ,
            muxin_3 => Net_2196 ,
            muxin_2 => Net_2115 ,
            muxin_1 => Net_2195 ,
            muxin_0 => Net_2194 ,
            vout => Net_1027 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00000000"
            muxin_width = 8
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                           | 
Port | Pin | Fixed |      Type |       Drive Mode |                      Name | Connections
-----+-----+-------+-----------+------------------+---------------------------+-----------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |                    SS1(0) | In(Net_2191)
     |   1 |     * |      NONE |      HI_Z_ANALOG | Dist_9_Detect_dwn_step(0) | Analog(Net_2314)
     |   2 |     * |      NONE |         CMOS_OUT |                   SCLK(0) | In(Net_2518)
     |   3 |     * |      NONE |      HI_Z_ANALOG |              V_battery(0) | Analog(Net_2197)
     |   4 |     * |      NONE |         CMOS_OUT |              FirstLine(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |             CycleStart(0) | In(cycle_start_sig)
     |   6 |     * |      NONE |         CMOS_OUT |          SubCycleStart(0) | In(Net_522)
     |   7 |     * |      NONE |         CMOS_OUT |                EM_STOP(0) | In(Net_2318)
-----+-----+-------+-----------+------------------+---------------------------+-----------------------------
   1 |   2 |     * |      NONE |      HI_Z_ANALOG |                    hv1(0) | 
     |   5 |     * |      NONE |      HI_Z_ANALOG |                    hw1(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |               motor0_b(0) | FB(Net_535)
     |   7 |     * |      NONE |      RES_PULL_UP |             BMP_SW5_RL(0) | FB(Net_2200_5)
-----+-----+-------+-----------+------------------+---------------------------+-----------------------------
   2 |   0 |     * |      NONE |      RES_PULL_UP |            MOTOR_FAULT(0) | 
     |   1 |     * |      NONE |      HI_Z_ANALOG |               Dist0_FR(0) | Analog(Net_2194)
     |   2 |     * |      NONE |      RES_PULL_UP |             BMP_SW0_RF(0) | FB(Net_2200_0)
     |   3 |     * |      NONE |      RES_PULL_UP |             BMP_SW1_FR(0) | FB(Net_2200_1)
     |   4 |     * |      NONE |         CMOS_OUT |                  P_out(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |                  P_out(1) | 
     |   6 |     * |      NONE |         CMOS_OUT |                  P_out(2) | 
     |   7 |     * |      NONE |         CMOS_OUT |                  P_out(3) | 
-----+-----+-------+-----------+------------------+---------------------------+-----------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |               psoc_nop(0) | In(Net_2339)
     |   1 |     * |      NONE |      HI_Z_ANALOG |                    hw0(0) | 
     |   2 |     * |      NONE |      HI_Z_ANALOG |                    hv0(0) | 
     |   3 |     * |      NONE |      RES_PULL_UP |         BMP_SW7_rightR(0) | FB(Net_2200_7)
     |   4 |     * |      NONE |      RES_PULL_UP |             BMP_SW6_RR(0) | FB(Net_2200_6)
     |   5 |     * |      NONE |      HI_Z_ANALOG |                    hu0(0) | 
     |   6 |     * |      NONE |      HI_Z_ANALOG |          Dist4_PVM_CUR(0) | Analog(Net_2561)
     |   7 |     * |      NONE |         CMOS_OUT |                    SS0(0) | In(Net_32)
-----+-----+-------+-----------+------------------+---------------------------+-----------------------------
   4 |   0 |     * |      NONE |      HI_Z_ANALOG |             Dist6_PVM1(0) | Analog(Net_2469)
     |   1 |     * |      NONE |         CMOS_OUT |                DRV_ENA(0) | In(Net_2295)
     |   2 |     * |      NONE |      RES_PULL_UP |           dist8_SW_DET(0) | 
     |   3 |     * |      NONE |      HI_Z_ANALOG |             Dist3_Rear(0) | Analog(Net_2196)
     |   4 |     * |      NONE |      HI_Z_ANALOG |               Dist2_FL(0) | Analog(Net_2115)
     |   5 |     * |      NONE |      HI_Z_ANALOG |            Dist1_Front(0) | Analog(Net_2195)
     |   6 |     * |      NONE |      RES_PULL_UP |             BMP_SW2_FL(0) | FB(Net_2200_2)
     |   7 |     * |      NONE |      RES_PULL_UP |             BMP_SW3_LF(0) | FB(Net_2200_3)
-----+-----+-------+-----------+------------------+---------------------------+-----------------------------
   5 |   0 |     * |      NONE |         CMOS_OUT |                    CW0(0) | In(Net_1271)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |               motor0_a(0) | FB(Net_2322)
     |   2 |     * |      NONE |         CMOS_OUT |                PWMOUT0(0) | In(Net_270)
     |   3 |     * |      NONE |         CMOS_OUT |                 BREAK0(0) | In(Net_1270)
     |   4 |     * |      NONE |         CMOS_OUT |                DOF9_CS(0) | In(Net_2261)
     |   5 |     * |      NONE |         CMOS_OUT |                 PIC_CS(0) | In(Net_2262)
-----+-----+-------+-----------+------------------+---------------------------+-----------------------------
   6 |   0 |     * |      NONE |         CMOS_OUT |                    CW1(0) | In(Net_1274)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |               motor1_a(0) | FB(Net_2326)
     |   2 |     * |      NONE |         CMOS_OUT |                PWMOUT1(0) | In(Net_288)
     |   3 |     * |      NONE |         CMOS_OUT |                 BREAK1(0) | In(Net_1273)
     |   4 |     * |      NONE |         CMOS_OUT |                P_out_1(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |                P_out_1(1) | 
     |   6 |     * |      NONE |         CMOS_OUT |                P_out_2(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |                P_out_2(1) | 
-----+-----+-------+-----------+------------------+---------------------------+-----------------------------
  12 |   0 |     * |      NONE |      RES_PULL_UP |                   MISO(0) | FB(Net_13)
     |   1 |     * |      NONE |         CMOS_OUT |                   MOSI(0) | In(Net_2519)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |                   Rx_1(0) | FB(Net_2578)
     |   3 |     * |      NONE |         CMOS_OUT |                   Tx_1(0) | In(Net_2573)
     |   4 |     * |      NONE |         CMOS_OUT |            Sonr_TRG_x4(0) | 
     |   6 |     * |      NONE |      RES_PULL_UP |             BMP_SW4_LR(0) | FB(Net_2200_4)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |                    hu1(0) | 
-----+-----+-------+-----------+------------------+---------------------------+-----------------------------
  15 |   4 |     * |      NONE |     HI_Z_DIGITAL |               motor1_b(0) | FB(Net_2327)
     |   5 |     * |      NONE |         CMOS_OUT |               MOTOR_EN(0) | In(Net_1398)
     |   6 |     * |   FALLING |      HI_Z_ANALOG |         \USBUART_1:Dp(0)\ | Analog(\USBUART_1:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |         \USBUART_1:Dm(0)\ | Analog(\USBUART_1:Net_597\)
------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.004ms
Digital Placement phase: Elapsed time ==> 3s.297ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.054ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.175ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: trobot6_cir2_2wd_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( CyBUS_CLK ). (File=C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\trobot6_cir2_2wd_timing.html)
Timing report is in trobot6_cir2_2wd_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.614ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.221ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.721ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.758ms
API generation phase: Elapsed time ==> 4s.136ms
Dependency generation phase: Elapsed time ==> 0s.019ms
Cleanup phase: Elapsed time ==> 0s.000ms
