Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o Z:/shared_with_vm_cs141/lab4-start/test_mips_module_isim_beh.exe -prj Z:/shared_with_vm_cs141/lab4-start/test_mips_module_beh.prj test_mips_module work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "Z:/shared_with_vm_cs141/lab4-start/remote_sources/_/register.v" into library work
Analyzing Verilog file "Z:/shared_with_vm_cs141/lab4-start/mux2to1.v" into library work
Analyzing Verilog file "Z:/shared_with_vm_cs141/lab4-start/decoder.v" into library work
Analyzing Verilog file "Z:/shared_with_vm_cs141/lab4-start/aluCtrl.v" into library work
Analyzing Verilog file "Z:/shared_with_vm_cs141/lab4-start/remote_sources/_/register_file.v" into library work
Analyzing Verilog file "Z:/shared_with_vm_cs141/lab4-start/remote_sources/_/alu.v" into library work
Analyzing Verilog file "Z:/shared_with_vm_cs141/lab4-start/mux4to1.v" into library work
Analyzing Verilog file "Z:/shared_with_vm_cs141/lab4-start/instruction_decoder.v" into library work
Analyzing Verilog file "Z:/shared_with_vm_cs141/lab4-start/control.v" into library work
Analyzing Verilog file "Z:/shared_with_vm_cs141/lab4-start/mips_module.v" into library work
Analyzing Verilog file "Z:/shared_with_vm_cs141/lab4-start/test_mips_module.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 102776 KB
Fuse CPU Usage: 1421 ms
Compiling module mux2to1(N=32)
Compiling module mux4to1(N=32)
Compiling module alu(N=32)
Compiling module aluCtrl
Compiling module control
Compiling module instruction_decoder
Compiling module decoder(N=5)
Compiling module register(N=32)
Compiling module register_file
Compiling module mips_module
Compiling module test_mips_module
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 12 Verilog Units
Built simulation executable Z:/shared_with_vm_cs141/lab4-start/test_mips_module_isim_beh.exe
Fuse Memory Usage: 106344 KB
Fuse CPU Usage: 1859 ms
