!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.9~svn20110310	//
ABOVE4X4	vdec/firmware/include/vp8fw_data.h	/^    ABOVE4X4,$/;"	e	enum:__anon350
ABOVE4X4	vdec/firmware/share/vp8fw_data_shared.h	/^    ABOVE4X4,$/;"	e	enum:__anon415
ABOVE_PARAMS_BUF_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.h	71;"	d
ACCESS_INFO	imgvideo/port_fwrk/include/servicesext.h	/^}ACCESS_INFO;$/;"	t	typeref:struct:ACCESS_INFO_TAG
ACCESS_INFO_TAG	imgvideo/port_fwrk/include/servicesext.h	/^typedef struct ACCESS_INFO_TAG$/;"	s
ACCUM_PIXEL_FORMAT	encode/firmware/topaz_hp/fwlib/include/defs.h	/^}ACCUM_PIXEL_FORMAT, *PACCUM_PIXEL_FORMAT;$/;"	t	typeref:struct:_ACCUM_PIXEL_FORMAT_
ACCUM_PIXEL_FORMAT_FLONG	encode/firmware/topaz_hp/fwlib/include/defs.h	/^}ACCUM_PIXEL_FORMAT_FLONG, *PACCUM_PIXEL_FORMAT_FLONG;$/;"	t	typeref:struct:_ACCUM_PIXEL_FORMAT_FLONG_
ACCUM_PIXEL_FORMAT_INT32	encode/firmware/topaz_hp/fwlib/include/defs.h	/^}ACCUM_PIXEL_FORMAT_INT32, *PACCUM_PIXEL_FORMAT_INT32;$/;"	t	typeref:struct:_ACCUM_PIXEL_FORMAT_INT32_
ADDR_CxDefineMemoryRegion	imgvideo/imglib/libraries/talmmu_api/code/addr_alloc1.c	/^IMG_RESULT ADDR_CxDefineMemoryRegion($/;"	f
ADDR_CxDeinitialise	imgvideo/imglib/libraries/talmmu_api/code/addr_alloc1.c	/^IMG_RESULT ADDR_CxDeinitialise($/;"	f
ADDR_CxFree	imgvideo/imglib/libraries/talmmu_api/code/addr_alloc1.c	/^IMG_RESULT ADDR_CxFree($/;"	f
ADDR_CxInitialise	imgvideo/imglib/libraries/talmmu_api/code/addr_alloc1.c	/^PREF IMG_RESULT ADDR_CxInitialise($/;"	f
ADDR_CxMalloc	imgvideo/imglib/libraries/talmmu_api/code/addr_alloc1.c	/^IMG_RESULT ADDR_CxMalloc($/;"	f
ADDR_CxMalloc1	imgvideo/imglib/libraries/talmmu_api/code/addr_alloc1.c	/^IMG_RESULT ADDR_CxMalloc1($/;"	f
ADDR_CxMalloc1Res	imgvideo/imglib/libraries/talmmu_api/code/addr_alloc1.c	/^IMG_RESULT ADDR_CxMalloc1Res($/;"	f
ADDR_CxMallocRes	imgvideo/imglib/libraries/talmmu_api/code/addr_alloc1.c	/^IMG_RESULT ADDR_CxMallocRes($/;"	f
ADDR_DefineMemoryRegion	imgvideo/imglib/libraries/talmmu_api/code/addr_alloc1.c	/^IMG_RESULT ADDR_DefineMemoryRegion($/;"	f
ADDR_Deinitialise	imgvideo/imglib/libraries/talmmu_api/code/addr_alloc1.c	/^PREF IMG_RESULT ADDR_Deinitialise(IMG_VOID)$/;"	f
ADDR_Free	imgvideo/imglib/libraries/talmmu_api/code/addr_alloc1.c	/^IMG_RESULT ADDR_Free($/;"	f
ADDR_Initialise	imgvideo/imglib/libraries/talmmu_api/code/addr_alloc1.c	/^PREF IMG_RESULT ADDR_Initialise(IMG_VOID)$/;"	f
ADDR_Malloc	imgvideo/imglib/libraries/talmmu_api/code/addr_alloc1.c	/^IMG_RESULT ADDR_Malloc($/;"	f
ADDR_Malloc1	imgvideo/imglib/libraries/talmmu_api/code/addr_alloc1.c	/^IMG_RESULT ADDR_Malloc1($/;"	f
ADDR_sContext	imgvideo/imglib/libraries/talmmu_api/include/addr_alloc1.h	/^} ADDR_sContext;$/;"	t	typeref:struct:__anon788
ADDR_sRegion	imgvideo/imglib/libraries/talmmu_api/include/addr_alloc1.h	/^typedef struct ADDR_tag_sRegion		 ADDR_sRegion;		\/*!< Memory region structure *\/$/;"	t	typeref:struct:ADDR_tag_sRegion
ADDR_tag_sRegion	imgvideo/imglib/libraries/talmmu_api/include/addr_alloc1.h	/^struct ADDR_tag_sRegion$/;"	s
ALIGN_1024	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	111;"	d
ALIGN_128	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	109;"	d
ALIGN_16	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	106;"	d
ALIGN_256	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	110;"	d
ALIGN_32	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	107;"	d
ALIGN_4	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	104;"	d
ALIGN_64	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	108;"	d
ALIGN_8	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	105;"	d
ALIGN_SIZE	imgvideo/imglib/libraries/talmmu_api/code/pool.c	57;"	d	file:
ALL_CODECS_FW_ALL_pipes_2_contexts_8_hwconfig_1_data	encode/firmware/topaz_hp/fw_binaries/ALL_CODECS_FW_ALL_pipes_2_contexts_8_hwconfig_1_bin.c	/^IMG_UINT32 ALL_CODECS_FW_ALL_pipes_2_contexts_8_hwconfig_1_data[] = {$/;"	v
ALL_CODECS_FW_ALL_pipes_2_contexts_8_hwconfig_1_dataReloc	encode/firmware/topaz_hp/fw_binaries/ALL_CODECS_FW_ALL_pipes_2_contexts_8_hwconfig_1_bin.c	/^IMG_UINT32 ALL_CODECS_FW_ALL_pipes_2_contexts_8_hwconfig_1_dataReloc[] = {$/;"	v
ALL_CODECS_FW_ALL_pipes_2_contexts_8_hwconfig_1_define_names_array	encode/firmware/topaz_hp/fw_binaries/ALL_CODECS_FW_ALL_pipes_2_contexts_8_hwconfig_1_bin.c	/^IMG_CHAR *ALL_CODECS_FW_ALL_pipes_2_contexts_8_hwconfig_1_define_names_array[] = {$/;"	v
ALL_CODECS_FW_ALL_pipes_2_contexts_8_hwconfig_1_define_values_array	encode/firmware/topaz_hp/fw_binaries/ALL_CODECS_FW_ALL_pipes_2_contexts_8_hwconfig_1_bin.c	/^IMG_UINT32 ALL_CODECS_FW_ALL_pipes_2_contexts_8_hwconfig_1_define_values_array[] = {$/;"	v
ALL_CODECS_FW_ALL_pipes_2_contexts_8_hwconfig_1_text	encode/firmware/topaz_hp/fw_binaries/ALL_CODECS_FW_ALL_pipes_2_contexts_8_hwconfig_1_bin.c	/^IMG_UINT32 ALL_CODECS_FW_ALL_pipes_2_contexts_8_hwconfig_1_text[] = {$/;"	v
ALL_CODECS_FW_ALL_pipes_2_contexts_8_hwconfig_1_textReloc	encode/firmware/topaz_hp/fw_binaries/ALL_CODECS_FW_ALL_pipes_2_contexts_8_hwconfig_1_bin.c	/^IMG_UINT32 ALL_CODECS_FW_ALL_pipes_2_contexts_8_hwconfig_1_textReloc[] = {$/;"	v
ALL_CODECS_FW_ALL_pipes_2_contexts_8_hwconfig_1_textRelocFullAddr	encode/firmware/topaz_hp/fw_binaries/ALL_CODECS_FW_ALL_pipes_2_contexts_8_hwconfig_1_bin.c	/^IMG_UINT32 ALL_CODECS_FW_ALL_pipes_2_contexts_8_hwconfig_1_textRelocFullAddr[] = {$/;"	v
ALL_CODECS_FW_ALL_pipes_2_contexts_8_hwconfig_1_textRelocType	encode/firmware/topaz_hp/fw_binaries/ALL_CODECS_FW_ALL_pipes_2_contexts_8_hwconfig_1_bin.c	/^IMG_UINT32 ALL_CODECS_FW_ALL_pipes_2_contexts_8_hwconfig_1_textRelocType[] = {$/;"	v
API_ID_AUD	imgvideo/system/include/api_common.h	/^    API_ID_AUD,                     \/\/!< AUD API Id$/;"	e	enum:__anon581
API_ID_BFM	imgvideo/system/include/api_common.h	/^    API_ID_BFM,                     \/\/!< BFM API Id$/;"	e	enum:__anon581
API_ID_BLIT	imgvideo/system/include/api_common.h	/^	API_ID_BLIT,					\/\/!< BLIT API Id$/;"	e	enum:__anon581
API_ID_BSPP_KM	imgvideo/system/include/api_common.h	/^	API_ID_BSPP_KM,                 \/\/!< BSPP Id$/;"	e	enum:__anon581
API_ID_DBGEVENT	imgvideo/system/include/api_common.h	/^    API_ID_DBGEVENT,				\/\/!< DBGEVENT API$/;"	e	enum:__anon581
API_ID_DBGEVENTKM	imgvideo/system/include/api_common.h	/^    API_ID_DBGEVENTKM,				\/\/!< DBGEVENTKM API$/;"	e	enum:__anon581
API_ID_DBGOPTBRG	imgvideo/system/include/api_common.h	/^    API_ID_DBGOPTBRG,               \/\/!< DBGOPTBRG API$/;"	e	enum:__anon581
API_ID_DBGOPTKM	imgvideo/system/include/api_common.h	/^    API_ID_DBGOPTKM,                \/\/!< DBGOPTKM API$/;"	e	enum:__anon581
API_ID_DEVICEIO	imgvideo/system/include/api_common.h	/^	API_ID_DEVICEIO,				\/\/!< DEVICEIO API$/;"	e	enum:__anon581
API_ID_DEVIO	imgvideo/system/include/api_common.h	/^	API_ID_DEVIO,					\/\/!< DEVIO Id$/;"	e	enum:__anon581
API_ID_DIGO	imgvideo/system/include/api_common.h	/^    API_ID_DIGO,                    \/\/!< DIGO API Id$/;"	e	enum:__anon581
API_ID_DMAC	imgvideo/system/include/api_common.h	/^    API_ID_DMAC,					\/\/!< DMAC API Id$/;"	e	enum:__anon581
API_ID_DMACDD	imgvideo/system/include/api_common.h	/^	API_ID_DMACDD,					\/\/!< DMAC DEVICE DRIVER API$/;"	e	enum:__anon581
API_ID_DMAC_PERIP	imgvideo/system/include/api_common.h	/^    API_ID_DMAC_PERIP,$/;"	e	enum:__anon581
API_ID_DMAN	imgvideo/system/include/api_common.h	/^    API_ID_DMAN,					\/\/!< DMAN API$/;"	e	enum:__anon581
API_ID_DMANKM	imgvideo/system/include/api_common.h	/^    API_ID_DMANKM,					\/\/!< DMANKM API$/;"	e	enum:__anon581
API_ID_ENDDRV	imgvideo/system/include/api_common.h	/^    API_ID_ENDDRV,                  \/\/!< ENDDRV API Id$/;"	e	enum:__anon581
API_ID_FAKEDEVICE	imgvideo/system/include/api_common.h	/^	API_ID_FAKEDEVICE,              \/\/!< FAKE Device API Id$/;"	e	enum:__anon581
API_ID_GDMA	imgvideo/system/include/api_common.h	/^	API_ID_GDMA,					\/\/!< GDMA API$/;"	e	enum:__anon581
API_ID_HOSTUTILS	imgvideo/system/include/api_common.h	/^	API_ID_HOSTUTILS,$/;"	e	enum:__anon581
API_ID_IBUF	imgvideo/system/include/api_common.h	/^    API_ID_IBUF,					\/\/!< IBUF Component$/;"	e	enum:__anon581
API_ID_IPC_UM	imgvideo/system/include/api_common.h	/^	API_ID_IPC_UM,					\/\/!< IPC_UM API$/;"	e	enum:__anon581
API_ID_ISR	imgvideo/system/include/api_common.h	/^    API_ID_ISR,                     \/\/!< ISR API Id$/;"	e	enum:__anon581
API_ID_ITC	imgvideo/system/include/api_common.h	/^    API_ID_ITC,                     \/\/!< ITC API Id$/;"	e	enum:__anon581
API_ID_MAX	imgvideo/system/include/api_common.h	/^    API_ID_MAX                      \/\/!< Max. API Id.$/;"	e	enum:__anon581
API_ID_MEMMGR	imgvideo/system/include/api_common.h	/^	API_ID_MEMMGR,$/;"	e	enum:__anon581
API_ID_MEOSAL	imgvideo/system/include/api_common.h	/^    API_ID_MEOSAL,                  \/\/!< MEOSAL API Id$/;"	e	enum:__anon581
API_ID_MPM	imgvideo/system/include/api_common.h	/^    API_ID_MPM,                     \/\/!< MPM API Id$/;"	e	enum:__anon581
API_ID_MSVDXDEVICE	imgvideo/system/include/api_common.h	/^    API_ID_MSVDXDEVICE,				\/\/!< MSVDX Device$/;"	e	enum:__anon581
API_ID_PALLOC	imgvideo/system/include/api_common.h	/^    API_ID_PALLOC,					\/\/!< PALLOC API$/;"	e	enum:__anon581
API_ID_PDP	imgvideo/system/include/api_common.h	/^    API_ID_PDP,						\/\/!< PDP API Id$/;"	e	enum:__anon581
API_ID_PDPDEVICE	imgvideo/system/include/api_common.h	/^	API_ID_PDPDEVICE,				\/\/!< PDP device API id$/;"	e	enum:__anon581
API_ID_PDUMP_CMDS	imgvideo/system/include/api_common.h	/^	API_ID_PDUMP_CMDS,				\/\/!< PDUMP_CMDS API$/;"	e	enum:__anon581
API_ID_PFTAL	imgvideo/system/include/api_common.h	/^	API_ID_PFTAL,					\/\/!< Portablity Framework TAL$/;"	e	enum:__anon581
API_ID_RCBA	imgvideo/system/include/api_common.h	/^    API_ID_RCBA,                    \/\/!< RCBA API Id$/;"	e	enum:__anon581
API_ID_RCBB	imgvideo/system/include/api_common.h	/^    API_ID_RCBB,                    \/\/!< RCBB API Id$/;"	e	enum:__anon581
API_ID_RCBC	imgvideo/system/include/api_common.h	/^    API_ID_RCBC,                    \/\/!< RCBB API Id$/;"	e	enum:__anon581
API_ID_RMEM	imgvideo/system/include/api_common.h	/^    API_ID_RMEM,                    \/\/!< RMEM API Id$/;"	e	enum:__anon581
API_ID_SCB	imgvideo/system/include/api_common.h	/^	API_ID_SCB,						\/\/!< SCB API Id$/;"	e	enum:__anon581
API_ID_SMADEC	imgvideo/system/include/api_common.h	/^    API_ID_SMADEC,                  \/\/!< SMADEC API Id$/;"	e	enum:__anon581
API_ID_SMAOUT	imgvideo/system/include/api_common.h	/^    API_ID_SMAOUT,                  \/\/!< SMAOUT API Id$/;"	e	enum:__anon581
API_ID_SMDEC	imgvideo/system/include/api_common.h	/^    API_ID_SMDEC,                   \/\/!< SMDEC API Id$/;"	e	enum:__anon581
API_ID_SMHDP	imgvideo/system/include/api_common.h	/^	API_ID_SMHDP,                   \/\/!< SMHDP API Id$/;"	e	enum:__anon581
API_ID_SMVDEC	imgvideo/system/include/api_common.h	/^    API_ID_SMVDEC,                  \/\/!< SMVDEC API Id$/;"	e	enum:__anon581
API_ID_SMVOUT	imgvideo/system/include/api_common.h	/^    API_ID_SMVOUT,                  \/\/!< SMVOUT API Id$/;"	e	enum:__anon581
API_ID_SPIS	imgvideo/system/include/api_common.h	/^    API_ID_SPIS,					\/\/!< SPI slave API Id$/;"	e	enum:__anon581
API_ID_SYSBRG	imgvideo/system/include/api_common.h	/^    API_ID_SYSBRG,					\/\/!< SYSBRG API$/;"	e	enum:__anon581
API_ID_TEST	imgvideo/system/include/api_common.h	/^    API_ID_TEST = 0x01,             \/\/!< TEST is a dummy API used by tests to log events$/;"	e	enum:__anon581
API_ID_TOPAZDEVICE	imgvideo/system/include/api_common.h	/^    API_ID_TOPAZDEVICE,				\/\/!< TOPAZ Device$/;"	e	enum:__anon581
API_ID_TSD	imgvideo/system/include/api_common.h	/^    API_ID_TSD,                     \/\/!< TSD API Id$/;"	e	enum:__anon581
API_ID_UMISR	imgvideo/system/include/api_common.h	/^    API_ID_UMISR,					\/\/!< UMISR API$/;"	e	enum:__anon581
API_ID_UMP	imgvideo/system/include/api_common.h	/^    API_ID_UMP,						\/\/!< UMP API$/;"	e	enum:__anon581
API_ID_VDECDD	imgvideo/system/include/api_common.h	/^	API_ID_VDECDD,					\/\/!< VDEC Device Driver API Id$/;"	e	enum:__anon581
API_ID_VPIN	imgvideo/system/include/api_common.h	/^    API_ID_VPIN,                    \/\/!< VPIN API Id$/;"	e	enum:__anon581
API_ID_WRAPU	imgvideo/system/include/api_common.h	/^    API_ID_WRAPU,					\/\/!< WRAPU API$/;"	e	enum:__anon581
API_ID_XBUF	imgvideo/system/include/api_common.h	/^    API_ID_XBUF,					\/\/!< XBUF Component$/;"	e	enum:__anon581
API_ID_thread2	imgvideo/system/include/api_common.h	/^    API_ID_thread2,                  \/\/!< thread2 Id$/;"	e	enum:__anon581
API_ID_thread3	imgvideo/system/include/api_common.h	/^    API_ID_thread3,                  \/\/!< thread3 Id$/;"	e	enum:__anon581
APP_CMD_TYPE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    APP_CMD_TYPE,$/;"	e	enum:XPL_DATA_ITEMS
AR_DELTA_SIZE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1372;"	d
AR_REG_SIZE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1371;"	d
AT_REV	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	120;"	d	file:
AUTHENTICATIONKEY	vdec/secure_media/include/secure_defs.h	/^typedef IMG_VOID * AUTHENTICATIONKEY;$/;"	t
AUX_LINE_BUFFER_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	63;"	d
AVSFW_CODING_TYPE_B	vdec/firmware/include/avsfw_data.h	/^    AVSFW_CODING_TYPE_B,$/;"	e	enum:__anon253
AVSFW_CODING_TYPE_B	vdec/firmware/share/avsfw_data_shared.h	/^    AVSFW_CODING_TYPE_B,$/;"	e	enum:__anon383
AVSFW_CODING_TYPE_I	vdec/firmware/include/avsfw_data.h	/^    AVSFW_CODING_TYPE_I = 0,$/;"	e	enum:__anon253
AVSFW_CODING_TYPE_I	vdec/firmware/share/avsfw_data_shared.h	/^    AVSFW_CODING_TYPE_I = 0,$/;"	e	enum:__anon383
AVSFW_CODING_TYPE_MAX	vdec/firmware/include/avsfw_data.h	/^    AVSFW_CODING_TYPE_MAX$/;"	e	enum:__anon253
AVSFW_CODING_TYPE_MAX	vdec/firmware/share/avsfw_data_shared.h	/^    AVSFW_CODING_TYPE_MAX$/;"	e	enum:__anon383
AVSFW_CODING_TYPE_P	vdec/firmware/include/avsfw_data.h	/^    AVSFW_CODING_TYPE_P,$/;"	e	enum:__anon253
AVSFW_CODING_TYPE_P	vdec/firmware/share/avsfw_data_shared.h	/^    AVSFW_CODING_TYPE_P,$/;"	e	enum:__anon383
AVSFW_eCodingType	vdec/firmware/include/avsfw_data.h	/^} AVSFW_eCodingType;$/;"	t	typeref:enum:__anon253
AVSFW_eCodingType	vdec/firmware/share/avsfw_data_shared.h	/^} AVSFW_eCodingType;$/;"	t	typeref:enum:__anon383
AVSFW_sContextData	vdec/firmware/include/avsfw_data.h	/^} AVSFW_sContextData;$/;"	t	typeref:struct:__anon257
AVSFW_sContextData	vdec/firmware/share/avsfw_data_shared.h	/^} AVSFW_sContextData;$/;"	t	typeref:struct:__anon387
AVSFW_sHeaderData	vdec/firmware/include/avsfw_data.h	/^} AVSFW_sHeaderData;$/;"	t	typeref:struct:__anon256
AVSFW_sHeaderData	vdec/firmware/share/avsfw_data_shared.h	/^} AVSFW_sHeaderData;$/;"	t	typeref:struct:__anon386
AVSFW_sPicture	vdec/firmware/include/avsfw_data.h	/^} AVSFW_sPicture;$/;"	t	typeref:struct:__anon255
AVSFW_sPicture	vdec/firmware/share/avsfw_data_shared.h	/^} AVSFW_sPicture;$/;"	t	typeref:struct:__anon385
AVSFW_sRefPicFIFOEntry	vdec/firmware/include/avsfw_data.h	/^} AVSFW_sRefPicFIFOEntry;$/;"	t	typeref:struct:__anon254
AVSFW_sRefPicFIFOEntry	vdec/firmware/share/avsfw_data_shared.h	/^} AVSFW_sRefPicFIFOEntry;$/;"	t	typeref:struct:__anon384
AVS_BE_BUFFER_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	89;"	d
AVS_BE_BUFFER_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	92;"	d
AVS_FE_BUFFER_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	88;"	d
AVS_FE_BUFFER_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	91;"	d
AVS_JIZHUN_PROFILE	imgvideo/include/img_profiles_levels.h	171;"	d
AVS_LEVEL_20	imgvideo/include/img_profiles_levels.h	174;"	d
AVS_LEVEL_40	imgvideo/include/img_profiles_levels.h	175;"	d
AVS_LEVEL_42	imgvideo/include/img_profiles_levels.h	176;"	d
AVS_LEVEL_60	imgvideo/include/img_profiles_levels.h	177;"	d
AVS_LEVEL_62	imgvideo/include/img_profiles_levels.h	178;"	d
AVS_LEVEL_UNUSED	imgvideo/include/img_profiles_levels.h	173;"	d
AVS_PROFILE_UNUSED	imgvideo/include/img_profiles_levels.h	170;"	d
AcProbs	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT8 AcProbs[PREC_CASES][2][VP6_AC_BANDS][(MAX_ENTROPY_TOKENS-1)];$/;"	m	struct:__anon272
AllocPages	imgvideo/port_fwrk/libraries/sysmem/carveout/code/sysmem_api_km.c	/^static IMG_RESULT AllocPages($/;"	f	file:
AllocPages	imgvideo/port_fwrk/libraries/sysmem/coherent/code/sysmem_api_km.c	/^static IMG_RESULT AllocPages($/;"	f	file:
AllocPages	imgvideo/port_fwrk/libraries/sysmem/devif/code/sysmem_api_km.c	/^static IMG_RESULT AllocPages($/;"	f	file:
AllocPages	imgvideo/port_fwrk/libraries/sysmem/ion/code/sysmem_api_km.c	/^static IMG_RESULT AllocPages($/;"	f	file:
AllocPages	imgvideo/port_fwrk/libraries/sysmem/unified/code/sysmem_api_km.c	/^static IMG_RESULT AllocPages($/;"	f	file:
AllocatePages	imgvideo/port_fwrk/include/sysmem_utils.h	/^    IMG_RESULT (*AllocatePages)(struct SYSMEM_Heap *, IMG_UINT32 ui32Size, SYSMEMU_sPages *psPages,$/;"	m	struct:SYSMEM_Ops
Alpha	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	IMG_INT32	Alpha;$/;"	m	struct:_ACCUM_PIXEL_FORMAT_INT32_
Alpha	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	IMG_UINT8	Alpha;$/;"	m	struct:_ACCUM_PIXEL_FORMAT_
Alpha	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	flong	Alpha;$/;"	m	struct:_ACCUM_PIXEL_FORMAT_FLONG_
BAR	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	276;"	d	file:
BAR	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	294;"	d	file:
BAR	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	308;"	d	file:
BAR	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	329;"	d	file:
BATCH_MSG_BUFFER_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_msg.h	63;"	d
BE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    BE,$/;"	e	enum:XPL_TIMING_RANGES
BEFORE_REV	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	116;"	d	file:
BEHW_ERROR_MASK	vdec/apis/vdec/include/vdec_api.h	229;"	d
BESSI0_C0	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	112;"	d
BESSI0_C1	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	113;"	d
BESSI0_C2	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	114;"	d
BESSI0_C3	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	115;"	d
BESSI0_C4	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	116;"	d
BESSI0_C5	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	117;"	d
BE_1STSLICE_8_9	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    BE_1STSLICE_8_9,$/;"	e	enum:XPL_TIMING_RANGES
BE_DECODE_8_10	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    BE_DECODE_8_10,$/;"	e	enum:XPL_TIMING_RANGES
BE_SETUP	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    BE_SETUP,$/;"	e	enum:XPL_TIMING_RANGES
BE_SYNC	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    BE_SYNC,$/;"	e	enum:XPL_TIMING_RANGES
BE_TICKS	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    BE_TICKS,$/;"	e	enum:XPL_DATA_ITEMS
BIAS_CONFIG_CODED_FOUR_SKIPPED_ZERO	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1816;"	d
BIAS_CONFIG_CODED_ONE_SKIPPED_ONE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1819;"	d
BIAS_CONFIG_CODED_ONE_SKIPPED_ONE_DUP	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1820;"	d
BIAS_CONFIG_CODED_ONE_SKIPPED_THREE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1822;"	d
BIAS_CONFIG_CODED_ONE_SKIPPED_TWO	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1821;"	d
BIAS_CONFIG_CODED_THREE_SKIPPED_ONE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1817;"	d
BIAS_CONFIG_CODED_TWO_SKIPPED_ONE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1818;"	d
BIAS_CONFIG_CODED_ZERO_SKIPPED_FOUR	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1823;"	d
BIAS_CONFIG_INTRA_FOUR_INTER_ZERO	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1807;"	d
BIAS_CONFIG_INTRA_ONE_INTER_ONE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1810;"	d
BIAS_CONFIG_INTRA_ONE_INTER_ONE_DUP	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1811;"	d
BIAS_CONFIG_INTRA_ONE_INTER_THREE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1813;"	d
BIAS_CONFIG_INTRA_ONE_INTER_TWO	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1812;"	d
BIAS_CONFIG_INTRA_THREE_INTER_ONE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1808;"	d
BIAS_CONFIG_INTRA_TWO_INTER_ONE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1809;"	d
BIAS_CONFIG_INTRA_ZERO_INTER_FOUR	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1814;"	d
BLOCK_HEIGHT_WIDTH	vdec/firmware/include/vp6fw_data.h	137;"	d
BLOCK_HEIGHT_WIDTH	vdec/firmware/share/vp6fw_data_shared.h	138;"	d
BOB_EVEN	imgvideo/port_fwrk/include/servicesext.h	/^	BOB_EVEN,$/;"	e	enum:_OVERLAY_DEINTERLACE_MODE_
BOB_EVEN_NONINTERLEAVED	imgvideo/port_fwrk/include/servicesext.h	/^	BOB_EVEN_NONINTERLEAVED$/;"	e	enum:_OVERLAY_DEINTERLACE_MODE_
BOB_ODD	imgvideo/port_fwrk/include/servicesext.h	/^	BOB_ODD,$/;"	e	enum:_OVERLAY_DEINTERLACE_MODE_
BPH_SEI_NAL_INITIAL_CPB_REMOVAL_DELAY	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	BPH_SEI_NAL_INITIAL_CPB_REMOVAL_DELAY,			\/\/!< Insert nal_initial_cpb_removal_delay$/;"	e	enum:__anon531
BPH_SEI_NAL_INITIAL_CPB_REMOVAL_DELAY_OFFSET	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	BPH_SEI_NAL_INITIAL_CPB_REMOVAL_DELAY_OFFSET,	\/\/!< Insert nal_initial_cpb_removal_delay_offset$/;"	e	enum:__anon531
BPH_SEI_NAL_INITIAL_CPB_REMOVAL_DELAY_OFFSET_SIZE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	145;"	d
BPH_SEI_NAL_INITIAL_CPB_REMOVAL_DELAY_SIZE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	144;"	d
BRN26832	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            BRN26832;                       \/*!< BRN26832 workaround required                                   *\/$/;"	m	struct:MSVDX_sCoreProps_tag
BRN28888	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            BRN28888;                       \/*!< BRN28888 workaround required                                   *\/$/;"	m	struct:MSVDX_sCoreProps_tag
BRN29688	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            BRN29688;                       \/*!< BRN29688 workaround required                                   *\/$/;"	m	struct:MSVDX_sCoreProps_tag
BRN29797	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            BRN29797;                       \/*!< BRN29797 workaround required                                   *\/$/;"	m	struct:MSVDX_sCoreProps_tag
BRN29870	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            BRN29870;                       \/*!< BRN29870 workaround required                                   *\/$/;"	m	struct:MSVDX_sCoreProps_tag
BRN29871	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            BRN29871;                       \/*!< BRN29871 workaround required                                   *\/$/;"	m	struct:MSVDX_sCoreProps_tag
BRN30095	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            BRN30095;                       \/*!< BRN30095 workaround required                                   *\/$/;"	m	struct:MSVDX_sCoreProps_tag
BRN30178	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            BRN30178;                       \/*!< BRN30178 workaround required                                   *\/$/;"	m	struct:MSVDX_sCoreProps_tag
BRN30306	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            BRN30306;                       \/*!< BRN30306 workaround required                                   *\/$/;"	m	struct:MSVDX_sCoreProps_tag
BRN31777	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            BRN31777;                       \/*!< BRN31777 workaround required                                   *\/$/;"	m	struct:MSVDX_sCoreProps_tag
BRN32651	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            BRN32651;                       \/*!< BRN32651 workaround required                                   *\/$/;"	m	struct:MSVDX_sCoreProps_tag
BRN40493	vdec/kernel_device/include/msvdx.h	/^	IMG_BOOL			BRN40493;						\/*!< BRN40493 workaround required									*\/$/;"	m	struct:MSVDX_sCoreProps_tag
BSPP_ERROR_AUXDATA	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    BSPP_ERROR_AUXDATA                  = (1<<2),       \/\/<!  Error in Aux data (i.e. PPS in H.264) parsing.$/;"	e	enum:__anon173
BSPP_ERROR_CORRECTION_VALIDVALUE	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    BSPP_ERROR_CORRECTION_VALIDVALUE    = (1<<1),       \/\/<!  Correction in parsed Value, clamp the value if it goes beyond the limit$/;"	e	enum:__anon173
BSPP_ERROR_CORRECTION_VSH	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    BSPP_ERROR_CORRECTION_VSH           = (1<<0),       \/\/<!  Correction in VSH, Replaced VSH with faulty one$/;"	e	enum:__anon173
BSPP_ERROR_DATA_REMAINS	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    BSPP_ERROR_DATA_REMAINS             = (1<<3),       \/\/<!  Error in  parsing, more data remains in VSH data unit after parsing.$/;"	e	enum:__anon173
BSPP_ERROR_DECODE	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    BSPP_ERROR_DECODE                   = (1<<5),       \/\/<!  Error in  parsing, parsing error$/;"	e	enum:__anon173
BSPP_ERROR_IDR_FRAME_LOSS	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    BSPP_ERROR_IDR_FRAME_LOSS           = (1<<8),       \/\/<!  IDR frame loss detected .$/;"	e	enum:__anon173
BSPP_ERROR_INSUFFICIENT_DATA	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    BSPP_ERROR_INSUFFICIENT_DATA        = (1<<9),       \/\/<!  Error in  parsing, insufficient data to complete parsing$/;"	e	enum:__anon173
BSPP_ERROR_INVALID_VALUE	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    BSPP_ERROR_INVALID_VALUE            = (1<<4),       \/\/<!  Error in  parsing, parsed codeword is invalid$/;"	e	enum:__anon173
BSPP_ERROR_MASK	vdec/apis/vdec/include/vdec_api.h	226;"	d
BSPP_ERROR_NONE	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    BSPP_ERROR_NONE                     = (0),          \/\/<!  No Error in parsing.$/;"	e	enum:__anon173
BSPP_ERROR_NONIDR_FRAME_LOSS	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    BSPP_ERROR_NONIDR_FRAME_LOSS        = (1<<7),       \/\/<!  Non IDR frame loss detected .$/;"	e	enum:__anon173
BSPP_ERROR_NO_NALHEADER	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    BSPP_ERROR_NO_NALHEADER             = (1<<12),      \/\/<!  Severe Error,Error, to indicate that NAL Header is absent after SCP$/;"	e	enum:__anon173
BSPP_ERROR_NO_PPS	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    BSPP_ERROR_NO_PPS                   = (1<<16),$/;"	e	enum:__anon173
BSPP_ERROR_NO_REF_FRAME	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    BSPP_ERROR_NO_REF_FRAME             = (1<<6),       \/\/<!  reference frame is not avilable for decoding .$/;"	e	enum:__anon173
BSPP_ERROR_NO_SEQUENCE_HDR	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    BSPP_ERROR_NO_SEQUENCE_HDR          = (1<<13),$/;"	e	enum:__anon173
BSPP_ERROR_NO_VPS	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    BSPP_ERROR_NO_VPS                   = (1<<17),$/;"	e	enum:__anon173
BSPP_ERROR_OUT_OF_MEMORY	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    BSPP_ERROR_OUT_OF_MEMORY            = (1<<18),$/;"	e	enum:__anon173
BSPP_ERROR_SIGNALED_IN_STREAM	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    BSPP_ERROR_SIGNALED_IN_STREAM       = (1<<14),$/;"	e	enum:__anon173
BSPP_ERROR_UNKNOWN_DATAUNIT_DETECTED	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    BSPP_ERROR_UNKNOWN_DATAUNIT_DETECTED= (1<<15),$/;"	e	enum:__anon173
BSPP_ERROR_UNRECOVERABLE	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    BSPP_ERROR_UNRECOVERABLE            = (1<<11),      \/\/<!  Severe Error,Error in  which could not be recoverd$/;"	e	enum:__anon173
BSPP_ERROR_UNSUPPORTED	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    BSPP_ERROR_UNSUPPORTED              = (1<<10),      \/\/<!  Severe Error, Error indicates, no support for this picture data$/;"	e	enum:__anon173
BSPP_INVALID	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	69;"	d
BSPP_MAX_PICTURES_PER_BUFFER	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	65;"	d
BSPP_MB_SIZE	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	67;"	d
BSPP_SECURE_sSetCodecConfigArgs	vdec/kernel_device/include/bspp_km.h	/^} BSPP_SECURE_sSetCodecConfigArgs;$/;"	t	typeref:struct:__anon17
BSPP_SECURE_sStreamCreateArgs	vdec/kernel_device/include/bspp_km.h	/^} BSPP_SECURE_sStreamCreateArgs;$/;"	t	typeref:struct:__anon16
BSPP_SECURE_sStreamDestroyArgs	vdec/kernel_device/include/bspp_km.h	/^} BSPP_SECURE_sStreamDestroyArgs;$/;"	t	typeref:struct:__anon18
BSPP_SECURE_sStreamPreParseBuffersArgs	vdec/kernel_device/include/bspp_km.h	/^} BSPP_SECURE_sStreamPreParseBuffersArgs;$/;"	t	typeref:struct:__anon21
BSPP_SECURE_sStreamSubmitBufferArgs	vdec/kernel_device/include/bspp_km.h	/^} BSPP_SECURE_sStreamSubmitBufferArgs;$/;"	t	typeref:struct:__anon20
BSPP_SECURE_sSubmitPictureDecodedArgs	vdec/kernel_device/include/bspp_km.h	/^} BSPP_SECURE_sSubmitPictureDecodedArgs;$/;"	t	typeref:struct:__anon19
BSPP_eErrorType	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^} BSPP_eErrorType;$/;"	t	typeref:enum:__anon173
BSPP_sBitStrSeg	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^} BSPP_sBitStrSeg;$/;"	t	typeref:struct:__anon176
BSPP_sDdBufArrayInfo	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^} BSPP_sDdBufArrayInfo;$/;"	t	typeref:struct:__anon175
BSPP_sDdBufInfo	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^} BSPP_sDdBufInfo;$/;"	t	typeref:struct:__anon174
BSPP_sPictData	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^} BSPP_sPictData;$/;"	t	typeref:struct:__anon177
BSPP_sPictHdrInfo	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^} BSPP_sPictHdrInfo;$/;"	t	typeref:struct:__anon178
BSPP_sPictureData	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^} BSPP_sPictureData;$/;"	t	typeref:struct:__anon186
BSPP_sPictureDecoded	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^} BSPP_sPictureDecoded;$/;"	t	typeref:struct:__anon188
BSPP_sPreParsedData	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^} BSPP_sPreParsedData;$/;"	t	typeref:struct:__anon187
BSPP_sSequHdrInfo	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^} BSPP_sSequHdrInfo;$/;"	t	typeref:struct:__anon184
BUFFER_ALIGN	encode/kernel_device/libraries/topaz_hp/code/fwtrace.c	67;"	d	file:
BUFFER_FREE	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	BUFFER_FREE	= 1,  \/\/!< Buffer is not locked$/;"	e	enum:__anon513
BUFFER_HEADER	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} BUFFER_HEADER;$/;"	t	typeref:struct:__anon553
BUFFER_INFO	imgvideo/port_fwrk/include/servicesext.h	/^} BUFFER_INFO;$/;"	t	typeref:struct:BUFFER_INFO_TAG
BUFFER_INFO_TAG	imgvideo/port_fwrk/include/servicesext.h	/^typedef struct BUFFER_INFO_TAG$/;"	s
BUFF_MAX_GROW	imgvideo/imglib/libraries/talmmu_api/code/pool.c	54;"	d	file:
BUFF_MAX_SIZE	imgvideo/imglib/libraries/talmmu_api/code/pool.c	53;"	d	file:
B_BIT	encode/firmware/topaz_hp/fwlib/include/defs.h	169;"	d
B_DC_PRED	vdec/firmware/include/vp8fw_data.h	/^    B_DC_PRED,          \/\/ average of above and left pixels$/;"	e	enum:__anon350
B_DC_PRED	vdec/firmware/share/vp8fw_data_shared.h	/^    B_DC_PRED,          \/\/ average of above and left pixels$/;"	e	enum:__anon415
B_ENCODE	encode/firmware/topaz_hp/fwlib/include/defs.h	161;"	d
B_EXTRACT	encode/firmware/topaz_hp/fwlib/include/defs.h	159;"	d
B_HD_PRED	vdec/firmware/include/vp8fw_data.h	/^    B_HD_PRED,$/;"	e	enum:__anon350
B_HD_PRED	vdec/firmware/share/vp8fw_data_shared.h	/^    B_HD_PRED,$/;"	e	enum:__anon415
B_HE_PRED	vdec/firmware/include/vp8fw_data.h	/^    B_HE_PRED,           \/\/ horizontal prediction$/;"	e	enum:__anon350
B_HE_PRED	vdec/firmware/share/vp8fw_data_shared.h	/^    B_HE_PRED,           \/\/ horizontal prediction$/;"	e	enum:__anon415
B_HU_PRED	vdec/firmware/include/vp8fw_data.h	/^    B_HU_PRED,$/;"	e	enum:__anon350
B_HU_PRED	vdec/firmware/share/vp8fw_data_shared.h	/^    B_HU_PRED,$/;"	e	enum:__anon415
B_INSERT	encode/firmware/topaz_hp/fwlib/include/defs.h	162;"	d
B_LD_PRED	vdec/firmware/include/vp8fw_data.h	/^    B_LD_PRED,$/;"	e	enum:__anon350
B_LD_PRED	vdec/firmware/share/vp8fw_data_shared.h	/^    B_LD_PRED,$/;"	e	enum:__anon415
B_MASK	encode/firmware/topaz_hp/fwlib/include/defs.h	160;"	d
B_MODE_COUNT	vdec/firmware/include/vp8fw_data.h	/^    B_MODE_COUNT$/;"	e	enum:__anon350
B_MODE_COUNT	vdec/firmware/share/vp8fw_data_shared.h	/^    B_MODE_COUNT$/;"	e	enum:__anon415
B_PRED	vdec/firmware/include/vp8fw_data.h	/^    B_PRED,             \/\/ block based prediction, each block has its own prediction mode$/;"	e	enum:__anon351
B_PRED	vdec/firmware/share/vp8fw_data_shared.h	/^    B_PRED,             \/\/ block based prediction, each block has its own prediction mode$/;"	e	enum:__anon416
B_RD_PRED	vdec/firmware/include/vp8fw_data.h	/^    B_RD_PRED,$/;"	e	enum:__anon350
B_RD_PRED	vdec/firmware/share/vp8fw_data_shared.h	/^    B_RD_PRED,$/;"	e	enum:__anon415
B_TM_PRED	vdec/firmware/include/vp8fw_data.h	/^    B_TM_PRED,$/;"	e	enum:__anon350
B_TM_PRED	vdec/firmware/share/vp8fw_data_shared.h	/^    B_TM_PRED,$/;"	e	enum:__anon415
B_VE_PRED	vdec/firmware/include/vp8fw_data.h	/^    B_VE_PRED,           \/\/ vertical prediction$/;"	e	enum:__anon350
B_VE_PRED	vdec/firmware/share/vp8fw_data_shared.h	/^    B_VE_PRED,           \/\/ vertical prediction$/;"	e	enum:__anon415
B_VL_PRED	vdec/firmware/include/vp8fw_data.h	/^    B_VL_PRED,$/;"	e	enum:__anon350
B_VL_PRED	vdec/firmware/share/vp8fw_data_shared.h	/^    B_VL_PRED,$/;"	e	enum:__anon415
B_VR_PRED	vdec/firmware/include/vp8fw_data.h	/^    B_VR_PRED,$/;"	e	enum:__anon350
B_VR_PRED	vdec/firmware/share/vp8fw_data_shared.h	/^    B_VR_PRED,$/;"	e	enum:__anon415
Blue	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	IMG_INT32	Blue;$/;"	m	struct:_ACCUM_PIXEL_FORMAT_INT32_
Blue	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	IMG_UINT8	Blue;$/;"	m	struct:_ACCUM_PIXEL_FORMAT_
Blue	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	IMG_UINT8	Blue;$/;"	m	struct:_RGB_
Blue	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	flong	Blue;$/;"	m	struct:_ACCUM_PIXEL_FORMAT_FLONG_
BottomFieldOrderCount	vdec/firmware/include/h264fw_data.h	/^    IMG_INT32   BottomFieldOrderCount;$/;"	m	struct:__anon334
C	vdec/firmware/include/vp6fw_data.h	/^    IMG_INT32	C;$/;"	m	struct:__anon267
CALC_NUM_CODED_PACKAGES_ENCODE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	477;"	d
CALC_OPTIMAL_CODED_PACKAGES_ENCODE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	466;"	d
CALC_OPTIMAL_CODED_PACKAGES_FRAME_ENCODE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	446;"	d
CALC_OPTIMAL_CODED_PACKAGES_SLICE_ENCODE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	456;"	d
CALC_TEST_RESULT_VALUE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_msg.c	71;"	d	file:
CALL_CONV	encode/firmware/topaz_hp/fwlib/include/defs.h	196;"	d
CALL_CONV	encode/firmware/topaz_hp/fwlib/include/defs.h	199;"	d
CFG_H264_VLD_LONG_SLICE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    CFG_H264_VLD_LONG_SLICE,$/;"	e	enum:CONFIG_IDs
CFG_H264_VLD_SHORT_SLICE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    CFG_H264_VLD_SHORT_SLICE = 0x0,$/;"	e	enum:CONFIG_IDs
CFG_JPEG_VLD	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    CFG_JPEG_VLD             = 0x90,$/;"	e	enum:CONFIG_IDs
CFG_MPEG2_IDCT	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    CFG_MPEG2_IDCT,$/;"	e	enum:CONFIG_IDs
CFG_MPEG2_MC	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    CFG_MPEG2_MC             = 0x10,$/;"	e	enum:CONFIG_IDs
CFG_MPEG2_MC_DEBUG	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    CFG_MPEG2_MC_DEBUG,$/;"	e	enum:CONFIG_IDs
CFG_MPEG2_VLD	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    CFG_MPEG2_VLD            = 0x20,$/;"	e	enum:CONFIG_IDs
CFG_MPEG4_VLD	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    CFG_MPEG4_VLD            = 0x30,$/;"	e	enum:CONFIG_IDs
CFG_REAL_VLD	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    CFG_REAL_VLD             = 0x70,$/;"	e	enum:CONFIG_IDs
CFG_ROTATE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    CFG_ROTATE               = 0xa0$/;"	e	enum:CONFIG_IDs
CFG_VC1_MC	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    CFG_VC1_MC               = 0x40,$/;"	e	enum:CONFIG_IDs
CFG_VC1_VLD	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    CFG_VC1_VLD              = 0x50,$/;"	e	enum:CONFIG_IDs
CFG_VP6_VLD	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    CFG_VP6_VLD              = 0x60,$/;"	e	enum:CONFIG_IDs
CFG_VP8_VLD	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    CFG_VP8_VLD              = 0x80,$/;"	e	enum:CONFIG_IDs
CHKPNT_FW_VALUE	vdec/firmware/include/vdecfw.h	293;"	d
CHKPNT_FW_VALUE	vdec/firmware/share/vdecfw_shared.h	294;"	d
CHKPNT_HOST_HIGHER_MASK_VALUE	vdec/firmware/include/vdecfw.h	292;"	d
CHKPNT_HOST_HIGHER_MASK_VALUE	vdec/firmware/share/vdecfw_shared.h	293;"	d
CODEC_MASK_FAKE	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	1734;"	d	file:
CODEC_MASK_H263	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	407;"	d	file:
CODEC_MASK_H263	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	1729;"	d	file:
CODEC_MASK_H264	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	408;"	d	file:
CODEC_MASK_H264	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	1730;"	d	file:
CODEC_MASK_H264MVC	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	409;"	d	file:
CODEC_MASK_H264MVC	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	1731;"	d	file:
CODEC_MASK_H265	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	411;"	d	file:
CODEC_MASK_H265	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	1733;"	d	file:
CODEC_MASK_JPEG	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	404;"	d	file:
CODEC_MASK_JPEG	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	1726;"	d	file:
CODEC_MASK_MPEG2	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	405;"	d	file:
CODEC_MASK_MPEG2	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	1727;"	d	file:
CODEC_MASK_MPEG4	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	406;"	d	file:
CODEC_MASK_MPEG4	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	1728;"	d	file:
CODEC_MASK_VP8	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	410;"	d	file:
CODEC_MASK_VP8	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	1732;"	d	file:
CODEC_MODE_AVS	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	131;"	d	file:
CODEC_MODE_H264	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	127;"	d	file:
CODEC_MODE_HEVC	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	138;"	d	file:
CODEC_MODE_JPEG	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	126;"	d	file:
CODEC_MODE_MPEG1	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	133;"	d	file:
CODEC_MODE_MPEG2	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	129;"	d	file:
CODEC_MODE_MPEG4	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	130;"	d	file:
CODEC_MODE_REAL8	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	134;"	d	file:
CODEC_MODE_REAL9	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	135;"	d	file:
CODEC_MODE_VC1	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	128;"	d	file:
CODEC_MODE_VP6	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	136;"	d	file:
CODEC_MODE_VP8	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	137;"	d	file:
CODEC_MODE_WMV9	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	132;"	d	file:
CODED_BUFFERING_CNT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	435;"	d
CODED_BUFFER_HEADER_SIZE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	180;"	d
CODED_BUFFER_INFO_SECTION_SIZE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	182;"	d
CODED_BUFFER_MARGIN_H263	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	123;"	d
CODED_BUFFER_MARGIN_H264	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	122;"	d
CODED_DATA_HDR	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} CODED_DATA_HDR, *P_CODED_DATA_HDR;$/;"	t	typeref:struct:__anon554
CODED_INFO	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^} CODED_INFO;$/;"	t	typeref:struct:__anon515
CODED_PACKAGE_DMA_INFO	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} CODED_PACKAGE_DMA_INFO;$/;"	t	typeref:struct:__anon555
CODED_PACKAGE_HOST	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^} CODED_PACKAGE_HOST;$/;"	t	typeref:struct:__anon516
CODE_GOLDEN_MV	vdec/firmware/include/vp6fw_data.h	/^    CODE_GOLDEN_MV          = 0x6,      \/\/ 'Golden frame' prediction plus MV.$/;"	e	enum:__anon266
CODE_GOLDEN_MV	vdec/firmware/share/vp6fw_data_shared.h	/^    CODE_GOLDEN_MV          = 0x6,      \/\/ 'Golden frame' prediction plus MV.$/;"	e	enum:__anon477
CODE_GOLD_NEAREST_MV	vdec/firmware/include/vp6fw_data.h	/^    CODE_GOLD_NEAREST_MV    = 0x8,      \/\/ Use Last Motion vector$/;"	e	enum:__anon266
CODE_GOLD_NEAREST_MV	vdec/firmware/share/vp6fw_data_shared.h	/^    CODE_GOLD_NEAREST_MV    = 0x8,      \/\/ Use Last Motion vector$/;"	e	enum:__anon477
CODE_GOLD_NEAR_MV	vdec/firmware/include/vp6fw_data.h	/^    CODE_GOLD_NEAR_MV       = 0x9,      \/\/ Prior last motion vector$/;"	e	enum:__anon266
CODE_GOLD_NEAR_MV	vdec/firmware/share/vp6fw_data_shared.h	/^    CODE_GOLD_NEAR_MV       = 0x9,      \/\/ Prior last motion vector$/;"	e	enum:__anon477
CODE_INTER_FOURMV	vdec/firmware/include/vp6fw_data.h	/^    CODE_INTER_FOURMV       = 0x7,      \/\/ Inter prediction 4MV per macro block.$/;"	e	enum:__anon266
CODE_INTER_FOURMV	vdec/firmware/share/vp6fw_data_shared.h	/^    CODE_INTER_FOURMV       = 0x7,      \/\/ Inter prediction 4MV per macro block.$/;"	e	enum:__anon477
CODE_INTER_NEAREST_MV	vdec/firmware/include/vp6fw_data.h	/^    CODE_INTER_NEAREST_MV   = 0x3,      \/\/ Use Last Motion vector$/;"	e	enum:__anon266
CODE_INTER_NEAREST_MV	vdec/firmware/share/vp6fw_data_shared.h	/^    CODE_INTER_NEAREST_MV   = 0x3,      \/\/ Use Last Motion vector$/;"	e	enum:__anon477
CODE_INTER_NEAR_MV	vdec/firmware/include/vp6fw_data.h	/^    CODE_INTER_NEAR_MV      = 0x4,      \/\/ Prior last motion vector$/;"	e	enum:__anon266
CODE_INTER_NEAR_MV	vdec/firmware/share/vp6fw_data_shared.h	/^    CODE_INTER_NEAR_MV      = 0x4,      \/\/ Prior last motion vector$/;"	e	enum:__anon477
CODE_INTER_NO_MV	vdec/firmware/include/vp6fw_data.h	/^    CODE_INTER_NO_MV        = 0x0,      \/\/ INTER prediction, (0,0) motion vector implied.$/;"	e	enum:__anon266
CODE_INTER_NO_MV	vdec/firmware/share/vp6fw_data_shared.h	/^    CODE_INTER_NO_MV        = 0x0,      \/\/ INTER prediction, (0,0) motion vector implied.$/;"	e	enum:__anon477
CODE_INTER_PLUS_MV	vdec/firmware/include/vp6fw_data.h	/^    CODE_INTER_PLUS_MV      = 0x2,      \/\/ INTER prediction, non zero motion vector.$/;"	e	enum:__anon266
CODE_INTER_PLUS_MV	vdec/firmware/share/vp6fw_data_shared.h	/^    CODE_INTER_PLUS_MV      = 0x2,      \/\/ INTER prediction, non zero motion vector.$/;"	e	enum:__anon477
CODE_INTRA	vdec/firmware/include/vp6fw_data.h	/^    CODE_INTRA              = 0x1,      \/\/ INTRA i.e. no prediction.$/;"	e	enum:__anon266
CODE_INTRA	vdec/firmware/share/vp6fw_data_shared.h	/^    CODE_INTRA              = 0x1,      \/\/ INTRA i.e. no prediction.$/;"	e	enum:__anon477
CODE_USING_GOLDEN	vdec/firmware/include/vp6fw_data.h	/^    CODE_USING_GOLDEN       = 0x5,      \/\/ 'Golden frame' prediction (no MV).$/;"	e	enum:__anon266
CODE_USING_GOLDEN	vdec/firmware/share/vp6fw_data_shared.h	/^    CODE_USING_GOLDEN       = 0x5,      \/\/ 'Golden frame' prediction (no MV).$/;"	e	enum:__anon477
CODING_MODE	vdec/firmware/include/vp6fw_data.h	/^} CODING_MODE;$/;"	t	typeref:enum:__anon266
CODING_MODE	vdec/firmware/share/vp6fw_data_shared.h	/^} CODING_MODE;$/;"	t	typeref:enum:__anon477
COMMKM_CloseSocket	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^COMMKM_CloseSocket($/;"	f
COMMKM_CloseSocket_ID	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^	COMMKM_CloseSocket_ID,$/;"	e	enum:__anon699
COMMKM_GetFwConfigInt	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^IMG_UINT32 COMMKM_GetFwConfigInt($/;"	f
COMMKM_GetFwConfigInt_ID	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^	COMMKM_GetFwConfigInt_ID,$/;"	e	enum:__anon699
COMMKM_Initialize	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^COMMKM_Initialize($/;"	f
COMMKM_Initialize_ID	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^	COMMKM_Initialize_ID,$/;"	e	enum:__anon699
COMMKM_IsIdle	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^COMMKM_IsIdle($/;"	f
COMMKM_IsIdle_ID	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^	COMMKM_IsIdle_ID,$/;"	e	enum:__anon699
COMMKM_LoadBias_ID	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^	COMMKM_LoadBias_ID,$/;"	e	enum:__anon699
COMMKM_OpenSocket	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^COMMKM_OpenSocket($/;"	f
COMMKM_OpenSocket_ID	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^	COMMKM_OpenSocket_ID,$/;"	e	enum:__anon699
COMMKM_Recv	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^COMMKM_Recv($/;"	f
COMMKM_Recv_ID	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^	COMMKM_Recv_ID,$/;"	e	enum:__anon699
COMMKM_Send	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^COMMKM_Send($/;"	f
COMMKM_Send_ID	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^	COMMKM_Send_ID,$/;"	e	enum:__anon699
COMMKM_SetupSocket	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^COMMKM_SetupSocket($/;"	f
COMMKM_SetupSocket_ID	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^	COMMKM_SetupSocket_ID,$/;"	e	enum:__anon699
COMM_GetPipeUsage	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^IMG_UINT8 COMM_GetPipeUsage(IMG_UINT8 ui8Pipe)$/;"	f
COMM_GetPipeUsage_ID	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^	COMM_GetPipeUsage_ID,$/;"	e	enum:__anon699
COMM_INCOMING_FIFO_SIZE	encode/kernel_device/include/topaz_device.h	88;"	d
COMM_LOCK_BOTH	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	205;"	d	file:
COMM_LOCK_RX	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	204;"	d	file:
COMM_LOCK_TX	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	203;"	d	file:
COMM_PdumpComment	encode/kernel_device/include/memmgr_km.h	105;"	d
COMM_PdumpComment	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^COMM_PdumpComment(IMG_CHAR * pszCommentText)$/;"	f
COMM_PdumpComment	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	284;"	d	file:
COMM_Serialize_Token	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^typedef IMG_UINT32 COMM_Serialize_Token;$/;"	t	file:
COMM_SetPipeUsage	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^IMG_VOID COMM_SetPipeUsage(IMG_UINT8 ui8Pipe, IMG_UINT8 ui8Val)$/;"	f
COMM_SetPipeUsage_ID	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^	COMM_SetPipeUsage_ID,$/;"	e	enum:__anon699
COMM_WB_DATA_BUF_SIZE	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	200;"	d	file:
COMPAT_SYSBRG_IOCTL_APICALL	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_drv.h	73;"	d
COMPONENTPLANE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} COMPONENTPLANE;$/;"	t	typeref:struct:__anon548
CONFIG_IDs	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^enum CONFIG_IDs$/;"	g
CONTEXT_BUFF_COUNT	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	166;"	d	file:
CONTEXT_BUFF_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	167;"	d	file:
CONTEXT_NODES	vdec/firmware/include/vp6fw_data.h	123;"	d
CONTEXT_NODES	vdec/firmware/share/vp6fw_data_shared.h	124;"	d
CORE_ConnectionCreate	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^IMG_RESULT CORE_ConnectionCreate($/;"	f
CORE_ConnectionDestroy	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^IMG_RESULT CORE_ConnectionDestroy($/;"	f
CORE_DEFAULT_BE_TIMEOUT	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	134;"	d	file:
CORE_DEFAULT_DWR_JPEG_RETRY	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	128;"	d	file:
CORE_DEFAULT_DWR_PERIOD	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	125;"	d	file:
CORE_DEFAULT_FE_TIMEOUT	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	131;"	d	file:
CORE_DEFAULT_PSR_TIMEOUT	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	137;"	d	file:
CORE_Deinitialise	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^IMG_RESULT CORE_Deinitialise($/;"	f
CORE_DevHwInterrupt	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^IMG_RESULT CORE_DevHwInterrupt($/;"	f
CORE_DevPowerPostS0	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^IMG_VOID CORE_DevPowerPostS0($/;"	f
CORE_DevPowerPreS5	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^IMG_VOID CORE_DevPowerPreS5($/;"	f
CORE_DevReplay	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^IMG_RESULT CORE_DevReplay($/;"	f
CORE_DevReset	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^IMG_RESULT CORE_DevReset($/;"	f
CORE_DevSchedule	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^IMG_RESULT CORE_DevSchedule($/;"	f
CORE_DevServiceTimeExpiry	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^IMG_RESULT CORE_DevServiceTimeExpiry($/;"	f
CORE_DevSwInterrupt	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^IMG_RESULT CORE_DevSwInterrupt($/;"	f
CORE_DevSwInterruptPicDiscarded	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^IMG_RESULT CORE_DevSwInterruptPicDiscarded($/;"	f
CORE_FREQ	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    CORE_FREQ,$/;"	e	enum:XPL_DATA_ITEMS
CORE_ID	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    CORE_ID,$/;"	e	enum:XPL_DATA_ITEMS
CORE_ID_DEFAULT_VALUE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	92;"	d	file:
CORE_Initialise	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^IMG_RESULT CORE_Initialise($/;"	f
CORE_MSGID_CONNECTION_CREATE	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    CORE_MSGID_CONNECTION_CREATE,               \/*!< see CORE_ConnectionCreate().            *\/$/;"	e	enum:__anon102	file:
CORE_MSGID_CONNECTION_DESTROY	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    CORE_MSGID_CONNECTION_DESTROY,              \/*!< see CORE_ConnectionDestroy().           *\/$/;"	e	enum:__anon102	file:
CORE_MSGID_DEV_HW_INTERRUPT	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    CORE_MSGID_DEV_HW_INTERRUPT,                \/*!< see CORE_DevHwInterrupt().              *\/$/;"	e	enum:__anon102	file:
CORE_MSGID_DEV_POWER_POST_S0	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    CORE_MSGID_DEV_POWER_POST_S0,               \/*!< see CORE_DevPowerPostS0().              *\/$/;"	e	enum:__anon102	file:
CORE_MSGID_DEV_POWER_PRE_S5	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    CORE_MSGID_DEV_POWER_PRE_S5,                \/*!< see CORE_DevPowerPreS5().               *\/$/;"	e	enum:__anon102	file:
CORE_MSGID_DEV_REPLAY	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    CORE_MSGID_DEV_REPLAY,                      \/*!< see CORE_DevServiceTimeExpiry().        *\/$/;"	e	enum:__anon102	file:
CORE_MSGID_DEV_RESET	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    CORE_MSGID_DEV_RESET,                       \/*!< see CORE_DevReset().                    *\/$/;"	e	enum:__anon102	file:
CORE_MSGID_DEV_SCHEDULE	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    CORE_MSGID_DEV_SCHEDULE,                    \/*!< see CORE_DevSchedule().                 *\/$/;"	e	enum:__anon102	file:
CORE_MSGID_DEV_SERVICE_TIME_EXPIRY	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    CORE_MSGID_DEV_SERVICE_TIME_EXPIRY,         \/*!< see CORE_DevServiceTimeExpiry().        *\/$/;"	e	enum:__anon102	file:
CORE_MSGID_DEV_SW_INTERRUPT	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    CORE_MSGID_DEV_SW_INTERRUPT,                \/*!< see CORE_DevSwInterrupt().              *\/$/;"	e	enum:__anon102	file:
CORE_MSGID_DEV_SW_INTERRUPT_PIC_DISCARDED	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    CORE_MSGID_DEV_SW_INTERRUPT_PIC_DISCARDED,  \/*!< see CORE_DevSwInterruptPicDiscarded().  *\/$/;"	e	enum:__anon102	file:
CORE_MSGID_INVALID	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    CORE_MSGID_INVALID = 0,                     \/*!< Invalid message id.                     *\/$/;"	e	enum:__anon102	file:
CORE_MSGID_MAX	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    CORE_MSGID_MAX,                             \/*!< Max. message id.                        *\/$/;"	e	enum:__anon102	file:
CORE_MSGID_STREAM_CREATE	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    CORE_MSGID_STREAM_CREATE,                   \/*!< see CORE_StreamCreate().                *\/$/;"	e	enum:__anon102	file:
CORE_MSGID_STREAM_DESTROY	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    CORE_MSGID_STREAM_DESTROY,                  \/*!< see CORE_StreamDestroy().               *\/$/;"	e	enum:__anon102	file:
CORE_MSGID_STREAM_FILL_PICT_BUF	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    CORE_MSGID_STREAM_FILL_PICT_BUF,            \/*!< see CORE_StreamFillPictBuf().           *\/$/;"	e	enum:__anon102	file:
CORE_MSGID_STREAM_FLUSH	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    CORE_MSGID_STREAM_FLUSH,                    \/*!< see CORE_StreamFlush().                 *\/$/;"	e	enum:__anon102	file:
CORE_MSGID_STREAM_GET_STATUS	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    CORE_MSGID_STREAM_GET_STATUS,               \/*!< see CORE_StreamGetStatus().             *\/$/;"	e	enum:__anon102	file:
CORE_MSGID_STREAM_GET_STOP_FLAGS	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    CORE_MSGID_STREAM_GET_STOP_FLAGS,           \/*!< see CORE_StreamGetStopFlags().          *\/$/;"	e	enum:__anon102	file:
CORE_MSGID_STREAM_MAP_BUF	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    CORE_MSGID_STREAM_MAP_BUF,                  \/*!< see CORE_StreamMapBuf().                *\/$/;"	e	enum:__anon102	file:
CORE_MSGID_STREAM_PLAY	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    CORE_MSGID_STREAM_PLAY,                     \/*!< see CORE_StreamPlay().                  *\/$/;"	e	enum:__anon102	file:
CORE_MSGID_STREAM_RELEASE_BUFS	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    CORE_MSGID_STREAM_RELEASE_BUFS,             \/*!< see CORE_StreamReleaseBufs().           *\/$/;"	e	enum:__anon102	file:
CORE_MSGID_STREAM_SET_BEHAVIOUR_ON_ERRORS	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    CORE_MSGID_STREAM_SET_BEHAVIOUR_ON_ERRORS,  \/*!< see CORE_StreamGetStatus().             *\/$/;"	e	enum:__anon102	file:
CORE_MSGID_STREAM_SET_OUTPUT_CONFIG	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    CORE_MSGID_STREAM_SET_OUTPUT_CONFIG,        \/*!< see CORE_StreamSetOutputConfig().       *\/$/;"	e	enum:__anon102	file:
CORE_MSGID_STREAM_STOP	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    CORE_MSGID_STREAM_STOP,                     \/*!< see CORE_StreamStop().                  *\/$/;"	e	enum:__anon102	file:
CORE_MSGID_STREAM_SUBMIT_UNIT	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    CORE_MSGID_STREAM_SUBMIT_UNIT,              \/*!< see CORE_StreamSubmitUnit().            *\/$/;"	e	enum:__anon102	file:
CORE_MSGID_STREAM_UNMAP_BUF	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    CORE_MSGID_STREAM_UNMAP_BUF,                \/*!< see CORE_StreamUnmapBuf().              *\/$/;"	e	enum:__anon102	file:
CORE_NO_STREAM_ID	vdec/kernel_device/libraries/vdecdd/code/core_api.c	69;"	d	file:
CORE_NUM_DECODE_SLOTS	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	122;"	d	file:
CORE_ProcessEvent	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^IMG_RESULT CORE_ProcessEvent($/;"	f
CORE_REV_CONFIG_1	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	401;"	d	file:
CORE_StreamCreate	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^IMG_RESULT CORE_StreamCreate($/;"	f
CORE_StreamDestroy	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^IMG_RESULT CORE_StreamDestroy($/;"	f
CORE_StreamFillPictBuf	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^IMG_RESULT CORE_StreamFillPictBuf($/;"	f
CORE_StreamFlush	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^IMG_RESULT CORE_StreamFlush($/;"	f
CORE_StreamGetStatus	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^IMG_RESULT CORE_StreamGetStatus($/;"	f
CORE_StreamGetStopFlags	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^IMG_RESULT CORE_StreamGetStopFlags($/;"	f
CORE_StreamMapBuf	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^IMG_RESULT CORE_StreamMapBuf($/;"	f
CORE_StreamPlay	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^IMG_RESULT CORE_StreamPlay($/;"	f
CORE_StreamReleaseBufs	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^IMG_RESULT CORE_StreamReleaseBufs($/;"	f
CORE_StreamSetBehaviourOnErrors	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^IMG_RESULT CORE_StreamSetBehaviourOnErrors($/;"	f
CORE_StreamSetOutputConfig	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^IMG_RESULT CORE_StreamSetOutputConfig($/;"	f
CORE_StreamStop	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^IMG_RESULT CORE_StreamStop($/;"	f
CORE_StreamSubmitUnit	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^IMG_RESULT CORE_StreamSubmitUnit($/;"	f
CORE_StreamUnmapBuf	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^IMG_RESULT CORE_StreamUnmapBuf($/;"	f
CORE_eMsgId	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^} CORE_eMsgId;$/;"	t	typeref:enum:__anon102	file:
CORE_sCoreMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^} CORE_sCoreMsg;$/;"	t	typeref:struct:__anon128	file:
CORE_sCreateConnectionMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^} CORE_sCreateConnectionMsg;$/;"	t	typeref:struct:__anon103	file:
CORE_sDestroyConnectionMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^} CORE_sDestroyConnectionMsg;$/;"	t	typeref:struct:__anon104	file:
CORE_sDevHwInterruptMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^} CORE_sDevHwInterruptMsg;$/;"	t	typeref:struct:__anon120	file:
CORE_sDevPowerPostS0Msg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^} CORE_sDevPowerPostS0Msg;$/;"	t	typeref:struct:__anon127	file:
CORE_sDevPowerPreS5Msg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^} CORE_sDevPowerPreS5Msg;$/;"	t	typeref:struct:__anon126	file:
CORE_sDevReplayMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^} CORE_sDevReplayMsg;$/;"	t	typeref:struct:__anon125	file:
CORE_sDevReset	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^} CORE_sDevReset;$/;"	t	typeref:struct:__anon124	file:
CORE_sDevScheduleMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^} CORE_sDevScheduleMsg;$/;"	t	typeref:struct:__anon119	file:
CORE_sDevServiceTimeExpiryMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^} CORE_sDevServiceTimeExpiryMsg;$/;"	t	typeref:struct:__anon123	file:
CORE_sDevSwInterruptMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^} CORE_sDevSwInterruptMsg;$/;"	t	typeref:struct:__anon121	file:
CORE_sDevSwInterruptPicDiscardedMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^} CORE_sDevSwInterruptPicDiscardedMsg;$/;"	t	typeref:struct:__anon122	file:
CORE_sStreamCreateMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^} CORE_sStreamCreateMsg;$/;"	t	typeref:struct:__anon105	file:
CORE_sStreamDestroyMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^} CORE_sStreamDestroyMsg;$/;"	t	typeref:struct:__anon106	file:
CORE_sStreamFillPictBufMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^} CORE_sStreamFillPictBufMsg;$/;"	t	typeref:struct:__anon114	file:
CORE_sStreamFlushMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^} CORE_sStreamFlushMsg;$/;"	t	typeref:struct:__anon115	file:
CORE_sStreamGetStatusMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^} CORE_sStreamGetStatusMsg;$/;"	t	typeref:struct:__anon118	file:
CORE_sStreamGetStopFlagsMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^} CORE_sStreamGetStopFlagsMsg;$/;"	t	typeref:struct:__anon109	file:
CORE_sStreamMapBufMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^} CORE_sStreamMapBufMsg;$/;"	t	typeref:struct:__anon110	file:
CORE_sStreamPlayMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^} CORE_sStreamPlayMsg;$/;"	t	typeref:struct:__anon107	file:
CORE_sStreamReleaseBufsMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^} CORE_sStreamReleaseBufsMsg;$/;"	t	typeref:struct:__anon116	file:
CORE_sStreamSetBehaviourOnErrorsMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^} CORE_sStreamSetBehaviourOnErrorsMsg;$/;"	t	typeref:struct:__anon117	file:
CORE_sStreamSetOutputConfigMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^} CORE_sStreamSetOutputConfigMsg;$/;"	t	typeref:struct:__anon113	file:
CORE_sStreamStopMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^} CORE_sStreamStopMsg;$/;"	t	typeref:struct:__anon108	file:
CORE_sStreamSubmitUnitMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^} CORE_sStreamSubmitUnitMsg;$/;"	t	typeref:struct:__anon112	file:
CORE_sStreamUnmapBufMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^} CORE_sStreamUnmapBufMsg;$/;"	t	typeref:struct:__anon111	file:
CPU_TO_DEV	imgvideo/port_fwrk/include/sysmem_utils.h	/^    CPU_TO_DEV,$/;"	e	enum:__anon591
CRC_REGISTER_FEEDBACK_SIZE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	174;"	d
CRC_REGISTER_FEEDBACK_SIZE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	176;"	d
CREATE_TRANSACTION_ID	vdec/firmware/include/vdecfw.h	138;"	d
CREATE_TRANSACTION_ID	vdec/firmware/share/vdecfw_shared.h	139;"	d
CR_MMU_BANK_INDEX_DEF_VALUE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	105;"	d	file:
CR_MTX_REG_RW_REQ_DEF_VALUE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	103;"	d	file:
CR_VDEB_VIRT_CTRL_DEF_VALUE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	107;"	d	file:
CR_VDMC_2D_FLT_DATA_DEF_VALUE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	106;"	d	file:
CR_VEC_RENDEC_CONTROL1_DEF_VALUE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	104;"	d	file:
CURRENT_PICTURE_BUFFER_OFFSET	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	104;"	d
CURRENT_PICTURE_BUFFER_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	99;"	d
CUSTOM_QUANT_PARAMSIZE_8x8	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	200;"	d
CUSTOM_QUANT_TABLESIZE_8x8	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	201;"	d
ComponentPlane	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	COMPONENTPLANE	ComponentPlane[MTX_MAX_COMPONENTS];	\/\/!< Array of component plane source information (detailing physical address, stride and height)$/;"	m	struct:__anon549
ConvertF16ToIEEE32	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^	IMG_FLOAT ConvertF16ToIEEE32( IMG_UINT16 ui16Input )$/;"	f
ConvertIEEE32ToFloat16	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^	IMG_UINT16 ConvertIEEE32ToFloat16( IMG_FLOAT fIEEE32, IMG_BOOL bRoundToNearestEven )$/;"	f
CpuKmAddrToCpuPAddr	imgvideo/port_fwrk/include/sysmem_utils.h	/^    IMG_PHYSADDR (*CpuKmAddrToCpuPAddr)(struct SYSMEM_Heap *heap, IMG_VOID *pvCpuKmAddr);$/;"	m	struct:SYSMEM_Ops
CpuKmAddrToCpuPAddr	imgvideo/port_fwrk/libraries/sysmem/carveout/code/sysmem_api_km.c	/^static IMG_PHYSADDR CpuKmAddrToCpuPAddr($/;"	f	file:
CpuKmAddrToCpuPAddr	imgvideo/port_fwrk/libraries/sysmem/coherent/code/sysmem_api_km.c	/^static IMG_UINT64 CpuKmAddrToCpuPAddr($/;"	f	file:
CpuKmAddrToCpuPAddr	imgvideo/port_fwrk/libraries/sysmem/devif/code/sysmem_api_km.c	/^static IMG_PHYSADDR CpuKmAddrToCpuPAddr($/;"	f	file:
CpuKmAddrToCpuPAddr	imgvideo/port_fwrk/libraries/sysmem/ion/code/sysmem_api_km.c	/^static IMG_PHYSADDR CpuKmAddrToCpuPAddr($/;"	f	file:
CpuKmAddrToCpuPAddr	imgvideo/port_fwrk/libraries/sysmem/unified/code/sysmem_api_km.c	/^static IMG_PHYSADDR CpuKmAddrToCpuPAddr($/;"	f	file:
CpuPAddrToCpuKmAddr	imgvideo/port_fwrk/include/sysmem_utils.h	/^    IMG_VOID *(*CpuPAddrToCpuKmAddr)(struct SYSMEM_Heap *heap, IMG_PHYSADDR paCpuPAddr);$/;"	m	struct:SYSMEM_Ops
CpuPAddrToCpuKmAddr	imgvideo/port_fwrk/libraries/sysmem/carveout/code/sysmem_api_km.c	/^static IMG_VOID *CpuPAddrToCpuKmAddr($/;"	f	file:
CpuPAddrToCpuKmAddr	imgvideo/port_fwrk/libraries/sysmem/coherent/code/sysmem_api_km.c	/^static IMG_VOID *CpuPAddrToCpuKmAddr($/;"	f	file:
CpuPAddrToCpuKmAddr	imgvideo/port_fwrk/libraries/sysmem/devif/code/sysmem_api_km.c	/^static IMG_VOID *CpuPAddrToCpuKmAddr($/;"	f	file:
CpuPAddrToCpuKmAddr	imgvideo/port_fwrk/libraries/sysmem/ion/code/sysmem_api_km.c	/^static IMG_VOID *CpuPAddrToCpuKmAddr($/;"	f	file:
CpuPAddrToCpuKmAddr	imgvideo/port_fwrk/libraries/sysmem/unified/code/sysmem_api_km.c	/^static IMG_VOID *CpuPAddrToCpuKmAddr($/;"	f	file:
DATA_ITEM	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    DATA_ITEM,$/;"	e	enum:XPL_TAG_TYPES
DBGEVENTKM_SimulateResume	imgvideo/port_fwrk/libraries/dbgevent/code/dbgevent_api_km.c	/^IMG_RESULT DBGEVENTKM_SimulateResume($/;"	f
DBGEVENTKM_SimulateSuspend	imgvideo/port_fwrk/libraries/dbgevent/code/dbgevent_api_km.c	/^IMG_RESULT DBGEVENTKM_SimulateSuspend($/;"	f
DBGEVENT_SimulateResume	imgvideo/port_fwrk/libraries/dbgevent/code/dbgevent_api.c	/^IMG_RESULT DBGEVENT_SimulateResume($/;"	f
DBGEVENT_SimulateResume_ID	imgvideo/rpc/sysbrg/src/dbgevent_api_rpc.h	/^	DBGEVENT_SimulateResume_ID,$/;"	e	enum:__anon649
DBGEVENT_SimulateSuspend	imgvideo/port_fwrk/libraries/dbgevent/code/dbgevent_api.c	/^IMG_RESULT DBGEVENT_SimulateSuspend($/;"	f
DBGEVENT_SimulateSuspend_ID	imgvideo/rpc/sysbrg/src/dbgevent_api_rpc.h	/^	DBGEVENT_SimulateSuspend_ID,$/;"	e	enum:__anon649
DBGEVENT_dispatch	imgvideo/rpc/sysbrg/src/dbgevent_api_server.c	/^IMG_VOID DBGEVENT_dispatch(SYSBRG_sPacket *psPacket)$/;"	f
DBGEVENT_eFuncId	imgvideo/rpc/sysbrg/src/dbgevent_api_rpc.h	/^} DBGEVENT_eFuncId;$/;"	t	typeref:enum:__anon649
DBGEVENT_sCmdMsg	imgvideo/rpc/sysbrg/src/dbgevent_api_rpc.h	/^} DBGEVENT_sCmdMsg;$/;"	t	typeref:struct:__anon650
DBGEVENT_sRespMsg	imgvideo/rpc/sysbrg/src/dbgevent_api_rpc.h	/^} DBGEVENT_sRespMsg;$/;"	t	typeref:struct:__anon652
DBGOPTBRG_Clear	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api.c	/^IMG_VOID DBGOPTBRG_Clear($/;"	f
DBGOPTBRG_ClearAll	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api.c	/^IMG_VOID DBGOPTBRG_ClearAll($/;"	f
DBGOPTBRG_ClearAll_ID	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^	DBGOPTBRG_ClearAll_ID,$/;"	e	enum:__anon732
DBGOPTBRG_ClearWithKey	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api.c	/^IMG_VOID DBGOPTBRG_ClearWithKey($/;"	f
DBGOPTBRG_ClearWithKey_ID	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^	DBGOPTBRG_ClearWithKey_ID,$/;"	e	enum:__anon732
DBGOPTBRG_Clear_ID	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^	DBGOPTBRG_Clear_ID,$/;"	e	enum:__anon732
DBGOPTBRG_Deinitialise	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api.c	/^IMG_VOID DBGOPTBRG_Deinitialise($/;"	f
DBGOPTBRG_Deinitialise_ID	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^	DBGOPTBRG_Deinitialise_ID,$/;"	e	enum:__anon732
DBGOPTBRG_Get	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api.c	/^IMG_UINT64 DBGOPTBRG_Get($/;"	f
DBGOPTBRG_GetWithKey	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api.c	/^IMG_UINT64 DBGOPTBRG_GetWithKey($/;"	f
DBGOPTBRG_GetWithKey_ID	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^	DBGOPTBRG_GetWithKey_ID,$/;"	e	enum:__anon732
DBGOPTBRG_Get_ID	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^	DBGOPTBRG_Get_ID,$/;"	e	enum:__anon732
DBGOPTBRG_Initialise	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api.c	/^IMG_RESULT DBGOPTBRG_Initialise($/;"	f
DBGOPTBRG_Initialise_ID	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^	DBGOPTBRG_Initialise_ID,$/;"	e	enum:__anon732
DBGOPTBRG_Set	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api.c	/^IMG_RESULT DBGOPTBRG_Set($/;"	f
DBGOPTBRG_SetWithKey	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api.c	/^IMG_RESULT DBGOPTBRG_SetWithKey($/;"	f
DBGOPTBRG_SetWithKey_ID	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^	DBGOPTBRG_SetWithKey_ID,$/;"	e	enum:__anon732
DBGOPTBRG_Set_ID	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^	DBGOPTBRG_Set_ID,$/;"	e	enum:__anon732
DBGOPTBRG_dispatch	imgvideo/rpc/sysbrg/src/dbgopt_api_server.c	/^IMG_VOID DBGOPTBRG_dispatch(SYSBRG_sPacket *psPacket)$/;"	f
DBGOPTBRG_eFuncId	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^} DBGOPTBRG_eFuncId;$/;"	t	typeref:enum:__anon732
DBGOPTBRG_sCmdMsg	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^} DBGOPTBRG_sCmdMsg;$/;"	t	typeref:struct:__anon733
DBGOPTBRG_sRespMsg	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^} DBGOPTBRG_sRespMsg;$/;"	t	typeref:struct:__anon741
DBGOPTKM_ClearAll	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api_km.c	/^IMG_VOID DBGOPTKM_ClearAll($/;"	f
DBGOPTKM_ClearWithKey	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api_km.c	/^IMG_VOID DBGOPTKM_ClearWithKey($/;"	f
DBGOPTKM_Deinitialise	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api_km.c	/^IMG_VOID DBGOPTKM_Deinitialise($/;"	f
DBGOPTKM_GetSize	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api_km.c	/^IMG_SIZE DBGOPTKM_GetSize($/;"	f
DBGOPTKM_GetSizeWithKey	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api_km.c	/^IMG_SIZE DBGOPTKM_GetSizeWithKey($/;"	f
DBGOPTKM_GetWithKey	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api_km.c	/^IMG_SIZE DBGOPTKM_GetWithKey($/;"	f
DBGOPTKM_Initialise	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api_km.c	/^IMG_RESULT DBGOPTKM_Initialise($/;"	f
DBGOPTKM_Set	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api_km.c	/^IMG_RESULT DBGOPTKM_Set($/;"	f
DBGOPTKM_SetWithKey	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api_km.c	/^IMG_RESULT DBGOPTKM_SetWithKey($/;"	f
DBGOPTKM_sContext	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api_km.c	/^} DBGOPTKM_sContext;$/;"	t	typeref:struct:__anon613	file:
DBGOPTKM_sKeyBucket	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api_km.c	/^} DBGOPTKM_sKeyBucket;$/;"	t	typeref:struct:__anon612	file:
DBGOPTKM_sOption	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api_km.c	/^} DBGOPTKM_sOption;$/;"	t	typeref:struct:__anon611	file:
DBGOPT_STR_MAX_LEN	imgvideo/port_fwrk/include/dbgopt_api_um.h	61;"	d
DBGOPT_STR_MAX_SIZE	imgvideo/port_fwrk/include/dbgopt_api_um.h	60;"	d
DBGOPT_TYPE_BOOL	imgvideo/port_fwrk/include/dbgopt_api_um.h	/^    DBGOPT_TYPE_BOOL,$/;"	e	enum:__anon583
DBGOPT_TYPE_BUF	imgvideo/port_fwrk/include/dbgopt_api_um.h	/^    DBGOPT_TYPE_BUF,$/;"	e	enum:__anon583
DBGOPT_TYPE_MAX	imgvideo/port_fwrk/include/dbgopt_api_um.h	/^    DBGOPT_TYPE_MAX$/;"	e	enum:__anon583
DBGOPT_TYPE_NUMBER	imgvideo/port_fwrk/include/dbgopt_api_um.h	/^    DBGOPT_TYPE_NUMBER = 0,$/;"	e	enum:__anon583
DBGOPT_TYPE_STRING	imgvideo/port_fwrk/include/dbgopt_api_um.h	/^    DBGOPT_TYPE_STRING,$/;"	e	enum:__anon583
DBGOPT_eType	imgvideo/port_fwrk/include/dbgopt_api_um.h	/^} DBGOPT_eType;$/;"	t	typeref:enum:__anon583
DBGOPT_i32Key	imgvideo/port_fwrk/include/dbgopt_api_um.h	/^typedef IMG_INT32 DBGOPT_i32Key;$/;"	t
DBGOPT_sBuf	imgvideo/port_fwrk/include/dbgopt_api_um.h	/^} DBGOPT_sBuf;$/;"	t	typeref:struct:__anon584
DBGOPT_sStrWithLen	imgvideo/port_fwrk/include/dbgopt_api.h	/^} DBGOPT_sStrWithLen;$/;"	t	typeref:struct:__anon600
DBGOPT_sValue	imgvideo/port_fwrk/include/dbgopt_api_um.h	/^} DBGOPT_sValue;$/;"	t	typeref:union:__anon585
DBGOPT_sValueBrg	imgvideo/port_fwrk/include/dbgopt_api.h	/^} DBGOPT_sValueBrg;$/;"	t	typeref:union:__anon601
DCProbOffset	vdec/firmware/include/vp6fw_data.h	140;"	d
DCProbOffset	vdec/firmware/share/vp6fw_data_shared.h	141;"	d
DCT_EOB_TOKEN	vdec/firmware/include/vp6fw_data.h	131;"	d
DCT_EOB_TOKEN	vdec/firmware/include/vp6fw_data.h	155;"	d
DCT_EOB_TOKEN	vdec/firmware/share/vp6fw_data_shared.h	132;"	d
DCT_EOB_TOKEN	vdec/firmware/share/vp6fw_data_shared.h	156;"	d
DCT_VAL_CATEGORY1	vdec/firmware/include/vp6fw_data.h	149;"	d
DCT_VAL_CATEGORY1	vdec/firmware/share/vp6fw_data_shared.h	150;"	d
DCT_VAL_CATEGORY2	vdec/firmware/include/vp6fw_data.h	150;"	d
DCT_VAL_CATEGORY2	vdec/firmware/share/vp6fw_data_shared.h	151;"	d
DCT_VAL_CATEGORY3	vdec/firmware/include/vp6fw_data.h	151;"	d
DCT_VAL_CATEGORY3	vdec/firmware/share/vp6fw_data_shared.h	152;"	d
DCT_VAL_CATEGORY4	vdec/firmware/include/vp6fw_data.h	152;"	d
DCT_VAL_CATEGORY4	vdec/firmware/share/vp6fw_data_shared.h	153;"	d
DCT_VAL_CATEGORY5	vdec/firmware/include/vp6fw_data.h	153;"	d
DCT_VAL_CATEGORY5	vdec/firmware/share/vp6fw_data_shared.h	154;"	d
DCT_VAL_CATEGORY6	vdec/firmware/include/vp6fw_data.h	154;"	d
DCT_VAL_CATEGORY6	vdec/firmware/share/vp6fw_data_shared.h	155;"	d
DC_PRED	vdec/firmware/include/vp8fw_data.h	/^    DC_PRED,            \/\/ average of above and left pixels$/;"	e	enum:__anon351
DC_PRED	vdec/firmware/share/vp8fw_data_shared.h	/^    DC_PRED,            \/\/ average of above and left pixels$/;"	e	enum:__anon416
DC_TOKEN_CONTEXTS	vdec/firmware/include/vp6fw_data.h	122;"	d
DC_TOKEN_CONTEXTS	vdec/firmware/share/vp6fw_data_shared.h	123;"	d
DEBUGMSG	imgvideo/port_fwrk/libraries/sysbrg/utils/code/sysbrg_utils.c	56;"	d	file:
DEBUG_REPORT	imgvideo/port_fwrk/include/report_api.h	137;"	d
DEBUG_REPORT	imgvideo/port_fwrk/include/report_api.h	151;"	d
DEBUG_REPORT	imgvideo/port_fwrk/include/report_api.h	156;"	d
DEBUG_REPORT	imgvideo/port_fwrk/include/report_api.h	166;"	d
DEBUG_REPORT	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	58;"	d	file:
DEBUG_REPORT	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	62;"	d	file:
DEBUG_REPORT	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io.c	58;"	d	file:
DECODER_CB_CORE_IDLE	vdec/kernel_device/libraries/vdecdd/libcomp/include/decoder.h	/^    DECODER_CB_CORE_IDLE,                               \/*!< No pictures in-flight within component for this core *\/$/;"	e	enum:__anon51
DECODER_CB_MAX	vdec/kernel_device/libraries/vdecdd/libcomp/include/decoder.h	/^    DECODER_CB_MAX,$/;"	e	enum:__anon51
DECODER_CB_PICTURE_DECODED	vdec/kernel_device/libraries/vdecdd/libcomp/include/decoder.h	/^    DECODER_CB_PICTURE_DECODED,$/;"	e	enum:__anon51
DECODER_CB_PICTURE_DISPLAY	vdec/kernel_device/libraries/vdecdd/libcomp/include/decoder.h	/^    DECODER_CB_PICTURE_DISPLAY,                         \/*!< Picture is output as display *\/$/;"	e	enum:__anon51
DECODER_CB_POWEROFF_READY	vdec/kernel_device/libraries/vdecdd/libcomp/include/decoder.h	/^    DECODER_CB_POWEROFF_READY = VDECDD_CBGRP_DECODER,   \/*!< Decoder has prepared all the cores for power off *\/$/;"	e	enum:__anon51
DECODER_CB_STREAM_IDLE	vdec/kernel_device/libraries/vdecdd/libcomp/include/decoder.h	/^    DECODER_CB_STREAM_IDLE,                             \/*!< No pictures in-flight within component for this stream *\/$/;"	e	enum:__anon51
DECODER_CB_UNIT_PROCESSED	vdec/kernel_device/libraries/vdecdd/libcomp/include/decoder.h	/^    DECODER_CB_UNIT_PROCESSED,                          \/*!< Unit processed by Decoder. (pvData: #VDECDD_sStrUnit) *\/$/;"	e	enum:__anon51
DECODER_CheckSupport	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^DECODER_CheckSupport($/;"	f
DECODER_CoreReplay	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^DECODER_CoreReplay($/;"	f
DECODER_CoreReset	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^DECODER_CoreReset($/;"	f
DECODER_CoreServiceInterrupt	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^DECODER_CoreServiceInterrupt($/;"	f
DECODER_CoreServiceTimerExpiry	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^DECODER_CoreServiceTimerExpiry($/;"	f
DECODER_Deinitialise	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^IMG_RESULT DECODER_Deinitialise($/;"	f
DECODER_END_BYTES_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.c	230;"	d	file:
DECODER_GetLoad	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^IMG_RESULT DECODER_GetLoad($/;"	f
DECODER_GetNextDecPictContiguous	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^DECODER_GetNextDecPictContiguous($/;"	f	file:
DECODER_HandleInterrupt	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^IMG_RESULT DECODER_HandleInterrupt($/;"	f
DECODER_Initialise	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^IMG_RESULT DECODER_Initialise($/;"	f
DECODER_IsSupportedFeature	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^IMG_RESULT DECODER_IsSupportedFeature($/;"	f
DECODER_MAX_CONCURRENT_PICT	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	143;"	d	file:
DECODER_MAX_PICT_ID	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	140;"	d	file:
DECODER_PostPowerOn	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^DECODER_PostPowerOn($/;"	f
DECODER_PowerOff	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^DECODER_PowerOff($/;"	f
DECODER_PrePowerOff	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^DECODER_PrePowerOff($/;"	f
DECODER_RESTYPE_BATCH_MSG	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    DECODER_RESTYPE_BATCH_MSG,$/;"	e	enum:__anon71
DECODER_RESTYPE_HDR	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    DECODER_RESTYPE_HDR,$/;"	e	enum:__anon71
DECODER_RESTYPE_HEVC_BUF	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    DECODER_RESTYPE_HEVC_BUF,$/;"	e	enum:__anon71
DECODER_RESTYPE_MAX	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    DECODER_RESTYPE_MAX,$/;"	e	enum:__anon71
DECODER_RESTYPE_TRANSACTION	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    DECODER_RESTYPE_TRANSACTION = 0,$/;"	e	enum:__anon71
DECODER_ROUND_UP_EVEN	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.c	61;"	d	file:
DECODER_Replay	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^IMG_RESULT DECODER_Replay($/;"	f
DECODER_ResetCores	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^IMG_RESULT DECODER_ResetCores($/;"	f
DECODER_StackTest	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^IMG_RESULT DECODER_StackTest($/;"	f
DECODER_StreamCreate	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^DECODER_StreamCreate($/;"	f
DECODER_StreamDestroy	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^DECODER_StreamDestroy($/;"	f
DECODER_StreamFlush	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^DECODER_StreamFlush($/;"	f
DECODER_StreamFlushInput	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^DECODER_StreamFlushInput($/;"	f
DECODER_StreamGetStatus	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^DECODER_StreamGetStatus($/;"	f
DECODER_StreamIsIdle	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^DECODER_StreamIsIdle($/;"	f
DECODER_StreamProcessUnit	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^DECODER_StreamProcessUnit($/;"	f
DECODER_StreamReleaseBuffers	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^DECODER_StreamReleaseBuffers($/;"	f
DECODER_SupportedFeatures	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^IMG_RESULT DECODER_SupportedFeatures($/;"	f
DECODER_eCBType	vdec/kernel_device/libraries/vdecdd/libcomp/include/decoder.h	/^} DECODER_eCBType;$/;"	t	typeref:enum:__anon51
DECODER_eResType	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^} DECODER_eResType;$/;"	t	typeref:enum:__anon71
DECODER_sContext	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^} DECODER_sContext;$/;"	t	typeref:struct:__anon54	file:
DECODER_sCoreContext	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^} DECODER_sCoreContext;$/;"	t	typeref:struct:__anon57	file:
DECODER_sDecPict	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^} DECODER_sDecPict;$/;"	t	typeref:struct:__anon78
DECODER_sDecPictSeg	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^} DECODER_sDecPictSeg;$/;"	t	typeref:struct:__anon76
DECODER_sDecStrUnit	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^} DECODER_sDecStrUnit;$/;"	t	typeref:struct:__anon58	file:
DECODER_sDecodedPict	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^} DECODER_sDecodedPict;$/;"	t	typeref:struct:__anon59	file:
DECODER_sFwMessage	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^} DECODER_sFwMessage;$/;"	t	typeref:struct:__anon73
DECODER_sLastResSubmitted	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^} DECODER_sLastResSubmitted;$/;"	t	typeref:struct:__anon56	file:
DECODER_sPictDecRes	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^} DECODER_sPictDecRes;$/;"	t	typeref:struct:__anon74
DECODER_sPictRefRes	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^} DECODER_sPictRefRes;$/;"	t	typeref:struct:__anon75
DECODER_sRegsOffsets	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^} DECODER_sRegsOffsets;$/;"	t	typeref:struct:__anon77
DECODER_sResCtx	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.h	/^} DECODER_sResCtx;$/;"	t	typeref:struct:__anon80
DECODER_sStrContext	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^} DECODER_sStrContext;$/;"	t	typeref:struct:__anon55	file:
DECODER_sVlcTable	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.c	/^} DECODER_sVlcTable;$/;"	t	typeref:struct:__anon69	file:
DECODER_uFwContexts	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^} DECODER_uFwContexts;$/;"	t	typeref:union:__anon53	file:
DECODE_CONFIG	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    DECODE_CONFIG,$/;"	e	enum:XPL_DATA_ITEMS
DEFAULT_CABAC_DB_MARGIN	encode/kernel_device/include/apiinternal.h	87;"	d
DEFAULT_TILE_STRIDE	encode/kernel_device/include/memmgr_common.h	55;"	d
DEFS_H_SENTRY	encode/firmware/topaz_hp/fwlib/include/defs.h	49;"	d
DEVICES_NUM	encode/configs/target_config.h	253;"	d
DEVICES_NUM	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_atlas.h	298;"	d
DEVICES_NUM	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_cedarview.h	298;"	d
DEVICES_NUM	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_default.h	298;"	d
DEVICE_NAME	encode/platform/sysdev/sysdev_arm_goldfish.c	70;"	d	file:
DEVICE_NAME	encode/platform/sysdev/sysdev_default.c	70;"	d	file:
DEVICE_NAME	encode/platform/sysdev/sysdev_dt.c	62;"	d	file:
DEVICE_NAME	encode/platform/sysdev/sysdev_hisi.c	41;"	d	file:
DEV_MMU_PAGE_ALIGNMENT	imgvideo/system/include/system.h	76;"	d
DEV_MMU_PAGE_SIZE	imgvideo/system/include/system.h	77;"	d
DEV_TO_CPU	imgvideo/port_fwrk/include/sysmem_utils.h	/^    DEV_TO_CPU$/;"	e	enum:__anon591
DIRECTORY_SEPARATOR	encode/firmware/topaz_hp/fwlib/include/defs.h	203;"	d
DIRECTORY_SEPARATOR	encode/firmware/topaz_hp/fwlib/include/defs.h	206;"	d
DIRECTORY_SEPARATOR_CHAR	encode/firmware/topaz_hp/fwlib/include/defs.h	204;"	d
DIRECTORY_SEPARATOR_CHAR	encode/firmware/topaz_hp/fwlib/include/defs.h	207;"	d
DISPLAY_DIMS	imgvideo/port_fwrk/include/servicesext.h	/^} DISPLAY_DIMS;$/;"	t	typeref:struct:DISPLAY_DIMS_TAG
DISPLAY_DIMS_TAG	imgvideo/port_fwrk/include/servicesext.h	/^typedef struct DISPLAY_DIMS_TAG$/;"	s
DISPLAY_FORMAT	imgvideo/port_fwrk/include/servicesext.h	/^} DISPLAY_FORMAT;$/;"	t	typeref:struct:DISPLAY_FORMAT_TAG
DISPLAY_FORMAT_TAG	imgvideo/port_fwrk/include/servicesext.h	/^typedef struct DISPLAY_FORMAT_TAG$/;"	s
DISPLAY_INFO	imgvideo/port_fwrk/include/servicesext.h	/^} DISPLAY_INFO;$/;"	t	typeref:struct:DISPLAY_INFO_TAG
DISPLAY_INFO_TAG	imgvideo/port_fwrk/include/servicesext.h	/^typedef struct DISPLAY_INFO_TAG$/;"	s
DISPLAY_MODE_INFO	imgvideo/port_fwrk/include/servicesext.h	/^} DISPLAY_MODE_INFO;$/;"	t	typeref:struct:DISPLAY_MODE_INFO_TAG
DISPLAY_MODE_INFO_TAG	imgvideo/port_fwrk/include/servicesext.h	/^typedef struct DISPLAY_MODE_INFO_TAG$/;"	s
DISPLAY_SURF_ATTRIBUTES	imgvideo/port_fwrk/include/servicesext.h	/^} DISPLAY_SURF_ATTRIBUTES;$/;"	t	typeref:struct:DISPLAY_SURF_ATTRIBUTES_TAG
DISPLAY_SURF_ATTRIBUTES_TAG	imgvideo/port_fwrk/include/servicesext.h	/^typedef struct DISPLAY_SURF_ATTRIBUTES_TAG$/;"	s
DIV	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	130;"	d
DIV1	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	126;"	d
DMAC_2DMODE_DISABLE	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_2DMODE_DISABLE     = 0x0,      \/*!< Disable 2D mode *\/$/;"	e	enum:__anon156
DMAC_2DMODE_ENABLE	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_2DMODE_ENABLE      = 0x1,      \/*!< Enable 2D mode *\/$/;"	e	enum:__anon156
DMAC_ACC_DEL_0	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	DMAC_ACC_DEL_0 = 0x0,			\/\/!< Access delay zero clock cycles$/;"	e	enum:__anon524
DMAC_ACC_DEL_0	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_ACC_DEL_0      = 0x0,      \/*!< Access delay zero clock cycles *\/$/;"	e	enum:__anon153
DMAC_ACC_DEL_1024	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	DMAC_ACC_DEL_1024 = 0x4,		\/\/!< Access delay 1024 clock cycles$/;"	e	enum:__anon524
DMAC_ACC_DEL_1024	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_ACC_DEL_1024   = 0x4,      \/*!< Access delay 1024 clock cycles *\/$/;"	e	enum:__anon153
DMAC_ACC_DEL_1280	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	DMAC_ACC_DEL_1280 = 0x5,		\/\/!< Access delay 1280 clock cycles$/;"	e	enum:__anon524
DMAC_ACC_DEL_1280	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_ACC_DEL_1280   = 0x5,      \/*!< Access delay 1280 clock cycles *\/$/;"	e	enum:__anon153
DMAC_ACC_DEL_1536	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	DMAC_ACC_DEL_1536 = 0x6,		\/\/!< Access delay 1536 clock cycles$/;"	e	enum:__anon524
DMAC_ACC_DEL_1536	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_ACC_DEL_1536   = 0x6,      \/*!< Access delay 1536 clock cycles *\/$/;"	e	enum:__anon153
DMAC_ACC_DEL_1792	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	DMAC_ACC_DEL_1792 = 0x7,		\/\/!< Access delay 1792 clock cycles$/;"	e	enum:__anon524
DMAC_ACC_DEL_1792	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_ACC_DEL_1792   = 0x7,      \/*!< Access delay 1792 clock cycles *\/$/;"	e	enum:__anon153
DMAC_ACC_DEL_256	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	DMAC_ACC_DEL_256 = 0x1,			\/\/!< Access delay 256 clock cycles$/;"	e	enum:__anon524
DMAC_ACC_DEL_256	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_ACC_DEL_256    = 0x1,      \/*!< Access delay 256 clock cycles *\/$/;"	e	enum:__anon153
DMAC_ACC_DEL_512	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	DMAC_ACC_DEL_512 = 0x2,			\/\/!< Access delay 512 clock cycles$/;"	e	enum:__anon524
DMAC_ACC_DEL_512	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_ACC_DEL_512    = 0x2,      \/*!< Access delay 512 clock cycles *\/$/;"	e	enum:__anon153
DMAC_ACC_DEL_768	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	DMAC_ACC_DEL_768 = 0x3,			\/\/!< Access delay 768 clock cycles$/;"	e	enum:__anon524
DMAC_ACC_DEL_768	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_ACC_DEL_768    = 0x3,      \/*!< Access delay 768 clock cycles *\/$/;"	e	enum:__anon153
DMAC_ALIGN_16_BYTE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^} DMAC_LinkElement DMAC_ALIGN_16_BYTE;$/;"	t	typeref:struct:__anon60	file:
DMAC_ALIGN_16_BYTE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	5757;"	d	file:
DMAC_ALIGN_16_BYTE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	5760;"	d	file:
DMAC_ALIGN_16_BYTE	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^} DMAC_LinkElement DMAC_ALIGN_16_BYTE;$/;"	t	typeref:struct:__anon157
DMAC_ALIGN_16_BYTE	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	231;"	d
DMAC_ALIGN_16_BYTE	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	234;"	d
DMAC_BSWAP_NO_SWAP	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	DMAC_BSWAP_NO_SWAP = 0x0,		\/\/!< No byte swapping will be performed.$/;"	e	enum:__anon525
DMAC_BSWAP_NO_SWAP	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_BSWAP_NO_SWAP = 0x0,   \/*!< No byte swapping will be performed. *\/$/;"	e	enum:__anon147
DMAC_BSWAP_REVERSE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	DMAC_BSWAP_REVERSE = 0x1,		\/\/!< Byte order will be reversed.$/;"	e	enum:__anon525
DMAC_BSWAP_REVERSE	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_BSWAP_REVERSE = 0x1,   \/*!< Byte order will be reversed. *\/$/;"	e	enum:__anon147
DMAC_BURST_0	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	DMAC_BURST_0 = 0x0,				\/\/!< burst size of 0$/;"	e	enum:__anon526
DMAC_BURST_0	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_BURST_0    = 0x0,      \/\/!< burst size of 0$/;"	e	enum:__anon154
DMAC_BURST_1	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	DMAC_BURST_1 = 0x1,				\/\/!< burst size of 1$/;"	e	enum:__anon526
DMAC_BURST_1	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_BURST_1    = 0x1,      \/\/!< burst size of 1$/;"	e	enum:__anon154
DMAC_BURST_2	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	DMAC_BURST_2 = 0x2,				\/\/!< burst size of 2$/;"	e	enum:__anon526
DMAC_BURST_2	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_BURST_2    = 0x2,      \/\/!< burst size of 2$/;"	e	enum:__anon154
DMAC_BURST_3	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	DMAC_BURST_3 = 0x3,				\/\/!< burst size of 3$/;"	e	enum:__anon526
DMAC_BURST_3	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_BURST_3    = 0x3,      \/\/!< burst size of 3$/;"	e	enum:__anon154
DMAC_BURST_4	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	DMAC_BURST_4 = 0x4,				\/\/!< burst size of 4$/;"	e	enum:__anon526
DMAC_BURST_4	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_BURST_4    = 0x4,      \/\/!< burst size of 4$/;"	e	enum:__anon154
DMAC_BURST_5	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	DMAC_BURST_5 = 0x5,				\/\/!< burst size of 5$/;"	e	enum:__anon526
DMAC_BURST_5	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_BURST_5    = 0x5,      \/\/!< burst size of 5$/;"	e	enum:__anon154
DMAC_BURST_6	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	DMAC_BURST_6 = 0x6,				\/\/!< burst size of 6$/;"	e	enum:__anon526
DMAC_BURST_6	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_BURST_6    = 0x6,      \/\/!< burst size of 6$/;"	e	enum:__anon154
DMAC_BURST_7	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	DMAC_BURST_7 = 0x7,				\/\/!< burst size of 7$/;"	e	enum:__anon526
DMAC_BURST_7	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_BURST_7    = 0x7,      \/\/!< burst size of 7$/;"	e	enum:__anon154
DMAC_BURST_8	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_BURST_8    = 0x8,      \/\/!< burst size of 8$/;"	e	enum:__anon154
DMAC_DIR_MEM_TO_PERI	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_DIR_MEM_TO_PERI = 0x0, \/*!< Data from memory to peripheral. *\/$/;"	e	enum:__anon148
DMAC_DIR_MEM_TO_PERIPH	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	DMAC_DIR_MEM_TO_PERIPH = 0x0,	\/\/!< Data from memory to peripheral.$/;"	e	enum:__anon527
DMAC_DIR_PERIPH_TO_MEM	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	DMAC_DIR_PERIPH_TO_MEM = 0x1,	\/\/!< Data from peripheral to memory.$/;"	e	enum:__anon527
DMAC_DIR_PERI_TO_MEM	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_DIR_PERI_TO_MEM = 0x1, \/*!< Data from peripheral to memory. *\/$/;"	e	enum:__anon148
DMAC_DMAC_2D_MODE_LINE_ADDR_OFFSET_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	305;"	d
DMAC_DMAC_2D_MODE_LINE_ADDR_OFFSET_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	304;"	d
DMAC_DMAC_2D_MODE_LINE_ADDR_OFFSET_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	302;"	d
DMAC_DMAC_2D_MODE_LINE_ADDR_OFFSET_MASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	301;"	d
DMAC_DMAC_2D_MODE_LINE_ADDR_OFFSET_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	303;"	d
DMAC_DMAC_2D_MODE_LINE_ADDR_OFFSET_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	306;"	d
DMAC_DMAC_2D_MODE_NO_ENTRIES	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	288;"	d
DMAC_DMAC_2D_MODE_OFFSET	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	286;"	d
DMAC_DMAC_2D_MODE_REP_COUNT_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	296;"	d
DMAC_DMAC_2D_MODE_REP_COUNT_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	295;"	d
DMAC_DMAC_2D_MODE_REP_COUNT_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	293;"	d
DMAC_DMAC_2D_MODE_REP_COUNT_MASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	292;"	d
DMAC_DMAC_2D_MODE_REP_COUNT_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	294;"	d
DMAC_DMAC_2D_MODE_REP_COUNT_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	297;"	d
DMAC_DMAC_2D_MODE_ROW_LENGTH_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	314;"	d
DMAC_DMAC_2D_MODE_ROW_LENGTH_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	313;"	d
DMAC_DMAC_2D_MODE_ROW_LENGTH_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	311;"	d
DMAC_DMAC_2D_MODE_ROW_LENGTH_MASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	310;"	d
DMAC_DMAC_2D_MODE_ROW_LENGTH_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	312;"	d
DMAC_DMAC_2D_MODE_ROW_LENGTH_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	315;"	d
DMAC_DMAC_2D_MODE_STRIDE	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	287;"	d
DMAC_DMAC_COUNT_BSWAP_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	88;"	d
DMAC_DMAC_COUNT_BSWAP_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	87;"	d
DMAC_DMAC_COUNT_BSWAP_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	85;"	d
DMAC_DMAC_COUNT_BSWAP_MASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	84;"	d
DMAC_DMAC_COUNT_BSWAP_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	86;"	d
DMAC_DMAC_COUNT_BSWAP_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	89;"	d
DMAC_DMAC_COUNT_CNT_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	198;"	d
DMAC_DMAC_COUNT_CNT_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	197;"	d
DMAC_DMAC_COUNT_CNT_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	195;"	d
DMAC_DMAC_COUNT_CNT_MASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	194;"	d
DMAC_DMAC_COUNT_CNT_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	196;"	d
DMAC_DMAC_COUNT_CNT_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	199;"	d
DMAC_DMAC_COUNT_DIR_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	115;"	d
DMAC_DMAC_COUNT_DIR_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	114;"	d
DMAC_DMAC_COUNT_DIR_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	112;"	d
DMAC_DMAC_COUNT_DIR_MASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	111;"	d
DMAC_DMAC_COUNT_DIR_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	113;"	d
DMAC_DMAC_COUNT_DIR_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	116;"	d
DMAC_DMAC_COUNT_DREQ_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	148;"	d
DMAC_DMAC_COUNT_DREQ_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	147;"	d
DMAC_DMAC_COUNT_DREQ_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	145;"	d
DMAC_DMAC_COUNT_DREQ_MASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	144;"	d
DMAC_DMAC_COUNT_DREQ_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	146;"	d
DMAC_DMAC_COUNT_DREQ_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	149;"	d
DMAC_DMAC_COUNT_ENABLE_2D_MODE_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	175;"	d
DMAC_DMAC_COUNT_ENABLE_2D_MODE_ENUM	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	/^enum DMAC_DMAC_COUNT_ENABLE_2D_MODE_ENUM {$/;"	g
DMAC_DMAC_COUNT_ENABLE_2D_MODE_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	174;"	d
DMAC_DMAC_COUNT_ENABLE_2D_MODE_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	172;"	d
DMAC_DMAC_COUNT_ENABLE_2D_MODE_MASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	171;"	d
DMAC_DMAC_COUNT_ENABLE_2D_MODE_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	173;"	d
DMAC_DMAC_COUNT_ENABLE_2D_MODE_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	176;"	d
DMAC_DMAC_COUNT_EN_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	189;"	d
DMAC_DMAC_COUNT_EN_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	188;"	d
DMAC_DMAC_COUNT_EN_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	186;"	d
DMAC_DMAC_COUNT_EN_MASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	185;"	d
DMAC_DMAC_COUNT_EN_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	187;"	d
DMAC_DMAC_COUNT_EN_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	190;"	d
DMAC_DMAC_COUNT_LIST_EN_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	166;"	d
DMAC_DMAC_COUNT_LIST_EN_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	165;"	d
DMAC_DMAC_COUNT_LIST_EN_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	163;"	d
DMAC_DMAC_COUNT_LIST_EN_MASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	162;"	d
DMAC_DMAC_COUNT_LIST_EN_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	164;"	d
DMAC_DMAC_COUNT_LIST_EN_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	167;"	d
DMAC_DMAC_COUNT_LIST_FIN_CTL_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	139;"	d
DMAC_DMAC_COUNT_LIST_FIN_CTL_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	138;"	d
DMAC_DMAC_COUNT_LIST_FIN_CTL_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	136;"	d
DMAC_DMAC_COUNT_LIST_FIN_CTL_MASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	135;"	d
DMAC_DMAC_COUNT_LIST_FIN_CTL_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	137;"	d
DMAC_DMAC_COUNT_LIST_FIN_CTL_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	140;"	d
DMAC_DMAC_COUNT_LIST_IEN_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	79;"	d
DMAC_DMAC_COUNT_LIST_IEN_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	78;"	d
DMAC_DMAC_COUNT_LIST_IEN_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	76;"	d
DMAC_DMAC_COUNT_LIST_IEN_MASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	75;"	d
DMAC_DMAC_COUNT_LIST_IEN_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	77;"	d
DMAC_DMAC_COUNT_LIST_IEN_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	80;"	d
DMAC_DMAC_COUNT_NO_ENTRIES	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	71;"	d
DMAC_DMAC_COUNT_OFFSET	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	69;"	d
DMAC_DMAC_COUNT_PI_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	124;"	d
DMAC_DMAC_COUNT_PI_ENUM	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	/^enum DMAC_DMAC_COUNT_PI_ENUM {$/;"	g
DMAC_DMAC_COUNT_PI_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	123;"	d
DMAC_DMAC_COUNT_PI_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	121;"	d
DMAC_DMAC_COUNT_PI_MASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	120;"	d
DMAC_DMAC_COUNT_PI_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	122;"	d
DMAC_DMAC_COUNT_PI_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	125;"	d
DMAC_DMAC_COUNT_PW_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	106;"	d
DMAC_DMAC_COUNT_PW_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	105;"	d
DMAC_DMAC_COUNT_PW_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	103;"	d
DMAC_DMAC_COUNT_PW_MASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	102;"	d
DMAC_DMAC_COUNT_PW_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	104;"	d
DMAC_DMAC_COUNT_PW_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	107;"	d
DMAC_DMAC_COUNT_SRST_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	157;"	d
DMAC_DMAC_COUNT_SRST_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	156;"	d
DMAC_DMAC_COUNT_SRST_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	154;"	d
DMAC_DMAC_COUNT_SRST_MASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	153;"	d
DMAC_DMAC_COUNT_SRST_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	155;"	d
DMAC_DMAC_COUNT_SRST_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	158;"	d
DMAC_DMAC_COUNT_STRIDE	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	70;"	d
DMAC_DMAC_COUNT_TRANSFER_IEN_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	97;"	d
DMAC_DMAC_COUNT_TRANSFER_IEN_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	96;"	d
DMAC_DMAC_COUNT_TRANSFER_IEN_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	94;"	d
DMAC_DMAC_COUNT_TRANSFER_IEN_MASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	93;"	d
DMAC_DMAC_COUNT_TRANSFER_IEN_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	95;"	d
DMAC_DMAC_COUNT_TRANSFER_IEN_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	98;"	d
DMAC_DMAC_IRQ_STAT_LIST_FIN_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	260;"	d
DMAC_DMAC_IRQ_STAT_LIST_FIN_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	259;"	d
DMAC_DMAC_IRQ_STAT_LIST_FIN_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	257;"	d
DMAC_DMAC_IRQ_STAT_LIST_FIN_MASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	256;"	d
DMAC_DMAC_IRQ_STAT_LIST_FIN_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	258;"	d
DMAC_DMAC_IRQ_STAT_LIST_FIN_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	261;"	d
DMAC_DMAC_IRQ_STAT_LIST_INT_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	269;"	d
DMAC_DMAC_IRQ_STAT_LIST_INT_ENUM	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	/^enum DMAC_DMAC_IRQ_STAT_LIST_INT_ENUM {$/;"	g
DMAC_DMAC_IRQ_STAT_LIST_INT_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	268;"	d
DMAC_DMAC_IRQ_STAT_LIST_INT_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	266;"	d
DMAC_DMAC_IRQ_STAT_LIST_INT_MASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	265;"	d
DMAC_DMAC_IRQ_STAT_LIST_INT_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	267;"	d
DMAC_DMAC_IRQ_STAT_LIST_INT_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	270;"	d
DMAC_DMAC_IRQ_STAT_NO_ENTRIES	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	252;"	d
DMAC_DMAC_IRQ_STAT_OFFSET	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	250;"	d
DMAC_DMAC_IRQ_STAT_STRIDE	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	251;"	d
DMAC_DMAC_IRQ_STAT_TRANSFER_FIN_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	283;"	d
DMAC_DMAC_IRQ_STAT_TRANSFER_FIN_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	282;"	d
DMAC_DMAC_IRQ_STAT_TRANSFER_FIN_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	280;"	d
DMAC_DMAC_IRQ_STAT_TRANSFER_FIN_MASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	279;"	d
DMAC_DMAC_IRQ_STAT_TRANSFER_FIN_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	281;"	d
DMAC_DMAC_IRQ_STAT_TRANSFER_FIN_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	284;"	d
DMAC_DMAC_PERIPHERAL_ADDR_ADDR_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	327;"	d
DMAC_DMAC_PERIPHERAL_ADDR_ADDR_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	326;"	d
DMAC_DMAC_PERIPHERAL_ADDR_ADDR_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	324;"	d
DMAC_DMAC_PERIPHERAL_ADDR_ADDR_MASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	323;"	d
DMAC_DMAC_PERIPHERAL_ADDR_ADDR_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	325;"	d
DMAC_DMAC_PERIPHERAL_ADDR_ADDR_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	328;"	d
DMAC_DMAC_PERIPHERAL_ADDR_NO_ENTRIES	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	319;"	d
DMAC_DMAC_PERIPHERAL_ADDR_OFFSET	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	317;"	d
DMAC_DMAC_PERIPHERAL_ADDR_STRIDE	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	318;"	d
DMAC_DMAC_PERIPH_ACC_DEL_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	211;"	d
DMAC_DMAC_PERIPH_ACC_DEL_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	210;"	d
DMAC_DMAC_PERIPH_ACC_DEL_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	208;"	d
DMAC_DMAC_PERIPH_ACC_DEL_MASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	207;"	d
DMAC_DMAC_PERIPH_ACC_DEL_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	209;"	d
DMAC_DMAC_PERIPH_ACC_DEL_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	212;"	d
DMAC_DMAC_PERIPH_BURST_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	229;"	d
DMAC_DMAC_PERIPH_BURST_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	228;"	d
DMAC_DMAC_PERIPH_BURST_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	226;"	d
DMAC_DMAC_PERIPH_BURST_MASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	225;"	d
DMAC_DMAC_PERIPH_BURST_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	227;"	d
DMAC_DMAC_PERIPH_BURST_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	230;"	d
DMAC_DMAC_PERIPH_EXT_BURST_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	238;"	d
DMAC_DMAC_PERIPH_EXT_BURST_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	237;"	d
DMAC_DMAC_PERIPH_EXT_BURST_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	235;"	d
DMAC_DMAC_PERIPH_EXT_BURST_MASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	234;"	d
DMAC_DMAC_PERIPH_EXT_BURST_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	236;"	d
DMAC_DMAC_PERIPH_EXT_BURST_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	239;"	d
DMAC_DMAC_PERIPH_EXT_SA_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	247;"	d
DMAC_DMAC_PERIPH_EXT_SA_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	246;"	d
DMAC_DMAC_PERIPH_EXT_SA_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	244;"	d
DMAC_DMAC_PERIPH_EXT_SA_MASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	243;"	d
DMAC_DMAC_PERIPH_EXT_SA_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	245;"	d
DMAC_DMAC_PERIPH_EXT_SA_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	248;"	d
DMAC_DMAC_PERIPH_INCR_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	220;"	d
DMAC_DMAC_PERIPH_INCR_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	219;"	d
DMAC_DMAC_PERIPH_INCR_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	217;"	d
DMAC_DMAC_PERIPH_INCR_MASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	216;"	d
DMAC_DMAC_PERIPH_INCR_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	218;"	d
DMAC_DMAC_PERIPH_INCR_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	221;"	d
DMAC_DMAC_PERIPH_NO_ENTRIES	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	203;"	d
DMAC_DMAC_PERIPH_OFFSET	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	201;"	d
DMAC_DMAC_PERIPH_STRIDE	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	202;"	d
DMAC_DMAC_PER_HOLD_NO_ENTRIES	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	332;"	d
DMAC_DMAC_PER_HOLD_OFFSET	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	330;"	d
DMAC_DMAC_PER_HOLD_PER_HOLD_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	340;"	d
DMAC_DMAC_PER_HOLD_PER_HOLD_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	339;"	d
DMAC_DMAC_PER_HOLD_PER_HOLD_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	337;"	d
DMAC_DMAC_PER_HOLD_PER_HOLD_MASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	336;"	d
DMAC_DMAC_PER_HOLD_PER_HOLD_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	338;"	d
DMAC_DMAC_PER_HOLD_PER_HOLD_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	341;"	d
DMAC_DMAC_PER_HOLD_STRIDE	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	331;"	d
DMAC_DMAC_SETUP_NO_ENTRIES	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	58;"	d
DMAC_DMAC_SETUP_OFFSET	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	56;"	d
DMAC_DMAC_SETUP_START_ADDRESS_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	66;"	d
DMAC_DMAC_SETUP_START_ADDRESS_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	65;"	d
DMAC_DMAC_SETUP_START_ADDRESS_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	63;"	d
DMAC_DMAC_SETUP_START_ADDRESS_MASK	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	62;"	d
DMAC_DMAC_SETUP_START_ADDRESS_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	64;"	d
DMAC_DMAC_SETUP_START_ADDRESS_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	67;"	d
DMAC_DMAC_SETUP_STRIDE	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	57;"	d
DMAC_DMAC_SOFT_RESET_OFFSET	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	343;"	d
DMAC_ENABLE_2D_MODE_DISABLED	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	/^	DMAC_ENABLE_2D_MODE_DISABLED = 0x0,$/;"	e	enum:DMAC_DMAC_COUNT_ENABLE_2D_MODE_ENUM
DMAC_ENABLE_2D_MODE_ENABLED	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	/^	DMAC_ENABLE_2D_MODE_ENABLED = 0x1,$/;"	e	enum:DMAC_DMAC_COUNT_ENABLE_2D_MODE_ENUM
DMAC_EXT_BURST_0	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_EXT_BURST_0    = 0x0,      \/\/!< no extension$/;"	e	enum:__anon155
DMAC_EXT_BURST_1	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_EXT_BURST_1    = 0x1,      \/\/!< extension of 8$/;"	e	enum:__anon155
DMAC_EXT_BURST_10	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_EXT_BURST_10   = 0xa,      \/\/!< extension of 80$/;"	e	enum:__anon155
DMAC_EXT_BURST_11	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_EXT_BURST_11   = 0xb,      \/\/!< extension of 88$/;"	e	enum:__anon155
DMAC_EXT_BURST_12	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_EXT_BURST_12   = 0xc,      \/\/!< extension of 96$/;"	e	enum:__anon155
DMAC_EXT_BURST_13	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_EXT_BURST_13   = 0xd,      \/\/!< extension of 104$/;"	e	enum:__anon155
DMAC_EXT_BURST_14	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_EXT_BURST_14   = 0xe,      \/\/!< extension of 112$/;"	e	enum:__anon155
DMAC_EXT_BURST_15	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_EXT_BURST_15   = 0xf,      \/\/!< extension of 120$/;"	e	enum:__anon155
DMAC_EXT_BURST_2	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_EXT_BURST_2    = 0x2,      \/\/!< extension of 16$/;"	e	enum:__anon155
DMAC_EXT_BURST_3	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_EXT_BURST_3    = 0x3,      \/\/!< extension of 24$/;"	e	enum:__anon155
DMAC_EXT_BURST_4	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_EXT_BURST_4    = 0x4,      \/\/!< extension of 32$/;"	e	enum:__anon155
DMAC_EXT_BURST_5	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_EXT_BURST_5    = 0x5,      \/\/!< extension of 40$/;"	e	enum:__anon155
DMAC_EXT_BURST_6	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_EXT_BURST_6    = 0x6,      \/\/!< extension of 48$/;"	e	enum:__anon155
DMAC_EXT_BURST_7	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_EXT_BURST_7    = 0x7,      \/\/!< extension of 56$/;"	e	enum:__anon155
DMAC_EXT_BURST_8	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_EXT_BURST_8    = 0x8,      \/\/!< extension of 64$/;"	e	enum:__anon155
DMAC_EXT_BURST_9	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_EXT_BURST_9    = 0x9,      \/\/!< extension of 72$/;"	e	enum:__anon155
DMAC_INCR_OFF	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_INCR_OFF = 0,          \/*!< No action, no increment. *\/$/;"	e	enum:__anon151
DMAC_INCR_ON	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_INCR_ON  = 1           \/*!< Generate address increment. *\/$/;"	e	enum:__anon151
DMAC_LIST_FIN_OFF	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_LIST_FIN_OFF = 0,          \/*!< No action. *\/$/;"	e	enum:__anon150
DMAC_LIST_FIN_ON	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_LIST_FIN_ON = 1            \/*!< Generate interrupt, must be set for$/;"	e	enum:__anon150
DMAC_LIST_INT_DISABLE	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	/^	DMAC_LIST_INT_DISABLE = 0x0,$/;"	e	enum:DMAC_DMAC_IRQ_STAT_LIST_INT_ENUM
DMAC_LIST_INT_ENABLE	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	/^	DMAC_LIST_INT_ENABLE = 0x1,$/;"	e	enum:DMAC_DMAC_IRQ_STAT_LIST_INT_ENUM
DMAC_LL_BYTE_SIZE	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	319;"	d
DMAC_LL_WD0_BSWAP_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	91;"	d
DMAC_LL_WD0_BSWAP_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	90;"	d
DMAC_LL_WD0_BSWAP_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	88;"	d
DMAC_LL_WD0_BSWAP_MASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	87;"	d
DMAC_LL_WD0_BSWAP_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	89;"	d
DMAC_LL_WD0_BSWAP_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	92;"	d
DMAC_LL_WD0_DIR_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	82;"	d
DMAC_LL_WD0_DIR_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	81;"	d
DMAC_LL_WD0_DIR_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	79;"	d
DMAC_LL_WD0_DIR_MASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	78;"	d
DMAC_LL_WD0_DIR_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	80;"	d
DMAC_LL_WD0_DIR_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	83;"	d
DMAC_LL_WD0_OFFSET	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	56;"	d
DMAC_LL_WD0_PW_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	73;"	d
DMAC_LL_WD0_PW_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	72;"	d
DMAC_LL_WD0_PW_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	70;"	d
DMAC_LL_WD0_PW_MASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	69;"	d
DMAC_LL_WD0_PW_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	71;"	d
DMAC_LL_WD0_PW_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	74;"	d
DMAC_LL_WD0_RESERVED_01_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	64;"	d
DMAC_LL_WD0_RESERVED_01_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	63;"	d
DMAC_LL_WD0_RESERVED_01_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	61;"	d
DMAC_LL_WD0_RESERVED_01_MASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	60;"	d
DMAC_LL_WD0_RESERVED_01_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	62;"	d
DMAC_LL_WD0_RESERVED_01_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	65;"	d
DMAC_LL_WD1_INCR_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	111;"	d
DMAC_LL_WD1_INCR_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	110;"	d
DMAC_LL_WD1_INCR_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	108;"	d
DMAC_LL_WD1_INCR_MASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	107;"	d
DMAC_LL_WD1_INCR_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	109;"	d
DMAC_LL_WD1_INCR_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	112;"	d
DMAC_LL_WD1_LEN_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	102;"	d
DMAC_LL_WD1_LEN_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	101;"	d
DMAC_LL_WD1_LEN_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	99;"	d
DMAC_LL_WD1_LEN_MASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	98;"	d
DMAC_LL_WD1_LEN_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	100;"	d
DMAC_LL_WD1_LEN_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	103;"	d
DMAC_LL_WD1_LIST_FIN_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	147;"	d
DMAC_LL_WD1_LIST_FIN_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	146;"	d
DMAC_LL_WD1_LIST_FIN_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	144;"	d
DMAC_LL_WD1_LIST_FIN_MASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	143;"	d
DMAC_LL_WD1_LIST_FIN_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	145;"	d
DMAC_LL_WD1_LIST_FIN_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	148;"	d
DMAC_LL_WD1_LIST_INT_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	138;"	d
DMAC_LL_WD1_LIST_INT_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	137;"	d
DMAC_LL_WD1_LIST_INT_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	135;"	d
DMAC_LL_WD1_LIST_INT_MASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	134;"	d
DMAC_LL_WD1_LIST_INT_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	136;"	d
DMAC_LL_WD1_LIST_INT_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	139;"	d
DMAC_LL_WD1_OFFSET	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	94;"	d
DMAC_LL_WD1_PI_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	120;"	d
DMAC_LL_WD1_PI_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	119;"	d
DMAC_LL_WD1_PI_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	117;"	d
DMAC_LL_WD1_PI_MASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	116;"	d
DMAC_LL_WD1_PI_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	118;"	d
DMAC_LL_WD1_PI_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	121;"	d
DMAC_LL_WD1_RESERVED_02_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	129;"	d
DMAC_LL_WD1_RESERVED_02_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	128;"	d
DMAC_LL_WD1_RESERVED_02_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	126;"	d
DMAC_LL_WD1_RESERVED_02_MASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	125;"	d
DMAC_LL_WD1_RESERVED_02_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	127;"	d
DMAC_LL_WD1_RESERVED_02_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	130;"	d
DMAC_LL_WD2_ADDR_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	158;"	d
DMAC_LL_WD2_ADDR_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	157;"	d
DMAC_LL_WD2_ADDR_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	155;"	d
DMAC_LL_WD2_ADDR_MASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	154;"	d
DMAC_LL_WD2_ADDR_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	156;"	d
DMAC_LL_WD2_ADDR_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	159;"	d
DMAC_LL_WD2_OFFSET	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	150;"	d
DMAC_LL_WD3_ACC_DEL_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	214;"	d
DMAC_LL_WD3_ACC_DEL_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	213;"	d
DMAC_LL_WD3_ACC_DEL_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	211;"	d
DMAC_LL_WD3_ACC_DEL_MASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	210;"	d
DMAC_LL_WD3_ACC_DEL_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	212;"	d
DMAC_LL_WD3_ACC_DEL_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	215;"	d
DMAC_LL_WD3_BURST_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	205;"	d
DMAC_LL_WD3_BURST_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	204;"	d
DMAC_LL_WD3_BURST_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	202;"	d
DMAC_LL_WD3_BURST_MASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	201;"	d
DMAC_LL_WD3_BURST_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	203;"	d
DMAC_LL_WD3_BURST_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	206;"	d
DMAC_LL_WD3_EXT_BURST_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	187;"	d
DMAC_LL_WD3_EXT_BURST_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	186;"	d
DMAC_LL_WD3_EXT_BURST_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	184;"	d
DMAC_LL_WD3_EXT_BURST_MASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	183;"	d
DMAC_LL_WD3_EXT_BURST_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	185;"	d
DMAC_LL_WD3_EXT_BURST_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	188;"	d
DMAC_LL_WD3_EXT_SA_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	169;"	d
DMAC_LL_WD3_EXT_SA_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	168;"	d
DMAC_LL_WD3_EXT_SA_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	166;"	d
DMAC_LL_WD3_EXT_SA_MASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	165;"	d
DMAC_LL_WD3_EXT_SA_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	167;"	d
DMAC_LL_WD3_EXT_SA_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	170;"	d
DMAC_LL_WD3_OFFSET	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	161;"	d
DMAC_LL_WD3_RESERVED_03_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	196;"	d
DMAC_LL_WD3_RESERVED_03_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	195;"	d
DMAC_LL_WD3_RESERVED_03_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	193;"	d
DMAC_LL_WD3_RESERVED_03_MASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	192;"	d
DMAC_LL_WD3_RESERVED_03_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	194;"	d
DMAC_LL_WD3_RESERVED_03_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	197;"	d
DMAC_LL_WD3_RESERVED_04_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	178;"	d
DMAC_LL_WD3_RESERVED_04_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	177;"	d
DMAC_LL_WD3_RESERVED_04_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	175;"	d
DMAC_LL_WD3_RESERVED_04_MASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	174;"	d
DMAC_LL_WD3_RESERVED_04_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	176;"	d
DMAC_LL_WD3_RESERVED_04_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	179;"	d
DMAC_LL_WD4_MODE_2D_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	243;"	d
DMAC_LL_WD4_MODE_2D_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	242;"	d
DMAC_LL_WD4_MODE_2D_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	240;"	d
DMAC_LL_WD4_MODE_2D_MASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	239;"	d
DMAC_LL_WD4_MODE_2D_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	241;"	d
DMAC_LL_WD4_MODE_2D_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	244;"	d
DMAC_LL_WD4_OFFSET	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	217;"	d
DMAC_LL_WD4_REP_COUNT_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	225;"	d
DMAC_LL_WD4_REP_COUNT_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	224;"	d
DMAC_LL_WD4_REP_COUNT_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	222;"	d
DMAC_LL_WD4_REP_COUNT_MASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	221;"	d
DMAC_LL_WD4_REP_COUNT_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	223;"	d
DMAC_LL_WD4_REP_COUNT_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	226;"	d
DMAC_LL_WD4_RESERVED_05_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	234;"	d
DMAC_LL_WD4_RESERVED_05_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	233;"	d
DMAC_LL_WD4_RESERVED_05_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	231;"	d
DMAC_LL_WD4_RESERVED_05_MASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	230;"	d
DMAC_LL_WD4_RESERVED_05_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	232;"	d
DMAC_LL_WD4_RESERVED_05_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	235;"	d
DMAC_LL_WD4_RESERVED_06_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	252;"	d
DMAC_LL_WD4_RESERVED_06_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	251;"	d
DMAC_LL_WD4_RESERVED_06_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	249;"	d
DMAC_LL_WD4_RESERVED_06_MASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	248;"	d
DMAC_LL_WD4_RESERVED_06_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	250;"	d
DMAC_LL_WD4_RESERVED_06_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	253;"	d
DMAC_LL_WD5_LINE_ADD_OFF_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	281;"	d
DMAC_LL_WD5_LINE_ADD_OFF_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	280;"	d
DMAC_LL_WD5_LINE_ADD_OFF_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	278;"	d
DMAC_LL_WD5_LINE_ADD_OFF_MASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	277;"	d
DMAC_LL_WD5_LINE_ADD_OFF_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	279;"	d
DMAC_LL_WD5_LINE_ADD_OFF_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	282;"	d
DMAC_LL_WD5_OFFSET	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	255;"	d
DMAC_LL_WD5_RESERVED_07_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	272;"	d
DMAC_LL_WD5_RESERVED_07_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	271;"	d
DMAC_LL_WD5_RESERVED_07_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	269;"	d
DMAC_LL_WD5_RESERVED_07_MASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	268;"	d
DMAC_LL_WD5_RESERVED_07_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	270;"	d
DMAC_LL_WD5_RESERVED_07_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	273;"	d
DMAC_LL_WD5_RESERVED_08_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	290;"	d
DMAC_LL_WD5_RESERVED_08_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	289;"	d
DMAC_LL_WD5_RESERVED_08_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	287;"	d
DMAC_LL_WD5_RESERVED_08_MASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	286;"	d
DMAC_LL_WD5_RESERVED_08_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	288;"	d
DMAC_LL_WD5_RESERVED_08_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	291;"	d
DMAC_LL_WD5_ROW_LENGTH_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	263;"	d
DMAC_LL_WD5_ROW_LENGTH_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	262;"	d
DMAC_LL_WD5_ROW_LENGTH_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	260;"	d
DMAC_LL_WD5_ROW_LENGTH_MASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	259;"	d
DMAC_LL_WD5_ROW_LENGTH_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	261;"	d
DMAC_LL_WD5_ROW_LENGTH_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	264;"	d
DMAC_LL_WD6_OFFSET	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	293;"	d
DMAC_LL_WD6_SA_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	301;"	d
DMAC_LL_WD6_SA_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	300;"	d
DMAC_LL_WD6_SA_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	298;"	d
DMAC_LL_WD6_SA_MASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	297;"	d
DMAC_LL_WD6_SA_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	299;"	d
DMAC_LL_WD6_SA_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	302;"	d
DMAC_LL_WD7_LISTPTR_DEFAULT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	312;"	d
DMAC_LL_WD7_LISTPTR_LENGTH	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	311;"	d
DMAC_LL_WD7_LISTPTR_LSBMASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	309;"	d
DMAC_LL_WD7_LISTPTR_MASK	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	308;"	d
DMAC_LL_WD7_LISTPTR_SHIFT	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	310;"	d
DMAC_LL_WD7_LISTPTR_SIGNED_FIELD	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	313;"	d
DMAC_LL_WD7_OFFSET	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	304;"	d
DMAC_MAX_CHANNELS	encode/kernel_device/include/vxe_public_regdefs.h	57;"	d
DMAC_PI_1	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	/^	DMAC_PI_1 = 0x2,$/;"	e	enum:DMAC_DMAC_COUNT_PI_ENUM
DMAC_PI_2	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	/^	DMAC_PI_2 = 0x1,$/;"	e	enum:DMAC_DMAC_COUNT_PI_ENUM
DMAC_PI_4	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	/^	DMAC_PI_4 = 0x0,$/;"	e	enum:DMAC_DMAC_COUNT_PI_ENUM
DMAC_PWIDTH_16_BIT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	DMAC_PWIDTH_16_BIT = 0x1,		\/\/!< Peripheral width 16-bit.$/;"	e	enum:__anon528
DMAC_PWIDTH_16_BIT	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_PWIDTH_16_BIT = 0x1,       \/*!< Peripheral width 16-bit. *\/$/;"	e	enum:__anon149
DMAC_PWIDTH_32_BIT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	DMAC_PWIDTH_32_BIT = 0x0,		\/\/!< Peripheral width 32-bit.$/;"	e	enum:__anon528
DMAC_PWIDTH_32_BIT	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_PWIDTH_32_BIT = 0x0,       \/*!< Peripheral width 32-bit. *\/$/;"	e	enum:__anon149
DMAC_PWIDTH_8_BIT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	DMAC_PWIDTH_8_BIT = 0x2,		\/\/!< Peripheral width 8-bit.$/;"	e	enum:__anon528
DMAC_PWIDTH_8_BIT	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMAC_PWIDTH_8_BIT  = 0x2,       \/*!< Peripheral width 8-bit. *\/$/;"	e	enum:__anon149
DMAC_ReadRegister	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	125;"	d	file:
DMAC_ReadRegister	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	90;"	d	file:
DMAC_ReadRegister	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext_reg.h	108;"	d
DMAC_VALUE_COUNT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	549;"	d
DMAC_VALUE_PERIPH_PARAM	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	555;"	d
DMAC_WriteRegister	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	122;"	d	file:
DMAC_WriteRegister	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	89;"	d	file:
DMAC_WriteRegister	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext_reg.h	107;"	d
DMAC_e2DMode	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^} DMAC_e2DMode;$/;"	t	typeref:enum:__anon156
DMAC_eAccDel	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} DMAC_eAccDel;$/;"	t	typeref:enum:__anon524
DMAC_eAccDel	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^} DMAC_eAccDel;$/;"	t	typeref:enum:__anon153
DMAC_eBSwap	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} DMAC_eBSwap;$/;"	t	typeref:enum:__anon525
DMAC_eBSwap	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^} DMAC_eBSwap;$/;"	t	typeref:enum:__anon147
DMAC_eBurst	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} DMAC_eBurst;$/;"	t	typeref:enum:__anon526
DMAC_eBurst	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^} DMAC_eBurst;$/;"	t	typeref:enum:__anon154
DMAC_eDir	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} DMAC_eDir;$/;"	t	typeref:enum:__anon527
DMAC_eDir	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^} DMAC_eDir;$/;"	t	typeref:enum:__anon148
DMAC_eExtBurst	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^} DMAC_eExtBurst;$/;"	t	typeref:enum:__anon155
DMAC_eIncr	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^} DMAC_eIncr;$/;"	t	typeref:enum:__anon151
DMAC_eListFin	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^} DMAC_eListFin;$/;"	t	typeref:enum:__anon150
DMAC_ePW	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} DMAC_ePW;$/;"	t	typeref:enum:__anon528
DMAC_ePW	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^} DMAC_ePW;$/;"	t	typeref:enum:__anon149
DMANKM_ActivateKmHisr	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^IMG_VOID DMANKM_ActivateKmHisr($/;"	f
DMANKM_AttachComponent	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^IMG_RESULT DMANKM_AttachComponent($/;"	f
DMANKM_Deinitialise	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^IMG_VOID DMANKM_Deinitialise(IMG_VOID)$/;"	f
DMANKM_DevDisconnectComplete	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^IMG_RESULT DMANKM_DevDisconnectComplete($/;"	f
DMANKM_GetAttachHandleFromId	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^IMG_RESULT DMANKM_GetAttachHandleFromId($/;"	f
DMANKM_GetAttachIdFromHandle	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^IMG_UINT32 DMANKM_GetAttachIdFromHandle($/;"	f
DMANKM_GetAttachResBucket	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^IMG_HANDLE DMANKM_GetAttachResBucket($/;"	f
DMANKM_GetConnFromAttachHandle	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^IMG_HANDLE DMANKM_GetConnFromAttachHandle($/;"	f
DMANKM_GetConnIdFromHandle	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^IMG_UINT32 DMANKM_GetConnIdFromHandle($/;"	f
DMANKM_GetDevGlobalData	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^IMG_VOID * DMANKM_GetDevGlobalData($/;"	f
DMANKM_GetDevHandleFromAttach	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^IMG_HANDLE DMANKM_GetDevHandleFromAttach($/;"	f
DMANKM_GetDevInstanceData	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^IMG_VOID * DMANKM_GetDevInstanceData($/;"	f
DMANKM_GetDeviceName	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^IMG_CHAR * DMANKM_GetDeviceName($/;"	f
DMANKM_Initialise	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^IMG_RESULT DMANKM_Initialise(IMG_VOID)$/;"	f
DMANKM_KmPowerEvent	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^IMG_VOID DMANKM_KmPowerEvent($/;"	f
DMANKM_LocateDevice	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^IMG_RESULT DMANKM_LocateDevice($/;"	f
DMANKM_OpenDevice	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^IMG_RESULT DMANKM_OpenDevice($/;"	f
DMANKM_RegisterDevice	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^IMG_RESULT DMANKM_RegisterDevice($/;"	f
DMANKM_ResetPowerManagementFlag	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^IMG_VOID DMANKM_ResetPowerManagementFlag($/;"	f
DMANKM_UnRegisterDevice	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^IMG_RESULT DMANKM_UnRegisterDevice($/;"	f
DMANKM_eConnFlags	imgvideo/port_fwrk/include/dman_api_km.h	/^} DMANKM_eConnFlags;$/;"	t	typeref:enum:__anon587
DMANKM_eDevFlags	imgvideo/port_fwrk/include/dman_api_km.h	/^} DMANKM_eDevFlags;$/;"	t	typeref:enum:__anon588
DMANKM_eDisconnType	imgvideo/port_fwrk/include/dman_api_km.h	/^} DMANKM_eDisconnType;$/;"	t	typeref:enum:__anon589
DMANKM_ePwrMngFlags	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^} DMANKM_ePwrMngFlags;$/;"	t	typeref:enum:__anon607	file:
DMANKM_fnDevConnect	imgvideo/port_fwrk/include/dman_api_km.h	/^typedef IMG_RESULT (* DMANKM_fnDevConnect)($/;"	t
DMANKM_pfnCompAttach	imgvideo/port_fwrk/include/dman_api_km.h	/^typedef IMG_RESULT (* DMANKM_pfnCompAttach)($/;"	t
DMANKM_pfnCompConnect	imgvideo/port_fwrk/include/dman_api_km.h	/^typedef IMG_RESULT (* DMANKM_pfnCompConnect)($/;"	t
DMANKM_pfnCompDisconnect	imgvideo/port_fwrk/include/dman_api_km.h	/^typedef IMG_RESULT (*DMANKM_pfnCompDisconnect)($/;"	t
DMANKM_pfnDevDeinit	imgvideo/port_fwrk/include/dman_api_km.h	/^typedef IMG_VOID (* DMANKM_pfnDevDeinit)($/;"	t
DMANKM_pfnDevDisconnect	imgvideo/port_fwrk/include/dman_api_km.h	/^typedef IMG_RESULT (* DMANKM_pfnDevDisconnect)($/;"	t
DMANKM_pfnDevInit	imgvideo/port_fwrk/include/dman_api_km.h	/^typedef IMG_RESULT (* DMANKM_pfnDevInit)($/;"	t
DMANKM_pfnDevKmHisr	imgvideo/port_fwrk/include/dman_api_km.h	/^typedef IMG_VOID (* DMANKM_pfnDevKmHisr)($/;"	t
DMANKM_pfnDevKmLisr	imgvideo/port_fwrk/include/dman_api_km.h	/^typedef IMG_BOOL (* DMANKM_pfnDevKmLisr)($/;"	t
DMANKM_pfnDevPowerPostS0	imgvideo/port_fwrk/include/dman_api_km.h	/^typedef IMG_VOID (* DMANKM_pfnDevPowerPostS0)($/;"	t
DMANKM_pfnDevPowerPreS5	imgvideo/port_fwrk/include/dman_api_km.h	/^typedef IMG_VOID (* DMANKM_pfnDevPowerPreS5)($/;"	t
DMANKM_pfnDevRegister	imgvideo/port_fwrk/include/dman_api_km.h	/^typedef IMG_RESULT (* DMANKM_pfnDevRegister)($/;"	t
DMANKM_sAttachContext	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^} DMANKM_sAttachContext;$/;"	t	typeref:struct:__anon606	file:
DMANKM_sCompAttach	imgvideo/port_fwrk/include/dman_api_km.h	/^typedef struct DMANKM_tag_sCompAttach DMANKM_sCompAttach;$/;"	t	typeref:struct:DMANKM_tag_sCompAttach
DMANKM_sConnContext	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^} DMANKM_sConnContext;$/;"	t	typeref:struct:__anon605	file:
DMANKM_sDevContext	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^} DMANKM_sDevContext;$/;"	t	typeref:struct:__anon604	file:
DMANKM_sDevRegister	imgvideo/port_fwrk/include/dman_api_km.h	/^typedef struct DMANKM_tag_sDevRegister DMANKM_sDevRegister;$/;"	t	typeref:struct:DMANKM_tag_sDevRegister
DMANKM_tag_sCompAttach	imgvideo/port_fwrk/include/dman_api_km.h	/^struct DMANKM_tag_sCompAttach$/;"	s
DMANKM_tag_sDevRegister	imgvideo/port_fwrk/include/dman_api_km.h	/^struct DMANKM_tag_sDevRegister$/;"	s
DMAN_ATTACH_TYPE_ID	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	65;"	d	file:
DMAN_CFLAG_EXCLUSIVE	imgvideo/port_fwrk/include/dman_api_km.h	/^	DMAN_CFLAG_EXCLUSIVE = 0x00000001,	\/\/!< Set to ensure that only one process\/application has exclusive use of the device$/;"	e	enum:__anon587
DMAN_CFLAG_SHARED	imgvideo/port_fwrk/include/dman_api_km.h	/^	DMAN_CFLAG_SHARED	 = 0x00000002,	\/\/!< Set to allow mutiple process\/application to access the device$/;"	e	enum:__anon587
DMAN_CONN_TYPE_ID	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	63;"	d	file:
DMAN_CloseDevice	imgvideo/port_fwrk/libraries/dman/code/dman_api.c	/^IMG_RESULT DMAN_CloseDevice($/;"	f
DMAN_CloseDevice_ID	imgvideo/rpc/sysbrg/src/dman_api_rpc.h	/^	DMAN_CloseDevice_ID,$/;"	e	enum:__anon748
DMAN_DAPM	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^    DMAN_DAPM            = 0x02,    \/\/!< APM on\/off$/;"	e	enum:__anon607	file:
DMAN_DCONN_ABORT	imgvideo/port_fwrk/include/dman_api_km.h	/^	DMAN_DCONN_ABORT,			\/*!< Disconnect caused by the application aborting or some other type of$/;"	e	enum:__anon589
DMAN_DCONN_NORMAL	imgvideo/port_fwrk/include/dman_api_km.h	/^	DMAN_DCONN_NORMAL,			\/*!< Disconnect caused by normal close from applications					*\/$/;"	e	enum:__anon589
DMAN_DFLAG_PSEUDO_DEVICE	imgvideo/port_fwrk/include/dman_api_km.h	/^	DMAN_DFLAG_PSEUDO_DEVICE = 0x00000001,	\/\/!< Set for Pseudo Devices - devices known to the Device Manager, but not to the SYSDEVKM API$/;"	e	enum:__anon588
DMAN_DPPM	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^	DMAN_DPPM            = 0x01,    \/\/!< PPM on\/off$/;"	e	enum:__anon607	file:
DMAN_DPPM_TURNED_ON	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^    DMAN_DPPM_TURNED_ON  = 0x04,    \/\/!< PPM turned back on$/;"	e	enum:__anon607	file:
DMAN_Deinitialise	imgvideo/port_fwrk/libraries/dman/code/dman_api.c	/^IMG_RESULT DMAN_Deinitialise(IMG_VOID)$/;"	f
DMAN_Deinitialise_ID	imgvideo/rpc/sysbrg/src/dman_api_rpc.h	/^	DMAN_Deinitialise_ID,$/;"	e	enum:__anon748
DMAN_GetDeviceId	imgvideo/port_fwrk/libraries/dman/code/dman_api.c	/^IMG_RESULT DMAN_GetDeviceId($/;"	f
DMAN_GetDeviceId_ID	imgvideo/rpc/sysbrg/src/dman_api_rpc.h	/^	DMAN_GetDeviceId_ID,$/;"	e	enum:__anon748
DMAN_GetKmBuildFlags_ID	imgvideo/rpc/sysbrg/src/dman_api_rpc.h	/^	DMAN_GetKmBuildFlags_ID,$/;"	e	enum:__anon748
DMAN_Initialise	imgvideo/port_fwrk/libraries/dman/code/dman_api.c	/^IMG_RESULT DMAN_Initialise(IMG_VOID)$/;"	f
DMAN_Initialise_ID	imgvideo/rpc/sysbrg/src/dman_api_rpc.h	/^	DMAN_Initialise_ID,$/;"	e	enum:__anon748
DMAN_OMODE_EXCLUSIVE	imgvideo/port_fwrk/include/dman_api.h	/^    DMAN_OMODE_EXCLUSIVE = 0x00000001,  \/\/!< Set to obtain exclusive use of the device (exclusive to the application\/process).$/;"	e	enum:__anon598
DMAN_OMODE_SHARED	imgvideo/port_fwrk/include/dman_api.h	/^    DMAN_OMODE_SHARED	 = 0x00000002,  \/\/!< Set to allow shared use of the device (exclusive to the application\/process).$/;"	e	enum:__anon598
DMAN_OpenDevice1_ID	imgvideo/rpc/sysbrg/src/dman_api_rpc.h	/^	DMAN_OpenDevice1_ID,$/;"	e	enum:__anon748
DMAN_dispatch	imgvideo/rpc/sysbrg/src/dman_api_server.c	/^IMG_VOID DMAN_dispatch(SYSBRG_sPacket *psPacket)$/;"	f
DMAN_eFuncId	imgvideo/rpc/sysbrg/src/dman_api_rpc.h	/^} DMAN_eFuncId;$/;"	t	typeref:enum:__anon748
DMAN_eOpenMode	imgvideo/port_fwrk/include/dman_api.h	/^} DMAN_eOpenMode;$/;"	t	typeref:enum:__anon598
DMAN_sCmdMsg	imgvideo/rpc/sysbrg/src/dman_api_rpc.h	/^} DMAN_sCmdMsg;$/;"	t	typeref:struct:__anon749
DMAN_sRespMsg	imgvideo/rpc/sysbrg/src/dman_api_rpc.h	/^} DMAN_sRespMsg;$/;"	t	typeref:struct:__anon755
DMA_LL_SET_WD0	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	271;"	d
DMA_LL_SET_WD1	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	302;"	d
DMA_LL_SET_WD2	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	326;"	d
DMA_LL_SET_WD3	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	353;"	d
DMA_LL_SET_WD4	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	380;"	d
DMA_LL_SET_WD5	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	407;"	d
DMA_LL_SET_WD6	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	429;"	d
DMA_LL_SET_WD7	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	453;"	d
DMA_PERIPH_INCR_1	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMA_PERIPH_INCR_1    = 0x2,        \/\/!< Increment peripheral address by 1$/;"	e	enum:__anon152
DMA_PERIPH_INCR_2	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMA_PERIPH_INCR_2    = 0x1,        \/\/!< Increment peripheral address by 2$/;"	e	enum:__anon152
DMA_PERIPH_INCR_4	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    DMA_PERIPH_INCR_4    = 0x0,        \/\/!< Increment peripheral address by 4$/;"	e	enum:__anon152
DMA_ReadRegMacro	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	80;"	d	file:
DMA_WriteRegMacro	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	81;"	d	file:
DMA_ePeriphIncrSize	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^} DMA_ePeriphIncrSize;$/;"	t	typeref:enum:__anon152
DOUBLE_PI_LOWP	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	102;"	d
DO_NOT_CODE	vdec/firmware/include/vp6fw_data.h	/^    DO_NOT_CODE             = 0x10       \/\/ Fake Mode$/;"	e	enum:__anon266
DO_NOT_CODE	vdec/firmware/share/vp6fw_data_shared.h	/^    DO_NOT_CODE             = 0x10       \/\/ Fake Mode$/;"	e	enum:__anon477
DPB_MIN	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	733;"	d	file:
DPB_MIN	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	752;"	d	file:
DQ_CINCLUDE	imgvideo/list_utils/include/dq.h	107;"	d
DQ_CINCLUDE	imgvideo/list_utils/include/dq.h	109;"	d
DQ_COMPILE	imgvideo/list_utils/src/dq/dq.c	59;"	d	file:
DQ_COMPILE	imgvideo/list_utils/src/dq/dq.c	62;"	d	file:
DQ_EMPTY	imgvideo/list_utils/src/dq/dq.c	79;"	d	file:
DQ_FQUALS	imgvideo/list_utils/include/dq.h	63;"	d
DQ_FQUALS	imgvideo/list_utils/include/dq.h	66;"	d
DQ_FQUALS	imgvideo/list_utils/include/dq.h	68;"	d
DQ_H	imgvideo/list_utils/include/dq.h	48;"	d
DQ_LINK	imgvideo/list_utils/include/dq.h	/^    DQ_LINK;$/;"	m	struct:__anon561
DQ_LINK	imgvideo/list_utils/include/dq.h	73;"	d
DQ_LINK	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^	DQ_LINK;			\/*!< DQ link (allows the structure to be part of a MeOS DQ list).*\/$/;"	m	struct:RMAN_tag_sResource	file:
DQ_LINK	vdec/kernel_device/libraries/vdecdd/code/resource.c	/^    DQ_LINK;$/;"	m	struct:RESOURCE_sListElem_tag	file:
DQ_LINK	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    DQ_LINK;                \/*!< Context is DQ listable. Pictures can be decoded on multiple cores thus may arrive out of order.    *\/$/;"	m	struct:__anon59	file:
DQ_LINKAGE_T	imgvideo/list_utils/include/dq.h	/^}DQ_LINKAGE_T ; \/* Private  *\/$/;"	t	typeref:struct:DQ_tag
DQ_T	imgvideo/list_utils/include/dq.h	/^}DQ_T ; \/* Anonymous *\/$/;"	t	typeref:struct:__anon561
DQ_init	imgvideo/list_utils/src/dq/dq.c	/^DQ_FQUALS void DQ_init(DQ_T *queue)$/;"	f
DQ_tag	imgvideo/list_utils/include/dq.h	/^typedef struct DQ_tag { $/;"	s
DUMP	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	1265;"	d	file:
DUMP_CORE	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	1268;"	d	file:
DWR_ERROR_MASK	vdec/apis/vdec/include/vdec_api.h	230;"	d
DcNodeContexts	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT8 DcNodeContexts[2][DC_TOKEN_CONTEXTS][MAX_ENTROPY_TOKENS-1];$/;"	m	struct:__anon272
DcProbs	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT8 DcProbs[2*(MAX_ENTROPY_TOKENS-1)];$/;"	m	struct:__anon272
DeInitDebugFS	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^IMG_VOID DeInitDebugFS(IMG_HANDLE root)$/;"	f
DeInitTal	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^void DeInitTal(IMG_VOID)$/;"	f
DebugFS_CreateReadNode	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^IMG_HANDLE DebugFS_CreateReadNode(IMG_CHAR *name, IMG_HANDLE parent, IMG_HANDLE ops)$/;"	f
DebugFS_ExportRead	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	254;"	d	file:
DebugFS_ReadOpsOf	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	252;"	d	file:
Deinitialise	imgvideo/port_fwrk/include/sysmem_utils.h	/^    IMG_VOID (*Deinitialise)(struct SYSMEM_Heap *);$/;"	m	struct:SYSMEM_Ops
Deinitialise	imgvideo/port_fwrk/libraries/sysmem/carveout/code/sysmem_api_km.c	/^static IMG_VOID Deinitialise($/;"	f	file:
Deinitialise	imgvideo/port_fwrk/libraries/sysmem/coherent/code/sysmem_api_km.c	/^static IMG_VOID Deinitialise($/;"	f	file:
Deinitialise	imgvideo/port_fwrk/libraries/sysmem/devif/code/sysmem_api_km.c	/^static IMG_VOID Deinitialise($/;"	f	file:
Deinitialise	imgvideo/port_fwrk/libraries/sysmem/ion/code/sysmem_api_km.c	/^static IMG_VOID Deinitialise(SYSMEM_Heap *heap)$/;"	f	file:
Deinitialise	imgvideo/port_fwrk/libraries/sysmem/unified/code/sysmem_api_km.c	/^static IMG_VOID Deinitialise($/;"	f	file:
DeltaPocS0	vdec/firmware/include/hevcfw_data.h	/^    IMG_INT16 DeltaPocS0[HEVCFW_MAX_NUM_REF_PICS];$/;"	m	struct:__anon362
DeltaPocS1	vdec/firmware/include/hevcfw_data.h	/^    IMG_INT16 DeltaPocS1[HEVCFW_MAX_NUM_REF_PICS];$/;"	m	struct:__anon362
ELEMENT_ADAPTIVE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	ELEMENT_ADAPTIVE,								\/\/!< Insert reference picture marking$/;"	e	enum:__anon531
ELEMENT_ANCHOR_PIC_FLAG	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	ELEMENT_ANCHOR_PIC_FLAG,						\/\/!< Insert flag indicating whether or not this picture is an anchor picture$/;"	e	enum:__anon531
ELEMENT_BOTTOM_FIELD	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	ELEMENT_BOTTOM_FIELD,							\/\/!< Insert bottom_field flag$/;"	e	enum:__anon531
ELEMENT_CURRMBNR	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	ELEMENT_CURRMBNR,								\/\/!< Insert the current macrloblock number for a slice.$/;"	e	enum:__anon531
ELEMENT_CUSTOM_QUANT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	ELEMENT_CUSTOM_QUANT							\/\/!< Insert custom quantization values$/;"	e	enum:__anon531
ELEMENT_DIRECT_SPATIAL_MV_FLAG	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	ELEMENT_DIRECT_SPATIAL_MV_FLAG,					\/\/!< Insert spatial direct mode flag$/;"	e	enum:__anon531
ELEMENT_EXTENDED_TR	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	ELEMENT_EXTENDED_TR,							\/\/!< Insert Extended Temporal Reference field$/;"	e	enum:__anon531
ELEMENT_FRAMEQSCALE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	ELEMENT_FRAMEQSCALE,							\/\/!< Insert the H263\/MPEG4 Frame Q_scale parameter (vob_quant field)$/;"	e	enum:__anon531
ELEMENT_FRAME_NUM	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	ELEMENT_FRAME_NUM,								\/\/!< Insert frame_num field (used as ID for ref. pictures in H264)$/;"	e	enum:__anon531
ELEMENT_GOB_FRAME_ID	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	ELEMENT_GOB_FRAME_ID,							\/\/!< Insert gob_frame_id field (used for display ordering in H263)$/;"	e	enum:__anon531
ELEMENT_IDR_PIC_ID	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	ELEMENT_IDR_PIC_ID,								\/\/!< Insert idr_pic_id field (used to distinguish consecutive IDR frames)$/;"	e	enum:__anon531
ELEMENT_INSERTBYTEALIGN_H264	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	ELEMENT_INSERTBYTEALIGN_H264,					\/\/!< Insert the byte alignment bits for H264$/;"	e	enum:__anon531
ELEMENT_INSERTBYTEALIGN_MPG2	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	ELEMENT_INSERTBYTEALIGN_MPG2,					\/\/!< Insert the byte alignment bits for MPEG2$/;"	e	enum:__anon531
ELEMENT_INSERTBYTEALIGN_MPG4	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	ELEMENT_INSERTBYTEALIGN_MPG4,					\/\/!< Insert the byte alignment bits for MPEG4$/;"	e	enum:__anon531
ELEMENT_MODULO_TIME_BASE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	ELEMENT_MODULO_TIME_BASE,						\/\/!< Insert modulo_time_base used in MPEG4 (depends on vop_time_increment_resolution)$/;"	e	enum:__anon531
ELEMENT_MPEG2_IS_INTRA_SLICE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	ELEMENT_MPEG2_IS_INTRA_SLICE,					\/\/!< Insert 1 bit flag indicating if slice is Intra or not (MPEG2 slice header)$/;"	e	enum:__anon531
ELEMENT_MPEG2_PICTURE_STRUCTURE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	ELEMENT_MPEG2_PICTURE_STRUCTURE,				\/\/!< Insert 2 bit field indicating if the current header is for a frame picture (11), top field (01) or bottom field (10) - (MPEG2 picture header)$/;"	e	enum:__anon531
ELEMENT_MPEG2_SLICE_VERTICAL_POS	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	ELEMENT_MPEG2_SLICE_VERTICAL_POS,				\/\/!< Insert slice vertical pos (MPEG2 slice header)$/;"	e	enum:__anon531
ELEMENT_NUM_REF_IDX_ACTIVE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	ELEMENT_NUM_REF_IDX_ACTIVE,						\/\/!< Insert number of active references$/;"	e	enum:__anon531
ELEMENT_PIC_ORDER_CNT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	ELEMENT_PIC_ORDER_CNT,							\/\/!< Insert pic_order_cnt_lsb field (used for display ordering in H264)$/;"	e	enum:__anon531
ELEMENT_QP	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	ELEMENT_QP,										\/\/!< Insert the H264 Picture Header QP parameter$/;"	e	enum:__anon531
ELEMENT_RAWDATA	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	ELEMENT_RAWDATA,								\/\/!< Raw data$/;"	e	enum:__anon531
ELEMENT_REFERENCE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	ELEMENT_REFERENCE,								\/\/!< Insert flag indicating whether or not this picture is a reference$/;"	e	enum:__anon531
ELEMENT_REORDER_L0	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	ELEMENT_REORDER_L0,								\/\/!< Insert reference list 0 reordering$/;"	e	enum:__anon531
ELEMENT_REORDER_L1	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	ELEMENT_REORDER_L1,								\/\/!< Insert reference list 1 reordering$/;"	e	enum:__anon531
ELEMENT_SLICEQSCALE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	ELEMENT_SLICEQSCALE,							\/\/!< Insert the H263\/MPEG4 Slice Q_scale parameter (quant_scale field)$/;"	e	enum:__anon531
ELEMENT_SLICEWEIGHTEDPREDICTIONSTRUCT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	ELEMENT_SLICEWEIGHTEDPREDICTIONSTRUCT,			\/\/!< Insert weighted prediciton parameters$/;"	e	enum:__anon531
ELEMENT_SLICE_NUM	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	ELEMENT_SLICE_NUM,								\/\/!< Insert slice num (used for GOB headers in H263)$/;"	e	enum:__anon531
ELEMENT_SQP	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	ELEMENT_SQP,									\/\/!< Insert the H264 Slice Header QP parameter$/;"	e	enum:__anon531
ELEMENT_STARTCODE_MIDHDR	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	ELEMENT_STARTCODE_MIDHDR,						\/\/!< Raw data that includes a start code in the middle of the header$/;"	e	enum:__anon531
ELEMENT_STARTCODE_RAWDATA	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	ELEMENT_STARTCODE_RAWDATA = 0,					\/\/!< Raw data that includes a start code$/;"	e	enum:__anon531
ELEMENT_TEMPORAL_ID	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	ELEMENT_TEMPORAL_ID,							\/\/!< Insert temporal ID of the picture, used for MVC header$/;"	e	enum:__anon531
ELEMENT_TEMPORAL_REFERENCE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	ELEMENT_TEMPORAL_REFERENCE,						\/\/!< Insert Temporal Reference field (used as ID for ref. pictures in H263)$/;"	e	enum:__anon531
ELEMENT_TEMPORAL_REF_MPG2	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	ELEMENT_TEMPORAL_REF_MPG2,$/;"	e	enum:__anon531
ELEMENT_VBV_MPG2	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	ELEMENT_VBV_MPG2,$/;"	e	enum:__anon531
ELEMENT_VOP_TIME_INCREMENT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	ELEMENT_VOP_TIME_INCREMENT,						\/\/!< Insert vop_time_increment field (used for display ordering in MPEG4)$/;"	e	enum:__anon531
EMERALD_CORE	vdec/firmware/include/vdecfw.h	85;"	d
EMERALD_CORE	vdec/firmware/share/vdecfw_shared.h	86;"	d
ENCODE_FIFO_SIZE	encode/kernel_device/include/apiinternal.h	63;"	d
ENTRY_POINT	encode/firmware/topaz_hp/fwlib/include/defs.h	195;"	d
ENTRY_POINT	encode/firmware/topaz_hp/fwlib/include/defs.h	198;"	d
ERROR_SCOPE_IGNORE	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    ERROR_SCOPE_IGNORE = 0,$/;"	e	enum:__anon133	file:
ERROR_SCOPE_OTHER	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    ERROR_SCOPE_OTHER$/;"	e	enum:__anon133	file:
ERROR_SCOPE_PICTURE	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    ERROR_SCOPE_PICTURE,$/;"	e	enum:__anon133	file:
ERROR_SCOPE_SEQUENCE	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    ERROR_SCOPE_SEQUENCE,$/;"	e	enum:__anon133	file:
ESF_FIRST_STAGE_STATS	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	195;"	d
ESF_MP_BEST_MB_DECISION_STATS	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	196;"	d
ESF_MP_BEST_MOTION_VECTOR_STATS	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	197;"	d
EXCLUDE_PDUMP	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	92;"	d	file:
EXECUTE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    EXECUTE$/;"	e	enum:XPL_TIMING_POINTS
EXTERNAL_BUFFER_ASSOC	encode/kernel_device/include/apiinternal.h	/^}EXTERNAL_BUFFER_ASSOC;$/;"	t	typeref:struct:__anon508
Element_Type	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	HEADER_ELEMENT_TYPE	Element_Type;	\/\/!< Element type$/;"	m	struct:__anon532
FACT_SPEC_FORMAT_MIN_FACT_VAL	imgvideo/imglib/libraries/pixelapi/code/pixel_api.c	684;"	d	file:
FACT_SPEC_FORMAT_NUM_PLANES	imgvideo/imglib/libraries/pixelapi/code/pixel_api.c	680;"	d	file:
FACT_SPEC_FORMAT_PLANE_CODE_BITS	imgvideo/imglib/libraries/pixelapi/code/pixel_api.c	682;"	d	file:
FACT_SPEC_FORMAT_PLANE_CODE_MASK	imgvideo/imglib/libraries/pixelapi/code/pixel_api.c	683;"	d	file:
FACT_SPEC_FORMAT_PLANE_UNUSED	imgvideo/imglib/libraries/pixelapi/code/pixel_api.c	681;"	d	file:
FALSE	encode/firmware/topaz_hp/fwlib/include/defs.h	178;"	d
FCLOSE	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	112;"	d	file:
FCLOSE	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	118;"	d	file:
FE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    FE                    = 0,$/;"	e	enum:XPL_TIMING_RANGES
FEHW_ERROR_MASK	vdec/apis/vdec/include/vdec_api.h	228;"	d
FE_1STSLICE_5_6	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    FE_1STSLICE_5_6,$/;"	e	enum:XPL_TIMING_RANGES
FE_DECODE_2_7	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    FE_DECODE_2_7,$/;"	e	enum:XPL_TIMING_RANGES
FE_SETUP_1_2	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    FE_SETUP_1_2          = 0x065,$/;"	e	enum:XPL_TIMING_RANGES
FE_TICKS	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    FE_TICKS,$/;"	e	enum:XPL_DATA_ITEMS
FILL_RENDEC_CHUNK	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	2307;"	d	file:
FIRST_PARTITION_BUFFER_OFFSET	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	103;"	d
FIRST_PARTITION_BUFFER_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	98;"	d
FIXED	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	131;"	d
FIXED_POINT	encode/firmware/topaz_hp/fwlib/include/defs.h	/^} FIXED_POINT, *PFIXED_POINT;$/;"	t	typeref:struct:_FIXED_POINT_
FLAG_IS_SET	vdec/firmware/include/vdecfw.h	144;"	d
FLAG_IS_SET	vdec/firmware/share/vdecfw_shared.h	145;"	d
FLAG_MASK	vdec/firmware/include/vdecfw.h	143;"	d
FLAG_MASK	vdec/firmware/share/vdecfw_shared.h	144;"	d
FLOAT16_EXPONENT_MASK	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	258;"	d	file:
FLOAT16_EXPONENT_OFFSET	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	259;"	d	file:
FLOAT16_EXPONENT_SHIFT	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	257;"	d	file:
FLOAT16_EXPONENT_WIDTH	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	256;"	d	file:
FLOAT16_MANTISSA_MASK	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	262;"	d	file:
FLOAT16_MANTISSA_SHIFT	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	261;"	d	file:
FLOAT16_MANTISSA_WIDTH	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	260;"	d	file:
FLOAT16_SIGN_MASK	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	255;"	d	file:
FLOAT16_SIGN_SHIFT	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	254;"	d	file:
FLOAT16_SIGN_WIDTH	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	253;"	d	file:
FLOAT_EXPONENT_MASK	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	247;"	d	file:
FLOAT_EXPONENT_OFFSET	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	248;"	d	file:
FLOAT_EXPONENT_SHIFT	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	246;"	d	file:
FLOAT_EXPONENT_WIDTH	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	245;"	d	file:
FLOAT_MANTISSA_MASK	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	251;"	d	file:
FLOAT_MANTISSA_SHIFT	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	250;"	d	file:
FLOAT_MANTISSA_WIDTH	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	249;"	d	file:
FLOAT_SIGN_MASK	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	244;"	d	file:
FLOAT_SIGN_SHIFT	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	243;"	d	file:
FLOAT_SIGN_WIDTH	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	242;"	d	file:
FLOOR	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	123;"	d
FORCED_REFERENCE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	404;"	d
FOUR_TOKEN	vdec/firmware/include/vp6fw_data.h	148;"	d
FOUR_TOKEN	vdec/firmware/share/vp6fw_data_shared.h	149;"	d
FPGA_MSVDX_CORE_REV_MAINT_MASK	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	313;"	d	file:
FPGA_MSVDX_CORE_REV_MAJOR_MASK	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	311;"	d	file:
FPGA_MSVDX_CORE_REV_MASK	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	310;"	d	file:
FPGA_MSVDX_CORE_REV_MASK	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	331;"	d	file:
FPGA_MSVDX_CORE_REV_MINOR_MASK	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	312;"	d	file:
FPGA_MSVDX_CORE_REV_OFFSET	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	309;"	d	file:
FPGA_MSVDX_CORE_REV_OFFSET	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	330;"	d	file:
FPGA_RELEASE_MASK	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	278;"	d	file:
FPGA_RELEASE_MASK	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	296;"	d	file:
FPGA_RELEASE_OFFSET	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	277;"	d	file:
FPGA_RELEASE_OFFSET	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	295;"	d	file:
FPRINT	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	83;"	d	file:
FPRINT	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	111;"	d	file:
FPRINT	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	117;"	d	file:
FRAME_BITSTREAM_BIT_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    FRAME_BITSTREAM_BIT_SIZE,$/;"	e	enum:XPL_DATA_ITEMS
FRAME_CODED_HEIGHT	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    FRAME_CODED_HEIGHT,$/;"	e	enum:XPL_DATA_ITEMS
FRAME_CODED_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    FRAME_CODED_SIZE,$/;"	e	enum:XPL_DATA_ITEMS
FRAME_CODED_WIDTH	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    FRAME_CODED_WIDTH,$/;"	e	enum:XPL_DATA_ITEMS
FRAME_DECODE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    FRAME_DECODE,$/;"	e	enum:XPL_TIMING_RANGES
FRAME_ID	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    FRAME_ID,$/;"	e	enum:XPL_DATA_ITEMS
FREE_TABLE_LIMIT	imgvideo/imglib/libraries/talmmu_api/code/ra.c	64;"	d	file:
FREQ_CHECK_DELAY_MS	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	140;"	d	file:
FROM_REV	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	112;"	d	file:
FUNCTION_END	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	90;"	d	file:
FUNCTION_START	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	89;"	d	file:
FUNC_TAL_POLL	encode/kernel_device/include/hostutils.h	60;"	d
FWIF_BIT_MASK	vdec/firmware/include/vdecfw.h	100;"	d
FWIF_BIT_MASK	vdec/firmware/share/vdecfw_shared.h	101;"	d
FWIF_NUMBITS_CORE_ID	vdec/firmware/include/vdecfw.h	109;"	d
FWIF_NUMBITS_CORE_ID	vdec/firmware/share/vdecfw_shared.h	110;"	d
FWIF_NUMBITS_CORE_PICTURE_ID	vdec/firmware/include/vdecfw.h	105;"	d
FWIF_NUMBITS_CORE_PICTURE_ID	vdec/firmware/share/vdecfw_shared.h	106;"	d
FWIF_NUMBITS_STREAM_ID	vdec/firmware/include/vdecfw.h	107;"	d
FWIF_NUMBITS_STREAM_ID	vdec/firmware/share/vdecfw_shared.h	108;"	d
FWIF_NUMBITS_STREAM_PICTURE_ID	vdec/firmware/include/vdecfw.h	103;"	d
FWIF_NUMBITS_STREAM_PICTURE_ID	vdec/firmware/share/vdecfw_shared.h	104;"	d
FWIF_OFFSET_CORE_ID	vdec/firmware/include/vdecfw.h	118;"	d
FWIF_OFFSET_CORE_ID	vdec/firmware/share/vdecfw_shared.h	119;"	d
FWIF_OFFSET_CORE_PICTURE_ID	vdec/firmware/include/vdecfw.h	114;"	d
FWIF_OFFSET_CORE_PICTURE_ID	vdec/firmware/share/vdecfw_shared.h	115;"	d
FWIF_OFFSET_STREAM_ID	vdec/firmware/include/vdecfw.h	116;"	d
FWIF_OFFSET_STREAM_ID	vdec/firmware/share/vdecfw_shared.h	117;"	d
FWIF_OFFSET_STREAM_PICTURE_ID	vdec/firmware/include/vdecfw.h	112;"	d
FWIF_OFFSET_STREAM_PICTURE_ID	vdec/firmware/share/vdecfw_shared.h	113;"	d
FWTRACE_H	encode/kernel_device/libraries/topaz_hp/code/fwtrace.h	53;"	d
FW_BIN_FORMAT_VERSION	encode/firmware/topaz_hp/fw_binaries/include_all_fw_variants.h	53;"	d
FW_DEBUG_TRACKING	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	334;"	d
FW_IDLE_STATUS_BUSY	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	331;"	d
FW_IDLE_STATUS_HW_ACTIVE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	330;"	d
FW_IDLE_STATUS_IDLE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	329;"	d
FW_IDLE_STATUS_LINE_COUNTER	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	328;"	d
FW_LINE_COUNTER	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	318;"	d
FW_SAVED_3_4	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    FW_SAVED_3_4,$/;"	e	enum:XPL_TIMING_RANGES
FW_VP6_PROFILE_ADVANCED	vdec/firmware/include/vp6fw_data.h	170;"	d
FW_VP6_PROFILE_ADVANCED	vdec/firmware/share/vp6fw_data_shared.h	171;"	d
FW_VP6_PROFILE_SIMPLE	vdec/firmware/include/vp6fw_data.h	169;"	d
FW_VP6_PROFILE_SIMPLE	vdec/firmware/share/vp6fw_data_shared.h	170;"	d
FXDPNT_18p14	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^typedef IMG_INT32	FXDPNT_18p14;$/;"	t
FXDPNT_20p11	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^typedef IMG_INT32	FXDPNT_20p11;$/;"	t
FXDPNT_SCALER_CALC	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	60;"	d
FXDPNT_sin	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.c	/^FXDPNT_sin($/;"	f	file:
FXDPNT_sqrt	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.c	/^FXDPNT_sqrt($/;"	f	file:
F_DECODE	encode/firmware/topaz_hp/fwlib/include/defs.h	140;"	d
F_ENCODE	encode/firmware/topaz_hp/fwlib/include/defs.h	139;"	d
F_ENCODE_MVEA	encode/firmware/topaz_hp/fwlib/include/defs.h	141;"	d
F_EXTRACT	encode/firmware/topaz_hp/fwlib/include/defs.h	134;"	d
F_EXTRACT_2S_COMPLEMENT	encode/firmware/topaz_hp/fwlib/include/defs.h	153;"	d
F_INSERT	encode/firmware/topaz_hp/fwlib/include/defs.h	147;"	d
F_MASK	encode/firmware/topaz_hp/fwlib/include/defs.h	127;"	d
F_MASK_MVEA	encode/firmware/topaz_hp/fwlib/include/defs.h	129;"	d
F_SHIFT	encode/firmware/topaz_hp/fwlib/include/defs.h	128;"	d
F_SHIFT_MVEA	encode/firmware/topaz_hp/fwlib/include/defs.h	130;"	d
F_TO_L	encode/firmware/topaz_hp/fwlib/include/defs.h	116;"	d
FrameNumOffset	vdec/firmware/include/h264fw_data.h	/^    IMG_INT32   FrameNumOffset;$/;"	m	struct:__anon334
FreePages	imgvideo/port_fwrk/include/sysmem_utils.h	/^    IMG_VOID (*FreePages)(struct SYSMEM_Heap *, IMG_HANDLE hPagesHandle);$/;"	m	struct:SYSMEM_Ops
FreePages	imgvideo/port_fwrk/libraries/sysmem/carveout/code/sysmem_api_km.c	/^static IMG_VOID FreePages($/;"	f	file:
FreePages	imgvideo/port_fwrk/libraries/sysmem/coherent/code/sysmem_api_km.c	/^static IMG_VOID FreePages($/;"	f	file:
FreePages	imgvideo/port_fwrk/libraries/sysmem/devif/code/sysmem_api_km.c	/^static IMG_VOID FreePages($/;"	f	file:
FreePages	imgvideo/port_fwrk/libraries/sysmem/ion/code/sysmem_api_km.c	/^static IMG_VOID FreePages($/;"	f	file:
FreePages	imgvideo/port_fwrk/libraries/sysmem/unified/code/sysmem_api_km.c	/^static IMG_VOID FreePages($/;"	f	file:
FreePages	imgvideo/port_fwrk/libraries/sysmem/utils/code/sysmem_utils.c	/^static IMG_VOID FreePages($/;"	f	file:
GENC_BUFF_COUNT	vdec/kernel_device/libraries/vdecdd/code/plant.c	59;"	d	file:
GENERALMMUHEAPLENGTH	encode/kernel_device/libraries/topaz_hp/code/topazmmu.c	112;"	d	file:
GENERIC_COLOUR	encode/firmware/topaz_hp/fwlib/include/defs.h	/^} GENERIC_COLOUR, *PGENERIC_COLOUR;$/;"	t	typeref:struct:tagGENERIC_COLOUR
GET_BITS	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	110;"	d	file:
GET_CORE_ID	vdec/firmware/include/vdecfw.h	127;"	d
GET_CORE_ID	vdec/firmware/share/vdecfw_shared.h	128;"	d
GET_CORE_PICTURE_ID	vdec/firmware/include/vdecfw.h	123;"	d
GET_CORE_PICTURE_ID	vdec/firmware/share/vdecfw_shared.h	124;"	d
GET_ELEMENT_FROM_PACKED_DEVICE_BUFFER	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	76;"	d
GET_HOST_ADDR	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	146;"	d
GET_HOST_ADDR_OFFSET	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	151;"	d
GET_NEXT_PICTURE_ID	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	145;"	d	file:
GET_PREV_PICTURE_ID	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	148;"	d	file:
GET_STREAM_ID	vdec/firmware/include/vdecfw.h	125;"	d
GET_STREAM_ID	vdec/firmware/share/vdecfw_shared.h	126;"	d
GET_STREAM_PICTURE_ID	vdec/firmware/include/vdecfw.h	121;"	d
GET_STREAM_PICTURE_ID	vdec/firmware/share/vdecfw_shared.h	122;"	d
GROUP_ID_DEFAULT_VALUE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	91;"	d	file:
GUARD_BAND	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	61;"	d	file:
GZFILE	encode/firmware/topaz_hp/fwlib/include/defs.h	82;"	d
GZFILE	encode/firmware/topaz_hp/fwlib/include/defs.h	93;"	d
GetCpuKmAddr	imgvideo/port_fwrk/include/sysmem_utils.h	/^    IMG_RESULT    (*GetCpuKmAddr)(struct SYSMEM_Heap *, IMG_VOID **ppvCpuKmAddr,IMG_HANDLE hPagesHandle);$/;"	m	struct:SYSMEM_Ops
GetCpuKmAddr	imgvideo/port_fwrk/libraries/sysmem/carveout/code/sysmem_api_km.c	/^static IMG_RESULT GetCpuKmAddr($/;"	f	file:
GetCpuKmAddr	imgvideo/port_fwrk/libraries/sysmem/coherent/code/sysmem_api_km.c	/^static IMG_RESULT GetCpuKmAddr($/;"	f	file:
GetCpuKmAddr	imgvideo/port_fwrk/libraries/sysmem/devif/code/sysmem_api_km.c	/^static IMG_RESULT GetCpuKmAddr($/;"	f	file:
GetCpuKmAddr	imgvideo/port_fwrk/libraries/sysmem/generic/code/sysmem_api_km.c	/^static IMG_RESULT GetCpuKmAddr($/;"	f	file:
GetCpuKmAddr	imgvideo/port_fwrk/libraries/sysmem/ion/code/sysmem_api_km.c	/^static IMG_RESULT GetCpuKmAddr($/;"	f	file:
GetCpuKmAddr	imgvideo/port_fwrk/libraries/sysmem/unified/code/sysmem_api_km.c	/^static IMG_RESULT GetCpuKmAddr($/;"	f	file:
Green	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	IMG_INT32	Green;$/;"	m	struct:_ACCUM_PIXEL_FORMAT_INT32_
Green	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	IMG_UINT8	Green;$/;"	m	struct:_ACCUM_PIXEL_FORMAT_
Green	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	IMG_UINT8	Green;$/;"	m	struct:_RGB_
Green	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	flong	Green;$/;"	m	struct:_ACCUM_PIXEL_FORMAT_FLONG_
H263_LEVEL_10	imgvideo/include/img_profiles_levels.h	203;"	d
H263_LEVEL_20	imgvideo/include/img_profiles_levels.h	204;"	d
H263_LEVEL_30	imgvideo/include/img_profiles_levels.h	205;"	d
H263_LEVEL_40	imgvideo/include/img_profiles_levels.h	206;"	d
H263_LEVEL_45	imgvideo/include/img_profiles_levels.h	207;"	d
H263_LEVEL_50	imgvideo/include/img_profiles_levels.h	208;"	d
H263_LEVEL_60	imgvideo/include/img_profiles_levels.h	209;"	d
H263_LEVEL_70	imgvideo/include/img_profiles_levels.h	210;"	d
H263_PROFILE_BASELINE	imgvideo/include/img_profiles_levels.h	193;"	d
H263_PROFILE_CONVERSATIONAL_HIGH	imgvideo/include/img_profiles_levels.h	198;"	d
H263_PROFILE_CONVERSATIONAL_INTERLACE	imgvideo/include/img_profiles_levels.h	200;"	d
H263_PROFILE_CONVERSATIONAL_INTERNET	imgvideo/include/img_profiles_levels.h	199;"	d
H263_PROFILE_H320_VER2_BACKWARD_COMPATIBLITY	imgvideo/include/img_profiles_levels.h	194;"	d
H263_PROFILE_HIGH_LATENCY	imgvideo/include/img_profiles_levels.h	201;"	d
H263_PROFILE_VER1_BACKWARD_COMPATIBLITY	imgvideo/include/img_profiles_levels.h	195;"	d
H263_PROFILE_VER2_INTERACTIVE_AND_STREAMING_WIRELESS	imgvideo/include/img_profiles_levels.h	196;"	d
H263_PROFILE_VER3_INTERACTIVE_AND_STREAMING_WIRELESS	imgvideo/include/img_profiles_levels.h	197;"	d
H263_RCCONFIG_TABLES	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^static IMG_UINT32 H263_RCCONFIG_TABLES[3] = {0x00014d00, 0x000002cc, 0x0000003f};$/;"	v	file:
H264FW_4X4_SIZE	vdec/firmware/include/h264fw_data.h	84;"	d
H264FW_4X4_SIZE	vdec/firmware/share/h264fw_data_shared.h	85;"	d
H264FW_8X8_SIZE	vdec/firmware/include/h264fw_data.h	86;"	d
H264FW_8X8_SIZE	vdec/firmware/share/h264fw_data_shared.h	87;"	d
H264FW_CONSTRAINT_BASELINE_SHIFT	vdec/firmware/include/h264fw_data.h	/^    H264FW_CONSTRAINT_BASELINE_SHIFT    = 7,   \/\/!< Compatible with Baseline profile$/;"	e	enum:__anon325
H264FW_CONSTRAINT_BASELINE_SHIFT	vdec/firmware/share/h264fw_data_shared.h	/^    H264FW_CONSTRAINT_BASELINE_SHIFT    = 7,   \/\/!< Compatible with Baseline profile$/;"	e	enum:__anon485
H264FW_CONSTRAINT_EXTENDED_SHIFT	vdec/firmware/include/h264fw_data.h	/^    H264FW_CONSTRAINT_EXTENDED_SHIFT    = 5,   \/\/!< Compatible with Extended profile$/;"	e	enum:__anon325
H264FW_CONSTRAINT_EXTENDED_SHIFT	vdec/firmware/share/h264fw_data_shared.h	/^    H264FW_CONSTRAINT_EXTENDED_SHIFT    = 5,   \/\/!< Compatible with Extended profile$/;"	e	enum:__anon485
H264FW_CONSTRAINT_INTRA_SHIFT	vdec/firmware/include/h264fw_data.h	/^    H264FW_CONSTRAINT_INTRA_SHIFT       = 4,   \/\/!< Compatible with Intra profiles$/;"	e	enum:__anon325
H264FW_CONSTRAINT_INTRA_SHIFT	vdec/firmware/share/h264fw_data_shared.h	/^    H264FW_CONSTRAINT_INTRA_SHIFT       = 4,   \/\/!< Compatible with Intra profiles$/;"	e	enum:__anon485
H264FW_CONSTRAINT_MAIN_SHIFT	vdec/firmware/include/h264fw_data.h	/^    H264FW_CONSTRAINT_MAIN_SHIFT        = 6,   \/\/!< Compatible with Main profile$/;"	e	enum:__anon325
H264FW_CONSTRAINT_MAIN_SHIFT	vdec/firmware/share/h264fw_data_shared.h	/^    H264FW_CONSTRAINT_MAIN_SHIFT        = 6,   \/\/!< Compatible with Main profile$/;"	e	enum:__anon485
H264FW_CONSTRAINT_MULTIHIGH_SHIFT	vdec/firmware/include/h264fw_data.h	/^    H264FW_CONSTRAINT_MULTIHIGH_SHIFT   = 3,   \/\/!< Compatible with Multiview High profile$/;"	e	enum:__anon325
H264FW_CONSTRAINT_MULTIHIGH_SHIFT	vdec/firmware/share/h264fw_data_shared.h	/^    H264FW_CONSTRAINT_MULTIHIGH_SHIFT   = 3,   \/\/!< Compatible with Multiview High profile$/;"	e	enum:__anon485
H264FW_CONSTRAINT_RESERVED6_SHIFT	vdec/firmware/include/h264fw_data.h	/^    H264FW_CONSTRAINT_RESERVED6_SHIFT   = 1,   \/\/!< Reserved flag$/;"	e	enum:__anon325
H264FW_CONSTRAINT_RESERVED6_SHIFT	vdec/firmware/share/h264fw_data_shared.h	/^    H264FW_CONSTRAINT_RESERVED6_SHIFT   = 1,   \/\/!< Reserved flag$/;"	e	enum:__anon485
H264FW_CONSTRAINT_RESERVED7_SHIFT	vdec/firmware/include/h264fw_data.h	/^    H264FW_CONSTRAINT_RESERVED7_SHIFT   = 0,   \/\/!< Reserved flag$/;"	e	enum:__anon325
H264FW_CONSTRAINT_RESERVED7_SHIFT	vdec/firmware/share/h264fw_data_shared.h	/^    H264FW_CONSTRAINT_RESERVED7_SHIFT   = 0,   \/\/!< Reserved flag$/;"	e	enum:__anon485
H264FW_CONSTRAINT_STEREOHIGH_SHIFT	vdec/firmware/include/h264fw_data.h	/^    H264FW_CONSTRAINT_STEREOHIGH_SHIFT  = 2,   \/\/!< Compatible with Stereo High profile$/;"	e	enum:__anon325
H264FW_CONSTRAINT_STEREOHIGH_SHIFT	vdec/firmware/share/h264fw_data_shared.h	/^    H264FW_CONSTRAINT_STEREOHIGH_SHIFT  = 2,   \/\/!< Compatible with Stereo High profile$/;"	e	enum:__anon485
H264FW_MAX_CYCLE_REF_FRAMES	vdec/firmware/include/h264fw_data.h	81;"	d
H264FW_MAX_CYCLE_REF_FRAMES	vdec/firmware/share/h264fw_data_shared.h	82;"	d
H264FW_MAX_DPB_SIZE	vdec/firmware/include/h264fw_data.h	70;"	d
H264FW_MAX_DPB_SIZE	vdec/firmware/include/h264fw_data.h	74;"	d
H264FW_MAX_DPB_SIZE	vdec/firmware/share/h264fw_data_shared.h	71;"	d
H264FW_MAX_DPB_SIZE	vdec/firmware/share/h264fw_data_shared.h	75;"	d
H264FW_MAX_NUM_MVC_REFS	vdec/firmware/include/h264fw_data.h	71;"	d
H264FW_MAX_NUM_MVC_REFS	vdec/firmware/include/h264fw_data.h	75;"	d
H264FW_MAX_NUM_MVC_REFS	vdec/firmware/share/h264fw_data_shared.h	72;"	d
H264FW_MAX_NUM_MVC_REFS	vdec/firmware/share/h264fw_data_shared.h	76;"	d
H264FW_MAX_NUM_VIEWS	vdec/firmware/include/h264fw_data.h	69;"	d
H264FW_MAX_NUM_VIEWS	vdec/firmware/include/h264fw_data.h	73;"	d
H264FW_MAX_NUM_VIEWS	vdec/firmware/share/h264fw_data_shared.h	70;"	d
H264FW_MAX_NUM_VIEWS	vdec/firmware/share/h264fw_data_shared.h	74;"	d
H264FW_MAX_PLANES	vdec/firmware/include/h264fw_data.h	100;"	d
H264FW_MAX_PLANES	vdec/firmware/share/h264fw_data_shared.h	101;"	d
H264FW_MAX_REFPIC_LISTS	vdec/firmware/include/h264fw_data.h	93;"	d
H264FW_MAX_REFPIC_LISTS	vdec/firmware/share/h264fw_data_shared.h	94;"	d
H264FW_MAX_SLICE_GROUPS	vdec/firmware/include/h264fw_data.h	97;"	d
H264FW_MAX_SLICE_GROUPS	vdec/firmware/share/h264fw_data_shared.h	98;"	d
H264FW_NUM_4X4_LISTS	vdec/firmware/include/h264fw_data.h	88;"	d
H264FW_NUM_4X4_LISTS	vdec/firmware/share/h264fw_data_shared.h	89;"	d
H264FW_NUM_8X8_LISTS	vdec/firmware/include/h264fw_data.h	90;"	d
H264FW_NUM_8X8_LISTS	vdec/firmware/share/h264fw_data_shared.h	91;"	d
H264FW_NUM_VLC_REG	vdec/firmware/include/h264fw_data.h	78;"	d
H264FW_NUM_VLC_REG	vdec/firmware/share/h264fw_data_shared.h	79;"	d
H264FW_REF_LONGTERM	vdec/firmware/include/h264fw_data.h	/^    H264FW_REF_LONGTERM,            \/\/!< used for Long Term reference$/;"	e	enum:__anon326
H264FW_REF_LONGTERM	vdec/firmware/share/h264fw_data_shared.h	/^    H264FW_REF_LONGTERM,            \/\/!< used for Long Term reference$/;"	e	enum:__anon486
H264FW_REF_SHORTTERM	vdec/firmware/include/h264fw_data.h	/^    H264FW_REF_SHORTTERM,           \/\/!< used for short term reference$/;"	e	enum:__anon326
H264FW_REF_SHORTTERM	vdec/firmware/share/h264fw_data_shared.h	/^    H264FW_REF_SHORTTERM,           \/\/!< used for short term reference$/;"	e	enum:__anon486
H264FW_REF_UNUSED	vdec/firmware/include/h264fw_data.h	/^    H264FW_REF_UNUSED = 0,          \/\/!< Picture is unused for reference$/;"	e	enum:__anon326
H264FW_REF_UNUSED	vdec/firmware/share/h264fw_data_shared.h	/^    H264FW_REF_UNUSED = 0,          \/\/!< Picture is unused for reference$/;"	e	enum:__anon486
H264FW_TYPE_BOTTOM	vdec/firmware/include/h264fw_data.h	/^    H264FW_TYPE_BOTTOM,     \/\/!< Picture contains the bottom (odd) lines of the frame$/;"	e	enum:__anon327
H264FW_TYPE_BOTTOM	vdec/firmware/share/h264fw_data_shared.h	/^    H264FW_TYPE_BOTTOM,     \/\/!< Picture contains the bottom (odd) lines of the frame$/;"	e	enum:__anon487
H264FW_TYPE_FRAME	vdec/firmware/include/h264fw_data.h	/^    H264FW_TYPE_FRAME,      \/\/!< Picture contains the entire frame$/;"	e	enum:__anon327
H264FW_TYPE_FRAME	vdec/firmware/share/h264fw_data_shared.h	/^    H264FW_TYPE_FRAME,      \/\/!< Picture contains the entire frame$/;"	e	enum:__anon487
H264FW_TYPE_MBAFF	vdec/firmware/include/h264fw_data.h	/^    H264FW_TYPE_MBAFF,      \/\/!< Picture contains an MBAFF frame$/;"	e	enum:__anon327
H264FW_TYPE_MBAFF	vdec/firmware/share/h264fw_data_shared.h	/^    H264FW_TYPE_MBAFF,      \/\/!< Picture contains an MBAFF frame$/;"	e	enum:__anon487
H264FW_TYPE_NONE	vdec/firmware/include/h264fw_data.h	/^    H264FW_TYPE_NONE = 0,   \/\/!< No valid picture$/;"	e	enum:__anon327
H264FW_TYPE_NONE	vdec/firmware/share/h264fw_data_shared.h	/^    H264FW_TYPE_NONE = 0,   \/\/!< No valid picture$/;"	e	enum:__anon487
H264FW_TYPE_PAIR	vdec/firmware/include/h264fw_data.h	/^    H264FW_TYPE_PAIR,       \/\/!< Picture contains top and bottom lines of the frame$/;"	e	enum:__anon327
H264FW_TYPE_PAIR	vdec/firmware/share/h264fw_data_shared.h	/^    H264FW_TYPE_PAIR,       \/\/!< Picture contains top and bottom lines of the frame$/;"	e	enum:__anon487
H264FW_TYPE_TOP	vdec/firmware/include/h264fw_data.h	/^    H264FW_TYPE_TOP,        \/\/!< Picture contains the top (even) lines of the frame$/;"	e	enum:__anon327
H264FW_TYPE_TOP	vdec/firmware/share/h264fw_data_shared.h	/^    H264FW_TYPE_TOP,        \/\/!< Picture contains the top (even) lines of the frame$/;"	e	enum:__anon487
H264FW_ePictureType	vdec/firmware/include/h264fw_data.h	/^} H264FW_ePictureType;$/;"	t	typeref:enum:__anon327
H264FW_ePictureType	vdec/firmware/share/h264fw_data_shared.h	/^} H264FW_ePictureType;$/;"	t	typeref:enum:__anon487
H264FW_eReference	vdec/firmware/include/h264fw_data.h	/^} H264FW_eReference;$/;"	t	typeref:enum:__anon326
H264FW_eReference	vdec/firmware/share/h264fw_data_shared.h	/^} H264FW_eReference;$/;"	t	typeref:enum:__anon486
H264FW_sContextData	vdec/firmware/include/h264fw_data.h	/^} H264FW_sContextData;$/;"	t	typeref:struct:__anon336
H264FW_sContextData	vdec/firmware/share/h264fw_data_shared.h	/^} H264FW_sContextData;$/;"	t	typeref:struct:__anon496
H264FW_sDdPicturePS	vdec/firmware/include/h264fw_data.h	/^} H264FW_sDdPicturePS;$/;"	t	typeref:struct:__anon331
H264FW_sDdPicturePS	vdec/firmware/share/h264fw_data_shared.h	/^} H264FW_sDdPicturePS;$/;"	t	typeref:struct:__anon491
H264FW_sDdSequencePS	vdec/firmware/include/h264fw_data.h	/^} H264FW_sDdSequencePS;$/;"	t	typeref:struct:__anon329
H264FW_sDdSequencePS	vdec/firmware/share/h264fw_data_shared.h	/^} H264FW_sDdSequencePS;$/;"	t	typeref:struct:__anon489
H264FW_sHeaderData	vdec/firmware/include/h264fw_data.h	/^} H264FW_sHeaderData;$/;"	t	typeref:struct:__anon332
H264FW_sHeaderData	vdec/firmware/share/h264fw_data_shared.h	/^} H264FW_sHeaderData;$/;"	t	typeref:struct:__anon492
H264FW_sLastPicData	vdec/firmware/include/h264fw_data.h	/^} H264FW_sLastPicData;$/;"	t	typeref:struct:__anon335
H264FW_sLastPicData	vdec/firmware/share/h264fw_data_shared.h	/^} H264FW_sLastPicData;$/;"	t	typeref:struct:__anon495
H264FW_sPicture	vdec/firmware/include/h264fw_data.h	/^} H264FW_sPicture;$/;"	t	typeref:struct:__anon333
H264FW_sPicture	vdec/firmware/share/h264fw_data_shared.h	/^} H264FW_sPicture;$/;"	t	typeref:struct:__anon493
H264FW_sPicturePS	vdec/firmware/include/h264fw_data.h	/^} H264FW_sPicturePS;$/;"	t	typeref:struct:__anon330
H264FW_sPicturePS	vdec/firmware/share/h264fw_data_shared.h	/^} H264FW_sPicturePS;$/;"	t	typeref:struct:__anon490
H264FW_sPocPictureData	vdec/firmware/include/h264fw_data.h	/^} H264FW_sPocPictureData;$/;"	t	typeref:struct:__anon334
H264FW_sPocPictureData	vdec/firmware/share/h264fw_data_shared.h	/^} H264FW_sPocPictureData;$/;"	t	typeref:struct:__anon494
H264FW_sSequencePS	vdec/firmware/include/h264fw_data.h	/^} H264FW_sSequencePS;$/;"	t	typeref:struct:__anon328
H264FW_sSequencePS	vdec/firmware/share/h264fw_data_shared.h	/^} H264FW_sSequencePS;$/;"	t	typeref:struct:__anon488
H264MVC_FW_CBR_pipes_2_contexts_2_hwconfig_0_data	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_CBR_pipes_2_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_CBR_pipes_2_contexts_2_hwconfig_0_data[] = {$/;"	v
H264MVC_FW_CBR_pipes_2_contexts_2_hwconfig_0_dataReloc	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_CBR_pipes_2_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_CBR_pipes_2_contexts_2_hwconfig_0_dataReloc[] = {$/;"	v
H264MVC_FW_CBR_pipes_2_contexts_2_hwconfig_0_define_names_array	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_CBR_pipes_2_contexts_2_hwconfig_0_bin.c	/^IMG_CHAR *H264MVC_FW_CBR_pipes_2_contexts_2_hwconfig_0_define_names_array[] = {$/;"	v
H264MVC_FW_CBR_pipes_2_contexts_2_hwconfig_0_define_values_array	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_CBR_pipes_2_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_CBR_pipes_2_contexts_2_hwconfig_0_define_values_array[] = {$/;"	v
H264MVC_FW_CBR_pipes_2_contexts_2_hwconfig_0_text	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_CBR_pipes_2_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_CBR_pipes_2_contexts_2_hwconfig_0_text[] = {$/;"	v
H264MVC_FW_CBR_pipes_2_contexts_2_hwconfig_0_textReloc	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_CBR_pipes_2_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_CBR_pipes_2_contexts_2_hwconfig_0_textReloc[] = {$/;"	v
H264MVC_FW_CBR_pipes_2_contexts_2_hwconfig_0_textRelocFullAddr	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_CBR_pipes_2_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_CBR_pipes_2_contexts_2_hwconfig_0_textRelocFullAddr[] = {$/;"	v
H264MVC_FW_CBR_pipes_2_contexts_2_hwconfig_0_textRelocType	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_CBR_pipes_2_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_CBR_pipes_2_contexts_2_hwconfig_0_textRelocType[] = {$/;"	v
H264MVC_FW_CBR_pipes_4_contexts_2_hwconfig_0_data	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_CBR_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_CBR_pipes_4_contexts_2_hwconfig_0_data[] = {$/;"	v
H264MVC_FW_CBR_pipes_4_contexts_2_hwconfig_0_dataReloc	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_CBR_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_CBR_pipes_4_contexts_2_hwconfig_0_dataReloc[] = {$/;"	v
H264MVC_FW_CBR_pipes_4_contexts_2_hwconfig_0_define_names_array	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_CBR_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_CHAR *H264MVC_FW_CBR_pipes_4_contexts_2_hwconfig_0_define_names_array[] = {$/;"	v
H264MVC_FW_CBR_pipes_4_contexts_2_hwconfig_0_define_values_array	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_CBR_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_CBR_pipes_4_contexts_2_hwconfig_0_define_values_array[] = {$/;"	v
H264MVC_FW_CBR_pipes_4_contexts_2_hwconfig_0_text	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_CBR_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_CBR_pipes_4_contexts_2_hwconfig_0_text[] = {$/;"	v
H264MVC_FW_CBR_pipes_4_contexts_2_hwconfig_0_textReloc	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_CBR_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_CBR_pipes_4_contexts_2_hwconfig_0_textReloc[] = {$/;"	v
H264MVC_FW_CBR_pipes_4_contexts_2_hwconfig_0_textRelocFullAddr	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_CBR_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_CBR_pipes_4_contexts_2_hwconfig_0_textRelocFullAddr[] = {$/;"	v
H264MVC_FW_CBR_pipes_4_contexts_2_hwconfig_0_textRelocType	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_CBR_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_CBR_pipes_4_contexts_2_hwconfig_0_textRelocType[] = {$/;"	v
H264MVC_FW_NO_RC_pipes_2_contexts_2_hwconfig_0_data	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_NO_RC_pipes_2_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_NO_RC_pipes_2_contexts_2_hwconfig_0_data[] = {$/;"	v
H264MVC_FW_NO_RC_pipes_2_contexts_2_hwconfig_0_dataReloc	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_NO_RC_pipes_2_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_NO_RC_pipes_2_contexts_2_hwconfig_0_dataReloc[] = {$/;"	v
H264MVC_FW_NO_RC_pipes_2_contexts_2_hwconfig_0_define_names_array	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_NO_RC_pipes_2_contexts_2_hwconfig_0_bin.c	/^IMG_CHAR *H264MVC_FW_NO_RC_pipes_2_contexts_2_hwconfig_0_define_names_array[] = {$/;"	v
H264MVC_FW_NO_RC_pipes_2_contexts_2_hwconfig_0_define_values_array	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_NO_RC_pipes_2_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_NO_RC_pipes_2_contexts_2_hwconfig_0_define_values_array[] = {$/;"	v
H264MVC_FW_NO_RC_pipes_2_contexts_2_hwconfig_0_text	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_NO_RC_pipes_2_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_NO_RC_pipes_2_contexts_2_hwconfig_0_text[] = {$/;"	v
H264MVC_FW_NO_RC_pipes_2_contexts_2_hwconfig_0_textReloc	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_NO_RC_pipes_2_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_NO_RC_pipes_2_contexts_2_hwconfig_0_textReloc[] = {$/;"	v
H264MVC_FW_NO_RC_pipes_2_contexts_2_hwconfig_0_textRelocFullAddr	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_NO_RC_pipes_2_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_NO_RC_pipes_2_contexts_2_hwconfig_0_textRelocFullAddr[] = {$/;"	v
H264MVC_FW_NO_RC_pipes_2_contexts_2_hwconfig_0_textRelocType	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_NO_RC_pipes_2_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_NO_RC_pipes_2_contexts_2_hwconfig_0_textRelocType[] = {$/;"	v
H264MVC_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_data	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_data[] = {$/;"	v
H264MVC_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_dataReloc	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_dataReloc[] = {$/;"	v
H264MVC_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_define_names_array	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_CHAR *H264MVC_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_define_names_array[] = {$/;"	v
H264MVC_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_define_values_array	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_define_values_array[] = {$/;"	v
H264MVC_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_text	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_text[] = {$/;"	v
H264MVC_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_textReloc	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_textReloc[] = {$/;"	v
H264MVC_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_textRelocFullAddr	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_textRelocFullAddr[] = {$/;"	v
H264MVC_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_textRelocType	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_textRelocType[] = {$/;"	v
H264MVC_FW_VBR_pipes_2_contexts_2_hwconfig_0_data	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_VBR_pipes_2_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_VBR_pipes_2_contexts_2_hwconfig_0_data[] = {$/;"	v
H264MVC_FW_VBR_pipes_2_contexts_2_hwconfig_0_dataReloc	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_VBR_pipes_2_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_VBR_pipes_2_contexts_2_hwconfig_0_dataReloc[] = {$/;"	v
H264MVC_FW_VBR_pipes_2_contexts_2_hwconfig_0_define_names_array	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_VBR_pipes_2_contexts_2_hwconfig_0_bin.c	/^IMG_CHAR *H264MVC_FW_VBR_pipes_2_contexts_2_hwconfig_0_define_names_array[] = {$/;"	v
H264MVC_FW_VBR_pipes_2_contexts_2_hwconfig_0_define_values_array	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_VBR_pipes_2_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_VBR_pipes_2_contexts_2_hwconfig_0_define_values_array[] = {$/;"	v
H264MVC_FW_VBR_pipes_2_contexts_2_hwconfig_0_text	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_VBR_pipes_2_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_VBR_pipes_2_contexts_2_hwconfig_0_text[] = {$/;"	v
H264MVC_FW_VBR_pipes_2_contexts_2_hwconfig_0_textReloc	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_VBR_pipes_2_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_VBR_pipes_2_contexts_2_hwconfig_0_textReloc[] = {$/;"	v
H264MVC_FW_VBR_pipes_2_contexts_2_hwconfig_0_textRelocFullAddr	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_VBR_pipes_2_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_VBR_pipes_2_contexts_2_hwconfig_0_textRelocFullAddr[] = {$/;"	v
H264MVC_FW_VBR_pipes_2_contexts_2_hwconfig_0_textRelocType	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_VBR_pipes_2_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_VBR_pipes_2_contexts_2_hwconfig_0_textRelocType[] = {$/;"	v
H264MVC_FW_VBR_pipes_4_contexts_2_hwconfig_0_data	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_VBR_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_VBR_pipes_4_contexts_2_hwconfig_0_data[] = {$/;"	v
H264MVC_FW_VBR_pipes_4_contexts_2_hwconfig_0_dataReloc	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_VBR_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_VBR_pipes_4_contexts_2_hwconfig_0_dataReloc[] = {$/;"	v
H264MVC_FW_VBR_pipes_4_contexts_2_hwconfig_0_define_names_array	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_VBR_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_CHAR *H264MVC_FW_VBR_pipes_4_contexts_2_hwconfig_0_define_names_array[] = {$/;"	v
H264MVC_FW_VBR_pipes_4_contexts_2_hwconfig_0_define_values_array	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_VBR_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_VBR_pipes_4_contexts_2_hwconfig_0_define_values_array[] = {$/;"	v
H264MVC_FW_VBR_pipes_4_contexts_2_hwconfig_0_text	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_VBR_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_VBR_pipes_4_contexts_2_hwconfig_0_text[] = {$/;"	v
H264MVC_FW_VBR_pipes_4_contexts_2_hwconfig_0_textReloc	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_VBR_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_VBR_pipes_4_contexts_2_hwconfig_0_textReloc[] = {$/;"	v
H264MVC_FW_VBR_pipes_4_contexts_2_hwconfig_0_textRelocFullAddr	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_VBR_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_VBR_pipes_4_contexts_2_hwconfig_0_textRelocFullAddr[] = {$/;"	v
H264MVC_FW_VBR_pipes_4_contexts_2_hwconfig_0_textRelocType	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_VBR_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264MVC_FW_VBR_pipes_4_contexts_2_hwconfig_0_textRelocType[] = {$/;"	v
H264_BE_BUFFER_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	73;"	d
H264_BE_BUFFER_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	76;"	d
H264_FE_BUFFER_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	72;"	d
H264_FE_BUFFER_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	75;"	d
H264_FW_ALL_pipes_2_contexts_2_hwconfig_0_data	encode/firmware/topaz_hp/fw_binaries/H264_FW_ALL_pipes_2_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264_FW_ALL_pipes_2_contexts_2_hwconfig_0_data[] = {$/;"	v
H264_FW_ALL_pipes_2_contexts_2_hwconfig_0_dataReloc	encode/firmware/topaz_hp/fw_binaries/H264_FW_ALL_pipes_2_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264_FW_ALL_pipes_2_contexts_2_hwconfig_0_dataReloc[] = {$/;"	v
H264_FW_ALL_pipes_2_contexts_2_hwconfig_0_define_names_array	encode/firmware/topaz_hp/fw_binaries/H264_FW_ALL_pipes_2_contexts_2_hwconfig_0_bin.c	/^IMG_CHAR *H264_FW_ALL_pipes_2_contexts_2_hwconfig_0_define_names_array[] = {$/;"	v
H264_FW_ALL_pipes_2_contexts_2_hwconfig_0_define_values_array	encode/firmware/topaz_hp/fw_binaries/H264_FW_ALL_pipes_2_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264_FW_ALL_pipes_2_contexts_2_hwconfig_0_define_values_array[] = {$/;"	v
H264_FW_ALL_pipes_2_contexts_2_hwconfig_0_text	encode/firmware/topaz_hp/fw_binaries/H264_FW_ALL_pipes_2_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264_FW_ALL_pipes_2_contexts_2_hwconfig_0_text[] = {$/;"	v
H264_FW_ALL_pipes_2_contexts_2_hwconfig_0_textReloc	encode/firmware/topaz_hp/fw_binaries/H264_FW_ALL_pipes_2_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264_FW_ALL_pipes_2_contexts_2_hwconfig_0_textReloc[] = {$/;"	v
H264_FW_ALL_pipes_2_contexts_2_hwconfig_0_textRelocFullAddr	encode/firmware/topaz_hp/fw_binaries/H264_FW_ALL_pipes_2_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264_FW_ALL_pipes_2_contexts_2_hwconfig_0_textRelocFullAddr[] = {$/;"	v
H264_FW_ALL_pipes_2_contexts_2_hwconfig_0_textRelocType	encode/firmware/topaz_hp/fw_binaries/H264_FW_ALL_pipes_2_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264_FW_ALL_pipes_2_contexts_2_hwconfig_0_textRelocType[] = {$/;"	v
H264_FW_ALL_pipes_3_contexts_3_hwconfig_0_data	encode/firmware/topaz_hp/fw_binaries/H264_FW_ALL_pipes_3_contexts_3_hwconfig_0_bin.c	/^IMG_UINT32 H264_FW_ALL_pipes_3_contexts_3_hwconfig_0_data[] = {$/;"	v
H264_FW_ALL_pipes_3_contexts_3_hwconfig_0_dataReloc	encode/firmware/topaz_hp/fw_binaries/H264_FW_ALL_pipes_3_contexts_3_hwconfig_0_bin.c	/^IMG_UINT32 H264_FW_ALL_pipes_3_contexts_3_hwconfig_0_dataReloc[] = {$/;"	v
H264_FW_ALL_pipes_3_contexts_3_hwconfig_0_define_names_array	encode/firmware/topaz_hp/fw_binaries/H264_FW_ALL_pipes_3_contexts_3_hwconfig_0_bin.c	/^IMG_CHAR *H264_FW_ALL_pipes_3_contexts_3_hwconfig_0_define_names_array[] = {$/;"	v
H264_FW_ALL_pipes_3_contexts_3_hwconfig_0_define_values_array	encode/firmware/topaz_hp/fw_binaries/H264_FW_ALL_pipes_3_contexts_3_hwconfig_0_bin.c	/^IMG_UINT32 H264_FW_ALL_pipes_3_contexts_3_hwconfig_0_define_values_array[] = {$/;"	v
H264_FW_ALL_pipes_3_contexts_3_hwconfig_0_text	encode/firmware/topaz_hp/fw_binaries/H264_FW_ALL_pipes_3_contexts_3_hwconfig_0_bin.c	/^IMG_UINT32 H264_FW_ALL_pipes_3_contexts_3_hwconfig_0_text[] = {$/;"	v
H264_FW_ALL_pipes_3_contexts_3_hwconfig_0_textReloc	encode/firmware/topaz_hp/fw_binaries/H264_FW_ALL_pipes_3_contexts_3_hwconfig_0_bin.c	/^IMG_UINT32 H264_FW_ALL_pipes_3_contexts_3_hwconfig_0_textReloc[] = {$/;"	v
H264_FW_ALL_pipes_3_contexts_3_hwconfig_0_textRelocFullAddr	encode/firmware/topaz_hp/fw_binaries/H264_FW_ALL_pipes_3_contexts_3_hwconfig_0_bin.c	/^IMG_UINT32 H264_FW_ALL_pipes_3_contexts_3_hwconfig_0_textRelocFullAddr[] = {$/;"	v
H264_FW_ALL_pipes_3_contexts_3_hwconfig_0_textRelocType	encode/firmware/topaz_hp/fw_binaries/H264_FW_ALL_pipes_3_contexts_3_hwconfig_0_bin.c	/^IMG_UINT32 H264_FW_ALL_pipes_3_contexts_3_hwconfig_0_textRelocType[] = {$/;"	v
H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_data	encode/firmware/topaz_hp/fw_binaries/H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_data[] = {$/;"	v
H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_dataReloc	encode/firmware/topaz_hp/fw_binaries/H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_dataReloc[] = {$/;"	v
H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_define_names_array	encode/firmware/topaz_hp/fw_binaries/H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_CHAR *H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_define_names_array[] = {$/;"	v
H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_define_values_array	encode/firmware/topaz_hp/fw_binaries/H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_define_values_array[] = {$/;"	v
H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_text	encode/firmware/topaz_hp/fw_binaries/H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_text[] = {$/;"	v
H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_textReloc	encode/firmware/topaz_hp/fw_binaries/H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_textReloc[] = {$/;"	v
H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_textRelocFullAddr	encode/firmware/topaz_hp/fw_binaries/H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_textRelocFullAddr[] = {$/;"	v
H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_textRelocType	encode/firmware/topaz_hp/fw_binaries/H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_textRelocType[] = {$/;"	v
H264_LEVEL_MAJOR_NUM	imgvideo/include/img_profiles_levels.h	72;"	d
H264_LEVEL_MAX	imgvideo/include/img_profiles_levels.h	71;"	d
H264_LEVEL_MIN	imgvideo/include/img_profiles_levels.h	70;"	d
H264_LEVEL_MINOR_NUM	imgvideo/include/img_profiles_levels.h	73;"	d
H264_PROFILE_BASELINE	imgvideo/include/img_profiles_levels.h	75;"	d
H264_PROFILE_BASELINE	vdec/firmware/include/h264fw_data.h	/^    H264_PROFILE_BASELINE                               =   66,     \/\/!< YUV 4:2:0\/8  "Baseline"$/;"	e	enum:__anon324
H264_PROFILE_BASELINE	vdec/firmware/share/h264fw_data_shared.h	/^    H264_PROFILE_BASELINE                               =   66,     \/\/!< YUV 4:2:0\/8  "Baseline"$/;"	e	enum:__anon484
H264_PROFILE_CAVLC444	imgvideo/include/img_profiles_levels.h	82;"	d
H264_PROFILE_CAVLC444	vdec/firmware/include/h264fw_data.h	/^    H264_PROFILE_CAVLC444                               =   44,     \/\/!< YUV 4:4:4\/14 "CAVLC 4:4:4"$/;"	e	enum:__anon324
H264_PROFILE_CAVLC444	vdec/firmware/share/h264fw_data_shared.h	/^    H264_PROFILE_CAVLC444                               =   44,     \/\/!< YUV 4:4:4\/14 "CAVLC 4:4:4"$/;"	e	enum:__anon484
H264_PROFILE_EXTENDED	imgvideo/include/img_profiles_levels.h	77;"	d
H264_PROFILE_EXTENDED	vdec/firmware/include/h264fw_data.h	/^    H264_PROFILE_EXTENDED                               =   88,     \/\/!< YUV 4:2:0\/8  "Extended"$/;"	e	enum:__anon324
H264_PROFILE_EXTENDED	vdec/firmware/share/h264fw_data_shared.h	/^    H264_PROFILE_EXTENDED                               =   88,     \/\/!< YUV 4:2:0\/8  "Extended"$/;"	e	enum:__anon484
H264_PROFILE_HIGH	imgvideo/include/img_profiles_levels.h	78;"	d
H264_PROFILE_HIGH	vdec/firmware/include/h264fw_data.h	/^    H264_PROFILE_HIGH                                   =   100,    \/\/!< YUV 4:2:0\/8  "High"$/;"	e	enum:__anon324
H264_PROFILE_HIGH	vdec/firmware/share/h264fw_data_shared.h	/^    H264_PROFILE_HIGH                                   =   100,    \/\/!< YUV 4:2:0\/8  "High"$/;"	e	enum:__anon484
H264_PROFILE_HIGH10	imgvideo/include/img_profiles_levels.h	81;"	d
H264_PROFILE_HIGH10	vdec/firmware/include/h264fw_data.h	/^    H264_PROFILE_HIGH10                                 =   110,    \/\/!< YUV 4:2:0\/10 "High 10"$/;"	e	enum:__anon324
H264_PROFILE_HIGH10	vdec/firmware/share/h264fw_data_shared.h	/^    H264_PROFILE_HIGH10                                 =   110,    \/\/!< YUV 4:2:0\/10 "High 10"$/;"	e	enum:__anon484
H264_PROFILE_HIGH422	imgvideo/include/img_profiles_levels.h	80;"	d
H264_PROFILE_HIGH422	vdec/firmware/include/h264fw_data.h	/^    H264_PROFILE_HIGH422                                =   122,    \/\/!< YUV 4:2:2\/10 "High 4:2:2"$/;"	e	enum:__anon324
H264_PROFILE_HIGH422	vdec/firmware/share/h264fw_data_shared.h	/^    H264_PROFILE_HIGH422                                =   122,    \/\/!< YUV 4:2:2\/10 "High 4:2:2"$/;"	e	enum:__anon484
H264_PROFILE_HIGH444	imgvideo/include/img_profiles_levels.h	79;"	d
H264_PROFILE_HIGH444	vdec/firmware/include/h264fw_data.h	/^    H264_PROFILE_HIGH444                                =   244,    \/\/!< YUV 4:4:4\/14 "High 4:4:4"$/;"	e	enum:__anon324
H264_PROFILE_HIGH444	vdec/firmware/share/h264fw_data_shared.h	/^    H264_PROFILE_HIGH444                                =   244,    \/\/!< YUV 4:4:4\/14 "High 4:4:4"$/;"	e	enum:__anon484
H264_PROFILE_MAIN	imgvideo/include/img_profiles_levels.h	76;"	d
H264_PROFILE_MAIN	vdec/firmware/include/h264fw_data.h	/^    H264_PROFILE_MAIN                                   =   77,     \/\/!< YUV 4:2:0\/8  "Main"$/;"	e	enum:__anon324
H264_PROFILE_MAIN	vdec/firmware/share/h264fw_data_shared.h	/^    H264_PROFILE_MAIN                                   =   77,     \/\/!< YUV 4:2:0\/8  "Main"$/;"	e	enum:__anon484
H264_PROFILE_MVC_HIGH	imgvideo/include/img_profiles_levels.h	83;"	d
H264_PROFILE_MVC_HIGH	vdec/firmware/include/h264fw_data.h	/^    H264_PROFILE_MVC_HIGH                               =   118,    \/\/!< YUV 4:2:0\/8  "Multiview High"$/;"	e	enum:__anon324
H264_PROFILE_MVC_HIGH	vdec/firmware/share/h264fw_data_shared.h	/^    H264_PROFILE_MVC_HIGH                               =   118,    \/\/!< YUV 4:2:0\/8  "Multiview High"$/;"	e	enum:__anon484
H264_PROFILE_MVC_STEREO	vdec/firmware/include/h264fw_data.h	/^    H264_PROFILE_MVC_STEREO                             =   128,    \/\/!< YUV 4:2:0\/8  "Stereo High"$/;"	e	enum:__anon324
H264_PROFILE_MVC_STEREO	vdec/firmware/share/h264fw_data_shared.h	/^    H264_PROFILE_MVC_STEREO                             =   128,    \/\/!< YUV 4:2:0\/8  "Stereo High"$/;"	e	enum:__anon484
H264_PROFILE_SCALABLE	vdec/firmware/include/h264fw_data.h	/^    H264_PROFILE_SCALABLE                               =   83,     \/\/!< YUV 4:2:0\/8  "Scalable"$/;"	e	enum:__anon324
H264_PROFILE_SCALABLE	vdec/firmware/share/h264fw_data_shared.h	/^    H264_PROFILE_SCALABLE                               =   83,     \/\/!< YUV 4:2:0\/8  "Scalable"$/;"	e	enum:__anon484
H264_PROFILE_STEREO_HIGH	imgvideo/include/img_profiles_levels.h	84;"	d
H264_RCCONFIG_TABLE_1	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^static IMG_UINT32 H264_RCCONFIG_TABLE_1[4] = { 0x00584aaf, 0x007f1410, 0x005030c6, 0x007f500c};$/;"	v	file:
H264_RCCONFIG_TABLE_2	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^static IMG_UINT32 H264_RCCONFIG_TABLE_2[4] = { 0x00027dac, 0x000021f5, 0x000308d1, 0x0000057a};$/;"	v	file:
H264_RCCONFIG_TABLE_3	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^static IMG_UINT32 H264_RCCONFIG_TABLE_3    = 0x0000075d;$/;"	v	file:
H264_SGM_BUFFER_BYTES_PER_MB	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	154;"	d	file:
H264_SGM_MAX_MBS	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	155;"	d	file:
H264_SLICE_HEADER_DECODE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    H264_SLICE_HEADER_DECODE,$/;"	e	enum:XPL_TIMING_RANGES
H264_eProfileIdc	vdec/firmware/include/h264fw_data.h	/^}   H264_eProfileIdc;$/;"	t	typeref:enum:__anon324
H264_eProfileIdc	vdec/firmware/share/h264fw_data_shared.h	/^}   H264_eProfileIdc;$/;"	t	typeref:enum:__anon484
HALF_PI_LOWP	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	101;"	d
HAS_X_PASSED_Y	vdec/firmware/include/vdecfw.h	98;"	d
HAS_X_PASSED_Y	vdec/firmware/share/vdecfw_shared.h	99;"	d
HAS_X_REACHED_Y	vdec/firmware/include/vdecfw.h	95;"	d
HAS_X_REACHED_Y	vdec/firmware/share/vdecfw_shared.h	96;"	d
HDR_PARSE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    HDR_PARSE,$/;"	e	enum:XPL_TIMING_RANGES
HEADER_ELEMENT_TYPE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} HEADER_ELEMENT_TYPE;$/;"	t	typeref:enum:__anon531
HEAP_ID_NO_OF_HEAPS	encode/kernel_device/libraries/topaz_hp/code/topazmmu.c	/^		HEAP_ID_NO_OF_HEAPS$/;"	e	enum:heap_ids	file:
HEVCFW_DPB_IDX_INVALID	vdec/firmware/include/hevcfw_data.h	281;"	d
HEVCFW_DPB_IDX_INVALID	vdec/firmware/share/hevcfw_data_shared.h	282;"	d
HEVCFW_DpbIdx	vdec/firmware/include/hevcfw_data.h	/^typedef IMG_INT8 HEVCFW_DpbIdx;$/;"	t
HEVCFW_DpbIdx	vdec/firmware/share/hevcfw_data_shared.h	/^typedef IMG_INT8 HEVCFW_DpbIdx;$/;"	t
HEVCFW_MAX_DPB_SIZE	vdec/firmware/include/hevcfw_data.h	67;"	d
HEVCFW_MAX_DPB_SIZE	vdec/firmware/share/hevcfw_data_shared.h	68;"	d
HEVCFW_MAX_NUM_LT_REF_PICS	vdec/firmware/include/hevcfw_data.h	61;"	d
HEVCFW_MAX_NUM_LT_REF_PICS	vdec/firmware/share/hevcfw_data_shared.h	62;"	d
HEVCFW_MAX_NUM_REF_PICS	vdec/firmware/include/hevcfw_data.h	59;"	d
HEVCFW_MAX_NUM_REF_PICS	vdec/firmware/share/hevcfw_data_shared.h	60;"	d
HEVCFW_MAX_NUM_ST_REF_PIC_SETS	vdec/firmware/include/hevcfw_data.h	60;"	d
HEVCFW_MAX_NUM_ST_REF_PIC_SETS	vdec/firmware/share/hevcfw_data_shared.h	61;"	d
HEVCFW_MAX_NUM_SUBLAYERS	vdec/firmware/include/hevcfw_data.h	62;"	d
HEVCFW_MAX_NUM_SUBLAYERS	vdec/firmware/share/hevcfw_data_shared.h	63;"	d
HEVCFW_MAX_TILE_COLS	vdec/firmware/include/hevcfw_data.h	64;"	d
HEVCFW_MAX_TILE_COLS	vdec/firmware/share/hevcfw_data_shared.h	65;"	d
HEVCFW_MAX_TILE_ROWS	vdec/firmware/include/hevcfw_data.h	65;"	d
HEVCFW_MAX_TILE_ROWS	vdec/firmware/share/hevcfw_data_shared.h	66;"	d
HEVCFW_NUM_DPB_DIFF_REGS	vdec/firmware/include/hevcfw_data.h	71;"	d
HEVCFW_NUM_DPB_DIFF_REGS	vdec/firmware/share/hevcfw_data_shared.h	72;"	d
HEVCFW_NUM_REF_PIC_LISTS	vdec/firmware/include/hevcfw_data.h	70;"	d
HEVCFW_NUM_REF_PIC_LISTS	vdec/firmware/share/hevcfw_data_shared.h	71;"	d
HEVCFW_Poc	vdec/firmware/include/hevcfw_data.h	/^typedef IMG_INT32 HEVCFW_Poc;$/;"	t
HEVCFW_Poc	vdec/firmware/share/hevcfw_data_shared.h	/^typedef IMG_INT32 HEVCFW_Poc;$/;"	t
HEVCFW_REF_LONGTERM	vdec/firmware/include/hevcfw_data.h	/^    HEVCFW_REF_LONGTERM$/;"	e	enum:__anon368
HEVCFW_REF_LONGTERM	vdec/firmware/share/hevcfw_data_shared.h	/^    HEVCFW_REF_LONGTERM$/;"	e	enum:__anon394
HEVCFW_REF_PIC_LIST0	vdec/firmware/include/hevcfw_data.h	68;"	d
HEVCFW_REF_PIC_LIST0	vdec/firmware/share/hevcfw_data_shared.h	69;"	d
HEVCFW_REF_PIC_LIST1	vdec/firmware/include/hevcfw_data.h	69;"	d
HEVCFW_REF_PIC_LIST1	vdec/firmware/share/hevcfw_data_shared.h	70;"	d
HEVCFW_REF_SHORTTERM	vdec/firmware/include/hevcfw_data.h	/^    HEVCFW_REF_SHORTTERM,$/;"	e	enum:__anon368
HEVCFW_REF_SHORTTERM	vdec/firmware/share/hevcfw_data_shared.h	/^    HEVCFW_REF_SHORTTERM,$/;"	e	enum:__anon394
HEVCFW_REF_UNUSED	vdec/firmware/include/hevcfw_data.h	/^    HEVCFW_REF_UNUSED = 0,$/;"	e	enum:__anon368
HEVCFW_REF_UNUSED	vdec/firmware/share/hevcfw_data_shared.h	/^    HEVCFW_REF_UNUSED = 0,$/;"	e	enum:__anon394
HEVCFW_SCALING_LISTS_BUFSIZE	vdec/firmware/include/hevcfw_data.h	63;"	d
HEVCFW_SCALING_LISTS_BUFSIZE	vdec/firmware/share/hevcfw_data_shared.h	64;"	d
HEVCFW_eReferenceType	vdec/firmware/include/hevcfw_data.h	/^} HEVCFW_eReferenceType;$/;"	t	typeref:enum:__anon368
HEVCFW_eReferenceType	vdec/firmware/share/hevcfw_data_shared.h	/^} HEVCFW_eReferenceType;$/;"	t	typeref:enum:__anon394
HEVCFW_sContextData	vdec/firmware/include/hevcfw_data.h	/^} HEVCFW_sContextData;$/;"	t	typeref:struct:__anon373
HEVCFW_sContextData	vdec/firmware/share/hevcfw_data_shared.h	/^} HEVCFW_sContextData;$/;"	t	typeref:struct:__anon399
HEVCFW_sDecodedPictureBuffer	vdec/firmware/include/hevcfw_data.h	/^} HEVCFW_sDecodedPictureBuffer;$/;"	t	typeref:struct:__anon371
HEVCFW_sDecodedPictureBuffer	vdec/firmware/share/hevcfw_data_shared.h	/^} HEVCFW_sDecodedPictureBuffer;$/;"	t	typeref:struct:__anon397
HEVCFW_sHeaderData	vdec/firmware/include/hevcfw_data.h	/^} HEVCFW_sHeaderData;$/;"	t	typeref:struct:__anon365
HEVCFW_sHeaderData	vdec/firmware/share/hevcfw_data_shared.h	/^} HEVCFW_sHeaderData;$/;"	t	typeref:struct:__anon391
HEVCFW_sPicture	vdec/firmware/include/hevcfw_data.h	/^} HEVCFW_sPicture;$/;"	t	typeref:struct:__anon369
HEVCFW_sPicture	vdec/firmware/share/hevcfw_data_shared.h	/^} HEVCFW_sPicture;$/;"	t	typeref:struct:__anon395
HEVCFW_sPictureInDpb	vdec/firmware/include/hevcfw_data.h	/^} HEVCFW_sPictureInDpb;$/;"	t	typeref:struct:__anon370
HEVCFW_sPictureInDpb	vdec/firmware/share/hevcfw_data_shared.h	/^} HEVCFW_sPictureInDpb;$/;"	t	typeref:struct:__anon396
HEVCFW_sPicturePS	vdec/firmware/include/hevcfw_data.h	/^} HEVCFW_sPicturePS;$/;"	t	typeref:struct:__anon366
HEVCFW_sPicturePS	vdec/firmware/share/hevcfw_data_shared.h	/^} HEVCFW_sPicturePS;$/;"	t	typeref:struct:__anon392
HEVCFW_sReferencePictureSet	vdec/firmware/include/hevcfw_data.h	/^} HEVCFW_sReferencePictureSet;$/;"	t	typeref:struct:__anon372
HEVCFW_sReferencePictureSet	vdec/firmware/share/hevcfw_data_shared.h	/^} HEVCFW_sReferencePictureSet;$/;"	t	typeref:struct:__anon398
HEVCFW_sSequencePS	vdec/firmware/include/hevcfw_data.h	/^} HEVCFW_sSequencePS;$/;"	t	typeref:struct:__anon363
HEVCFW_sSequencePS	vdec/firmware/share/hevcfw_data_shared.h	/^} HEVCFW_sSequencePS;$/;"	t	typeref:struct:__anon389
HEVCFW_sShortTermRefPicSet	vdec/firmware/include/hevcfw_data.h	/^} HEVCFW_sShortTermRefPicSet;$/;"	t	typeref:struct:__anon362
HEVCFW_sShortTermRefPicSet	vdec/firmware/share/hevcfw_data_shared.h	/^} HEVCFW_sShortTermRefPicSet;$/;"	t	typeref:struct:__anon388
HEVC_LEVEL_MAJOR_NUM	imgvideo/include/img_profiles_levels.h	60;"	d
HEVC_LEVEL_MAX	imgvideo/include/img_profiles_levels.h	59;"	d
HEVC_LEVEL_MIN	imgvideo/include/img_profiles_levels.h	58;"	d
HEVC_LEVEL_MINOR_NUM	imgvideo/include/img_profiles_levels.h	61;"	d
HEVC_PROFILE_MAIN	imgvideo/include/img_profiles_levels.h	63;"	d
HEVC_PROFILE_MAIN10	imgvideo/include/img_profiles_levels.h	64;"	d
HEVC_PROFILE_MAINSP	imgvideo/include/img_profiles_levels.h	65;"	d
HEntry	vdec/firmware/include/jpegfw_data.h	/^} HEntry;$/;"	t	typeref:struct:__anon258
HEntry	vdec/firmware/share/jpegfw_data_shared.h	/^} HEntry;$/;"	t	typeref:struct:__anon497
HIGHP	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	120;"	d
HIGH_CMD_FIFO_ELEMENT	encode/kernel_device/include/apiinternal.h	/^} HIGH_CMD_FIFO_ELEMENT;$/;"	t	typeref:struct:tag_HIGH_CMD_FIFO_ELEMENT
HIGH_CMD_FIFO_SIZE	encode/kernel_device/include/apiinternal.h	64;"	d
HIGH_TO_LOW	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	122;"	d
HOSTUTILS_dispatch	imgvideo/rpc/sysbrg/src/hostutils_api_server.c	/^IMG_VOID HOSTUTILS_dispatch(SYSBRG_sPacket *psPacket)$/;"	f
HOSTUTILS_eFuncId	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^} HOSTUTILS_eFuncId;$/;"	t	typeref:enum:__anon699
HOSTUTILS_sCmdMsg	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^} HOSTUTILS_sCmdMsg;$/;"	t	typeref:struct:__anon700
HOSTUTILS_sRespMsg	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^} HOSTUTILS_sRespMsg;$/;"	t	typeref:struct:__anon716
HOST_MMU_PAGE_SIZE	imgvideo/system/include/system.h	60;"	d
HOST_MMU_PAGE_SIZE	imgvideo/system/include/system.h	72;"	d
HWCTRL_Configure	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^HWCTRL_Configure($/;"	f
HWCTRL_CoreFlushMmuCache	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^HWCTRL_CoreFlushMmuCache($/;"	f
HWCTRL_CoreReplay	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^HWCTRL_CoreReplay($/;"	f
HWCTRL_CoreSendEndBytes	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^HWCTRL_CoreSendEndBytes($/;"	f
HWCTRL_Deinitialise	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^HWCTRL_Deinitialise($/;"	f
HWCTRL_DiscardHeadPicList	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^HWCTRL_DiscardHeadPicList($/;"	f
HWCTRL_EVENT_DECODE_PICTURE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    HWCTRL_EVENT_DECODE_PICTURE,  \/*!< Decode a picture.     *\/$/;"	e	enum:__anon88	file:
HWCTRL_EVENT_MAX	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    HWCTRL_EVENT_MAX,             \/*!< Max. "normal" event.  *\/$/;"	e	enum:__anon88	file:
HWCTRL_GetCoreStatus	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^HWCTRL_GetCoreStatus($/;"	f
HWCTRL_GetPicPendPictList	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^HWCTRL_GetPicPendPictList($/;"	f
HWCTRL_GetRegsOffsets	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^HWCTRL_GetRegsOffsets($/;"	f
HWCTRL_HandleInterrupt	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^HWCTRL_HandleInterrupt($/;"	f
HWCTRL_HwStateIsLockUp	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^IMG_BOOL HWCTRL_HwStateIsLockUp($/;"	f
HWCTRL_Initialise	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^HWCTRL_Initialise($/;"	f
HWCTRL_KickSwInterrupt	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^HWCTRL_KickSwInterrupt($/;"	f
HWCTRL_PeekHeadPicList	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^HWCTRL_PeekHeadPicList($/;"	f
HWCTRL_PictureSubmit	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^HWCTRL_PictureSubmit($/;"	f
HWCTRL_PictureSubmitBatch	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^HWCTRL_PictureSubmitBatch($/;"	f
HWCTRL_PictureSubmitFragment	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^HWCTRL_PictureSubmitFragment($/;"	f
HWCTRL_PostCoreReplay	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^HWCTRL_PostCoreReplay($/;"	f
HWCTRL_PowerOff	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^HWCTRL_PowerOff($/;"	f
HWCTRL_PrintMSVDXProps	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^HWCTRL_PrintMSVDXProps($/;"	f
HWCTRL_RemoveFromPicList	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^HWCTRL_RemoveFromPicList($/;"	f
HWCTRL_RemoveHeadPicList	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^HWCTRL_RemoveHeadPicList($/;"	f
HWCTRL_SyncPDumpContexts	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^HWCTRL_SyncPDumpContexts($/;"	f
HWCTRL_checkStackUsage	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^HWCTRL_checkStackUsage(IMG_HANDLE hHwCtx)$/;"	f
HWCTRL_eEvent	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^} HWCTRL_eEvent;$/;"	t	typeref:enum:__anon88	file:
HWCTRL_pfnDeInitialise	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^typedef IMG_RESULT ( * HWCTRL_pfnDeInitialise)($/;"	t
HWCTRL_pfnDestroy	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^typedef IMG_RESULT ( * HWCTRL_pfnDestroy)($/;"	t
HWCTRL_pfnDumpRegisters	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^typedef IMG_RESULT ( * HWCTRL_pfnDumpRegisters)($/;"	t
HWCTRL_pfnFlushMmuCache	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^typedef IMG_RESULT ( * HWCTRL_pfnFlushMmuCache)($/;"	t
HWCTRL_pfnGetBatchMessage	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^typedef IMG_RESULT ( * HWCTRL_pfnGetBatchMessage)($/;"	t
HWCTRL_pfnGetCoreState	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^typedef IMG_RESULT ( * HWCTRL_pfnGetCoreState)($/;"	t
HWCTRL_pfnGetDecodeMessage	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^typedef IMG_RESULT ( * HWCTRL_pfnGetDecodeMessage)($/;"	t
HWCTRL_pfnGetEndBytesMessage	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^typedef IMG_RESULT ( * HWCTRL_pfnGetEndBytesMessage)($/;"	t
HWCTRL_pfnGetFragmentMessage	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^typedef IMG_RESULT ( * HWCTRL_pfnGetFragmentMessage)($/;"	t
HWCTRL_pfnGetInitMessage	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^typedef IMG_RESULT ( * HWCTRL_pfnGetInitMessage)($/;"	t
HWCTRL_pfnGetIntStatus	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^typedef IMG_RESULT ( * HWCTRL_pfnGetIntStatus)($/;"	t
HWCTRL_pfnGetRegsOffsets	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^typedef IMG_RESULT ( * HWCTRL_pfnGetRegsOffsets)($/;"	t
HWCTRL_pfnHandleInt	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^typedef IMG_RESULT ( * HWCTRL_pfnHandleInt)($/;"	t
HWCTRL_pfnInitialise	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^typedef IMG_RESULT ( * HWCTRL_pfnInitialise)($/;"	t
HWCTRL_pfnPDULPLock	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^typedef IMG_RESULT ( * HWCTRL_pfnPDULPLock)($/;"	t
HWCTRL_pfnPDULPSync	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^typedef IMG_RESULT ( * HWCTRL_pfnPDULPSync)($/;"	t
HWCTRL_pfnPDULPUnlock	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^typedef IMG_RESULT ( * HWCTRL_pfnPDULPUnlock)($/;"	t
HWCTRL_pfnPrepareFirmware	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^typedef IMG_RESULT ( * HWCTRL_pfnPrepareFirmware)($/;"	t
HWCTRL_pfnProcessMessage	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^typedef IMG_RESULT ( * HWCTRL_pfnProcessMessage)($/;"	t
HWCTRL_pfnReadVLR	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^typedef IMG_RESULT ( * HWCTRL_pfnReadVLR)($/;"	t
HWCTRL_pfnReturnMsg	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^typedef IMG_VOID ( * HWCTRL_pfnReturnMsg)($/;"	t
HWCTRL_pfnSendFirmwareMessage	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^typedef IMG_RESULT ( * HWCTRL_pfnSendFirmwareMessage)($/;"	t
HWCTRL_pfnWriteVLR	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^typedef IMG_RESULT ( * HWCTRL_pfnWriteVLR)($/;"	t
HWCTRL_sBatchMsgData	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^} HWCTRL_sBatchMsgData;$/;"	t	typeref:struct:__anon65
HWCTRL_sEventInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^} HWCTRL_sEventInfo;$/;"	t	typeref:struct:__anon89	file:
HWCTRL_sFunctions	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^} HWCTRL_sFunctions;$/;"	t	typeref:struct:__anon68
HWCTRL_sHwCtx	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^} HWCTRL_sHwCtx;$/;"	t	typeref:struct:__anon87	file:
HWCTRL_sMsgStatus	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^} HWCTRL_sMsgStatus;$/;"	t	typeref:struct:__anon66
HWCTRL_sRendec	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^} HWCTRL_sRendec;$/;"	t	typeref:struct:__anon67
HWCTRL_sState	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.h	/^} HWCTRL_sState;$/;"	t	typeref:struct:__anon52
HWCTRL_sTaskInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^} HWCTRL_sTaskInfo;$/;"	t	typeref:struct:__anon86	file:
HW_CONFIG_8CONTEXT	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	399;"	d	file:
HW_CONFIG_ALL_FEATURES	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	398;"	d	file:
HW_CRC	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    HW_CRC          = 0x100,$/;"	e	enum:XPL_DATA_ITEMS
HW_LOCK	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	HW_LOCK,          \/\/!< Buffer is locked by hardware$/;"	e	enum:__anon513
H_PRED	vdec/firmware/include/vp8fw_data.h	/^    H_PRED,             \/\/ horizontal prediction$/;"	e	enum:__anon351
H_PRED	vdec/firmware/share/vp8fw_data_shared.h	/^    H_PRED,             \/\/ horizontal prediction$/;"	e	enum:__anon416
IDGEN_AllocId	imgvideo/port_fwrk/libraries/idgen/code/idgen_api.c	/^IMG_RESULT IDGEN_AllocId($/;"	f
IDGEN_CreateContext	imgvideo/port_fwrk/libraries/idgen/code/idgen_api.c	/^IMG_RESULT IDGEN_CreateContext($/;"	f
IDGEN_sContext	imgvideo/port_fwrk/libraries/idgen/code/idgen_api.c	/^} IDGEN_sContext;$/;"	t	typeref:struct:__anon623	file:
IDGEN_sHdlBlk	imgvideo/port_fwrk/libraries/idgen/code/idgen_api.c	/^} IDGEN_sHdlBlk;$/;"	t	typeref:struct:__anon625	file:
IDGEN_sId	imgvideo/port_fwrk/libraries/idgen/code/idgen_api.c	/^} IDGEN_sId;$/;"	t	typeref:struct:__anon624	file:
IMGHAL_GetChromaOffset	imgvideo/platform/hisi/hisi_imghal_priv.h	21;"	d
IMGHAL_GetColorFormat	imgvideo/platform/hisi/hisi_imghal_priv.h	17;"	d
IMGHAL_GetSize	imgvideo/platform/hisi/hisi_imghal_priv.h	20;"	d
IMGHAL_GetStride	imgvideo/platform/hisi/hisi_imghal_priv.h	18;"	d
IMGHAL_GetTileScheme	imgvideo/platform/hisi/hisi_imghal_priv.h	19;"	d
IMGHAL_HANDLE_T	imgvideo/platform/hisi/hisi_imghal_priv.h	/^typedef struct private_handle_t IMGHAL_HANDLE_T; $/;"	t	typeref:struct:private_handle_t
IMGHAL_Has128byteInterleave	imgvideo/platform/hisi/hisi_imghal_priv.h	23;"	d
IMGHAL_IsPacked	imgvideo/platform/hisi/hisi_imghal_priv.h	24;"	d
IMGHAL_PRIV_H_	imgvideo/platform/hisi/hisi_imghal_priv.h	2;"	d
IMGPCI_DEVICE_ID	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	61;"	d
IMGPCI_DEVICE_ID	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	64;"	d
IMGPCI_DEVICE_ID	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	78;"	d	file:
IMGPCI_IOCTL_INTDIS	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	188;"	d
IMGPCI_IOCTL_INTEN	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	182;"	d
IMGPCI_IOCTL_MAGIC	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	164;"	d
IMGPCI_IOCTL_MAXNR	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	200;"	d
IMGPCI_IOCTL_READ32	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	176;"	d
IMGPCI_IOCTL_SETISRPARAMS	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	194;"	d
IMGPCI_IOCTL_WRITE32	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	170;"	d
IMGPCI_VENDOR_ID	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	60;"	d
IMGPCI_VENDOR_ID	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	63;"	d
IMGPCI_VENDOR_ID	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	77;"	d	file:
IMGSYSBRG_MODULE_NAME	imgvideo/system/include/system.h	67;"	d
IMGSYS_ACPI	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	86;"	d	file:
IMGSYS_DRV_NAME	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	401;"	d	file:
IMGSYS_MODULE_NAME	imgvideo/system/include/system.h	69;"	d
IMGVIDEO_EXPORT_SYMBOL	imgvideo/imglib/libraries/pixelapi/code/pixel_api.c	/^IMGVIDEO_EXPORT_SYMBOL(PIXEL_GetFormatDesc)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/imglib/libraries/pixelapi/code/pixel_api.c	/^IMGVIDEO_EXPORT_SYMBOL(PIXEL_GetPixelInfo)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/imglib/libraries/pixelapi/code/pixel_api.c	/^IMGVIDEO_EXPORT_SYMBOL(PIXEL_YUVGetDescriptor)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMGVIDEO_EXPORT_SYMBOL(TALMMU_AddCallback)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMGVIDEO_EXPORT_SYMBOL(TALMMU_CopyTileBuffer)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMGVIDEO_EXPORT_SYMBOL(TALMMU_CpuMemMap)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMGVIDEO_EXPORT_SYMBOL(TALMMU_Deinitialise)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMGVIDEO_EXPORT_SYMBOL(TALMMU_DevMemContextCreate)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMGVIDEO_EXPORT_SYMBOL(TALMMU_DevMemContextDestroy)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMGVIDEO_EXPORT_SYMBOL(TALMMU_DevMemContextSetMMUPtd)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMGVIDEO_EXPORT_SYMBOL(TALMMU_DevMemFree)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMGVIDEO_EXPORT_SYMBOL(TALMMU_DevMemFree1)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMGVIDEO_EXPORT_SYMBOL(TALMMU_DevMemHeapAdd)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMGVIDEO_EXPORT_SYMBOL(TALMMU_DevMemHeapOptions)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMGVIDEO_EXPORT_SYMBOL(TALMMU_DevMemMalloc1)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMGVIDEO_EXPORT_SYMBOL(TALMMU_DevMemMapExtMem)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMGVIDEO_EXPORT_SYMBOL(TALMMU_DevMemMapExtMem1)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMGVIDEO_EXPORT_SYMBOL(TALMMU_DevMemTemplateCreate)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMGVIDEO_EXPORT_SYMBOL(TALMMU_DevMemUnmap)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMGVIDEO_EXPORT_SYMBOL(TALMMU_GetDevVirtAddress)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMGVIDEO_EXPORT_SYMBOL(TALMMU_GetHeapHandle)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMGVIDEO_EXPORT_SYMBOL(TALMMU_Initialise)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^IMGVIDEO_EXPORT_SYMBOL(PALLOCKM_GetPagesHandle)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/list_utils/src/dq/dq.c	/^IMGVIDEO_EXPORT_SYMBOL(DQ_addAfter)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/list_utils/src/dq/dq.c	/^IMGVIDEO_EXPORT_SYMBOL(DQ_addBefore)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/list_utils/src/dq/dq.c	/^IMGVIDEO_EXPORT_SYMBOL(DQ_addHead)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/list_utils/src/dq/dq.c	/^IMGVIDEO_EXPORT_SYMBOL(DQ_addTail)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/list_utils/src/dq/dq.c	/^IMGVIDEO_EXPORT_SYMBOL(DQ_empty)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/list_utils/src/dq/dq.c	/^IMGVIDEO_EXPORT_SYMBOL(DQ_first)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/list_utils/src/dq/dq.c	/^IMGVIDEO_EXPORT_SYMBOL(DQ_init)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/list_utils/src/dq/dq.c	/^IMGVIDEO_EXPORT_SYMBOL(DQ_last)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/list_utils/src/dq/dq.c	/^IMGVIDEO_EXPORT_SYMBOL(DQ_next)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/list_utils/src/dq/dq.c	/^IMGVIDEO_EXPORT_SYMBOL(DQ_previous)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/list_utils/src/dq/dq.c	/^IMGVIDEO_EXPORT_SYMBOL(DQ_remove)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/list_utils/src/dq/dq.c	/^IMGVIDEO_EXPORT_SYMBOL(DQ_removeHead)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/list_utils/src/dq/dq.c	/^IMGVIDEO_EXPORT_SYMBOL(DQ_removeTail)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/list_utils/src/lst/lst.c	/^IMGVIDEO_EXPORT_SYMBOL(LST_add)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/list_utils/src/lst/lst.c	/^IMGVIDEO_EXPORT_SYMBOL(LST_addHead)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/list_utils/src/lst/lst.c	/^IMGVIDEO_EXPORT_SYMBOL(LST_empty)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/list_utils/src/lst/lst.c	/^IMGVIDEO_EXPORT_SYMBOL(LST_first)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/list_utils/src/lst/lst.c	/^IMGVIDEO_EXPORT_SYMBOL(LST_init)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/list_utils/src/lst/lst.c	/^IMGVIDEO_EXPORT_SYMBOL(LST_last)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/list_utils/src/lst/lst.c	/^IMGVIDEO_EXPORT_SYMBOL(LST_next)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/list_utils/src/lst/lst.c	/^IMGVIDEO_EXPORT_SYMBOL(LST_remove)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/list_utils/src/lst/lst.c	/^IMGVIDEO_EXPORT_SYMBOL(LST_removeHead)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api_km.c	/^IMGVIDEO_EXPORT_SYMBOL(DBGOPTKM_Get)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api_km.c	/^IMGVIDEO_EXPORT_SYMBOL(DBGOPTKM_GetSize)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^IMGVIDEO_EXPORT_SYMBOL(DMANKM_ActivateKmHisr)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^IMGVIDEO_EXPORT_SYMBOL(DMANKM_CloseDevice)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^IMGVIDEO_EXPORT_SYMBOL(DMANKM_GetConnHandleFromId)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^IMGVIDEO_EXPORT_SYMBOL(DMANKM_GetConnIdFromHandle)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^IMGVIDEO_EXPORT_SYMBOL(DMANKM_GetDevConnectionData)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^IMGVIDEO_EXPORT_SYMBOL(DMANKM_GetDevHandleFromConn)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^IMGVIDEO_EXPORT_SYMBOL(DMANKM_GetDevInstanceData)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^IMGVIDEO_EXPORT_SYMBOL(DMANKM_GetDeviceName)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^IMGVIDEO_EXPORT_SYMBOL(DMANKM_LocateDevice)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^IMGVIDEO_EXPORT_SYMBOL(DMANKM_LockDeviceContext)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^IMGVIDEO_EXPORT_SYMBOL(DMANKM_OpenDevice)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^IMGVIDEO_EXPORT_SYMBOL(DMANKM_ResetPowerManagementFlag)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^IMGVIDEO_EXPORT_SYMBOL(DMANKM_ResumeDevice)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^IMGVIDEO_EXPORT_SYMBOL(DMANKM_SuspendDevice)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^IMGVIDEO_EXPORT_SYMBOL(DMANKM_UnlockDeviceContext)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/idgen/code/idgen_api.c	/^IMGVIDEO_EXPORT_SYMBOL(IDGEN_AllocId)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/idgen/code/idgen_api.c	/^IMGVIDEO_EXPORT_SYMBOL(IDGEN_CreateContext)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/idgen/code/idgen_api.c	/^IMGVIDEO_EXPORT_SYMBOL(IDGEN_FreeId)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/pool/code/pool_api.c	/^IMGVIDEO_EXPORT_SYMBOL(POOL_Initialise)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/pool/code/pool_api.c	/^IMGVIDEO_EXPORT_SYMBOL(POOL_PoolCreate)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/pool/code/pool_api.c	/^IMGVIDEO_EXPORT_SYMBOL(POOL_PoolDestroy)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/pool/code/pool_api.c	/^IMGVIDEO_EXPORT_SYMBOL(POOL_ResAlloc)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/pool/code/pool_api.c	/^IMGVIDEO_EXPORT_SYMBOL(POOL_ResDestroy)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/pool/code/pool_api.c	/^IMGVIDEO_EXPORT_SYMBOL(POOL_ResFree)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/pool/code/pool_api.c	/^IMGVIDEO_EXPORT_SYMBOL(POOL_ResRegister)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^IMGVIDEO_EXPORT_SYMBOL(RMAN_CreateBucket)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^IMGVIDEO_EXPORT_SYMBOL(RMAN_DestroyBucket)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^IMGVIDEO_EXPORT_SYMBOL(RMAN_FreeResource)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^IMGVIDEO_EXPORT_SYMBOL(RMAN_Initialise)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^IMGVIDEO_EXPORT_SYMBOL(RMAN_RegisterResource)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/sysbrg/utils/code/sysbrg_utils.c	/^IMGVIDEO_EXPORT_SYMBOL(SYSBRGU_CreateMappableRegion)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/sysbrg/utils/code/sysbrg_utils.c	/^IMGVIDEO_EXPORT_SYMBOL(SYSBRGU_DestroyMappableRegion)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/sysbrg/utils/code/sysbrg_utils.c	/^IMGVIDEO_EXPORT_SYMBOL(SYSBRGU_RegisterAPI)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/sysbrg/utils/code/sysbrg_utils.c	/^IMGVIDEO_EXPORT_SYMBOL(SYSBRGU_RemoveAPI)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/sysdev/linux/code/sysdev_api_km.c	/^IMGVIDEO_EXPORT_SYMBOL(SYSDEVKM_CloseDevice)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/sysdev/linux/code/sysdev_api_km.c	/^IMGVIDEO_EXPORT_SYMBOL(SYSDEVKM_CpuPAddrToDevPAddr)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/sysdev/linux/code/sysdev_api_km.c	/^IMGVIDEO_EXPORT_SYMBOL(SYSDEVKM_GetDeviceID)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/sysdev/linux/code/sysdev_api_km.c	/^IMGVIDEO_EXPORT_SYMBOL(SYSDEVKM_OpenDevice)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/sysdev/utils/code/sysdev_utils.c	/^IMGVIDEO_EXPORT_SYMBOL(SYSDEVU_GetDeviceById)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/sysdev/utils/code/sysdev_utils.c	/^IMGVIDEO_EXPORT_SYMBOL(SYSDEVU_GetDeviceId)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/sysdev/utils/code/sysdev_utils.c	/^IMGVIDEO_EXPORT_SYMBOL(SYSDEVU_RegisterDevice)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/sysdev/utils/code/sysdev_utils.c	/^IMGVIDEO_EXPORT_SYMBOL(SYSDEVU_SetDevMap)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/sysdev/utils/code/sysdev_utils.c	/^IMGVIDEO_EXPORT_SYMBOL(SYSDEVU_UnRegisterDevice)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/sysmem/generic/code/sysmem_api_km.c	/^IMGVIDEO_EXPORT_SYMBOL(SYSMEMKM_MemoryCpuToDevice)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/sysmem/utils/code/sysmem_utils.c	/^IMGVIDEO_EXPORT_SYMBOL(SYSMEMU_AddMemoryHeap)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/sysmem/utils/code/sysmem_utils.c	/^IMGVIDEO_EXPORT_SYMBOL(SYSMEMU_AllocatePages)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/sysmem/utils/code/sysmem_utils.c	/^IMGVIDEO_EXPORT_SYMBOL(SYSMEMU_CpuKmAddrToCpuPAddr)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/sysmem/utils/code/sysmem_utils.c	/^IMGVIDEO_EXPORT_SYMBOL(SYSMEMU_FreePages)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/sysmem/utils/code/sysmem_utils.c	/^IMGVIDEO_EXPORT_SYMBOL(SYSMEMU_GetCpuKmAddr)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/sysmem/utils/code/sysmem_utils.c	/^IMGVIDEO_EXPORT_SYMBOL(SYSMEMU_RemoveMemoryHeap)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/sysmem/utils/code/sysmem_utils.c	/^IMGVIDEO_EXPORT_SYMBOL(SYSMEMU_UpdateMemory)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/sysmem/utils/code/sysmem_utils.c	/^IMGVIDEO_EXPORT_SYMBOL(SYSMEMU_UpdateMemoryRegion)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^IMGVIDEO_EXPORT_SYMBOL(SYSOSKM_CopyFromUserRaw)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^IMGVIDEO_EXPORT_SYMBOL(SYSOSKM_CreateDebugFile)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^IMGVIDEO_EXPORT_SYMBOL(SYSOSKM_CreateEventObject)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^IMGVIDEO_EXPORT_SYMBOL(SYSOSKM_CreateMutex)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^IMGVIDEO_EXPORT_SYMBOL(SYSOSKM_CreateTimer)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^IMGVIDEO_EXPORT_SYMBOL(SYSOSKM_DestroyEventObject)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^IMGVIDEO_EXPORT_SYMBOL(SYSOSKM_DestroyMutex)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^IMGVIDEO_EXPORT_SYMBOL(SYSOSKM_DisableInt)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^IMGVIDEO_EXPORT_SYMBOL(SYSOSKM_EnableInt)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^IMGVIDEO_EXPORT_SYMBOL(SYSOSKM_LockMutex)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^IMGVIDEO_EXPORT_SYMBOL(SYSOSKM_LockMutex_Interruptible)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^IMGVIDEO_EXPORT_SYMBOL(SYSOSKM_RemoveDebugFile)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^IMGVIDEO_EXPORT_SYMBOL(SYSOSKM_UnlockMutex)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^IMGVIDEO_EXPORT_SYMBOL(SYSOSKM_WaitEventObject)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/secure_media/tal/code/tal.c	/^IMGVIDEO_EXPORT_SYMBOL(TALREG_Poll32)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/secure_media/tal/code/tal.c	/^IMGVIDEO_EXPORT_SYMBOL(TALREG_WriteWord32)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/secure_media/tal/code/tal.c	/^IMGVIDEO_EXPORT_SYMBOL(TAL_DeviceRegister)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/secure_media/tal/code/tal.c	/^IMGVIDEO_EXPORT_SYMBOL(TAL_DeviceUnRegister)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/secure_media/tal/code/tal.c	/^IMGVIDEO_EXPORT_SYMBOL(TAL_GetMemSpaceHandle)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/secure_media/tal/code/tal.c	/^IMGVIDEO_EXPORT_SYMBOL(TAL_Wait)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/secure_media/target/code/target.c	/^IMGVIDEO_EXPORT_SYMBOL(TARGET_Deinitialise)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/secure_media/target/code/target.c	/^IMGVIDEO_EXPORT_SYMBOL(TARGET_Initialise)$/;"	f
IMGVIDEO_EXPORT_SYMBOL	imgvideo/system/include/system.h	108;"	d
IMGVIDEO_EXPORT_SYMBOL	imgvideo/system/include/system.h	110;"	d
IMG_ALIGN	imgvideo/include/linux-kernel/img_sysdefs.h	184;"	d
IMG_ALIGN_FIELD	vdec/firmware/share/c99/vdecfw_share_macros.h	60;"	d
IMG_ASSERT	imgvideo/include/linux-kernel/img_sysdefs.h	233;"	d
IMG_ASSERT	imgvideo/include/linux-kernel/img_sysdefs.h	239;"	d
IMG_ASSERT_TESTED	vdec/kernel_device/include/vdecdd.h	77;"	d
IMG_BIAS_TABLES	encode/kernel_device/include/apiinternal.h	/^} IMG_BIAS_TABLES;$/;"	t	typeref:struct:tag_IMG_BIAS_TABLES
IMG_BIGORSMALL_ALLOC	imgvideo/port_fwrk/include/sysmem_api_km.h	/^static IMG_INLINE void * IMG_BIGORSMALL_ALLOC(IMG_UINT32 ui32Size)$/;"	f
IMG_BIGORSMALL_FREE	imgvideo/port_fwrk/include/sysmem_api_km.h	/^static IMG_INLINE void IMG_BIGORSMALL_FREE(IMG_UINT32 ui32Size, void* ptr)$/;"	f
IMG_BIG_ENDIAN	imgvideo/include/linux-kernel/img_sysdefs.h	75;"	d
IMG_BIG_FREE	imgvideo/include/img_defs.h	217;"	d
IMG_BIG_FREE	imgvideo/include/img_defs.h	219;"	d
IMG_BIG_FREE	imgvideo/include/img_defs.h	243;"	d
IMG_BIG_MALLOC	imgvideo/include/img_defs.h	213;"	d
IMG_BIG_MALLOC	imgvideo/include/img_defs.h	215;"	d
IMG_BIG_MALLOC	imgvideo/include/img_defs.h	240;"	d
IMG_BOOL	imgvideo/include/img_types.h	/^typedef              int    IMG_BOOL;$/;"	t
IMG_BOOL16	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^typedef IMG_UINT16 IMG_BOOL16;$/;"	t
IMG_BOOL8	imgvideo/include/img_types.h	/^typedef IMG_UINT8 IMG_BOOL8;$/;"	t
IMG_BUFFER	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^} IMG_BUFFER, IMG_CODED_BUFFER;$/;"	t	typeref:struct:__anon514
IMG_BUFFERTYPE_FIELD_BOTTOM	imgvideo/include/img_structs.h	/^    IMG_BUFFERTYPE_FIELD_BOTTOM,$/;"	e	enum:__anon558
IMG_BUFFERTYPE_FIELD_TOP	imgvideo/include/img_structs.h	/^    IMG_BUFFERTYPE_FIELD_TOP,$/;"	e	enum:__anon558
IMG_BUFFERTYPE_FRAME	imgvideo/include/img_structs.h	/^    IMG_BUFFERTYPE_FRAME = 0,$/;"	e	enum:__anon558
IMG_BUFFERTYPE_PAIR	imgvideo/include/img_structs.h	/^    IMG_BUFFERTYPE_PAIR$/;"	e	enum:__anon558
IMG_BUFFER_RECON	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_BUFFER_RECON,$/;"	e	enum:_buffer_type_
IMG_BUFFER_REF0	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_BUFFER_REF0 = 0,$/;"	e	enum:_buffer_type_
IMG_BUFFER_REF1	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_BUFFER_REF1,$/;"	e	enum:_buffer_type_
IMG_BYTE	imgvideo/include/linux-kernel/img_systypes.h	/^typedef	              u8	IMG_BYTE;   	\/**< @brief Atom of memory *\/$/;"	t
IMG_BYTE_ORDER	imgvideo/include/linux-kernel/img_sysdefs.h	77;"	d
IMG_CALLCONV	imgvideo/port_fwrk/include/servicesext.h	53;"	d
IMG_CALLCONV	imgvideo/port_fwrk/include/servicesext.h	55;"	d
IMG_CALLOC	imgvideo/include/img_defs.h	110;"	d
IMG_CALLOC	imgvideo/include/img_defs.h	181;"	d
IMG_CALLOC	imgvideo/include/img_defs.h	185;"	d
IMG_CALLOC	imgvideo/include/img_defs.h	197;"	d
IMG_CALLOC	imgvideo/include/img_defs.h	199;"	d
IMG_CALLOC	imgvideo/include/img_defs.h	228;"	d
IMG_CHAR	imgvideo/include/img_types.h	/^typedef             char    IMG_CHAR;$/;"	t
IMG_CODEC	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} IMG_CODEC;$/;"	t	typeref:enum:__anon539
IMG_CODEC_420_IMC2	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_420_IMC2=36,			\/\/!< IMC2 format Data$/;"	e	enum:__anon541
IMG_CODEC_420_PL12	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_420_PL12=101,			\/\/!< PL12 format YUV data$/;"	e	enum:__anon541
IMG_CODEC_420_PL12_PACKED	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_420_PL12_PACKED=25,   \/\/|< PL12 format packed into a single plane (not currently supported by JPEG)$/;"	e	enum:__anon541
IMG_CODEC_420_PL21	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_420_PL21,				\/\/!< PL21 format YUV data$/;"	e	enum:__anon541
IMG_CODEC_420_PL21_PACKED	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_420_PL21_PACKED=26,   \/\/!< PL21 format packed into a single plane (not currently supported by JPEG)$/;"	e	enum:__anon541
IMG_CODEC_420_PL8	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_420_PL8=47,			\/\/!< PL8 format YUV data$/;"	e	enum:__anon541
IMG_CODEC_420_YUV	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_420_YUV=100,			\/\/!< Planar Y U V$/;"	e	enum:__anon541
IMG_CODEC_420_YV12	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_420_YV12=44,			\/\/!< YV12 format Data$/;"	e	enum:__anon541
IMG_CODEC_422_IMC2	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_422_IMC2,			\/\/!< IMC2 format 4:2:2 data$/;"	e	enum:__anon541
IMG_CODEC_422_PL12	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_422_PL12,			\/\/!< PL12 format 4:2:2 data$/;"	e	enum:__anon541
IMG_CODEC_422_PL21	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_422_PL21,			\/\/!< 4:2:2 PL21 format YUV data$/;"	e	enum:__anon541
IMG_CODEC_422_PL8	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_422_PL8,			\/\/!< PL8 format 4:2:2 data$/;"	e	enum:__anon541
IMG_CODEC_422_YUV	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_422_YUV=102,		\/\/!< YUV format 4:2:2 data  \/\/ start the incrementing auto enumeration values after the last ones we have used.$/;"	e	enum:__anon541
IMG_CODEC_422_YV12	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_422_YV12,			\/\/!< YV12 format 4:2:2 data$/;"	e	enum:__anon541
IMG_CODEC_444_IMC2	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_444_IMC2,		\/\/!< PL8 format 4:4:4 data (not currently supported by JPEG)$/;"	e	enum:__anon541
IMG_CODEC_444_PL12	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_444_PL12,		\/\/!< PL12 format 4:4:4 data (not currently supported by JPEG)$/;"	e	enum:__anon541
IMG_CODEC_444_PL21	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_444_PL21,				\/\/!< 4:4:4 PL21 format YUV data (not currently supported by JPEG)$/;"	e	enum:__anon541
IMG_CODEC_444_PL8	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_444_PL8,		\/\/!< PL8 format 4:4:4 data (not currently supported by JPEG)$/;"	e	enum:__anon541
IMG_CODEC_444_YUV	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_444_YUV,		\/\/!< YUV format 4:4:4 data (not currently supported by JPEG)$/;"	e	enum:__anon541
IMG_CODEC_444_YV12	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_444_YV12,		\/\/!< YV12 format 4:4:4 data (not currently supported by JPEG)$/;"	e	enum:__anon541
IMG_CODEC_ABC565	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_ABC565,		\/\/!< Packed 4:4:4 data (not currently supported by JPEG)$/;"	e	enum:__anon541
IMG_CODEC_ABCX	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_ABCX,			\/\/!< Interleaved 4:4:4 data (not currently supported by JPEG)$/;"	e	enum:__anon541
IMG_CODEC_H263_CBR	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_H263_CBR,			\/\/!< H263 constant bitrate$/;"	e	enum:__anon539
IMG_CODEC_H263_ERC	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_H263_ERC,			\/\/!< H263 example rate control$/;"	e	enum:__anon539
IMG_CODEC_H263_NO_RC	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_H263_NO_RC,		\/\/!< H263 with no rate control$/;"	e	enum:__anon539
IMG_CODEC_H263_VBR	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_H263_VBR,			\/\/!< H263 variable bitrate$/;"	e	enum:__anon539
IMG_CODEC_H264MVC_CBR	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_H264MVC_CBR,		\/\/!< MVC H264 constant bitrate$/;"	e	enum:__anon539
IMG_CODEC_H264MVC_ERC	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_H264MVC_ERC,		\/\/!< MVC H264 example rate control$/;"	e	enum:__anon539
IMG_CODEC_H264MVC_NO_RC	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_H264MVC_NO_RC,	\/\/!< MVC H264 with no rate control$/;"	e	enum:__anon539
IMG_CODEC_H264MVC_VBR	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_H264MVC_VBR,		\/\/!< MVC H264 variable bitrate$/;"	e	enum:__anon539
IMG_CODEC_H264_ALL_RC	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_H264_ALL_RC,		\/\/!< H264 with multiple rate control modes$/;"	e	enum:__anon539
IMG_CODEC_H264_CBR	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_H264_CBR,			\/\/!< H264 constant bitrate$/;"	e	enum:__anon539
IMG_CODEC_H264_ERC	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_H264_ERC,			\/\/!< H264 example rate control$/;"	e	enum:__anon539
IMG_CODEC_H264_NO_RC	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_H264_NO_RC,		\/\/!< H264 with no rate control$/;"	e	enum:__anon539
IMG_CODEC_H264_VBR	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_H264_VBR,			\/\/!< H264 variable bitrate$/;"	e	enum:__anon539
IMG_CODEC_H264_VCM	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_H264_VCM,			\/\/!< H264 video conferance mode$/;"	e	enum:__anon539
IMG_CODEC_JPEG	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_JPEG,				\/\/!< JPEG$/;"	e	enum:__anon539
IMG_CODEC_MPEG2_CBR	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_MPEG2_CBR,		\/\/!< MPEG2 constant bitrate$/;"	e	enum:__anon539
IMG_CODEC_MPEG2_ERC	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_MPEG2_ERC,		\/\/!< MPEG2 example rate control$/;"	e	enum:__anon539
IMG_CODEC_MPEG2_NO_RC	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_MPEG2_NO_RC,		\/\/!< MPEG2 with no rate control$/;"	e	enum:__anon539
IMG_CODEC_MPEG2_VBR	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_MPEG2_VBR,		\/\/!< MPEG2 variable bitrate$/;"	e	enum:__anon539
IMG_CODEC_MPEG4_CBR	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_MPEG4_CBR,		\/\/!< MPEG4 constant bitrate$/;"	e	enum:__anon539
IMG_CODEC_MPEG4_ERC	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_MPEG4_ERC,		\/\/!< MPEG4 example rate control$/;"	e	enum:__anon539
IMG_CODEC_MPEG4_NO_RC	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_MPEG4_NO_RC,		\/\/!< MPEG4 with no rate control$/;"	e	enum:__anon539
IMG_CODEC_MPEG4_VBR	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_MPEG4_VBR,		\/\/!< MPEG4 variable bitrate$/;"	e	enum:__anon539
IMG_CODEC_NONE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_NONE = 0,			\/\/!< There is no FW in MTX memory$/;"	e	enum:__anon539
IMG_CODEC_UY0VY1_8888	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_UY0VY1_8888,		\/\/!< 4:2:2 UYVY data$/;"	e	enum:__anon541
IMG_CODEC_VY0UY1_8888	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_VY0UY1_8888,		\/\/!< 4:2:2 VYUY data$/;"	e	enum:__anon541
IMG_CODEC_XBCA	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_XBCA,			\/\/!< Interleaved 4:4:4 data (not currently supported by JPEG)$/;"	e	enum:__anon541
IMG_CODEC_Y0UY1V_8888	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_Y0UY1V_8888,		\/\/!< 4:2:2 YUYV data$/;"	e	enum:__anon541
IMG_CODEC_Y0VY1U_8888	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CODEC_Y0VY1U_8888,		\/\/!< 4:2:2 YVYU data$/;"	e	enum:__anon541
IMG_CODED_BUFFER	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^} IMG_BUFFER, IMG_CODED_BUFFER;$/;"	t	typeref:struct:__anon514
IMG_COMM_SOCKET	encode/kernel_device/include/topaz_device.h	/^} IMG_COMM_SOCKET;$/;"	t	typeref:struct:IMG_COMM_SOCKET_tag
IMG_COMM_SOCKET_tag	encode/kernel_device/include/topaz_device.h	/^typedef struct IMG_COMM_SOCKET_tag$/;"	s
IMG_COMPILED_FW_BIN_RECORD	encode/firmware/topaz_hp/fw_binaries/include_all_fw_variants.h	/^struct IMG_COMPILED_FW_BIN_RECORD {$/;"	s
IMG_CONST	imgvideo/include/linux-kernel/img_sysdefs.h	65;"	d
IMG_CSC_601_TO_709	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CSC_601_TO_709,		\/\/!< ITU BT.601 YUV to be converted to ITU BT.709 YUV$/;"	e	enum:__anon542
IMG_CSC_709_TO_601	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CSC_709_TO_601,		\/\/!< ITU BT.709 YUV to be converted to ITU BT.601 YUV$/;"	e	enum:__anon542
IMG_CSC_BGR_TO_601	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^    IMG_CSC_BGR_TO_601,     \/\/!< BGR to be converted to ITU BT.601 YUV (for BGRX format)$/;"	e	enum:__anon542
IMG_CSC_BRG_TO_601	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CSC_BRG_TO_601,		\/\/!< BRG to be converted to ITU BT.601 YUV (for XRGB format)$/;"	e	enum:__anon542
IMG_CSC_NONE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CSC_NONE,			\/\/!< No colour space conversion$/;"	e	enum:__anon542
IMG_CSC_PRESET	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} IMG_CSC_PRESET;$/;"	t	typeref:enum:__anon542
IMG_CSC_PRESETS	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CSC_PRESETS			\/\/!< End of the enum$/;"	e	enum:__anon542
IMG_CSC_RBG_TO_601	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CSC_RBG_TO_601,		\/\/!< RBG to be converted to ITU BT.601 YUV (for XBGR format)$/;"	e	enum:__anon542
IMG_CSC_RGB_TO_601_ANALOG	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CSC_RGB_TO_601_ANALOG,	\/\/!< RGB to be converted to ITU BT.601 YUV$/;"	e	enum:__anon542
IMG_CSC_RGB_TO_601_DIGITAL	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CSC_RGB_TO_601_DIGITAL,	\/\/!< RGB to be converted to ITU BT.601 YCbCr for SDTV (reduced scale - 16-235)$/;"	e	enum:__anon542
IMG_CSC_RGB_TO_601_DIGITAL_FS	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CSC_RGB_TO_601_DIGITAL_FS,	\/\/!< RGB to be converted to ITU BT.601 YCbCr for HDTV (full range - 0-255)$/;"	e	enum:__anon542
IMG_CSC_RGB_TO_709	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CSC_RGB_TO_709,		\/\/!< RGB to be converted to ITU BT.709 YUV$/;"	e	enum:__anon542
IMG_CSC_UYV_TO_YUV	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CSC_UYV_TO_YUV,     \/\/!< UYV to be converted to YUV (BT.601 or BT.709)$/;"	e	enum:__anon542
IMG_CSC_YIQ_TO_601	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CSC_YIQ_TO_601,		\/\/!< YIQ to be converted to ITU BT.601 YUV$/;"	e	enum:__anon542
IMG_CSC_YIQ_TO_709	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_CSC_YIQ_TO_709,		\/\/!< YIQ to be converted to ITU BT.709 YUV$/;"	e	enum:__anon542
IMG_DEV_VIRTADDR	imgvideo/port_fwrk/include/servicesext.h	/^typedef struct {IMG_UINTPTR uiAddr;} IMG_DEV_VIRTADDR;$/;"	t	typeref:struct:__anon603
IMG_DOUBLE	imgvideo/include/img_types.h	/^typedef double IMG_DOUBLE;$/;"	t
IMG_ERRORCODE	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^} IMG_ERRORCODE;$/;"	t	typeref:enum:__anon512
IMG_ERROR_ALREADY_COMPLETE	imgvideo/include/img_errors.h	69;"	d
IMG_ERROR_ALREADY_INITIALISED	imgvideo/include/img_errors.h	73;"	d
IMG_ERROR_BUSY	imgvideo/include/img_errors.h	79;"	d
IMG_ERROR_CANCELLED	imgvideo/include/img_errors.h	75;"	d
IMG_ERROR_COULD_NOT_OBTAIN_RESOURCE	imgvideo/include/img_errors.h	71;"	d
IMG_ERROR_DEVICE_NOT_FOUND	imgvideo/include/img_errors.h	60;"	d
IMG_ERROR_DEVICE_UNAVAILABLE	imgvideo/include/img_errors.h	61;"	d
IMG_ERROR_DISABLED	imgvideo/include/img_errors.h	80;"	d
IMG_ERROR_FATAL	imgvideo/include/img_errors.h	58;"	d
IMG_ERROR_GENERIC_FAILURE	imgvideo/include/img_errors.h	62;"	d
IMG_ERROR_IDLE	imgvideo/include/img_errors.h	78;"	d
IMG_ERROR_INTERRUPTED	imgvideo/include/img_errors.h	63;"	d
IMG_ERROR_INVALID_ID	imgvideo/include/img_errors.h	64;"	d
IMG_ERROR_INVALID_PARAMETERS	imgvideo/include/img_errors.h	66;"	d
IMG_ERROR_MALLOC_FAILED	imgvideo/include/img_errors.h	57;"	d
IMG_ERROR_MEMORY_IN_USE	imgvideo/include/img_errors.h	85;"	d
IMG_ERROR_MINIMUM_LIMIT_NOT_MET	imgvideo/include/img_errors.h	76;"	d
IMG_ERROR_MMU_PAGE_CATALOGUE_FAULT	imgvideo/include/img_errors.h	84;"	d
IMG_ERROR_MMU_PAGE_DIRECTORY_FAULT	imgvideo/include/img_errors.h	82;"	d
IMG_ERROR_MMU_PAGE_TABLE_FAULT	imgvideo/include/img_errors.h	83;"	d
IMG_ERROR_NOT_INITIALISED	imgvideo/include/img_errors.h	72;"	d
IMG_ERROR_NOT_SUPPORTED	imgvideo/include/img_errors.h	77;"	d
IMG_ERROR_OPERATION_PROHIBITED	imgvideo/include/img_errors.h	81;"	d
IMG_ERROR_OUT_OF_MEMORY	imgvideo/include/img_errors.h	59;"	d
IMG_ERROR_SIGNATURE_INCORRECT	imgvideo/include/img_errors.h	65;"	d
IMG_ERROR_STORAGE_TYPE_EMPTY	imgvideo/include/img_errors.h	67;"	d
IMG_ERROR_STORAGE_TYPE_FULL	imgvideo/include/img_errors.h	68;"	d
IMG_ERROR_TEST_MISMATCH	imgvideo/include/img_errors.h	86;"	d
IMG_ERROR_TIMEOUT	imgvideo/include/img_errors.h	56;"	d
IMG_ERROR_UNEXPECTED_STATE	imgvideo/include/img_errors.h	70;"	d
IMG_ERROR_VALUE_OUT_OF_RANGE	imgvideo/include/img_errors.h	74;"	d
IMG_ERR_COMPLETE	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_ERR_COMPLETE			= 5,	\/\/!< Command is complete$/;"	e	enum:__anon512
IMG_ERR_FILE	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_ERR_FILE				= 3,	\/\/!< A file error occured$/;"	e	enum:__anon512
IMG_ERR_INVALID_CONTEXT	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_ERR_INVALID_CONTEXT		= 6,	\/\/!< An invalid context was given$/;"	e	enum:__anon512
IMG_ERR_INVALID_SIZE	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_ERR_INVALID_SIZE		= 7,	\/\/!< An invalid size was given$/;"	e	enum:__anon512
IMG_ERR_MEMORY	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_ERR_MEMORY				= 2,	\/\/!< A memory error occured$/;"	e	enum:__anon512
IMG_ERR_NOBUFFERAVAILABLE	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_ERR_NOBUFFERAVAILABLE	= 4,	\/\/!< No buffer was available$/;"	e	enum:__anon512
IMG_ERR_OK	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_ERR_OK					= 0,	\/\/!< OK$/;"	e	enum:__anon512
IMG_ERR_RETRY	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_ERR_RETRY				= 9,$/;"	e	enum:__anon512
IMG_ERR_SURFACE_LOCKED	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_ERR_SURFACE_LOCKED		= 1,	\/\/!< The requested surface was locked$/;"	e	enum:__anon512
IMG_ERR_TIMEOUT	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_ERR_TIMEOUT				= 8,	\/\/!< Timeout$/;"	e	enum:__anon512
IMG_ERR_UNDEFINED	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_ERR_UNDEFINED			= -1$/;"	e	enum:__anon512
IMG_FALSE	imgvideo/include/img_types.h	104;"	d
IMG_FLOAT	imgvideo/include/img_types.h	/^typedef float IMG_FLOAT;$/;"	t
IMG_FORMAT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} IMG_FORMAT;$/;"	t	typeref:enum:__anon541
IMG_FRAME	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^} IMG_FRAME, JPEG_SOURCE_SURFACE;$/;"	t	typeref:struct:__anon518
IMG_FRAME_ARRAY	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^} IMG_FRAME_ARRAY;$/;"	t	typeref:struct:__anon519
IMG_FRAME_IDR	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_FRAME_IDR = 0,$/;"	e	enum:_frame_template_type_
IMG_FRAME_INTER_B	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_FRAME_INTER_B,$/;"	e	enum:_frame_template_type_
IMG_FRAME_INTER_P	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_FRAME_INTER_P,$/;"	e	enum:_frame_template_type_
IMG_FRAME_INTER_P_IDR	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_FRAME_INTER_P_IDR,$/;"	e	enum:_frame_template_type_
IMG_FRAME_INTRA	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_FRAME_INTRA,$/;"	e	enum:_frame_template_type_
IMG_FRAME_TEMPLATE_TYPE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} IMG_FRAME_TEMPLATE_TYPE;$/;"	t	typeref:enum:_frame_template_type_
IMG_FRAME_TYPE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} IMG_FRAME_TYPE;$/;"	t	typeref:enum:_frame_type_
IMG_FRAME_UNDEFINED	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_FRAME_UNDEFINED$/;"	e	enum:_frame_template_type_
IMG_FREE	imgvideo/include/img_defs.h	111;"	d
IMG_FREE	imgvideo/include/img_defs.h	201;"	d
IMG_FREE	imgvideo/include/img_defs.h	203;"	d
IMG_FREE	imgvideo/include/img_defs.h	231;"	d
IMG_FW_CONTEXT	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^}IMG_FW_CONTEXT;$/;"	t	typeref:struct:tag_IMG_FW_CONTEXT
IMG_FW_INT_DEFINES_TABLE	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^} IMG_FW_INT_DEFINES_TABLE;$/;"	t	typeref:struct:tag_IMG_FW_INT_DEFINES_TABLE
IMG_HANDLE	imgvideo/include/img_types.h	/^typedef            void*    IMG_HANDLE;$/;"	t
IMG_HCOMM_SOCKET	encode/kernel_device/include/apiinternal.h	/^typedef void *IMG_HCOMM_SOCKET;$/;"	t
IMG_INLINE	imgvideo/include/linux-kernel/img_sysdefs.h	66;"	d
IMG_INT	imgvideo/include/img_types.h	/^typedef	             int	IMG_INT;$/;"	t
IMG_INT16	imgvideo/include/linux-kernel/img_systypes.h	/^typedef	         s16	IMG_INT16;$/;"	t
IMG_INT32	imgvideo/include/linux-kernel/img_systypes.h	/^typedef	         s32	IMG_INT32;$/;"	t
IMG_INT64	imgvideo/include/linux-kernel/img_systypes.h	/^typedef	         s64	IMG_INT64;$/;"	t
IMG_INT64PRFX	imgvideo/include/linux-kernel/img_sysdefs.h	86;"	d
IMG_INT64PRFX	imgvideo/include/linux-kernel/img_sysdefs.h	88;"	d
IMG_INT64PRFX	imgvideo/include/linux-kernel/img_sysdefs.h	90;"	d
IMG_INT8	imgvideo/include/linux-kernel/img_systypes.h	/^typedef	          s8	IMG_INT8;$/;"	t
IMG_INTER_B	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_INTER_B,$/;"	e	enum:_frame_type_
IMG_INTER_P	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_INTER_P,$/;"	e	enum:_frame_type_
IMG_INTRA_FRAME	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_INTRA_FRAME,$/;"	e	enum:_frame_type_
IMG_INTRA_IDR	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_INTRA_IDR = 0,$/;"	e	enum:_frame_type_
IMG_KMALLOC_FLAG	imgvideo/include/linux-kernel/img_sysdefs.h	116;"	d
IMG_LITTLE_ENDIAN	imgvideo/include/linux-kernel/img_sysdefs.h	74;"	d
IMG_MALLOC	imgvideo/include/img_defs.h	109;"	d
IMG_MALLOC	imgvideo/include/img_defs.h	180;"	d
IMG_MALLOC	imgvideo/include/img_defs.h	184;"	d
IMG_MALLOC	imgvideo/include/img_defs.h	193;"	d
IMG_MALLOC	imgvideo/include/img_defs.h	195;"	d
IMG_MALLOC	imgvideo/include/img_defs.h	225;"	d
IMG_MAX_NUM_PLANES	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	82;"	d
IMG_MEMCMP	imgvideo/include/linux-kernel/img_sysdefs.h	120;"	d
IMG_MEMCPY	imgvideo/include/linux-kernel/img_sysdefs.h	118;"	d
IMG_MEMMOVE	imgvideo/include/linux-kernel/img_sysdefs.h	121;"	d
IMG_MEMSET	imgvideo/include/linux-kernel/img_sysdefs.h	119;"	d
IMG_MEM_ERROR_INJECTION	imgvideo/port_fwrk/libraries/sysdev/utils1/devif/code/sysdev_utils1.c	51;"	d	file:
IMG_MEM_ERROR_INJECTION	imgvideo/port_fwrk/libraries/sysdev/utils1/devif/code/sysdev_utils1.c	53;"	d	file:
IMG_MEM_ERROR_INJECTION	imgvideo/port_fwrk/libraries/sysmem/ion/code/sysmem_api_km.c	51;"	d	file:
IMG_MEM_ERROR_INJECTION	imgvideo/port_fwrk/libraries/sysmem/ion/code/sysmem_api_km.c	53;"	d	file:
IMG_MEM_ERROR_INJECTION	imgvideo/port_fwrk/libraries/sysmem/utils/code/sysmem_utils.c	50;"	d	file:
IMG_MEM_ERROR_INJECTION	imgvideo/port_fwrk/libraries/sysmem/utils/code/sysmem_utils.c	52;"	d	file:
IMG_MTX_VIDEO_CONTEXT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} IMG_MTX_VIDEO_CONTEXT;$/;"	t	typeref:struct:tag_IMG_MTX_VIDEO_CONTEXT
IMG_MV_SETTINGS	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} IMG_MV_SETTINGS;$/;"	t	typeref:struct:tag_IMG_MV_SETTINGS
IMG_NO_FSEEK64	imgvideo/include/linux-kernel/img_sysdefs.h	220;"	d
IMG_NO_FTELL64	imgvideo/include/linux-kernel/img_sysdefs.h	218;"	d
IMG_NULL	imgvideo/include/img_types.h	97;"	d
IMG_PHYSADDR	imgvideo/include/img_types.h	/^typedef IMG_UINT64 IMG_PHYSADDR;$/;"	t
IMG_PICMGMT_CUSTOM_QUANT_DATA	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} IMG_PICMGMT_CUSTOM_QUANT_DATA;$/;"	t	typeref:struct:tag_IMG_PICMGMT_CUSTOM_QUANT_DATA
IMG_PICMGMT_EOS	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_PICMGMT_EOS,$/;"	e	enum:_pic_mgmt_type_
IMG_PICMGMT_FLUSH	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_PICMGMT_FLUSH,$/;"	e	enum:_pic_mgmt_type_
IMG_PICMGMT_GOP_STRUCT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_PICMGMT_GOP_STRUCT,$/;"	e	enum:_pic_mgmt_type_
IMG_PICMGMT_QUANT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_PICMGMT_QUANT,$/;"	e	enum:_pic_mgmt_type_
IMG_PICMGMT_RC_UPDATE_DATA	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} IMG_PICMGMT_RC_UPDATE_DATA;$/;"	t	typeref:struct:tag_IMG_PICMGMT_RC_UPDATE_DATA
IMG_PICMGMT_REF_TYPE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_PICMGMT_REF_TYPE = 0,$/;"	e	enum:_pic_mgmt_type_
IMG_PICMGMT_SKIP_FRAME	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_PICMGMT_SKIP_FRAME,$/;"	e	enum:_pic_mgmt_type_
IMG_PICMGMT_STRIDE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_PICMGMT_STRIDE,$/;"	e	enum:_pic_mgmt_type_
IMG_PICMGMT_TYPE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} IMG_PICMGMT_TYPE;$/;"	t	typeref:enum:_pic_mgmt_type_
IMG_PINT16	imgvideo/include/img_types.h	/^typedef	         IMG_INT16	*IMG_PINT16;$/;"	t
IMG_PINT32	imgvideo/include/img_types.h	/^typedef	         IMG_INT32	*IMG_PINT32;$/;"	t
IMG_PINT64	imgvideo/include/img_types.h	/^typedef	         IMG_INT64	*IMG_PINT64;$/;"	t
IMG_PINT8	imgvideo/include/img_types.h	/^typedef	          IMG_INT8	*IMG_PINT8;$/;"	t
IMG_PIXFMT_411PL111YUV8	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_411PL111YUV8	=	120,			\/\/!< Planar 8b 411 (1\/4 UV horizontal, 1\/1 vertically - Y, U and V are in separate planes)$/;"	e	enum:__anon557
IMG_PIXFMT_411PL12YUV8	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_411PL12YUV8	=	121,			\/\/!< Planar 8b 411 UV interleaved$/;"	e	enum:__anon557
IMG_PIXFMT_411PL12YVU8	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_411PL12YVU8  =   24,             \/\/!< Planar 8-bit 4:1:1 format. UV interleaved$/;"	e	enum:__anon557
IMG_PIXFMT_420PL111Y10UV8	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_420PL111Y10UV8 = 129,            \/\/!< Planar 10-bit luma 8-bit chroma 4:2:0. - (Y, U and V are in separate planes).$/;"	e	enum:__anon557
IMG_PIXFMT_420PL111Y10UV8_LSB	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_420PL111Y10UV8_LSB = 133,        \/\/!< Same as IMG_PIXFMT_420PL111Y10UV8 but with 16-bit packing.$/;"	e	enum:__anon557
IMG_PIXFMT_420PL111Y10UV8_MSB	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_420PL111Y10UV8_MSB = 131,        \/\/!< Same as IMG_PIXFMT_420PL111Y10UV8 but with 16-bit packing.$/;"	e	enum:__anon557
IMG_PIXFMT_420PL111Y8UV10	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_420PL111Y8UV10 = 70,             \/\/!< Planar 8-bit luma 10-bit chroma 4:2:0. - (Y, U and V are in separate planes).$/;"	e	enum:__anon557
IMG_PIXFMT_420PL111Y8UV10_LSB	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_420PL111Y8UV10_LSB = 127,        \/\/!< Same as IMG_PIXFMT_420PL111Y8UV10 but with 16-bit packing.$/;"	e	enum:__anon557
IMG_PIXFMT_420PL111Y8UV10_MSB	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_420PL111Y8UV10_MSB = 125,        \/\/!< Same as IMG_PIXFMT_420PL111Y8UV10 but with 16-bit packing.$/;"	e	enum:__anon557
IMG_PIXFMT_420PL111YUV10_LSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_420PL111YUV10_LSB = 71,			\/\/!< 420 YUV 10 bits. Unpakced on 16 bits (least significant bits). @see IMG_PIXFMT_420PL8YUV10$/;"	e	enum:__anon557
IMG_PIXFMT_420PL111YUV10_MSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_420PL111YUV10_MSB = 72,			\/\/!< 420 YUV 10 bits. Unpakced on 16 bits (most significant bits). @see IMG_PIXFMT_420PL8YUV10$/;"	e	enum:__anon557
IMG_PIXFMT_420PL12Y10UV8	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_420PL12Y10UV8 = 92,				\/\/!< 420 YUV - Y 10b - UV interleaved on 8b. Luma is hardware packed 3 pixels on 32 bits (starting from least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_420PL12Y10UV8_LSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_420PL12Y10UV8_LSB = 106,			\/\/!< 420 YUV - Y 10b - UV interleaved on 8b. Luma is unpacked on 16 bits (least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_420PL12Y10UV8_MSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_420PL12Y10UV8_MSB = 107,			\/\/!< 420 YUV - Y 10b - UV interleaved on 8b. Luma is unpacked on 16 bits (most significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_420PL12Y10VU8	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_420PL12Y10VU8 = 93,				\/\/!< 420 YVU - Y 10b - VU interleaved on 8b. Luma is hardware packed 3 pixels on 32 bits (starting from least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_420PL12Y10VU8_LSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_420PL12Y10VU8_LSB = 108,			\/\/!< 420 YVU - Y 10b - VU interleaved on 8b. Luma is unpacked on 16 bits (least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_420PL12Y10VU8_MSB	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_420PL12Y10VU8_MSB = 109,			\/\/!< 420 YVU - Y 10b - VU interleaved on 8b. Luma is unpacked on 16 bits (most significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_420PL12Y8UV10	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_420PL12Y8UV10 = 88,				\/\/!< 420 YUV - Y 8b - UV interleaved on 10b. Chroma is hardware packed 3 pixels on 32 bits (starting from least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_420PL12Y8UV10_LSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_420PL12Y8UV10_LSB = 98,			\/\/!< 420 YUV - Y 8b - UV interleaved on 10b. Chroma is unpacked on 16 bits (least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_420PL12Y8UV10_MSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_420PL12Y8UV10_MSB = 99,			\/\/!< 420 YUV - Y 8b - UV interleaved on 10b. Chroma is unpacked on 16 bits (most significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_420PL12Y8VU10	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_420PL12Y8VU10 = 89,				\/\/!< 420 YVU - Y 8b - VU interleaved on 10b. Chroma is hardware packed 3 pixels on 32 bits (starting from least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_420PL12Y8VU10_LSB	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_420PL12Y8VU10_LSB = 100,			\/\/!< 420 YUV - Y 8b - VU interleaved on 10b. Chroma is unpacked on 16 bits (least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_420PL12Y8VU10_MSB	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_420PL12Y8VU10_MSB = 101,			\/\/!< 420 YUV - Y 8b - VU interleaved on 10b. Chroma is unpacked on 16 bits (most significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_420PL12YUV10	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_420PL12YUV10 = 29,				\/\/!< 420 YUV 10 bits - UV interleaved. Hardware packed 3 pixels on 32 bits (starting from least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_420PL12YUV10_LSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_420PL12YUV10_LSB = 74,			\/\/!< 420 YUV 10 bits - UV interleaved. Unpakced on 16 bits (least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_420PL12YUV10_MSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_420PL12YUV10_MSB = 75,			\/\/!< 420 YUV 10 bits - UV interleaved. Unpakced on 16 bits (most significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_420PL12YUV8	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_420PL12YUV8  =   25,             \/\/!< Planar 8-bit 4:2:0 format.$/;"	e	enum:__anon557
IMG_PIXFMT_420PL12YUV8_A8	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_420PL12YUV8_A8 =   31,           \/\/!< Planar 8-bit 4:2:0 format + 8-bit alpha.$/;"	e	enum:__anon557
IMG_PIXFMT_420PL12YVU10	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_420PL12YVU10 = 45,				\/\/!< 420 YVU 10 bits - VU interleaved. Hardware packed 3 pixels on 32 bits (starting from least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_420PL12YVU10_LSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_420PL12YVU10_LSB = 77,			\/\/!< 420 YVU 10 bits - VU interleaved. Unpakced on 16 bits (least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_420PL12YVU10_MSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_420PL12YVU10_MSB = 78,			\/\/!< 420 YVU 10 bits - VU interleaved. Unpakced on 16 bits (most significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_420PL12YVU8	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_420PL12YVU8  =   26,             \/\/!< Planar 8-bit 4:2:0 format - as per YUV8 but with reversed U and V samples.$/;"	e	enum:__anon557
IMG_PIXFMT_420PL8YUV10	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_420PL8YUV10  =   49,             \/\/!< Planar 10-bit 4:2:0 format - (Y, U and V are in separate planes). Hardware packed 3 pixels on 32 bits (starting from least significant bits).$/;"	e	enum:__anon557
IMG_PIXFMT_420PL8YUV12	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_420PL8YUV12 = 160,   			\/\/!< Planar 12-bit 4:2:0 format. - (Y, U and V are in separate planes).$/;"	e	enum:__anon557
IMG_PIXFMT_420PL8YUV14	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_420PL8YUV14 = 163,    			\/\/!< Planar 14-bit 4:2:0 format. - (Y, U and V are in separate planes).$/;"	e	enum:__anon557
IMG_PIXFMT_420PL8YUV16	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_420PL8YUV16 = 166,    			\/\/!< Planar 16-bit 4:2:0 format. - (Y, U and V are in separate planes).$/;"	e	enum:__anon557
IMG_PIXFMT_420PL8YUV8	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_420PL8YUV8   =   47,             \/\/!< Planar 8-bit 4:2:0 format - (Y, U and V are in separate planes).$/;"	e	enum:__anon557
IMG_PIXFMT_422PL111Y10UV8	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_422PL111Y10UV8 = 130,            \/\/!< Planar 10-bit luma 8-bit chroma 4:2:2. - (Y, U and V are in separate planes).$/;"	e	enum:__anon557
IMG_PIXFMT_422PL111Y10UV8_LSB	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_422PL111Y10UV8_LSB = 134,        \/\/!< Same as IMG_PIXFMT_422PL111Y10UV8 but with 16-bit packing.$/;"	e	enum:__anon557
IMG_PIXFMT_422PL111Y10UV8_MSB	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_422PL111Y10UV8_MSB = 132,        \/\/!< Same as IMG_PIXFMT_422PL111Y10UV8 but with 16-bit packing.$/;"	e	enum:__anon557
IMG_PIXFMT_422PL111Y8UV10	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_422PL111Y8UV10 = 124,            \/\/!< Planar 8-bit luma 10-bit chroma 4:2:2. - (Y, U and V are in separate planes).$/;"	e	enum:__anon557
IMG_PIXFMT_422PL111Y8UV10_LSB	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_422PL111Y8UV10_LSB = 128,        \/\/!< Same as IMG_PIXFMT_422PL111Y8UV10 but with 16-bit packing.$/;"	e	enum:__anon557
IMG_PIXFMT_422PL111Y8UV10_MSB	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_422PL111Y8UV10_MSB = 126,        \/\/!< Same as IMG_PIXFMT_422PL111Y8UV10 but with 16-bit packing.$/;"	e	enum:__anon557
IMG_PIXFMT_422PL111YUV10_LSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_422PL111YUV10_LSB = 122,			\/\/!< Planar 10b 422. Unpakced on 16 bits (least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_422PL111YUV10_MSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_422PL111YUV10_MSB = 123,			\/\/!< Planar 10b 422. Unpakced on 16 bits (most significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_422PL12Y10UV8	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_422PL12Y10UV8 = 94,				\/\/!< 422 YUV - Y 10b - UV interleaved on 8b. Luma is hardware packed 3 pixels on 32 bits (starting from least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_422PL12Y10UV8_LSB	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_422PL12Y10UV8_LSB = 110,			\/\/!< 422 YUV - Y 10b - UV interleaved on 8b. Luma is unpacked on 16 bits (least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_422PL12Y10UV8_MSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_422PL12Y10UV8_MSB = 111,			\/\/!< 422 YUV - Y 10b - UV interleaved on 8b. Luma is unpacked on 16 bits (most significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_422PL12Y10VU8	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_422PL12Y10VU8 = 95,				\/\/!< 422 YVU - Y 10b - VU interleaved on 8b. Luma is hardware packed 3 pixels on 32 bits (starting from least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_422PL12Y10VU8_LSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_422PL12Y10VU8_LSB = 112,			\/\/!< 422 YVU - Y 10b - VU interleaved on 8b. Luma is unpacked on 16 bits (least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_422PL12Y10VU8_MSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_422PL12Y10VU8_MSB = 113,			\/\/!< 422 YVU - Y 10b - VU interleaved on 8b. Luma is unpacked on 16 bits (least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_422PL12Y8UV10	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_422PL12Y8UV10 = 90,				\/\/!< 422 YUV - Y 8b - UV interleaved on 10b. Chroma is hardware packed 3 pixels on 32 bits (starting from least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_422PL12Y8UV10_LSB	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_422PL12Y8UV10_LSB = 102,			\/\/!< 422 YUV - Y 8b - UV interleaved on 10b. Chroma is unpacked on 16 bits (least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_422PL12Y8UV10_MSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_422PL12Y8UV10_MSB = 103,			\/\/!< 422 YUV - Y 8b - UV interleaved on 10b. Chroma is unpacked on 16 bits (most significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_422PL12Y8VU10	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_422PL12Y8VU10 = 91,				\/\/!< 422 YVU - Y 8b - VU interleaved on 10b. Chroma is hardware packed 3 pixels on 32 bits (starting from least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_422PL12Y8VU10_LSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_422PL12Y8VU10_LSB = 104,			\/\/!< 422 YVU - Y 8b - VU interleaved on 10b. Chroma is unpacked on 16 bits (least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_422PL12Y8VU10_MSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_422PL12Y8VU10_MSB = 105,			\/\/!< 422 YVU - Y 8b - VU interleaved on 10b. Chroma is unpacked on 16 bits (most significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_422PL12YUV10	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_422PL12YUV10 = 30,				\/\/!< 422 YUV 10 bits - UV interleaved. Hardware packed 3 pixels on 32 bits (starting from least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_422PL12YUV10_LSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_422PL12YUV10_LSB = 80,			\/\/!< 422 YUV 10 bits - UV interleaved. Unpakced on 16 bits (least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_422PL12YUV10_MSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_422PL12YUV10_MSB = 81,			\/\/!< 422 YUV 10 bits - UV interleaved. Unpakced on 16 bits (most significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_422PL12YUV8	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_422PL12YUV8  =   27,             \/\/!< Planar 8-bit 4:2:2 format.$/;"	e	enum:__anon557
IMG_PIXFMT_422PL12YUV8_A8	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_422PL12YUV8_A8 =   32,           \/\/!< Planar 8-bit 4:2:2 format + 8-bit alpha.$/;"	e	enum:__anon557
IMG_PIXFMT_422PL12YVU10	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_422PL12YVU10 = 46,				\/\/!< 422 YVU 10 bits - VU interleaved. Hardware packed 3 pixels on 32 bits (starting from least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_422PL12YVU10_LSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_422PL12YVU10_LSB = 83,			\/\/!< 422 YVU 10 bits - VU interleaved. Unpakced on 16 bits (least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_422PL12YVU10_MSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_422PL12YVU10_MSB = 84,			\/\/!< 422 YVU 10 bits - VU interleaved. Unpakced on 16 bits (most significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_422PL12YVU8	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_422PL12YVU8  =   28,             \/\/!< Planar 8-bit 4:2:2 format - as per YUV8 but with reversed U and V samples.$/;"	e	enum:__anon557
IMG_PIXFMT_422PL8YUV10	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_422PL8YUV10  =   50,             \/\/!< Planar 10-bit 4:2:2 format - (Y, U and V are in separate planes). Hardware packed 3 pixels on 32 bits (starting from least significant bits).$/;"	e	enum:__anon557
IMG_PIXFMT_422PL8YUV12	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_422PL8YUV12 = 161,    			\/\/!< Planar 12-bit 4:2:2 format. - (Y, U and V are in separate planes).$/;"	e	enum:__anon557
IMG_PIXFMT_422PL8YUV14	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_422PL8YUV14 = 164,    			\/\/!< Planar 14-bit 4:2:2 format. - (Y, U and V are in separate planes).$/;"	e	enum:__anon557
IMG_PIXFMT_422PL8YUV16	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_422PL8YUV16 = 167,    			\/\/!< Planar 16-bit 4:2:2 format. - (Y, U and V are in separate planes).$/;"	e	enum:__anon557
IMG_PIXFMT_422PL8YUV8	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_422PL8YUV8   =   48,             \/\/!< Planar 8-bit 4:2:2 format - (Y, U and V are in separate planes).$/;"	e	enum:__anon557
IMG_PIXFMT_444PL111Y10UV8	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_444PL111Y10UV8 = 114,			\/\/!< 444 YUV - Y 10b - U and V 8b. Luma is hardware packed 3 pxiels on 32 bits (starting from the least signigicant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_444PL111Y10UV8_LSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_444PL111Y10UV8_LSB = 115,		\/\/!< 444 YUV - Y 10b - U and V 8b. Luma is unpacked on 16 bits (least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_444PL111Y10UV8_MSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_444PL111Y10UV8_MSB = 116,		\/\/!< 444 YUV - Y 10b - U and V 8b. Luma is unpacked on 16 bits (most significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_444PL111Y8UV10	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_444PL111Y8UV10 = 117,			\/\/!< 444 YUV - Y 8b - U and V 10b. Chroma is hardware packed 3 pxiels on 32 bits (starting from the least signigicant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_444PL111Y8UV10_LSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_444PL111Y8UV10_LSB = 118,		\/\/!< 444 YUV - Y 8b - U and V 10b. Chroma is unpacked on 16 bits (least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_444PL111Y8UV10_MSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_444PL111Y8UV10_MSB = 119,		\/\/!< 444 YUV - Y 8b - U and V 10b. Chroma is unpacked on 16 bits (most significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_444PL111YUV10	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_444PL111YUV10 = 85,				\/\/!< 444 YUV 10 bits. Hardware packed 3 pixels on 32 bits (starting from least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_444PL111YUV10_LSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_444PL111YUV10_LSB = 86,			\/\/!< 444 YUV 10 bits. Unpakced on 16 bits (least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_444PL111YUV10_MSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_444PL111YUV10_MSB = 87,			\/\/!< 444 YUV 10 bits. Unpakced on 16 bits (most significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_444PL111YUV8	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_444PL111YUV8 = 69,				\/\/!< 444 YUV 8 bits$/;"	e	enum:__anon557
IMG_PIXFMT_444PL12Y10UV8	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_444PL12Y10UV8 = 145,				\/\/!< 444 YUV - Y 10b - UV interleaved on 8b. Luma is hardware packed 3 pixels on 32 bits (starting from least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_444PL12Y10UV8_LSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_444PL12Y10UV8_LSB = 147,			\/\/!< 444 YUV - Y 10b - UV interleaved on 8b. Luma is unpacked on 16 bits (least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_444PL12Y10UV8_MSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_444PL12Y10UV8_MSB = 148,			\/\/!< 444 YUV - Y 10b - UV interleaved on 8b. Luma is unpacked on 16 bits (most significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_444PL12Y10VU8	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_444PL12Y10VU8 = 146,				\/\/!< 444 YVU - Y 10b - VU interleaved on 8b. Luma is hardware packed 3 pixels on 32 bits (starting from least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_444PL12Y10VU8_LSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_444PL12Y10VU8_LSB = 149,			\/\/!< 444 YVU - Y 10b - VU interleaved on 8b. Luma is unpacked on 16 bits (least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_444PL12Y10VU8_MSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_444PL12Y10VU8_MSB = 150,			\/\/!< 444 YVU - Y 10b - VU interleaved on 8b. Luma is unpacked on 16 bits (least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_444PL12Y8UV10	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_444PL12Y8UV10 = 151,				\/\/!< 444 YUV - Y 8b - UV interleaved on 10b. Chroma is hardware packed 3 pixels on 32 bits (starting from least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_444PL12Y8UV10_LSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_444PL12Y8UV10_LSB = 153,			\/\/!< 444 YUV - Y 8b - UV interleaved on 10b. Chroma is unpacked on 16 bits (least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_444PL12Y8UV10_MSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_444PL12Y8UV10_MSB = 154,			\/\/!< 444 YUV - Y 8b - UV interleaved on 10b. Chroma is unpacked on 16 bits (most significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_444PL12Y8VU10	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_444PL12Y8VU10 = 152,				\/\/!< 444 YVU - Y 8b - VU interleaved on 10b. Chroma is hardware packed 3 pixels on 32 bits (starting from least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_444PL12Y8VU10_LSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_444PL12Y8VU10_LSB = 155,			\/\/!< 444 YVU - Y 8b - VU interleaved on 10b. Chroma is unpacked on 16 bits (least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_444PL12Y8VU10_MSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_444PL12Y8VU10_MSB = 156,			\/\/!< 444 YVU - Y 8b - VU interleaved on 10b. Chroma is unpacked on 16 bits (most significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_444PL12YUV10	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_444PL12YUV10 = 139,				\/\/!< 444 YUV 10 bits - UV interleaved. Hardware packed 3 pixels on 32 bits (starting from least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_444PL12YUV10_LSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_444PL12YUV10_LSB = 141,			\/\/!< 444 YUV 10 bits - UV interleaved. Unpakced on 16 bits (least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_444PL12YUV10_MSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_444PL12YUV10_MSB = 142,			\/\/!< 444 YUV 10 bits - UV interleaved. Unpakced on 16 bits (most significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_444PL12YUV8	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_444PL12YUV8 = 137,				\/\/!< 444 YUV 8 bits. Byte interleaved in UV buffer.$/;"	e	enum:__anon557
IMG_PIXFMT_444PL12YVU10	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_444PL12YVU10 = 140,				\/\/!< 444 YUV 10 bits - VU interleaved. Hardware packed 3 pixels on 32 bits (starting from least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_444PL12YVU10_LSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_444PL12YVU10_LSB = 143,			\/\/!< 444 YUV 10 bits - VU interleaved. Unpakced on 16 bits (least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_444PL12YVU10_MSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_444PL12YVU10_MSB = 144,			\/\/!< 444 YUV 10 bits - VU interleaved. Unpakced on 16 bits (most significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_444PL12YVU8	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_444PL12YVU8 = 138,				\/\/!< 444 YUV 8 bits. Byte interleaved in VU buffer.$/;"	e	enum:__anon557
IMG_PIXFMT_444PL8YUV12	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_444PL8YUV12 = 162,    			\/\/!< Planar 12-bit 4:4:4 format. - (Y, U and V are in separate planes).$/;"	e	enum:__anon557
IMG_PIXFMT_444PL8YUV14	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_444PL8YUV14 = 165,    			\/\/!< Planar 14-bit 4:4:4 format. - (Y, U and V are in separate planes).$/;"	e	enum:__anon557
IMG_PIXFMT_444PL8YUV16	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_444PL8YUV16 = 168,    			\/\/!< Planar 16-bit 4:4:4 format. - (Y, U and V are in separate planes).$/;"	e	enum:__anon557
IMG_PIXFMT_A4	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_A4           =   37,             \/\/!< Alpha only 4 bit$/;"	e	enum:__anon557
IMG_PIXFMT_A8	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_A8           =   38,             \/\/!< Alpha only 8 bit$/;"	e	enum:__anon557
IMG_PIXFMT_A8I8	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_A8I8         =   51,				\/\/!< 8-bit palettised + 8-bit alpha.    $/;"	e	enum:__anon557
IMG_PIXFMT_ABGR1555	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_ABGR1555     =   60,             \/\/!< 16-bit RGB (R=5, G=5, B=5) + 1-bit alpha(ABGR).$/;"	e	enum:__anon557
IMG_PIXFMT_ABGR4444	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_ABGR4444     =   57,             \/\/!< 16-bit BGR (B=4, G=4, R=4) + 4-bit alpha(ABGR).$/;"	e	enum:__anon557
IMG_PIXFMT_ABGR8888	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_ABGR8888     =   41,				\/\/!< 24-bit RGB + 8-bit alpha (ABGR).$/;"	e	enum:__anon557
IMG_PIXFMT_ARBPLANAR8	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_ARBPLANAR8		= 65536,		\/\/!< 8-bit samples with up to four planes. Lower 16-bits of pixel format encodes subsampling factors. Colour-space is not specified.$/;"	e	enum:__anon557
IMG_PIXFMT_ARBPLANAR8_LAST	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_ARBPLANAR8_LAST	= IMG_PIXFMT_ARBPLANAR8+0xffff$/;"	e	enum:__anon557
IMG_PIXFMT_ARGB1555	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_ARGB1555     =   9,              \/\/!< 16-bit RGB (R=5, G=5, B=5) + 1-bit alpha(ARGB).$/;"	e	enum:__anon557
IMG_PIXFMT_ARGB2101010	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_ARGB2101010  =   67,				\/\/!< 30-bit RGB + 2 bit alpha$/;"	e	enum:__anon557
IMG_PIXFMT_ARGB4444	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_ARGB4444     =   8,              \/\/!< 16-bit RGB (R=4, G=4, B=4) + 4-bit alpha(ARGB).$/;"	e	enum:__anon557
IMG_PIXFMT_ARGB8161616	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_ARGB8161616  =   64,				\/\/!< 56-bit RGB (R=16, G=16, B=16) + 8 bit alpha.$/;"	e	enum:__anon557
IMG_PIXFMT_ARGB8332	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_ARGB8332     =   43,				\/\/!< 16-bit RGB (R=3, G=3, B=2) + 8-bit alpha.$/;"	e	enum:__anon557
IMG_PIXFMT_ARGB8888	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_ARGB8888     =   12,             \/\/!< 24-bit RGB + 8-bit alpha.$/;"	e	enum:__anon557
IMG_PIXFMT_AYUV2101010	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_AYUV2101010  =   23,             \/\/!< 30-bit YUV 4:4:4 + 2-bit alpha.$/;"	e	enum:__anon557
IMG_PIXFMT_AYUV4444	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_AYUV4444     =   20,             \/\/!< 12-bit YUV 4:4:4 + 4-bit alpha.$/;"	e	enum:__anon557
IMG_PIXFMT_AYUV8888	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_AYUV8888     =   22,             \/\/!< 24-bit YUV 4:4:4 + 8-bit alpha.$/;"	e	enum:__anon557
IMG_PIXFMT_BGR565	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_BGR565       =   63,             \/\/!< 16-bit BGR (B=5, G=6, R=5).$/;"	e	enum:__anon557
IMG_PIXFMT_BGRA4444	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_BGRA4444     =   59,             \/\/!< 16-bit BGR (B=4, G=4, R=4) + 4-bit alpha(BGRA).$/;"	e	enum:__anon557
IMG_PIXFMT_BGRA5551	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_BGRA5551     =   62,             \/\/!< 16-bit RGB (R=5, G=5, B=5) + 1-bit alpha(BGRA).$/;"	e	enum:__anon557
IMG_PIXFMT_BGRA8888	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_BGRA8888     =   42,				\/\/!< 24-bit RGB + 8-bit alpha (BGRA).$/;"	e	enum:__anon557
IMG_PIXFMT_CLUT1	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_CLUT1        =   0,              \/\/!< 1-bit palettised.$/;"	e	enum:__anon557
IMG_PIXFMT_CLUT2	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_CLUT2        =   1,              \/\/!< 2-bit palettised.$/;"	e	enum:__anon557
IMG_PIXFMT_CLUT4	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_CLUT4        =   2,              \/\/!< 4-bit palettised.$/;"	e	enum:__anon557
IMG_PIXFMT_CVBS10	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_CVBS10       =   40,             \/\/!< Composite video (CVBS) data stored by the UCC for YC separation.$/;"	e	enum:__anon557
IMG_PIXFMT_F16	imgvideo/include/img_pixfmts.h	/^		    IMG_PIXFMT_F16			=	52,				\/\/!< Single channel 16 bit IEEE floating point format$/;"	e	enum:__anon557
IMG_PIXFMT_F16F16F16F16	imgvideo/include/img_pixfmts.h	/^		    IMG_PIXFMT_F16F16F16F16	=	65,				\/\/!< Quad channel 16 bit IEEE floating point format$/;"	e	enum:__anon557
IMG_PIXFMT_F32	imgvideo/include/img_pixfmts.h	/^		    IMG_PIXFMT_F32			=	53,				\/\/!< Single channel 32 bit IEEE floating point format$/;"	e	enum:__anon557
IMG_PIXFMT_I4A4	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_I4A4         =   3,				\/\/!< 4-bit palettised + 4-bit alpha.$/;"	e	enum:__anon557
IMG_PIXFMT_I8A8	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_I8A8         =   4,				\/\/!< 8-bit palettised + 8-bit alpha.$/;"	e	enum:__anon557
IMG_PIXFMT_L16	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_L16			=	54,				\/\/!< Y only 16 bit$/;"	e	enum:__anon557
IMG_PIXFMT_L32	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_L32			=	55,				\/\/!< Y only 32 bit$/;"	e	enum:__anon557
IMG_PIXFMT_PL12IMC2	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_PL12IMC2     =   36,             \/\/!< Planar 8-bit 4:2:0 (Y data, followed by line of U, line of V, interleaved)$/;"	e	enum:__anon557
IMG_PIXFMT_PL12Y10	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_PL12Y10      =   34,				\/\/!< Y only 10 bit. Hardware packed 3 pixels on 32 bits (starting from least significant bits).$/;"	e	enum:__anon557
IMG_PIXFMT_PL12Y10_LSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_PL12Y10_LSB      =  96,			\/\/!< Y only 10 bit. Unpakced on 16 bits (least significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_PL12Y10_MSB	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_PL12Y10_MSB      =  97,			\/\/!< Y only 10 bit. Unpakced on 16 bits (most significant bits)$/;"	e	enum:__anon557
IMG_PIXFMT_PL12Y8	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_PL12Y8       =   33,             \/\/!< Y only 8 bit$/;"	e	enum:__anon557
IMG_PIXFMT_PL12YV12	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_PL12YV12     =   44,				\/\/!< YV12 Planar 8-bit 4:2:0 (Y data, followed by U data, followed by V data)					$/;"	e	enum:__anon557
IMG_PIXFMT_PL12YV8	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_PL12YV8      =   35,             \/\/!< Planar 8-bit 4:2:0 (Y data, followed by U data, followed by V data)$/;"	e	enum:__anon557
IMG_PIXFMT_RGB332	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_RGB332       =   6,              \/\/!< 8-bit RGB (R=3, G=3, B=2).$/;"	e	enum:__anon557
IMG_PIXFMT_RGB555	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_RGB555       =   7,              \/\/!< 15-bit RGB (R=5, G=5, B=5).$/;"	e	enum:__anon557
IMG_PIXFMT_RGB565	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_RGB565       =   10,             \/\/!< 16-bit RGB (R=5, G=6, B=5).$/;"	e	enum:__anon557
IMG_PIXFMT_RGB8	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_RGB8         =   5,              \/\/!< 8-bit palettised.$/;"	e	enum:__anon557
IMG_PIXFMT_RGB888	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_RGB888       =   11,             \/\/!< 24-bit RGB (packed).$/;"	e	enum:__anon557
IMG_PIXFMT_RGBA4444	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_RGBA4444     =   58,             \/\/!< 16-bit RGB (R=4, G=4, B=4) + 4-bit alpha(RGBA).$/;"	e	enum:__anon557
IMG_PIXFMT_RGBA5551	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_RGBA5551     =   61,             \/\/!< 16-bit RGB (R=5, G=5, B=5) + 1-bit alpha(RGBA).$/;"	e	enum:__anon557
IMG_PIXFMT_RGBA8888	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_RGBA8888		=   56,				\/\/!< 24-bit RGB + 8-bit alpha (RGBA).$/;"	e	enum:__anon557
IMG_PIXFMT_RSGSBS888	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_RSGSBS888	=	68,				\/\/!< 24 bit signed RGB values.$/;"	e	enum:__anon557
IMG_PIXFMT_UNDEFINED	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_UNDEFINED = 255,					\/\/!< This format is considered invalid - used for default values into structures.$/;"	e	enum:__anon557
IMG_PIXFMT_UYVY10101010	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_UYVY10101010 =   17,             \/\/!< YUV 4:2:2 10-bit per component.$/;"	e	enum:__anon557
IMG_PIXFMT_UYVY8888	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_UYVY8888     =   13,             \/\/!< YUV 4:2:2 8-bit per component.$/;"	e	enum:__anon557
IMG_PIXFMT_VYAUYA8888	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_VYAUYA8888   =   18,             \/\/!< YUV 4:2:2:4 8-bit per component.$/;"	e	enum:__anon557
IMG_PIXFMT_VYUY8888	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_VYUY8888     =   14,				\/\/!< YUV 4:2:2 8-bit per component.$/;"	e	enum:__anon557
IMG_PIXFMT_Y1	imgvideo/include/img_pixfmts.h	/^	    IMG_PIXFMT_Y1			=	66,				\/\/!< Y 1 bit (black\/white)$/;"	e	enum:__anon557
IMG_PIXFMT_YUV101010	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_YUV101010    =   19,             \/\/!< YUV 4:4:4 10-bit per component.$/;"	e	enum:__anon557
IMG_PIXFMT_YUV8	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_YUV8         =   39,             \/\/!< 8-bit palettised.$/;"	e	enum:__anon557
IMG_PIXFMT_YUV888	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_YUV888       =   21,             \/\/!< 24-bit YUV (packed).$/;"	e	enum:__anon557
IMG_PIXFMT_YUYV8888	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_YUYV8888     =   16,				\/\/!< YUV 4:2:2 8-bit per component.$/;"	e	enum:__anon557
IMG_PIXFMT_YVYU8888	imgvideo/include/img_pixfmts.h	/^        IMG_PIXFMT_YVYU8888     =   15,				\/\/!< YUV 4:2:2 8-bit per component.$/;"	e	enum:__anon557
IMG_PTRDIFF	imgvideo/include/linux-kernel/img_systypes.h	/^typedef        ptrdiff_t    IMG_PTRDIFF;    \/**< @brief Large enought to hold the signed difference of 2 pointer values (C89) *\/$/;"	t
IMG_PTRDIFFPRFX	imgvideo/include/linux-kernel/img_sysdefs.h	95;"	d
IMG_PUINT16	imgvideo/include/img_types.h	/^typedef	IMG_UINT16	*IMG_PUINT16;$/;"	t
IMG_PUINT32	imgvideo/include/img_types.h	/^typedef	IMG_UINT32	*IMG_PUINT32;$/;"	t
IMG_PUINT64	imgvideo/include/img_types.h	/^typedef	IMG_UINT64	*IMG_PUINT64;$/;"	t
IMG_PUINT8	imgvideo/include/img_types.h	/^typedef	 IMG_UINT8	*IMG_PUINT8;$/;"	t
IMG_PVOID	imgvideo/include/img_types.h	/^typedef            void*    IMG_PVOID;$/;"	t
IMG_PWCHAR	imgvideo/include/img_types.h	/^typedef          IMG_WCHAR    *IMG_PWCHAR;$/;"	t
IMG_RCMODE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} IMG_RCMODE;$/;"	t	typeref:enum:_IMG_RCMODE_
IMG_RCMODE_CBR	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_RCMODE_CBR,$/;"	e	enum:_IMG_RCMODE_
IMG_RCMODE_ERC	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_RCMODE_ERC,			\/\/ Example Rate Control$/;"	e	enum:_IMG_RCMODE_
IMG_RCMODE_NONE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_RCMODE_NONE = 0,$/;"	e	enum:_IMG_RCMODE_
IMG_RCMODE_VBR	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_RCMODE_VBR,$/;"	e	enum:_IMG_RCMODE_
IMG_RCMODE_VCM	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_RCMODE_VCM$/;"	e	enum:_IMG_RCMODE_
IMG_RC_PARAMS	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^} IMG_RC_PARAMS;$/;"	t	typeref:struct:__anon520
IMG_RC_VCM_MODE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} IMG_RC_VCM_MODE;$/;"	t	typeref:enum:_IMG_RC_VCM_MODE_
IMG_RC_VCM_MODE_CFS_ALLFRAMES	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_RC_VCM_MODE_CFS_ALLFRAMES,$/;"	e	enum:_IMG_RC_VCM_MODE_
IMG_RC_VCM_MODE_CFS_NONIFRAMES	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_RC_VCM_MODE_CFS_NONIFRAMES,$/;"	e	enum:_IMG_RC_VCM_MODE_
IMG_RC_VCM_MODE_DEFAULT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_RC_VCM_MODE_DEFAULT = 0,$/;"	e	enum:_IMG_RC_VCM_MODE_
IMG_REALLOC	imgvideo/include/img_defs.h	205;"	d
IMG_REALLOC	imgvideo/include/img_defs.h	207;"	d
IMG_REALLOC	imgvideo/include/img_defs.h	234;"	d
IMG_RECT	imgvideo/port_fwrk/include/servicesext.h	/^}IMG_RECT;$/;"	t	typeref:struct:_IMG_RECT_
IMG_RECT_16	imgvideo/port_fwrk/include/servicesext.h	/^}IMG_RECT_16;$/;"	t	typeref:struct:_IMG_RECT_16_
IMG_REF_BUFFER_TYPE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} IMG_REF_BUFFER_TYPE;$/;"	t	typeref:enum:_buffer_type_
IMG_RESULT	imgvideo/include/img_types.h	/^typedef        IMG_INT32    IMG_RESULT;$/;"	t
IMG_ROTATE_0	imgvideo/include/img_structs.h	/^    IMG_ROTATE_0,$/;"	e	enum:__anon559
IMG_ROTATE_180	imgvideo/include/img_structs.h	/^    IMG_ROTATE_180,$/;"	e	enum:__anon559
IMG_ROTATE_270	imgvideo/include/img_structs.h	/^    IMG_ROTATE_270$/;"	e	enum:__anon559
IMG_ROTATE_90	imgvideo/include/img_structs.h	/^    IMG_ROTATE_90,$/;"	e	enum:__anon559
IMG_ROTATE_NEVER	imgvideo/include/img_structs.h	/^    IMG_ROTATE_NEVER,$/;"	e	enum:__anon559
IMG_SECURE_FREE	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	74;"	d
IMG_SECURE_MALLOC	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	73;"	d
IMG_SIZE	imgvideo/include/linux-kernel/img_systypes.h	/^typedef           size_t    IMG_SIZE;     \/**< @brief Unsigned integer returned by sizeof operator (i.e. big enough to hold any memory allocation) (C89) *\/$/;"	t
IMG_SIZEPRFX	imgvideo/include/linux-kernel/img_sysdefs.h	93;"	d
IMG_SOC_DMAC_2D_MODE	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	791;"	d
IMG_SOC_DMAC_2D_MODE_0	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	178;"	d
IMG_SOC_DMAC_2D_MODE_1	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	330;"	d
IMG_SOC_DMAC_2D_MODE_2	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	482;"	d
IMG_SOC_DMAC_2D_MODE_3	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	634;"	d
IMG_SOC_DMAC_COUNT	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	677;"	d
IMG_SOC_DMAC_COUNT_0	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	64;"	d
IMG_SOC_DMAC_COUNT_1	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	216;"	d
IMG_SOC_DMAC_COUNT_2	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	368;"	d
IMG_SOC_DMAC_COUNT_3	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	520;"	d
IMG_SOC_DMAC_IRQ_STAT	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	771;"	d
IMG_SOC_DMAC_IRQ_STAT_0	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	158;"	d
IMG_SOC_DMAC_IRQ_STAT_1	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	310;"	d
IMG_SOC_DMAC_IRQ_STAT_2	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	462;"	d
IMG_SOC_DMAC_IRQ_STAT_3	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	614;"	d
IMG_SOC_DMAC_NUM_ENTRIES	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	824;"	d
IMG_SOC_DMAC_PERIPH	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	749;"	d
IMG_SOC_DMAC_PERIPHERAL_ADDR	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	808;"	d
IMG_SOC_DMAC_PERIPHERAL_ADDR_0	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	195;"	d
IMG_SOC_DMAC_PERIPHERAL_ADDR_1	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	347;"	d
IMG_SOC_DMAC_PERIPHERAL_ADDR_2	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	499;"	d
IMG_SOC_DMAC_PERIPHERAL_ADDR_3	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	651;"	d
IMG_SOC_DMAC_PERIPH_0	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	136;"	d
IMG_SOC_DMAC_PERIPH_1	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	288;"	d
IMG_SOC_DMAC_PERIPH_2	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	440;"	d
IMG_SOC_DMAC_PERIPH_3	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	592;"	d
IMG_SOC_DMAC_PER_HOLD	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	815;"	d
IMG_SOC_DMAC_PER_HOLD_0	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	202;"	d
IMG_SOC_DMAC_PER_HOLD_1	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	354;"	d
IMG_SOC_DMAC_PER_HOLD_2	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	506;"	d
IMG_SOC_DMAC_PER_HOLD_3	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	658;"	d
IMG_SOC_DMAC_REGISTERS_END	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	831;"	d
IMG_SOC_DMAC_REGISTERS_START	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	830;"	d
IMG_SOC_DMAC_SETUP	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	670;"	d
IMG_SOC_DMAC_SETUP_0	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	57;"	d
IMG_SOC_DMAC_SETUP_1	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	209;"	d
IMG_SOC_DMAC_SETUP_2	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	361;"	d
IMG_SOC_DMAC_SETUP_3	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	513;"	d
IMG_SOC_DMAC_SIZE_UINT32	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	823;"	d
IMG_SOC_DMAC_SOFT_RESET	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	665;"	d
IMG_SOC_ENABLE_2D_MODE_00_DISABLED	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	80;"	d
IMG_SOC_ENABLE_2D_MODE_00_ENABLED	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	79;"	d
IMG_SOC_ENABLE_2D_MODE_01_DISABLED	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	232;"	d
IMG_SOC_ENABLE_2D_MODE_01_ENABLED	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	231;"	d
IMG_SOC_ENABLE_2D_MODE_02_DISABLED	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	384;"	d
IMG_SOC_ENABLE_2D_MODE_02_ENABLED	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	383;"	d
IMG_SOC_ENABLE_2D_MODE_03_DISABLED	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	536;"	d
IMG_SOC_ENABLE_2D_MODE_03_ENABLED	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	535;"	d
IMG_SOC_ENABLE_2D_MODE_DISABLED	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	693;"	d
IMG_SOC_ENABLE_2D_MODE_ENABLED	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	692;"	d
IMG_SOC_LIST_INT_00_DISABLE	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	170;"	d
IMG_SOC_LIST_INT_00_ENABLE	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	168;"	d
IMG_SOC_LIST_INT_01_DISABLE	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	322;"	d
IMG_SOC_LIST_INT_01_ENABLE	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	320;"	d
IMG_SOC_LIST_INT_02_DISABLE	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	474;"	d
IMG_SOC_LIST_INT_02_ENABLE	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	472;"	d
IMG_SOC_LIST_INT_03_DISABLE	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	626;"	d
IMG_SOC_LIST_INT_03_ENABLE	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	624;"	d
IMG_SOC_LIST_INT_DISABLE	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	783;"	d
IMG_SOC_LIST_INT_ENABLE	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	781;"	d
IMG_SOC_PI_00_1	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	106;"	d
IMG_SOC_PI_00_2	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	107;"	d
IMG_SOC_PI_00_4	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	108;"	d
IMG_SOC_PI_01_1	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	258;"	d
IMG_SOC_PI_01_2	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	259;"	d
IMG_SOC_PI_01_4	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	260;"	d
IMG_SOC_PI_02_1	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	410;"	d
IMG_SOC_PI_02_2	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	411;"	d
IMG_SOC_PI_02_4	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	412;"	d
IMG_SOC_PI_03_1	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	562;"	d
IMG_SOC_PI_03_2	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	563;"	d
IMG_SOC_PI_03_4	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	564;"	d
IMG_SOC_PI_1	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	719;"	d
IMG_SOC_PI_2	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	720;"	d
IMG_SOC_PI_4	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	721;"	d
IMG_SOC_REGISTERS_END	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	838;"	d
IMG_SOC_REGISTERS_START	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	837;"	d
IMG_SOC_REGS_INIT	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	877;"	d
IMG_SOC_REG_DEFAULT_TABLE	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	839;"	d
IMG_SOURCE_BUFFER_PARAMS	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} IMG_SOURCE_BUFFER_PARAMS;$/;"	t	typeref:struct:tag_IMG_SOURCE_BUFFER_PARAMS
IMG_STANDARD	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} IMG_STANDARD;$/;"	t	typeref:enum:__anon540
IMG_STANDARD_H263	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_STANDARD_H263,		\/\/!< H263 with no rate control$/;"	e	enum:__anon540
IMG_STANDARD_H264	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_STANDARD_H264,		\/\/!< H264 with no rate control$/;"	e	enum:__anon540
IMG_STANDARD_JPEG	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_STANDARD_JPEG,		\/\/!< JPEG$/;"	e	enum:__anon540
IMG_STANDARD_MPEG2	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_STANDARD_MPEG2,		\/\/!< MPEG2 with no rate control$/;"	e	enum:__anon540
IMG_STANDARD_MPEG4	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_STANDARD_MPEG4,		\/\/!< MPEG4 with no rate control$/;"	e	enum:__anon540
IMG_STANDARD_NONE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_STANDARD_NONE = 0,	\/\/!< There is no FW in MTX memory$/;"	e	enum:__anon540
IMG_STRCMP	imgvideo/include/linux-kernel/img_sysdefs.h	201;"	d
IMG_STRCPY	imgvideo/include/linux-kernel/img_sysdefs.h	202;"	d
IMG_STRDUP	imgvideo/include/img_defs.h	209;"	d
IMG_STRDUP	imgvideo/include/img_defs.h	211;"	d
IMG_STRDUP	imgvideo/include/img_defs.h	237;"	d
IMG_STRLEN	imgvideo/include/linux-kernel/img_sysdefs.h	204;"	d
IMG_STRNCPY	imgvideo/include/linux-kernel/img_sysdefs.h	203;"	d
IMG_SUCCESS	imgvideo/include/img_errors.h	55;"	d
IMG_SURF_COMPONENT_INFO	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^} IMG_SURF_COMPONENT_INFO;$/;"	t	typeref:struct:__anon517
IMG_SYS_BIG_FREE	imgvideo/include/linux-kernel/img_sysdefs.h	182;"	d
IMG_SYS_BIG_MALLOC	imgvideo/include/linux-kernel/img_sysdefs.h	181;"	d
IMG_SYS_CALLOC	imgvideo/include/linux-kernel/img_sysdefs.h	165;"	d
IMG_SYS_FREE	imgvideo/include/linux-kernel/img_sysdefs.h	180;"	d
IMG_SYS_MALLOC	imgvideo/include/linux-kernel/img_sysdefs.h	152;"	d
IMG_SYS_REALLOC	imgvideo/include/linux-kernel/img_sysdefs.h	177;"	d
IMG_SYS_STRDUP	imgvideo/include/linux-kernel/img_sysdefs.h	199;"	d
IMG_TIMEOUT	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	145;"	d	file:
IMG_TRUE	imgvideo/include/img_types.h	105;"	d
IMG_UINT	imgvideo/include/img_types.h	/^typedef	    unsigned int	IMG_UINT;$/;"	t
IMG_UINT16	imgvideo/include/linux-kernel/img_systypes.h	/^typedef	        u16		IMG_UINT16;$/;"	t
IMG_UINT32	imgvideo/include/linux-kernel/img_systypes.h	/^typedef	        u32		IMG_UINT32;$/;"	t
IMG_UINT64	imgvideo/include/linux-kernel/img_systypes.h	/^typedef	        u64		IMG_UINT64;$/;"	t
IMG_UINT64_TO_UINT32	imgvideo/include/img_defs.h	247;"	d
IMG_UINT8	imgvideo/include/linux-kernel/img_systypes.h	/^typedef          u8		IMG_UINT8;$/;"	t
IMG_UINTPTR	imgvideo/include/linux-kernel/img_systypes.h	/^typedef        uintptr_t    IMG_UINTPTR;    \/**< @brief Integer vairable that can hold a pointer value (C99) *\/$/;"	t
IMG_UINTPTR_T	imgvideo/include/img_types.h	/^typedef IMG_UINT32      IMG_UINTPTR_T;$/;"	t
IMG_VIDEO_CONTEXT	encode/kernel_device/include/apiinternal.h	/^} IMG_VIDEO_CONTEXT;$/;"	t	typeref:struct:tag_IMG_VIDEO_CONTEXT
IMG_VOID	imgvideo/include/img_types.h	80;"	d
IMG_VXE_CSC_SETUP	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^IMG_VXE_CSC_SETUP;$/;"	t	typeref:struct:_IMG_VXE_CSC_SETUP_
IMG_VXE_SCALER_SETUP	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^}IMG_VXE_SCALER_SETUP;$/;"	t	typeref:struct:_IMG_VXE_SCALER_SETUP_
IMG_WARN_ONCE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	175;"	d	file:
IMG_WCHAR	imgvideo/include/linux-kernel/img_systypes.h	/^typedef          s16    IMG_WCHAR;$/;"	t
IMG_WRITEBACK_MSG	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} IMG_WRITEBACK_MSG;$/;"	t	typeref:struct:tag_IMG_WRITEBACK_MSG
IMG_eBufferType	imgvideo/include/img_structs.h	/^} IMG_eBufferType;$/;"	t	typeref:enum:__anon558
IMG_eOrientation	imgvideo/include/img_structs.h	/^} IMG_eOrientation;$/;"	t	typeref:enum:__anon559
IMG_ePixelFormat	imgvideo/include/img_pixfmts.h	/^} IMG_ePixelFormat;$/;"	t	typeref:enum:__anon557
IMG_sPixelFormatDesc	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^} IMG_sPixelFormatDesc;$/;"	t	typeref:struct:__anon816
IMG_uFLUINT32	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^} IMG_uFLUINT32;$/;"	t	typeref:union:__anon824	file:
INCLUDE_ALL_VARIANTS_TEMPLATE_VERSION	encode/firmware/topaz_hp/fw_binaries/include_all_fw_variants.h	51;"	d
INIT_HM_MSG_LIST_SIZE	vdec/kernel_device/libraries/vdecdd/code/core_api.c	70;"	d	file:
INLINE	encode/firmware/topaz_hp/fwlib/include/defs.h	107;"	d
INLINE	encode/firmware/topaz_hp/fwlib/include/defs.h	109;"	d
INPUT_SCALER_SUPPORTED	encode/firmware/topaz_hp/fwlib/include/coreflags.h	70;"	d
INRANGE	vdec/system/vdec/vdec.h	270;"	d
INT128	encode/firmware/topaz_hp/fwlib/include/defs.h	/^typedef void*			INT128;$/;"	t
INT16	encode/firmware/topaz_hp/fwlib/include/defs.h	/^typedef IMG_INT16		INT16;$/;"	t
INT32	encode/firmware/topaz_hp/fwlib/include/defs.h	/^typedef IMG_INT32		INT32;$/;"	t
INT64	encode/firmware/topaz_hp/fwlib/include/defs.h	/^typedef IMG_INT64		INT64;$/;"	t
INT8	encode/firmware/topaz_hp/fwlib/include/defs.h	/^typedef IMG_INT8	    INT8;$/;"	t
INTRA_BUF_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	62;"	d
INVALID_32BIT_REG_VALUE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	93;"	d	file:
INV_BESSI0_FBETA	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	104;"	d
IN_RC_PARAMS	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} IN_RC_PARAMS;$/;"	t	typeref:struct:__anon535
ION_SYSTEM_HEAP	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc_ion.c	70;"	d	file:
ISINTERB_FLAGS	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	273;"	d
ISINTERP_FLAGS	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	270;"	d
ISMULTIREF_FLAGS	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	275;"	d
ISRC_FLAGS	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	271;"	d
ISRC_I16BIAS	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	272;"	d
ISRControl	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^struct ISRControl {$/;"	s	file:
ISRThreadHandle	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^IMG_HANDLE ISRThreadHandle;$/;"	v
ISRThreadHandle	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^struct task_struct *ISRThreadHandle;$/;"	v	typeref:struct:task_struct
ISSCENE_DISABLED	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	274;"	d
IS_APOLLO_DEVICE	encode/platform/sysdev/sysdev_pci.c	64;"	d	file:
IS_APOLLO_DEVICE	vdec/platform/sysdev/sysdev_fpga.c	71;"	d	file:
IS_APOLLO_DEVICE	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	114;"	d	file:
IS_ATLAS_DEVICE	encode/platform/sysdev/sysdev_pci.c	63;"	d	file:
IS_ATLAS_DEVICE	vdec/platform/sysdev/sysdev_fpga.c	70;"	d	file:
IS_ATLAS_DEVICE	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	113;"	d	file:
IS_AVNET_DEVICE	encode/platform/sysdev/sysdev_pci.c	62;"	d	file:
IS_AVNET_DEVICE	vdec/platform/sysdev/sysdev_fpga.c	69;"	d	file:
IS_AVNET_DEVICE	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	112;"	d	file:
IS_DECODING	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	65;"	d	file:
IS_H264_HIGH_PROFILE	vdec/firmware/include/h264fw_data.h	102;"	d
IS_H264_HIGH_PROFILE	vdec/firmware/share/h264fw_data_shared.h	103;"	d
IS_NOT_USED	imgvideo/include/img_types.h	57;"	d
IS_NOT_USED	imgvideo/include/img_types.h	59;"	d
IS_PACKEDBUF_CHROMA_ALIGNED	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	55;"	d	file:
IS_REV	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	468;"	d	file:
IS_REV	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	499;"	d	file:
IS_SET	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	111;"	d	file:
I_FRAME_SIGNALS_CLOSED_GOP	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	71;"	d
ImportExternalPages	imgvideo/port_fwrk/include/sysmem_utils.h	/^    IMG_RESULT (*ImportExternalPages)(struct SYSMEM_Heap *, IMG_UINT32 ui32Size, SYSMEMU_sPages *psPages,$/;"	m	struct:SYSMEM_Ops
ImportExternalPages	imgvideo/port_fwrk/libraries/sysmem/carveout/code/sysmem_api_km.c	/^static IMG_RESULT ImportExternalPages($/;"	f	file:
ImportExternalPages	imgvideo/port_fwrk/libraries/sysmem/coherent/code/sysmem_api_km.c	/^IMG_RESULT ImportExternalPages($/;"	f
ImportExternalPages	imgvideo/port_fwrk/libraries/sysmem/devif/code/sysmem_api_km.c	/^static IMG_RESULT ImportExternalPages($/;"	f	file:
ImportExternalPages	imgvideo/port_fwrk/libraries/sysmem/ion/code/sysmem_api_km.c	/^IMG_RESULT ImportExternalPages($/;"	f
ImportExternalPages	imgvideo/port_fwrk/libraries/sysmem/unified/code/sysmem_api_km.c	/^IMG_RESULT ImportExternalPages($/;"	f
ImportPages	imgvideo/port_fwrk/include/sysmem_utils.h	/^    IMG_RESULT (*ImportPages)(struct SYSMEM_Heap *, IMG_UINT32 ui32Size, IMG_HANDLE hExtImportHandle,$/;"	m	struct:SYSMEM_Ops
ImportPages	imgvideo/port_fwrk/libraries/sysmem/carveout/code/sysmem_api_km.c	/^static IMG_RESULT ImportPages($/;"	f	file:
ImportPages	imgvideo/port_fwrk/libraries/sysmem/coherent/code/sysmem_api_km.c	/^static IMG_RESULT ImportPages($/;"	f	file:
ImportPages	imgvideo/port_fwrk/libraries/sysmem/devif/code/sysmem_api_km.c	/^static IMG_RESULT ImportPages($/;"	f	file:
ImportPages	imgvideo/port_fwrk/libraries/sysmem/ion/code/sysmem_api_km.c	/^static IMG_RESULT ImportPages($/;"	f	file:
ImportPages	imgvideo/port_fwrk/libraries/sysmem/unified/code/sysmem_api_km.c	/^static IMG_RESULT ImportPages($/;"	f	file:
InitDebugFS	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^IMG_HANDLE InitDebugFS(IMG_CHAR *name)$/;"	f
Initialise	imgvideo/port_fwrk/include/sysmem_utils.h	/^    IMG_RESULT (*Initialise)(struct SYSMEM_Heap *);$/;"	m	struct:SYSMEM_Ops
Initialise	imgvideo/port_fwrk/libraries/sysmem/carveout/code/sysmem_api_km.c	/^static IMG_RESULT Initialise($/;"	f	file:
Initialise	imgvideo/port_fwrk/libraries/sysmem/coherent/code/sysmem_api_km.c	/^static IMG_RESULT Initialise($/;"	f	file:
Initialise	imgvideo/port_fwrk/libraries/sysmem/devif/code/sysmem_api_km.c	/^static IMG_RESULT Initialise($/;"	f	file:
Initialise	imgvideo/port_fwrk/libraries/sysmem/ion/code/sysmem_api_km.c	/^static IMG_RESULT Initialise(SYSMEM_Heap *heap)$/;"	f	file:
Initialise	imgvideo/port_fwrk/libraries/sysmem/unified/code/sysmem_api_km.c	/^static IMG_RESULT Initialise($/;"	f	file:
IsrCb	vdec/platform/sysdev/sysdev_arm_goldfish.c	/^static irqreturn_t IsrCb(int irq, void *dev_id)$/;"	f	file:
IsrCb	vdec/platform/sysdev/sysdev_hisi.c	/^static irqreturn_t IsrCb(int irq, void *dev_id)$/;"	f	file:
JPEGFW_sContextData	vdec/firmware/include/jpegfw_data.h	/^} JPEGFW_sContextData;$/;"	t	typeref:struct:__anon262
JPEGFW_sContextData	vdec/firmware/share/jpegfw_data_shared.h	/^} JPEGFW_sContextData;$/;"	t	typeref:struct:__anon501
JPEGFW_sHeaderData	vdec/firmware/include/jpegfw_data.h	/^} JPEGFW_sHeaderData;$/;"	t	typeref:struct:__anon261
JPEGFW_sHeaderData	vdec/firmware/share/jpegfw_data_shared.h	/^} JPEGFW_sHeaderData;$/;"	t	typeref:struct:__anon500
JPEG_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_data	encode/firmware/topaz_hp/fw_binaries/JPEG_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 JPEG_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_data[] = {$/;"	v
JPEG_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_dataReloc	encode/firmware/topaz_hp/fw_binaries/JPEG_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 JPEG_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_dataReloc[] = {$/;"	v
JPEG_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_define_names_array	encode/firmware/topaz_hp/fw_binaries/JPEG_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_CHAR *JPEG_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_define_names_array[] = {$/;"	v
JPEG_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_define_values_array	encode/firmware/topaz_hp/fw_binaries/JPEG_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 JPEG_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_define_values_array[] = {$/;"	v
JPEG_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_text	encode/firmware/topaz_hp/fw_binaries/JPEG_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 JPEG_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_text[] = {$/;"	v
JPEG_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_textReloc	encode/firmware/topaz_hp/fw_binaries/JPEG_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 JPEG_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_textReloc[] = {$/;"	v
JPEG_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_textRelocFullAddr	encode/firmware/topaz_hp/fw_binaries/JPEG_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 JPEG_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_textRelocFullAddr[] = {$/;"	v
JPEG_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_textRelocType	encode/firmware/topaz_hp/fw_binaries/JPEG_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 JPEG_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_textRelocType[] = {$/;"	v
JPEG_H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_data	encode/firmware/topaz_hp/fw_binaries/JPEG_H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 JPEG_H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_data[] = {$/;"	v
JPEG_H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_dataReloc	encode/firmware/topaz_hp/fw_binaries/JPEG_H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 JPEG_H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_dataReloc[] = {$/;"	v
JPEG_H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_define_names_array	encode/firmware/topaz_hp/fw_binaries/JPEG_H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_CHAR *JPEG_H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_define_names_array[] = {$/;"	v
JPEG_H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_define_values_array	encode/firmware/topaz_hp/fw_binaries/JPEG_H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 JPEG_H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_define_values_array[] = {$/;"	v
JPEG_H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_text	encode/firmware/topaz_hp/fw_binaries/JPEG_H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 JPEG_H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_text[] = {$/;"	v
JPEG_H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_textReloc	encode/firmware/topaz_hp/fw_binaries/JPEG_H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 JPEG_H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_textReloc[] = {$/;"	v
JPEG_H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_textRelocFullAddr	encode/firmware/topaz_hp/fw_binaries/JPEG_H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 JPEG_H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_textRelocFullAddr[] = {$/;"	v
JPEG_H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_textRelocType	encode/firmware/topaz_hp/fw_binaries/JPEG_H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 JPEG_H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_textRelocType[] = {$/;"	v
JPEG_MTX_DMA_SETUP	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} JPEG_MTX_DMA_SETUP;$/;"	t	typeref:struct:__anon549
JPEG_MTX_QUANT_TABLE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} JPEG_MTX_QUANT_TABLE;$/;"	t	typeref:struct:__anon552
JPEG_MTX_WRITEBACK_MEMORY	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} JPEG_MTX_WRITEBACK_MEMORY;$/;"	t	typeref:struct:__anon550
JPEG_SOURCE_SURFACE	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^} IMG_FRAME, JPEG_SOURCE_SURFACE;$/;"	t	typeref:struct:__anon518
JPEG_VDEC_8x8_DCT_SIZE	vdec/firmware/include/jpegfw_data.h	59;"	d
JPEG_VDEC_8x8_DCT_SIZE	vdec/firmware/share/jpegfw_data_shared.h	60;"	d
JPEG_VDEC_MAX_COMPONENTS	vdec/firmware/include/jpegfw_data.h	60;"	d
JPEG_VDEC_MAX_COMPONENTS	vdec/firmware/share/jpegfw_data_shared.h	61;"	d
JPEG_VDEC_MAX_QUANT_TABLES	vdec/firmware/include/jpegfw_data.h	62;"	d
JPEG_VDEC_MAX_QUANT_TABLES	vdec/firmware/share/jpegfw_data_shared.h	63;"	d
JPEG_VDEC_MAX_SETS_HUFFMAN_TABLES	vdec/firmware/include/jpegfw_data.h	61;"	d
JPEG_VDEC_MAX_SETS_HUFFMAN_TABLES	vdec/firmware/share/jpegfw_data_shared.h	62;"	d
JPEG_VDEC_PLANE_MAX	vdec/firmware/include/jpegfw_data.h	65;"	d
JPEG_VDEC_PLANE_MAX	vdec/firmware/share/jpegfw_data_shared.h	66;"	d
JPEG_VDEC_QUANT_TBL_ELEMS	vdec/firmware/include/jpegfw_data.h	63;"	d
JPEG_VDEC_QUANT_TBL_ELEMS	vdec/firmware/share/jpegfw_data_shared.h	64;"	d
JPEG_VDEC_TABLE_CLASS_NUM	vdec/firmware/include/jpegfw_data.h	64;"	d
JPEG_VDEC_TABLE_CLASS_NUM	vdec/firmware/share/jpegfw_data_shared.h	65;"	d
KBUILD_CFLAGS	encode/Makefile	/^KBUILD_CFLAGS := $(filter-out -Werror,$(KBUILD_CFLAGS))$/;"	m
KBUILD_CFLAGS	imgvideo/Makefile	/^KBUILD_CFLAGS := $(filter-out -Werror,$(KBUILD_CFLAGS))$/;"	m
KBUILD_CFLAGS	vdec/Makefile	/^KBUILD_CFLAGS := $(filter-out -Werror,$(KBUILD_CFLAGS))$/;"	m
KDIR	Makefile	/^KDIR ?= \/lib\/modules\/3.5.0-44-generic\/build$/;"	m
LEFT4X4	vdec/firmware/include/vp8fw_data.h	/^    LEFT4X4,$/;"	e	enum:__anon350
LEFT4X4	vdec/firmware/share/vp8fw_data_shared.h	/^    LEFT4X4,$/;"	e	enum:__anon415
LEGACY_VIDEO_FW_ALL_pipes_4_contexts_2_hwconfig_0_data	encode/firmware/topaz_hp/fw_binaries/LEGACY_VIDEO_FW_ALL_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 LEGACY_VIDEO_FW_ALL_pipes_4_contexts_2_hwconfig_0_data[] = {$/;"	v
LEGACY_VIDEO_FW_ALL_pipes_4_contexts_2_hwconfig_0_dataReloc	encode/firmware/topaz_hp/fw_binaries/LEGACY_VIDEO_FW_ALL_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 LEGACY_VIDEO_FW_ALL_pipes_4_contexts_2_hwconfig_0_dataReloc[] = {$/;"	v
LEGACY_VIDEO_FW_ALL_pipes_4_contexts_2_hwconfig_0_define_names_array	encode/firmware/topaz_hp/fw_binaries/LEGACY_VIDEO_FW_ALL_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_CHAR *LEGACY_VIDEO_FW_ALL_pipes_4_contexts_2_hwconfig_0_define_names_array[] = {$/;"	v
LEGACY_VIDEO_FW_ALL_pipes_4_contexts_2_hwconfig_0_define_values_array	encode/firmware/topaz_hp/fw_binaries/LEGACY_VIDEO_FW_ALL_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 LEGACY_VIDEO_FW_ALL_pipes_4_contexts_2_hwconfig_0_define_values_array[] = {$/;"	v
LEGACY_VIDEO_FW_ALL_pipes_4_contexts_2_hwconfig_0_text	encode/firmware/topaz_hp/fw_binaries/LEGACY_VIDEO_FW_ALL_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 LEGACY_VIDEO_FW_ALL_pipes_4_contexts_2_hwconfig_0_text[] = {$/;"	v
LEGACY_VIDEO_FW_ALL_pipes_4_contexts_2_hwconfig_0_textReloc	encode/firmware/topaz_hp/fw_binaries/LEGACY_VIDEO_FW_ALL_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 LEGACY_VIDEO_FW_ALL_pipes_4_contexts_2_hwconfig_0_textReloc[] = {$/;"	v
LEGACY_VIDEO_FW_ALL_pipes_4_contexts_2_hwconfig_0_textRelocFullAddr	encode/firmware/topaz_hp/fw_binaries/LEGACY_VIDEO_FW_ALL_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 LEGACY_VIDEO_FW_ALL_pipes_4_contexts_2_hwconfig_0_textRelocFullAddr[] = {$/;"	v
LEGACY_VIDEO_FW_ALL_pipes_4_contexts_2_hwconfig_0_textRelocType	encode/firmware/topaz_hp/fw_binaries/LEGACY_VIDEO_FW_ALL_pipes_4_contexts_2_hwconfig_0_bin.c	/^IMG_UINT32 LEGACY_VIDEO_FW_ALL_pipes_4_contexts_2_hwconfig_0_textRelocType[] = {$/;"	v
LINENO	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_cedarview.h	300;"	d
LINE_COUNTER_SUPPORTED	encode/firmware/topaz_hp/fwlib/include/coreflags.h	79;"	d
LINE_NUMBER	encode/configs/target_config.h	255;"	d
LINE_NUMBER	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_atlas.h	300;"	d
LINE_NUMBER	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_default.h	300;"	d
LINE_STORE_FE_AREA_BASE_ADDR	vdec/system/vdec/vdec.h	87;"	d
LINE_STORE_FE_VEC_MPEG4_FE_PARSER_BASE_ADDR	vdec/system/vdec/vdec.h	105;"	d
LINE_STORE_FE_VEC_MPEG4_FE_PARSER_SIZE	vdec/system/vdec/vdec.h	106;"	d
LIST_ITEM	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^} LIST_ITEM;$/;"	t	typeref:struct:_LIST_ITEM_
LOCK_STATUS	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^} LOCK_STATUS;$/;"	t	typeref:enum:__anon513
LOG2_WB_FIFO_SIZE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	416;"	d
LONG_MV_BITS	vdec/firmware/include/vp6fw_data.h	136;"	d
LONG_MV_BITS	vdec/firmware/share/vp6fw_data_shared.h	137;"	d
LOWP	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	119;"	d
LSTFQUALS	imgvideo/list_utils/include/lst.h	66;"	d
LST_CINCLUDE	imgvideo/list_utils/include/lst.h	107;"	d
LST_COMPILE	imgvideo/list_utils/src/lst/lst.c	60;"	d	file:
LST_COMPILE	imgvideo/list_utils/src/lst/lst.c	63;"	d	file:
LST_FQUALS	imgvideo/list_utils/include/lst.h	63;"	d
LST_FQUALS	imgvideo/list_utils/include/lst.h	68;"	d
LST_H	imgvideo/list_utils/include/lst.h	48;"	d
LST_LINK	imgvideo/list_utils/include/lst.h	73;"	d
LST_LINK	imgvideo/port_fwrk/include/sysbrg_api_km.h	/^	LST_LINK;			\/*!< List link (allows the structure to be part of a MeOS list).*\/$/;"	m	struct:__anon597
LST_LINK	imgvideo/port_fwrk/include/sysbrg_utils.h	/^  LST_LINK;								\/*!< List link (allows the structure to be part of a MeOS list).*\/$/;"	m	struct:__anon599
LST_LINK	imgvideo/port_fwrk/include/sysdev_utils.h	/^	LST_LINK;$/;"	m	struct:SYSDEVU_sInfo
LST_LINK	imgvideo/port_fwrk/include/sysmem_utils.h	/^    LST_LINK;                             \/\/!< List link (allows the structure to be part of a MeOS list).$/;"	m	struct:__anon590
LST_LINK	imgvideo/port_fwrk/include/sysmem_utils.h	/^    LST_LINK;$/;"	m	struct:SYSMEM_Heap
LST_LINK	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api_km.c	/^    LST_LINK;              \/*!< List link (allows the structure to be part of a MeOS list).*\/$/;"	m	struct:__anon611	file:
LST_LINK	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api_km.c	/^    LST_LINK;$/;"	m	struct:__anon612	file:
LST_LINK	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^	LST_LINK;			\/*!< List link (allows the structure to be part of a MeOS list).*\/$/;"	m	struct:__anon604	file:
LST_LINK	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^	LST_LINK;			\/*!< List link (allows the structure to be part of a MeOS list).*\/$/;"	m	struct:__anon605	file:
LST_LINK	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^	LST_LINK;			\/*!< List link (allows the structure to be part of a MeOS list).*\/$/;"	m	struct:__anon606	file:
LST_LINK	imgvideo/port_fwrk/libraries/idgen/code/idgen_api.c	/^    LST_LINK;               \/*!< List link (allows the structure to be part of a MeOS list).  *\/$/;"	m	struct:__anon624	file:
LST_LINK	imgvideo/port_fwrk/libraries/idgen/code/idgen_api.c	/^    LST_LINK;   \/*!< List link (allows the structure to be part of a MeOS list).  *\/$/;"	m	struct:__anon625	file:
LST_LINK	imgvideo/port_fwrk/libraries/perflog/linux/code/perflog_api.c	/^    LST_LINK;$/;"	m	struct:__anon621	file:
LST_LINK	imgvideo/port_fwrk/libraries/pman/code/pman_api.c	/^    LST_LINK;              \/*!< List link (allows the structure to be part of a MeOS list).*\/$/;"	m	struct:__anon627	file:
LST_LINK	imgvideo/port_fwrk/libraries/pman/code/pman_api.c	/^    LST_LINK;   \/*!< List link (allows the structure to be part of a MeOS list).*\/$/;"	m	struct:PMAN_tag_sProcContext	file:
LST_LINK	imgvideo/port_fwrk/libraries/pool/code/pool_api.c	/^    LST_LINK;           \/*!< List link (allows the structure to be part of a MeOS list).                     *\/$/;"	m	struct:POOL_tag_sResource	file:
LST_LINK	imgvideo/port_fwrk/libraries/pool/code/pool_api.c	/^    LST_LINK;     \/*!< List link (allows the structure to be part of a MeOS list).  *\/$/;"	m	struct:__anon626	file:
LST_LINK	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^	LST_LINK;			\/*!< List link (allows the structure to be part of a MeOS list).*\/$/;"	m	struct:__anon629	file:
LST_LINK	imgvideo/port_fwrk/libraries/sysbrg/utils/code/sysbrg_utils.c	/^    LST_LINK;                  \/*!< List link (allows the structure to be part of a MeOS list).*\/$/;"	m	struct:__anon628	file:
LST_LINK	imgvideo/secure_media/tal/code/tal.c	/^    LST_LINK;            \/*!< List link (allows the structure to be part of a MeOS list).*\/$/;"	m	struct:__anon579	file:
LST_LINK	imgvideo/secure_media/tal/code/tal.c	/^    LST_LINK;   \/*!< List link (allows the structure to be part of a MeOS list).*\/$/;"	m	struct:__anon578	file:
LST_LINK	imgvideo/secure_media/target/include/target.h	/^    LST_LINK;           \/\/List link (allows the structure to be part of a MeOS list)$/;"	m	struct:__anon575
LST_LINK	imgvideo/secure_media/target/include/target.h	/^    LST_LINK;       \/\/List link (allows the structure to be part of a MeOS list)$/;"	m	struct:__anon574
LST_LINK	imgvideo/secure_media/target/include/target.h	/^    LST_LINK;$/;"	m	struct:__anon576
LST_LINK	vdec/apis/vdec/libraries/include/vdec_int.h	/^    LST_LINK;            \/*!< List link (allows the structure to be part of a MeOS list). *\/$/;"	m	struct:__anon243
LST_LINK	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    LST_LINK;            \/*!< List link (allows the structure to be part of a MeOS list).*\/$/;"	m	struct:__anon128	file:
LST_LINK	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^    LST_LINK;           \/*!< List link (allows the structure to be part of a MeOS list).                            *\/$/;"	m	struct:__anon100	file:
LST_LINK	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^    LST_LINK;           \/*!< List link (allows the structure to be part of a MeOS list).                            *\/$/;"	m	struct:__anon99	file:
LST_LINK	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    LST_LINK;             \/*!< List link (allows the structure to be part of a MeOS list).                            *\/$/;"	m	struct:scheduler_sStreamCtx_tag	file:
LST_LINK	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^    LST_LINK;           \/*!< List link (allows the structure to be part of a MeOS list).  *\/$/;"	m	struct:__anon132	file:
LST_LINK	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    LST_LINK;                  \/*!< List link (allows the structure to be part of a MeOS list).                  *\/$/;"	m	struct:__anon45
LST_LINK	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    LST_LINK;               \/*!< List link (allows the structure to be part of a MeOS list).                       *\/$/;"	m	struct:__anon47
LST_LINK	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    LST_LINK;               \/*!< List link (allows the structure to be part of a MeOS list).     *\/$/;"	m	struct:VDECDD_tag_sDdBufMapInfo
LST_LINK	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    LST_LINK;               \/*!< List link (allows the structure to be part of a MeOS list).    *\/$/;"	m	struct:__anon38
LST_LINK	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    LST_LINK; \/*!< List link (allows the structure to be part of a MeOS list) *\/$/;"	m	struct:__anon46
LST_LINK	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    LST_LINK;                                           \/*!< List link (allows the structure to be part of a MeOS list).    *\/$/;"	m	struct:__anon55	file:
LST_LINK	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    LST_LINK;                                           \/*!< List link (allows the structure to be part of a MeOS list).    *\/$/;"	m	struct:__anon57	file:
LST_LINK	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    LST_LINK;                                   \/*!< List link (allows the structure to be part of a MeOS list).    *\/$/;"	m	struct:__anon58	file:
LST_LINK	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    LST_LINK;                                           \/*!< List link (allows the structure to be part of a MeOS list).    *\/$/;"	m	struct:__anon74
LST_LINK	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    LST_LINK;                                        \/*!< List link (allows the structure to be part of a MeOS list).                            *\/$/;"	m	struct:__anon78
LST_LINK	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    LST_LINK;                                     \/*!< List link (allows the structure to be part of a MeOS list). *\/$/;"	m	struct:__anon73
LST_LINK	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    LST_LINK;                              \/*!< List link (allows the structure to be part of a MeOS list).*\/$/;"	m	struct:__anon75
LST_LINK	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    LST_LINK;                       \/*!< List link (allows the structure to be part of a MeOS list). *\/$/;"	m	struct:__anon76
LST_LINK	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    LST_LINK;$/;"	m	struct:__anon72
LST_LINK	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    LST_LINK;        \/*!< List link (allows the structure to be part of a MeOS list).*\/$/;"	m	struct:__anon89	file:
LST_LINK	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    LST_LINK;$/;"	m	struct:__anon188
LST_LINK	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    LST_LINK;$/;"	m	struct:__anon142
LST_LINKAGE_T	imgvideo/list_utils/include/lst.h	/^typedef void **LST_LINKAGE_T; \/* Private  *\/$/;"	t
LST_T	imgvideo/list_utils/include/lst.h	/^} LST_T ; \/* Anonymous *\/$/;"	t	typeref:struct:__anon560
LST_add	imgvideo/list_utils/src/lst/lst.c	/^LST_FQUALS void LST_add(LST_T *list, void *item)$/;"	f
LTREFHEADER	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	405;"	d
L_TO_F	encode/firmware/topaz_hp/fwlib/include/defs.h	121;"	d
LastProb	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT8  LastProb[MAX_ENTROPY_TOKENS-1];$/;"	m	struct:__anon272
M	encode/Makefile	/^M := drivers\/vcodec$/;"	m
M	imgvideo/Makefile	/^M :=drivers\/vcodec$/;"	m
M	vdec/Makefile	/^M := drivers\/vcodec$/;"	m
M	vdec/firmware/include/vp6fw_data.h	/^    IMG_INT32	M;$/;"	m	struct:__anon267
MASK_CODED_BUFFER_NUMBER_USED	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1785;"	d
MASK_CODED_BUFFER_PIPE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1781;"	d
MASK_CODED_ENTIRE_FRAME	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1753;"	d
MASK_CODED_FIELD	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1788;"	d
MASK_CODED_FIRST_BU	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1745;"	d
MASK_CODED_FRAME_TYPE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1763;"	d
MASK_CODED_IS_CODED	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1757;"	d
MASK_CODED_IS_SKIPPED	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1755;"	d
MASK_CODED_LL_DISCARDED_FRAME	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1751;"	d
MASK_CODED_PATCHED_RECON	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1791;"	d
MASK_CODED_RECON_IDX	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1759;"	d
MASK_CODED_SIZE_IN_BUS	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1747;"	d
MASK_CODED_SLICES_IN_BUFFER	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1778;"	d
MASK_CODED_SLICES_SO_FAR	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1775;"	d
MASK_CODED_SOURCE_SLOT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1761;"	d
MASK_CODED_STORAGE_FRAME_NUM	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1749;"	d
MASK_FW_DEBUG_TRACKING_CMD_CTXT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	344;"	d
MASK_FW_DEBUG_TRACKING_CMD_ID	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	346;"	d
MASK_FW_DEBUG_TRACKING_PIPE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	338;"	d
MASK_FW_DEBUG_TRACKING_PIPE0	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	340;"	d
MASK_FW_DEBUG_TRACKING_PIPE1	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	342;"	d
MASK_FW_IDLE_REG_LINE_REQUESTED	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	322;"	d
MASK_FW_IDLE_REG_RECEIVED_COMMANDS	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	324;"	d
MASK_FW_IDLE_REG_STATUS	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	326;"	d
MASK_GOP_FRAMETYPE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1060;"	d
MASK_GOP_LEVEL	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1066;"	d
MASK_GOP_POS	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1064;"	d
MASK_GOP_REF0	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1068;"	d
MASK_GOP_REF1	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1070;"	d
MASK_GOP_REFERENCE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1062;"	d
MASK_IMG_SOC_ACC_DEL	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	765;"	d
MASK_IMG_SOC_ACC_DEL_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	152;"	d
MASK_IMG_SOC_ACC_DEL_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	304;"	d
MASK_IMG_SOC_ACC_DEL_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	456;"	d
MASK_IMG_SOC_ACC_DEL_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	608;"	d
MASK_IMG_SOC_ADDR	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	809;"	d
MASK_IMG_SOC_ADDR_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	196;"	d
MASK_IMG_SOC_ADDR_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	348;"	d
MASK_IMG_SOC_ADDR_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	500;"	d
MASK_IMG_SOC_ADDR_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	652;"	d
MASK_IMG_SOC_BSWAP	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	738;"	d
MASK_IMG_SOC_BSWAP_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	125;"	d
MASK_IMG_SOC_BSWAP_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	277;"	d
MASK_IMG_SOC_BSWAP_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	429;"	d
MASK_IMG_SOC_BSWAP_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	581;"	d
MASK_IMG_SOC_BURST	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	755;"	d
MASK_IMG_SOC_BURST_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	142;"	d
MASK_IMG_SOC_BURST_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	294;"	d
MASK_IMG_SOC_BURST_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	446;"	d
MASK_IMG_SOC_BURST_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	598;"	d
MASK_IMG_SOC_CNT	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	678;"	d
MASK_IMG_SOC_CNT_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	65;"	d
MASK_IMG_SOC_CNT_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	217;"	d
MASK_IMG_SOC_CNT_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	369;"	d
MASK_IMG_SOC_CNT_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	521;"	d
MASK_IMG_SOC_DIR	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	723;"	d
MASK_IMG_SOC_DIR_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	110;"	d
MASK_IMG_SOC_DIR_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	262;"	d
MASK_IMG_SOC_DIR_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	414;"	d
MASK_IMG_SOC_DIR_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	566;"	d
MASK_IMG_SOC_DREQ	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	705;"	d
MASK_IMG_SOC_DREQ_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	92;"	d
MASK_IMG_SOC_DREQ_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	244;"	d
MASK_IMG_SOC_DREQ_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	396;"	d
MASK_IMG_SOC_DREQ_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	548;"	d
MASK_IMG_SOC_EN	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	683;"	d
MASK_IMG_SOC_ENABLE_2D_MODE	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	688;"	d
MASK_IMG_SOC_ENABLE_2D_MODE_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	75;"	d
MASK_IMG_SOC_ENABLE_2D_MODE_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	227;"	d
MASK_IMG_SOC_ENABLE_2D_MODE_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	379;"	d
MASK_IMG_SOC_ENABLE_2D_MODE_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	531;"	d
MASK_IMG_SOC_EN_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	70;"	d
MASK_IMG_SOC_EN_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	222;"	d
MASK_IMG_SOC_EN_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	374;"	d
MASK_IMG_SOC_EN_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	526;"	d
MASK_IMG_SOC_EXT_SA	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	750;"	d
MASK_IMG_SOC_EXT_SA_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	137;"	d
MASK_IMG_SOC_EXT_SA_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	289;"	d
MASK_IMG_SOC_EXT_SA_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	441;"	d
MASK_IMG_SOC_EXT_SA_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	593;"	d
MASK_IMG_SOC_INCR	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	760;"	d
MASK_IMG_SOC_INCR_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	147;"	d
MASK_IMG_SOC_INCR_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	299;"	d
MASK_IMG_SOC_INCR_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	451;"	d
MASK_IMG_SOC_INCR_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	603;"	d
MASK_IMG_SOC_LINE_ADDR_OFFSET	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	797;"	d
MASK_IMG_SOC_LINE_ADDR_OFFSET_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	184;"	d
MASK_IMG_SOC_LINE_ADDR_OFFSET_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	336;"	d
MASK_IMG_SOC_LINE_ADDR_OFFSET_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	488;"	d
MASK_IMG_SOC_LINE_ADDR_OFFSET_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	640;"	d
MASK_IMG_SOC_LIST_EN	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	695;"	d
MASK_IMG_SOC_LIST_EN_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	82;"	d
MASK_IMG_SOC_LIST_EN_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	234;"	d
MASK_IMG_SOC_LIST_EN_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	386;"	d
MASK_IMG_SOC_LIST_EN_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	538;"	d
MASK_IMG_SOC_LIST_FIN	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	785;"	d
MASK_IMG_SOC_LIST_FIN_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	172;"	d
MASK_IMG_SOC_LIST_FIN_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	324;"	d
MASK_IMG_SOC_LIST_FIN_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	476;"	d
MASK_IMG_SOC_LIST_FIN_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	628;"	d
MASK_IMG_SOC_LIST_FIN_CTL	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	710;"	d
MASK_IMG_SOC_LIST_FIN_CTL_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	97;"	d
MASK_IMG_SOC_LIST_FIN_CTL_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	249;"	d
MASK_IMG_SOC_LIST_FIN_CTL_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	401;"	d
MASK_IMG_SOC_LIST_FIN_CTL_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	553;"	d
MASK_IMG_SOC_LIST_IEN	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	743;"	d
MASK_IMG_SOC_LIST_IEN_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	130;"	d
MASK_IMG_SOC_LIST_IEN_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	282;"	d
MASK_IMG_SOC_LIST_IEN_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	434;"	d
MASK_IMG_SOC_LIST_IEN_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	586;"	d
MASK_IMG_SOC_LIST_INT	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	777;"	d
MASK_IMG_SOC_LIST_INT_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	164;"	d
MASK_IMG_SOC_LIST_INT_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	316;"	d
MASK_IMG_SOC_LIST_INT_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	468;"	d
MASK_IMG_SOC_LIST_INT_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	620;"	d
MASK_IMG_SOC_PER_HOLD	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	816;"	d
MASK_IMG_SOC_PER_HOLD_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	203;"	d
MASK_IMG_SOC_PER_HOLD_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	355;"	d
MASK_IMG_SOC_PER_HOLD_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	507;"	d
MASK_IMG_SOC_PER_HOLD_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	659;"	d
MASK_IMG_SOC_PI	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	715;"	d
MASK_IMG_SOC_PI_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	102;"	d
MASK_IMG_SOC_PI_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	254;"	d
MASK_IMG_SOC_PI_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	406;"	d
MASK_IMG_SOC_PI_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	558;"	d
MASK_IMG_SOC_PW	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	728;"	d
MASK_IMG_SOC_PW_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	115;"	d
MASK_IMG_SOC_PW_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	267;"	d
MASK_IMG_SOC_PW_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	419;"	d
MASK_IMG_SOC_PW_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	571;"	d
MASK_IMG_SOC_REP_COUNT	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	802;"	d
MASK_IMG_SOC_REP_COUNT_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	189;"	d
MASK_IMG_SOC_REP_COUNT_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	341;"	d
MASK_IMG_SOC_REP_COUNT_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	493;"	d
MASK_IMG_SOC_REP_COUNT_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	645;"	d
MASK_IMG_SOC_ROW_LENGTH	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	792;"	d
MASK_IMG_SOC_ROW_LENGTH_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	179;"	d
MASK_IMG_SOC_ROW_LENGTH_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	331;"	d
MASK_IMG_SOC_ROW_LENGTH_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	483;"	d
MASK_IMG_SOC_ROW_LENGTH_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	635;"	d
MASK_IMG_SOC_SRST	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	700;"	d
MASK_IMG_SOC_SRST_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	87;"	d
MASK_IMG_SOC_SRST_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	239;"	d
MASK_IMG_SOC_SRST_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	391;"	d
MASK_IMG_SOC_SRST_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	543;"	d
MASK_IMG_SOC_START_ADDRESS	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	671;"	d
MASK_IMG_SOC_START_ADDRESS_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	58;"	d
MASK_IMG_SOC_START_ADDRESS_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	210;"	d
MASK_IMG_SOC_START_ADDRESS_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	362;"	d
MASK_IMG_SOC_START_ADDRESS_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	514;"	d
MASK_IMG_SOC_TRANSFER_FIN	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	772;"	d
MASK_IMG_SOC_TRANSFER_FIN_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	159;"	d
MASK_IMG_SOC_TRANSFER_FIN_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	311;"	d
MASK_IMG_SOC_TRANSFER_FIN_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	463;"	d
MASK_IMG_SOC_TRANSFER_FIN_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	615;"	d
MASK_IMG_SOC_TRANSFER_IEN	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	733;"	d
MASK_IMG_SOC_TRANSFER_IEN_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	120;"	d
MASK_IMG_SOC_TRANSFER_IEN_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	272;"	d
MASK_IMG_SOC_TRANSFER_IEN_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	424;"	d
MASK_IMG_SOC_TRANSFER_IEN_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	576;"	d
MASK_JPEG_ISSUEBUFF_MPSP_PIPENO	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1733;"	d
MASK_JPEG_ISSUEBUFF_MPSP_SCANSTARTPOS	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1731;"	d
MASK_MTX_BURSTSIZE	encode/register_includes/topaz_hp/mtx_regs.h	252;"	d
MASK_MTX_CDMAA_ADDRESS	encode/register_includes/topaz_hp/mtx_regs.h	259;"	d
MASK_MTX_CDMAS1_ADDRESS	encode/register_includes/topaz_hp/mtx_regs.h	288;"	d
MASK_MTX_COUNT	encode/register_includes/topaz_hp/mtx_regs.h	281;"	d
MASK_MTX_DMAREQUEST	encode/register_includes/topaz_hp/mtx_regs.h	271;"	d
MASK_MTX_DONOTHING	encode/register_includes/topaz_hp/mtx_regs.h	266;"	d
MASK_MTX_ENABLE	encode/register_includes/topaz_hp/mtx_regs.h	242;"	d
MASK_MTX_LENGTH	encode/register_includes/topaz_hp/mtx_regs.h	237;"	d
MASK_MTX_MSG_CMD_ID	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	672;"	d
MASK_MTX_MSG_CORE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	676;"	d
MASK_MTX_MSG_COUNT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	680;"	d
MASK_MTX_MSG_ENCODE_CODED_INTERRUPT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	696;"	d
MASK_MTX_MSG_ENCODE_USE_LINE_COUNTER	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	698;"	d
MASK_MTX_MSG_MESSAGE_ID	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	682;"	d
MASK_MTX_MSG_NUM_CODED_BUFFERS_PER_HEADER	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	725;"	d
MASK_MTX_MSG_PICMGMT_DATA	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	705;"	d
MASK_MTX_MSG_PICMGMT_STRIDE_UV	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	709;"	d
MASK_MTX_MSG_PICMGMT_STRIDE_Y	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	707;"	d
MASK_MTX_MSG_PICMGMT_SUBTYPE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	703;"	d
MASK_MTX_MSG_PRIORITY	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	674;"	d
MASK_MTX_MSG_PROVIDE_CODEDPACKAGE_BUFFER_SLOT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	731;"	d
MASK_MTX_MSG_PROVIDE_CODED_BUFFER_SIZE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	733;"	d
MASK_MTX_MSG_PROVIDE_LIST_SEGMENT_SIZE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	727;"	d
MASK_MTX_MSG_PROVIDE_REF_BUFFER_LT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	721;"	d
MASK_MTX_MSG_PROVIDE_REF_BUFFER_SLOT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	719;"	d
MASK_MTX_MSG_PROVIDE_REF_BUFFER_USE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	717;"	d
MASK_MTX_MSG_RC_UPDATE_BITRATE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	714;"	d
MASK_MTX_MSG_RC_UPDATE_QP	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	712;"	d
MASK_MTX_MSG_SECUREIO_INPUT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	739;"	d
MASK_MTX_MSG_SECUREIO_OUTPUT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	737;"	d
MASK_MTX_MSG_WB_INTERRUPT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	678;"	d
MASK_MTX_MTX_ARCH	encode/register_includes/topaz_hp/mtx_regs.h	78;"	d
MASK_MTX_MTX_CF_C	encode/register_includes/topaz_hp/mtx_regs.h	100;"	d
MASK_MTX_MTX_CF_N	encode/register_includes/topaz_hp/mtx_regs.h	110;"	d
MASK_MTX_MTX_CF_Z	encode/register_includes/topaz_hp/mtx_regs.h	115;"	d
MASK_MTX_MTX_CR_O	encode/register_includes/topaz_hp/mtx_regs.h	105;"	d
MASK_MTX_MTX_DREADY	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	1180;"	d	file:
MASK_MTX_MTX_DREADY	encode/register_includes/topaz_hp/mtx_regs.h	190;"	d
MASK_MTX_MTX_ENABLE	encode/register_includes/topaz_hp/mtx_regs.h	58;"	d
MASK_MTX_MTX_HREASON	encode/register_includes/topaz_hp/mtx_regs.h	125;"	d
MASK_MTX_MTX_KICK	encode/register_includes/topaz_hp/mtx_regs.h	132;"	d
MASK_MTX_MTX_KICKI	encode/register_includes/topaz_hp/mtx_regs.h	139;"	d
MASK_MTX_MTX_LSM_STEP	encode/register_includes/topaz_hp/mtx_regs.h	120;"	d
MASK_MTX_MTX_MAJ_REV	encode/register_includes/topaz_hp/mtx_regs.h	93;"	d
MASK_MTX_MTX_MCMAI	encode/register_includes/topaz_hp/mtx_regs.h	206;"	d
MASK_MTX_MTX_MCMID	encode/register_includes/topaz_hp/mtx_regs.h	216;"	d
MASK_MTX_MTX_MCMR	encode/register_includes/topaz_hp/mtx_regs.h	201;"	d
MASK_MTX_MTX_MCM_ADDR	encode/register_includes/topaz_hp/mtx_regs.h	211;"	d
MASK_MTX_MTX_MIN_REV	encode/register_includes/topaz_hp/mtx_regs.h	88;"	d
MASK_MTX_MTX_MTX_MCM_STAT	encode/register_includes/topaz_hp/mtx_regs.h	223;"	d
MASK_MTX_MTX_RESET	encode/register_includes/topaz_hp/mtx_regs.h	230;"	d
MASK_MTX_MTX_RNW	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	1179;"	d	file:
MASK_MTX_MTX_RNW	encode/register_includes/topaz_hp/mtx_regs.h	185;"	d
MASK_MTX_MTX_RSPECIFIER	encode/register_includes/topaz_hp/mtx_regs.h	180;"	d
MASK_MTX_MTX_STEP_REC	encode/register_includes/topaz_hp/mtx_regs.h	73;"	d
MASK_MTX_MTX_TCAPS	encode/register_includes/topaz_hp/mtx_regs.h	83;"	d
MASK_MTX_MTX_TOFF	encode/register_includes/topaz_hp/mtx_regs.h	63;"	d
MASK_MTX_MTX_TSTOPPED	encode/register_includes/topaz_hp/mtx_regs.h	68;"	d
MASK_MTX_MTX_USPECIFIER	encode/register_includes/topaz_hp/mtx_regs.h	175;"	d
MASK_MTX_RAMNUMBER	encode/register_includes/topaz_hp/mtx_regs.h	276;"	d
MASK_MTX_REQ_LD_DEST	encode/register_includes/topaz_hp/mtx_regs.h	161;"	d
MASK_MTX_REQ_LD_REG	encode/register_includes/topaz_hp/mtx_regs.h	166;"	d
MASK_MTX_REQ_RN_W	encode/register_includes/topaz_hp/mtx_regs.h	151;"	d
MASK_MTX_REQ_SB	encode/register_includes/topaz_hp/mtx_regs.h	146;"	d
MASK_MTX_REQ_STATE	encode/register_includes/topaz_hp/mtx_regs.h	156;"	d
MASK_MTX_RNW	encode/register_includes/topaz_hp/mtx_regs.h	247;"	d
MASK_MTX_TIMER_DIV	encode/register_includes/topaz_hp/mtx_regs.h	306;"	d
MASK_MTX_TIMER_EN	encode/register_includes/topaz_hp/mtx_regs.h	305;"	d
MASK_MTX_TRANSFERDATA	encode/register_includes/topaz_hp/mtx_regs.h	295;"	d
MASK_MTX_UPDATE_SOURCE_FORMAT_SC_ENABLE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	753;"	d
MASK_SW_FRAME_COUNT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1840;"	d
MASK_SW_LINE_COUNT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1837;"	d
MASK_TOPAZHP_CR_PROC_ACCESS_FLAG	encode/kernel_device/include/vxe_public_regdefs.h	748;"	d
MASK_TOPAZHP_CR_PROC_ESB_ADDR	encode/kernel_device/include/vxe_public_regdefs.h	733;"	d
MASK_TOPAZHP_CR_PROC_ESB_OP_VALID	encode/kernel_device/include/vxe_public_regdefs.h	743;"	d
MASK_TOPAZHP_CR_PROC_ESB_READ_N_WRITE	encode/kernel_device/include/vxe_public_regdefs.h	738;"	d
MASK_TOPAZHP_CR_TOPAZHP_CABAC_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	432;"	d
MASK_TOPAZHP_CR_TOPAZHP_CABAC_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	509;"	d
MASK_TOPAZHP_CR_TOPAZHP_DB_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	561;"	d
MASK_TOPAZHP_CR_TOPAZHP_DEB_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	417;"	d
MASK_TOPAZHP_CR_TOPAZHP_DEB_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	494;"	d
MASK_TOPAZHP_CR_TOPAZHP_H264COMP16X16_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	402;"	d
MASK_TOPAZHP_CR_TOPAZHP_H264COMP16X16_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	474;"	d
MASK_TOPAZHP_CR_TOPAZHP_H264COMP4X4_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	392;"	d
MASK_TOPAZHP_CR_TOPAZHP_H264COMP4X4_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	464;"	d
MASK_TOPAZHP_CR_TOPAZHP_H264COMP8X8_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	397;"	d
MASK_TOPAZHP_CR_TOPAZHP_H264COMP8X8_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	469;"	d
MASK_TOPAZHP_CR_TOPAZHP_H264COMP_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	541;"	d
MASK_TOPAZHP_CR_TOPAZHP_INPUT_SCALER_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	437;"	d
MASK_TOPAZHP_CR_TOPAZHP_INPUT_SCALER_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	519;"	d
MASK_TOPAZHP_CR_TOPAZHP_IPE0_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	372;"	d
MASK_TOPAZHP_CR_TOPAZHP_IPE0_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	444;"	d
MASK_TOPAZHP_CR_TOPAZHP_IPE1_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	377;"	d
MASK_TOPAZHP_CR_TOPAZHP_IPE1_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	449;"	d
MASK_TOPAZHP_CR_TOPAZHP_IPE_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	526;"	d
MASK_TOPAZHP_CR_TOPAZHP_JMCOMP_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	407;"	d
MASK_TOPAZHP_CR_TOPAZHP_JMCOMP_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	479;"	d
MASK_TOPAZHP_CR_TOPAZHP_JMCOMP_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	546;"	d
MASK_TOPAZHP_CR_TOPAZHP_LRITC_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	514;"	d
MASK_TOPAZHP_CR_TOPAZHP_LTRITC_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	566;"	d
MASK_TOPAZHP_CR_TOPAZHP_PC_DMS_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	427;"	d
MASK_TOPAZHP_CR_TOPAZHP_PC_DMS_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	504;"	d
MASK_TOPAZHP_CR_TOPAZHP_PC_DM_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	422;"	d
MASK_TOPAZHP_CR_TOPAZHP_PC_DM_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	499;"	d
MASK_TOPAZHP_CR_TOPAZHP_PC_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	536;"	d
MASK_TOPAZHP_CR_TOPAZHP_PREFETCH_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	484;"	d
MASK_TOPAZHP_CR_TOPAZHP_PREFETCH_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	551;"	d
MASK_TOPAZHP_CR_TOPAZHP_SCALER_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	571;"	d
MASK_TOPAZHP_CR_TOPAZHP_SPE0_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	382;"	d
MASK_TOPAZHP_CR_TOPAZHP_SPE0_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	454;"	d
MASK_TOPAZHP_CR_TOPAZHP_SPE1_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	387;"	d
MASK_TOPAZHP_CR_TOPAZHP_SPE1_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	459;"	d
MASK_TOPAZHP_CR_TOPAZHP_SPE_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	531;"	d
MASK_TOPAZHP_CR_TOPAZHP_VLC_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	412;"	d
MASK_TOPAZHP_CR_TOPAZHP_VLC_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	489;"	d
MASK_TOPAZHP_CR_TOPAZHP_VLC_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	556;"	d
MASK_TOPAZHP_TOP_CR_CMD_FIFO_FLUSH	encode/kernel_device/include/vxe_public_regdefs.h	241;"	d
MASK_TOPAZHP_TOP_CR_CMD_FIFO_FULL	encode/kernel_device/include/vxe_public_regdefs.h	260;"	d
MASK_TOPAZHP_TOP_CR_CMD_FIFO_SPACE	encode/kernel_device/include/vxe_public_regdefs.h	255;"	d
MASK_TOPAZHP_TOP_CR_CMD_FIFO_WDATA	encode/kernel_device/include/vxe_public_regdefs.h	248;"	d
MASK_TOPAZHP_TOP_CR_DMAC_MTX_SELECT	encode/kernel_device/include/vxe_public_regdefs.h	355;"	d
MASK_TOPAZHP_TOP_CR_EXTENDED_ADDR_RANGE	encode/kernel_device/include/vxe_public_regdefs.h	101;"	d
MASK_TOPAZHP_TOP_CR_FIRMWARE_REG_1	encode/kernel_device/include/vxe_public_regdefs.h	274;"	d
MASK_TOPAZHP_TOP_CR_FIRMWARE_REG_2	encode/kernel_device/include/vxe_public_regdefs.h	281;"	d
MASK_TOPAZHP_TOP_CR_FIRMWARE_REG_3	encode/kernel_device/include/vxe_public_regdefs.h	288;"	d
MASK_TOPAZHP_TOP_CR_FIRMWARE_REG_4	encode/kernel_device/include/vxe_public_regdefs.h	295;"	d
MASK_TOPAZHP_TOP_CR_FIRMWARE_REG_5	encode/kernel_device/include/vxe_public_regdefs.h	302;"	d
MASK_TOPAZHP_TOP_CR_FIRMWARE_REG_6	encode/kernel_device/include/vxe_public_regdefs.h	309;"	d
MASK_TOPAZHP_TOP_CR_FIRMWARE_REG_7	encode/kernel_device/include/vxe_public_regdefs.h	316;"	d
MASK_TOPAZHP_TOP_CR_FLOWRATE_TOPAZ	encode/kernel_device/include/vxe_public_regdefs.h	617;"	d
MASK_TOPAZHP_TOP_CR_HOST_INTEN_DMAC	encode/kernel_device/include/vxe_public_regdefs.h	172;"	d
MASK_TOPAZHP_TOP_CR_HOST_INTEN_HOST_CORES	encode/kernel_device/include/vxe_public_regdefs.h	197;"	d
MASK_TOPAZHP_TOP_CR_HOST_INTEN_MMU_FAULT	encode/kernel_device/include/vxe_public_regdefs.h	187;"	d
MASK_TOPAZHP_TOP_CR_HOST_INTEN_MMU_FAULT_B	encode/kernel_device/include/vxe_public_regdefs.h	202;"	d
MASK_TOPAZHP_TOP_CR_HOST_INTEN_MTX	encode/kernel_device/include/vxe_public_regdefs.h	177;"	d
MASK_TOPAZHP_TOP_CR_HOST_INTEN_MTX_CORES	encode/kernel_device/include/vxe_public_regdefs.h	192;"	d
MASK_TOPAZHP_TOP_CR_HOST_INTEN_MTX_HALT	encode/kernel_device/include/vxe_public_regdefs.h	182;"	d
MASK_TOPAZHP_TOP_CR_HOST_TOPAZHP_MAS_INTEN	encode/kernel_device/include/vxe_public_regdefs.h	207;"	d
MASK_TOPAZHP_TOP_CR_IMG_TOPAZ_CORE_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	118;"	d
MASK_TOPAZHP_TOP_CR_IMG_TOPAZ_IO_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	113;"	d
MASK_TOPAZHP_TOP_CR_IMG_TOPAZ_MTX_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	108;"	d
MASK_TOPAZHP_TOP_CR_INTCLR_DMAC	encode/kernel_device/include/vxe_public_regdefs.h	214;"	d
MASK_TOPAZHP_TOP_CR_INTCLR_MMU_FAULT	encode/kernel_device/include/vxe_public_regdefs.h	229;"	d
MASK_TOPAZHP_TOP_CR_INTCLR_MMU_FAULT_B	encode/kernel_device/include/vxe_public_regdefs.h	234;"	d
MASK_TOPAZHP_TOP_CR_INTCLR_MTX	encode/kernel_device/include/vxe_public_regdefs.h	219;"	d
MASK_TOPAZHP_TOP_CR_INTCLR_MTX_HALT	encode/kernel_device/include/vxe_public_regdefs.h	224;"	d
MASK_TOPAZHP_TOP_CR_INT_STAT_DMAC	encode/kernel_device/include/vxe_public_regdefs.h	125;"	d
MASK_TOPAZHP_TOP_CR_INT_STAT_HOST_CORES	encode/kernel_device/include/vxe_public_regdefs.h	150;"	d
MASK_TOPAZHP_TOP_CR_INT_STAT_MMU_FAULT	encode/kernel_device/include/vxe_public_regdefs.h	140;"	d
MASK_TOPAZHP_TOP_CR_INT_STAT_MMU_FAULT_B	encode/kernel_device/include/vxe_public_regdefs.h	155;"	d
MASK_TOPAZHP_TOP_CR_INT_STAT_MTX	encode/kernel_device/include/vxe_public_regdefs.h	130;"	d
MASK_TOPAZHP_TOP_CR_INT_STAT_MTX_CORES	encode/kernel_device/include/vxe_public_regdefs.h	145;"	d
MASK_TOPAZHP_TOP_CR_INT_STAT_MTX_HALT	encode/kernel_device/include/vxe_public_regdefs.h	135;"	d
MASK_TOPAZHP_TOP_CR_MEM_REQ_STAT_READS	encode/kernel_device/include/vxe_public_regdefs.h	590;"	d
MASK_TOPAZHP_TOP_CR_MMU_ADT_TTE	encode/kernel_device/include/vxe_public_regdefs.h	634;"	d
MASK_TOPAZHP_TOP_CR_MMU_BEST_COUNT	encode/kernel_device/include/vxe_public_regdefs.h	639;"	d
MASK_TOPAZHP_TOP_CR_MMU_BYPASS_TOPAZ	encode/kernel_device/include/vxe_public_regdefs.h	622;"	d
MASK_TOPAZHP_TOP_CR_MMU_DIR_LIST_BASE_ADDR	encode/kernel_device/include/vxe_public_regdefs.h	665;"	d
MASK_TOPAZHP_TOP_CR_MMU_ENABLE_36BIT_ADDRESSING	encode/kernel_device/include/vxe_public_regdefs.h	651;"	d
MASK_TOPAZHP_TOP_CR_MMU_FAULT_ADDR	encode/kernel_device/include/vxe_public_regdefs.h	583;"	d
MASK_TOPAZHP_TOP_CR_MMU_FLUSH	encode/kernel_device/include/vxe_public_regdefs.h	607;"	d
MASK_TOPAZHP_TOP_CR_MMU_INVALDC	encode/kernel_device/include/vxe_public_regdefs.h	612;"	d
MASK_TOPAZHP_TOP_CR_MMU_NOREORDER	encode/kernel_device/include/vxe_public_regdefs.h	597;"	d
MASK_TOPAZHP_TOP_CR_MMU_PAGE_SIZE	encode/kernel_device/include/vxe_public_regdefs.h	644;"	d
MASK_TOPAZHP_TOP_CR_MMU_PAUSE	encode/kernel_device/include/vxe_public_regdefs.h	602;"	d
MASK_TOPAZHP_TOP_CR_MMU_PF_N_RW	encode/kernel_device/include/vxe_public_regdefs.h	578;"	d
MASK_TOPAZHP_TOP_CR_MMU_TILING_SCHEME	encode/kernel_device/include/vxe_public_regdefs.h	656;"	d
MASK_TOPAZHP_TOP_CR_MMU_TTE_THRESHOLD	encode/kernel_device/include/vxe_public_regdefs.h	629;"	d
MASK_TOPAZHP_TOP_CR_MTX_MSTR_DBG_GPIO_IN	encode/kernel_device/include/vxe_public_regdefs.h	323;"	d
MASK_TOPAZHP_TOP_CR_MTX_MSTR_DBG_GPIO_OUT	encode/kernel_device/include/vxe_public_regdefs.h	333;"	d
MASK_TOPAZHP_TOP_CR_MTX_MSTR_DBG_IS_SLAVE	encode/kernel_device/include/vxe_public_regdefs.h	328;"	d
MASK_TOPAZHP_TOP_CR_MTX_MSTR_LAST_RAM_BANK_SIZE	encode/kernel_device/include/vxe_public_regdefs.h	348;"	d
MASK_TOPAZHP_TOP_CR_MTX_MSTR_RAM_BANKS	encode/kernel_device/include/vxe_public_regdefs.h	338;"	d
MASK_TOPAZHP_TOP_CR_MTX_MSTR_RAM_BANK_SIZE	encode/kernel_device/include/vxe_public_regdefs.h	343;"	d
MASK_TOPAZHP_TOP_CR_NUM_CORES_PER_MTX	encode/kernel_device/include/vxe_public_regdefs.h	96;"	d
MASK_TOPAZHP_TOP_CR_NUM_CORES_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	86;"	d
MASK_TOPAZHP_TOP_CR_NUM_MTX_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	91;"	d
MASK_TOPAZHP_TOP_CR_TILE_128BYTE_INTERLEAVE	encode/kernel_device/include/vxe_public_regdefs.h	700;"	d
MASK_TOPAZHP_TOP_CR_TILE_ENABLE	encode/kernel_device/include/vxe_public_regdefs.h	695;"	d
MASK_TOPAZHP_TOP_CR_TILE_MAX_ADDR	encode/kernel_device/include/vxe_public_regdefs.h	685;"	d
MASK_TOPAZHP_TOP_CR_TILE_MAX_ADDR_EXT	encode/kernel_device/include/vxe_public_regdefs.h	719;"	d
MASK_TOPAZHP_TOP_CR_TILE_MIN_ADDR	encode/kernel_device/include/vxe_public_regdefs.h	680;"	d
MASK_TOPAZHP_TOP_CR_TILE_MIN_ADDR_EXT	encode/kernel_device/include/vxe_public_regdefs.h	714;"	d
MASK_TOPAZHP_TOP_CR_TILE_STRIDE	encode/kernel_device/include/vxe_public_regdefs.h	690;"	d
MASK_TOPAZHP_TOP_CR_TOPAZHP_DESIGNER	encode/kernel_device/include/vxe_public_regdefs.h	76;"	d
MASK_TOPAZHP_TOP_CR_TOPAZHP_DMAC_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	897;"	d
MASK_TOPAZHP_TOP_CR_TOPAZHP_GENERATE_PERFORMANCE_STORE	encode/kernel_device/include/vxe_public_regdefs.h	787;"	d
MASK_TOPAZHP_TOP_CR_TOPAZHP_H263_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	882;"	d
MASK_TOPAZHP_TOP_CR_TOPAZHP_H264_16X8_8X16_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	862;"	d
MASK_TOPAZHP_TOP_CR_TOPAZHP_H264_2_REF_ON_P_PIC_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	827;"	d
MASK_TOPAZHP_TOP_CR_TOPAZHP_H264_8X8_TRANSFORM_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	847;"	d
MASK_TOPAZHP_TOP_CR_TOPAZHP_H264_B_PIC_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	857;"	d
MASK_TOPAZHP_TOP_CR_TOPAZHP_H264_CABAC_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	867;"	d
MASK_TOPAZHP_TOP_CR_TOPAZHP_H264_CUSTOM_QUANT_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	797;"	d
MASK_TOPAZHP_TOP_CR_TOPAZHP_H264_DEFAULT_TABLES_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	842;"	d
MASK_TOPAZHP_TOP_CR_TOPAZHP_H264_INTERLACED_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	852;"	d
MASK_TOPAZHP_TOP_CR_TOPAZHP_H264_LOSSLESS_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	792;"	d
MASK_TOPAZHP_TOP_CR_TOPAZHP_H264_MULTIPASS_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	837;"	d
MASK_TOPAZHP_TOP_CR_TOPAZHP_H264_SPATIAL_DIRECT_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	832;"	d
MASK_TOPAZHP_TOP_CR_TOPAZHP_H264_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	892;"	d
MASK_TOPAZHP_TOP_CR_TOPAZHP_H264_WEIGHTED_PRED_ME_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	817;"	d
MASK_TOPAZHP_TOP_CR_TOPAZHP_H264_WEIGHTED_PRED_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	822;"	d
MASK_TOPAZHP_TOP_CR_TOPAZHP_JPEG_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	877;"	d
MASK_TOPAZHP_TOP_CR_TOPAZHP_MAINT_REV	encode/kernel_device/include/vxe_public_regdefs.h	61;"	d
MASK_TOPAZHP_TOP_CR_TOPAZHP_MAJOR_REV	encode/kernel_device/include/vxe_public_regdefs.h	71;"	d
MASK_TOPAZHP_TOP_CR_TOPAZHP_MAS_HOST_INTS	encode/kernel_device/include/vxe_public_regdefs.h	165;"	d
MASK_TOPAZHP_TOP_CR_TOPAZHP_MAS_MTX_INTS	encode/kernel_device/include/vxe_public_regdefs.h	160;"	d
MASK_TOPAZHP_TOP_CR_TOPAZHP_MINOR_REV	encode/kernel_device/include/vxe_public_regdefs.h	66;"	d
MASK_TOPAZHP_TOP_CR_TOPAZHP_MMU_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	902;"	d
MASK_TOPAZHP_TOP_CR_TOPAZHP_MPEG2_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	802;"	d
MASK_TOPAZHP_TOP_CR_TOPAZHP_MPEG4_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	887;"	d
MASK_TOPAZHP_TOP_CR_TOPAZHP_SCALER_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	782;"	d
MASK_TOPAZHP_TOP_CR_TOPAZHP_SIGNATURES_SUPPORTED_ALL	encode/kernel_device/include/vxe_public_regdefs.h	812;"	d
MASK_TOPAZHP_TOP_CR_TOPAZHP_SIGNATURES_SUPPORTED_SUBSET	encode/kernel_device/include/vxe_public_regdefs.h	807;"	d
MASK_TOPAZHP_TOP_CR_TOPAZHP_SLAVE_JPEG_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	872;"	d
MASK_TOPAZHP_TOP_CR_TOPAZ_IDLE_DISABLE	encode/kernel_device/include/vxe_public_regdefs.h	267;"	d
MASK_TOPAZHP_TOP_CR_WRITES_CORE_ALL	encode/kernel_device/include/vxe_public_regdefs.h	365;"	d
MASK_TOPAZHP_TOP_CR_WRITES_MTX_ALL	encode/kernel_device/include/vxe_public_regdefs.h	360;"	d
MASK_TOPAZ_VLC_CR_RSIZE	encode/kernel_device/include/vxe_public_regdefs.h	762;"	d
MASK_WB_CONSUMER	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	425;"	d
MASK_WB_PRODUCER	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	421;"	d
MAX_30_REV	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	70;"	d
MAX_32_REV	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	72;"	d
MAX_34_REV	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	74;"	d
MAX_36_REV	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	76;"	d
MAX_39_REV	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	78;"	d
MAX_40_REV	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	80;"	d
MAX_BFRAMES	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	379;"	d
MAX_BFRAMES_FLAT_MODE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	380;"	d
MAX_BUFFER_DEVICE_NAME_SIZE	imgvideo/port_fwrk/include/servicesext.h	993;"	d
MAX_CODED_BUFFERS_PER_PACKAGE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1713;"	d
MAX_CODED_BUFFERS_PER_PACKAGE_FW	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1712;"	d
MAX_CODED_PACKAGES	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	492;"	d
MAX_CODE_WORDS	vdec/firmware/include/jpegfw_data.h	58;"	d
MAX_CODE_WORDS	vdec/firmware/share/jpegfw_data_shared.h	59;"	d
MAX_DISPLAY_NAME_SIZE	imgvideo/port_fwrk/include/servicesext.h	879;"	d
MAX_ENTROPY_TOKENS	vdec/firmware/include/vp6fw_data.h	132;"	d
MAX_ENTROPY_TOKENS	vdec/firmware/share/vp6fw_data_shared.h	133;"	d
MAX_GOP_SIZE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	381;"	d
MAX_HEADERSIZEBYTES	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	245;"	d
MAX_HEADERSIZEWORDS	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	246;"	d
MAX_IMGPCI_MAPS	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	71;"	d
MAX_IMGPCI_MAPS	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	79;"	d	file:
MAX_MB_HEIGHT	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	68;"	d
MAX_MB_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	69;"	d
MAX_MB_WIDTH	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	67;"	d
MAX_MODES	vdec/firmware/include/vp6fw_data.h	134;"	d
MAX_MODES	vdec/firmware/share/vp6fw_data_shared.h	135;"	d
MAX_MV	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	377;"	d
MAX_NO_DEVICES	imgvideo/port_fwrk/libraries/sysdev/utils/code/sysdev_utils.c	63;"	d	file:
MAX_PICS_IN_SYSTEM	vdec/apis/vdec/include/vdec_api.h	70;"	d
MAX_PICTURE_HEIGHT	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	66;"	d
MAX_PICTURE_WIDTH	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	65;"	d
MAX_PIC_NODES	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	376;"	d
MAX_PPSS	vdec/apis/vdec/include/vdec_api.h	74;"	d
MAX_REF_B_LEVELS	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	372;"	d
MAX_REF_I_OR_P_LEVELS	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	374;"	d
MAX_REF_LEVELS	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	375;"	d
MAX_REF_SPACING	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	373;"	d
MAX_SEQUENCES	vdec/apis/vdec/include/vdec_api.h	73;"	d
MAX_SLICESPERPIC	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	258;"	d
MAX_SOURCE_SLOTS_SL	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	382;"	d
MAX_STATIC_STRING_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	397;"	d	file:
MAX_SYSMEM_HEAPS	imgvideo/port_fwrk/libraries/sysmem/utils/code/sysmem_utils.c	62;"	d	file:
MAX_TOPAZ_CMDS_QUEUED	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	196;"	d	file:
MAX_TOPAZ_CMD_COUNT	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	197;"	d	file:
MAX_TOPAZ_CORES	encode/kernel_device/libraries/topaz_hp/code/topaz_device_km.c	65;"	d	file:
MAX_VPSS	vdec/apis/vdec/include/vdec_api.h	72;"	d
MB_FLAGS_BUFFER_OFFSET	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	102;"	d
MB_FLAGS_BUFFER_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	97;"	d
MB_MODE_COUNT	vdec/firmware/include/vp8fw_data.h	/^    MB_MODE_COUNT$/;"	e	enum:__anon351
MB_MODE_COUNT	vdec/firmware/share/vp8fw_data_shared.h	/^    MB_MODE_COUNT$/;"	e	enum:__anon416
MCUCOMPONENT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} MCUCOMPONENT;$/;"	t	typeref:struct:__anon547
MCUComponent	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	MCUCOMPONENT	MCUComponent[MTX_MAX_COMPONENTS];	\/\/!< Array of Minimum Coded Unit information for each component plane$/;"	m	struct:__anon549
MEMIO_CHECK_ALIGNMENT	imgvideo/imglib/libraries/RegDefsUtils/include/mem_io.h	263;"	d
MEMIO_CHECK_ALIGNMENT	imgvideo/imglib/libraries/RegDefsUtils/include/mem_io.h	266;"	d
MEMIO_READ_FIELD	imgvideo/imglib/libraries/RegDefsUtils/include/mem_io.h	278;"	d
MEMIO_READ_FIELD	imgvideo/imglib/libraries/RegDefsUtils/include/mem_io.h	285;"	d
MEMIO_READ_FIELD	imgvideo/imglib/libraries/RegDefsUtils/include/mem_io.h	288;"	d
MEMIO_READ_REPEATED_FIELD	imgvideo/imglib/libraries/RegDefsUtils/include/mem_io.h	322;"	d
MEMIO_READ_REPEATED_FIELD	imgvideo/imglib/libraries/RegDefsUtils/include/mem_io.h	328;"	d
MEMIO_READ_TABLE_FIELD	imgvideo/imglib/libraries/RegDefsUtils/include/mem_io.h	302;"	d
MEMIO_READ_TABLE_FIELD	imgvideo/imglib/libraries/RegDefsUtils/include/mem_io.h	308;"	d
MEMIO_READ_TABLE_REPEATED_FIELD	imgvideo/imglib/libraries/RegDefsUtils/include/mem_io.h	340;"	d
MEMIO_READ_TABLE_REPEATED_FIELD	imgvideo/imglib/libraries/RegDefsUtils/include/mem_io.h	346;"	d
MEMIO_WRITE_FIELD	imgvideo/imglib/libraries/RegDefsUtils/include/mem_io.h	357;"	d
MEMIO_WRITE_FIELD_LITE	imgvideo/imglib/libraries/RegDefsUtils/include/mem_io.h	363;"	d
MEMIO_WRITE_REPEATED_FIELD	imgvideo/imglib/libraries/RegDefsUtils/include/mem_io.h	386;"	d
MEMIO_WRITE_TABLE_FIELD	imgvideo/imglib/libraries/RegDefsUtils/include/mem_io.h	374;"	d
MEMIO_WRITE_TABLE_REPEATED_FIELD	imgvideo/imglib/libraries/RegDefsUtils/include/mem_io.h	398;"	d
MEMMGR_COMMON_H_	encode/kernel_device/include/memmgr_common.h	48;"	d
MEMMGR_KM_H_	encode/kernel_device/include/memmgr_km.h	49;"	d
MEMMGR_dispatch	imgvideo/rpc/sysbrg/src/memmgr_api_server.c	/^IMG_VOID MEMMGR_dispatch(SYSBRG_sPacket *psPacket)$/;"	f
MEMMGR_eFuncId	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^} MEMMGR_eFuncId;$/;"	t	typeref:enum:__anon630
MEMMGR_sCmdMsg	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^} MEMMGR_sCmdMsg;$/;"	t	typeref:struct:__anon631
MEMMGR_sRespMsg	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^} MEMMGR_sRespMsg;$/;"	t	typeref:struct:__anon640
MEMORYSPACES_NUM	encode/configs/target_config.h	252;"	d
MEMORYSPACES_NUM	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_atlas.h	297;"	d
MEMORYSPACES_NUM	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_cedarview.h	297;"	d
MEMORYSPACES_NUM	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_default.h	297;"	d
MEMORY_INFO	encode/kernel_device/include/memmgr_common.h	/^} MEMORY_INFO;$/;"	t	typeref:struct:MEMORY_INFO_TAG
MEMORY_INFO_TAG	encode/kernel_device/include/memmgr_common.h	/^typedef struct MEMORY_INFO_TAG$/;"	s
MEM_POOL_SIZE	encode/kernel_device/include/apiinternal.h	62;"	d
MEM_REGIONS	vdec/secure_media/include/secure_defs.h	/^} MEM_REGIONS;$/;"	t	typeref:enum:_MEM_REGIONS_
MEM_REGIONS_PVDEC	vdec/secure_media/include/secure_defs.h	/^} MEM_REGIONS_PVDEC;$/;"	t	typeref:enum:_MEM_REGIONS_PVDEC_
MEM_TO_REG_BUF_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.h	65;"	d
MILLISECOND_TO_TICK	vdec/system/vdec/vdec.h	250;"	d
MINIMUM_HASH_SIZE	imgvideo/imglib/libraries/talmmu_api/code/ra.c	63;"	d	file:
MIN_30_REV	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	69;"	d
MIN_32_REV	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	71;"	d
MIN_34_REV	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	73;"	d
MIN_36_REV	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	75;"	d
MIN_39_REV	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	77;"	d
MIN_40_REV	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	79;"	d
MISSING_REFERENCES_ERROR_MASK	vdec/apis/vdec/include/vdec_api.h	231;"	d
MMDeviceMemoryDeInitialise	encode/kernel_device/libraries/topaz_hp/code/memmgr/memmgr_km.c	/^IMG_VOID MMDeviceMemoryDeInitialise(IMG_VOID)$/;"	f
MMUDeviceMemoryHWSetup	encode/kernel_device/libraries/topaz_hp/code/memmgr/memmgr_km.c	/^IMG_BOOL MMUDeviceMemoryHWSetup(IMG_HANDLE ui32TCoreReg)$/;"	f
MMUDeviceMemoryInitialise	encode/kernel_device/libraries/topaz_hp/code/memmgr/memmgr_km.c	/^IMG_BOOL MMUDeviceMemoryInitialise(IMG_UINT32 ui32MmuFlags, IMG_UINT32 ui32MMUTileStride)$/;"	f
MMU_36BIT_TILED_BOTTOM_BITS_MASK	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	108;"	d	file:
MMU_36BIT_TILED_BOTTOM_BITS_SHIFT	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	109;"	d	file:
MMU_36BIT_TILED_YROW_TILE_MASK	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	112;"	d	file:
MMU_36BIT_TILED_YROW_TILE_SHIFT	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	113;"	d	file:
MMU_36BIT_TILE_STRIDE	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	105;"	d	file:
MMU_ADDRBITS_PCE_32	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	78;"	d
MMU_ADDRBITS_PCE_36	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	77;"	d
MMU_ADDRBITS_PCE_40	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	76;"	d
MMU_ADDRBITS_PCE_40VID	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	75;"	d
MMU_ADDRBITS_PDE_32	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	83;"	d
MMU_ADDRBITS_PDE_36	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	82;"	d
MMU_ADDRBITS_PDE_40	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	81;"	d
MMU_ADDRBITS_PDE_40VID	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	80;"	d
MMU_ADDRBITS_PTE_32	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	88;"	d
MMU_ADDRBITS_PTE_36	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	87;"	d
MMU_ADDRBITS_PTE_40	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	86;"	d
MMU_ADDRBITS_PTE_40VID	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	85;"	d
MMU_BUS_WIDTH_32	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	MMU_BUS_WIDTH_32,$/;"	e	enum:__anon804	file:
MMU_BUS_WIDTH_36	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	MMU_BUS_WIDTH_36,$/;"	e	enum:__anon804	file:
MMU_BUS_WIDTH_40	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	MMU_BUS_WIDTH_40,$/;"	e	enum:__anon804	file:
MMU_BUS_WIDTH_40VID	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	MMU_BUS_WIDTH_40VID,$/;"	e	enum:__anon804	file:
MMU_BusWidths	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^}MMU_BusWidths;$/;"	t	typeref:enum:__anon804	file:
MMU_Clear	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^IMG_VOID MMU_Clear ($/;"	f
MMU_ContextsDefined	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^IMG_UINT32 MMU_ContextsDefined ()$/;"	f
MMU_DEFAULT_PAGE_SIZE	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	94;"	d	file:
MMU_DEFAULT_PAGE_SIZE_ID	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	95;"	d	file:
MMU_DeviceCreate	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^IMG_RESULT  MMU_DeviceCreate($/;"	f
MMU_DeviceDestroy	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^IMG_RESULT  MMU_DeviceDestroy($/;"	f
MMU_DeviceMalloc	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^IMG_RESULT  MMU_DeviceMalloc($/;"	f
MMU_DeviceWritePtdToMem	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^IMG_RESULT MMU_DeviceWritePtdToMem($/;"	f
MMU_ERROR_FILE	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	61;"	d	file:
MMU_EXTENDED_ADDR_FLAG	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	260;"	d
MMU_FAULT_ADDR	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_UINT32         MMU_FAULT_ADDR;$/;"	m	struct:__anon144
MMU_FAULT_RNW	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_BOOL           MMU_FAULT_RNW;$/;"	m	struct:__anon144
MMU_FreeMem	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^IMG_RESULT  MMU_FreeMem($/;"	f
MMU_GENERAL_HEAP_ID	encode/kernel_device/libraries/topaz_hp/code/topazmmu.c	/^		MMU_GENERAL_HEAP_ID		= 0x01,$/;"	e	enum:heap_ids	file:
MMU_GetHeap	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^IMG_RESULT MMU_GetHeap($/;"	f
MMU_GetPCEntryAddress	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^IMG_UINT64 MMU_GetPCEntryAddress ($/;"	f
MMU_GetPageAddress	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^IMG_UINT64 MMU_GetPageAddress ($/;"	f
MMU_GetPageDirEntryAddress	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^IMG_UINT64 MMU_GetPageDirEntryAddress ($/;"	f
MMU_GetPageTableEntryAddress	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^IMG_UINT64 MMU_GetPageTableEntryAddress ($/;"	f
MMU_GetTiledHeaps	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^IMG_RESULT MMU_GetTiledHeaps($/;"	f
MMU_HEAP_BITSTREAM_BUFFERS	vdec/kernel_device/include/vdecdd_mmu_defs.h	/^    MMU_HEAP_BITSTREAM_BUFFERS,             \/\/!< Heap for bitstream buffers$/;"	e	enum:__anon14
MMU_HEAP_DEVICE_BUFFERS	vdec/kernel_device/include/vdecdd_mmu_defs.h	/^    MMU_HEAP_DEVICE_BUFFERS,                \/\/!< Heap for Device buffers$/;"	e	enum:__anon14
MMU_HEAP_IMAGE_BUFFERS_1024	vdec/kernel_device/include/vdecdd_mmu_defs.h	/^    MMU_HEAP_IMAGE_BUFFERS_1024,            \/\/!< Heap for 1024 tile stride video buffers$/;"	e	enum:__anon14
MMU_HEAP_IMAGE_BUFFERS_2048	vdec/kernel_device/include/vdecdd_mmu_defs.h	/^    MMU_HEAP_IMAGE_BUFFERS_2048,            \/\/!< Heap for 2048 tile stride video buffers$/;"	e	enum:__anon14
MMU_HEAP_IMAGE_BUFFERS_4096	vdec/kernel_device/include/vdecdd_mmu_defs.h	/^    MMU_HEAP_IMAGE_BUFFERS_4096,            \/\/!< Heap for 4096 tile stride video buffers$/;"	e	enum:__anon14
MMU_HEAP_IMAGE_BUFFERS_512	vdec/kernel_device/include/vdecdd_mmu_defs.h	/^    MMU_HEAP_IMAGE_BUFFERS_512,             \/\/!< Heap for 512 tile stride video buffers$/;"	e	enum:__anon14
MMU_HEAP_IMAGE_BUFFERS_UNTILED	vdec/kernel_device/include/vdecdd_mmu_defs.h	/^    MMU_HEAP_IMAGE_BUFFERS_UNTILED = 0x00,  \/\/!< Heap for untiled video buffers$/;"	e	enum:__anon14
MMU_HEAP_MAX	vdec/kernel_device/include/vdecdd_mmu_defs.h	/^    MMU_HEAP_MAX,                           \/\/!< Number of heaps$/;"	e	enum:__anon14
MMU_HEAP_STREAM_BUFFERS	vdec/kernel_device/include/vdecdd_mmu_defs.h	/^    MMU_HEAP_STREAM_BUFFERS,                \/\/!< Heap for Stream buffers$/;"	e	enum:__anon14
MMU_Initialise	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^extern IMG_VOID MMU_Initialise ()$/;"	f
MMU_IsTiled	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^IMG_BOOL MMU_IsTiled($/;"	f
MMU_MASK_AND_SHIFTL	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	72;"	d
MMU_MASK_AND_SHIFTR	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	71;"	d
MMU_MMUTILING_SCHEME_0	vdec/kernel_device/include/vdecdd_mmu_defs.h	/^    MMU_MMUTILING_SCHEME_0 = 0,  $/;"	e	enum:__anon13
MMU_MMUTILING_SCHEME_1	vdec/kernel_device/include/vdecdd_mmu_defs.h	/^    MMU_MMUTILING_SCHEME_1 = 1,$/;"	e	enum:__anon13
MMU_MMUTILING_SCHEME_MAX	vdec/kernel_device/include/vdecdd_mmu_defs.h	/^    MMU_MMUTILING_SCHEME_MAX$/;"	e	enum:__anon13
MMU_NO_BUS_WIDTHS	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	MMU_NO_BUS_WIDTHS$/;"	e	enum:__anon804	file:
MMU_NO_PAGE_SIZES	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	MMU_NO_PAGE_SIZES$/;"	e	enum:__anon805	file:
MMU_NO_TYPES	imgvideo/imglib/libraries/talmmu_api/include/mmu.h	/^	MMU_NO_TYPES$/;"	e	enum:__anon787
MMU_NUMBER_OF_CONTEXTS	imgvideo/imglib/libraries/talmmu_api/include/mmu.h	60;"	d
MMU_NUMBER_OF_TILED_REGIONS	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	56;"	d	file:
MMU_OFFSET_WITHIN_PAGE_MASK	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	97;"	d	file:
MMU_PAGEMASK	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	68;"	d
MMU_PAGESHIFT	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	66;"	d
MMU_PAGESHIFT_16K	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	60;"	d
MMU_PAGESHIFT_1M	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	63;"	d
MMU_PAGESHIFT_256K	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	62;"	d
MMU_PAGESHIFT_4K	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	59;"	d
MMU_PAGESHIFT_4M	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	64;"	d
MMU_PAGESHIFT_64K	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	61;"	d
MMU_PAGESIZE	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	67;"	d
MMU_PAGE_DIRECTORY_ENTRY_SHIFT	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	90;"	d	file:
MMU_PAGE_DIRECTORY_ENTRY_VALID_MASK	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	91;"	d	file:
MMU_PAGE_SIZE	imgvideo/system/include/system.h	81;"	d
MMU_PAGE_SIZE_16K	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	MMU_PAGE_SIZE_16K,$/;"	e	enum:__anon805	file:
MMU_PAGE_SIZE_1M	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	MMU_PAGE_SIZE_1M,$/;"	e	enum:__anon805	file:
MMU_PAGE_SIZE_256K	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	MMU_PAGE_SIZE_256K,$/;"	e	enum:__anon805	file:
MMU_PAGE_SIZE_4K	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	MMU_PAGE_SIZE_4K,$/;"	e	enum:__anon805	file:
MMU_PAGE_SIZE_4M	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	MMU_PAGE_SIZE_4M,$/;"	e	enum:__anon805	file:
MMU_PAGE_SIZE_64K	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	MMU_PAGE_SIZE_64K,$/;"	e	enum:__anon805	file:
MMU_PAGE_TABLE_ENTRY_VALID_MASK	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	96;"	d	file:
MMU_PAgeSizes	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^}MMU_PAgeSizes;$/;"	t	typeref:enum:__anon805	file:
MMU_PCE_SIZE	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	141;"	d
MMU_PCE_SIZE_32	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	136;"	d
MMU_PCE_SIZE_36	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	137;"	d
MMU_PCE_SIZE_40	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	138;"	d
MMU_PCE_SIZE_40VID	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	139;"	d
MMU_PC_ATTRIBUTES_TOPBIT	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	132;"	d
MMU_PC_PDP_MASK	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	144;"	d
MMU_PC_PDP_SHIFT	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	134;"	d
MMU_PC_PDP_TOPBIT	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	133;"	d
MMU_PDE_PAGE_SIZE_MASK	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	92;"	d	file:
MMU_PDE_PAGE_SIZE_SHIFT	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	93;"	d	file:
MMU_PDE_PT_SHIFT_32	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	168;"	d
MMU_PDE_PT_SHIFT_36	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	169;"	d
MMU_PDE_PT_SHIFT_40	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	170;"	d
MMU_PDE_PT_SHIFT_40VID	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	171;"	d
MMU_PDE_SIZE	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	175;"	d
MMU_PDE_TOPBIT_32	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	163;"	d
MMU_PDE_TOPBIT_36	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	164;"	d
MMU_PDE_TOPBIT_40	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	165;"	d
MMU_PDE_TOPBIT_40VID	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	166;"	d
MMU_PD_ATTRIBUTES_TOPBIT_32	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	153;"	d
MMU_PD_ATTRIBUTES_TOPBIT_36	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	154;"	d
MMU_PD_ATTRIBUTES_TOPBIT_40	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	155;"	d
MMU_PD_ATTRIBUTES_TOPBIT_40VID	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	156;"	d
MMU_PD_PAGESIZEID_MASK	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	161;"	d
MMU_PD_PAGESIZEID_SHIFT	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	160;"	d
MMU_PD_PAGESIZEID_SIZE	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	158;"	d
MMU_PD_PT_MASK	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	174;"	d
MMU_PD_PT_SHIFT	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	173;"	d
MMU_PF_N_RW	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_BOOL           MMU_PF_N_RW;$/;"	m	struct:__anon144
MMU_PTE_PAGE_MASK	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	201;"	d
MMU_PTE_PAGE_SHIFT	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	198;"	d
MMU_PTE_SHIFT_32	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	193;"	d
MMU_PTE_SHIFT_36	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	194;"	d
MMU_PTE_SHIFT_40	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	195;"	d
MMU_PTE_SHIFT_40VID	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	196;"	d
MMU_PTE_SIZE	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	199;"	d
MMU_PTE_TOPBIT_32	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	188;"	d
MMU_PTE_TOPBIT_36	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	189;"	d
MMU_PTE_TOPBIT_40	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	190;"	d
MMU_PTE_TOPBIT_40VID	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	191;"	d
MMU_PT_ATTRIBUTES_TOPBIT_32	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	183;"	d
MMU_PT_ATTRIBUTES_TOPBIT_36	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	184;"	d
MMU_PT_ATTRIBUTES_TOPBIT_40	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	185;"	d
MMU_PT_ATTRIBUTES_TOPBIT_40VID	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	186;"	d
MMU_PageReadCallback	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^extern IMG_RESULT MMU_PageReadCallback ($/;"	f
MMU_QuickTileAddress	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^IMG_UINT64  MMU_QuickTileAddress($/;"	f
MMU_ROW_LENGTH	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	567;"	d	file:
MMU_ReadVmem	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^IMG_RESULT MMU_ReadVmem ($/;"	f
MMU_SECURE_FW_UPLOAD	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	261;"	d
MMU_SetTiledRegion	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^IMG_VOID MMU_SetTiledRegion($/;"	f
MMU_Setup	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^IMG_RESULT MMU_Setup ($/;"	f
MMU_StreamCreate	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^IMG_RESULT  MMU_StreamCreate($/;"	f
MMU_StreamDestroy	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^IMG_RESULT  MMU_StreamDestroy($/;"	f
MMU_StreamMalloc	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^IMG_RESULT  MMU_StreamMalloc($/;"	f
MMU_StreamMapExt	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^IMG_RESULT  MMU_StreamMapExt($/;"	f
MMU_StreamWritePtdToMem	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^IMG_RESULT MMU_StreamWritePtdToMem($/;"	f
MMU_TILED_BOTTOM_BITS_MASK	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	106;"	d	file:
MMU_TILED_BOTTOM_BITS_SHIFT	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	107;"	d	file:
MMU_TILED_FLAG	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	259;"	d
MMU_TILED_HEAP_ID	encode/kernel_device/libraries/topaz_hp/code/topazmmu.c	/^		MMU_TILED_HEAP_ID		= 0x00,$/;"	e	enum:heap_ids	file:
MMU_TILED_INTERLEAVED	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	262;"	d
MMU_TILED_YROW_TILE_MASK	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	110;"	d	file:
MMU_TILED_YROW_TILE_SHIFT	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	111;"	d	file:
MMU_TILE_STRIDE	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	104;"	d	file:
MMU_TYPE_32BIT	vdec/kernel_device/include/vdecdd_mmu_defs.h	/^    MMU_TYPE_32BIT,$/;"	e	enum:__anon12
MMU_TYPE_36BIT	vdec/kernel_device/include/vdecdd_mmu_defs.h	/^    MMU_TYPE_36BIT,$/;"	e	enum:__anon12
MMU_TYPE_40BIT	vdec/kernel_device/include/vdecdd_mmu_defs.h	/^    MMU_TYPE_40BIT,$/;"	e	enum:__anon12
MMU_TYPE_4K_PAGES_32BIT_ADDR	imgvideo/imglib/libraries/talmmu_api/include/mmu.h	/^    MMU_TYPE_4K_PAGES_32BIT_ADDR = 0x1,	    \/\/!< Fixed 4K page size MMU$/;"	e	enum:__anon787
MMU_TYPE_4K_PAGES_36BIT_ADDR	imgvideo/imglib/libraries/talmmu_api/include/mmu.h	/^	MMU_TYPE_4K_PAGES_36BIT_ADDR,	        \/\/!< Fixed 4K page size MMU with 36bit addresses and 512B Tiling$/;"	e	enum:__anon787
MMU_TYPE_4K_PAGES_40BIT_ADDR	imgvideo/imglib/libraries/talmmu_api/include/mmu.h	/^	MMU_TYPE_4K_PAGES_40BIT_ADDR,	        \/\/!< Fixed 4K page size MMU with 40bit addresses and 512B Tiling$/;"	e	enum:__anon787
MMU_TYPE_INVALID	imgvideo/imglib/libraries/talmmu_api/include/mmu.h	78;"	d
MMU_TYPE_NONE	imgvideo/imglib/libraries/talmmu_api/include/mmu.h	/^	MMU_TYPE_NONE,							\/\/!< This will simply return the given address$/;"	e	enum:__anon787
MMU_TYPE_NONE	vdec/kernel_device/include/vdecdd_mmu_defs.h	/^    MMU_TYPE_NONE = 0,$/;"	e	enum:__anon12
MMU_TYPE_VARIABLE_PAGE_32BIT_ADDR	imgvideo/imglib/libraries/talmmu_api/include/mmu.h	/^	MMU_TYPE_VARIABLE_PAGE_32BIT_ADDR,      \/\/!< Variable page size MMU$/;"	e	enum:__anon787
MMU_TYPE_VP_40BIT_ADDR	imgvideo/imglib/libraries/talmmu_api/include/mmu.h	/^	MMU_TYPE_VP_40BIT_ADDR,					\/\/!< Variable page size MMU with 40bit virtual and device addressing$/;"	e	enum:__anon787
MMU_TileAddress	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^IMG_UINT64  MMU_TileAddress($/;"	f
MMU_TileSize	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^IMG_UINT32  MMU_TileSize($/;"	f
MMU_Types	imgvideo/imglib/libraries/talmmu_api/include/mmu.h	/^}MMU_Types;$/;"	t	typeref:enum:__anon787
MMU_USE_MMU_FLAG	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	258;"	d
MMU_VALID_MASK	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	49;"	d
MMU_VA_PC_MASK	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	120;"	d
MMU_VA_PC_SHIFT	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	122;"	d
MMU_VA_PC_TOPBIT_32	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	111;"	d
MMU_VA_PC_TOPBIT_36	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	112;"	d
MMU_VA_PC_TOPBIT_40	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	113;"	d
MMU_VA_PC_TOPBIT_40VID	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	114;"	d
MMU_VA_PD_MASK	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	119;"	d
MMU_VA_PD_SHIFT	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	123;"	d
MMU_VA_PD_TOPBIT_32	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	105;"	d
MMU_VA_PD_TOPBIT_36	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	106;"	d
MMU_VA_PD_TOPBIT_40	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	107;"	d
MMU_VA_PD_TOPBIT_40VID	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	108;"	d
MMU_VA_PT_MASK	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	118;"	d
MMU_VA_PT_PAGE_MASK	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	117;"	d
MMU_VA_PT_SHIFT	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	124;"	d
MMU_VA_PT_TOPBIT_32	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	99;"	d
MMU_VA_PT_TOPBIT_36	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	100;"	d
MMU_VA_PT_TOPBIT_40	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	101;"	d
MMU_VA_PT_TOPBIT_40VID	imgvideo/imglib/libraries/talmmu_api/include/mmu_definition.h	102;"	d
MMU_VmemToPhysMem	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^IMG_RESULT MMU_VmemToPhysMem ($/;"	f
MMU_eHeapId	vdec/kernel_device/include/vdecdd_mmu_defs.h	/^} MMU_eHeapId;$/;"	t	typeref:enum:__anon14
MMU_eMMUTilingScheme	vdec/kernel_device/include/vdecdd_mmu_defs.h	/^} MMU_eMMUTilingScheme;$/;"	t	typeref:enum:__anon13
MMU_eMmuType	vdec/kernel_device/include/vdecdd_mmu_defs.h	/^} MMU_eMmuType;$/;"	t	typeref:enum:__anon12
MMU_pfnReadMem	imgvideo/imglib/libraries/talmmu_api/include/mmu.h	/^typedef IMG_RESULT ( * MMU_pfnReadMem ) ($/;"	t
MMU_sContextCB	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^} MMU_sContextCB;$/;"	t	typeref:struct:__anon807	file:
MMU_sDevContext	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^} MMU_sDevContext;$/;"	t	typeref:struct:__anon131	file:
MMU_sHeap	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^} MMU_sHeap;$/;"	t	typeref:struct:__anon130	file:
MMU_sHeapTilingInfo	vdec/kernel_device/include/vdecdd_mmu_defs.h	/^} MMU_sHeapTilingInfo;$/;"	t	typeref:struct:__anon15
MMU_sMMUBusWidthInfo	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^} MMU_sMMUBusWidthInfo;$/;"	t	typeref:struct:__anon810	file:
MMU_sMMUPageSizeInfo	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^} MMU_sMMUPageSizeInfo;$/;"	t	typeref:struct:__anon808	file:
MMU_sMMUTypeInfo	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^} MMU_sMMUTypeInfo;$/;"	t	typeref:struct:__anon809	file:
MMU_sStrContext	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^} MMU_sStrContext;$/;"	t	typeref:struct:__anon132	file:
MMU_sTiledRegionCB	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^} MMU_sTiledRegionCB;$/;"	t	typeref:struct:__anon806	file:
MMU_sTilingParam	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^}MMU_sTilingParam;$/;"	t	typeref:struct:MMU_sTilingParam_tag	file:
MMU_sTilingParam_tag	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^typedef struct MMU_sTilingParam_tag$/;"	s	file:
MODETYPES	vdec/firmware/include/vp6fw_data.h	113;"	d
MODETYPES	vdec/firmware/share/vp6fw_data_shared.h	114;"	d
MODEVECTORS	vdec/firmware/include/vp6fw_data.h	114;"	d
MODEVECTORS	vdec/firmware/share/vp6fw_data_shared.h	115;"	d
MODE_PRINT	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	392;"	d	file:
MODE_PRINT	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	394;"	d	file:
MPEG2FW_B	vdec/firmware/include/mpeg2fw_data.h	/^    MPEG2FW_B,$/;"	e	enum:__anon273
MPEG2FW_B	vdec/firmware/share/mpeg2fw_data_shared.h	/^    MPEG2FW_B,$/;"	e	enum:__anon408
MPEG2FW_I	vdec/firmware/include/mpeg2fw_data.h	/^    MPEG2FW_I = 0,$/;"	e	enum:__anon273
MPEG2FW_I	vdec/firmware/share/mpeg2fw_data_shared.h	/^    MPEG2FW_I = 0,$/;"	e	enum:__anon408
MPEG2FW_MAX	vdec/firmware/include/mpeg2fw_data.h	/^    MPEG2FW_MAX$/;"	e	enum:__anon273
MPEG2FW_MAX	vdec/firmware/share/mpeg2fw_data_shared.h	/^    MPEG2FW_MAX$/;"	e	enum:__anon408
MPEG2FW_P	vdec/firmware/include/mpeg2fw_data.h	/^    MPEG2FW_P,$/;"	e	enum:__anon273
MPEG2FW_P	vdec/firmware/share/mpeg2fw_data_shared.h	/^    MPEG2FW_P,$/;"	e	enum:__anon408
MPEG2FW_QUANT_MAT_SIZE	vdec/firmware/include/mpeg2fw_data.h	58;"	d
MPEG2FW_QUANT_MAT_SIZE	vdec/firmware/share/mpeg2fw_data_shared.h	59;"	d
MPEG2FW_eCodingType	vdec/firmware/include/mpeg2fw_data.h	/^} MPEG2FW_eCodingType;$/;"	t	typeref:enum:__anon273
MPEG2FW_eCodingType	vdec/firmware/share/mpeg2fw_data_shared.h	/^} MPEG2FW_eCodingType;$/;"	t	typeref:enum:__anon408
MPEG2FW_sContextData	vdec/firmware/include/mpeg2fw_data.h	/^} MPEG2FW_sContextData;$/;"	t	typeref:struct:__anon277
MPEG2FW_sContextData	vdec/firmware/share/mpeg2fw_data_shared.h	/^} MPEG2FW_sContextData;$/;"	t	typeref:struct:__anon412
MPEG2FW_sHeaderData	vdec/firmware/include/mpeg2fw_data.h	/^} MPEG2FW_sHeaderData;$/;"	t	typeref:struct:__anon276
MPEG2FW_sHeaderData	vdec/firmware/share/mpeg2fw_data_shared.h	/^} MPEG2FW_sHeaderData;$/;"	t	typeref:struct:__anon411
MPEG2FW_sPicture	vdec/firmware/include/mpeg2fw_data.h	/^} MPEG2FW_sPicture;$/;"	t	typeref:struct:__anon274
MPEG2FW_sPicture	vdec/firmware/share/mpeg2fw_data_shared.h	/^} MPEG2FW_sPicture;$/;"	t	typeref:struct:__anon409
MPEG2FW_sSequenceInfo	vdec/firmware/include/mpeg2fw_data.h	/^} MPEG2FW_sSequenceInfo;$/;"	t	typeref:struct:__anon275
MPEG2FW_sSequenceInfo	vdec/firmware/share/mpeg2fw_data_shared.h	/^} MPEG2FW_sSequenceInfo;$/;"	t	typeref:struct:__anon410
MPEG2_LEVEL_HIGH	imgvideo/include/img_profiles_levels.h	103;"	d
MPEG2_LEVEL_HIGH_1440	imgvideo/include/img_profiles_levels.h	104;"	d
MPEG2_LEVEL_LOW	imgvideo/include/img_profiles_levels.h	106;"	d
MPEG2_LEVEL_MAIN	imgvideo/include/img_profiles_levels.h	105;"	d
MPEG2_PROFILE_422_HL	imgvideo/include/img_profiles_levels.h	101;"	d
MPEG2_PROFILE_422_LL	imgvideo/include/img_profiles_levels.h	100;"	d
MPEG2_PROFILE_HIGH	imgvideo/include/img_profiles_levels.h	93;"	d
MPEG2_PROFILE_MAIN	imgvideo/include/img_profiles_levels.h	90;"	d
MPEG2_PROFILE_MVP_HIGH1440	imgvideo/include/img_profiles_levels.h	98;"	d
MPEG2_PROFILE_MVP_HL	imgvideo/include/img_profiles_levels.h	99;"	d
MPEG2_PROFILE_MVP_LL	imgvideo/include/img_profiles_levels.h	96;"	d
MPEG2_PROFILE_MVP_ML	imgvideo/include/img_profiles_levels.h	97;"	d
MPEG2_PROFILE_SIMPLE	imgvideo/include/img_profiles_levels.h	89;"	d
MPEG2_PROFILE_SNR_SCALABLE	imgvideo/include/img_profiles_levels.h	91;"	d
MPEG2_PROFILE_SPATIALLY_SCALABLE	imgvideo/include/img_profiles_levels.h	92;"	d
MPEG4FW_B	vdec/firmware/include/mpeg4fw_data.h	/^    MPEG4FW_B,$/;"	e	enum:__anon339
MPEG4FW_B	vdec/firmware/share/mpeg4fw_data_shared.h	/^    MPEG4FW_B,$/;"	e	enum:__anon428
MPEG4FW_BINARY	vdec/firmware/include/mpeg4fw_data.h	/^    MPEG4FW_BINARY,$/;"	e	enum:__anon338
MPEG4FW_BINARY	vdec/firmware/share/mpeg4fw_data_shared.h	/^    MPEG4FW_BINARY,$/;"	e	enum:__anon427
MPEG4FW_BINARY_ONLY	vdec/firmware/include/mpeg4fw_data.h	/^    MPEG4FW_BINARY_ONLY,$/;"	e	enum:__anon338
MPEG4FW_BINARY_ONLY	vdec/firmware/share/mpeg4fw_data_shared.h	/^    MPEG4FW_BINARY_ONLY,$/;"	e	enum:__anon427
MPEG4FW_DISPOSABLE	vdec/firmware/include/mpeg4fw_data.h	/^    MPEG4FW_DISPOSABLE,        \/\/!< Sorenson disposable frame (same as P but not used for reference)$/;"	e	enum:__anon339
MPEG4FW_DISPOSABLE	vdec/firmware/share/mpeg4fw_data_shared.h	/^    MPEG4FW_DISPOSABLE,        \/\/!< Sorenson disposable frame (same as P but not used for reference)$/;"	e	enum:__anon428
MPEG4FW_GRAYSCALE	vdec/firmware/include/mpeg4fw_data.h	/^    MPEG4FW_GRAYSCALE,$/;"	e	enum:__anon338
MPEG4FW_GRAYSCALE	vdec/firmware/share/mpeg4fw_data_shared.h	/^    MPEG4FW_GRAYSCALE,$/;"	e	enum:__anon427
MPEG4FW_H263	vdec/firmware/include/mpeg4fw_data.h	/^    MPEG4FW_H263,$/;"	e	enum:__anon340
MPEG4FW_H263	vdec/firmware/share/mpeg4fw_data_shared.h	/^    MPEG4FW_H263,$/;"	e	enum:__anon429
MPEG4FW_I	vdec/firmware/include/mpeg4fw_data.h	/^    MPEG4FW_I = 0,$/;"	e	enum:__anon339
MPEG4FW_I	vdec/firmware/share/mpeg4fw_data_shared.h	/^    MPEG4FW_I = 0,$/;"	e	enum:__anon428
MPEG4FW_MPEG4	vdec/firmware/include/mpeg4fw_data.h	/^    MPEG4FW_MPEG4 = 0,$/;"	e	enum:__anon340
MPEG4FW_MPEG4	vdec/firmware/share/mpeg4fw_data_shared.h	/^    MPEG4FW_MPEG4 = 0,$/;"	e	enum:__anon429
MPEG4FW_P	vdec/firmware/include/mpeg4fw_data.h	/^    MPEG4FW_P,$/;"	e	enum:__anon339
MPEG4FW_P	vdec/firmware/share/mpeg4fw_data_shared.h	/^    MPEG4FW_P,$/;"	e	enum:__anon428
MPEG4FW_RECTANGULAR	vdec/firmware/include/mpeg4fw_data.h	/^    MPEG4FW_RECTANGULAR = 0,$/;"	e	enum:__anon338
MPEG4FW_RECTANGULAR	vdec/firmware/share/mpeg4fw_data_shared.h	/^    MPEG4FW_RECTANGULAR = 0,$/;"	e	enum:__anon427
MPEG4FW_S	vdec/firmware/include/mpeg4fw_data.h	/^    MPEG4FW_S,$/;"	e	enum:__anon339
MPEG4FW_S	vdec/firmware/share/mpeg4fw_data_shared.h	/^    MPEG4FW_S,$/;"	e	enum:__anon428
MPEG4FW_SORENSON	vdec/firmware/include/mpeg4fw_data.h	/^    MPEG4FW_SORENSON,$/;"	e	enum:__anon340
MPEG4FW_SORENSON	vdec/firmware/share/mpeg4fw_data_shared.h	/^    MPEG4FW_SORENSON,$/;"	e	enum:__anon429
MPEG4FW_eCodecType	vdec/firmware/include/mpeg4fw_data.h	/^} MPEG4FW_eCodecType;$/;"	t	typeref:enum:__anon340
MPEG4FW_eCodecType	vdec/firmware/share/mpeg4fw_data_shared.h	/^} MPEG4FW_eCodecType;$/;"	t	typeref:enum:__anon429
MPEG4FW_eCodingType	vdec/firmware/include/mpeg4fw_data.h	/^} MPEG4FW_eCodingType;$/;"	t	typeref:enum:__anon339
MPEG4FW_eCodingType	vdec/firmware/share/mpeg4fw_data_shared.h	/^} MPEG4FW_eCodingType;$/;"	t	typeref:enum:__anon428
MPEG4FW_eVideoObjectLayerShape	vdec/firmware/include/mpeg4fw_data.h	/^} MPEG4FW_eVideoObjectLayerShape;$/;"	t	typeref:enum:__anon338
MPEG4FW_eVideoObjectLayerShape	vdec/firmware/share/mpeg4fw_data_shared.h	/^} MPEG4FW_eVideoObjectLayerShape;$/;"	t	typeref:enum:__anon427
MPEG4FW_sContextData	vdec/firmware/include/mpeg4fw_data.h	/^} MPEG4FW_sContextData;$/;"	t	typeref:struct:__anon347
MPEG4FW_sContextData	vdec/firmware/share/mpeg4fw_data_shared.h	/^} MPEG4FW_sContextData;$/;"	t	typeref:struct:__anon436
MPEG4FW_sDefineVopComplEstHdr	vdec/firmware/include/mpeg4fw_data.h	/^} MPEG4FW_sDefineVopComplEstHdr;$/;"	t	typeref:struct:__anon341
MPEG4FW_sDefineVopComplEstHdr	vdec/firmware/share/mpeg4fw_data_shared.h	/^} MPEG4FW_sDefineVopComplEstHdr;$/;"	t	typeref:struct:__anon430
MPEG4FW_sHeaderData	vdec/firmware/include/mpeg4fw_data.h	/^} MPEG4FW_sHeaderData;$/;"	t	typeref:struct:__anon345
MPEG4FW_sHeaderData	vdec/firmware/share/mpeg4fw_data_shared.h	/^} MPEG4FW_sHeaderData;$/;"	t	typeref:struct:__anon434
MPEG4FW_sPicture	vdec/firmware/include/mpeg4fw_data.h	/^} MPEG4FW_sPicture;$/;"	t	typeref:struct:__anon346
MPEG4FW_sPicture	vdec/firmware/share/mpeg4fw_data_shared.h	/^} MPEG4FW_sPicture;$/;"	t	typeref:struct:__anon435
MPEG4FW_sSHSequenceInfo	vdec/firmware/include/mpeg4fw_data.h	/^} MPEG4FW_sSHSequenceInfo;$/;"	t	typeref:struct:__anon343
MPEG4FW_sSHSequenceInfo	vdec/firmware/share/mpeg4fw_data_shared.h	/^} MPEG4FW_sSHSequenceInfo;$/;"	t	typeref:struct:__anon432
MPEG4FW_sSequHdrInfo	vdec/firmware/include/mpeg4fw_data.h	/^} MPEG4FW_sSequHdrInfo;$/;"	t	typeref:struct:__anon344
MPEG4FW_sSequHdrInfo	vdec/firmware/share/mpeg4fw_data_shared.h	/^} MPEG4FW_sSequHdrInfo;$/;"	t	typeref:struct:__anon433
MPEG4FW_sVideoObjectLayer	vdec/firmware/include/mpeg4fw_data.h	/^} MPEG4FW_sVideoObjectLayer;$/;"	t	typeref:struct:__anon342
MPEG4FW_sVideoObjectLayer	vdec/firmware/share/mpeg4fw_data_shared.h	/^} MPEG4FW_sVideoObjectLayer;$/;"	t	typeref:struct:__anon431
MPEG4_BE_BUFFER_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	81;"	d
MPEG4_BE_BUFFER_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	84;"	d
MPEG4_FE_BUFFER_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	80;"	d
MPEG4_FE_BUFFER_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	83;"	d
MPEG4_FE_VRL_NOT_CODED	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	158;"	d	file:
MPEG4_PROFILE_ADVANCED_CODING_EFFIENCY_L4	imgvideo/include/img_profiles_levels.h	155;"	d
MPEG4_PROFILE_ADVANCED_REAL_TIME_SIMPLE_L4	imgvideo/include/img_profiles_levels.h	153;"	d
MPEG4_PROFILE_ADVANCED_SCALABLE_TEXTURE_L3	imgvideo/include/img_profiles_levels.h	156;"	d
MPEG4_PROFILE_ADVANCED_SIMPLE_L0	imgvideo/include/img_profiles_levels.h	131;"	d
MPEG4_PROFILE_ADVANCED_SIMPLE_L1	imgvideo/include/img_profiles_levels.h	132;"	d
MPEG4_PROFILE_ADVANCED_SIMPLE_L2	imgvideo/include/img_profiles_levels.h	133;"	d
MPEG4_PROFILE_ADVANCED_SIMPLE_L3	imgvideo/include/img_profiles_levels.h	134;"	d
MPEG4_PROFILE_ADVANCED_SIMPLE_L3b	imgvideo/include/img_profiles_levels.h	137;"	d
MPEG4_PROFILE_ADVANCED_SIMPLE_L4	imgvideo/include/img_profiles_levels.h	135;"	d
MPEG4_PROFILE_ADVANCED_SIMPLE_L5	imgvideo/include/img_profiles_levels.h	136;"	d
MPEG4_PROFILE_BASIC_ANIMATED_TEXTURE_L2	imgvideo/include/img_profiles_levels.h	152;"	d
MPEG4_PROFILE_BASIC_SIMPLE_FACE_L2	imgvideo/include/img_profiles_levels.h	150;"	d
MPEG4_PROFILE_CORE_L2	imgvideo/include/img_profiles_levels.h	146;"	d
MPEG4_PROFILE_CORE_SCALABLE_L3	imgvideo/include/img_profiles_levels.h	154;"	d
MPEG4_PROFILE_CORE_STUDIO_L4	imgvideo/include/img_profiles_levels.h	158;"	d
MPEG4_PROFILE_FGS_L5	imgvideo/include/img_profiles_levels.h	159;"	d
MPEG4_PROFILE_MAIN_L4	imgvideo/include/img_profiles_levels.h	147;"	d
MPEG4_PROFILE_NBIT_L2	imgvideo/include/img_profiles_levels.h	148;"	d
MPEG4_PROFILE_SCALABLE_TEXTURE_L1	imgvideo/include/img_profiles_levels.h	149;"	d
MPEG4_PROFILE_SIMPLE_FBA_L2	imgvideo/include/img_profiles_levels.h	151;"	d
MPEG4_PROFILE_SIMPLE_L0	imgvideo/include/img_profiles_levels.h	127;"	d
MPEG4_PROFILE_SIMPLE_L1	imgvideo/include/img_profiles_levels.h	128;"	d
MPEG4_PROFILE_SIMPLE_L2	imgvideo/include/img_profiles_levels.h	129;"	d
MPEG4_PROFILE_SIMPLE_L3	imgvideo/include/img_profiles_levels.h	130;"	d
MPEG4_PROFILE_SIMPLE_SCLABLE_L2	imgvideo/include/img_profiles_levels.h	145;"	d
MPEG4_PROFILE_SIMPLE_STUDIO_L4	imgvideo/include/img_profiles_levels.h	157;"	d
MPEG_RCCONFIG_TABLES	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^static IMG_UINT32 MPEG_RCCONFIG_TABLES[3] = {0x0001ca00, 0x00000406, 0x0000003f};$/;"	v	file:
MSVDXIO_DeInitialise	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^MSVDXIO_DeInitialise($/;"	f
MSVDXIO_DisableClocks	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^MSVDXIO_DisableClocks($/;"	f
MSVDXIO_DmacBufInfo	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^} MSVDXIO_DmacBufInfo;$/;"	t	typeref:struct:__anon171	file:
MSVDXIO_ENABLE_MTX_WORDS	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	124;"	d
MSVDXIO_EnableClocks	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^MSVDXIO_EnableClocks($/;"	f
MSVDXIO_GetCoreState	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^MSVDXIO_GetCoreState($/;"	f
MSVDXIO_GetStackUsage	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^MSVDXIO_GetStackUsage($/;"	f
MSVDXIO_HandleInterrupts	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^MSVDXIO_HandleInterrupts($/;"	f
MSVDXIO_Initialise	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^MSVDXIO_Initialise($/;"	f
MSVDXIO_LoadBaseFirmware	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^MSVDXIO_LoadBaseFirmware($/;"	f
MSVDXIO_MEMPOOL_INSECURE	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_buf.h	/^    MSVDXIO_MEMPOOL_INSECURE = 0,$/;"	e	enum:__anon160
MSVDXIO_MEMPOOL_SECURE	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_buf.h	/^    MSVDXIO_MEMPOOL_SECURE$/;"	e	enum:__anon160
MSVDXIO_MTX_CLK_MHZ	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	116;"	d
MSVDXIO_MTX_CORE_MEMORY	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	113;"	d
MSVDXIO_MTX_EN_TOTAL_WORDS	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	125;"	d
MSVDXIO_MTX_MAX_BANK_SIZE	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	120;"	d
MSVDXIO_MTX_MIN_BANK_SIZE	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	119;"	d
MSVDXIO_MTX_TEXT_DATA_SEC_GAP	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	129;"	d
MSVDXIO_PC_CONF_WORDS	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	123;"	d
MSVDXIO_PDUMPLock	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^MSVDXIO_PDUMPLock($/;"	f
MSVDXIO_PDUMPSync	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^MSVDXIO_PDUMPSync($/;"	f
MSVDXIO_PDUMPUnLock	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^MSVDXIO_PDUMPUnLock($/;"	f
MSVDXIO_Poll	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^MSVDXIO_Poll($/;"	f
MSVDXIO_PrepareFirmware	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^MSVDXIO_PrepareFirmware($/;"	f
MSVDXIO_ReadRegisterX	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext_reg.h	93;"	d
MSVDXIO_ReadRegisterX	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext_reg.h	97;"	d
MSVDXIO_ReadRegisterXX	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext_reg.h	/^    static IMG_UINT32 MSVDXIO_ReadRegisterXX($/;"	f
MSVDXIO_SendFirmwareMessage	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^MSVDXIO_SendFirmwareMessage($/;"	f
MSVDXIO_SetSecRegAccess	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^MSVDXIO_SetSecRegAccess($/;"	f
MSVDXIO_TIMEOUT_COUNTER	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	114;"	d
MSVDXIO_WriteRegisterX	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext_reg.h	92;"	d
MSVDXIO_WriteRegisterX	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext_reg.h	96;"	d
MSVDXIO_WriteRegisterXX	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext_reg.h	63;"	d
MSVDXIO_eMemPoolType	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_buf.h	/^} MSVDXIO_eMemPoolType;$/;"	t	typeref:enum:__anon160
MSVDXIO_sContext	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^} MSVDXIO_sContext;$/;"	t	typeref:struct:__anon172	file:
MSVDXIO_sDdBufInfo	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_buf.h	/^} MSVDXIO_sDdBufInfo;$/;"	t	typeref:struct:__anon162
MSVDXIO_sFw	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext.h	/^} MSVDXIO_sFw;$/;"	t	typeref:struct:__anon159
MSVDXIO_sMTXSwInfo	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext.h	/^} MSVDXIO_sMTXSwInfo;$/;"	t	typeref:struct:__anon158
MSVDXIO_sMemPool	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_buf.h	/^} MSVDXIO_sMemPool;$/;"	t	typeref:struct:__anon161
MSVDX_CACHE_REF_OFFSET_V100	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	127;"	d	file:
MSVDX_CACHE_REF_OFFSET_V550	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	130;"	d	file:
MSVDX_CACHE_ROW_OFFSET_V100	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	128;"	d	file:
MSVDX_CACHE_ROW_OFFSET_V550	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	131;"	d	file:
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_BIT_DEPTH_CHROMA_MINUS8_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1522;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_BIT_DEPTH_CHROMA_MINUS8_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1521;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_BIT_DEPTH_CHROMA_MINUS8_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1519;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_BIT_DEPTH_CHROMA_MINUS8_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1518;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_BIT_DEPTH_CHROMA_MINUS8_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1520;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_BIT_DEPTH_CHROMA_MINUS8_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1523;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_BIT_DEPTH_LUMA_MINUS8_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1531;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_BIT_DEPTH_LUMA_MINUS8_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1530;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_BIT_DEPTH_LUMA_MINUS8_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1528;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_BIT_DEPTH_LUMA_MINUS8_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1527;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_BIT_DEPTH_LUMA_MINUS8_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1529;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_BIT_DEPTH_LUMA_MINUS8_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1532;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_MEMORY_PACKING_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1576;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_MEMORY_PACKING_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1575;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_MEMORY_PACKING_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1573;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_MEMORY_PACKING_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1572;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_MEMORY_PACKING_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1574;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_MEMORY_PACKING_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1577;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_OUTPUT_FORMAT_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1594;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_OUTPUT_FORMAT_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1593;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_OUTPUT_FORMAT_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1591;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_OUTPUT_FORMAT_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1590;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_OUTPUT_FORMAT_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1592;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_OUTPUT_FORMAT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1595;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1514;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_CHROMA_BIFILTER_HORIZ_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1558;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_CHROMA_BIFILTER_HORIZ_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1557;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_CHROMA_BIFILTER_HORIZ_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1555;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_CHROMA_BIFILTER_HORIZ_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1554;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_CHROMA_BIFILTER_HORIZ_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1556;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_CHROMA_BIFILTER_HORIZ_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1559;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_CHROMA_BIFILTER_VERT_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1567;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_CHROMA_BIFILTER_VERT_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1566;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_CHROMA_BIFILTER_VERT_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1564;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_CHROMA_BIFILTER_VERT_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1563;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_CHROMA_BIFILTER_VERT_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1565;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_CHROMA_BIFILTER_VERT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1568;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_CHROMA_RESAMP_ONLY_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1585;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_CHROMA_RESAMP_ONLY_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1584;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_CHROMA_RESAMP_ONLY_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1582;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_CHROMA_RESAMP_ONLY_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1581;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_CHROMA_RESAMP_ONLY_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1583;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_CHROMA_RESAMP_ONLY_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1586;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_LUMA_BIFILTER_HORIZ_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1540;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_LUMA_BIFILTER_HORIZ_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1539;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_LUMA_BIFILTER_HORIZ_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1537;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_LUMA_BIFILTER_HORIZ_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1536;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_LUMA_BIFILTER_HORIZ_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1538;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_LUMA_BIFILTER_HORIZ_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1541;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_LUMA_BIFILTER_VERT_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1549;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_LUMA_BIFILTER_VERT_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1548;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_LUMA_BIFILTER_VERT_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1546;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_LUMA_BIFILTER_VERT_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1545;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_LUMA_BIFILTER_VERT_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1547;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_LUMA_BIFILTER_VERT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1550;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ALT_PICTURE_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1364;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ALT_PICTURE_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1363;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ALT_PICTURE_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1361;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ALT_PICTURE_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1360;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ALT_PICTURE_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1362;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ALT_PICTURE_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1365;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_EXT_ROT_ROW_STRIDE_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1301;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_EXT_ROT_ROW_STRIDE_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1300;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_EXT_ROT_ROW_STRIDE_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1298;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_EXT_ROT_ROW_STRIDE_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1297;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_EXT_ROT_ROW_STRIDE_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1299;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_EXT_ROT_ROW_STRIDE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1302;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1293;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_PACKED_422_OUTPUT_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1310;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_PACKED_422_OUTPUT_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1309;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_PACKED_422_OUTPUT_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1307;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_PACKED_422_OUTPUT_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1306;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_PACKED_422_OUTPUT_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1308;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_PACKED_422_OUTPUT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1311;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_RECON_WRITE_DISABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1373;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_RECON_WRITE_DISABLE_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1372;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_RECON_WRITE_DISABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1370;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_RECON_WRITE_DISABLE_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1369;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_RECON_WRITE_DISABLE_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1371;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_RECON_WRITE_DISABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1374;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ROTATION_MODE_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1382;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ROTATION_MODE_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1381;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ROTATION_MODE_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1379;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ROTATION_MODE_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1378;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ROTATION_MODE_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1380;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ROTATION_MODE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1383;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ROTATION_ROW_STRIDE_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1355;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ROTATION_ROW_STRIDE_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1354;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ROTATION_ROW_STRIDE_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1352;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ROTATION_ROW_STRIDE_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1351;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ROTATION_ROW_STRIDE_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1353;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ROTATION_ROW_STRIDE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1356;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_SCALE_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1346;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_SCALE_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1345;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_SCALE_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1343;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_SCALE_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1342;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_SCALE_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1344;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_SCALE_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1347;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_SCALE_INPUT_SIZE_SEL_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1328;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_SCALE_INPUT_SIZE_SEL_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1327;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_SCALE_INPUT_SIZE_SEL_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1325;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_SCALE_INPUT_SIZE_SEL_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1324;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_SCALE_INPUT_SIZE_SEL_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1326;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_SCALE_INPUT_SIZE_SEL_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1329;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_USE_AUX_LINE_BUF_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1319;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_USE_AUX_LINE_BUF_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1318;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_USE_AUX_LINE_BUF_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1316;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_USE_AUX_LINE_BUF_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1315;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_USE_AUX_LINE_BUF_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1317;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_USE_AUX_LINE_BUF_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1320;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_USE_EXT_ROT_ROW_STRIDE_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1337;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_USE_EXT_ROT_ROW_STRIDE_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1336;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_USE_EXT_ROT_ROW_STRIDE_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1334;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_USE_EXT_ROT_ROW_STRIDE_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1333;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_USE_EXT_ROT_ROW_STRIDE_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1335;"	d
MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_USE_EXT_ROT_ROW_STRIDE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1338;"	d
MSVDX_CMDS_AUX_LINE_BUFFER_BASE_ADDRESS_AUX_LINE_BUF_BASE_ADDR_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1923;"	d
MSVDX_CMDS_AUX_LINE_BUFFER_BASE_ADDRESS_AUX_LINE_BUF_BASE_ADDR_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1922;"	d
MSVDX_CMDS_AUX_LINE_BUFFER_BASE_ADDRESS_AUX_LINE_BUF_BASE_ADDR_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1920;"	d
MSVDX_CMDS_AUX_LINE_BUFFER_BASE_ADDRESS_AUX_LINE_BUF_BASE_ADDR_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1919;"	d
MSVDX_CMDS_AUX_LINE_BUFFER_BASE_ADDRESS_AUX_LINE_BUF_BASE_ADDR_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1921;"	d
MSVDX_CMDS_AUX_LINE_BUFFER_BASE_ADDRESS_AUX_LINE_BUF_BASE_ADDR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1924;"	d
MSVDX_CMDS_AUX_LINE_BUFFER_BASE_ADDRESS_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1915;"	d
MSVDX_CMDS_AUX_MSB_BUFFER_BASE_ADDRESSES_AUX_MSB_BUFFER_BASE_ADDR_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1083;"	d
MSVDX_CMDS_AUX_MSB_BUFFER_BASE_ADDRESSES_AUX_MSB_BUFFER_BASE_ADDR_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1082;"	d
MSVDX_CMDS_AUX_MSB_BUFFER_BASE_ADDRESSES_AUX_MSB_BUFFER_BASE_ADDR_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1080;"	d
MSVDX_CMDS_AUX_MSB_BUFFER_BASE_ADDRESSES_AUX_MSB_BUFFER_BASE_ADDR_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1079;"	d
MSVDX_CMDS_AUX_MSB_BUFFER_BASE_ADDRESSES_AUX_MSB_BUFFER_BASE_ADDR_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1081;"	d
MSVDX_CMDS_AUX_MSB_BUFFER_BASE_ADDRESSES_AUX_MSB_BUFFER_BASE_ADDR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1084;"	d
MSVDX_CMDS_AUX_MSB_BUFFER_BASE_ADDRESSES_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1075;"	d
MSVDX_CMDS_CHROMA2_ALTERNATIVE_PICTURE_BASE_ADDRESS_CHROMA2_ALT_BASE_ADDR_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1072;"	d
MSVDX_CMDS_CHROMA2_ALTERNATIVE_PICTURE_BASE_ADDRESS_CHROMA2_ALT_BASE_ADDR_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1071;"	d
MSVDX_CMDS_CHROMA2_ALTERNATIVE_PICTURE_BASE_ADDRESS_CHROMA2_ALT_BASE_ADDR_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1069;"	d
MSVDX_CMDS_CHROMA2_ALTERNATIVE_PICTURE_BASE_ADDRESS_CHROMA2_ALT_BASE_ADDR_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1068;"	d
MSVDX_CMDS_CHROMA2_ALTERNATIVE_PICTURE_BASE_ADDRESS_CHROMA2_ALT_BASE_ADDR_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1070;"	d
MSVDX_CMDS_CHROMA2_ALTERNATIVE_PICTURE_BASE_ADDRESS_CHROMA2_ALT_BASE_ADDR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1073;"	d
MSVDX_CMDS_CHROMA2_ALTERNATIVE_PICTURE_BASE_ADDRESS_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1064;"	d
MSVDX_CMDS_CHROMA2_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_CHROMA2_RECON_BASE_ADDR_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1061;"	d
MSVDX_CMDS_CHROMA2_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_CHROMA2_RECON_BASE_ADDR_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1060;"	d
MSVDX_CMDS_CHROMA2_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_CHROMA2_RECON_BASE_ADDR_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1058;"	d
MSVDX_CMDS_CHROMA2_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_CHROMA2_RECON_BASE_ADDR_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1057;"	d
MSVDX_CMDS_CHROMA2_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_CHROMA2_RECON_BASE_ADDR_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1059;"	d
MSVDX_CMDS_CHROMA2_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_CHROMA2_RECON_BASE_ADDR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1062;"	d
MSVDX_CMDS_CHROMA2_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1053;"	d
MSVDX_CMDS_CHROMA2_REFERENCE_PICTURE_BASE_ADDRESSES_CHROMA2_REF_BASE_ADDR_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	239;"	d
MSVDX_CMDS_CHROMA2_REFERENCE_PICTURE_BASE_ADDRESSES_CHROMA2_REF_BASE_ADDR_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	238;"	d
MSVDX_CMDS_CHROMA2_REFERENCE_PICTURE_BASE_ADDRESSES_CHROMA2_REF_BASE_ADDR_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	236;"	d
MSVDX_CMDS_CHROMA2_REFERENCE_PICTURE_BASE_ADDRESSES_CHROMA2_REF_BASE_ADDR_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	235;"	d
MSVDX_CMDS_CHROMA2_REFERENCE_PICTURE_BASE_ADDRESSES_CHROMA2_REF_BASE_ADDR_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	237;"	d
MSVDX_CMDS_CHROMA2_REFERENCE_PICTURE_BASE_ADDRESSES_CHROMA2_REF_BASE_ADDR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	240;"	d
MSVDX_CMDS_CHROMA2_REFERENCE_PICTURE_BASE_ADDRESSES_NO_ENTRIES	vdec/regdefs/msvdx/msvdx_cmds_io2.h	231;"	d
MSVDX_CMDS_CHROMA2_REFERENCE_PICTURE_BASE_ADDRESSES_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	229;"	d
MSVDX_CMDS_CHROMA2_REFERENCE_PICTURE_BASE_ADDRESSES_STRIDE	vdec/regdefs/msvdx/msvdx_cmds_io2.h	230;"	d
MSVDX_CMDS_CHROMA_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_CHROMA_RECON_BASE_ADDR_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1050;"	d
MSVDX_CMDS_CHROMA_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_CHROMA_RECON_BASE_ADDR_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1049;"	d
MSVDX_CMDS_CHROMA_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_CHROMA_RECON_BASE_ADDR_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1047;"	d
MSVDX_CMDS_CHROMA_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_CHROMA_RECON_BASE_ADDR_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1046;"	d
MSVDX_CMDS_CHROMA_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_CHROMA_RECON_BASE_ADDR_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1048;"	d
MSVDX_CMDS_CHROMA_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_CHROMA_RECON_BASE_ADDR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1051;"	d
MSVDX_CMDS_CHROMA_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1042;"	d
MSVDX_CMDS_CHROMA_ROW_STRIDE_ALT_CHROMA_ROW_STRIDE_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1413;"	d
MSVDX_CMDS_CHROMA_ROW_STRIDE_ALT_CHROMA_ROW_STRIDE_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1412;"	d
MSVDX_CMDS_CHROMA_ROW_STRIDE_ALT_CHROMA_ROW_STRIDE_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1410;"	d
MSVDX_CMDS_CHROMA_ROW_STRIDE_ALT_CHROMA_ROW_STRIDE_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1409;"	d
MSVDX_CMDS_CHROMA_ROW_STRIDE_ALT_CHROMA_ROW_STRIDE_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1411;"	d
MSVDX_CMDS_CHROMA_ROW_STRIDE_ALT_CHROMA_ROW_STRIDE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1414;"	d
MSVDX_CMDS_CHROMA_ROW_STRIDE_CHROMA_ROW_STRIDE_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1422;"	d
MSVDX_CMDS_CHROMA_ROW_STRIDE_CHROMA_ROW_STRIDE_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1421;"	d
MSVDX_CMDS_CHROMA_ROW_STRIDE_CHROMA_ROW_STRIDE_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1419;"	d
MSVDX_CMDS_CHROMA_ROW_STRIDE_CHROMA_ROW_STRIDE_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1418;"	d
MSVDX_CMDS_CHROMA_ROW_STRIDE_CHROMA_ROW_STRIDE_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1420;"	d
MSVDX_CMDS_CHROMA_ROW_STRIDE_CHROMA_ROW_STRIDE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1423;"	d
MSVDX_CMDS_CHROMA_ROW_STRIDE_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1405;"	d
MSVDX_CMDS_CODED_PICTURE_SIZE_CODED_PICTURE_HEIGHT_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	862;"	d
MSVDX_CMDS_CODED_PICTURE_SIZE_CODED_PICTURE_HEIGHT_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	861;"	d
MSVDX_CMDS_CODED_PICTURE_SIZE_CODED_PICTURE_HEIGHT_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	859;"	d
MSVDX_CMDS_CODED_PICTURE_SIZE_CODED_PICTURE_HEIGHT_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	858;"	d
MSVDX_CMDS_CODED_PICTURE_SIZE_CODED_PICTURE_HEIGHT_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	860;"	d
MSVDX_CMDS_CODED_PICTURE_SIZE_CODED_PICTURE_HEIGHT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	863;"	d
MSVDX_CMDS_CODED_PICTURE_SIZE_CODED_PICTURE_WIDTH_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	871;"	d
MSVDX_CMDS_CODED_PICTURE_SIZE_CODED_PICTURE_WIDTH_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	870;"	d
MSVDX_CMDS_CODED_PICTURE_SIZE_CODED_PICTURE_WIDTH_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	868;"	d
MSVDX_CMDS_CODED_PICTURE_SIZE_CODED_PICTURE_WIDTH_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	867;"	d
MSVDX_CMDS_CODED_PICTURE_SIZE_CODED_PICTURE_WIDTH_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	869;"	d
MSVDX_CMDS_CODED_PICTURE_SIZE_CODED_PICTURE_WIDTH_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	872;"	d
MSVDX_CMDS_CODED_PICTURE_SIZE_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	854;"	d
MSVDX_CMDS_DISPLAY_PICTURE_SIZE_DISPLAY_PICTURE_HEIGHT_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	842;"	d
MSVDX_CMDS_DISPLAY_PICTURE_SIZE_DISPLAY_PICTURE_HEIGHT_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	841;"	d
MSVDX_CMDS_DISPLAY_PICTURE_SIZE_DISPLAY_PICTURE_HEIGHT_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	839;"	d
MSVDX_CMDS_DISPLAY_PICTURE_SIZE_DISPLAY_PICTURE_HEIGHT_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	838;"	d
MSVDX_CMDS_DISPLAY_PICTURE_SIZE_DISPLAY_PICTURE_HEIGHT_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	840;"	d
MSVDX_CMDS_DISPLAY_PICTURE_SIZE_DISPLAY_PICTURE_HEIGHT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	843;"	d
MSVDX_CMDS_DISPLAY_PICTURE_SIZE_DISPLAY_PICTURE_WIDTH_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	851;"	d
MSVDX_CMDS_DISPLAY_PICTURE_SIZE_DISPLAY_PICTURE_WIDTH_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	850;"	d
MSVDX_CMDS_DISPLAY_PICTURE_SIZE_DISPLAY_PICTURE_WIDTH_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	848;"	d
MSVDX_CMDS_DISPLAY_PICTURE_SIZE_DISPLAY_PICTURE_WIDTH_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	847;"	d
MSVDX_CMDS_DISPLAY_PICTURE_SIZE_DISPLAY_PICTURE_WIDTH_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	849;"	d
MSVDX_CMDS_DISPLAY_PICTURE_SIZE_DISPLAY_PICTURE_WIDTH_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	852;"	d
MSVDX_CMDS_DISPLAY_PICTURE_SIZE_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	834;"	d
MSVDX_CMDS_END_SLICE_PICTURE_FLUSH_VDEB_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2214;"	d
MSVDX_CMDS_END_SLICE_PICTURE_FLUSH_VDEB_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2213;"	d
MSVDX_CMDS_END_SLICE_PICTURE_FLUSH_VDEB_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2211;"	d
MSVDX_CMDS_END_SLICE_PICTURE_FLUSH_VDEB_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2210;"	d
MSVDX_CMDS_END_SLICE_PICTURE_FLUSH_VDEB_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2212;"	d
MSVDX_CMDS_END_SLICE_PICTURE_FLUSH_VDEB_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2215;"	d
MSVDX_CMDS_END_SLICE_PICTURE_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2206;"	d
MSVDX_CMDS_END_SLICE_PICTURE_PICTURE_END_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2223;"	d
MSVDX_CMDS_END_SLICE_PICTURE_PICTURE_END_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2222;"	d
MSVDX_CMDS_END_SLICE_PICTURE_PICTURE_END_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2220;"	d
MSVDX_CMDS_END_SLICE_PICTURE_PICTURE_END_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2219;"	d
MSVDX_CMDS_END_SLICE_PICTURE_PICTURE_END_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2221;"	d
MSVDX_CMDS_END_SLICE_PICTURE_PICTURE_END_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2224;"	d
MSVDX_CMDS_EXTENDED_ROW_STRIDE_EXT_ROW_STRIDE_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1402;"	d
MSVDX_CMDS_EXTENDED_ROW_STRIDE_EXT_ROW_STRIDE_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1401;"	d
MSVDX_CMDS_EXTENDED_ROW_STRIDE_EXT_ROW_STRIDE_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1399;"	d
MSVDX_CMDS_EXTENDED_ROW_STRIDE_EXT_ROW_STRIDE_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1398;"	d
MSVDX_CMDS_EXTENDED_ROW_STRIDE_EXT_ROW_STRIDE_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1400;"	d
MSVDX_CMDS_EXTENDED_ROW_STRIDE_EXT_ROW_STRIDE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1403;"	d
MSVDX_CMDS_EXTENDED_ROW_STRIDE_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1385;"	d
MSVDX_CMDS_EXTENDED_ROW_STRIDE_RPR_ROW_STRIDE_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1393;"	d
MSVDX_CMDS_EXTENDED_ROW_STRIDE_RPR_ROW_STRIDE_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1392;"	d
MSVDX_CMDS_EXTENDED_ROW_STRIDE_RPR_ROW_STRIDE_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1390;"	d
MSVDX_CMDS_EXTENDED_ROW_STRIDE_RPR_ROW_STRIDE_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1389;"	d
MSVDX_CMDS_EXTENDED_ROW_STRIDE_RPR_ROW_STRIDE_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1391;"	d
MSVDX_CMDS_EXTENDED_ROW_STRIDE_RPR_ROW_STRIDE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1394;"	d
MSVDX_CMDS_EXT_OP_MODE_BIT_DEPTH_CHROMA_MINUS8_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1001;"	d
MSVDX_CMDS_EXT_OP_MODE_BIT_DEPTH_CHROMA_MINUS8_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1000;"	d
MSVDX_CMDS_EXT_OP_MODE_BIT_DEPTH_CHROMA_MINUS8_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	998;"	d
MSVDX_CMDS_EXT_OP_MODE_BIT_DEPTH_CHROMA_MINUS8_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	997;"	d
MSVDX_CMDS_EXT_OP_MODE_BIT_DEPTH_CHROMA_MINUS8_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	999;"	d
MSVDX_CMDS_EXT_OP_MODE_BIT_DEPTH_CHROMA_MINUS8_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1002;"	d
MSVDX_CMDS_EXT_OP_MODE_BIT_DEPTH_LUMA_MINUS8_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1010;"	d
MSVDX_CMDS_EXT_OP_MODE_BIT_DEPTH_LUMA_MINUS8_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1009;"	d
MSVDX_CMDS_EXT_OP_MODE_BIT_DEPTH_LUMA_MINUS8_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1007;"	d
MSVDX_CMDS_EXT_OP_MODE_BIT_DEPTH_LUMA_MINUS8_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1006;"	d
MSVDX_CMDS_EXT_OP_MODE_BIT_DEPTH_LUMA_MINUS8_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1008;"	d
MSVDX_CMDS_EXT_OP_MODE_BIT_DEPTH_LUMA_MINUS8_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1011;"	d
MSVDX_CMDS_EXT_OP_MODE_CHROMA_FORMAT_IDC_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1028;"	d
MSVDX_CMDS_EXT_OP_MODE_CHROMA_FORMAT_IDC_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1027;"	d
MSVDX_CMDS_EXT_OP_MODE_CHROMA_FORMAT_IDC_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1025;"	d
MSVDX_CMDS_EXT_OP_MODE_CHROMA_FORMAT_IDC_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1024;"	d
MSVDX_CMDS_EXT_OP_MODE_CHROMA_FORMAT_IDC_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1026;"	d
MSVDX_CMDS_EXT_OP_MODE_CHROMA_FORMAT_IDC_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1029;"	d
MSVDX_CMDS_EXT_OP_MODE_MEMORY_PACKING_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1019;"	d
MSVDX_CMDS_EXT_OP_MODE_MEMORY_PACKING_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1018;"	d
MSVDX_CMDS_EXT_OP_MODE_MEMORY_PACKING_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1016;"	d
MSVDX_CMDS_EXT_OP_MODE_MEMORY_PACKING_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1015;"	d
MSVDX_CMDS_EXT_OP_MODE_MEMORY_PACKING_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1017;"	d
MSVDX_CMDS_EXT_OP_MODE_MEMORY_PACKING_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1020;"	d
MSVDX_CMDS_EXT_OP_MODE_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	993;"	d
MSVDX_CMDS_H264_IMPLICIT_WEIGHT_AVERAGE_IMPLICIT_W0_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2568;"	d
MSVDX_CMDS_H264_IMPLICIT_WEIGHT_AVERAGE_IMPLICIT_W0_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2567;"	d
MSVDX_CMDS_H264_IMPLICIT_WEIGHT_AVERAGE_IMPLICIT_W0_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2565;"	d
MSVDX_CMDS_H264_IMPLICIT_WEIGHT_AVERAGE_IMPLICIT_W0_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2564;"	d
MSVDX_CMDS_H264_IMPLICIT_WEIGHT_AVERAGE_IMPLICIT_W0_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2566;"	d
MSVDX_CMDS_H264_IMPLICIT_WEIGHT_AVERAGE_IMPLICIT_W0_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2569;"	d
MSVDX_CMDS_H264_IMPLICIT_WEIGHT_AVERAGE_IMPLICIT_W1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2559;"	d
MSVDX_CMDS_H264_IMPLICIT_WEIGHT_AVERAGE_IMPLICIT_W1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2558;"	d
MSVDX_CMDS_H264_IMPLICIT_WEIGHT_AVERAGE_IMPLICIT_W1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2556;"	d
MSVDX_CMDS_H264_IMPLICIT_WEIGHT_AVERAGE_IMPLICIT_W1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2555;"	d
MSVDX_CMDS_H264_IMPLICIT_WEIGHT_AVERAGE_IMPLICIT_W1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2557;"	d
MSVDX_CMDS_H264_IMPLICIT_WEIGHT_AVERAGE_IMPLICIT_W1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2560;"	d
MSVDX_CMDS_H264_IMPLICIT_WEIGHT_AVERAGE_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2551;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_CB_WEIGHT_A_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	261;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_CB_WEIGHT_A_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	260;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_CB_WEIGHT_A_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	258;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_CB_WEIGHT_A_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	257;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_CB_WEIGHT_A_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	259;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_CB_WEIGHT_A_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	262;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_CR_WEIGHT_A_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	252;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_CR_WEIGHT_A_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	251;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_CR_WEIGHT_A_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	249;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_CR_WEIGHT_A_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	248;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_CR_WEIGHT_A_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	250;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_CR_WEIGHT_A_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	253;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_NO_ENTRIES	vdec/regdefs/msvdx/msvdx_cmds_io2.h	244;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	242;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_STRIDE	vdec/regdefs/msvdx/msvdx_cmds_io2.h	243;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_Y_WEIGHT_A_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	270;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_Y_WEIGHT_A_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	269;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_Y_WEIGHT_A_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	267;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_Y_WEIGHT_A_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	266;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_Y_WEIGHT_A_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	268;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_Y_WEIGHT_A_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	271;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_CB_WEIGHT_B_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	323;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_CB_WEIGHT_B_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	322;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_CB_WEIGHT_B_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	320;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_CB_WEIGHT_B_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	319;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_CB_WEIGHT_B_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	321;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_CB_WEIGHT_B_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	324;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_CR_WEIGHT_B_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	314;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_CR_WEIGHT_B_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	313;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_CR_WEIGHT_B_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	311;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_CR_WEIGHT_B_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	310;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_CR_WEIGHT_B_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	312;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_CR_WEIGHT_B_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	315;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_NO_ENTRIES	vdec/regdefs/msvdx/msvdx_cmds_io2.h	306;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	304;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_STRIDE	vdec/regdefs/msvdx/msvdx_cmds_io2.h	305;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_Y_WEIGHT_B_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	332;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_Y_WEIGHT_B_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	331;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_Y_WEIGHT_B_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	329;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_Y_WEIGHT_B_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	328;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_Y_WEIGHT_B_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	330;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_Y_WEIGHT_B_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	333;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTOR_DENOMINATOR_C_LOG2_WEIGHT_DENOM_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1221;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTOR_DENOMINATOR_C_LOG2_WEIGHT_DENOM_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1220;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTOR_DENOMINATOR_C_LOG2_WEIGHT_DENOM_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1218;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTOR_DENOMINATOR_C_LOG2_WEIGHT_DENOM_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1217;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTOR_DENOMINATOR_C_LOG2_WEIGHT_DENOM_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1219;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTOR_DENOMINATOR_C_LOG2_WEIGHT_DENOM_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1222;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTOR_DENOMINATOR_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1213;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTOR_DENOMINATOR_Y_LOG2_WEIGHT_DENOM_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1230;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTOR_DENOMINATOR_Y_LOG2_WEIGHT_DENOM_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1229;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTOR_DENOMINATOR_Y_LOG2_WEIGHT_DENOM_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1227;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTOR_DENOMINATOR_Y_LOG2_WEIGHT_DENOM_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1226;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTOR_DENOMINATOR_Y_LOG2_WEIGHT_DENOM_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1228;"	d
MSVDX_CMDS_H264_WEIGHTED_FACTOR_DENOMINATOR_Y_LOG2_WEIGHT_DENOM_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1231;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_CB_OFFSET_A_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	292;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_CB_OFFSET_A_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	291;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_CB_OFFSET_A_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	289;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_CB_OFFSET_A_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	288;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_CB_OFFSET_A_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	290;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_CB_OFFSET_A_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	293;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_CR_OFFSET_A_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	283;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_CR_OFFSET_A_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	282;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_CR_OFFSET_A_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	280;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_CR_OFFSET_A_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	279;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_CR_OFFSET_A_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	281;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_CR_OFFSET_A_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	284;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_NO_ENTRIES	vdec/regdefs/msvdx/msvdx_cmds_io2.h	275;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	273;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_STRIDE	vdec/regdefs/msvdx/msvdx_cmds_io2.h	274;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_Y_OFFSET_A_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	301;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_Y_OFFSET_A_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	300;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_Y_OFFSET_A_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	298;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_Y_OFFSET_A_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	297;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_Y_OFFSET_A_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	299;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_Y_OFFSET_A_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	302;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_CB_OFFSET_B_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	354;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_CB_OFFSET_B_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	353;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_CB_OFFSET_B_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	351;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_CB_OFFSET_B_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	350;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_CB_OFFSET_B_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	352;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_CB_OFFSET_B_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	355;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_CR_OFFSET_B_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	345;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_CR_OFFSET_B_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	344;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_CR_OFFSET_B_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	342;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_CR_OFFSET_B_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	341;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_CR_OFFSET_B_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	343;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_CR_OFFSET_B_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	346;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_NO_ENTRIES	vdec/regdefs/msvdx/msvdx_cmds_io2.h	337;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	335;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_STRIDE	vdec/regdefs/msvdx/msvdx_cmds_io2.h	336;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_Y_OFFSET_B_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	363;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_Y_OFFSET_B_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	362;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_Y_OFFSET_B_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	360;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_Y_OFFSET_B_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	359;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_Y_OFFSET_B_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	361;"	d
MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_Y_OFFSET_B_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	364;"	d
MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_0_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	173;"	d
MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_0_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	172;"	d
MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_0_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	170;"	d
MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_0_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	169;"	d
MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_0_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	171;"	d
MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_0_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	174;"	d
MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	164;"	d
MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	163;"	d
MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	161;"	d
MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	160;"	d
MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	162;"	d
MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	165;"	d
MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	155;"	d
MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	154;"	d
MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	152;"	d
MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	151;"	d
MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	153;"	d
MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	156;"	d
MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_3_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	146;"	d
MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_3_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	145;"	d
MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_3_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	143;"	d
MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_3_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	142;"	d
MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_3_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	144;"	d
MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_3_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	147;"	d
MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_NO_ENTRIES	vdec/regdefs/msvdx/msvdx_cmds_io2.h	138;"	d
MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	136;"	d
MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_STRIDE	vdec/regdefs/msvdx/msvdx_cmds_io2.h	137;"	d
MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_0_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	93;"	d
MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_0_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	92;"	d
MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_0_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	90;"	d
MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_0_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	89;"	d
MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_0_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	91;"	d
MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_0_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	94;"	d
MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	84;"	d
MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	83;"	d
MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	81;"	d
MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	80;"	d
MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	82;"	d
MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	85;"	d
MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	75;"	d
MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	74;"	d
MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	72;"	d
MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	71;"	d
MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	73;"	d
MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	76;"	d
MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_3_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	66;"	d
MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_3_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	65;"	d
MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_3_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	63;"	d
MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_3_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	62;"	d
MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_3_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	64;"	d
MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_3_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	67;"	d
MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_NO_ENTRIES	vdec/regdefs/msvdx/msvdx_cmds_io2.h	58;"	d
MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	56;"	d
MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_STRIDE	vdec/regdefs/msvdx/msvdx_cmds_io2.h	57;"	d
MSVDX_CMDS_HORIZONTAL_SCALE_CONTROL_HORIZONTAL_INITIAL_POS_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1482;"	d
MSVDX_CMDS_HORIZONTAL_SCALE_CONTROL_HORIZONTAL_INITIAL_POS_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1481;"	d
MSVDX_CMDS_HORIZONTAL_SCALE_CONTROL_HORIZONTAL_INITIAL_POS_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1479;"	d
MSVDX_CMDS_HORIZONTAL_SCALE_CONTROL_HORIZONTAL_INITIAL_POS_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1478;"	d
MSVDX_CMDS_HORIZONTAL_SCALE_CONTROL_HORIZONTAL_INITIAL_POS_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1480;"	d
MSVDX_CMDS_HORIZONTAL_SCALE_CONTROL_HORIZONTAL_INITIAL_POS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1483;"	d
MSVDX_CMDS_HORIZONTAL_SCALE_CONTROL_HORIZONTAL_SCALE_PITCH_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1491;"	d
MSVDX_CMDS_HORIZONTAL_SCALE_CONTROL_HORIZONTAL_SCALE_PITCH_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1490;"	d
MSVDX_CMDS_HORIZONTAL_SCALE_CONTROL_HORIZONTAL_SCALE_PITCH_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1488;"	d
MSVDX_CMDS_HORIZONTAL_SCALE_CONTROL_HORIZONTAL_SCALE_PITCH_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1487;"	d
MSVDX_CMDS_HORIZONTAL_SCALE_CONTROL_HORIZONTAL_SCALE_PITCH_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1489;"	d
MSVDX_CMDS_HORIZONTAL_SCALE_CONTROL_HORIZONTAL_SCALE_PITCH_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1492;"	d
MSVDX_CMDS_HORIZONTAL_SCALE_CONTROL_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1474;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_INTER_PRED_BLOCK_SIZE_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	617;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_INTER_PRED_BLOCK_SIZE_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	616;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_INTER_PRED_BLOCK_SIZE_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	614;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_INTER_PRED_BLOCK_SIZE_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	613;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_INTER_PRED_BLOCK_SIZE_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	615;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_INTER_PRED_BLOCK_SIZE_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	618;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_NO_ENTRIES	vdec/regdefs/msvdx/msvdx_cmds_io2.h	609;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	607;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_A_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	671;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_A_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	670;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_A_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	668;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_A_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	667;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_A_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	669;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_A_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	672;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_A_VALID_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	653;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_A_VALID_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	652;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_A_VALID_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	650;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_A_VALID_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	649;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_A_VALID_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	651;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_A_VALID_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	654;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_B_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	644;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_B_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	643;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_B_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	641;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_B_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	640;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_B_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	642;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_B_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	645;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_B_VALID_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	626;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_B_VALID_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	625;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_B_VALID_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	623;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_B_VALID_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	622;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_B_VALID_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	624;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_B_VALID_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	627;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_FIELD_A_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	662;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_FIELD_A_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	661;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_FIELD_A_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	659;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_FIELD_A_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	658;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_FIELD_A_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	660;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_FIELD_A_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	663;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_FIELD_B_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	635;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_FIELD_B_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	634;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_FIELD_B_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	632;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_FIELD_B_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	631;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_FIELD_B_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	633;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_FIELD_B_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	636;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_STRIDE	vdec/regdefs/msvdx/msvdx_cmds_io2.h	608;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_INTER_PRED_BLOCK_SIZE_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	755;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_INTER_PRED_BLOCK_SIZE_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	754;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_INTER_PRED_BLOCK_SIZE_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	752;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_INTER_PRED_BLOCK_SIZE_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	751;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_INTER_PRED_BLOCK_SIZE_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	753;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_INTER_PRED_BLOCK_SIZE_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	756;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_NO_ENTRIES	vdec/regdefs/msvdx/msvdx_cmds_io2.h	747;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	745;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_A_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	809;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_A_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	808;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_A_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	806;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_A_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	805;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_A_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	807;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_A_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	810;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_A_VALID_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	791;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_A_VALID_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	790;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_A_VALID_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	788;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_A_VALID_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	787;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_A_VALID_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	789;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_A_VALID_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	792;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_B_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	782;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_B_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	781;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_B_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	779;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_B_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	778;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_B_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	780;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_B_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	783;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_B_VALID_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	764;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_B_VALID_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	763;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_B_VALID_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	761;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_B_VALID_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	760;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_B_VALID_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	762;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_B_VALID_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	765;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_FIELD_A_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	800;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_FIELD_A_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	799;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_FIELD_A_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	797;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_FIELD_A_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	796;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_FIELD_A_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	798;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_FIELD_A_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	801;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_FIELD_B_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	773;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_FIELD_B_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	772;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_FIELD_B_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	770;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_FIELD_B_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	769;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_FIELD_B_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	771;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_FIELD_B_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	774;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_STRIDE	vdec/regdefs/msvdx/msvdx_cmds_io2.h	746;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_INTER_PRED_BLOCK_SIZE_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	443;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_INTER_PRED_BLOCK_SIZE_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	442;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_INTER_PRED_BLOCK_SIZE_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	440;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_INTER_PRED_BLOCK_SIZE_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	439;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_INTER_PRED_BLOCK_SIZE_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	441;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_INTER_PRED_BLOCK_SIZE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	444;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_NO_ENTRIES	vdec/regdefs/msvdx/msvdx_cmds_io2.h	417;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	415;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_A_INTERLACED_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	488;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_A_INTERLACED_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	487;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_A_INTERLACED_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	485;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_A_INTERLACED_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	484;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_A_INTERLACED_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	486;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_A_INTERLACED_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	489;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_B_INTERLACED_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	452;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_B_INTERLACED_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	451;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_B_INTERLACED_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	449;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_B_INTERLACED_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	448;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_B_INTERLACED_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	450;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_B_INTERLACED_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	453;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_A_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	515;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_A_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	514;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_A_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	512;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_A_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	511;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_A_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	513;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_A_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	516;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_A_VALID_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	497;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_A_VALID_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	496;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_A_VALID_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	494;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_A_VALID_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	493;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_A_VALID_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	495;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_A_VALID_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	498;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_B_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	479;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_B_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	478;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_B_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	476;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_B_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	475;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_B_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	477;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_B_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	480;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_B_VALID_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	461;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_B_VALID_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	460;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_B_VALID_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	458;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_B_VALID_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	457;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_B_VALID_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	459;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_B_VALID_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	462;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_FIELD_A_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	506;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_FIELD_A_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	505;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_FIELD_A_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	503;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_FIELD_A_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	502;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_FIELD_A_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	504;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_FIELD_A_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	507;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_FIELD_B_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	470;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_FIELD_B_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	469;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_FIELD_B_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	467;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_FIELD_B_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	466;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_FIELD_B_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	468;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_FIELD_B_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	471;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_STRIDE	vdec/regdefs/msvdx/msvdx_cmds_io2.h	416;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_WEIGHT_INDEX_A_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	434;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_WEIGHT_INDEX_A_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	433;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_WEIGHT_INDEX_A_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	431;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_WEIGHT_INDEX_A_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	430;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_WEIGHT_INDEX_A_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	432;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_WEIGHT_INDEX_A_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	435;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_WEIGHT_INDEX_B_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	425;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_WEIGHT_INDEX_B_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	424;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_WEIGHT_INDEX_B_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	422;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_WEIGHT_INDEX_B_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	421;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_WEIGHT_INDEX_B_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	423;"	d
MSVDX_CMDS_INTER_BLOCK_PREDICTION_WEIGHT_INDEX_B_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	426;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_BLOCK_SIZE_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	568;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_BLOCK_SIZE_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	567;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_BLOCK_SIZE_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	565;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_BLOCK_SIZE_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	564;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_BLOCK_SIZE_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	566;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_BLOCK_SIZE_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	569;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE0_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	604;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE0_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	603;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE0_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	601;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE0_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	600;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE0_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	602;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE0_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	605;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE1_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	595;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE1_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	594;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE1_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	592;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE1_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	591;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE1_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	593;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE1_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	596;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE2_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	586;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE2_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	585;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE2_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	583;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE2_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	582;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE2_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	584;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE2_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	587;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE3_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	577;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE3_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	576;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE3_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	574;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE3_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	573;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE3_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	575;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE3_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	578;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_NO_ENTRIES	vdec/regdefs/msvdx/msvdx_cmds_io2.h	560;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	558;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_STRIDE	vdec/regdefs/msvdx/msvdx_cmds_io2.h	559;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_BLOCK_SIZE_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	706;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_BLOCK_SIZE_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	705;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_BLOCK_SIZE_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	703;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_BLOCK_SIZE_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	702;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_BLOCK_SIZE_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	704;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_BLOCK_SIZE_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	707;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE0_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	742;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE0_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	741;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE0_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	739;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE0_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	738;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE0_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	740;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE0_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	743;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE1_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	733;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE1_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	732;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE1_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	730;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE1_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	729;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE1_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	731;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE1_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	734;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE2_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	724;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE2_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	723;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE2_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	721;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE2_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	720;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE2_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	722;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE2_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	725;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE3_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	715;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE3_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	714;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE3_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	712;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE3_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	711;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE3_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	713;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE3_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	716;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_NO_ENTRIES	vdec/regdefs/msvdx/msvdx_cmds_io2.h	698;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	696;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_STRIDE	vdec/regdefs/msvdx/msvdx_cmds_io2.h	697;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_BLOCK_SIZE_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	376;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_BLOCK_SIZE_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	375;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_BLOCK_SIZE_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	373;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_BLOCK_SIZE_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	372;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_BLOCK_SIZE_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	374;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_BLOCK_SIZE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	377;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE0_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	412;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE0_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	411;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE0_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	409;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE0_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	408;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE0_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	410;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE0_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	413;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	403;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	402;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	400;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	399;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	401;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	404;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	394;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	393;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	391;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	390;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	392;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	395;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE3_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	385;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE3_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	384;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE3_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	382;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE3_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	381;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE3_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	383;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE3_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	386;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_NO_ENTRIES	vdec/regdefs/msvdx/msvdx_cmds_io2.h	368;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	366;"	d
MSVDX_CMDS_INTRA_BLOCK_PREDICTION_STRIDE	vdec/regdefs/msvdx/msvdx_cmds_io2.h	367;"	d
MSVDX_CMDS_INTRA_BUFFER_BASE_ADDRESS_INTRA_BASE_ADDR_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1094;"	d
MSVDX_CMDS_INTRA_BUFFER_BASE_ADDRESS_INTRA_BASE_ADDR_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1093;"	d
MSVDX_CMDS_INTRA_BUFFER_BASE_ADDRESS_INTRA_BASE_ADDR_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1091;"	d
MSVDX_CMDS_INTRA_BUFFER_BASE_ADDRESS_INTRA_BASE_ADDR_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1090;"	d
MSVDX_CMDS_INTRA_BUFFER_BASE_ADDRESS_INTRA_BASE_ADDR_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1092;"	d
MSVDX_CMDS_INTRA_BUFFER_BASE_ADDRESS_INTRA_BASE_ADDR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1095;"	d
MSVDX_CMDS_INTRA_BUFFER_BASE_ADDRESS_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1086;"	d
MSVDX_CMDS_JPEG_BLOCK_BLOCK_X_OFFSET_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2693;"	d
MSVDX_CMDS_JPEG_BLOCK_BLOCK_X_OFFSET_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2692;"	d
MSVDX_CMDS_JPEG_BLOCK_BLOCK_X_OFFSET_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2690;"	d
MSVDX_CMDS_JPEG_BLOCK_BLOCK_X_OFFSET_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2689;"	d
MSVDX_CMDS_JPEG_BLOCK_BLOCK_X_OFFSET_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2691;"	d
MSVDX_CMDS_JPEG_BLOCK_BLOCK_X_OFFSET_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2694;"	d
MSVDX_CMDS_JPEG_BLOCK_BLOCK_Y_OFFSET_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2684;"	d
MSVDX_CMDS_JPEG_BLOCK_BLOCK_Y_OFFSET_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2683;"	d
MSVDX_CMDS_JPEG_BLOCK_BLOCK_Y_OFFSET_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2681;"	d
MSVDX_CMDS_JPEG_BLOCK_BLOCK_Y_OFFSET_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2680;"	d
MSVDX_CMDS_JPEG_BLOCK_BLOCK_Y_OFFSET_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2682;"	d
MSVDX_CMDS_JPEG_BLOCK_BLOCK_Y_OFFSET_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2685;"	d
MSVDX_CMDS_JPEG_BLOCK_FRAME_INDEX_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2675;"	d
MSVDX_CMDS_JPEG_BLOCK_FRAME_INDEX_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2674;"	d
MSVDX_CMDS_JPEG_BLOCK_FRAME_INDEX_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2672;"	d
MSVDX_CMDS_JPEG_BLOCK_FRAME_INDEX_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2671;"	d
MSVDX_CMDS_JPEG_BLOCK_FRAME_INDEX_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2673;"	d
MSVDX_CMDS_JPEG_BLOCK_FRAME_INDEX_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2676;"	d
MSVDX_CMDS_JPEG_BLOCK_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2667;"	d
MSVDX_CMDS_LUMA_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_LUMA_RECON_BASE_ADDR_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1039;"	d
MSVDX_CMDS_LUMA_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_LUMA_RECON_BASE_ADDR_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1038;"	d
MSVDX_CMDS_LUMA_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_LUMA_RECON_BASE_ADDR_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1036;"	d
MSVDX_CMDS_LUMA_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_LUMA_RECON_BASE_ADDR_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1035;"	d
MSVDX_CMDS_LUMA_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_LUMA_RECON_BASE_ADDR_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1037;"	d
MSVDX_CMDS_LUMA_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_LUMA_RECON_BASE_ADDR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1040;"	d
MSVDX_CMDS_LUMA_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1031;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE1_MB_BLOCK_TRANSFORM_SIZE_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2917;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE1_MB_BLOCK_TRANSFORM_SIZE_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2916;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE1_MB_BLOCK_TRANSFORM_SIZE_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2914;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE1_MB_BLOCK_TRANSFORM_SIZE_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2913;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE1_MB_BLOCK_TRANSFORM_SIZE_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2915;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE1_MB_BLOCK_TRANSFORM_SIZE_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2918;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE1_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2900;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE1_VC1_FIELDTX_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2908;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE1_VC1_FIELDTX_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2907;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE1_VC1_FIELDTX_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2905;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE1_VC1_FIELDTX_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2904;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE1_VC1_FIELDTX_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2906;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE1_VC1_FIELDTX_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2909;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE2_MB_BLOCK_TRANSFORM_SIZE_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3219;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE2_MB_BLOCK_TRANSFORM_SIZE_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3218;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE2_MB_BLOCK_TRANSFORM_SIZE_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3216;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE2_MB_BLOCK_TRANSFORM_SIZE_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3215;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE2_MB_BLOCK_TRANSFORM_SIZE_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3217;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE2_MB_BLOCK_TRANSFORM_SIZE_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3220;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE2_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3202;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE2_VC1_FIELDTX_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3210;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE2_VC1_FIELDTX_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3209;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE2_VC1_FIELDTX_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3207;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE2_VC1_FIELDTX_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3206;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE2_VC1_FIELDTX_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3208;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE2_VC1_FIELDTX_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3211;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_MB_BLOCK_TRANSFORM_SIZE_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2418;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_MB_BLOCK_TRANSFORM_SIZE_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2417;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_MB_BLOCK_TRANSFORM_SIZE_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2415;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_MB_BLOCK_TRANSFORM_SIZE_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2414;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_MB_BLOCK_TRANSFORM_SIZE_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2416;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_MB_BLOCK_TRANSFORM_SIZE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2419;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2401;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_VC1_FIELDTX_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2409;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_VC1_FIELDTX_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2408;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_VC1_FIELDTX_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2406;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_VC1_FIELDTX_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2405;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_VC1_FIELDTX_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2407;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_VC1_FIELDTX_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2410;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_MB_BLOCK_TRANSFORM_ZERO_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2928;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_MB_BLOCK_TRANSFORM_ZERO_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2927;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_MB_BLOCK_TRANSFORM_ZERO_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2925;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_MB_BLOCK_TRANSFORM_ZERO_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2924;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_MB_BLOCK_TRANSFORM_ZERO_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2926;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_MB_BLOCK_TRANSFORM_ZERO_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2929;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_MB_DOUBLE_TRANSFORMED_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2937;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_MB_DOUBLE_TRANSFORMED_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2936;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_MB_DOUBLE_TRANSFORMED_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2934;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_MB_DOUBLE_TRANSFORMED_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2933;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_MB_DOUBLE_TRANSFORMED_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2935;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_MB_DOUBLE_TRANSFORMED_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2938;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2920;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE2_MB_BLOCK_TRANSFORM_ZERO_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3230;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE2_MB_BLOCK_TRANSFORM_ZERO_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3229;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE2_MB_BLOCK_TRANSFORM_ZERO_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3227;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE2_MB_BLOCK_TRANSFORM_ZERO_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3226;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE2_MB_BLOCK_TRANSFORM_ZERO_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3228;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE2_MB_BLOCK_TRANSFORM_ZERO_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3231;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE2_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3222;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_MB_BLOCK_TRANSFORM_ZERO_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2447;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_MB_BLOCK_TRANSFORM_ZERO_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2446;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_MB_BLOCK_TRANSFORM_ZERO_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2444;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_MB_BLOCK_TRANSFORM_ZERO_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2443;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_MB_BLOCK_TRANSFORM_ZERO_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2445;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_MB_BLOCK_TRANSFORM_ZERO_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2448;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_MB_DOUBLE_TRANSFORMED_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2438;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_MB_DOUBLE_TRANSFORMED_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2437;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_MB_DOUBLE_TRANSFORMED_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2435;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_MB_DOUBLE_TRANSFORMED_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2434;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_MB_DOUBLE_TRANSFORMED_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2436;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_MB_DOUBLE_TRANSFORMED_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2439;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2421;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_VP8_SEGMENT_ID_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2429;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_VP8_SEGMENT_ID_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2428;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_VP8_SEGMENT_ID_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2426;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_VP8_SEGMENT_ID_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2425;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_VP8_SEGMENT_ID_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2427;"	d
MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_VP8_SEGMENT_ID_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2430;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_MB_QUANT_CHROMA_CB_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2888;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_MB_QUANT_CHROMA_CB_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2887;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_MB_QUANT_CHROMA_CB_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2885;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_MB_QUANT_CHROMA_CB_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2884;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_MB_QUANT_CHROMA_CB_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2886;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_MB_QUANT_CHROMA_CB_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2889;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_MB_QUANT_CHROMA_CR_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2879;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_MB_QUANT_CHROMA_CR_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2878;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_MB_QUANT_CHROMA_CR_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2876;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_MB_QUANT_CHROMA_CR_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2875;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_MB_QUANT_CHROMA_CR_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2877;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_MB_QUANT_CHROMA_CR_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2880;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_MB_QUANT_LUMA_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2897;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_MB_QUANT_LUMA_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2896;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_MB_QUANT_LUMA_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2894;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_MB_QUANT_LUMA_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2893;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_MB_QUANT_LUMA_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2895;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_MB_QUANT_LUMA_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2898;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2862;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_TRANSFORM_SIZE_8X8_FLAG_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2870;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_TRANSFORM_SIZE_8X8_FLAG_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2869;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_TRANSFORM_SIZE_8X8_FLAG_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2867;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_TRANSFORM_SIZE_8X8_FLAG_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2866;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_TRANSFORM_SIZE_8X8_FLAG_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2868;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_TRANSFORM_SIZE_8X8_FLAG_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2871;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_MB_QUANT_CHROMA_CB_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3190;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_MB_QUANT_CHROMA_CB_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3189;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_MB_QUANT_CHROMA_CB_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3187;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_MB_QUANT_CHROMA_CB_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3186;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_MB_QUANT_CHROMA_CB_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3188;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_MB_QUANT_CHROMA_CB_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3191;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_MB_QUANT_CHROMA_CR_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3181;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_MB_QUANT_CHROMA_CR_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3180;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_MB_QUANT_CHROMA_CR_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3178;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_MB_QUANT_CHROMA_CR_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3177;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_MB_QUANT_CHROMA_CR_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3179;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_MB_QUANT_CHROMA_CR_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3182;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_MB_QUANT_LUMA_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3199;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_MB_QUANT_LUMA_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3198;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_MB_QUANT_LUMA_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3196;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_MB_QUANT_LUMA_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3195;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_MB_QUANT_LUMA_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3197;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_MB_QUANT_LUMA_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3200;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3164;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_TRANSFORM_SIZE_8X8_FLAG_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3172;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_TRANSFORM_SIZE_8X8_FLAG_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3171;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_TRANSFORM_SIZE_8X8_FLAG_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3169;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_TRANSFORM_SIZE_8X8_FLAG_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3168;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_TRANSFORM_SIZE_8X8_FLAG_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3170;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_TRANSFORM_SIZE_8X8_FLAG_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3173;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_MB_QUANT_CHROMA_CB_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2389;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_MB_QUANT_CHROMA_CB_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2388;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_MB_QUANT_CHROMA_CB_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2386;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_MB_QUANT_CHROMA_CB_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2385;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_MB_QUANT_CHROMA_CB_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2387;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_MB_QUANT_CHROMA_CB_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2390;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_MB_QUANT_CHROMA_CR_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2380;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_MB_QUANT_CHROMA_CR_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2379;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_MB_QUANT_CHROMA_CR_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2377;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_MB_QUANT_CHROMA_CR_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2376;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_MB_QUANT_CHROMA_CR_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2378;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_MB_QUANT_CHROMA_CR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2381;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_MB_QUANT_LUMA_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2398;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_MB_QUANT_LUMA_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2397;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_MB_QUANT_LUMA_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2395;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_MB_QUANT_LUMA_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2394;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_MB_QUANT_LUMA_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2396;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_MB_QUANT_LUMA_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2399;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2363;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_TRANSFORM_SIZE_8X8_FLAG_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2371;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_TRANSFORM_SIZE_8X8_FLAG_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2370;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_TRANSFORM_SIZE_8X8_FLAG_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2368;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_TRANSFORM_SIZE_8X8_FLAG_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2367;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_TRANSFORM_SIZE_8X8_FLAG_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2369;"	d
MSVDX_CMDS_MACROBLOCK_H264_QUANT_TRANSFORM_SIZE_8X8_FLAG_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2372;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_CODE_TYPE_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2841;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_CODE_TYPE_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2840;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_CODE_TYPE_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2838;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_CODE_TYPE_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2837;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_CODE_TYPE_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2839;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_CODE_TYPE_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2842;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_ERROR_FLAG_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2796;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_ERROR_FLAG_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2795;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_ERROR_FLAG_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2793;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_ERROR_FLAG_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2792;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_ERROR_FLAG_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2794;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_ERROR_FLAG_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2797;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_FIELD_CODE_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2814;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_FIELD_CODE_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2813;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_FIELD_CODE_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2811;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_FIELD_CODE_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2810;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_FIELD_CODE_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2812;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_FIELD_CODE_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2815;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_NO_X_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2859;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_NO_X_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2858;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_NO_X_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2856;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_NO_X_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2855;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_NO_X_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2857;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_NO_X_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2860;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_NO_Y_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2850;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_NO_Y_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2849;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_NO_Y_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2847;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_NO_Y_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2846;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_NO_Y_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2848;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_NO_Y_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2851;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_OVERFLAG_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2805;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_OVERFLAG_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2804;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_OVERFLAG_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2802;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_OVERFLAG_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2801;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_OVERFLAG_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2803;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_OVERFLAG_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2806;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_SLICE_LHS_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2832;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_SLICE_LHS_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2831;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_SLICE_LHS_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2829;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_SLICE_LHS_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2828;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_SLICE_LHS_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2830;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_SLICE_LHS_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2833;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_SLICE_TOP_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2823;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_SLICE_TOP_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2822;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_SLICE_TOP_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2820;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_SLICE_TOP_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2819;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_SLICE_TOP_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2821;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_SLICE_TOP_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2824;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2788;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_CODE_TYPE_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3143;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_CODE_TYPE_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3142;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_CODE_TYPE_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3140;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_CODE_TYPE_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3139;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_CODE_TYPE_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3141;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_CODE_TYPE_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3144;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_ERROR_FLAG_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3098;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_ERROR_FLAG_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3097;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_ERROR_FLAG_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3095;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_ERROR_FLAG_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3094;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_ERROR_FLAG_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3096;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_ERROR_FLAG_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3099;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_FIELD_CODE_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3116;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_FIELD_CODE_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3115;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_FIELD_CODE_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3113;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_FIELD_CODE_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3112;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_FIELD_CODE_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3114;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_FIELD_CODE_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3117;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_NO_X_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3161;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_NO_X_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3160;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_NO_X_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3158;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_NO_X_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3157;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_NO_X_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3159;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_NO_X_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3162;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_NO_Y_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3152;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_NO_Y_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3151;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_NO_Y_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3149;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_NO_Y_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3148;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_NO_Y_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3150;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_NO_Y_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3153;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_OVERFLAG_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3107;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_OVERFLAG_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3106;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_OVERFLAG_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3104;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_OVERFLAG_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3103;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_OVERFLAG_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3105;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_OVERFLAG_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3108;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_SLICE_LHS_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3134;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_SLICE_LHS_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3133;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_SLICE_LHS_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3131;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_SLICE_LHS_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3130;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_SLICE_LHS_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3132;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_SLICE_LHS_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3135;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_SLICE_TOP_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3125;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_SLICE_TOP_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3124;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_SLICE_TOP_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3122;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_SLICE_TOP_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3121;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_SLICE_TOP_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3123;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_SLICE_TOP_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3126;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3090;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_INTER_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2261;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_INTER_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2260;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_INTER_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2258;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_INTER_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2257;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_INTER_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2259;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_INTER_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2262;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_LEFT_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2288;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_LEFT_INTER_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2270;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_LEFT_INTER_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2269;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_LEFT_INTER_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2267;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_LEFT_INTER_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2266;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_LEFT_INTER_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2268;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_LEFT_INTER_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2271;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_LEFT_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2287;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_LEFT_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2285;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_LEFT_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2284;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_LEFT_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2286;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_LEFT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2289;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_RIGHT_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2279;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_RIGHT_INTER_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2252;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_RIGHT_INTER_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2251;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_RIGHT_INTER_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2249;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_RIGHT_INTER_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2248;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_RIGHT_INTER_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2250;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_RIGHT_INTER_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2253;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_RIGHT_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2278;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_RIGHT_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2276;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_RIGHT_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2275;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_RIGHT_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2277;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_RIGHT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2280;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_CODE_TYPE_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2342;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_CODE_TYPE_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2341;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_CODE_TYPE_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2339;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_CODE_TYPE_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2338;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_CODE_TYPE_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2340;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_CODE_TYPE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2343;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ERROR_FLAG_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2297;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ERROR_FLAG_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2296;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ERROR_FLAG_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2294;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ERROR_FLAG_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2293;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ERROR_FLAG_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2295;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ERROR_FLAG_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2298;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_FIELD_CODE_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2315;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_FIELD_CODE_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2314;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_FIELD_CODE_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2312;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_FIELD_CODE_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2311;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_FIELD_CODE_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2313;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_FIELD_CODE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2316;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_LEFT1_INTER_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2243;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_LEFT1_INTER_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2242;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_LEFT1_INTER_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2240;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_LEFT1_INTER_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2239;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_LEFT1_INTER_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2241;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_LEFT1_INTER_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2244;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_LEFT2_INTER_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2234;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_LEFT2_INTER_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2233;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_LEFT2_INTER_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2231;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_LEFT2_INTER_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2230;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_LEFT2_INTER_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2232;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_LEFT2_INTER_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2235;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_NO_X_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2360;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_NO_X_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2359;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_NO_X_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2357;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_NO_X_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2356;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_NO_X_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2358;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_NO_X_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2361;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_NO_Y_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2351;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_NO_Y_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2350;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_NO_Y_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2348;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_NO_Y_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2347;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_NO_Y_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2349;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_NO_Y_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2352;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_OVERFLAG_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2306;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_OVERFLAG_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2305;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_OVERFLAG_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2303;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_OVERFLAG_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2302;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_OVERFLAG_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2304;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_OVERFLAG_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2307;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_SLICE_LHS_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2333;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_SLICE_LHS_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2332;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_SLICE_LHS_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2330;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_SLICE_LHS_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2329;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_SLICE_LHS_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2331;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_SLICE_LHS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2334;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_SLICE_TOP_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2324;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_SLICE_TOP_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2323;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_SLICE_TOP_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2321;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_SLICE_TOP_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2320;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_SLICE_TOP_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2322;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_MB_SLICE_TOP_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2325;"	d
MSVDX_CMDS_MACROBLOCK_NUMBER_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2226;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_CB_FROM_VEC_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2512;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_CB_FROM_VEC_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2511;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_CB_FROM_VEC_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2509;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_CB_FROM_VEC_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2508;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_CB_FROM_VEC_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2510;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_CB_FROM_VEC_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2513;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_CR_FROM_VEC_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2503;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_CR_FROM_VEC_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2502;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_CR_FROM_VEC_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2500;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_CR_FROM_VEC_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2499;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_CR_FROM_VEC_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2501;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_CR_FROM_VEC_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2504;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_DXVA_ADD_128_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2476;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_DXVA_ADD_128_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2475;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_DXVA_ADD_128_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2473;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_DXVA_ADD_128_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2472;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_DXVA_ADD_128_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2474;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_DXVA_ADD_128_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2477;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_DXVA_DATA_FORMAT_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2485;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_DXVA_DATA_FORMAT_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2484;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_DXVA_DATA_FORMAT_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2482;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_DXVA_DATA_FORMAT_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2481;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_DXVA_DATA_FORMAT_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2483;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_DXVA_DATA_FORMAT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2486;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2450;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_RESIDUAL_FIELD_CODED_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2494;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_RESIDUAL_FIELD_CODED_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2493;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_RESIDUAL_FIELD_CODED_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2491;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_RESIDUAL_FIELD_CODED_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2490;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_RESIDUAL_FIELD_CODED_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2492;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_RESIDUAL_FIELD_CODED_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2495;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_REVERSE_FLAG_ORDER_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2467;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_REVERSE_FLAG_ORDER_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2466;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_REVERSE_FLAG_ORDER_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2464;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_REVERSE_FLAG_ORDER_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2463;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_REVERSE_FLAG_ORDER_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2465;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_REVERSE_FLAG_ORDER_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2468;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_WEIGHTING_PREDICTION_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2458;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_WEIGHTING_PREDICTION_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2457;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_WEIGHTING_PREDICTION_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2455;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_WEIGHTING_PREDICTION_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2454;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_WEIGHTING_PREDICTION_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2456;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_WEIGHTING_PREDICTION_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2459;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y0_FROM_VEC_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2548;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y0_FROM_VEC_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2547;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y0_FROM_VEC_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2545;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y0_FROM_VEC_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2544;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y0_FROM_VEC_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2546;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y0_FROM_VEC_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2549;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y1_FROM_VEC_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2539;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y1_FROM_VEC_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2538;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y1_FROM_VEC_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2536;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y1_FROM_VEC_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2535;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y1_FROM_VEC_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2537;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y1_FROM_VEC_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2540;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y2_FROM_VEC_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2530;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y2_FROM_VEC_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2529;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y2_FROM_VEC_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2527;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y2_FROM_VEC_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2526;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y2_FROM_VEC_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2528;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y2_FROM_VEC_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2531;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y3_FROM_VEC_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2521;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y3_FROM_VEC_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2520;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y3_FROM_VEC_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2518;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y3_FROM_VEC_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2517;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y3_FROM_VEC_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2519;"	d
MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y3_FROM_VEC_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2522;"	d
MSVDX_CMDS_MC_CACHE_CONFIGURATION_CONFIG_REF_OFFSET_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1105;"	d
MSVDX_CMDS_MC_CACHE_CONFIGURATION_CONFIG_REF_OFFSET_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1104;"	d
MSVDX_CMDS_MC_CACHE_CONFIGURATION_CONFIG_REF_OFFSET_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1102;"	d
MSVDX_CMDS_MC_CACHE_CONFIGURATION_CONFIG_REF_OFFSET_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1101;"	d
MSVDX_CMDS_MC_CACHE_CONFIGURATION_CONFIG_REF_OFFSET_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1103;"	d
MSVDX_CMDS_MC_CACHE_CONFIGURATION_CONFIG_REF_OFFSET_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1106;"	d
MSVDX_CMDS_MC_CACHE_CONFIGURATION_CONFIG_ROW_OFFSET_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1114;"	d
MSVDX_CMDS_MC_CACHE_CONFIGURATION_CONFIG_ROW_OFFSET_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1113;"	d
MSVDX_CMDS_MC_CACHE_CONFIGURATION_CONFIG_ROW_OFFSET_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1111;"	d
MSVDX_CMDS_MC_CACHE_CONFIGURATION_CONFIG_ROW_OFFSET_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1110;"	d
MSVDX_CMDS_MC_CACHE_CONFIGURATION_CONFIG_ROW_OFFSET_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1112;"	d
MSVDX_CMDS_MC_CACHE_CONFIGURATION_CONFIG_ROW_OFFSET_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1115;"	d
MSVDX_CMDS_MC_CACHE_CONFIGURATION_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1097;"	d
MSVDX_CMDS_MOTION_VECTOR_ABOVE1_MV_X_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	693;"	d
MSVDX_CMDS_MOTION_VECTOR_ABOVE1_MV_X_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	692;"	d
MSVDX_CMDS_MOTION_VECTOR_ABOVE1_MV_X_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	690;"	d
MSVDX_CMDS_MOTION_VECTOR_ABOVE1_MV_X_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	689;"	d
MSVDX_CMDS_MOTION_VECTOR_ABOVE1_MV_X_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	691;"	d
MSVDX_CMDS_MOTION_VECTOR_ABOVE1_MV_X_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	694;"	d
MSVDX_CMDS_MOTION_VECTOR_ABOVE1_MV_Y_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	684;"	d
MSVDX_CMDS_MOTION_VECTOR_ABOVE1_MV_Y_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	683;"	d
MSVDX_CMDS_MOTION_VECTOR_ABOVE1_MV_Y_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	681;"	d
MSVDX_CMDS_MOTION_VECTOR_ABOVE1_MV_Y_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	680;"	d
MSVDX_CMDS_MOTION_VECTOR_ABOVE1_MV_Y_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	682;"	d
MSVDX_CMDS_MOTION_VECTOR_ABOVE1_MV_Y_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	685;"	d
MSVDX_CMDS_MOTION_VECTOR_ABOVE1_NO_ENTRIES	vdec/regdefs/msvdx/msvdx_cmds_io2.h	676;"	d
MSVDX_CMDS_MOTION_VECTOR_ABOVE1_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	674;"	d
MSVDX_CMDS_MOTION_VECTOR_ABOVE1_STRIDE	vdec/regdefs/msvdx/msvdx_cmds_io2.h	675;"	d
MSVDX_CMDS_MOTION_VECTOR_ABOVE2_MV_X_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	831;"	d
MSVDX_CMDS_MOTION_VECTOR_ABOVE2_MV_X_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	830;"	d
MSVDX_CMDS_MOTION_VECTOR_ABOVE2_MV_X_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	828;"	d
MSVDX_CMDS_MOTION_VECTOR_ABOVE2_MV_X_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	827;"	d
MSVDX_CMDS_MOTION_VECTOR_ABOVE2_MV_X_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	829;"	d
MSVDX_CMDS_MOTION_VECTOR_ABOVE2_MV_X_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	832;"	d
MSVDX_CMDS_MOTION_VECTOR_ABOVE2_MV_Y_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	822;"	d
MSVDX_CMDS_MOTION_VECTOR_ABOVE2_MV_Y_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	821;"	d
MSVDX_CMDS_MOTION_VECTOR_ABOVE2_MV_Y_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	819;"	d
MSVDX_CMDS_MOTION_VECTOR_ABOVE2_MV_Y_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	818;"	d
MSVDX_CMDS_MOTION_VECTOR_ABOVE2_MV_Y_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	820;"	d
MSVDX_CMDS_MOTION_VECTOR_ABOVE2_MV_Y_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	823;"	d
MSVDX_CMDS_MOTION_VECTOR_ABOVE2_NO_ENTRIES	vdec/regdefs/msvdx/msvdx_cmds_io2.h	814;"	d
MSVDX_CMDS_MOTION_VECTOR_ABOVE2_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	812;"	d
MSVDX_CMDS_MOTION_VECTOR_ABOVE2_STRIDE	vdec/regdefs/msvdx/msvdx_cmds_io2.h	813;"	d
MSVDX_CMDS_MOTION_VECTOR_CHROMA_CORRECTION_X_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	537;"	d
MSVDX_CMDS_MOTION_VECTOR_CHROMA_CORRECTION_X_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	536;"	d
MSVDX_CMDS_MOTION_VECTOR_CHROMA_CORRECTION_X_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	534;"	d
MSVDX_CMDS_MOTION_VECTOR_CHROMA_CORRECTION_X_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	533;"	d
MSVDX_CMDS_MOTION_VECTOR_CHROMA_CORRECTION_X_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	535;"	d
MSVDX_CMDS_MOTION_VECTOR_CHROMA_CORRECTION_X_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	538;"	d
MSVDX_CMDS_MOTION_VECTOR_CHROMA_CORRECTION_Y_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	528;"	d
MSVDX_CMDS_MOTION_VECTOR_CHROMA_CORRECTION_Y_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	527;"	d
MSVDX_CMDS_MOTION_VECTOR_CHROMA_CORRECTION_Y_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	525;"	d
MSVDX_CMDS_MOTION_VECTOR_CHROMA_CORRECTION_Y_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	524;"	d
MSVDX_CMDS_MOTION_VECTOR_CHROMA_CORRECTION_Y_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	526;"	d
MSVDX_CMDS_MOTION_VECTOR_CHROMA_CORRECTION_Y_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	529;"	d
MSVDX_CMDS_MOTION_VECTOR_MV_X_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	555;"	d
MSVDX_CMDS_MOTION_VECTOR_MV_X_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	554;"	d
MSVDX_CMDS_MOTION_VECTOR_MV_X_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	552;"	d
MSVDX_CMDS_MOTION_VECTOR_MV_X_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	551;"	d
MSVDX_CMDS_MOTION_VECTOR_MV_X_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	553;"	d
MSVDX_CMDS_MOTION_VECTOR_MV_X_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	556;"	d
MSVDX_CMDS_MOTION_VECTOR_MV_Y_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	546;"	d
MSVDX_CMDS_MOTION_VECTOR_MV_Y_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	545;"	d
MSVDX_CMDS_MOTION_VECTOR_MV_Y_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	543;"	d
MSVDX_CMDS_MOTION_VECTOR_MV_Y_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	542;"	d
MSVDX_CMDS_MOTION_VECTOR_MV_Y_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	544;"	d
MSVDX_CMDS_MOTION_VECTOR_MV_Y_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	547;"	d
MSVDX_CMDS_MOTION_VECTOR_NO_ENTRIES	vdec/regdefs/msvdx/msvdx_cmds_io2.h	520;"	d
MSVDX_CMDS_MOTION_VECTOR_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	518;"	d
MSVDX_CMDS_MOTION_VECTOR_STRIDE	vdec/regdefs/msvdx/msvdx_cmds_io2.h	519;"	d
MSVDX_CMDS_MULTICORE_OPERATING_MODE_FENCE_AT_END_OF_ROW_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1876;"	d
MSVDX_CMDS_MULTICORE_OPERATING_MODE_FENCE_AT_END_OF_ROW_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1875;"	d
MSVDX_CMDS_MULTICORE_OPERATING_MODE_FENCE_AT_END_OF_ROW_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1873;"	d
MSVDX_CMDS_MULTICORE_OPERATING_MODE_FENCE_AT_END_OF_ROW_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1872;"	d
MSVDX_CMDS_MULTICORE_OPERATING_MODE_FENCE_AT_END_OF_ROW_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1874;"	d
MSVDX_CMDS_MULTICORE_OPERATING_MODE_FENCE_AT_END_OF_ROW_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1877;"	d
MSVDX_CMDS_MULTICORE_OPERATING_MODE_MBLK_ROW_OFFSET_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1912;"	d
MSVDX_CMDS_MULTICORE_OPERATING_MODE_MBLK_ROW_OFFSET_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1911;"	d
MSVDX_CMDS_MULTICORE_OPERATING_MODE_MBLK_ROW_OFFSET_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1909;"	d
MSVDX_CMDS_MULTICORE_OPERATING_MODE_MBLK_ROW_OFFSET_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1908;"	d
MSVDX_CMDS_MULTICORE_OPERATING_MODE_MBLK_ROW_OFFSET_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1910;"	d
MSVDX_CMDS_MULTICORE_OPERATING_MODE_MBLK_ROW_OFFSET_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1913;"	d
MSVDX_CMDS_MULTICORE_OPERATING_MODE_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1859;"	d
MSVDX_CMDS_MULTICORE_OPERATING_MODE_PICTURE_NUMBER_CURR_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1903;"	d
MSVDX_CMDS_MULTICORE_OPERATING_MODE_PICTURE_NUMBER_CURR_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1902;"	d
MSVDX_CMDS_MULTICORE_OPERATING_MODE_PICTURE_NUMBER_CURR_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1900;"	d
MSVDX_CMDS_MULTICORE_OPERATING_MODE_PICTURE_NUMBER_CURR_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1899;"	d
MSVDX_CMDS_MULTICORE_OPERATING_MODE_PICTURE_NUMBER_CURR_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1901;"	d
MSVDX_CMDS_MULTICORE_OPERATING_MODE_PICTURE_NUMBER_CURR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1904;"	d
MSVDX_CMDS_MULTICORE_OPERATING_MODE_PICTURE_NUMBER_SYNC_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1894;"	d
MSVDX_CMDS_MULTICORE_OPERATING_MODE_PICTURE_NUMBER_SYNC_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1893;"	d
MSVDX_CMDS_MULTICORE_OPERATING_MODE_PICTURE_NUMBER_SYNC_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1891;"	d
MSVDX_CMDS_MULTICORE_OPERATING_MODE_PICTURE_NUMBER_SYNC_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1890;"	d
MSVDX_CMDS_MULTICORE_OPERATING_MODE_PICTURE_NUMBER_SYNC_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1892;"	d
MSVDX_CMDS_MULTICORE_OPERATING_MODE_PICTURE_NUMBER_SYNC_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1895;"	d
MSVDX_CMDS_MULTICORE_OPERATING_MODE_STALL_ON_ROW_COUNT_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1867;"	d
MSVDX_CMDS_MULTICORE_OPERATING_MODE_STALL_ON_ROW_COUNT_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1866;"	d
MSVDX_CMDS_MULTICORE_OPERATING_MODE_STALL_ON_ROW_COUNT_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1864;"	d
MSVDX_CMDS_MULTICORE_OPERATING_MODE_STALL_ON_ROW_COUNT_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1863;"	d
MSVDX_CMDS_MULTICORE_OPERATING_MODE_STALL_ON_ROW_COUNT_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1865;"	d
MSVDX_CMDS_MULTICORE_OPERATING_MODE_STALL_ON_ROW_COUNT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1868;"	d
MSVDX_CMDS_MULTICORE_OPERATING_MODE_SYNC_CORE_ORDINAL_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1885;"	d
MSVDX_CMDS_MULTICORE_OPERATING_MODE_SYNC_CORE_ORDINAL_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1884;"	d
MSVDX_CMDS_MULTICORE_OPERATING_MODE_SYNC_CORE_ORDINAL_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1882;"	d
MSVDX_CMDS_MULTICORE_OPERATING_MODE_SYNC_CORE_ORDINAL_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1881;"	d
MSVDX_CMDS_MULTICORE_OPERATING_MODE_SYNC_CORE_ORDINAL_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1883;"	d
MSVDX_CMDS_MULTICORE_OPERATING_MODE_SYNC_CORE_ORDINAL_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1886;"	d
MSVDX_CMDS_OPERATING_MODE_ASYNC_MODE_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	936;"	d
MSVDX_CMDS_OPERATING_MODE_ASYNC_MODE_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	935;"	d
MSVDX_CMDS_OPERATING_MODE_ASYNC_MODE_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	933;"	d
MSVDX_CMDS_OPERATING_MODE_ASYNC_MODE_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	932;"	d
MSVDX_CMDS_OPERATING_MODE_ASYNC_MODE_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	934;"	d
MSVDX_CMDS_OPERATING_MODE_ASYNC_MODE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	937;"	d
MSVDX_CMDS_OPERATING_MODE_CHROMA_FORMAT_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	945;"	d
MSVDX_CMDS_OPERATING_MODE_CHROMA_FORMAT_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	944;"	d
MSVDX_CMDS_OPERATING_MODE_CHROMA_FORMAT_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	942;"	d
MSVDX_CMDS_OPERATING_MODE_CHROMA_FORMAT_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	941;"	d
MSVDX_CMDS_OPERATING_MODE_CHROMA_FORMAT_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	943;"	d
MSVDX_CMDS_OPERATING_MODE_CHROMA_FORMAT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	946;"	d
MSVDX_CMDS_OPERATING_MODE_CHROMA_INTERLEAVED_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	900;"	d
MSVDX_CMDS_OPERATING_MODE_CHROMA_INTERLEAVED_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	899;"	d
MSVDX_CMDS_OPERATING_MODE_CHROMA_INTERLEAVED_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	897;"	d
MSVDX_CMDS_OPERATING_MODE_CHROMA_INTERLEAVED_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	896;"	d
MSVDX_CMDS_OPERATING_MODE_CHROMA_INTERLEAVED_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	898;"	d
MSVDX_CMDS_OPERATING_MODE_CHROMA_INTERLEAVED_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	901;"	d
MSVDX_CMDS_OPERATING_MODE_CODEC_MODE_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	927;"	d
MSVDX_CMDS_OPERATING_MODE_CODEC_MODE_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	926;"	d
MSVDX_CMDS_OPERATING_MODE_CODEC_MODE_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	924;"	d
MSVDX_CMDS_OPERATING_MODE_CODEC_MODE_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	923;"	d
MSVDX_CMDS_OPERATING_MODE_CODEC_MODE_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	925;"	d
MSVDX_CMDS_OPERATING_MODE_CODEC_MODE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	928;"	d
MSVDX_CMDS_OPERATING_MODE_CODEC_PROFILE_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	918;"	d
MSVDX_CMDS_OPERATING_MODE_CODEC_PROFILE_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	917;"	d
MSVDX_CMDS_OPERATING_MODE_CODEC_PROFILE_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	915;"	d
MSVDX_CMDS_OPERATING_MODE_CODEC_PROFILE_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	914;"	d
MSVDX_CMDS_OPERATING_MODE_CODEC_PROFILE_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	916;"	d
MSVDX_CMDS_OPERATING_MODE_CODEC_PROFILE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	919;"	d
MSVDX_CMDS_OPERATING_MODE_DEBLOCK_STRENGTH_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	981;"	d
MSVDX_CMDS_OPERATING_MODE_DEBLOCK_STRENGTH_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	980;"	d
MSVDX_CMDS_OPERATING_MODE_DEBLOCK_STRENGTH_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	978;"	d
MSVDX_CMDS_OPERATING_MODE_DEBLOCK_STRENGTH_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	977;"	d
MSVDX_CMDS_OPERATING_MODE_DEBLOCK_STRENGTH_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	979;"	d
MSVDX_CMDS_OPERATING_MODE_DEBLOCK_STRENGTH_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	982;"	d
MSVDX_CMDS_OPERATING_MODE_INTERLACED_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	954;"	d
MSVDX_CMDS_OPERATING_MODE_INTERLACED_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	953;"	d
MSVDX_CMDS_OPERATING_MODE_INTERLACED_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	951;"	d
MSVDX_CMDS_OPERATING_MODE_INTERLACED_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	950;"	d
MSVDX_CMDS_OPERATING_MODE_INTERLACED_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	952;"	d
MSVDX_CMDS_OPERATING_MODE_INTERLACED_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	955;"	d
MSVDX_CMDS_OPERATING_MODE_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	874;"	d
MSVDX_CMDS_OPERATING_MODE_OVERLAP_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	963;"	d
MSVDX_CMDS_OPERATING_MODE_OVERLAP_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	962;"	d
MSVDX_CMDS_OPERATING_MODE_OVERLAP_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	960;"	d
MSVDX_CMDS_OPERATING_MODE_OVERLAP_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	959;"	d
MSVDX_CMDS_OPERATING_MODE_OVERLAP_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	961;"	d
MSVDX_CMDS_OPERATING_MODE_OVERLAP_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	964;"	d
MSVDX_CMDS_OPERATING_MODE_PIC_CONDOVER_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	972;"	d
MSVDX_CMDS_OPERATING_MODE_PIC_CONDOVER_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	971;"	d
MSVDX_CMDS_OPERATING_MODE_PIC_CONDOVER_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	969;"	d
MSVDX_CMDS_OPERATING_MODE_PIC_CONDOVER_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	968;"	d
MSVDX_CMDS_OPERATING_MODE_PIC_CONDOVER_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	970;"	d
MSVDX_CMDS_OPERATING_MODE_PIC_CONDOVER_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	973;"	d
MSVDX_CMDS_OPERATING_MODE_PIC_QUANT_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	990;"	d
MSVDX_CMDS_OPERATING_MODE_PIC_QUANT_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	989;"	d
MSVDX_CMDS_OPERATING_MODE_PIC_QUANT_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	987;"	d
MSVDX_CMDS_OPERATING_MODE_PIC_QUANT_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	986;"	d
MSVDX_CMDS_OPERATING_MODE_PIC_QUANT_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	988;"	d
MSVDX_CMDS_OPERATING_MODE_PIC_QUANT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	991;"	d
MSVDX_CMDS_OPERATING_MODE_ROW_STRIDE_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	909;"	d
MSVDX_CMDS_OPERATING_MODE_ROW_STRIDE_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	908;"	d
MSVDX_CMDS_OPERATING_MODE_ROW_STRIDE_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	906;"	d
MSVDX_CMDS_OPERATING_MODE_ROW_STRIDE_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	905;"	d
MSVDX_CMDS_OPERATING_MODE_ROW_STRIDE_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	907;"	d
MSVDX_CMDS_OPERATING_MODE_ROW_STRIDE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	910;"	d
MSVDX_CMDS_OPERATING_MODE_RPR_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	882;"	d
MSVDX_CMDS_OPERATING_MODE_RPR_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	881;"	d
MSVDX_CMDS_OPERATING_MODE_RPR_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	879;"	d
MSVDX_CMDS_OPERATING_MODE_RPR_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	878;"	d
MSVDX_CMDS_OPERATING_MODE_RPR_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	880;"	d
MSVDX_CMDS_OPERATING_MODE_RPR_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	883;"	d
MSVDX_CMDS_OPERATING_MODE_USE_EXT_ROW_STRIDE_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	891;"	d
MSVDX_CMDS_OPERATING_MODE_USE_EXT_ROW_STRIDE_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	890;"	d
MSVDX_CMDS_OPERATING_MODE_USE_EXT_ROW_STRIDE_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	888;"	d
MSVDX_CMDS_OPERATING_MODE_USE_EXT_ROW_STRIDE_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	887;"	d
MSVDX_CMDS_OPERATING_MODE_USE_EXT_ROW_STRIDE_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	889;"	d
MSVDX_CMDS_OPERATING_MODE_USE_EXT_ROW_STRIDE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	892;"	d
MSVDX_CMDS_REFERENCE_PICTURE_BASE_ADDRESSES_NO_ENTRIES	vdec/regdefs/msvdx/msvdx_cmds_io2.h	218;"	d
MSVDX_CMDS_REFERENCE_PICTURE_BASE_ADDRESSES_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	216;"	d
MSVDX_CMDS_REFERENCE_PICTURE_BASE_ADDRESSES_REF_BASE_ADDR_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	226;"	d
MSVDX_CMDS_REFERENCE_PICTURE_BASE_ADDRESSES_REF_BASE_ADDR_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	225;"	d
MSVDX_CMDS_REFERENCE_PICTURE_BASE_ADDRESSES_REF_BASE_ADDR_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	223;"	d
MSVDX_CMDS_REFERENCE_PICTURE_BASE_ADDRESSES_REF_BASE_ADDR_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	222;"	d
MSVDX_CMDS_REFERENCE_PICTURE_BASE_ADDRESSES_REF_BASE_ADDR_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	224;"	d
MSVDX_CMDS_REFERENCE_PICTURE_BASE_ADDRESSES_REF_BASE_ADDR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	227;"	d
MSVDX_CMDS_REFERENCE_PICTURE_BASE_ADDRESSES_STRIDE	vdec/regdefs/msvdx/msvdx_cmds_io2.h	217;"	d
MSVDX_CMDS_RPR_AX_INCREMENT_AX_INCREMENT_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1750;"	d
MSVDX_CMDS_RPR_AX_INCREMENT_AX_INCREMENT_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1749;"	d
MSVDX_CMDS_RPR_AX_INCREMENT_AX_INCREMENT_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1747;"	d
MSVDX_CMDS_RPR_AX_INCREMENT_AX_INCREMENT_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1746;"	d
MSVDX_CMDS_RPR_AX_INCREMENT_AX_INCREMENT_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1748;"	d
MSVDX_CMDS_RPR_AX_INCREMENT_AX_INCREMENT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1751;"	d
MSVDX_CMDS_RPR_AX_INCREMENT_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1742;"	d
MSVDX_CMDS_RPR_AX_INITIAL_AX_INITIAL_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1739;"	d
MSVDX_CMDS_RPR_AX_INITIAL_AX_INITIAL_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1738;"	d
MSVDX_CMDS_RPR_AX_INITIAL_AX_INITIAL_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1736;"	d
MSVDX_CMDS_RPR_AX_INITIAL_AX_INITIAL_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1735;"	d
MSVDX_CMDS_RPR_AX_INITIAL_AX_INITIAL_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1737;"	d
MSVDX_CMDS_RPR_AX_INITIAL_AX_INITIAL_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1740;"	d
MSVDX_CMDS_RPR_AX_INITIAL_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1731;"	d
MSVDX_CMDS_RPR_AY_INCREMENT_AY_INCREMENT_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1772;"	d
MSVDX_CMDS_RPR_AY_INCREMENT_AY_INCREMENT_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1771;"	d
MSVDX_CMDS_RPR_AY_INCREMENT_AY_INCREMENT_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1769;"	d
MSVDX_CMDS_RPR_AY_INCREMENT_AY_INCREMENT_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1768;"	d
MSVDX_CMDS_RPR_AY_INCREMENT_AY_INCREMENT_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1770;"	d
MSVDX_CMDS_RPR_AY_INCREMENT_AY_INCREMENT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1773;"	d
MSVDX_CMDS_RPR_AY_INCREMENT_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1764;"	d
MSVDX_CMDS_RPR_AY_INITIAL_AY_INITIAL_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1761;"	d
MSVDX_CMDS_RPR_AY_INITIAL_AY_INITIAL_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1760;"	d
MSVDX_CMDS_RPR_AY_INITIAL_AY_INITIAL_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1758;"	d
MSVDX_CMDS_RPR_AY_INITIAL_AY_INITIAL_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1757;"	d
MSVDX_CMDS_RPR_AY_INITIAL_AY_INITIAL_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1759;"	d
MSVDX_CMDS_RPR_AY_INITIAL_AY_INITIAL_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1762;"	d
MSVDX_CMDS_RPR_AY_INITIAL_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1753;"	d
MSVDX_CMDS_RPR_PICTURE_SIZE_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1425;"	d
MSVDX_CMDS_RPR_PICTURE_SIZE_RPR_INDEX_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1433;"	d
MSVDX_CMDS_RPR_PICTURE_SIZE_RPR_INDEX_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1432;"	d
MSVDX_CMDS_RPR_PICTURE_SIZE_RPR_INDEX_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1430;"	d
MSVDX_CMDS_RPR_PICTURE_SIZE_RPR_INDEX_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1429;"	d
MSVDX_CMDS_RPR_PICTURE_SIZE_RPR_INDEX_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1431;"	d
MSVDX_CMDS_RPR_PICTURE_SIZE_RPR_INDEX_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1434;"	d
MSVDX_CMDS_RPR_PICTURE_SIZE_RPR_PICTURE_HEIGHT_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1442;"	d
MSVDX_CMDS_RPR_PICTURE_SIZE_RPR_PICTURE_HEIGHT_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1441;"	d
MSVDX_CMDS_RPR_PICTURE_SIZE_RPR_PICTURE_HEIGHT_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1439;"	d
MSVDX_CMDS_RPR_PICTURE_SIZE_RPR_PICTURE_HEIGHT_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1438;"	d
MSVDX_CMDS_RPR_PICTURE_SIZE_RPR_PICTURE_HEIGHT_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1440;"	d
MSVDX_CMDS_RPR_PICTURE_SIZE_RPR_PICTURE_HEIGHT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1443;"	d
MSVDX_CMDS_RPR_PICTURE_SIZE_RPR_PICTURE_WIDTH_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1451;"	d
MSVDX_CMDS_RPR_PICTURE_SIZE_RPR_PICTURE_WIDTH_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1450;"	d
MSVDX_CMDS_RPR_PICTURE_SIZE_RPR_PICTURE_WIDTH_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1448;"	d
MSVDX_CMDS_RPR_PICTURE_SIZE_RPR_PICTURE_WIDTH_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1447;"	d
MSVDX_CMDS_RPR_PICTURE_SIZE_RPR_PICTURE_WIDTH_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1449;"	d
MSVDX_CMDS_RPR_PICTURE_SIZE_RPR_PICTURE_WIDTH_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1452;"	d
MSVDX_CMDS_RV_DEBLOCKING_FLAGS_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2629;"	d
MSVDX_CMDS_RV_DEBLOCKING_FLAGS_REF_DIFF_ABOVE_AL_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2646;"	d
MSVDX_CMDS_RV_DEBLOCKING_FLAGS_REF_DIFF_ABOVE_AL_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2645;"	d
MSVDX_CMDS_RV_DEBLOCKING_FLAGS_REF_DIFF_ABOVE_AL_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2643;"	d
MSVDX_CMDS_RV_DEBLOCKING_FLAGS_REF_DIFF_ABOVE_AL_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2642;"	d
MSVDX_CMDS_RV_DEBLOCKING_FLAGS_REF_DIFF_ABOVE_AL_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2644;"	d
MSVDX_CMDS_RV_DEBLOCKING_FLAGS_REF_DIFF_ABOVE_AL_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2647;"	d
MSVDX_CMDS_RV_DEBLOCKING_FLAGS_REF_DIFF_CUR_ABOVE_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2637;"	d
MSVDX_CMDS_RV_DEBLOCKING_FLAGS_REF_DIFF_CUR_ABOVE_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2636;"	d
MSVDX_CMDS_RV_DEBLOCKING_FLAGS_REF_DIFF_CUR_ABOVE_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2634;"	d
MSVDX_CMDS_RV_DEBLOCKING_FLAGS_REF_DIFF_CUR_ABOVE_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2633;"	d
MSVDX_CMDS_RV_DEBLOCKING_FLAGS_REF_DIFF_CUR_ABOVE_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2635;"	d
MSVDX_CMDS_RV_DEBLOCKING_FLAGS_REF_DIFF_CUR_ABOVE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2638;"	d
MSVDX_CMDS_RV_DEBLOCKING_FLAGS_REF_DIFF_CUR_LEFT_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2655;"	d
MSVDX_CMDS_RV_DEBLOCKING_FLAGS_REF_DIFF_CUR_LEFT_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2654;"	d
MSVDX_CMDS_RV_DEBLOCKING_FLAGS_REF_DIFF_CUR_LEFT_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2652;"	d
MSVDX_CMDS_RV_DEBLOCKING_FLAGS_REF_DIFF_CUR_LEFT_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2651;"	d
MSVDX_CMDS_RV_DEBLOCKING_FLAGS_REF_DIFF_CUR_LEFT_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2653;"	d
MSVDX_CMDS_RV_DEBLOCKING_FLAGS_REF_DIFF_CUR_LEFT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2656;"	d
MSVDX_CMDS_RV_DEBLOCKING_FLAGS_VECTOR_DIFFS_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2664;"	d
MSVDX_CMDS_RV_DEBLOCKING_FLAGS_VECTOR_DIFFS_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2663;"	d
MSVDX_CMDS_RV_DEBLOCKING_FLAGS_VECTOR_DIFFS_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2661;"	d
MSVDX_CMDS_RV_DEBLOCKING_FLAGS_VECTOR_DIFFS_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2660;"	d
MSVDX_CMDS_RV_DEBLOCKING_FLAGS_VECTOR_DIFFS_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2662;"	d
MSVDX_CMDS_RV_DEBLOCKING_FLAGS_VECTOR_DIFFS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2665;"	d
MSVDX_CMDS_SCALED_DISPLAY_SIZE_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1454;"	d
MSVDX_CMDS_SCALED_DISPLAY_SIZE_SCALE_DISPLAY_HEIGHT_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1462;"	d
MSVDX_CMDS_SCALED_DISPLAY_SIZE_SCALE_DISPLAY_HEIGHT_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1461;"	d
MSVDX_CMDS_SCALED_DISPLAY_SIZE_SCALE_DISPLAY_HEIGHT_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1459;"	d
MSVDX_CMDS_SCALED_DISPLAY_SIZE_SCALE_DISPLAY_HEIGHT_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1458;"	d
MSVDX_CMDS_SCALED_DISPLAY_SIZE_SCALE_DISPLAY_HEIGHT_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1460;"	d
MSVDX_CMDS_SCALED_DISPLAY_SIZE_SCALE_DISPLAY_HEIGHT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1463;"	d
MSVDX_CMDS_SCALED_DISPLAY_SIZE_SCALE_DISPLAY_WIDTH_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1471;"	d
MSVDX_CMDS_SCALED_DISPLAY_SIZE_SCALE_DISPLAY_WIDTH_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1470;"	d
MSVDX_CMDS_SCALED_DISPLAY_SIZE_SCALE_DISPLAY_WIDTH_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1468;"	d
MSVDX_CMDS_SCALED_DISPLAY_SIZE_SCALE_DISPLAY_WIDTH_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1467;"	d
MSVDX_CMDS_SCALED_DISPLAY_SIZE_SCALE_DISPLAY_WIDTH_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1469;"	d
MSVDX_CMDS_SCALED_DISPLAY_SIZE_SCALE_DISPLAY_WIDTH_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1472;"	d
MSVDX_CMDS_SCALE_CHROMA_POS_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1817;"	d
MSVDX_CMDS_SCALE_CHROMA_POS_SCALE_H_CHROMA_POS_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1834;"	d
MSVDX_CMDS_SCALE_CHROMA_POS_SCALE_H_CHROMA_POS_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1833;"	d
MSVDX_CMDS_SCALE_CHROMA_POS_SCALE_H_CHROMA_POS_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1831;"	d
MSVDX_CMDS_SCALE_CHROMA_POS_SCALE_H_CHROMA_POS_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1830;"	d
MSVDX_CMDS_SCALE_CHROMA_POS_SCALE_H_CHROMA_POS_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1832;"	d
MSVDX_CMDS_SCALE_CHROMA_POS_SCALE_H_CHROMA_POS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1835;"	d
MSVDX_CMDS_SCALE_CHROMA_POS_SCALE_V_CHROMA_POS_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1825;"	d
MSVDX_CMDS_SCALE_CHROMA_POS_SCALE_V_CHROMA_POS_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1824;"	d
MSVDX_CMDS_SCALE_CHROMA_POS_SCALE_V_CHROMA_POS_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1822;"	d
MSVDX_CMDS_SCALE_CHROMA_POS_SCALE_V_CHROMA_POS_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1821;"	d
MSVDX_CMDS_SCALE_CHROMA_POS_SCALE_V_CHROMA_POS_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1823;"	d
MSVDX_CMDS_SCALE_CHROMA_POS_SCALE_V_CHROMA_POS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1826;"	d
MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_ACCUM_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1837;"	d
MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_ACCUM_SCALE_H_CHROMA_ACCUM_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1845;"	d
MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_ACCUM_SCALE_H_CHROMA_ACCUM_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1844;"	d
MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_ACCUM_SCALE_H_CHROMA_ACCUM_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1842;"	d
MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_ACCUM_SCALE_H_CHROMA_ACCUM_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1841;"	d
MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_ACCUM_SCALE_H_CHROMA_ACCUM_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1843;"	d
MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_ACCUM_SCALE_H_CHROMA_ACCUM_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1846;"	d
MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_CHROMA_HORIZONTAL_INITIAL_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1625;"	d
MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_CHROMA_HORIZONTAL_INITIAL_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1624;"	d
MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_CHROMA_HORIZONTAL_INITIAL_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1622;"	d
MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_CHROMA_HORIZONTAL_INITIAL_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1621;"	d
MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_CHROMA_HORIZONTAL_INITIAL_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1623;"	d
MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_CHROMA_HORIZONTAL_INITIAL_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1626;"	d
MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_CHROMA_HORIZONTAL_PITCH_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1634;"	d
MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_CHROMA_HORIZONTAL_PITCH_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1633;"	d
MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_CHROMA_HORIZONTAL_PITCH_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1631;"	d
MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_CHROMA_HORIZONTAL_PITCH_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1630;"	d
MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_CHROMA_HORIZONTAL_PITCH_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1632;"	d
MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_CHROMA_HORIZONTAL_PITCH_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1635;"	d
MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1617;"	d
MSVDX_CMDS_SCALE_HORIZONTAL_LUMA_ACCUM_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1795;"	d
MSVDX_CMDS_SCALE_HORIZONTAL_LUMA_ACCUM_SCALE_H_LUMA_ACCUM_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1803;"	d
MSVDX_CMDS_SCALE_HORIZONTAL_LUMA_ACCUM_SCALE_H_LUMA_ACCUM_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1802;"	d
MSVDX_CMDS_SCALE_HORIZONTAL_LUMA_ACCUM_SCALE_H_LUMA_ACCUM_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1800;"	d
MSVDX_CMDS_SCALE_HORIZONTAL_LUMA_ACCUM_SCALE_H_LUMA_ACCUM_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1799;"	d
MSVDX_CMDS_SCALE_HORIZONTAL_LUMA_ACCUM_SCALE_H_LUMA_ACCUM_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1801;"	d
MSVDX_CMDS_SCALE_HORIZONTAL_LUMA_ACCUM_SCALE_H_LUMA_ACCUM_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1804;"	d
MSVDX_CMDS_SCALE_LUMA_POS_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1775;"	d
MSVDX_CMDS_SCALE_LUMA_POS_SCALE_H_LUMA_POS_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1792;"	d
MSVDX_CMDS_SCALE_LUMA_POS_SCALE_H_LUMA_POS_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1791;"	d
MSVDX_CMDS_SCALE_LUMA_POS_SCALE_H_LUMA_POS_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1789;"	d
MSVDX_CMDS_SCALE_LUMA_POS_SCALE_H_LUMA_POS_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1788;"	d
MSVDX_CMDS_SCALE_LUMA_POS_SCALE_H_LUMA_POS_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1790;"	d
MSVDX_CMDS_SCALE_LUMA_POS_SCALE_H_LUMA_POS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1793;"	d
MSVDX_CMDS_SCALE_LUMA_POS_SCALE_V_LUMA_POS_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1783;"	d
MSVDX_CMDS_SCALE_LUMA_POS_SCALE_V_LUMA_POS_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1782;"	d
MSVDX_CMDS_SCALE_LUMA_POS_SCALE_V_LUMA_POS_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1780;"	d
MSVDX_CMDS_SCALE_LUMA_POS_SCALE_V_LUMA_POS_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1779;"	d
MSVDX_CMDS_SCALE_LUMA_POS_SCALE_V_LUMA_POS_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1781;"	d
MSVDX_CMDS_SCALE_LUMA_POS_SCALE_V_LUMA_POS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1784;"	d
MSVDX_CMDS_SCALE_OUTPUT_SIZE_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1597;"	d
MSVDX_CMDS_SCALE_OUTPUT_SIZE_SCALE_OUTPUT_HEIGHT_MIN1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1605;"	d
MSVDX_CMDS_SCALE_OUTPUT_SIZE_SCALE_OUTPUT_HEIGHT_MIN1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1604;"	d
MSVDX_CMDS_SCALE_OUTPUT_SIZE_SCALE_OUTPUT_HEIGHT_MIN1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1602;"	d
MSVDX_CMDS_SCALE_OUTPUT_SIZE_SCALE_OUTPUT_HEIGHT_MIN1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1601;"	d
MSVDX_CMDS_SCALE_OUTPUT_SIZE_SCALE_OUTPUT_HEIGHT_MIN1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1603;"	d
MSVDX_CMDS_SCALE_OUTPUT_SIZE_SCALE_OUTPUT_HEIGHT_MIN1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1606;"	d
MSVDX_CMDS_SCALE_OUTPUT_SIZE_SCALE_OUTPUT_WIDTH_MIN1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1614;"	d
MSVDX_CMDS_SCALE_OUTPUT_SIZE_SCALE_OUTPUT_WIDTH_MIN1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1613;"	d
MSVDX_CMDS_SCALE_OUTPUT_SIZE_SCALE_OUTPUT_WIDTH_MIN1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1611;"	d
MSVDX_CMDS_SCALE_OUTPUT_SIZE_SCALE_OUTPUT_WIDTH_MIN1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1610;"	d
MSVDX_CMDS_SCALE_OUTPUT_SIZE_SCALE_OUTPUT_WIDTH_MIN1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1612;"	d
MSVDX_CMDS_SCALE_OUTPUT_SIZE_SCALE_OUTPUT_WIDTH_MIN1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1615;"	d
MSVDX_CMDS_SCALE_VERTICAL_CHROMA_ACCUM_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1848;"	d
MSVDX_CMDS_SCALE_VERTICAL_CHROMA_ACCUM_SCALE_V_CHROMA_ACCUM_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1856;"	d
MSVDX_CMDS_SCALE_VERTICAL_CHROMA_ACCUM_SCALE_V_CHROMA_ACCUM_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1855;"	d
MSVDX_CMDS_SCALE_VERTICAL_CHROMA_ACCUM_SCALE_V_CHROMA_ACCUM_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1853;"	d
MSVDX_CMDS_SCALE_VERTICAL_CHROMA_ACCUM_SCALE_V_CHROMA_ACCUM_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1852;"	d
MSVDX_CMDS_SCALE_VERTICAL_CHROMA_ACCUM_SCALE_V_CHROMA_ACCUM_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1854;"	d
MSVDX_CMDS_SCALE_VERTICAL_CHROMA_ACCUM_SCALE_V_CHROMA_ACCUM_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1857;"	d
MSVDX_CMDS_SCALE_VERTICAL_CHROMA_CHROMA_VERTICAL_INITIAL_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1645;"	d
MSVDX_CMDS_SCALE_VERTICAL_CHROMA_CHROMA_VERTICAL_INITIAL_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1644;"	d
MSVDX_CMDS_SCALE_VERTICAL_CHROMA_CHROMA_VERTICAL_INITIAL_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1642;"	d
MSVDX_CMDS_SCALE_VERTICAL_CHROMA_CHROMA_VERTICAL_INITIAL_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1641;"	d
MSVDX_CMDS_SCALE_VERTICAL_CHROMA_CHROMA_VERTICAL_INITIAL_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1643;"	d
MSVDX_CMDS_SCALE_VERTICAL_CHROMA_CHROMA_VERTICAL_INITIAL_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1646;"	d
MSVDX_CMDS_SCALE_VERTICAL_CHROMA_CHROMA_VERTICAL_PITCH_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1654;"	d
MSVDX_CMDS_SCALE_VERTICAL_CHROMA_CHROMA_VERTICAL_PITCH_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1653;"	d
MSVDX_CMDS_SCALE_VERTICAL_CHROMA_CHROMA_VERTICAL_PITCH_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1651;"	d
MSVDX_CMDS_SCALE_VERTICAL_CHROMA_CHROMA_VERTICAL_PITCH_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1650;"	d
MSVDX_CMDS_SCALE_VERTICAL_CHROMA_CHROMA_VERTICAL_PITCH_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1652;"	d
MSVDX_CMDS_SCALE_VERTICAL_CHROMA_CHROMA_VERTICAL_PITCH_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1655;"	d
MSVDX_CMDS_SCALE_VERTICAL_CHROMA_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1637;"	d
MSVDX_CMDS_SCALE_VERTICAL_LUMA_ACCUM_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1806;"	d
MSVDX_CMDS_SCALE_VERTICAL_LUMA_ACCUM_SCALE_V_LUMA_ACCUM_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1814;"	d
MSVDX_CMDS_SCALE_VERTICAL_LUMA_ACCUM_SCALE_V_LUMA_ACCUM_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1813;"	d
MSVDX_CMDS_SCALE_VERTICAL_LUMA_ACCUM_SCALE_V_LUMA_ACCUM_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1811;"	d
MSVDX_CMDS_SCALE_VERTICAL_LUMA_ACCUM_SCALE_V_LUMA_ACCUM_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1810;"	d
MSVDX_CMDS_SCALE_VERTICAL_LUMA_ACCUM_SCALE_V_LUMA_ACCUM_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1812;"	d
MSVDX_CMDS_SCALE_VERTICAL_LUMA_ACCUM_SCALE_V_LUMA_ACCUM_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1815;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_DISABLE_DEBLOCK_FILTER_IDC_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2749;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_DISABLE_DEBLOCK_FILTER_IDC_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2748;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_DISABLE_DEBLOCK_FILTER_IDC_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2746;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_DISABLE_DEBLOCK_FILTER_IDC_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2745;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_DISABLE_DEBLOCK_FILTER_IDC_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2747;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_DISABLE_DEBLOCK_FILTER_IDC_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2750;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_LOOPFILTER_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2740;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_LOOPFILTER_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2739;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_LOOPFILTER_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2737;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_LOOPFILTER_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2736;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_LOOPFILTER_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2738;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_LOOPFILTER_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2741;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_MODE_CONFIG_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2713;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_MODE_CONFIG_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2712;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_MODE_CONFIG_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2710;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_MODE_CONFIG_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2709;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_MODE_CONFIG_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2711;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_MODE_CONFIG_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2714;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2696;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_RND_CTL_BIT_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2704;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_RND_CTL_BIT_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2703;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_RND_CTL_BIT_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2701;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_RND_CTL_BIT_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2700;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_RND_CTL_BIT_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2702;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_RND_CTL_BIT_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2705;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_ALPHA_CO_OFFSET_DIV2_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2758;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_ALPHA_CO_OFFSET_DIV2_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2757;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_ALPHA_CO_OFFSET_DIV2_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2755;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_ALPHA_CO_OFFSET_DIV2_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2754;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_ALPHA_CO_OFFSET_DIV2_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2756;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_ALPHA_CO_OFFSET_DIV2_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2759;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_BETA_OFFSET_DIV2_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2767;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_BETA_OFFSET_DIV2_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2766;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_BETA_OFFSET_DIV2_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2764;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_BETA_OFFSET_DIV2_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2763;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_BETA_OFFSET_DIV2_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2765;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_BETA_OFFSET_DIV2_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2768;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_CODE_TYPE_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2785;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_CODE_TYPE_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2784;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_CODE_TYPE_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2782;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_CODE_TYPE_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2781;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_CODE_TYPE_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2783;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_CODE_TYPE_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2786;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_FIELD_TYPE_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2776;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_FIELD_TYPE_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2775;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_FIELD_TYPE_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2773;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_FIELD_TYPE_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2772;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_FIELD_TYPE_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2774;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_FIELD_TYPE_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2777;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SUBPEL_FILTER_MODE_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2722;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SUBPEL_FILTER_MODE_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2721;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SUBPEL_FILTER_MODE_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2719;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SUBPEL_FILTER_MODE_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2718;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SUBPEL_FILTER_MODE_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2720;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SUBPEL_FILTER_MODE_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2723;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_VC1_FASTUVMC_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2731;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_VC1_FASTUVMC_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2730;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_VC1_FASTUVMC_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2728;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_VC1_FASTUVMC_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2727;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_VC1_FASTUVMC_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2729;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE1_VC1_FASTUVMC_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2732;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_DISABLE_DEBLOCK_FILTER_IDC_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3051;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_DISABLE_DEBLOCK_FILTER_IDC_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3050;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_DISABLE_DEBLOCK_FILTER_IDC_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3048;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_DISABLE_DEBLOCK_FILTER_IDC_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3047;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_DISABLE_DEBLOCK_FILTER_IDC_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3049;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_DISABLE_DEBLOCK_FILTER_IDC_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3052;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_LOOPFILTER_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3042;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_LOOPFILTER_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3041;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_LOOPFILTER_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3039;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_LOOPFILTER_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3038;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_LOOPFILTER_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3040;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_LOOPFILTER_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3043;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_MODE_CONFIG_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3015;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_MODE_CONFIG_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3014;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_MODE_CONFIG_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3012;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_MODE_CONFIG_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3011;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_MODE_CONFIG_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3013;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_MODE_CONFIG_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3016;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2998;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_RND_CTL_BIT_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3006;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_RND_CTL_BIT_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3005;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_RND_CTL_BIT_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3003;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_RND_CTL_BIT_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3002;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_RND_CTL_BIT_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3004;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_RND_CTL_BIT_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3007;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_ALPHA_CO_OFFSET_DIV2_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3060;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_ALPHA_CO_OFFSET_DIV2_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3059;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_ALPHA_CO_OFFSET_DIV2_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3057;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_ALPHA_CO_OFFSET_DIV2_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3056;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_ALPHA_CO_OFFSET_DIV2_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3058;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_ALPHA_CO_OFFSET_DIV2_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3061;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_BETA_OFFSET_DIV2_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3069;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_BETA_OFFSET_DIV2_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3068;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_BETA_OFFSET_DIV2_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3066;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_BETA_OFFSET_DIV2_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3065;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_BETA_OFFSET_DIV2_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3067;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_BETA_OFFSET_DIV2_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3070;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_CODE_TYPE_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3087;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_CODE_TYPE_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3086;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_CODE_TYPE_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3084;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_CODE_TYPE_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3083;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_CODE_TYPE_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3085;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_CODE_TYPE_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3088;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_FIELD_TYPE_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3078;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_FIELD_TYPE_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3077;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_FIELD_TYPE_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3075;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_FIELD_TYPE_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3074;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_FIELD_TYPE_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3076;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_FIELD_TYPE_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3079;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SUBPEL_FILTER_MODE_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3024;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SUBPEL_FILTER_MODE_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3023;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SUBPEL_FILTER_MODE_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3021;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SUBPEL_FILTER_MODE_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3020;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SUBPEL_FILTER_MODE_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3022;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SUBPEL_FILTER_MODE_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3025;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_VC1_FASTUVMC_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3033;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_VC1_FASTUVMC_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3032;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_VC1_FASTUVMC_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3030;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_VC1_FASTUVMC_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3029;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_VC1_FASTUVMC_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3031;"	d
MSVDX_CMDS_SLICE_PARAMS_ABOVE2_VC1_FASTUVMC_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3034;"	d
MSVDX_CMDS_SLICE_PARAMS_ALPHA_C_OFFSET_MSB_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2068;"	d
MSVDX_CMDS_SLICE_PARAMS_ALPHA_C_OFFSET_MSB_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2067;"	d
MSVDX_CMDS_SLICE_PARAMS_ALPHA_C_OFFSET_MSB_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2065;"	d
MSVDX_CMDS_SLICE_PARAMS_ALPHA_C_OFFSET_MSB_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2064;"	d
MSVDX_CMDS_SLICE_PARAMS_ALPHA_C_OFFSET_MSB_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2066;"	d
MSVDX_CMDS_SLICE_PARAMS_ALPHA_C_OFFSET_MSB_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2069;"	d
MSVDX_CMDS_SLICE_PARAMS_BETA_OFFSET_MSB_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2077;"	d
MSVDX_CMDS_SLICE_PARAMS_BETA_OFFSET_MSB_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2076;"	d
MSVDX_CMDS_SLICE_PARAMS_BETA_OFFSET_MSB_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2074;"	d
MSVDX_CMDS_SLICE_PARAMS_BETA_OFFSET_MSB_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2073;"	d
MSVDX_CMDS_SLICE_PARAMS_BETA_OFFSET_MSB_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2075;"	d
MSVDX_CMDS_SLICE_PARAMS_BETA_OFFSET_MSB_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2078;"	d
MSVDX_CMDS_SLICE_PARAMS_CONSTRAINED_INTRA_PRED_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2113;"	d
MSVDX_CMDS_SLICE_PARAMS_CONSTRAINED_INTRA_PRED_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2112;"	d
MSVDX_CMDS_SLICE_PARAMS_CONSTRAINED_INTRA_PRED_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2110;"	d
MSVDX_CMDS_SLICE_PARAMS_CONSTRAINED_INTRA_PRED_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2109;"	d
MSVDX_CMDS_SLICE_PARAMS_CONSTRAINED_INTRA_PRED_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2111;"	d
MSVDX_CMDS_SLICE_PARAMS_CONSTRAINED_INTRA_PRED_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2114;"	d
MSVDX_CMDS_SLICE_PARAMS_DISABLE_DEBLOCK_FILTER_IDC_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2167;"	d
MSVDX_CMDS_SLICE_PARAMS_DISABLE_DEBLOCK_FILTER_IDC_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2166;"	d
MSVDX_CMDS_SLICE_PARAMS_DISABLE_DEBLOCK_FILTER_IDC_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2164;"	d
MSVDX_CMDS_SLICE_PARAMS_DISABLE_DEBLOCK_FILTER_IDC_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2163;"	d
MSVDX_CMDS_SLICE_PARAMS_DISABLE_DEBLOCK_FILTER_IDC_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2165;"	d
MSVDX_CMDS_SLICE_PARAMS_DISABLE_DEBLOCK_FILTER_IDC_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2168;"	d
MSVDX_CMDS_SLICE_PARAMS_LOOPFILTER_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2158;"	d
MSVDX_CMDS_SLICE_PARAMS_LOOPFILTER_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2157;"	d
MSVDX_CMDS_SLICE_PARAMS_LOOPFILTER_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2155;"	d
MSVDX_CMDS_SLICE_PARAMS_LOOPFILTER_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2154;"	d
MSVDX_CMDS_SLICE_PARAMS_LOOPFILTER_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2156;"	d
MSVDX_CMDS_SLICE_PARAMS_LOOPFILTER_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2159;"	d
MSVDX_CMDS_SLICE_PARAMS_MODE_CONFIG_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2131;"	d
MSVDX_CMDS_SLICE_PARAMS_MODE_CONFIG_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2130;"	d
MSVDX_CMDS_SLICE_PARAMS_MODE_CONFIG_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2128;"	d
MSVDX_CMDS_SLICE_PARAMS_MODE_CONFIG_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2127;"	d
MSVDX_CMDS_SLICE_PARAMS_MODE_CONFIG_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2129;"	d
MSVDX_CMDS_SLICE_PARAMS_MODE_CONFIG_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2132;"	d
MSVDX_CMDS_SLICE_PARAMS_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2060;"	d
MSVDX_CMDS_SLICE_PARAMS_RND_CTL_BIT_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2122;"	d
MSVDX_CMDS_SLICE_PARAMS_RND_CTL_BIT_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2121;"	d
MSVDX_CMDS_SLICE_PARAMS_RND_CTL_BIT_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2119;"	d
MSVDX_CMDS_SLICE_PARAMS_RND_CTL_BIT_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2118;"	d
MSVDX_CMDS_SLICE_PARAMS_RND_CTL_BIT_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2120;"	d
MSVDX_CMDS_SLICE_PARAMS_RND_CTL_BIT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2123;"	d
MSVDX_CMDS_SLICE_PARAMS_SLICE_ALPHA_CO_OFFSET_DIV2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2176;"	d
MSVDX_CMDS_SLICE_PARAMS_SLICE_ALPHA_CO_OFFSET_DIV2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2175;"	d
MSVDX_CMDS_SLICE_PARAMS_SLICE_ALPHA_CO_OFFSET_DIV2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2173;"	d
MSVDX_CMDS_SLICE_PARAMS_SLICE_ALPHA_CO_OFFSET_DIV2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2172;"	d
MSVDX_CMDS_SLICE_PARAMS_SLICE_ALPHA_CO_OFFSET_DIV2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2174;"	d
MSVDX_CMDS_SLICE_PARAMS_SLICE_ALPHA_CO_OFFSET_DIV2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2177;"	d
MSVDX_CMDS_SLICE_PARAMS_SLICE_BETA_OFFSET_DIV2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2185;"	d
MSVDX_CMDS_SLICE_PARAMS_SLICE_BETA_OFFSET_DIV2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2184;"	d
MSVDX_CMDS_SLICE_PARAMS_SLICE_BETA_OFFSET_DIV2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2182;"	d
MSVDX_CMDS_SLICE_PARAMS_SLICE_BETA_OFFSET_DIV2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2181;"	d
MSVDX_CMDS_SLICE_PARAMS_SLICE_BETA_OFFSET_DIV2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2183;"	d
MSVDX_CMDS_SLICE_PARAMS_SLICE_BETA_OFFSET_DIV2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2186;"	d
MSVDX_CMDS_SLICE_PARAMS_SLICE_CODE_TYPE_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2203;"	d
MSVDX_CMDS_SLICE_PARAMS_SLICE_CODE_TYPE_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2202;"	d
MSVDX_CMDS_SLICE_PARAMS_SLICE_CODE_TYPE_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2200;"	d
MSVDX_CMDS_SLICE_PARAMS_SLICE_CODE_TYPE_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2199;"	d
MSVDX_CMDS_SLICE_PARAMS_SLICE_CODE_TYPE_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2201;"	d
MSVDX_CMDS_SLICE_PARAMS_SLICE_CODE_TYPE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2204;"	d
MSVDX_CMDS_SLICE_PARAMS_SLICE_FIELD_TYPE_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2194;"	d
MSVDX_CMDS_SLICE_PARAMS_SLICE_FIELD_TYPE_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2193;"	d
MSVDX_CMDS_SLICE_PARAMS_SLICE_FIELD_TYPE_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2191;"	d
MSVDX_CMDS_SLICE_PARAMS_SLICE_FIELD_TYPE_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2190;"	d
MSVDX_CMDS_SLICE_PARAMS_SLICE_FIELD_TYPE_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2192;"	d
MSVDX_CMDS_SLICE_PARAMS_SLICE_FIELD_TYPE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2195;"	d
MSVDX_CMDS_SLICE_PARAMS_SUBPEL_FILTER_MODE_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2140;"	d
MSVDX_CMDS_SLICE_PARAMS_SUBPEL_FILTER_MODE_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2139;"	d
MSVDX_CMDS_SLICE_PARAMS_SUBPEL_FILTER_MODE_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2137;"	d
MSVDX_CMDS_SLICE_PARAMS_SUBPEL_FILTER_MODE_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2136;"	d
MSVDX_CMDS_SLICE_PARAMS_SUBPEL_FILTER_MODE_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2138;"	d
MSVDX_CMDS_SLICE_PARAMS_SUBPEL_FILTER_MODE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2141;"	d
MSVDX_CMDS_SLICE_PARAMS_VC1_BACK_INT_COMP_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2104;"	d
MSVDX_CMDS_SLICE_PARAMS_VC1_BACK_INT_COMP_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2103;"	d
MSVDX_CMDS_SLICE_PARAMS_VC1_BACK_INT_COMP_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2101;"	d
MSVDX_CMDS_SLICE_PARAMS_VC1_BACK_INT_COMP_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2100;"	d
MSVDX_CMDS_SLICE_PARAMS_VC1_BACK_INT_COMP_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2102;"	d
MSVDX_CMDS_SLICE_PARAMS_VC1_BACK_INT_COMP_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2105;"	d
MSVDX_CMDS_SLICE_PARAMS_VC1_FASTUVMC_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2149;"	d
MSVDX_CMDS_SLICE_PARAMS_VC1_FASTUVMC_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2148;"	d
MSVDX_CMDS_SLICE_PARAMS_VC1_FASTUVMC_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2146;"	d
MSVDX_CMDS_SLICE_PARAMS_VC1_FASTUVMC_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2145;"	d
MSVDX_CMDS_SLICE_PARAMS_VC1_FASTUVMC_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2147;"	d
MSVDX_CMDS_SLICE_PARAMS_VC1_FASTUVMC_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2150;"	d
MSVDX_CMDS_SLICE_PARAMS_VC1_PREV_BOT_INT_COMP_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2086;"	d
MSVDX_CMDS_SLICE_PARAMS_VC1_PREV_BOT_INT_COMP_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2085;"	d
MSVDX_CMDS_SLICE_PARAMS_VC1_PREV_BOT_INT_COMP_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2083;"	d
MSVDX_CMDS_SLICE_PARAMS_VC1_PREV_BOT_INT_COMP_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2082;"	d
MSVDX_CMDS_SLICE_PARAMS_VC1_PREV_BOT_INT_COMP_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2084;"	d
MSVDX_CMDS_SLICE_PARAMS_VC1_PREV_BOT_INT_COMP_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2087;"	d
MSVDX_CMDS_SLICE_PARAMS_VC1_PREV_INT_COMP_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2095;"	d
MSVDX_CMDS_SLICE_PARAMS_VC1_PREV_INT_COMP_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2094;"	d
MSVDX_CMDS_SLICE_PARAMS_VC1_PREV_INT_COMP_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2092;"	d
MSVDX_CMDS_SLICE_PARAMS_VC1_PREV_INT_COMP_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2091;"	d
MSVDX_CMDS_SLICE_PARAMS_VC1_PREV_INT_COMP_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2093;"	d
MSVDX_CMDS_SLICE_PARAMS_VC1_PREV_INT_COMP_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2096;"	d
MSVDX_CMDS_VC1_CHROMA_RANGE_MAPPING_BASE_ADDRESS_CHROMA_RANGE_BASE_ADDR_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1252;"	d
MSVDX_CMDS_VC1_CHROMA_RANGE_MAPPING_BASE_ADDRESS_CHROMA_RANGE_BASE_ADDR_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1251;"	d
MSVDX_CMDS_VC1_CHROMA_RANGE_MAPPING_BASE_ADDRESS_CHROMA_RANGE_BASE_ADDR_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1249;"	d
MSVDX_CMDS_VC1_CHROMA_RANGE_MAPPING_BASE_ADDRESS_CHROMA_RANGE_BASE_ADDR_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1248;"	d
MSVDX_CMDS_VC1_CHROMA_RANGE_MAPPING_BASE_ADDRESS_CHROMA_RANGE_BASE_ADDR_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1250;"	d
MSVDX_CMDS_VC1_CHROMA_RANGE_MAPPING_BASE_ADDRESS_CHROMA_RANGE_BASE_ADDR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1253;"	d
MSVDX_CMDS_VC1_CHROMA_RANGE_MAPPING_BASE_ADDRESS_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1244;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE1_INLOOP_CB_BOUNDARY_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2995;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE1_INLOOP_CB_BOUNDARY_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2994;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE1_INLOOP_CB_BOUNDARY_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2992;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE1_INLOOP_CB_BOUNDARY_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2991;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE1_INLOOP_CB_BOUNDARY_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2993;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE1_INLOOP_CB_BOUNDARY_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2996;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE1_INLOOP_CR_BOUNDARY_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2986;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE1_INLOOP_CR_BOUNDARY_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2985;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE1_INLOOP_CR_BOUNDARY_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2983;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE1_INLOOP_CR_BOUNDARY_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2982;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE1_INLOOP_CR_BOUNDARY_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2984;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE1_INLOOP_CR_BOUNDARY_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2987;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE1_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2978;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE2_INLOOP_CB_BOUNDARY_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3250;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE2_INLOOP_CB_BOUNDARY_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3249;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE2_INLOOP_CB_BOUNDARY_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3247;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE2_INLOOP_CB_BOUNDARY_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3246;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE2_INLOOP_CB_BOUNDARY_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3248;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE2_INLOOP_CB_BOUNDARY_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3251;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE2_INLOOP_CR_BOUNDARY_ABOVE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3241;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE2_INLOOP_CR_BOUNDARY_ABOVE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3240;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE2_INLOOP_CR_BOUNDARY_ABOVE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3238;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE2_INLOOP_CR_BOUNDARY_ABOVE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3237;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE2_INLOOP_CR_BOUNDARY_ABOVE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3239;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE2_INLOOP_CR_BOUNDARY_ABOVE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3242;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE2_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	3233;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_INLOOP_CB_BOUNDARY_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2626;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_INLOOP_CB_BOUNDARY_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2625;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_INLOOP_CB_BOUNDARY_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2623;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_INLOOP_CB_BOUNDARY_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2622;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_INLOOP_CB_BOUNDARY_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2624;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_INLOOP_CB_BOUNDARY_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2627;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_INLOOP_CR_BOUNDARY_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2617;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_INLOOP_CR_BOUNDARY_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2616;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_INLOOP_CR_BOUNDARY_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2614;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_INLOOP_CR_BOUNDARY_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2613;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_INLOOP_CR_BOUNDARY_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2615;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_INLOOP_CR_BOUNDARY_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2618;"	d
MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2609;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y0_BOUNDARY_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2975;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y0_BOUNDARY_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2974;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y0_BOUNDARY_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2972;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y0_BOUNDARY_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2971;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y0_BOUNDARY_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2973;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y0_BOUNDARY_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2976;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y1_BOUNDARY_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2966;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y1_BOUNDARY_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2965;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y1_BOUNDARY_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2963;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y1_BOUNDARY_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2962;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y1_BOUNDARY_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2964;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y1_BOUNDARY_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2967;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y2_BOUNDARY_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2957;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y2_BOUNDARY_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2956;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y2_BOUNDARY_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2954;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y2_BOUNDARY_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2953;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y2_BOUNDARY_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2955;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y2_BOUNDARY_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2958;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y3_BOUNDARY_ABOVE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2948;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y3_BOUNDARY_ABOVE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2947;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y3_BOUNDARY_ABOVE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2945;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y3_BOUNDARY_ABOVE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2944;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y3_BOUNDARY_ABOVE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2946;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y3_BOUNDARY_ABOVE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2949;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2940;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y0_BOUNDARY_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2606;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y0_BOUNDARY_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2605;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y0_BOUNDARY_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2603;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y0_BOUNDARY_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2602;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y0_BOUNDARY_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2604;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y0_BOUNDARY_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2607;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y1_BOUNDARY_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2597;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y1_BOUNDARY_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2596;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y1_BOUNDARY_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2594;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y1_BOUNDARY_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2593;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y1_BOUNDARY_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2595;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y1_BOUNDARY_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2598;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y2_BOUNDARY_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2588;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y2_BOUNDARY_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2587;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y2_BOUNDARY_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2585;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y2_BOUNDARY_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2584;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y2_BOUNDARY_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2586;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y2_BOUNDARY_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2589;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y3_BOUNDARY_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2579;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y3_BOUNDARY_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2578;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y3_BOUNDARY_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2576;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y3_BOUNDARY_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2575;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y3_BOUNDARY_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2577;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y3_BOUNDARY_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2580;"	d
MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2571;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1155;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSCALE_BACK_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1190;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSCALE_BACK_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1189;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSCALE_BACK_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1187;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSCALE_BACK_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1186;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSCALE_BACK_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1188;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSCALE_BACK_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1191;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSCALE_PREV_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1172;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSCALE_PREV_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1171;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSCALE_PREV_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1169;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSCALE_PREV_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1168;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSCALE_PREV_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1170;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSCALE_PREV_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1173;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSHIFT_BACK_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1181;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSHIFT_BACK_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1180;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSHIFT_BACK_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1178;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSHIFT_BACK_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1177;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSHIFT_BACK_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1179;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSHIFT_BACK_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1182;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSHIFT_PREV_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1163;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSHIFT_PREV_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1162;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSHIFT_PREV_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1160;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSHIFT_PREV_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1159;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSHIFT_PREV_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1161;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSHIFT_PREV_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1164;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1117;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSCALE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1152;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSCALE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1151;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSCALE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1149;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSCALE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1148;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSCALE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1150;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSCALE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1153;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSCALE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1134;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSCALE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1133;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSCALE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1131;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSCALE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1130;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSCALE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1132;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSCALE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1135;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSHIFT1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1143;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSHIFT1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1142;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSHIFT1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1140;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSHIFT1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1139;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSHIFT1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1141;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSHIFT1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1144;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSHIFT2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1125;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSHIFT2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1124;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSHIFT2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1122;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSHIFT2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1121;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSHIFT2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1123;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSHIFT2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1126;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PREVIOUS_BOTTOM_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1193;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PREVIOUS_BOTTOM_VC1_LUMSCALE_PREV_BOT_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1210;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PREVIOUS_BOTTOM_VC1_LUMSCALE_PREV_BOT_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1209;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PREVIOUS_BOTTOM_VC1_LUMSCALE_PREV_BOT_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1207;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PREVIOUS_BOTTOM_VC1_LUMSCALE_PREV_BOT_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1206;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PREVIOUS_BOTTOM_VC1_LUMSCALE_PREV_BOT_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1208;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PREVIOUS_BOTTOM_VC1_LUMSCALE_PREV_BOT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1211;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PREVIOUS_BOTTOM_VC1_LUMSHIFT_PREV_BOT_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1201;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PREVIOUS_BOTTOM_VC1_LUMSHIFT_PREV_BOT_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1200;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PREVIOUS_BOTTOM_VC1_LUMSHIFT_PREV_BOT_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1198;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PREVIOUS_BOTTOM_VC1_LUMSHIFT_PREV_BOT_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1197;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PREVIOUS_BOTTOM_VC1_LUMSHIFT_PREV_BOT_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1199;"	d
MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PREVIOUS_BOTTOM_VC1_LUMSHIFT_PREV_BOT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1202;"	d
MSVDX_CMDS_VC1_LUMA_RANGE_MAPPING_BASE_ADDRESS_LUMA_RANGE_BASE_ADDR_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1241;"	d
MSVDX_CMDS_VC1_LUMA_RANGE_MAPPING_BASE_ADDRESS_LUMA_RANGE_BASE_ADDR_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1240;"	d
MSVDX_CMDS_VC1_LUMA_RANGE_MAPPING_BASE_ADDRESS_LUMA_RANGE_BASE_ADDR_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1238;"	d
MSVDX_CMDS_VC1_LUMA_RANGE_MAPPING_BASE_ADDRESS_LUMA_RANGE_BASE_ADDR_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1237;"	d
MSVDX_CMDS_VC1_LUMA_RANGE_MAPPING_BASE_ADDRESS_LUMA_RANGE_BASE_ADDR_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1239;"	d
MSVDX_CMDS_VC1_LUMA_RANGE_MAPPING_BASE_ADDRESS_LUMA_RANGE_BASE_ADDR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1242;"	d
MSVDX_CMDS_VC1_LUMA_RANGE_MAPPING_BASE_ADDRESS_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1233;"	d
MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_CHROMA_RANGE_MAP_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1272;"	d
MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_CHROMA_RANGE_MAP_FLAG_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1263;"	d
MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_CHROMA_RANGE_MAP_FLAG_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1262;"	d
MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_CHROMA_RANGE_MAP_FLAG_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1260;"	d
MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_CHROMA_RANGE_MAP_FLAG_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1259;"	d
MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_CHROMA_RANGE_MAP_FLAG_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1261;"	d
MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_CHROMA_RANGE_MAP_FLAG_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1264;"	d
MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_CHROMA_RANGE_MAP_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1271;"	d
MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_CHROMA_RANGE_MAP_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1269;"	d
MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_CHROMA_RANGE_MAP_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1268;"	d
MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_CHROMA_RANGE_MAP_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1270;"	d
MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_CHROMA_RANGE_MAP_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1273;"	d
MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_LUMA_RANGE_MAP_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1290;"	d
MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_LUMA_RANGE_MAP_FLAG_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1281;"	d
MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_LUMA_RANGE_MAP_FLAG_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1280;"	d
MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_LUMA_RANGE_MAP_FLAG_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1278;"	d
MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_LUMA_RANGE_MAP_FLAG_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1277;"	d
MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_LUMA_RANGE_MAP_FLAG_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1279;"	d
MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_LUMA_RANGE_MAP_FLAG_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1282;"	d
MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_LUMA_RANGE_MAP_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1289;"	d
MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_LUMA_RANGE_MAP_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1287;"	d
MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_LUMA_RANGE_MAP_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1286;"	d
MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_LUMA_RANGE_MAP_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1288;"	d
MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_LUMA_RANGE_MAP_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1291;"	d
MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1255;"	d
MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_NO_ENTRIES	vdec/regdefs/msvdx/msvdx_cmds_io2.h	178;"	d
MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	176;"	d
MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_STRIDE	vdec/regdefs/msvdx/msvdx_cmds_io2.h	177;"	d
MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_0_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	213;"	d
MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_0_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	212;"	d
MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_0_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	210;"	d
MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_0_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	209;"	d
MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_0_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	211;"	d
MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_0_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	214;"	d
MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	204;"	d
MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	203;"	d
MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	201;"	d
MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	200;"	d
MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	202;"	d
MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	205;"	d
MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	195;"	d
MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	194;"	d
MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	192;"	d
MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	191;"	d
MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	193;"	d
MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	196;"	d
MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_3_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	186;"	d
MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_3_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	185;"	d
MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_3_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	183;"	d
MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_3_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	182;"	d
MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_3_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	184;"	d
MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_3_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	187;"	d
MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_NO_ENTRIES	vdec/regdefs/msvdx/msvdx_cmds_io2.h	98;"	d
MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	96;"	d
MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_STRIDE	vdec/regdefs/msvdx/msvdx_cmds_io2.h	97;"	d
MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_0_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	133;"	d
MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_0_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	132;"	d
MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_0_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	130;"	d
MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_0_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	129;"	d
MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_0_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	131;"	d
MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_0_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	134;"	d
MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	124;"	d
MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	123;"	d
MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	121;"	d
MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	120;"	d
MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	122;"	d
MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	125;"	d
MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	115;"	d
MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	114;"	d
MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	112;"	d
MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	111;"	d
MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	113;"	d
MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	116;"	d
MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_3_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	106;"	d
MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_3_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	105;"	d
MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_3_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	103;"	d
MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_3_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	102;"	d
MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_3_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	104;"	d
MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_3_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	107;"	d
MSVDX_CMDS_VERTICAL_SCALE_CONTROL_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1494;"	d
MSVDX_CMDS_VERTICAL_SCALE_CONTROL_VERTICAL_INITIAL_POS_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1502;"	d
MSVDX_CMDS_VERTICAL_SCALE_CONTROL_VERTICAL_INITIAL_POS_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1501;"	d
MSVDX_CMDS_VERTICAL_SCALE_CONTROL_VERTICAL_INITIAL_POS_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1499;"	d
MSVDX_CMDS_VERTICAL_SCALE_CONTROL_VERTICAL_INITIAL_POS_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1498;"	d
MSVDX_CMDS_VERTICAL_SCALE_CONTROL_VERTICAL_INITIAL_POS_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1500;"	d
MSVDX_CMDS_VERTICAL_SCALE_CONTROL_VERTICAL_INITIAL_POS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1503;"	d
MSVDX_CMDS_VERTICAL_SCALE_CONTROL_VERTICAL_SCALE_PITCH_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1511;"	d
MSVDX_CMDS_VERTICAL_SCALE_CONTROL_VERTICAL_SCALE_PITCH_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1510;"	d
MSVDX_CMDS_VERTICAL_SCALE_CONTROL_VERTICAL_SCALE_PITCH_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1508;"	d
MSVDX_CMDS_VERTICAL_SCALE_CONTROL_VERTICAL_SCALE_PITCH_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1507;"	d
MSVDX_CMDS_VERTICAL_SCALE_CONTROL_VERTICAL_SCALE_PITCH_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1509;"	d
MSVDX_CMDS_VERTICAL_SCALE_CONTROL_VERTICAL_SCALE_PITCH_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1512;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_AUTO_SELECT_PM_FLAG_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1692;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_AUTO_SELECT_PM_FLAG_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1691;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_AUTO_SELECT_PM_FLAG_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1689;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_AUTO_SELECT_PM_FLAG_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1688;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_AUTO_SELECT_PM_FLAG_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1690;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_AUTO_SELECT_PM_FLAG_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1693;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_BICUBIC_BILINEAR_FILT_FLAG_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1719;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_BICUBIC_BILINEAR_FILT_FLAG_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1718;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_BICUBIC_BILINEAR_FILT_FLAG_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1716;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_BICUBIC_BILINEAR_FILT_FLAG_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1715;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_BICUBIC_BILINEAR_FILT_FLAG_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1717;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_BICUBIC_BILINEAR_FILT_FLAG_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1720;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_DCT_Q_MASK_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1683;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_DCT_Q_MASK_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1682;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_DCT_Q_MASK_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1680;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_DCT_Q_MASK_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1679;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_DCT_Q_MASK_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1681;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_DCT_Q_MASK_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1684;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1657;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_PRED_FILTER_ALPHA_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1728;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_PRED_FILTER_ALPHA_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1727;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_PRED_FILTER_ALPHA_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1725;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_PRED_FILTER_ALPHA_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1724;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_PRED_FILTER_ALPHA_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1726;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_PRED_FILTER_ALPHA_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1729;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_PRED_FILT_MV_SIZE_THRESH_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1710;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_PRED_FILT_MV_SIZE_THRESH_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1709;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_PRED_FILT_MV_SIZE_THRESH_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1707;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_PRED_FILT_MV_SIZE_THRESH_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1706;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_PRED_FILT_MV_SIZE_THRESH_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1708;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_PRED_FILT_MV_SIZE_THRESH_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1711;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_PRED_FILT_VAR_THRESH_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1701;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_PRED_FILT_VAR_THRESH_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1700;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_PRED_FILT_VAR_THRESH_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1698;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_PRED_FILT_VAR_THRESH_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1697;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_PRED_FILT_VAR_THRESH_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1699;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_PRED_FILT_VAR_THRESH_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1702;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_VP6_1_FLAG_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1674;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_VP6_1_FLAG_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1673;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_VP6_1_FLAG_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1671;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_VP6_1_FLAG_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1670;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_VP6_1_FLAG_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1672;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_VP6_1_FLAG_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1675;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_VP6_USE_LOOPFILTER_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1665;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_VP6_USE_LOOPFILTER_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1664;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_VP6_USE_LOOPFILTER_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1662;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_VP6_USE_LOOPFILTER_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1661;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_VP6_USE_LOOPFILTER_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1663;"	d
MSVDX_CMDS_VP6_FILTER_SELECT_VP6_USE_LOOPFILTER_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1666;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1946;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE0_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1981;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE0_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1980;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE0_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1978;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE0_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1977;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE0_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1979;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE0_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1982;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1972;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1971;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1969;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1968;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1970;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1973;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1963;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1962;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1960;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1959;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1961;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1964;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE3_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1954;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE3_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1953;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE3_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1951;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE3_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1950;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE3_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1952;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE3_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1955;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_CONTROL_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1926;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_CONTROL_VP8_MODE_REF_LF_DELTA_ENABLED_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1934;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_CONTROL_VP8_MODE_REF_LF_DELTA_ENABLED_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1933;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_CONTROL_VP8_MODE_REF_LF_DELTA_ENABLED_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1931;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_CONTROL_VP8_MODE_REF_LF_DELTA_ENABLED_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1930;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_CONTROL_VP8_MODE_REF_LF_DELTA_ENABLED_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1932;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_CONTROL_VP8_MODE_REF_LF_DELTA_ENABLED_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1935;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_CONTROL_VP8_SHARPNESS_LEVEL_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1943;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_CONTROL_VP8_SHARPNESS_LEVEL_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1942;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_CONTROL_VP8_SHARPNESS_LEVEL_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1940;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_CONTROL_VP8_SHARPNESS_LEVEL_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1939;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_CONTROL_VP8_SHARPNESS_LEVEL_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1941;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_CONTROL_VP8_SHARPNESS_LEVEL_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1944;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2022;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA0_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2057;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA0_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2056;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA0_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2054;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA0_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2053;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA0_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2055;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA0_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2058;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2048;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2047;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2045;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2044;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2046;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2049;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2039;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2038;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2036;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2035;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2037;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2040;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA3_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2030;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA3_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2029;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA3_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2027;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA3_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2026;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA3_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2028;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA3_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2031;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_OFFSET	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1984;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA0_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2019;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA0_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2018;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA0_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2016;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA0_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2015;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA0_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2017;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA0_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2020;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA1_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2010;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA1_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2009;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA1_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2007;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA1_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2006;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA1_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2008;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2011;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA2_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2001;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA2_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2000;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA2_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1998;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA2_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1997;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA2_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1999;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	2002;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA3_DEFAULT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1992;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA3_LENGTH	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1991;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA3_LSBMASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1989;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA3_MASK	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1988;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA3_SHIFT	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1990;"	d
MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA3_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_cmds_io2.h	1993;"	d
MSVDX_CORE_CR_BE_MSVDX_WDTIMER_BE_WDT_COUNTER_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1867;"	d
MSVDX_CORE_CR_BE_MSVDX_WDTIMER_BE_WDT_COUNTER_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1866;"	d
MSVDX_CORE_CR_BE_MSVDX_WDTIMER_BE_WDT_COUNTER_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1864;"	d
MSVDX_CORE_CR_BE_MSVDX_WDTIMER_BE_WDT_COUNTER_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1863;"	d
MSVDX_CORE_CR_BE_MSVDX_WDTIMER_BE_WDT_COUNTER_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1865;"	d
MSVDX_CORE_CR_BE_MSVDX_WDTIMER_BE_WDT_COUNTER_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1868;"	d
MSVDX_CORE_CR_BE_MSVDX_WDTIMER_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1859;"	d
MSVDX_CORE_CR_BE_MSVDX_WDT_COMPAREMATCH_BE_WDT_CM0_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1878;"	d
MSVDX_CORE_CR_BE_MSVDX_WDT_COMPAREMATCH_BE_WDT_CM0_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1877;"	d
MSVDX_CORE_CR_BE_MSVDX_WDT_COMPAREMATCH_BE_WDT_CM0_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1875;"	d
MSVDX_CORE_CR_BE_MSVDX_WDT_COMPAREMATCH_BE_WDT_CM0_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1874;"	d
MSVDX_CORE_CR_BE_MSVDX_WDT_COMPAREMATCH_BE_WDT_CM0_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1876;"	d
MSVDX_CORE_CR_BE_MSVDX_WDT_COMPAREMATCH_BE_WDT_CM0_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1879;"	d
MSVDX_CORE_CR_BE_MSVDX_WDT_COMPAREMATCH_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1870;"	d
MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_ACTION0_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1838;"	d
MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_ACTION0_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1837;"	d
MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_ACTION0_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1835;"	d
MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_ACTION0_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1834;"	d
MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_ACTION0_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1836;"	d
MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_ACTION0_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1839;"	d
MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CLEAR_SELECT_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1847;"	d
MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CLEAR_SELECT_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1846;"	d
MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CLEAR_SELECT_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1844;"	d
MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CLEAR_SELECT_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1843;"	d
MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CLEAR_SELECT_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1845;"	d
MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CLEAR_SELECT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1848;"	d
MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CLKDIV_SELECT_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1856;"	d
MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CLKDIV_SELECT_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1855;"	d
MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CLKDIV_SELECT_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1853;"	d
MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CLKDIV_SELECT_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1852;"	d
MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CLKDIV_SELECT_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1854;"	d
MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CLKDIV_SELECT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1857;"	d
MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CNT_CTRL_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1820;"	d
MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CNT_CTRL_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1819;"	d
MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CNT_CTRL_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1817;"	d
MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CNT_CTRL_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1816;"	d
MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CNT_CTRL_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1818;"	d
MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CNT_CTRL_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1821;"	d
MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1829;"	d
MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1828;"	d
MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1826;"	d
MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1825;"	d
MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1827;"	d
MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1830;"	d
MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1812;"	d
MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_BIF_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2271;"	d
MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_BIF_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2270;"	d
MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_BIF_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2268;"	d
MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_BIF_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2267;"	d
MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_BIF_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2269;"	d
MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_BIF_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2272;"	d
MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_DMAC_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2262;"	d
MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_DMAC_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2261;"	d
MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_DMAC_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2259;"	d
MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_DMAC_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2258;"	d
MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_DMAC_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2260;"	d
MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_DMAC_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2263;"	d
MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VDEB_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2235;"	d
MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VDEB_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2234;"	d
MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VDEB_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2232;"	d
MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VDEB_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2231;"	d
MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VDEB_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2233;"	d
MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VDEB_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2236;"	d
MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VDMC_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2244;"	d
MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VDMC_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2243;"	d
MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VDMC_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2241;"	d
MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VDMC_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2240;"	d
MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VDMC_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2242;"	d
MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VDMC_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2245;"	d
MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VEC_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2253;"	d
MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VEC_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2252;"	d
MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VEC_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2250;"	d
MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VEC_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2249;"	d
MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VEC_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2251;"	d
MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VEC_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2254;"	d
MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2227;"	d
MSVDX_CORE_CR_FE_MSVDX_WDTIMER_FE_WDT_COUNTER_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1789;"	d
MSVDX_CORE_CR_FE_MSVDX_WDTIMER_FE_WDT_COUNTER_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1788;"	d
MSVDX_CORE_CR_FE_MSVDX_WDTIMER_FE_WDT_COUNTER_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1786;"	d
MSVDX_CORE_CR_FE_MSVDX_WDTIMER_FE_WDT_COUNTER_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1785;"	d
MSVDX_CORE_CR_FE_MSVDX_WDTIMER_FE_WDT_COUNTER_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1787;"	d
MSVDX_CORE_CR_FE_MSVDX_WDTIMER_FE_WDT_COUNTER_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1790;"	d
MSVDX_CORE_CR_FE_MSVDX_WDTIMER_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1781;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_FE_WDT_CM0_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1809;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_FE_WDT_CM0_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1808;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_FE_WDT_CM0_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1806;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_FE_WDT_CM0_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1805;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_FE_WDT_CM0_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1807;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_FE_WDT_CM0_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1810;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_FE_WDT_CM1_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1800;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_FE_WDT_CM1_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1799;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_FE_WDT_CM1_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1797;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_FE_WDT_CM1_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1796;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_FE_WDT_CM1_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1798;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_FE_WDT_CM1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1801;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1792;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ACTION0_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1760;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ACTION0_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1759;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ACTION0_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1757;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ACTION0_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1756;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ACTION0_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1758;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ACTION0_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1761;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ACTION1_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1751;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ACTION1_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1750;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ACTION1_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1748;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ACTION1_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1747;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ACTION1_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1749;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ACTION1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1752;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CLEAR_SELECT_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1769;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CLEAR_SELECT_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1768;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CLEAR_SELECT_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1766;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CLEAR_SELECT_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1765;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CLEAR_SELECT_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1767;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CLEAR_SELECT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1770;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CLKDIV_SELECT_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1778;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CLKDIV_SELECT_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1777;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CLKDIV_SELECT_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1775;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CLKDIV_SELECT_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1774;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CLKDIV_SELECT_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1776;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CLKDIV_SELECT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1779;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CNT_CTRL_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1733;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CNT_CTRL_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1732;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CNT_CTRL_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1730;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CNT_CTRL_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1729;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CNT_CTRL_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1731;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CNT_CTRL_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1734;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1742;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1741;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1739;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1738;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1740;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1743;"	d
MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1725;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_BIF_STALLED_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2414;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_BIF_STALLED_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2413;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_BIF_STALLED_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2411;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_BIF_STALLED_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2410;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_BIF_STALLED_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2412;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_BIF_STALLED_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2415;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_BIF_TRANSFER_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2423;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_BIF_TRANSFER_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2422;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_BIF_TRANSFER_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2420;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_BIF_TRANSFER_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2419;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_BIF_TRANSFER_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2421;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_BIF_TRANSFER_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2424;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_DMAC_MEM_AD_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2396;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_DMAC_MEM_AD_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2395;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_DMAC_MEM_AD_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2393;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_DMAC_MEM_AD_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2392;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_DMAC_MEM_AD_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2394;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_DMAC_MEM_AD_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2397;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_DMAC_MEM_AD_VALID_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2405;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_DMAC_MEM_AD_VALID_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2404;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_DMAC_MEM_AD_VALID_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2402;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_DMAC_MEM_AD_VALID_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2401;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_DMAC_MEM_AD_VALID_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2403;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_DMAC_MEM_AD_VALID_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2406;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_MEM_MONITOR_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2333;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_MEM_MONITOR_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2332;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_MEM_MONITOR_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2330;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_MEM_MONITOR_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2329;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_MEM_MONITOR_SEL_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2441;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_MEM_MONITOR_SEL_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2440;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_MEM_MONITOR_SEL_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2438;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_MEM_MONITOR_SEL_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2437;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_MEM_MONITOR_SEL_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2439;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_MEM_MONITOR_SEL_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2442;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_MEM_MONITOR_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2331;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_MEM_MONITOR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2334;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_MEM_AD_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2342;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_MEM_AD_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2341;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_MEM_AD_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2339;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_MEM_AD_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2338;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_MEM_AD_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2340;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_MEM_AD_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2343;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_MEM_AD_VALID_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2351;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_MEM_AD_VALID_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2350;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_MEM_AD_VALID_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2348;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_MEM_AD_VALID_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2347;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_MEM_AD_VALID_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2349;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_MEM_AD_VALID_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2352;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_USE_ADDR_SIG_ID_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2432;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_USE_ADDR_SIG_ID_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2431;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_USE_ADDR_SIG_ID_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2429;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_USE_ADDR_SIG_ID_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2428;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_USE_ADDR_SIG_ID_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2430;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_USE_ADDR_SIG_ID_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2433;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDMC_MEM_AD_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2360;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDMC_MEM_AD_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2359;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDMC_MEM_AD_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2357;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDMC_MEM_AD_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2356;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDMC_MEM_AD_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2358;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDMC_MEM_AD_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2361;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDMC_MEM_AD_VALID_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2369;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDMC_MEM_AD_VALID_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2368;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDMC_MEM_AD_VALID_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2366;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDMC_MEM_AD_VALID_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2365;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDMC_MEM_AD_VALID_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2367;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDMC_MEM_AD_VALID_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2370;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VEC_MEM_AD_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2378;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VEC_MEM_AD_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2377;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VEC_MEM_AD_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2375;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VEC_MEM_AD_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2374;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VEC_MEM_AD_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2376;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VEC_MEM_AD_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2379;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VEC_MEM_AD_VALID_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2387;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VEC_MEM_AD_VALID_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2386;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VEC_MEM_AD_VALID_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2384;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VEC_MEM_AD_VALID_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2383;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VEC_MEM_AD_VALID_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2385;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_CR_VEC_MEM_AD_VALID_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2388;"	d
MSVDX_CORE_CR_MEMORY_DEBUG_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2325;"	d
MSVDX_CORE_CR_MEM_PROT_CTRL_0_CR_MEM_PROT_ID0_CTRL_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2193;"	d
MSVDX_CORE_CR_MEM_PROT_CTRL_0_CR_MEM_PROT_ID0_CTRL_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2192;"	d
MSVDX_CORE_CR_MEM_PROT_CTRL_0_CR_MEM_PROT_ID0_CTRL_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2190;"	d
MSVDX_CORE_CR_MEM_PROT_CTRL_0_CR_MEM_PROT_ID0_CTRL_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2189;"	d
MSVDX_CORE_CR_MEM_PROT_CTRL_0_CR_MEM_PROT_ID0_CTRL_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2191;"	d
MSVDX_CORE_CR_MEM_PROT_CTRL_0_CR_MEM_PROT_ID0_CTRL_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2194;"	d
MSVDX_CORE_CR_MEM_PROT_CTRL_0_CR_MEM_PROT_ID2_CTRL_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2184;"	d
MSVDX_CORE_CR_MEM_PROT_CTRL_0_CR_MEM_PROT_ID2_CTRL_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2183;"	d
MSVDX_CORE_CR_MEM_PROT_CTRL_0_CR_MEM_PROT_ID2_CTRL_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2181;"	d
MSVDX_CORE_CR_MEM_PROT_CTRL_0_CR_MEM_PROT_ID2_CTRL_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2180;"	d
MSVDX_CORE_CR_MEM_PROT_CTRL_0_CR_MEM_PROT_ID2_CTRL_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2182;"	d
MSVDX_CORE_CR_MEM_PROT_CTRL_0_CR_MEM_PROT_ID2_CTRL_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2185;"	d
MSVDX_CORE_CR_MEM_PROT_CTRL_0_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2176;"	d
MSVDX_CORE_CR_MEM_PROT_CTRL_1_CR_MEM_PROT_ID3_CTRL_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2213;"	d
MSVDX_CORE_CR_MEM_PROT_CTRL_1_CR_MEM_PROT_ID3_CTRL_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2212;"	d
MSVDX_CORE_CR_MEM_PROT_CTRL_1_CR_MEM_PROT_ID3_CTRL_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2210;"	d
MSVDX_CORE_CR_MEM_PROT_CTRL_1_CR_MEM_PROT_ID3_CTRL_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2209;"	d
MSVDX_CORE_CR_MEM_PROT_CTRL_1_CR_MEM_PROT_ID3_CTRL_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2211;"	d
MSVDX_CORE_CR_MEM_PROT_CTRL_1_CR_MEM_PROT_ID3_CTRL_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2214;"	d
MSVDX_CORE_CR_MEM_PROT_CTRL_1_CR_MEM_PROT_ID4_CTRL_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2204;"	d
MSVDX_CORE_CR_MEM_PROT_CTRL_1_CR_MEM_PROT_ID4_CTRL_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2203;"	d
MSVDX_CORE_CR_MEM_PROT_CTRL_1_CR_MEM_PROT_ID4_CTRL_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2201;"	d
MSVDX_CORE_CR_MEM_PROT_CTRL_1_CR_MEM_PROT_ID4_CTRL_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2200;"	d
MSVDX_CORE_CR_MEM_PROT_CTRL_1_CR_MEM_PROT_ID4_CTRL_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2202;"	d
MSVDX_CORE_CR_MEM_PROT_CTRL_1_CR_MEM_PROT_ID4_CTRL_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2205;"	d
MSVDX_CORE_CR_MEM_PROT_CTRL_1_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2196;"	d
MSVDX_CORE_CR_MEM_PROT_CTRL_2_CR_MEM_PROT_ID1_CTRL_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2224;"	d
MSVDX_CORE_CR_MEM_PROT_CTRL_2_CR_MEM_PROT_ID1_CTRL_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2223;"	d
MSVDX_CORE_CR_MEM_PROT_CTRL_2_CR_MEM_PROT_ID1_CTRL_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2221;"	d
MSVDX_CORE_CR_MEM_PROT_CTRL_2_CR_MEM_PROT_ID1_CTRL_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2220;"	d
MSVDX_CORE_CR_MEM_PROT_CTRL_2_CR_MEM_PROT_ID1_CTRL_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2222;"	d
MSVDX_CORE_CR_MEM_PROT_CTRL_2_CR_MEM_PROT_ID1_CTRL_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2225;"	d
MSVDX_CORE_CR_MEM_PROT_CTRL_2_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2216;"	d
MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_N_INDEX_M_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2068;"	d
MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_N_INDEX_M_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2067;"	d
MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_N_INDEX_M_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2065;"	d
MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_N_INDEX_M_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2064;"	d
MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_N_INDEX_M_NO_REPS	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2070;"	d
MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_N_INDEX_M_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2066;"	d
MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_N_INDEX_M_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2069;"	d
MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_N_INDEX_M_SIZE	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2071;"	d
MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_SELECT_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2057;"	d
MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_SELECT_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2056;"	d
MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_SELECT_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2054;"	d
MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_SELECT_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2053;"	d
MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_SELECT_NO_REPS	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2059;"	d
MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_SELECT_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2055;"	d
MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_SELECT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2058;"	d
MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_SELECT_SIZE	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2060;"	d
MSVDX_CORE_CR_MMU_BANK_INDEX_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2049;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_DMAC_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1945;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_DMAC_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1944;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_DMAC_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1942;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_DMAC_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1941;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_DMAC_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1943;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_DMAC_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1946;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VDEB_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1972;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VDEB_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1971;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VDEB_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1969;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VDEB_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1968;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VDEB_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1970;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VDEB_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1973;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VDMC_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1963;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VDMC_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1962;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VDMC_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1960;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VDMC_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1959;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VDMC_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1961;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VDMC_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1964;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VEC_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1954;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VEC_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1953;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VEC_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1951;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VEC_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1950;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VEC_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1952;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VEC_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1955;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_DMAC_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1981;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_DMAC_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1980;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_DMAC_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1978;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_DMAC_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1977;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_DMAC_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1979;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_DMAC_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1982;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VDEB_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2008;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VDEB_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2007;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VDEB_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2005;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VDEB_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2004;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VDEB_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2006;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VDEB_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2009;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VDMC_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1999;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VDMC_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1998;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VDMC_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1996;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VDMC_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1995;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VDMC_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1997;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VDMC_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2000;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VEC_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1990;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VEC_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1989;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VEC_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1987;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VEC_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1986;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VEC_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1988;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VEC_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1991;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_FLUSH_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1918;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_FLUSH_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1917;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_FLUSH_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1915;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_FLUSH_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1914;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_FLUSH_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1916;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_FLUSH_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1919;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_INVALDC_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1909;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_INVALDC_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1908;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_INVALDC_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1906;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_INVALDC_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1905;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_INVALDC_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1907;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_INVALDC_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1910;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_NOREORDER_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1936;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_NOREORDER_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1935;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_NOREORDER_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1933;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_NOREORDER_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1932;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_NOREORDER_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1934;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_NOREORDER_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1937;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_PAUSE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1927;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_PAUSE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1926;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_PAUSE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1924;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_PAUSE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1923;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_PAUSE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1925;"	d
MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_PAUSE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1928;"	d
MSVDX_CORE_CR_MMU_CONTROL0_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1901;"	d
MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_ADT_TTE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2028;"	d
MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_ADT_TTE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2027;"	d
MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_ADT_TTE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2025;"	d
MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_ADT_TTE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2024;"	d
MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_ADT_TTE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2026;"	d
MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_ADT_TTE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2029;"	d
MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_BEST_COUNT_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2037;"	d
MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_BEST_COUNT_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2036;"	d
MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_BEST_COUNT_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2034;"	d
MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_BEST_COUNT_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2033;"	d
MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_BEST_COUNT_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2035;"	d
MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_BEST_COUNT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2038;"	d
MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_PAGE_SIZE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2046;"	d
MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_PAGE_SIZE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2045;"	d
MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_PAGE_SIZE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2043;"	d
MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_PAGE_SIZE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2042;"	d
MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_PAGE_SIZE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2044;"	d
MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_PAGE_SIZE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2047;"	d
MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_TTE_THRESHOLD_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2019;"	d
MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_TTE_THRESHOLD_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2018;"	d
MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_TTE_THRESHOLD_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2016;"	d
MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_TTE_THRESHOLD_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2015;"	d
MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_TTE_THRESHOLD_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2017;"	d
MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_TTE_THRESHOLD_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2020;"	d
MSVDX_CORE_CR_MMU_CONTROL1_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2011;"	d
MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_36BIT_ADDRESSING_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2173;"	d
MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_36BIT_ADDRESSING_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2172;"	d
MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_36BIT_ADDRESSING_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2170;"	d
MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_36BIT_ADDRESSING_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2169;"	d
MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_36BIT_ADDRESSING_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2171;"	d
MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_36BIT_ADDRESSING_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2174;"	d
MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_40BIT_ADDRESSING_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2155;"	d
MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_40BIT_ADDRESSING_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2154;"	d
MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_40BIT_ADDRESSING_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2152;"	d
MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_40BIT_ADDRESSING_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2151;"	d
MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_40BIT_ADDRESSING_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2153;"	d
MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_40BIT_ADDRESSING_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2156;"	d
MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_OVERRUN_IRQ_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2164;"	d
MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_OVERRUN_IRQ_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2163;"	d
MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_OVERRUN_IRQ_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2161;"	d
MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_OVERRUN_IRQ_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2160;"	d
MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_OVERRUN_IRQ_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2162;"	d
MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_OVERRUN_IRQ_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2165;"	d
MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_TILING_SCHEME_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2146;"	d
MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_TILING_SCHEME_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2145;"	d
MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_TILING_SCHEME_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2143;"	d
MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_TILING_SCHEME_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2142;"	d
MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_TILING_SCHEME_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2144;"	d
MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_TILING_SCHEME_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2147;"	d
MSVDX_CORE_CR_MMU_CONTROL2_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2138;"	d
MSVDX_CORE_CR_MMU_DIR_LIST_BASE_CR_MMU_DIR_LIST_BASE_ADDR_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	66;"	d
MSVDX_CORE_CR_MMU_DIR_LIST_BASE_CR_MMU_DIR_LIST_BASE_ADDR_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	65;"	d
MSVDX_CORE_CR_MMU_DIR_LIST_BASE_CR_MMU_DIR_LIST_BASE_ADDR_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	63;"	d
MSVDX_CORE_CR_MMU_DIR_LIST_BASE_CR_MMU_DIR_LIST_BASE_ADDR_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	62;"	d
MSVDX_CORE_CR_MMU_DIR_LIST_BASE_CR_MMU_DIR_LIST_BASE_ADDR_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	64;"	d
MSVDX_CORE_CR_MMU_DIR_LIST_BASE_CR_MMU_DIR_LIST_BASE_ADDR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	67;"	d
MSVDX_CORE_CR_MMU_DIR_LIST_BASE_NO_ENTRIES	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	58;"	d
MSVDX_CORE_CR_MMU_DIR_LIST_BASE_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	56;"	d
MSVDX_CORE_CR_MMU_DIR_LIST_BASE_STRIDE	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	57;"	d
MSVDX_CORE_CR_MMU_MEM_REQ_CR_MEM_REQ_STAT_READS_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2322;"	d
MSVDX_CORE_CR_MMU_MEM_REQ_CR_MEM_REQ_STAT_READS_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2321;"	d
MSVDX_CORE_CR_MMU_MEM_REQ_CR_MEM_REQ_STAT_READS_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2319;"	d
MSVDX_CORE_CR_MMU_MEM_REQ_CR_MEM_REQ_STAT_READS_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2318;"	d
MSVDX_CORE_CR_MMU_MEM_REQ_CR_MEM_REQ_STAT_READS_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2320;"	d
MSVDX_CORE_CR_MMU_MEM_REQ_CR_MEM_REQ_STAT_READS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2323;"	d
MSVDX_CORE_CR_MMU_MEM_REQ_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2314;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_36BIT_CAPABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2117;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_36BIT_CAPABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2116;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_36BIT_CAPABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2114;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_36BIT_CAPABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2113;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_36BIT_CAPABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2115;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_36BIT_CAPABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2118;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_ADDR_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2081;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_ADDR_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2080;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_ADDR_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2078;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_ADDR_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2077;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_ADDR_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2079;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_ADDR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2082;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_CID_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2090;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_CID_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2089;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_CID_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2087;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_CID_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2086;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_CID_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2088;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_CID_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2091;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_RNW_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2126;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_RNW_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2125;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_RNW_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2123;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_RNW_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2122;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_RNW_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2124;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_RNW_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2127;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_TAG_SB_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2099;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_TAG_SB_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2098;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_TAG_SB_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2096;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_TAG_SB_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2095;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_TAG_SB_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2097;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_TAG_SB_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2100;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_PF_N_RW_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2135;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_PF_N_RW_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2134;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_PF_N_RW_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2132;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_PF_N_RW_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2131;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_PF_N_RW_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2133;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_PF_N_RW_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2136;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_READ_OVERRUN_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2108;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_READ_OVERRUN_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2107;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_READ_OVERRUN_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2105;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_READ_OVERRUN_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2104;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_READ_OVERRUN_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2106;"	d
MSVDX_CORE_CR_MMU_STATUS_CR_MMU_READ_OVERRUN_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2109;"	d
MSVDX_CORE_CR_MMU_STATUS_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2073;"	d
MSVDX_CORE_CR_MMU_TILE_CR_TILE_CFG_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	119;"	d
MSVDX_CORE_CR_MMU_TILE_CR_TILE_CFG_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	118;"	d
MSVDX_CORE_CR_MMU_TILE_CR_TILE_CFG_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	116;"	d
MSVDX_CORE_CR_MMU_TILE_CR_TILE_CFG_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	115;"	d
MSVDX_CORE_CR_MMU_TILE_CR_TILE_CFG_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	117;"	d
MSVDX_CORE_CR_MMU_TILE_CR_TILE_CFG_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	120;"	d
MSVDX_CORE_CR_MMU_TILE_CR_TILE_MAX_ADDR_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	110;"	d
MSVDX_CORE_CR_MMU_TILE_CR_TILE_MAX_ADDR_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	109;"	d
MSVDX_CORE_CR_MMU_TILE_CR_TILE_MAX_ADDR_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	107;"	d
MSVDX_CORE_CR_MMU_TILE_CR_TILE_MAX_ADDR_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	106;"	d
MSVDX_CORE_CR_MMU_TILE_CR_TILE_MAX_ADDR_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	108;"	d
MSVDX_CORE_CR_MMU_TILE_CR_TILE_MAX_ADDR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	111;"	d
MSVDX_CORE_CR_MMU_TILE_CR_TILE_MIN_ADDR_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	101;"	d
MSVDX_CORE_CR_MMU_TILE_CR_TILE_MIN_ADDR_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	100;"	d
MSVDX_CORE_CR_MMU_TILE_CR_TILE_MIN_ADDR_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	98;"	d
MSVDX_CORE_CR_MMU_TILE_CR_TILE_MIN_ADDR_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	97;"	d
MSVDX_CORE_CR_MMU_TILE_CR_TILE_MIN_ADDR_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	99;"	d
MSVDX_CORE_CR_MMU_TILE_CR_TILE_MIN_ADDR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	102;"	d
MSVDX_CORE_CR_MMU_TILE_EXT_CR_TILE_MAX_ADDR_EXT_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	79;"	d
MSVDX_CORE_CR_MMU_TILE_EXT_CR_TILE_MAX_ADDR_EXT_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	78;"	d
MSVDX_CORE_CR_MMU_TILE_EXT_CR_TILE_MAX_ADDR_EXT_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	76;"	d
MSVDX_CORE_CR_MMU_TILE_EXT_CR_TILE_MAX_ADDR_EXT_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	75;"	d
MSVDX_CORE_CR_MMU_TILE_EXT_CR_TILE_MAX_ADDR_EXT_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	77;"	d
MSVDX_CORE_CR_MMU_TILE_EXT_CR_TILE_MAX_ADDR_EXT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	80;"	d
MSVDX_CORE_CR_MMU_TILE_EXT_CR_TILE_MIN_ADDR_EXT_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	88;"	d
MSVDX_CORE_CR_MMU_TILE_EXT_CR_TILE_MIN_ADDR_EXT_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	87;"	d
MSVDX_CORE_CR_MMU_TILE_EXT_CR_TILE_MIN_ADDR_EXT_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	85;"	d
MSVDX_CORE_CR_MMU_TILE_EXT_CR_TILE_MIN_ADDR_EXT_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	84;"	d
MSVDX_CORE_CR_MMU_TILE_EXT_CR_TILE_MIN_ADDR_EXT_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	86;"	d
MSVDX_CORE_CR_MMU_TILE_EXT_CR_TILE_MIN_ADDR_EXT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	89;"	d
MSVDX_CORE_CR_MMU_TILE_EXT_NO_ENTRIES	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	71;"	d
MSVDX_CORE_CR_MMU_TILE_EXT_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	69;"	d
MSVDX_CORE_CR_MMU_TILE_EXT_STRIDE	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	70;"	d
MSVDX_CORE_CR_MMU_TILE_NO_ENTRIES	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	93;"	d
MSVDX_CORE_CR_MMU_TILE_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	91;"	d
MSVDX_CORE_CR_MMU_TILE_STRIDE	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	92;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_DMAC_CLKGATESTATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1711;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_DMAC_CLKGATESTATUS_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1710;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_DMAC_CLKGATESTATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1708;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_DMAC_CLKGATESTATUS_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1707;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_DMAC_CLKGATESTATUS_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1709;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_DMAC_CLKGATESTATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1712;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_DMAC_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1585;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_DMAC_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1584;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_DMAC_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1582;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_DMAC_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1581;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_DMAC_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1583;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_DMAC_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1586;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_MEM_CLKGATESTATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1603;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_MEM_CLKGATESTATUS_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1602;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_MEM_CLKGATESTATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1600;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_MEM_CLKGATESTATUS_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1599;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_MEM_CLKGATESTATUS_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1601;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_MEM_CLKGATESTATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1604;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_MEM_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1477;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_MEM_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1476;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_MEM_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1474;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_MEM_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1473;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_MEM_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1475;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_MEM_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1478;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_REG_CLKGATESTATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1702;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_REG_CLKGATESTATUS_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1701;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_REG_CLKGATESTATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1699;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_REG_CLKGATESTATUS_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1698;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_REG_CLKGATESTATUS_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1700;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_REG_CLKGATESTATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1703;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_REG_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1576;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_REG_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1575;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_REG_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1573;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_REG_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1572;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_REG_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1574;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_REG_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1577;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS1_CLKGATESTATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1657;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS1_CLKGATESTATUS_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1656;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS1_CLKGATESTATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1654;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS1_CLKGATESTATUS_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1653;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS1_CLKGATESTATUS_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1655;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS1_CLKGATESTATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1658;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS1_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1531;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS1_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1530;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS1_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1528;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS1_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1527;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS1_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1529;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS1_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1532;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS2_CLKGATESTATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1648;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS2_CLKGATESTATUS_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1647;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS2_CLKGATESTATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1645;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS2_CLKGATESTATUS_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1644;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS2_CLKGATESTATUS_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1646;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS2_CLKGATESTATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1649;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS2_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1522;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS2_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1521;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS2_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1519;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS2_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1518;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS2_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1520;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS2_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1523;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS1_CLKGATESTATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1639;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS1_CLKGATESTATUS_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1638;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS1_CLKGATESTATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1636;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS1_CLKGATESTATUS_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1635;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS1_CLKGATESTATUS_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1637;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS1_CLKGATESTATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1640;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS1_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1513;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS1_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1512;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS1_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1510;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS1_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1509;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS1_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1511;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS1_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1514;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS2_CLKGATESTATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1630;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS2_CLKGATESTATUS_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1629;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS2_CLKGATESTATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1627;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS2_CLKGATESTATUS_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1626;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS2_CLKGATESTATUS_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1628;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS2_CLKGATESTATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1631;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS2_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1504;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS2_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1503;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS2_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1501;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS2_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1500;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS2_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1502;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS2_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1505;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_BE_CLKGATESTATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1612;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_BE_CLKGATESTATUS_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1611;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_BE_CLKGATESTATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1609;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_BE_CLKGATESTATUS_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1608;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_BE_CLKGATESTATUS_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1610;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_BE_CLKGATESTATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1613;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_BE_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1486;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_BE_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1485;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_BE_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1483;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_BE_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1482;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_BE_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1484;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_BE_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1487;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_FE_CLKGATESTATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1621;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_FE_CLKGATESTATUS_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1620;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_FE_CLKGATESTATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1618;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_FE_CLKGATESTATUS_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1617;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_FE_CLKGATESTATUS_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1619;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_FE_CLKGATESTATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1622;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_FE_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1495;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_FE_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1494;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_FE_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1492;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_FE_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1491;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_FE_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1493;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_FE_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1496;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC1_CLKGATESTATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1675;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC1_CLKGATESTATUS_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1674;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC1_CLKGATESTATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1672;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC1_CLKGATESTATUS_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1671;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC1_CLKGATESTATUS_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1673;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC1_CLKGATESTATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1676;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC1_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1549;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC1_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1548;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC1_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1546;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC1_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1545;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC1_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1547;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC1_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1550;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC2_CLKGATESTATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1666;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC2_CLKGATESTATUS_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1665;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC2_CLKGATESTATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1663;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC2_CLKGATESTATUS_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1662;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC2_CLKGATESTATUS_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1664;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC2_CLKGATESTATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1667;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC2_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1540;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC2_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1539;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC2_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1537;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC2_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1536;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC2_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1538;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC2_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1541;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP1_CLKGATESTATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1693;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP1_CLKGATESTATUS_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1692;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP1_CLKGATESTATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1690;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP1_CLKGATESTATUS_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1689;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP1_CLKGATESTATUS_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1691;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP1_CLKGATESTATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1694;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP1_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1567;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP1_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1566;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP1_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1564;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP1_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1563;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP1_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1565;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP1_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1568;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP2_CLKGATESTATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1684;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP2_CLKGATESTATUS_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1683;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP2_CLKGATESTATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1681;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP2_CLKGATESTATUS_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1680;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP2_CLKGATESTATUS_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1682;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP2_CLKGATESTATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1685;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP2_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1558;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP2_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1557;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP2_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1555;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP2_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1554;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP2_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1556;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP2_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1559;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_REGS_CLKGATESTATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1594;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_REGS_CLKGATESTATUS_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1593;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_REGS_CLKGATESTATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1591;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_REGS_CLKGATESTATUS_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1590;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_REGS_CLKGATESTATUS_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1592;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_REGS_CLKGATESTATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1595;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_REGS_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1468;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_REGS_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1467;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_REGS_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1465;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_REGS_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1464;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_REGS_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1466;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_REGS_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1469;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS2_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1460;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_MTX_CLKGATESTATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	968;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_MTX_CLKGATESTATUS_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	967;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_MTX_CLKGATESTATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	965;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_MTX_CLKGATESTATUS_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	964;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_MTX_CLKGATESTATUS_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	966;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_MTX_CLKGATESTATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	969;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_ACCESS_CLKGATESTATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	941;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_ACCESS_CLKGATESTATUS_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	940;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_ACCESS_CLKGATESTATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	938;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_ACCESS_CLKGATESTATUS_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	937;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_ACCESS_CLKGATESTATUS_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	939;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_ACCESS_CLKGATESTATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	942;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_ACCESS_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1013;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_ACCESS_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1012;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_ACCESS_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1010;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_ACCESS_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1009;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_ACCESS_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1011;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_ACCESS_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1014;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_PROCESS_CLKGATESTATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	932;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_PROCESS_CLKGATESTATUS_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	931;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_PROCESS_CLKGATESTATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	929;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_PROCESS_CLKGATESTATUS_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	928;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_PROCESS_CLKGATESTATUS_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	930;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_PROCESS_CLKGATESTATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	933;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_PROCESS_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1004;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_PROCESS_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1003;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_PROCESS_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1001;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_PROCESS_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1000;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_PROCESS_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1002;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_PROCESS_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1005;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDMC_CLKGATESTATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	950;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDMC_CLKGATESTATUS_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	949;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDMC_CLKGATESTATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	947;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDMC_CLKGATESTATUS_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	946;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDMC_CLKGATESTATUS_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	948;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDMC_CLKGATESTATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	951;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDMC_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1022;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDMC_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1021;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDMC_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1019;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDMC_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1018;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDMC_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1020;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDMC_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1023;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_BE_CLKGATESTATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	986;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_BE_CLKGATESTATUS_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	985;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_BE_CLKGATESTATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	983;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_BE_CLKGATESTATUS_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	982;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_BE_CLKGATESTATUS_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	984;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_BE_CLKGATESTATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	987;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_BE_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1049;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_BE_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1048;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_BE_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1046;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_BE_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1045;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_BE_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1047;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_BE_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1050;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_DEC_CLKGATESTATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	995;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_DEC_CLKGATESTATUS_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	994;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_DEC_CLKGATESTATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	992;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_DEC_CLKGATESTATUS_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	991;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_DEC_CLKGATESTATUS_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	993;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_DEC_CLKGATESTATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	996;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_DEC_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1058;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_DEC_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1057;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_DEC_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1055;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_DEC_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1054;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_DEC_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1056;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_DEC_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1059;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_FE_CLKGATESTATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	977;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_FE_CLKGATESTATUS_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	976;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_FE_CLKGATESTATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	974;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_FE_CLKGATESTATUS_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	973;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_FE_CLKGATESTATUS_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	975;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_FE_CLKGATESTATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	978;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_FE_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1040;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_FE_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1039;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_FE_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1037;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_FE_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1036;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_FE_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1038;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_FE_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1041;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_ITRANS_CLKGATESTATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	959;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_ITRANS_CLKGATESTATUS_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	958;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_ITRANS_CLKGATESTATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	956;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_ITRANS_CLKGATESTATUS_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	955;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_ITRANS_CLKGATESTATUS_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	957;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_ITRANS_CLKGATESTATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	960;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_ITRANS_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1031;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_ITRANS_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1030;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_ITRANS_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1028;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_ITRANS_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1027;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_ITRANS_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1029;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_ITRANS_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1032;"	d
MSVDX_CORE_CR_MSVDX_CLK_STATUS_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	924;"	d
MSVDX_CORE_CR_MSVDX_COMMAND_BUFFER_CTRL_CR_MSVDX_CMD_BUFFER_THRESHOLD_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1127;"	d
MSVDX_CORE_CR_MSVDX_COMMAND_BUFFER_CTRL_CR_MSVDX_CMD_BUFFER_THRESHOLD_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1126;"	d
MSVDX_CORE_CR_MSVDX_COMMAND_BUFFER_CTRL_CR_MSVDX_CMD_BUFFER_THRESHOLD_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1124;"	d
MSVDX_CORE_CR_MSVDX_COMMAND_BUFFER_CTRL_CR_MSVDX_CMD_BUFFER_THRESHOLD_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1123;"	d
MSVDX_CORE_CR_MSVDX_COMMAND_BUFFER_CTRL_CR_MSVDX_CMD_BUFFER_THRESHOLD_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1125;"	d
MSVDX_CORE_CR_MSVDX_COMMAND_BUFFER_CTRL_CR_MSVDX_CMD_BUFFER_THRESHOLD_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1128;"	d
MSVDX_CORE_CR_MSVDX_COMMAND_BUFFER_CTRL_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1119;"	d
MSVDX_CORE_CR_MSVDX_COMMAND_SPACE_CR_MSVDX_CMD_BUFFER_SPACE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	852;"	d
MSVDX_CORE_CR_MSVDX_COMMAND_SPACE_CR_MSVDX_CMD_BUFFER_SPACE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	851;"	d
MSVDX_CORE_CR_MSVDX_COMMAND_SPACE_CR_MSVDX_CMD_BUFFER_SPACE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	849;"	d
MSVDX_CORE_CR_MSVDX_COMMAND_SPACE_CR_MSVDX_CMD_BUFFER_SPACE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	848;"	d
MSVDX_CORE_CR_MSVDX_COMMAND_SPACE_CR_MSVDX_CMD_BUFFER_SPACE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	850;"	d
MSVDX_CORE_CR_MSVDX_COMMAND_SPACE_CR_MSVDX_CMD_BUFFER_SPACE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	853;"	d
MSVDX_CORE_CR_MSVDX_COMMAND_SPACE_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	844;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_2_CR_DMAC_CH_SEL_FOR_MTX_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1898;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_2_CR_DMAC_CH_SEL_FOR_MTX_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1897;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_2_CR_DMAC_CH_SEL_FOR_MTX_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1895;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_2_CR_DMAC_CH_SEL_FOR_MTX_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1894;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_2_CR_DMAC_CH_SEL_FOR_MTX_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1896;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_2_CR_DMAC_CH_SEL_FOR_MTX_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1899;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_2_CR_MTX_CLK_RATIO_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1889;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_2_CR_MTX_CLK_RATIO_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1888;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_2_CR_MTX_CLK_RATIO_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1886;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_2_CR_MTX_CLK_RATIO_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1885;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_2_CR_MTX_CLK_RATIO_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1887;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_2_CR_MTX_CLK_RATIO_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1890;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_2_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1881;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_ENDIAN_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	130;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_ENDIAN_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	129;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_ENDIAN_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	127;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_ENDIAN_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	126;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_ENDIAN_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	128;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_ENDIAN_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	131;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_BE_SOFT_RESET_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	166;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_BE_SOFT_RESET_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	165;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_BE_SOFT_RESET_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	163;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_BE_SOFT_RESET_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	162;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_BE_SOFT_RESET_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	164;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_BE_SOFT_RESET_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	167;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_FE_SOFT_RESET_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	157;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_FE_SOFT_RESET_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	156;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_FE_SOFT_RESET_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	154;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_FE_SOFT_RESET_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	153;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_FE_SOFT_RESET_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	155;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_FE_SOFT_RESET_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	158;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_SOFT_RESET_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	139;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_SOFT_RESET_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	138;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_SOFT_RESET_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	136;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_SOFT_RESET_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	135;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_SOFT_RESET_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	137;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_SOFT_RESET_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	140;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VDMC_VDEB_SOFT_RESET_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	175;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VDMC_VDEB_SOFT_RESET_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	174;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VDMC_VDEB_SOFT_RESET_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	172;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VDMC_VDEB_SOFT_RESET_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	171;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VDMC_VDEB_SOFT_RESET_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	173;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VDMC_VDEB_SOFT_RESET_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	176;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VEC_MEMIF_SOFT_RESET_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	184;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VEC_MEMIF_SOFT_RESET_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	183;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VEC_MEMIF_SOFT_RESET_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	181;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VEC_MEMIF_SOFT_RESET_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	180;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VEC_MEMIF_SOFT_RESET_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	182;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VEC_MEMIF_SOFT_RESET_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	185;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VEC_RENDEC_DEC_SOFT_RESET_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	193;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VEC_RENDEC_DEC_SOFT_RESET_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	192;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VEC_RENDEC_DEC_SOFT_RESET_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	190;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VEC_RENDEC_DEC_SOFT_RESET_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	189;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VEC_RENDEC_DEC_SOFT_RESET_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	191;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VEC_RENDEC_DEC_SOFT_RESET_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	194;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_DMAC_CH0_SELECT_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	148;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_DMAC_CH0_SELECT_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	147;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_DMAC_CH0_SELECT_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	145;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_DMAC_CH0_SELECT_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	144;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_DMAC_CH0_SELECT_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	146;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_DMAC_CH0_SELECT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	149;"	d
MSVDX_CORE_CR_MSVDX_CONTROL_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	122;"	d
MSVDX_CORE_CR_MSVDX_CORE_DES1_CR_MSVDX_DESIGNER1_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1169;"	d
MSVDX_CORE_CR_MSVDX_CORE_DES1_CR_MSVDX_DESIGNER1_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1168;"	d
MSVDX_CORE_CR_MSVDX_CORE_DES1_CR_MSVDX_DESIGNER1_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1166;"	d
MSVDX_CORE_CR_MSVDX_CORE_DES1_CR_MSVDX_DESIGNER1_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1165;"	d
MSVDX_CORE_CR_MSVDX_CORE_DES1_CR_MSVDX_DESIGNER1_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1167;"	d
MSVDX_CORE_CR_MSVDX_CORE_DES1_CR_MSVDX_DESIGNER1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1170;"	d
MSVDX_CORE_CR_MSVDX_CORE_DES1_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1161;"	d
MSVDX_CORE_CR_MSVDX_CORE_ID_CR_CORE_ID_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	892;"	d
MSVDX_CORE_CR_MSVDX_CORE_ID_CR_CORE_ID_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	891;"	d
MSVDX_CORE_CR_MSVDX_CORE_ID_CR_CORE_ID_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	889;"	d
MSVDX_CORE_CR_MSVDX_CORE_ID_CR_CORE_ID_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	888;"	d
MSVDX_CORE_CR_MSVDX_CORE_ID_CR_CORE_ID_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	890;"	d
MSVDX_CORE_CR_MSVDX_CORE_ID_CR_CORE_ID_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	893;"	d
MSVDX_CORE_CR_MSVDX_CORE_ID_CR_GROUP_ID_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	901;"	d
MSVDX_CORE_CR_MSVDX_CORE_ID_CR_GROUP_ID_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	900;"	d
MSVDX_CORE_CR_MSVDX_CORE_ID_CR_GROUP_ID_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	898;"	d
MSVDX_CORE_CR_MSVDX_CORE_ID_CR_GROUP_ID_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	897;"	d
MSVDX_CORE_CR_MSVDX_CORE_ID_CR_GROUP_ID_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	899;"	d
MSVDX_CORE_CR_MSVDX_CORE_ID_CR_GROUP_ID_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	902;"	d
MSVDX_CORE_CR_MSVDX_CORE_ID_CR_MSVDX_CORE_CONFIG_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	883;"	d
MSVDX_CORE_CR_MSVDX_CORE_ID_CR_MSVDX_CORE_CONFIG_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	882;"	d
MSVDX_CORE_CR_MSVDX_CORE_ID_CR_MSVDX_CORE_CONFIG_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	880;"	d
MSVDX_CORE_CR_MSVDX_CORE_ID_CR_MSVDX_CORE_CONFIG_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	879;"	d
MSVDX_CORE_CR_MSVDX_CORE_ID_CR_MSVDX_CORE_CONFIG_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	881;"	d
MSVDX_CORE_CR_MSVDX_CORE_ID_CR_MSVDX_CORE_CONFIG_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	884;"	d
MSVDX_CORE_CR_MSVDX_CORE_ID_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	875;"	d
MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_DESIGNER_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1116;"	d
MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_DESIGNER_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1115;"	d
MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_DESIGNER_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1113;"	d
MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_DESIGNER_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1112;"	d
MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_DESIGNER_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1114;"	d
MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_DESIGNER_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1117;"	d
MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MAINT_REV_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1089;"	d
MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MAINT_REV_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1088;"	d
MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MAINT_REV_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1086;"	d
MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MAINT_REV_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1085;"	d
MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MAINT_REV_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1087;"	d
MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MAINT_REV_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1090;"	d
MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MAJOR_REV_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1107;"	d
MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MAJOR_REV_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1106;"	d
MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MAJOR_REV_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1104;"	d
MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MAJOR_REV_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1103;"	d
MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MAJOR_REV_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1105;"	d
MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MAJOR_REV_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1108;"	d
MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MINOR_REV_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1098;"	d
MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MINOR_REV_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1097;"	d
MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MINOR_REV_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1095;"	d
MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MINOR_REV_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1094;"	d
MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MINOR_REV_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1096;"	d
MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MINOR_REV_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1099;"	d
MSVDX_CORE_CR_MSVDX_CORE_REV_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1081;"	d
MSVDX_CORE_CR_MSVDX_DMAC_STREAM_INTERRUPT_ENABLE_CR_DMAC_STREAM_INTERRUPT_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1158;"	d
MSVDX_CORE_CR_MSVDX_DMAC_STREAM_INTERRUPT_ENABLE_CR_DMAC_STREAM_INTERRUPT_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1157;"	d
MSVDX_CORE_CR_MSVDX_DMAC_STREAM_INTERRUPT_ENABLE_CR_DMAC_STREAM_INTERRUPT_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1155;"	d
MSVDX_CORE_CR_MSVDX_DMAC_STREAM_INTERRUPT_ENABLE_CR_DMAC_STREAM_INTERRUPT_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1154;"	d
MSVDX_CORE_CR_MSVDX_DMAC_STREAM_INTERRUPT_ENABLE_CR_DMAC_STREAM_INTERRUPT_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1156;"	d
MSVDX_CORE_CR_MSVDX_DMAC_STREAM_INTERRUPT_ENABLE_CR_DMAC_STREAM_INTERRUPT_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1159;"	d
MSVDX_CORE_CR_MSVDX_DMAC_STREAM_INTERRUPT_ENABLE_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1150;"	d
MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_CR_DMAC_STREAM_STATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1147;"	d
MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_CR_DMAC_STREAM_STATUS_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1146;"	d
MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_CR_DMAC_STREAM_STATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1144;"	d
MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_CR_DMAC_STREAM_STATUS_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1143;"	d
MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_CR_DMAC_STREAM_STATUS_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1145;"	d
MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_CR_DMAC_STREAM_STATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1148;"	d
MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_CR_HOST_IRQ_MONITOR_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1138;"	d
MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_CR_HOST_IRQ_MONITOR_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1137;"	d
MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_CR_HOST_IRQ_MONITOR_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1135;"	d
MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_CR_HOST_IRQ_MONITOR_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1134;"	d
MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_CR_HOST_IRQ_MONITOR_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1136;"	d
MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_CR_HOST_IRQ_MONITOR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1139;"	d
MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1130;"	d
MSVDX_CORE_CR_MSVDX_HOST_INTERRUPT_ENABLE_CR_HOST_IRQ_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	588;"	d
MSVDX_CORE_CR_MSVDX_HOST_INTERRUPT_ENABLE_CR_HOST_IRQ_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	587;"	d
MSVDX_CORE_CR_MSVDX_HOST_INTERRUPT_ENABLE_CR_HOST_IRQ_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	585;"	d
MSVDX_CORE_CR_MSVDX_HOST_INTERRUPT_ENABLE_CR_HOST_IRQ_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	584;"	d
MSVDX_CORE_CR_MSVDX_HOST_INTERRUPT_ENABLE_CR_HOST_IRQ_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	586;"	d
MSVDX_CORE_CR_MSVDX_HOST_INTERRUPT_ENABLE_CR_HOST_IRQ_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	589;"	d
MSVDX_CORE_CR_MSVDX_HOST_INTERRUPT_ENABLE_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	580;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_AVS_SUPPORTED_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	204;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_AVS_SUPPORTED_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	203;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_AVS_SUPPORTED_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	201;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_AVS_SUPPORTED_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	200;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_AVS_SUPPORTED_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	202;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_AVS_SUPPORTED_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	205;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_H264_SUPPORTED_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	249;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_H264_SUPPORTED_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	248;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_H264_SUPPORTED_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	246;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_H264_SUPPORTED_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	245;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_H264_SUPPORTED_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	247;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_H264_SUPPORTED_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	250;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_JPEG_SUPPORTED_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	222;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_JPEG_SUPPORTED_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	221;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_JPEG_SUPPORTED_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	219;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_JPEG_SUPPORTED_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	218;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_JPEG_SUPPORTED_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	220;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_JPEG_SUPPORTED_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	223;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MMU_40BIT_CAPABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	312;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MMU_40BIT_CAPABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	311;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MMU_40BIT_CAPABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	309;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MMU_40BIT_CAPABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	308;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MMU_40BIT_CAPABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	310;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MMU_40BIT_CAPABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	313;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG2_SUPPORTED_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	267;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG2_SUPPORTED_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	266;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG2_SUPPORTED_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	264;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG2_SUPPORTED_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	263;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG2_SUPPORTED_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	265;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG2_SUPPORTED_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	268;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG4_DP_SUPPORTED_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	213;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG4_DP_SUPPORTED_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	212;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG4_DP_SUPPORTED_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	210;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG4_DP_SUPPORTED_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	209;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG4_DP_SUPPORTED_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	211;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG4_DP_SUPPORTED_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	214;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG4_SUPPORTED_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	258;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG4_SUPPORTED_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	257;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG4_SUPPORTED_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	255;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG4_SUPPORTED_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	254;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG4_SUPPORTED_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	256;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG4_SUPPORTED_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	259;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MSVDX_INTERNAL_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	321;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MSVDX_INTERNAL_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	320;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MSVDX_INTERNAL_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	318;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MSVDX_INTERNAL_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	317;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MSVDX_INTERNAL_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	319;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MSVDX_INTERNAL_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	322;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_RV_SUPPORTED_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	276;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_RV_SUPPORTED_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	275;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_RV_SUPPORTED_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	273;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_RV_SUPPORTED_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	272;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_RV_SUPPORTED_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	274;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_RV_SUPPORTED_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	277;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_SORENSON_SUPPORTED_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	303;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_SORENSON_SUPPORTED_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	302;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_SORENSON_SUPPORTED_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	300;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_SORENSON_SUPPORTED_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	299;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_SORENSON_SUPPORTED_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	301;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_SORENSON_SUPPORTED_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	304;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VC1_SUPPORTED_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	240;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VC1_SUPPORTED_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	239;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VC1_SUPPORTED_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	237;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VC1_SUPPORTED_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	236;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VC1_SUPPORTED_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	238;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VC1_SUPPORTED_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	241;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VP6_SUPPORTED_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	285;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VP6_SUPPORTED_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	284;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VP6_SUPPORTED_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	282;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VP6_SUPPORTED_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	281;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VP6_SUPPORTED_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	283;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VP6_SUPPORTED_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	286;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VP8_SUPPORTED_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	294;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VP8_SUPPORTED_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	293;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VP8_SUPPORTED_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	291;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VP8_SUPPORTED_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	290;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VP8_SUPPORTED_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	292;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VP8_SUPPORTED_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	295;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_WMV_SUPPORTED_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	231;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_WMV_SUPPORTED_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	230;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_WMV_SUPPORTED_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	228;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_WMV_SUPPORTED_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	227;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_WMV_SUPPORTED_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	229;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_CR_WMV_SUPPORTED_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	232;"	d
MSVDX_CORE_CR_MSVDX_INTERNAL_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	196;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_CLEAR_CR_IRQ_CLEAR_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	577;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_CLEAR_CR_IRQ_CLEAR_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	576;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_CLEAR_CR_IRQ_CLEAR_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	574;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_CLEAR_CR_IRQ_CLEAR_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	573;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_CLEAR_CR_IRQ_CLEAR_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	575;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_CLEAR_CR_IRQ_CLEAR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	578;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_CLEAR_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	569;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_BE_WDT_CM0_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	548;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_BE_WDT_CM0_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	547;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_BE_WDT_CM0_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	545;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_BE_WDT_CM0_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	544;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_BE_WDT_CM0_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	546;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_BE_WDT_CM0_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	549;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_CMD_SPACE_AVAILABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	557;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_CMD_SPACE_AVAILABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	556;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_CMD_SPACE_AVAILABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	554;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_CMD_SPACE_AVAILABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	553;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_CMD_SPACE_AVAILABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	555;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_CMD_SPACE_AVAILABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	558;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_DMAC_IRQ_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	485;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_DMAC_IRQ_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	484;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_DMAC_IRQ_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	482;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_DMAC_IRQ_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	481;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_DMAC_IRQ_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	483;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_DMAC_IRQ_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	486;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_FE_WDT_CM0_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	413;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_FE_WDT_CM0_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	412;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_FE_WDT_CM0_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	410;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_FE_WDT_CM0_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	409;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_FE_WDT_CM0_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	411;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_FE_WDT_CM0_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	414;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_FE_WDT_CM1_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	422;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_FE_WDT_CM1_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	421;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_FE_WDT_CM1_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	419;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_FE_WDT_CM1_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	418;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_FE_WDT_CM1_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	420;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_FE_WDT_CM1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	423;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MMU_FAULT_IRQ_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	404;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MMU_FAULT_IRQ_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	403;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MMU_FAULT_IRQ_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	401;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MMU_FAULT_IRQ_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	400;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MMU_FAULT_IRQ_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	402;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MMU_FAULT_IRQ_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	405;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_COMMAND_TIMEOUT_IRQ_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	521;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_COMMAND_TIMEOUT_IRQ_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	520;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_COMMAND_TIMEOUT_IRQ_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	518;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_COMMAND_TIMEOUT_IRQ_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	517;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_COMMAND_TIMEOUT_IRQ_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	519;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_COMMAND_TIMEOUT_IRQ_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	522;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_GPIO_IRQ_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	440;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_GPIO_IRQ_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	439;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_GPIO_IRQ_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	437;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_GPIO_IRQ_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	436;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_GPIO_IRQ_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	438;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_GPIO_IRQ_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	441;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_IRQ_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	431;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_IRQ_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	430;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_IRQ_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	428;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_IRQ_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	427;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_IRQ_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	429;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_IRQ_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	432;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_READ_TIMEOUT_IRQ_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	530;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_READ_TIMEOUT_IRQ_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	529;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_READ_TIMEOUT_IRQ_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	527;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_READ_TIMEOUT_IRQ_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	526;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_READ_TIMEOUT_IRQ_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	528;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_READ_TIMEOUT_IRQ_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	531;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_COMMAND_TIMEOUT_IRQ_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	503;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_COMMAND_TIMEOUT_IRQ_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	502;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_COMMAND_TIMEOUT_IRQ_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	500;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_COMMAND_TIMEOUT_IRQ_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	499;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_COMMAND_TIMEOUT_IRQ_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	501;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_COMMAND_TIMEOUT_IRQ_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	504;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_READ_TIMEOUT_IRQ_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	512;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_READ_TIMEOUT_IRQ_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	511;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_READ_TIMEOUT_IRQ_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	509;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_READ_TIMEOUT_IRQ_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	508;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_READ_TIMEOUT_IRQ_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	510;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_READ_TIMEOUT_IRQ_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	513;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_WDT_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	539;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_WDT_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	538;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_WDT_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	536;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_WDT_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	535;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_WDT_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	537;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_WDT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	540;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_FAULT_IRQ_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	494;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_FAULT_IRQ_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	493;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_FAULT_IRQ_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	491;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_FAULT_IRQ_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	490;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_FAULT_IRQ_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	492;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_FAULT_IRQ_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	495;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_FLUSH_DONE_IRQ_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	476;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_FLUSH_DONE_IRQ_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	475;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_FLUSH_DONE_IRQ_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	473;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_FLUSH_DONE_IRQ_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	472;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_FLUSH_DONE_IRQ_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	474;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_FLUSH_DONE_IRQ_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	477;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_PICTURE_DONE_IRQ_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	458;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_PICTURE_DONE_IRQ_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	457;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_PICTURE_DONE_IRQ_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	455;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_PICTURE_DONE_IRQ_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	454;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_PICTURE_DONE_IRQ_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	456;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_PICTURE_DONE_IRQ_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	459;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_SLICE_DONE_IRQ_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	467;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_SLICE_DONE_IRQ_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	466;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_SLICE_DONE_IRQ_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	464;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_SLICE_DONE_IRQ_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	463;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_SLICE_DONE_IRQ_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	465;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_SLICE_DONE_IRQ_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	468;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDMC_IRQ_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	449;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDMC_IRQ_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	448;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDMC_IRQ_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	446;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDMC_IRQ_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	445;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDMC_IRQ_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	447;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDMC_IRQ_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	450;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_END_OF_SLICE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	332;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_END_OF_SLICE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	331;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_END_OF_SLICE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	329;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_END_OF_SLICE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	328;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_END_OF_SLICE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	330;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_END_OF_SLICE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	333;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_ERROR_DETECTED_ENTDEC_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	350;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_ERROR_DETECTED_ENTDEC_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	349;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_ERROR_DETECTED_ENTDEC_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	347;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_ERROR_DETECTED_ENTDEC_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	346;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_ERROR_DETECTED_ENTDEC_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	348;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_ERROR_DETECTED_ENTDEC_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	351;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_ERROR_DETECTED_SR_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	341;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_ERROR_DETECTED_SR_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	340;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_ERROR_DETECTED_SR_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	338;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_ERROR_DETECTED_SR_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	337;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_ERROR_DETECTED_SR_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	339;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_ERROR_DETECTED_SR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	342;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_END_OF_SLICE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	395;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_END_OF_SLICE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	394;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_END_OF_SLICE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	392;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_END_OF_SLICE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	391;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_END_OF_SLICE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	393;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_END_OF_SLICE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	396;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	359;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	358;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	356;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_ERROR_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	355;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	357;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	360;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_MTXBLOCK_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	386;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_MTXBLOCK_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	385;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_MTXBLOCK_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	383;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_MTXBLOCK_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	382;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_MTXBLOCK_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	384;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_MTXBLOCK_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	387;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_OVERFLOW_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	368;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_OVERFLOW_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	367;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_OVERFLOW_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	365;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_OVERFLOW_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	364;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_OVERFLOW_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	366;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_OVERFLOW_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	369;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_SLICE_SKIPPED_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	566;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_SLICE_SKIPPED_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	565;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_SLICE_SKIPPED_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	563;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_SLICE_SKIPPED_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	562;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_SLICE_SKIPPED_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	564;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_SLICE_SKIPPED_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	567;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_UNDERFLOW_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	377;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_UNDERFLOW_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	376;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_UNDERFLOW_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	374;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_UNDERFLOW_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	373;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_UNDERFLOW_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	375;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_UNDERFLOW_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	378;"	d
MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	324;"	d
MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_CR_CORE_ID_EXTENDED_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	912;"	d
MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_CR_CORE_ID_EXTENDED_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	911;"	d
MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_CR_CORE_ID_EXTENDED_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	909;"	d
MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_CR_CORE_ID_EXTENDED_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	908;"	d
MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_CR_CORE_ID_EXTENDED_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	910;"	d
MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_CR_CORE_ID_EXTENDED_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	913;"	d
MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_CR_MSVDX_READ_LATENCY_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	921;"	d
MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_CR_MSVDX_READ_LATENCY_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	920;"	d
MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_CR_MSVDX_READ_LATENCY_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	918;"	d
MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_CR_MSVDX_READ_LATENCY_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	917;"	d
MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_CR_MSVDX_READ_LATENCY_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	919;"	d
MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_CR_MSVDX_READ_LATENCY_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	922;"	d
MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	904;"	d
MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_CR_LIMITED_WORDS_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2311;"	d
MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_CR_LIMITED_WORDS_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2310;"	d
MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_CR_LIMITED_WORDS_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2308;"	d
MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_CR_LIMITED_WORDS_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2307;"	d
MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_CR_LIMITED_WORDS_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2309;"	d
MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_CR_LIMITED_WORDS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2312;"	d
MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_CR_REQUEST_GAP_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2302;"	d
MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_CR_REQUEST_GAP_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2301;"	d
MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_CR_REQUEST_GAP_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2299;"	d
MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_CR_REQUEST_GAP_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2298;"	d
MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_CR_REQUEST_GAP_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2300;"	d
MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_CR_REQUEST_GAP_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2303;"	d
MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2294;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_DMAC_AUTO_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1331;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_DMAC_AUTO_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1330;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_DMAC_AUTO_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1328;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_DMAC_AUTO_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1327;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_DMAC_AUTO_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1329;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_DMAC_AUTO_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1332;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_DMAC_MAN_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1457;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_DMAC_MAN_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1456;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_DMAC_MAN_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1454;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_DMAC_MAN_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1453;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_DMAC_MAN_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1455;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_DMAC_MAN_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1458;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_MEM_AUTO_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1223;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_MEM_AUTO_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1222;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_MEM_AUTO_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1220;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_MEM_AUTO_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1219;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_MEM_AUTO_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1221;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_MEM_AUTO_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1224;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_MEM_MAN_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1349;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_MEM_MAN_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1348;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_MEM_MAN_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1346;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_MEM_MAN_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1345;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_MEM_MAN_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1347;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_MEM_MAN_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1350;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_REG_AUTO_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1322;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_REG_AUTO_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1321;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_REG_AUTO_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1319;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_REG_AUTO_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1318;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_REG_AUTO_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1320;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_REG_AUTO_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1323;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_REG_MAN_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1448;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_REG_MAN_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1447;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_REG_MAN_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1445;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_REG_MAN_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1444;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_REG_MAN_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1446;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_REG_MAN_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1449;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS1_AUTO_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1277;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS1_AUTO_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1276;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS1_AUTO_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1274;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS1_AUTO_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1273;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS1_AUTO_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1275;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS1_AUTO_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1278;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS1_MAN_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1403;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS1_MAN_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1402;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS1_MAN_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1400;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS1_MAN_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1399;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS1_MAN_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1401;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS1_MAN_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1404;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS2_AUTO_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1268;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS2_AUTO_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1267;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS2_AUTO_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1265;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS2_AUTO_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1264;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS2_AUTO_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1266;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS2_AUTO_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1269;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS2_MAN_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1394;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS2_MAN_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1393;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS2_MAN_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1391;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS2_MAN_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1390;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS2_MAN_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1392;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS2_MAN_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1395;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS1_AUTO_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1259;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS1_AUTO_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1258;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS1_AUTO_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1256;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS1_AUTO_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1255;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS1_AUTO_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1257;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS1_AUTO_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1260;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS1_MAN_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1385;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS1_MAN_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1384;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS1_MAN_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1382;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS1_MAN_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1381;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS1_MAN_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1383;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS1_MAN_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1386;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS2_AUTO_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1250;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS2_AUTO_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1249;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS2_AUTO_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1247;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS2_AUTO_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1246;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS2_AUTO_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1248;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS2_AUTO_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1251;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS2_MAN_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1376;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS2_MAN_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1375;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS2_MAN_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1373;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS2_MAN_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1372;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS2_MAN_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1374;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS2_MAN_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1377;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_BE_AUTO_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1232;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_BE_AUTO_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1231;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_BE_AUTO_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1229;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_BE_AUTO_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1228;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_BE_AUTO_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1230;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_BE_AUTO_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1233;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_BE_MAN_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1358;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_BE_MAN_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1357;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_BE_MAN_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1355;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_BE_MAN_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1354;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_BE_MAN_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1356;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_BE_MAN_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1359;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_FE_AUTO_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1241;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_FE_AUTO_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1240;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_FE_AUTO_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1238;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_FE_AUTO_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1237;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_FE_AUTO_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1239;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_FE_AUTO_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1242;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_FE_MAN_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1367;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_FE_MAN_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1366;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_FE_MAN_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1364;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_FE_MAN_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1363;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_FE_MAN_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1365;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_FE_MAN_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1368;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC1_AUTO_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1295;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC1_AUTO_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1294;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC1_AUTO_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1292;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC1_AUTO_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1291;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC1_AUTO_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1293;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC1_AUTO_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1296;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC1_MAN_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1421;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC1_MAN_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1420;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC1_MAN_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1418;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC1_MAN_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1417;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC1_MAN_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1419;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC1_MAN_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1422;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC2_AUTO_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1286;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC2_AUTO_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1285;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC2_AUTO_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1283;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC2_AUTO_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1282;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC2_AUTO_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1284;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC2_AUTO_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1287;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC2_MAN_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1412;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC2_MAN_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1411;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC2_MAN_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1409;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC2_MAN_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1408;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC2_MAN_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1410;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC2_MAN_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1413;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP1_AUTO_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1313;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP1_AUTO_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1312;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP1_AUTO_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1310;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP1_AUTO_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1309;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP1_AUTO_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1311;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP1_AUTO_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1314;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP1_MAN_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1439;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP1_MAN_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1438;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP1_MAN_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1436;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP1_MAN_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1435;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP1_MAN_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1437;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP1_MAN_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1440;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP2_AUTO_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1304;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP2_AUTO_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1303;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP2_AUTO_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1301;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP2_AUTO_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1300;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP2_AUTO_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1302;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP2_AUTO_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1305;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP2_MAN_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1430;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP2_MAN_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1429;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP2_MAN_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1427;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP2_MAN_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1426;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP2_MAN_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1428;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP2_MAN_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1431;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_REGS_AUTO_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1214;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_REGS_AUTO_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1213;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_REGS_AUTO_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1211;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_REGS_AUTO_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1210;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_REGS_AUTO_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1212;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_REGS_AUTO_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1215;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_REGS_MAN_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1340;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_REGS_MAN_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1339;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_REGS_MAN_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1337;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_REGS_MAN_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1336;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_REGS_MAN_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1338;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_REGS_MAN_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1341;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1206;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_CORE_MAN_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	632;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_CORE_MAN_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	631;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_CORE_MAN_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	629;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_CORE_MAN_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	628;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_CORE_MAN_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	630;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_CORE_MAN_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	633;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_MTX_MAN_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	686;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_MTX_MAN_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	685;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_MTX_MAN_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	683;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_MTX_MAN_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	682;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_MTX_MAN_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	684;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_MTX_MAN_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	687;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_ACCESS_AUTO_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	731;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_ACCESS_AUTO_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	730;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_ACCESS_AUTO_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	728;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_ACCESS_AUTO_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	727;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_ACCESS_AUTO_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	729;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_ACCESS_AUTO_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	732;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_ACCESS_MAN_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	650;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_ACCESS_MAN_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	649;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_ACCESS_MAN_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	647;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_ACCESS_MAN_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	646;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_ACCESS_MAN_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	648;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_ACCESS_MAN_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	651;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_PROCESS_AUTO_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	722;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_PROCESS_AUTO_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	721;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_PROCESS_AUTO_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	719;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_PROCESS_AUTO_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	718;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_PROCESS_AUTO_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	720;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_PROCESS_AUTO_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	723;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_PROCESS_MAN_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	641;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_PROCESS_MAN_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	640;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_PROCESS_MAN_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	638;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_PROCESS_MAN_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	637;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_PROCESS_MAN_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	639;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_PROCESS_MAN_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	642;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDMC_AUTO_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	740;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDMC_AUTO_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	739;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDMC_AUTO_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	737;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDMC_AUTO_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	736;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDMC_AUTO_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	738;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDMC_AUTO_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	741;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDMC_MAN_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	659;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDMC_MAN_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	658;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDMC_MAN_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	656;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDMC_MAN_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	655;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDMC_MAN_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	657;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDMC_MAN_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	660;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_BE_AUTO_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	776;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_BE_AUTO_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	775;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_BE_AUTO_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	773;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_BE_AUTO_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	772;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_BE_AUTO_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	774;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_BE_AUTO_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	777;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_BE_MAN_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	704;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_BE_MAN_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	703;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_BE_MAN_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	701;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_BE_MAN_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	700;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_BE_MAN_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	702;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_BE_MAN_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	705;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_DEC_AUTO_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	785;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_DEC_AUTO_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	784;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_DEC_AUTO_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	782;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_DEC_AUTO_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	781;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_DEC_AUTO_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	783;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_DEC_AUTO_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	786;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_DEC_MAN_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	713;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_DEC_MAN_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	712;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_DEC_MAN_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	710;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_DEC_MAN_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	709;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_DEC_MAN_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	711;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_DEC_MAN_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	714;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ENTDEC_AUTO_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	749;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ENTDEC_AUTO_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	748;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ENTDEC_AUTO_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	746;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ENTDEC_AUTO_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	745;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ENTDEC_AUTO_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	747;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ENTDEC_AUTO_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	750;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ENTDEC_MAN_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	668;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ENTDEC_MAN_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	667;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ENTDEC_MAN_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	665;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ENTDEC_MAN_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	664;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ENTDEC_MAN_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	666;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ENTDEC_MAN_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	669;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_FE_AUTO_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	767;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_FE_AUTO_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	766;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_FE_AUTO_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	764;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_FE_AUTO_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	763;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_FE_AUTO_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	765;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_FE_AUTO_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	768;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_FE_MAN_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	695;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_FE_MAN_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	694;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_FE_MAN_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	692;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_FE_MAN_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	691;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_FE_MAN_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	693;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_FE_MAN_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	696;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ITRANS_AUTO_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	758;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ITRANS_AUTO_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	757;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ITRANS_AUTO_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	755;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ITRANS_AUTO_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	754;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ITRANS_AUTO_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	756;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ITRANS_AUTO_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	759;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ITRANS_MAN_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	677;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ITRANS_MAN_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	676;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ITRANS_MAN_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	674;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ITRANS_MAN_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	673;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ITRANS_MAN_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	675;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ITRANS_MAN_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	678;"	d
MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	624;"	d
MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT1_ENABLE_CR_MTX_IRQ1_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	599;"	d
MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT1_ENABLE_CR_MTX_IRQ1_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	598;"	d
MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT1_ENABLE_CR_MTX_IRQ1_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	596;"	d
MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT1_ENABLE_CR_MTX_IRQ1_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	595;"	d
MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT1_ENABLE_CR_MTX_IRQ1_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	597;"	d
MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT1_ENABLE_CR_MTX_IRQ1_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	600;"	d
MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT1_ENABLE_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	591;"	d
MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT2_ENABLE_CR_MTX_IRQ2_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	610;"	d
MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT2_ENABLE_CR_MTX_IRQ2_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	609;"	d
MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT2_ENABLE_CR_MTX_IRQ2_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	607;"	d
MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT2_ENABLE_CR_MTX_IRQ2_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	606;"	d
MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT2_ENABLE_CR_MTX_IRQ2_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	608;"	d
MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT2_ENABLE_CR_MTX_IRQ2_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	611;"	d
MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT2_ENABLE_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	602;"	d
MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_CR_MTX_IDLE_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1069;"	d
MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_CR_MTX_IDLE_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1068;"	d
MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_CR_MTX_IDLE_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1066;"	d
MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_CR_MTX_IDLE_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1065;"	d
MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_CR_MTX_IDLE_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1067;"	d
MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_CR_MTX_IDLE_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1070;"	d
MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_CR_MTX_MONITOR_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1078;"	d
MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_CR_MTX_MONITOR_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1077;"	d
MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_CR_MTX_MONITOR_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1075;"	d
MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_CR_MTX_MONITOR_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1074;"	d
MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_CR_MTX_MONITOR_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1076;"	d
MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_CR_MTX_MONITOR_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1079;"	d
MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1061;"	d
MSVDX_CORE_CR_MSVDX_MULTICORE_STATUS_CR_MSVDX_NUM_SLAVES_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1722;"	d
MSVDX_CORE_CR_MSVDX_MULTICORE_STATUS_CR_MSVDX_NUM_SLAVES_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1721;"	d
MSVDX_CORE_CR_MSVDX_MULTICORE_STATUS_CR_MSVDX_NUM_SLAVES_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1719;"	d
MSVDX_CORE_CR_MSVDX_MULTICORE_STATUS_CR_MSVDX_NUM_SLAVES_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1718;"	d
MSVDX_CORE_CR_MSVDX_MULTICORE_STATUS_CR_MSVDX_NUM_SLAVES_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1720;"	d
MSVDX_CORE_CR_MSVDX_MULTICORE_STATUS_CR_MSVDX_NUM_SLAVES_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1723;"	d
MSVDX_CORE_CR_MSVDX_MULTICORE_STATUS_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1714;"	d
MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_CR_MSVDX_RENDEC_READ_AVAILABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	872;"	d
MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_CR_MSVDX_RENDEC_READ_AVAILABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	871;"	d
MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_CR_MSVDX_RENDEC_READ_AVAILABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	869;"	d
MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_CR_MSVDX_RENDEC_READ_AVAILABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	868;"	d
MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_CR_MSVDX_RENDEC_READ_AVAILABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	870;"	d
MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_CR_MSVDX_RENDEC_READ_AVAILABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	873;"	d
MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_CR_MSVDX_RENDEC_WRITE_SPACE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	863;"	d
MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_CR_MSVDX_RENDEC_WRITE_SPACE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	862;"	d
MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_CR_MSVDX_RENDEC_WRITE_SPACE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	860;"	d
MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_CR_MSVDX_RENDEC_WRITE_SPACE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	859;"	d
MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_CR_MSVDX_RENDEC_WRITE_SPACE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	861;"	d
MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_CR_MSVDX_RENDEC_WRITE_SPACE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	864;"	d
MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	855;"	d
MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_CR_REQ_PRIORITY_DECR_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2282;"	d
MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_CR_REQ_PRIORITY_DECR_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2281;"	d
MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_CR_REQ_PRIORITY_DECR_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2279;"	d
MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_CR_REQ_PRIORITY_DECR_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2278;"	d
MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_CR_REQ_PRIORITY_DECR_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2280;"	d
MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_CR_REQ_PRIORITY_DECR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2283;"	d
MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_CR_REQ_PRIORITY_THRESH_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2291;"	d
MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_CR_REQ_PRIORITY_THRESH_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2290;"	d
MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_CR_REQ_PRIORITY_THRESH_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2288;"	d
MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_CR_REQ_PRIORITY_THRESH_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2287;"	d
MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_CR_REQ_PRIORITY_THRESH_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2289;"	d
MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_CR_REQ_PRIORITY_THRESH_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2292;"	d
MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2274;"	d
MSVDX_CORE_CR_MSVDX_RSVD0_CR_RSVD0_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	621;"	d
MSVDX_CORE_CR_MSVDX_RSVD0_CR_RSVD0_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	620;"	d
MSVDX_CORE_CR_MSVDX_RSVD0_CR_RSVD0_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	618;"	d
MSVDX_CORE_CR_MSVDX_RSVD0_CR_RSVD0_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	617;"	d
MSVDX_CORE_CR_MSVDX_RSVD0_CR_RSVD0_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	619;"	d
MSVDX_CORE_CR_MSVDX_RSVD0_CR_RSVD0_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	622;"	d
MSVDX_CORE_CR_MSVDX_RSVD0_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	613;"	d
MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_A_BUS_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	805;"	d
MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_A_BUS_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	804;"	d
MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_A_BUS_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	802;"	d
MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_A_BUS_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	801;"	d
MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_A_BUS_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	803;"	d
MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_A_BUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	806;"	d
MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_B_BUS_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	796;"	d
MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_B_BUS_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	795;"	d
MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_B_BUS_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	793;"	d
MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_B_BUS_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	792;"	d
MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_B_BUS_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	794;"	d
MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_B_BUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	797;"	d
MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_A_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	841;"	d
MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_A_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	840;"	d
MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_A_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	838;"	d
MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_A_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	837;"	d
MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_A_MODULE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	823;"	d
MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_A_MODULE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	822;"	d
MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_A_MODULE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	820;"	d
MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_A_MODULE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	819;"	d
MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_A_MODULE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	821;"	d
MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_A_MODULE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	824;"	d
MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_A_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	839;"	d
MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_A_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	842;"	d
MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_B_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	832;"	d
MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_B_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	831;"	d
MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_B_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	829;"	d
MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_B_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	828;"	d
MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_B_MODULE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	814;"	d
MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_B_MODULE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	813;"	d
MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_B_MODULE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	811;"	d
MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_B_MODULE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	810;"	d
MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_B_MODULE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	812;"	d
MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_B_MODULE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	815;"	d
MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_B_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	830;"	d
MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_B_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	833;"	d
MSVDX_CORE_CR_MSVDX_RTM_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	788;"	d
MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_MTX_TIMEOUT_SELECT_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1196;"	d
MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_MTX_TIMEOUT_SELECT_ENUM	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	/^enum MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_MTX_TIMEOUT_SELECT_ENUM {$/;"	g
MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_MTX_TIMEOUT_SELECT_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1195;"	d
MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_MTX_TIMEOUT_SELECT_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1193;"	d
MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_MTX_TIMEOUT_SELECT_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1192;"	d
MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_MTX_TIMEOUT_SELECT_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1194;"	d
MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_MTX_TIMEOUT_SELECT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1197;"	d
MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_SP1_TIMEOUT_SELECT_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1180;"	d
MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_SP1_TIMEOUT_SELECT_ENUM	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	/^enum MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_SP1_TIMEOUT_SELECT_ENUM {$/;"	g
MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_SP1_TIMEOUT_SELECT_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1179;"	d
MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_SP1_TIMEOUT_SELECT_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1177;"	d
MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_SP1_TIMEOUT_SELECT_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1176;"	d
MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_SP1_TIMEOUT_SELECT_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1178;"	d
MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_SP1_TIMEOUT_SELECT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1181;"	d
MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	1172;"	d
MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_GPIO_IN_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2497;"	d
MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_GPIO_IN_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2496;"	d
MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_GPIO_IN_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2494;"	d
MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_GPIO_IN_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2493;"	d
MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_GPIO_IN_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2495;"	d
MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_GPIO_IN_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2498;"	d
MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_GPIO_OUT_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2479;"	d
MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_GPIO_OUT_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2478;"	d
MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_GPIO_OUT_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2476;"	d
MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_GPIO_OUT_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2475;"	d
MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_GPIO_OUT_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2477;"	d
MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_GPIO_OUT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2480;"	d
MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_IS_SLAVE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2488;"	d
MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_IS_SLAVE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2487;"	d
MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_IS_SLAVE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2485;"	d
MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_IS_SLAVE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2484;"	d
MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_IS_SLAVE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2486;"	d
MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_IS_SLAVE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2489;"	d
MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_LAST_RAM_BANK_SIZE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2452;"	d
MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_LAST_RAM_BANK_SIZE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2451;"	d
MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_LAST_RAM_BANK_SIZE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2449;"	d
MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_LAST_RAM_BANK_SIZE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2448;"	d
MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_LAST_RAM_BANK_SIZE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2450;"	d
MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_LAST_RAM_BANK_SIZE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2453;"	d
MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_RAM_BANKS_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2470;"	d
MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_RAM_BANKS_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2469;"	d
MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_RAM_BANKS_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2467;"	d
MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_RAM_BANKS_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2466;"	d
MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_RAM_BANKS_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2468;"	d
MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_RAM_BANKS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2471;"	d
MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_RAM_BANK_SIZE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2461;"	d
MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_RAM_BANK_SIZE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2460;"	d
MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_RAM_BANK_SIZE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2458;"	d
MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_RAM_BANK_SIZE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2457;"	d
MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_RAM_BANK_SIZE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2459;"	d
MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_RAM_BANK_SIZE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2462;"	d
MSVDX_CORE_CR_MTX_DEBUG_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2444;"	d
MSVDX_CORE_CR_MTX_TIMEOUT_SELECT_128K	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	/^	MSVDX_CORE_CR_MTX_TIMEOUT_SELECT_128K = 0x2,$/;"	e	enum:MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_MTX_TIMEOUT_SELECT_ENUM
MSVDX_CORE_CR_MTX_TIMEOUT_SELECT_16K	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	/^	MSVDX_CORE_CR_MTX_TIMEOUT_SELECT_16K = 0x1,$/;"	e	enum:MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_MTX_TIMEOUT_SELECT_ENUM
MSVDX_CORE_CR_MTX_TIMEOUT_SELECT_4K	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	/^	MSVDX_CORE_CR_MTX_TIMEOUT_SELECT_4K = 0x0,$/;"	e	enum:MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_MTX_TIMEOUT_SELECT_ENUM
MSVDX_CORE_CR_MTX_TIMEOUT_SELECT_INDEFINITE	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	/^	MSVDX_CORE_CR_MTX_TIMEOUT_SELECT_INDEFINITE = 0x3,$/;"	e	enum:MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_MTX_TIMEOUT_SELECT_ENUM
MSVDX_CORE_CR_SP1_TIMEOUT_SELECT_128K	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	/^	MSVDX_CORE_CR_SP1_TIMEOUT_SELECT_128K = 0x2,$/;"	e	enum:MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_SP1_TIMEOUT_SELECT_ENUM
MSVDX_CORE_CR_SP1_TIMEOUT_SELECT_16K	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	/^	MSVDX_CORE_CR_SP1_TIMEOUT_SELECT_16K = 0x1,$/;"	e	enum:MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_SP1_TIMEOUT_SELECT_ENUM
MSVDX_CORE_CR_SP1_TIMEOUT_SELECT_4K	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	/^	MSVDX_CORE_CR_SP1_TIMEOUT_SELECT_4K = 0x0,$/;"	e	enum:MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_SP1_TIMEOUT_SELECT_ENUM
MSVDX_CORE_CR_SP1_TIMEOUT_SELECT_INDEFINITE	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	/^	MSVDX_CORE_CR_SP1_TIMEOUT_SELECT_INDEFINITE = 0x3,$/;"	e	enum:MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_SP1_TIMEOUT_SELECT_ENUM
MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_DMAC_OUTSTANDING_READ_REQS_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2566;"	d
MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_DMAC_OUTSTANDING_READ_REQS_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2565;"	d
MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_DMAC_OUTSTANDING_READ_REQS_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2563;"	d
MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_DMAC_OUTSTANDING_READ_REQS_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2562;"	d
MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_DMAC_OUTSTANDING_READ_REQS_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2564;"	d
MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_DMAC_OUTSTANDING_READ_REQS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2567;"	d
MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VDEB_OUTSTANDING_READ_REQS_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2539;"	d
MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VDEB_OUTSTANDING_READ_REQS_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2538;"	d
MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VDEB_OUTSTANDING_READ_REQS_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2536;"	d
MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VDEB_OUTSTANDING_READ_REQS_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2535;"	d
MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VDEB_OUTSTANDING_READ_REQS_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2537;"	d
MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VDEB_OUTSTANDING_READ_REQS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2540;"	d
MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VDMC_OUTSTANDING_READ_REQS_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2548;"	d
MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VDMC_OUTSTANDING_READ_REQS_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2547;"	d
MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VDMC_OUTSTANDING_READ_REQS_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2545;"	d
MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VDMC_OUTSTANDING_READ_REQS_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2544;"	d
MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VDMC_OUTSTANDING_READ_REQS_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2546;"	d
MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VDMC_OUTSTANDING_READ_REQS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2549;"	d
MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VEC_OUTSTANDING_READ_REQS_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2557;"	d
MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VEC_OUTSTANDING_READ_REQS_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2556;"	d
MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VEC_OUTSTANDING_READ_REQS_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2554;"	d
MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VEC_OUTSTANDING_READ_REQS_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2553;"	d
MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VEC_OUTSTANDING_READ_REQS_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2555;"	d
MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VEC_OUTSTANDING_READ_REQS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2558;"	d
MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2531;"	d
MSVDX_CORE_CR_SYS_MSVDX_WDTIMER_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2520;"	d
MSVDX_CORE_CR_SYS_MSVDX_WDTIMER_SYS_WDT_COUNTER_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2528;"	d
MSVDX_CORE_CR_SYS_MSVDX_WDTIMER_SYS_WDT_COUNTER_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2527;"	d
MSVDX_CORE_CR_SYS_MSVDX_WDTIMER_SYS_WDT_COUNTER_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2525;"	d
MSVDX_CORE_CR_SYS_MSVDX_WDTIMER_SYS_WDT_COUNTER_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2524;"	d
MSVDX_CORE_CR_SYS_MSVDX_WDTIMER_SYS_WDT_COUNTER_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2526;"	d
MSVDX_CORE_CR_SYS_MSVDX_WDTIMER_SYS_WDT_COUNTER_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2529;"	d
MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_OFFSET	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2500;"	d
MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_SYS_WDT_CLKDIV_SELECT_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2517;"	d
MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_SYS_WDT_CLKDIV_SELECT_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2516;"	d
MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_SYS_WDT_CLKDIV_SELECT_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2514;"	d
MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_SYS_WDT_CLKDIV_SELECT_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2513;"	d
MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_SYS_WDT_CLKDIV_SELECT_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2515;"	d
MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_SYS_WDT_CLKDIV_SELECT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2518;"	d
MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_SYS_WDT_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2508;"	d
MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_SYS_WDT_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2507;"	d
MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_SYS_WDT_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2505;"	d
MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_SYS_WDT_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2504;"	d
MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_SYS_WDT_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2506;"	d
MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_SYS_WDT_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	2509;"	d
MSVDX_CORE_ReadRegister	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	113;"	d	file:
MSVDX_CORE_ReadRegister	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	84;"	d	file:
MSVDX_CORE_ReadRegister	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext_reg.h	102;"	d
MSVDX_CORE_WriteRegister	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	110;"	d	file:
MSVDX_CORE_WriteRegister	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	83;"	d	file:
MSVDX_CORE_WriteRegister	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext_reg.h	101;"	d
MSVDX_Create	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^MSVDX_Create($/;"	f
MSVDX_DEF_WR_MASK	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext.h	74;"	d
MSVDX_DEF_WR_PIPE	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext.h	75;"	d
MSVDX_DeInitialise	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^MSVDX_DeInitialise($/;"	f
MSVDX_Destroy	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^MSVDX_Destroy($/;"	f
MSVDX_DumpRegisters	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^IMG_RESULT MSVDX_DumpRegisters($/;"	f
MSVDX_ENDIAN	vdec/system/vdec/vdec.h	72;"	d
MSVDX_FlushMmuCache	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^MSVDX_FlushMmuCache($/;"	f
MSVDX_GetBatchMessage	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_msg.c	/^MSVDX_GetBatchMessage($/;"	f
MSVDX_GetCodedPicSize	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^IMG_UINT32 MSVDX_GetCodedPicSize($/;"	f
MSVDX_GetCoreState	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^MSVDX_GetCoreState($/;"	f
MSVDX_GetDecodeMessage	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_msg.c	/^MSVDX_GetDecodeMessage($/;"	f
MSVDX_GetEndBytesMessage	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_msg.c	/^MSVDX_GetEndBytesMessage($/;"	f
MSVDX_GetFragmentMessage	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_msg.c	/^MSVDX_GetFragmentMessage($/;"	f
MSVDX_GetInitMessage	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_msg.c	/^MSVDX_GetInitMessage($/;"	f
MSVDX_GetIntStatus	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^MSVDX_GetIntStatus($/;"	f
MSVDX_GetMmuTileConfig	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^IMG_RESULT MSVDX_GetMmuTileConfig($/;"	f
MSVDX_GetScalerCmds	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^MSVDX_GetScalerCmds($/;"	f
MSVDX_GetScalerCoeffCmds	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^MSVDX_GetScalerCoeffCmds($/;"	f
MSVDX_GetStackUsage	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^MSVDX_GetStackUsage($/;"	f
MSVDX_HandleInterrupts	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^MSVDX_HandleInterrupts($/;"	f
MSVDX_Initialise	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^MSVDX_Initialise($/;"	f
MSVDX_MAX_LISR_HISR_MSG	vdec/system/vdec/vdec.h	240;"	d
MSVDX_MAX_MSG_SIZE	vdec/system/vdec/vdec.h	238;"	d
MSVDX_MAX_NUM_COMMS_SPACE_RETRIES	vdec/system/vdec/vdec.h	242;"	d
MSVDX_PDUMPLock	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^IMG_RESULT MSVDX_PDUMPLock($/;"	f
MSVDX_PDUMPSync	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^IMG_RESULT MSVDX_PDUMPSync($/;"	f
MSVDX_PDUMPUnLock	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^IMG_RESULT MSVDX_PDUMPUnLock($/;"	f
MSVDX_PIN_TEST_CACHE_HINT_ERROR_CODE_ERROR_CACHE_HINT_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	797;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_CODE_ERROR_CACHE_HINT_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	796;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_CODE_ERROR_CACHE_HINT_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	794;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_CODE_ERROR_CACHE_HINT_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	793;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_CODE_ERROR_CACHE_HINT_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	795;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_CODE_ERROR_CACHE_HINT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	798;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_CODE_ERROR_TAG_SB_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	806;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_CODE_ERROR_TAG_SB_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	805;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_CODE_ERROR_TAG_SB_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	803;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_CODE_ERROR_TAG_SB_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	802;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_CODE_ERROR_TAG_SB_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	804;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_CODE_ERROR_TAG_SB_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	807;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_CODE_OFFSET	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	789;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_STATUS_BIF_CACHE_HINT_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	786;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_STATUS_BIF_CACHE_HINT_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	785;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_STATUS_BIF_CACHE_HINT_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	783;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_STATUS_BIF_CACHE_HINT_ERROR_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	782;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_STATUS_BIF_CACHE_HINT_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	784;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_STATUS_BIF_CACHE_HINT_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	787;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_STATUS_DMAC_CACHE_HINT_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	777;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_STATUS_DMAC_CACHE_HINT_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	776;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_STATUS_DMAC_CACHE_HINT_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	774;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_STATUS_DMAC_CACHE_HINT_ERROR_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	773;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_STATUS_DMAC_CACHE_HINT_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	775;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_STATUS_DMAC_CACHE_HINT_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	778;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_STATUS_OFFSET	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	742;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_STATUS_VDEB_CACHE_HINT_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	750;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_STATUS_VDEB_CACHE_HINT_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	749;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_STATUS_VDEB_CACHE_HINT_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	747;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_STATUS_VDEB_CACHE_HINT_ERROR_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	746;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_STATUS_VDEB_CACHE_HINT_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	748;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_STATUS_VDEB_CACHE_HINT_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	751;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_STATUS_VDMC_CACHE_HINT_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	759;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_STATUS_VDMC_CACHE_HINT_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	758;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_STATUS_VDMC_CACHE_HINT_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	756;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_STATUS_VDMC_CACHE_HINT_ERROR_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	755;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_STATUS_VDMC_CACHE_HINT_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	757;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_STATUS_VDMC_CACHE_HINT_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	760;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_STATUS_VEC_CACHE_HINT_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	768;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_STATUS_VEC_CACHE_HINT_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	767;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_STATUS_VEC_CACHE_HINT_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	765;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_STATUS_VEC_CACHE_HINT_ERROR_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	764;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_STATUS_VEC_CACHE_HINT_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	766;"	d
MSVDX_PIN_TEST_CACHE_HINT_ERROR_STATUS_VEC_CACHE_HINT_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	769;"	d
MSVDX_PIN_TEST_CLK_EDGE_TEST_CONTROL_CLK_EDGE_DETECT_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	717;"	d
MSVDX_PIN_TEST_CLK_EDGE_TEST_CONTROL_CLK_EDGE_DETECT_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	716;"	d
MSVDX_PIN_TEST_CLK_EDGE_TEST_CONTROL_CLK_EDGE_DETECT_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	714;"	d
MSVDX_PIN_TEST_CLK_EDGE_TEST_CONTROL_CLK_EDGE_DETECT_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	713;"	d
MSVDX_PIN_TEST_CLK_EDGE_TEST_CONTROL_CLK_EDGE_DETECT_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	715;"	d
MSVDX_PIN_TEST_CLK_EDGE_TEST_CONTROL_CLK_EDGE_DETECT_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	718;"	d
MSVDX_PIN_TEST_CLK_EDGE_TEST_CONTROL_OFFSET	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	709;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_CORE1_CLK_EDGE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	446;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_CORE1_CLK_EDGE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	445;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_CORE1_CLK_EDGE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	443;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_CORE1_CLK_EDGE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	442;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_CORE1_CLK_EDGE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	444;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_CORE1_CLK_EDGE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	447;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_DMAC_CLK_EDGE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	428;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_DMAC_CLK_EDGE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	427;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_DMAC_CLK_EDGE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	425;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_DMAC_CLK_EDGE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	424;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_DMAC_CLK_EDGE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	426;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_DMAC_CLK_EDGE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	429;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_MEM_CLK_EDGE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	437;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_MEM_CLK_EDGE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	436;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_MEM_CLK_EDGE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	434;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_MEM_CLK_EDGE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	433;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_MEM_CLK_EDGE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	435;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_MEM_CLK_EDGE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	438;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_MTX_CLK_EDGE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	410;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_MTX_CLK_EDGE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	409;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_MTX_CLK_EDGE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	407;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_MTX_CLK_EDGE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	406;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_MTX_CLK_EDGE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	408;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_MTX_CLK_EDGE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	411;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_OFFSET	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	267;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_REG_CLK_EDGE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	419;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_REG_CLK_EDGE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	418;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_REG_CLK_EDGE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	416;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_REG_CLK_EDGE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	415;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_REG_CLK_EDGE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	417;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_REG_CLK_EDGE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	420;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDEB_ACCESS1_CLK_EDGE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	320;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDEB_ACCESS1_CLK_EDGE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	319;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDEB_ACCESS1_CLK_EDGE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	317;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDEB_ACCESS1_CLK_EDGE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	316;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDEB_ACCESS1_CLK_EDGE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	318;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDEB_ACCESS1_CLK_EDGE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	321;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDEB_ACCESS2_CLK_EDGE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	311;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDEB_ACCESS2_CLK_EDGE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	310;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDEB_ACCESS2_CLK_EDGE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	308;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDEB_ACCESS2_CLK_EDGE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	307;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDEB_ACCESS2_CLK_EDGE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	309;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDEB_ACCESS2_CLK_EDGE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	312;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDEB_PROCESS1_CLK_EDGE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	302;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDEB_PROCESS1_CLK_EDGE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	301;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDEB_PROCESS1_CLK_EDGE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	299;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDEB_PROCESS1_CLK_EDGE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	298;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDEB_PROCESS1_CLK_EDGE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	300;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDEB_PROCESS1_CLK_EDGE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	303;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDEB_PROCESS2_CLK_EDGE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	293;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDEB_PROCESS2_CLK_EDGE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	292;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDEB_PROCESS2_CLK_EDGE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	290;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDEB_PROCESS2_CLK_EDGE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	289;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDEB_PROCESS2_CLK_EDGE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	291;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDEB_PROCESS2_CLK_EDGE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	294;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDEB_SCALE_BE_CLK_EDGE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	275;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDEB_SCALE_BE_CLK_EDGE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	274;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDEB_SCALE_BE_CLK_EDGE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	272;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDEB_SCALE_BE_CLK_EDGE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	271;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDEB_SCALE_BE_CLK_EDGE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	273;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDEB_SCALE_BE_CLK_EDGE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	276;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDEB_SCALE_FE_CLK_EDGE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	284;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDEB_SCALE_FE_CLK_EDGE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	283;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDEB_SCALE_FE_CLK_EDGE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	281;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDEB_SCALE_FE_CLK_EDGE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	280;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDEB_SCALE_FE_CLK_EDGE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	282;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDEB_SCALE_FE_CLK_EDGE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	285;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDMC1_CLK_EDGE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	338;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDMC1_CLK_EDGE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	337;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDMC1_CLK_EDGE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	335;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDMC1_CLK_EDGE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	334;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDMC1_CLK_EDGE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	336;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDMC1_CLK_EDGE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	339;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDMC2_CLK_EDGE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	329;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDMC2_CLK_EDGE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	328;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDMC2_CLK_EDGE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	326;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDMC2_CLK_EDGE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	325;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDMC2_CLK_EDGE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	327;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VDMC2_CLK_EDGE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	330;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_BE_CLK_EDGE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	365;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_BE_CLK_EDGE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	364;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_BE_CLK_EDGE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	362;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_BE_CLK_EDGE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	361;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_BE_CLK_EDGE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	363;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_BE_CLK_EDGE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	366;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_DEC_CLK_EDGE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	356;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_DEC_CLK_EDGE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	355;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_DEC_CLK_EDGE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	353;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_DEC_CLK_EDGE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	352;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_DEC_CLK_EDGE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	354;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_DEC_CLK_EDGE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	357;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_FE_CLK_EDGE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	401;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_FE_CLK_EDGE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	400;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_FE_CLK_EDGE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	398;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_FE_CLK_EDGE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	397;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_FE_CLK_EDGE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	399;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_FE_CLK_EDGE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	402;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_FE_GRP1_CLK_EDGE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	392;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_FE_GRP1_CLK_EDGE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	391;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_FE_GRP1_CLK_EDGE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	389;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_FE_GRP1_CLK_EDGE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	388;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_FE_GRP1_CLK_EDGE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	390;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_FE_GRP1_CLK_EDGE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	393;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_FE_GRP2_CLK_EDGE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	383;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_FE_GRP2_CLK_EDGE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	382;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_FE_GRP2_CLK_EDGE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	380;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_FE_GRP2_CLK_EDGE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	379;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_FE_GRP2_CLK_EDGE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	381;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_FE_GRP2_CLK_EDGE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	384;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_ITRANS_CLK_EDGE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	347;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_ITRANS_CLK_EDGE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	346;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_ITRANS_CLK_EDGE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	344;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_ITRANS_CLK_EDGE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	343;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_ITRANS_CLK_EDGE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	345;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_ITRANS_CLK_EDGE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	348;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_REG_CLK_EDGE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	374;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_REG_CLK_EDGE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	373;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_REG_CLK_EDGE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	371;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_REG_CLK_EDGE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	370;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_REG_CLK_EDGE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	372;"	d
MSVDX_PIN_TEST_CLK_ENABLE_EDGE_VEC_REG_CLK_EDGE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	375;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_CORE1_CLK_STATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	264;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_CORE1_CLK_STATUS_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	263;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_CORE1_CLK_STATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	261;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_CORE1_CLK_STATUS_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	260;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_CORE1_CLK_STATUS_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	262;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_CORE1_CLK_STATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	265;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_DMAC_CLK_STATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	246;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_DMAC_CLK_STATUS_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	245;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_DMAC_CLK_STATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	243;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_DMAC_CLK_STATUS_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	242;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_DMAC_CLK_STATUS_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	244;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_DMAC_CLK_STATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	247;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_MEM_CLK_STATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	255;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_MEM_CLK_STATUS_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	254;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_MEM_CLK_STATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	252;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_MEM_CLK_STATUS_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	251;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_MEM_CLK_STATUS_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	253;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_MEM_CLK_STATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	256;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_MTX_CLK_STATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	228;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_MTX_CLK_STATUS_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	227;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_MTX_CLK_STATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	225;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_MTX_CLK_STATUS_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	224;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_MTX_CLK_STATUS_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	226;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_MTX_CLK_STATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	229;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_OFFSET	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	85;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_REG_CLK_STATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	237;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_REG_CLK_STATUS_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	236;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_REG_CLK_STATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	234;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_REG_CLK_STATUS_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	233;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_REG_CLK_STATUS_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	235;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_REG_CLK_STATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	238;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDEB_ACCESS1_CLK_STATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	138;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDEB_ACCESS1_CLK_STATUS_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	137;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDEB_ACCESS1_CLK_STATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	135;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDEB_ACCESS1_CLK_STATUS_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	134;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDEB_ACCESS1_CLK_STATUS_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	136;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDEB_ACCESS1_CLK_STATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	139;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDEB_ACCESS2_CLK_STATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	129;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDEB_ACCESS2_CLK_STATUS_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	128;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDEB_ACCESS2_CLK_STATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	126;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDEB_ACCESS2_CLK_STATUS_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	125;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDEB_ACCESS2_CLK_STATUS_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	127;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDEB_ACCESS2_CLK_STATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	130;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDEB_PROCESS1_CLK_STATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	120;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDEB_PROCESS1_CLK_STATUS_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	119;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDEB_PROCESS1_CLK_STATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	117;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDEB_PROCESS1_CLK_STATUS_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	116;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDEB_PROCESS1_CLK_STATUS_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	118;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDEB_PROCESS1_CLK_STATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	121;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDEB_PROCESS2_CLK_STATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	111;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDEB_PROCESS2_CLK_STATUS_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	110;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDEB_PROCESS2_CLK_STATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	108;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDEB_PROCESS2_CLK_STATUS_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	107;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDEB_PROCESS2_CLK_STATUS_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	109;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDEB_PROCESS2_CLK_STATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	112;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDEB_SCALE_BE_CLK_STATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	93;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDEB_SCALE_BE_CLK_STATUS_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	92;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDEB_SCALE_BE_CLK_STATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	90;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDEB_SCALE_BE_CLK_STATUS_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	89;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDEB_SCALE_BE_CLK_STATUS_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	91;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDEB_SCALE_BE_CLK_STATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	94;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDEB_SCALE_FE_CLK_STATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	102;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDEB_SCALE_FE_CLK_STATUS_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	101;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDEB_SCALE_FE_CLK_STATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	99;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDEB_SCALE_FE_CLK_STATUS_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	98;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDEB_SCALE_FE_CLK_STATUS_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	100;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDEB_SCALE_FE_CLK_STATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	103;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDMC1_CLK_STATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	156;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDMC1_CLK_STATUS_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	155;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDMC1_CLK_STATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	153;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDMC1_CLK_STATUS_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	152;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDMC1_CLK_STATUS_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	154;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDMC1_CLK_STATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	157;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDMC2_CLK_STATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	147;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDMC2_CLK_STATUS_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	146;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDMC2_CLK_STATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	144;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDMC2_CLK_STATUS_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	143;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDMC2_CLK_STATUS_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	145;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VDMC2_CLK_STATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	148;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_BE_CLK_STATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	183;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_BE_CLK_STATUS_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	182;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_BE_CLK_STATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	180;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_BE_CLK_STATUS_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	179;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_BE_CLK_STATUS_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	181;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_BE_CLK_STATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	184;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_DEC_CLK_STATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	174;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_DEC_CLK_STATUS_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	173;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_DEC_CLK_STATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	171;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_DEC_CLK_STATUS_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	170;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_DEC_CLK_STATUS_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	172;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_DEC_CLK_STATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	175;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_FE_CLK_STATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	219;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_FE_CLK_STATUS_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	218;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_FE_CLK_STATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	216;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_FE_CLK_STATUS_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	215;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_FE_CLK_STATUS_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	217;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_FE_CLK_STATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	220;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_FE_GRP1_CLK_STATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	210;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_FE_GRP1_CLK_STATUS_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	209;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_FE_GRP1_CLK_STATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	207;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_FE_GRP1_CLK_STATUS_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	206;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_FE_GRP1_CLK_STATUS_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	208;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_FE_GRP1_CLK_STATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	211;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_FE_GRP2_CLK_STATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	201;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_FE_GRP2_CLK_STATUS_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	200;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_FE_GRP2_CLK_STATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	198;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_FE_GRP2_CLK_STATUS_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	197;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_FE_GRP2_CLK_STATUS_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	199;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_FE_GRP2_CLK_STATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	202;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_ITRANS_CLK_STATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	165;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_ITRANS_CLK_STATUS_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	164;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_ITRANS_CLK_STATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	162;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_ITRANS_CLK_STATUS_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	161;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_ITRANS_CLK_STATUS_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	163;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_ITRANS_CLK_STATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	166;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_REG_CLK_STATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	192;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_REG_CLK_STATUS_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	191;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_REG_CLK_STATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	189;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_REG_CLK_STATUS_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	188;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_REG_CLK_STATUS_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	190;"	d
MSVDX_PIN_TEST_CLK_ENABLE_STATUS_VEC_REG_CLK_STATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	193;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_CORE1_CLK_MONITOR_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	628;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_CORE1_CLK_MONITOR_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	627;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_CORE1_CLK_MONITOR_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	625;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_CORE1_CLK_MONITOR_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	624;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_CORE1_CLK_MONITOR_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	626;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_CORE1_CLK_MONITOR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	629;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_DMAC_CLK_MONITOR_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	610;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_DMAC_CLK_MONITOR_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	609;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_DMAC_CLK_MONITOR_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	607;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_DMAC_CLK_MONITOR_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	606;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_DMAC_CLK_MONITOR_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	608;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_DMAC_CLK_MONITOR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	611;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_MEM_CLK_MONITOR_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	619;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_MEM_CLK_MONITOR_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	618;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_MEM_CLK_MONITOR_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	616;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_MEM_CLK_MONITOR_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	615;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_MEM_CLK_MONITOR_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	617;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_MEM_CLK_MONITOR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	620;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_MTX_CLK_MONITOR_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	592;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_MTX_CLK_MONITOR_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	591;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_MTX_CLK_MONITOR_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	589;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_MTX_CLK_MONITOR_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	588;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_MTX_CLK_MONITOR_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	590;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_MTX_CLK_MONITOR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	593;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_OFFSET	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	449;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_REG_CLK_MONITOR_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	601;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_REG_CLK_MONITOR_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	600;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_REG_CLK_MONITOR_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	598;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_REG_CLK_MONITOR_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	597;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_REG_CLK_MONITOR_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	599;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_REG_CLK_MONITOR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	602;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDEB_ACCESS1_CLK_MONITOR_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	502;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDEB_ACCESS1_CLK_MONITOR_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	501;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDEB_ACCESS1_CLK_MONITOR_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	499;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDEB_ACCESS1_CLK_MONITOR_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	498;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDEB_ACCESS1_CLK_MONITOR_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	500;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDEB_ACCESS1_CLK_MONITOR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	503;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDEB_ACCESS2_CLK_MONITOR_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	493;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDEB_ACCESS2_CLK_MONITOR_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	492;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDEB_ACCESS2_CLK_MONITOR_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	490;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDEB_ACCESS2_CLK_MONITOR_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	489;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDEB_ACCESS2_CLK_MONITOR_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	491;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDEB_ACCESS2_CLK_MONITOR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	494;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDEB_PROCESS1_CLK_MONITOR_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	484;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDEB_PROCESS1_CLK_MONITOR_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	483;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDEB_PROCESS1_CLK_MONITOR_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	481;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDEB_PROCESS1_CLK_MONITOR_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	480;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDEB_PROCESS1_CLK_MONITOR_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	482;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDEB_PROCESS1_CLK_MONITOR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	485;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDEB_PROCESS2_CLK_MONITOR_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	475;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDEB_PROCESS2_CLK_MONITOR_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	474;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDEB_PROCESS2_CLK_MONITOR_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	472;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDEB_PROCESS2_CLK_MONITOR_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	471;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDEB_PROCESS2_CLK_MONITOR_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	473;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDEB_PROCESS2_CLK_MONITOR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	476;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDEB_SCALE_BE_CLK_MONITOR_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	457;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDEB_SCALE_BE_CLK_MONITOR_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	456;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDEB_SCALE_BE_CLK_MONITOR_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	454;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDEB_SCALE_BE_CLK_MONITOR_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	453;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDEB_SCALE_BE_CLK_MONITOR_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	455;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDEB_SCALE_BE_CLK_MONITOR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	458;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDEB_SCALE_FE_CLK_MONITOR_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	466;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDEB_SCALE_FE_CLK_MONITOR_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	465;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDEB_SCALE_FE_CLK_MONITOR_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	463;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDEB_SCALE_FE_CLK_MONITOR_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	462;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDEB_SCALE_FE_CLK_MONITOR_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	464;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDEB_SCALE_FE_CLK_MONITOR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	467;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDMC1_CLK_MONITOR_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	520;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDMC1_CLK_MONITOR_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	519;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDMC1_CLK_MONITOR_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	517;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDMC1_CLK_MONITOR_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	516;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDMC1_CLK_MONITOR_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	518;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDMC1_CLK_MONITOR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	521;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDMC2_CLK_MONITOR_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	511;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDMC2_CLK_MONITOR_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	510;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDMC2_CLK_MONITOR_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	508;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDMC2_CLK_MONITOR_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	507;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDMC2_CLK_MONITOR_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	509;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VDMC2_CLK_MONITOR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	512;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_BE_CLK_MONITOR_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	547;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_BE_CLK_MONITOR_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	546;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_BE_CLK_MONITOR_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	544;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_BE_CLK_MONITOR_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	543;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_BE_CLK_MONITOR_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	545;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_BE_CLK_MONITOR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	548;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_DEC_CLK_MONITOR_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	538;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_DEC_CLK_MONITOR_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	537;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_DEC_CLK_MONITOR_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	535;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_DEC_CLK_MONITOR_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	534;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_DEC_CLK_MONITOR_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	536;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_DEC_CLK_MONITOR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	539;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_FE_CLK_MONITOR_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	583;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_FE_CLK_MONITOR_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	582;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_FE_CLK_MONITOR_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	580;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_FE_CLK_MONITOR_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	579;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_FE_CLK_MONITOR_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	581;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_FE_CLK_MONITOR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	584;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_FE_GRP1_CLK_MONITOR_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	574;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_FE_GRP1_CLK_MONITOR_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	573;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_FE_GRP1_CLK_MONITOR_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	571;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_FE_GRP1_CLK_MONITOR_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	570;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_FE_GRP1_CLK_MONITOR_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	572;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_FE_GRP1_CLK_MONITOR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	575;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_FE_GRP2_CLK_MONITOR_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	565;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_FE_GRP2_CLK_MONITOR_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	564;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_FE_GRP2_CLK_MONITOR_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	562;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_FE_GRP2_CLK_MONITOR_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	561;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_FE_GRP2_CLK_MONITOR_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	563;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_FE_GRP2_CLK_MONITOR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	566;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_ITRANS_CLK_MONITOR_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	529;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_ITRANS_CLK_MONITOR_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	528;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_ITRANS_CLK_MONITOR_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	526;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_ITRANS_CLK_MONITOR_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	525;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_ITRANS_CLK_MONITOR_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	527;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_ITRANS_CLK_MONITOR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	530;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_REG_CLK_MONITOR_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	556;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_REG_CLK_MONITOR_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	555;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_REG_CLK_MONITOR_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	553;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_REG_CLK_MONITOR_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	552;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_REG_CLK_MONITOR_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	554;"	d
MSVDX_PIN_TEST_CLK_ERROR_CFG_VEC_REG_CLK_MONITOR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	557;"	d
MSVDX_PIN_TEST_DESIGNER_FIELD1_CONTROL_DESIGNER_FIELD1_VALUE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1117;"	d
MSVDX_PIN_TEST_DESIGNER_FIELD1_CONTROL_DESIGNER_FIELD1_VALUE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1116;"	d
MSVDX_PIN_TEST_DESIGNER_FIELD1_CONTROL_DESIGNER_FIELD1_VALUE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1114;"	d
MSVDX_PIN_TEST_DESIGNER_FIELD1_CONTROL_DESIGNER_FIELD1_VALUE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1113;"	d
MSVDX_PIN_TEST_DESIGNER_FIELD1_CONTROL_DESIGNER_FIELD1_VALUE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1115;"	d
MSVDX_PIN_TEST_DESIGNER_FIELD1_CONTROL_DESIGNER_FIELD1_VALUE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1118;"	d
MSVDX_PIN_TEST_DESIGNER_FIELD1_CONTROL_OFFSET	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1109;"	d
MSVDX_PIN_TEST_EXT_DMAC_EDGE_STATUS_BITSTREAM_DREQ_EDGE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	739;"	d
MSVDX_PIN_TEST_EXT_DMAC_EDGE_STATUS_BITSTREAM_DREQ_EDGE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	738;"	d
MSVDX_PIN_TEST_EXT_DMAC_EDGE_STATUS_BITSTREAM_DREQ_EDGE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	736;"	d
MSVDX_PIN_TEST_EXT_DMAC_EDGE_STATUS_BITSTREAM_DREQ_EDGE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	735;"	d
MSVDX_PIN_TEST_EXT_DMAC_EDGE_STATUS_BITSTREAM_DREQ_EDGE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	737;"	d
MSVDX_PIN_TEST_EXT_DMAC_EDGE_STATUS_BITSTREAM_DREQ_EDGE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	740;"	d
MSVDX_PIN_TEST_EXT_DMAC_EDGE_STATUS_OFFSET	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	731;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_AVS_FUSE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1019;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_AVS_FUSE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1018;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_AVS_FUSE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1016;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_AVS_FUSE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1015;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_AVS_FUSE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1017;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_AVS_FUSE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1020;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_H264_FUSE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1073;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_H264_FUSE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1072;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_H264_FUSE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1070;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_H264_FUSE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1069;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_H264_FUSE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1071;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_H264_FUSE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1074;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_HD_SUPPORTED_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	974;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_HD_SUPPORTED_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	973;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_HD_SUPPORTED_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	971;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_HD_SUPPORTED_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	970;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_HD_SUPPORTED_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	972;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_HD_SUPPORTED_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	975;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_MPEG1_FUSE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1046;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_MPEG1_FUSE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1045;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_MPEG1_FUSE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1043;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_MPEG1_FUSE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1042;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_MPEG1_FUSE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1044;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_MPEG1_FUSE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1047;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_MPEG2_FUSE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1037;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_MPEG2_FUSE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1036;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_MPEG2_FUSE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1034;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_MPEG2_FUSE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1033;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_MPEG2_FUSE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1035;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_MPEG2_FUSE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1038;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_MPEG4_FUSE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1028;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_MPEG4_FUSE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1027;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_MPEG4_FUSE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1025;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_MPEG4_FUSE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1024;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_MPEG4_FUSE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1026;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_MPEG4_FUSE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1029;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_OFFSET	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	966;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_RV_FUSE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1001;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_RV_FUSE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1000;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_RV_FUSE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	998;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_RV_FUSE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	997;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_RV_FUSE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	999;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_RV_FUSE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1002;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_SORENSON_FUSE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1010;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_SORENSON_FUSE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1009;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_SORENSON_FUSE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1007;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_SORENSON_FUSE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1006;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_SORENSON_FUSE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1008;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_SORENSON_FUSE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1011;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_VC1_FUSE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1064;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_VC1_FUSE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1063;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_VC1_FUSE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1061;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_VC1_FUSE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1060;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_VC1_FUSE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1062;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_VC1_FUSE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1065;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_VP6_FUSE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	992;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_VP6_FUSE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	991;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_VP6_FUSE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	989;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_VP6_FUSE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	988;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_VP6_FUSE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	990;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_VP6_FUSE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	993;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_VP8_FUSE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	983;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_VP8_FUSE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	982;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_VP8_FUSE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	980;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_VP8_FUSE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	979;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_VP8_FUSE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	981;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_VP8_FUSE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	984;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_WMV9_FUSE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1055;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_WMV9_FUSE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1054;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_WMV9_FUSE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1052;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_WMV9_FUSE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1051;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_WMV9_FUSE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1053;"	d
MSVDX_PIN_TEST_FUSE_CONTROL_WMV9_FUSE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1056;"	d
MSVDX_PIN_TEST_IRQ_EDGE_STATUS_MSVDX_IRQ_EDGE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	728;"	d
MSVDX_PIN_TEST_IRQ_EDGE_STATUS_MSVDX_IRQ_EDGE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	727;"	d
MSVDX_PIN_TEST_IRQ_EDGE_STATUS_MSVDX_IRQ_EDGE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	725;"	d
MSVDX_PIN_TEST_IRQ_EDGE_STATUS_MSVDX_IRQ_EDGE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	724;"	d
MSVDX_PIN_TEST_IRQ_EDGE_STATUS_MSVDX_IRQ_EDGE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	726;"	d
MSVDX_PIN_TEST_IRQ_EDGE_STATUS_MSVDX_IRQ_EDGE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	729;"	d
MSVDX_PIN_TEST_IRQ_EDGE_STATUS_OFFSET	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	720;"	d
MSVDX_PIN_TEST_MEM_LIMITED_CTRL_MEM_LIMITED_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	963;"	d
MSVDX_PIN_TEST_MEM_LIMITED_CTRL_MEM_LIMITED_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	962;"	d
MSVDX_PIN_TEST_MEM_LIMITED_CTRL_MEM_LIMITED_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	960;"	d
MSVDX_PIN_TEST_MEM_LIMITED_CTRL_MEM_LIMITED_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	959;"	d
MSVDX_PIN_TEST_MEM_LIMITED_CTRL_MEM_LIMITED_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	961;"	d
MSVDX_PIN_TEST_MEM_LIMITED_CTRL_MEM_LIMITED_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	964;"	d
MSVDX_PIN_TEST_MEM_LIMITED_CTRL_OFFSET	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	955;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_DMAC_CMD_PRIORITY_CFG_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	853;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_DMAC_CMD_PRIORITY_CFG_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	852;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_DMAC_CMD_PRIORITY_CFG_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	850;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_DMAC_CMD_PRIORITY_CFG_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	849;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_DMAC_CMD_PRIORITY_CFG_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	851;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_DMAC_CMD_PRIORITY_CFG_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	854;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_DMAC_CMD_PRIORITY_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	943;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_DMAC_CMD_PRIORITY_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	898;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_DMAC_CMD_PRIORITY_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	897;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_DMAC_CMD_PRIORITY_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	895;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_DMAC_CMD_PRIORITY_ERROR_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	894;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_DMAC_CMD_PRIORITY_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	896;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_DMAC_CMD_PRIORITY_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	899;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_DMAC_CMD_PRIORITY_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	942;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_DMAC_CMD_PRIORITY_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	940;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_DMAC_CMD_PRIORITY_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	939;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_DMAC_CMD_PRIORITY_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	941;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_DMAC_CMD_PRIORITY_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	944;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_MMU_CMD_PRIORITY_CFG_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	862;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_MMU_CMD_PRIORITY_CFG_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	861;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_MMU_CMD_PRIORITY_CFG_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	859;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_MMU_CMD_PRIORITY_CFG_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	858;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_MMU_CMD_PRIORITY_CFG_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	860;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_MMU_CMD_PRIORITY_CFG_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	863;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_MMU_CMD_PRIORITY_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	952;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_MMU_CMD_PRIORITY_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	907;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_MMU_CMD_PRIORITY_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	906;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_MMU_CMD_PRIORITY_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	904;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_MMU_CMD_PRIORITY_ERROR_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	903;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_MMU_CMD_PRIORITY_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	905;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_MMU_CMD_PRIORITY_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	908;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_MMU_CMD_PRIORITY_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	951;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_MMU_CMD_PRIORITY_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	949;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_MMU_CMD_PRIORITY_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	948;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_MMU_CMD_PRIORITY_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	950;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_MMU_CMD_PRIORITY_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	953;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_OFFSET	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	809;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_REQ_PRIORITY_EDGE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	817;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_REQ_PRIORITY_EDGE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	816;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_REQ_PRIORITY_EDGE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	814;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_REQ_PRIORITY_EDGE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	813;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_REQ_PRIORITY_EDGE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	815;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_REQ_PRIORITY_EDGE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	818;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VDEB_CMD_PRIORITY_CFG_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	826;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VDEB_CMD_PRIORITY_CFG_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	825;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VDEB_CMD_PRIORITY_CFG_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	823;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VDEB_CMD_PRIORITY_CFG_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	822;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VDEB_CMD_PRIORITY_CFG_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	824;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VDEB_CMD_PRIORITY_CFG_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	827;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VDEB_CMD_PRIORITY_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	916;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VDEB_CMD_PRIORITY_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	871;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VDEB_CMD_PRIORITY_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	870;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VDEB_CMD_PRIORITY_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	868;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VDEB_CMD_PRIORITY_ERROR_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	867;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VDEB_CMD_PRIORITY_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	869;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VDEB_CMD_PRIORITY_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	872;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VDEB_CMD_PRIORITY_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	915;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VDEB_CMD_PRIORITY_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	913;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VDEB_CMD_PRIORITY_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	912;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VDEB_CMD_PRIORITY_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	914;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VDEB_CMD_PRIORITY_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	917;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VDMC_CMD_PRIORITY_CFG_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	835;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VDMC_CMD_PRIORITY_CFG_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	834;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VDMC_CMD_PRIORITY_CFG_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	832;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VDMC_CMD_PRIORITY_CFG_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	831;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VDMC_CMD_PRIORITY_CFG_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	833;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VDMC_CMD_PRIORITY_CFG_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	836;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VDMC_CMD_PRIORITY_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	925;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VDMC_CMD_PRIORITY_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	880;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VDMC_CMD_PRIORITY_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	879;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VDMC_CMD_PRIORITY_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	877;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VDMC_CMD_PRIORITY_ERROR_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	876;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VDMC_CMD_PRIORITY_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	878;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VDMC_CMD_PRIORITY_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	881;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VDMC_CMD_PRIORITY_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	924;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VDMC_CMD_PRIORITY_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	922;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VDMC_CMD_PRIORITY_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	921;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VDMC_CMD_PRIORITY_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	923;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VDMC_CMD_PRIORITY_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	926;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VEC_CMD_PRIORITY_CFG_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	844;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VEC_CMD_PRIORITY_CFG_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	843;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VEC_CMD_PRIORITY_CFG_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	841;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VEC_CMD_PRIORITY_CFG_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	840;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VEC_CMD_PRIORITY_CFG_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	842;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VEC_CMD_PRIORITY_CFG_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	845;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VEC_CMD_PRIORITY_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	934;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VEC_CMD_PRIORITY_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	889;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VEC_CMD_PRIORITY_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	888;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VEC_CMD_PRIORITY_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	886;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VEC_CMD_PRIORITY_ERROR_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	885;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VEC_CMD_PRIORITY_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	887;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VEC_CMD_PRIORITY_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	890;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VEC_CMD_PRIORITY_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	933;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VEC_CMD_PRIORITY_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	931;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VEC_CMD_PRIORITY_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	930;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VEC_CMD_PRIORITY_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	932;"	d
MSVDX_PIN_TEST_MEM_PRIORITY_STATUS_VEC_CMD_PRIORITY_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	935;"	d
MSVDX_PIN_TEST_MSVDX_IDLE_STATUS_CLK_ENABLE_IDLE_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	64;"	d
MSVDX_PIN_TEST_MSVDX_IDLE_STATUS_CLK_ENABLE_IDLE_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	63;"	d
MSVDX_PIN_TEST_MSVDX_IDLE_STATUS_CLK_ENABLE_IDLE_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	61;"	d
MSVDX_PIN_TEST_MSVDX_IDLE_STATUS_CLK_ENABLE_IDLE_ERROR_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	60;"	d
MSVDX_PIN_TEST_MSVDX_IDLE_STATUS_CLK_ENABLE_IDLE_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	62;"	d
MSVDX_PIN_TEST_MSVDX_IDLE_STATUS_CLK_ENABLE_IDLE_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	65;"	d
MSVDX_PIN_TEST_MSVDX_IDLE_STATUS_MSVDX_IDLE_EDGE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	82;"	d
MSVDX_PIN_TEST_MSVDX_IDLE_STATUS_MSVDX_IDLE_EDGE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	81;"	d
MSVDX_PIN_TEST_MSVDX_IDLE_STATUS_MSVDX_IDLE_EDGE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	79;"	d
MSVDX_PIN_TEST_MSVDX_IDLE_STATUS_MSVDX_IDLE_EDGE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	78;"	d
MSVDX_PIN_TEST_MSVDX_IDLE_STATUS_MSVDX_IDLE_EDGE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	80;"	d
MSVDX_PIN_TEST_MSVDX_IDLE_STATUS_MSVDX_IDLE_EDGE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	83;"	d
MSVDX_PIN_TEST_MSVDX_IDLE_STATUS_MSVDX_IDLE_VALUE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	73;"	d
MSVDX_PIN_TEST_MSVDX_IDLE_STATUS_MSVDX_IDLE_VALUE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	72;"	d
MSVDX_PIN_TEST_MSVDX_IDLE_STATUS_MSVDX_IDLE_VALUE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	70;"	d
MSVDX_PIN_TEST_MSVDX_IDLE_STATUS_MSVDX_IDLE_VALUE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	69;"	d
MSVDX_PIN_TEST_MSVDX_IDLE_STATUS_MSVDX_IDLE_VALUE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	71;"	d
MSVDX_PIN_TEST_MSVDX_IDLE_STATUS_MSVDX_IDLE_VALUE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	74;"	d
MSVDX_PIN_TEST_MSVDX_IDLE_STATUS_OFFSET	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	56;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_0_COUNTER_0_VALUE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	695;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_0_COUNTER_0_VALUE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	694;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_0_COUNTER_0_VALUE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	692;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_0_COUNTER_0_VALUE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	691;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_0_COUNTER_0_VALUE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	693;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_0_COUNTER_0_VALUE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	696;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_0_OFFSET	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	687;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_1_COUNTER_1_VALUE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	706;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_1_COUNTER_1_VALUE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	705;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_1_COUNTER_1_VALUE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	703;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_1_COUNTER_1_VALUE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	702;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_1_COUNTER_1_VALUE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	704;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_1_COUNTER_1_VALUE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	707;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_1_OFFSET	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	698;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_CTRL_COUNTER_0_DIVIDER_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	666;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_CTRL_COUNTER_0_DIVIDER_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	665;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_CTRL_COUNTER_0_DIVIDER_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	663;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_CTRL_COUNTER_0_DIVIDER_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	662;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_CTRL_COUNTER_0_DIVIDER_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	664;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_CTRL_COUNTER_0_DIVIDER_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	667;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_CTRL_COUNTER_0_DOWN_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	675;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_CTRL_COUNTER_0_DOWN_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	674;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_CTRL_COUNTER_0_DOWN_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	672;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_CTRL_COUNTER_0_DOWN_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	671;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_CTRL_COUNTER_0_DOWN_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	673;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_CTRL_COUNTER_0_DOWN_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	676;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_CTRL_COUNTER_0_EN_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	684;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_CTRL_COUNTER_0_EN_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	683;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_CTRL_COUNTER_0_EN_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	681;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_CTRL_COUNTER_0_EN_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	680;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_CTRL_COUNTER_0_EN_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	682;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_CTRL_COUNTER_0_EN_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	685;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_CTRL_COUNTER_1_DIVIDER_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	639;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_CTRL_COUNTER_1_DIVIDER_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	638;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_CTRL_COUNTER_1_DIVIDER_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	636;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_CTRL_COUNTER_1_DIVIDER_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	635;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_CTRL_COUNTER_1_DIVIDER_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	637;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_CTRL_COUNTER_1_DIVIDER_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	640;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_CTRL_COUNTER_1_DOWN_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	648;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_CTRL_COUNTER_1_DOWN_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	647;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_CTRL_COUNTER_1_DOWN_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	645;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_CTRL_COUNTER_1_DOWN_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	644;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_CTRL_COUNTER_1_DOWN_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	646;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_CTRL_COUNTER_1_DOWN_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	649;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_CTRL_COUNTER_1_EN_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	657;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_CTRL_COUNTER_1_EN_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	656;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_CTRL_COUNTER_1_EN_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	654;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_CTRL_COUNTER_1_EN_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	653;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_CTRL_COUNTER_1_EN_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	655;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_CTRL_COUNTER_1_EN_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	658;"	d
MSVDX_PIN_TEST_PERFORMANCE_COUNTER_CTRL_OFFSET	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	631;"	d
MSVDX_PIN_TEST_RTM_OUTPUT_TEST_OFFSET	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1120;"	d
MSVDX_PIN_TEST_RTM_OUTPUT_TEST_RTM_OUTPUT_A_TEST_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1137;"	d
MSVDX_PIN_TEST_RTM_OUTPUT_TEST_RTM_OUTPUT_A_TEST_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1136;"	d
MSVDX_PIN_TEST_RTM_OUTPUT_TEST_RTM_OUTPUT_A_TEST_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1134;"	d
MSVDX_PIN_TEST_RTM_OUTPUT_TEST_RTM_OUTPUT_A_TEST_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1133;"	d
MSVDX_PIN_TEST_RTM_OUTPUT_TEST_RTM_OUTPUT_A_TEST_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1135;"	d
MSVDX_PIN_TEST_RTM_OUTPUT_TEST_RTM_OUTPUT_A_TEST_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1138;"	d
MSVDX_PIN_TEST_RTM_OUTPUT_TEST_RTM_OUTPUT_B_TEST_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1128;"	d
MSVDX_PIN_TEST_RTM_OUTPUT_TEST_RTM_OUTPUT_B_TEST_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1127;"	d
MSVDX_PIN_TEST_RTM_OUTPUT_TEST_RTM_OUTPUT_B_TEST_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1125;"	d
MSVDX_PIN_TEST_RTM_OUTPUT_TEST_RTM_OUTPUT_B_TEST_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1124;"	d
MSVDX_PIN_TEST_RTM_OUTPUT_TEST_RTM_OUTPUT_B_TEST_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1126;"	d
MSVDX_PIN_TEST_RTM_OUTPUT_TEST_RTM_OUTPUT_B_TEST_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1129;"	d
MSVDX_PIN_TEST_STREAM_COUNTER_STATUS_OFFSET	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1076;"	d
MSVDX_PIN_TEST_STREAM_COUNTER_STATUS_STREAM_COUNTER_CAPTURE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1084;"	d
MSVDX_PIN_TEST_STREAM_COUNTER_STATUS_STREAM_COUNTER_CAPTURE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1083;"	d
MSVDX_PIN_TEST_STREAM_COUNTER_STATUS_STREAM_COUNTER_CAPTURE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1081;"	d
MSVDX_PIN_TEST_STREAM_COUNTER_STATUS_STREAM_COUNTER_CAPTURE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1080;"	d
MSVDX_PIN_TEST_STREAM_COUNTER_STATUS_STREAM_COUNTER_CAPTURE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1082;"	d
MSVDX_PIN_TEST_STREAM_COUNTER_STATUS_STREAM_COUNTER_CAPTURE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1085;"	d
MSVDX_PIN_TEST_STREAM_COUNTER_VALUE_CAPTURED_STREAM_COUNTER_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1106;"	d
MSVDX_PIN_TEST_STREAM_COUNTER_VALUE_CAPTURED_STREAM_COUNTER_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1105;"	d
MSVDX_PIN_TEST_STREAM_COUNTER_VALUE_CAPTURED_STREAM_COUNTER_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1103;"	d
MSVDX_PIN_TEST_STREAM_COUNTER_VALUE_CAPTURED_STREAM_COUNTER_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1102;"	d
MSVDX_PIN_TEST_STREAM_COUNTER_VALUE_CAPTURED_STREAM_COUNTER_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1104;"	d
MSVDX_PIN_TEST_STREAM_COUNTER_VALUE_CAPTURED_STREAM_COUNTER_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1107;"	d
MSVDX_PIN_TEST_STREAM_COUNTER_VALUE_OFFSET	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1098;"	d
MSVDX_PIN_TEST_STREAM_ID_VALUE_CAPTURED_STREAM_ID_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1095;"	d
MSVDX_PIN_TEST_STREAM_ID_VALUE_CAPTURED_STREAM_ID_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1094;"	d
MSVDX_PIN_TEST_STREAM_ID_VALUE_CAPTURED_STREAM_ID_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1092;"	d
MSVDX_PIN_TEST_STREAM_ID_VALUE_CAPTURED_STREAM_ID_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1091;"	d
MSVDX_PIN_TEST_STREAM_ID_VALUE_CAPTURED_STREAM_ID_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1093;"	d
MSVDX_PIN_TEST_STREAM_ID_VALUE_CAPTURED_STREAM_ID_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1096;"	d
MSVDX_PIN_TEST_STREAM_ID_VALUE_OFFSET	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1087;"	d
MSVDX_PIN_TEST_TRUSTED_HOST_CONTROL_OFFSET	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1140;"	d
MSVDX_PIN_TEST_TRUSTED_HOST_CONTROL_TRUSTED_HOST_VALUE_DEFAULT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1148;"	d
MSVDX_PIN_TEST_TRUSTED_HOST_CONTROL_TRUSTED_HOST_VALUE_LENGTH	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1147;"	d
MSVDX_PIN_TEST_TRUSTED_HOST_CONTROL_TRUSTED_HOST_VALUE_LSBMASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1145;"	d
MSVDX_PIN_TEST_TRUSTED_HOST_CONTROL_TRUSTED_HOST_VALUE_MASK	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1144;"	d
MSVDX_PIN_TEST_TRUSTED_HOST_CONTROL_TRUSTED_HOST_VALUE_SHIFT	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1146;"	d
MSVDX_PIN_TEST_TRUSTED_HOST_CONTROL_TRUSTED_HOST_VALUE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	1149;"	d
MSVDX_PrepareFirmware	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^MSVDX_PrepareFirmware($/;"	f
MSVDX_ProcessMessage	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_msg.c	/^MSVDX_ProcessMessage($/;"	f
MSVDX_ReadVLR	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^IMG_RESULT MSVDX_ReadVLR($/;"	f
MSVDX_ReturnMsg	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_msg.c	/^IMG_VOID MSVDX_ReturnMsg($/;"	f
MSVDX_SIZE_MSG_BUFFER	vdec/system/vdec/vdec.h	236;"	d
MSVDX_SendFirmwareMessage	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^MSVDX_SendFirmwareMessage($/;"	f
MSVDX_SetAltPictCmds	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^MSVDX_SetAltPictCmds($/;"	f
MSVDX_SetReconPictCmds	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^MSVDX_SetReconPictCmds($/;"	f
MSVDX_TEST_3_ReadRegister	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	108;"	d	file:
MSVDX_TEST_3_ReadRegister	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	161;"	d	file:
MSVDX_TEST_3_WriteRegister	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	107;"	d	file:
MSVDX_TEST_3_WriteRegister	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	158;"	d	file:
MSVDX_TEST_MEM_CTRL_AXI_BID_REORDER_MODE_DEFAULT	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	118;"	d
MSVDX_TEST_MEM_CTRL_AXI_BID_REORDER_MODE_LENGTH	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	117;"	d
MSVDX_TEST_MEM_CTRL_AXI_BID_REORDER_MODE_LSBMASK	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	115;"	d
MSVDX_TEST_MEM_CTRL_AXI_BID_REORDER_MODE_MASK	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	114;"	d
MSVDX_TEST_MEM_CTRL_AXI_BID_REORDER_MODE_SHIFT	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	116;"	d
MSVDX_TEST_MEM_CTRL_AXI_BID_REORDER_MODE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	119;"	d
MSVDX_TEST_MEM_CTRL_MEM_36BIT_MMU_MODE_DEFAULT	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	91;"	d
MSVDX_TEST_MEM_CTRL_MEM_36BIT_MMU_MODE_LENGTH	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	90;"	d
MSVDX_TEST_MEM_CTRL_MEM_36BIT_MMU_MODE_LSBMASK	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	88;"	d
MSVDX_TEST_MEM_CTRL_MEM_36BIT_MMU_MODE_MASK	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	87;"	d
MSVDX_TEST_MEM_CTRL_MEM_36BIT_MMU_MODE_SHIFT	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	89;"	d
MSVDX_TEST_MEM_CTRL_MEM_36BIT_MMU_MODE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	92;"	d
MSVDX_TEST_MEM_CTRL_MEM_40BIT_MMU_MODE_DEFAULT	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	100;"	d
MSVDX_TEST_MEM_CTRL_MEM_40BIT_MMU_MODE_LENGTH	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	99;"	d
MSVDX_TEST_MEM_CTRL_MEM_40BIT_MMU_MODE_LSBMASK	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	97;"	d
MSVDX_TEST_MEM_CTRL_MEM_40BIT_MMU_MODE_MASK	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	96;"	d
MSVDX_TEST_MEM_CTRL_MEM_40BIT_MMU_MODE_SHIFT	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	98;"	d
MSVDX_TEST_MEM_CTRL_MEM_40BIT_MMU_MODE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	101;"	d
MSVDX_TEST_MEM_CTRL_MEM_DATA_ENCRYPT_DEFAULT	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	127;"	d
MSVDX_TEST_MEM_CTRL_MEM_DATA_ENCRYPT_LENGTH	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	126;"	d
MSVDX_TEST_MEM_CTRL_MEM_DATA_ENCRYPT_LSBMASK	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	124;"	d
MSVDX_TEST_MEM_CTRL_MEM_DATA_ENCRYPT_MASK	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	123;"	d
MSVDX_TEST_MEM_CTRL_MEM_DATA_ENCRYPT_SHIFT	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	125;"	d
MSVDX_TEST_MEM_CTRL_MEM_DATA_ENCRYPT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	128;"	d
MSVDX_TEST_MEM_CTRL_MEM_LATENCY_MAX_DEFAULT	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	73;"	d
MSVDX_TEST_MEM_CTRL_MEM_LATENCY_MAX_LENGTH	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	72;"	d
MSVDX_TEST_MEM_CTRL_MEM_LATENCY_MAX_LSBMASK	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	70;"	d
MSVDX_TEST_MEM_CTRL_MEM_LATENCY_MAX_MASK	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	69;"	d
MSVDX_TEST_MEM_CTRL_MEM_LATENCY_MAX_SHIFT	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	71;"	d
MSVDX_TEST_MEM_CTRL_MEM_LATENCY_MAX_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	74;"	d
MSVDX_TEST_MEM_CTRL_MEM_LATENCY_MIN_DEFAULT	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	64;"	d
MSVDX_TEST_MEM_CTRL_MEM_LATENCY_MIN_LENGTH	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	63;"	d
MSVDX_TEST_MEM_CTRL_MEM_LATENCY_MIN_LSBMASK	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	61;"	d
MSVDX_TEST_MEM_CTRL_MEM_LATENCY_MIN_MASK	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	60;"	d
MSVDX_TEST_MEM_CTRL_MEM_LATENCY_MIN_SHIFT	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	62;"	d
MSVDX_TEST_MEM_CTRL_MEM_LATENCY_MIN_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	65;"	d
MSVDX_TEST_MEM_CTRL_MEM_RDATA_REORDER_MODE_DEFAULT	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	109;"	d
MSVDX_TEST_MEM_CTRL_MEM_RDATA_REORDER_MODE_LENGTH	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	108;"	d
MSVDX_TEST_MEM_CTRL_MEM_RDATA_REORDER_MODE_LSBMASK	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	106;"	d
MSVDX_TEST_MEM_CTRL_MEM_RDATA_REORDER_MODE_MASK	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	105;"	d
MSVDX_TEST_MEM_CTRL_MEM_RDATA_REORDER_MODE_SHIFT	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	107;"	d
MSVDX_TEST_MEM_CTRL_MEM_RDATA_REORDER_MODE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	110;"	d
MSVDX_TEST_MEM_CTRL_MEM_STALL_RATIO_DEFAULT	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	82;"	d
MSVDX_TEST_MEM_CTRL_MEM_STALL_RATIO_LENGTH	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	81;"	d
MSVDX_TEST_MEM_CTRL_MEM_STALL_RATIO_LSBMASK	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	79;"	d
MSVDX_TEST_MEM_CTRL_MEM_STALL_RATIO_MASK	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	78;"	d
MSVDX_TEST_MEM_CTRL_MEM_STALL_RATIO_SHIFT	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	80;"	d
MSVDX_TEST_MEM_CTRL_MEM_STALL_RATIO_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	83;"	d
MSVDX_TEST_MEM_CTRL_OFFSET	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	56;"	d
MSVDX_TEST_MEM_PRIORITY_MEM_CMD_PRIORITY_STATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	223;"	d
MSVDX_TEST_MEM_PRIORITY_MEM_CMD_PRIORITY_STATUS_LENGTH	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	222;"	d
MSVDX_TEST_MEM_PRIORITY_MEM_CMD_PRIORITY_STATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	220;"	d
MSVDX_TEST_MEM_PRIORITY_MEM_CMD_PRIORITY_STATUS_MASK	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	219;"	d
MSVDX_TEST_MEM_PRIORITY_MEM_CMD_PRIORITY_STATUS_SHIFT	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	221;"	d
MSVDX_TEST_MEM_PRIORITY_MEM_CMD_PRIORITY_STATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	224;"	d
MSVDX_TEST_MEM_PRIORITY_MEM_REQ_PRIORITY_STATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	214;"	d
MSVDX_TEST_MEM_PRIORITY_MEM_REQ_PRIORITY_STATUS_LENGTH	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	213;"	d
MSVDX_TEST_MEM_PRIORITY_MEM_REQ_PRIORITY_STATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	211;"	d
MSVDX_TEST_MEM_PRIORITY_MEM_REQ_PRIORITY_STATUS_MASK	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	210;"	d
MSVDX_TEST_MEM_PRIORITY_MEM_REQ_PRIORITY_STATUS_SHIFT	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	212;"	d
MSVDX_TEST_MEM_PRIORITY_MEM_REQ_PRIORITY_STATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	215;"	d
MSVDX_TEST_MEM_PRIORITY_OFFSET	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	206;"	d
MSVDX_TEST_MEM_STALL_CFG_MAX_BURST_MEM_DEFAULT	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	156;"	d
MSVDX_TEST_MEM_STALL_CFG_MAX_BURST_MEM_LENGTH	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	155;"	d
MSVDX_TEST_MEM_STALL_CFG_MAX_BURST_MEM_LSBMASK	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	153;"	d
MSVDX_TEST_MEM_STALL_CFG_MAX_BURST_MEM_MASK	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	152;"	d
MSVDX_TEST_MEM_STALL_CFG_MAX_BURST_MEM_SHIFT	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	154;"	d
MSVDX_TEST_MEM_STALL_CFG_MAX_BURST_MEM_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	157;"	d
MSVDX_TEST_MEM_STALL_CFG_MAX_GAP_MEM_DEFAULT	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	165;"	d
MSVDX_TEST_MEM_STALL_CFG_MAX_GAP_MEM_LENGTH	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	164;"	d
MSVDX_TEST_MEM_STALL_CFG_MAX_GAP_MEM_LSBMASK	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	162;"	d
MSVDX_TEST_MEM_STALL_CFG_MAX_GAP_MEM_MASK	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	161;"	d
MSVDX_TEST_MEM_STALL_CFG_MAX_GAP_MEM_SHIFT	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	163;"	d
MSVDX_TEST_MEM_STALL_CFG_MAX_GAP_MEM_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	166;"	d
MSVDX_TEST_MEM_STALL_CFG_OFFSET	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	130;"	d
MSVDX_TEST_MEM_STALL_CFG_SEED_BURST_MEM_DEFAULT	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	138;"	d
MSVDX_TEST_MEM_STALL_CFG_SEED_BURST_MEM_LENGTH	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	137;"	d
MSVDX_TEST_MEM_STALL_CFG_SEED_BURST_MEM_LSBMASK	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	135;"	d
MSVDX_TEST_MEM_STALL_CFG_SEED_BURST_MEM_MASK	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	134;"	d
MSVDX_TEST_MEM_STALL_CFG_SEED_BURST_MEM_SHIFT	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	136;"	d
MSVDX_TEST_MEM_STALL_CFG_SEED_BURST_MEM_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	139;"	d
MSVDX_TEST_MEM_STALL_CFG_SEED_GAP_MEM_DEFAULT	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	147;"	d
MSVDX_TEST_MEM_STALL_CFG_SEED_GAP_MEM_LENGTH	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	146;"	d
MSVDX_TEST_MEM_STALL_CFG_SEED_GAP_MEM_LSBMASK	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	144;"	d
MSVDX_TEST_MEM_STALL_CFG_SEED_GAP_MEM_MASK	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	143;"	d
MSVDX_TEST_MEM_STALL_CFG_SEED_GAP_MEM_SHIFT	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	145;"	d
MSVDX_TEST_MEM_STALL_CFG_SEED_GAP_MEM_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	148;"	d
MSVDX_TEST_ReadRegister	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	105;"	d	file:
MSVDX_TEST_ReadRegister	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	155;"	d	file:
MSVDX_TEST_ReadRegister	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext_reg.h	123;"	d
MSVDX_TEST_TEST_CLK_CFG_FORCE_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	185;"	d
MSVDX_TEST_TEST_CLK_CFG_FORCE_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	184;"	d
MSVDX_TEST_TEST_CLK_CFG_FORCE_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	182;"	d
MSVDX_TEST_TEST_CLK_CFG_FORCE_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	181;"	d
MSVDX_TEST_TEST_CLK_CFG_FORCE_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	183;"	d
MSVDX_TEST_TEST_CLK_CFG_FORCE_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	186;"	d
MSVDX_TEST_TEST_CLK_CFG_MTX_CLK_RATIO_DEFAULT	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	194;"	d
MSVDX_TEST_TEST_CLK_CFG_MTX_CLK_RATIO_LENGTH	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	193;"	d
MSVDX_TEST_TEST_CLK_CFG_MTX_CLK_RATIO_LSBMASK	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	191;"	d
MSVDX_TEST_TEST_CLK_CFG_MTX_CLK_RATIO_MASK	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	190;"	d
MSVDX_TEST_TEST_CLK_CFG_MTX_CLK_RATIO_SHIFT	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	192;"	d
MSVDX_TEST_TEST_CLK_CFG_MTX_CLK_RATIO_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	195;"	d
MSVDX_TEST_TEST_CLK_CFG_MTX_FORCE_CLK_GATE_OFF_DEFAULT	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	203;"	d
MSVDX_TEST_TEST_CLK_CFG_MTX_FORCE_CLK_GATE_OFF_LENGTH	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	202;"	d
MSVDX_TEST_TEST_CLK_CFG_MTX_FORCE_CLK_GATE_OFF_LSBMASK	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	200;"	d
MSVDX_TEST_TEST_CLK_CFG_MTX_FORCE_CLK_GATE_OFF_MASK	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	199;"	d
MSVDX_TEST_TEST_CLK_CFG_MTX_FORCE_CLK_GATE_OFF_SHIFT	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	201;"	d
MSVDX_TEST_TEST_CLK_CFG_MTX_FORCE_CLK_GATE_OFF_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	204;"	d
MSVDX_TEST_TEST_CLK_CFG_OFFSET	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	168;"	d
MSVDX_TEST_TEST_CLK_CFG_RANDOM_CLK_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	176;"	d
MSVDX_TEST_TEST_CLK_CFG_RANDOM_CLK_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	175;"	d
MSVDX_TEST_TEST_CLK_CFG_RANDOM_CLK_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	173;"	d
MSVDX_TEST_TEST_CLK_CFG_RANDOM_CLK_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	172;"	d
MSVDX_TEST_TEST_CLK_CFG_RANDOM_CLK_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	174;"	d
MSVDX_TEST_TEST_CLK_CFG_RANDOM_CLK_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	177;"	d
MSVDX_TEST_WriteRegister	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	104;"	d	file:
MSVDX_TEST_WriteRegister	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	152;"	d	file:
MSVDX_TEST_WriteRegister	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext_reg.h	122;"	d
MSVDX_VDEB_CR_VDEB_BLOCK_MEM_DIAGNOSTICS_CR_VDEB_BLOCK_MEM_DIAGNOSTICS_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	399;"	d
MSVDX_VDEB_CR_VDEB_BLOCK_MEM_DIAGNOSTICS_CR_VDEB_BLOCK_MEM_DIAGNOSTICS_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	398;"	d
MSVDX_VDEB_CR_VDEB_BLOCK_MEM_DIAGNOSTICS_CR_VDEB_BLOCK_MEM_DIAGNOSTICS_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	396;"	d
MSVDX_VDEB_CR_VDEB_BLOCK_MEM_DIAGNOSTICS_CR_VDEB_BLOCK_MEM_DIAGNOSTICS_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	395;"	d
MSVDX_VDEB_CR_VDEB_BLOCK_MEM_DIAGNOSTICS_CR_VDEB_BLOCK_MEM_DIAGNOSTICS_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	397;"	d
MSVDX_VDEB_CR_VDEB_BLOCK_MEM_DIAGNOSTICS_CR_VDEB_BLOCK_MEM_DIAGNOSTICS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	400;"	d
MSVDX_VDEB_CR_VDEB_BLOCK_MEM_DIAGNOSTICS_OFFSET	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	391;"	d
MSVDX_VDEB_CR_VDEB_BURSTB_ADDR_SIGNATURE_CR_VDEB_BURSTB_ADDR_SIGNATURE_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	443;"	d
MSVDX_VDEB_CR_VDEB_BURSTB_ADDR_SIGNATURE_CR_VDEB_BURSTB_ADDR_SIGNATURE_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	442;"	d
MSVDX_VDEB_CR_VDEB_BURSTB_ADDR_SIGNATURE_CR_VDEB_BURSTB_ADDR_SIGNATURE_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	440;"	d
MSVDX_VDEB_CR_VDEB_BURSTB_ADDR_SIGNATURE_CR_VDEB_BURSTB_ADDR_SIGNATURE_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	439;"	d
MSVDX_VDEB_CR_VDEB_BURSTB_ADDR_SIGNATURE_CR_VDEB_BURSTB_ADDR_SIGNATURE_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	441;"	d
MSVDX_VDEB_CR_VDEB_BURSTB_ADDR_SIGNATURE_CR_VDEB_BURSTB_ADDR_SIGNATURE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	444;"	d
MSVDX_VDEB_CR_VDEB_BURSTB_ADDR_SIGNATURE_OFFSET	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	435;"	d
MSVDX_VDEB_CR_VDEB_BURSTB_WDATA_SIGNATURE_CR_VDEB_BURSTB_WDATA_SIGNATURE_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	454;"	d
MSVDX_VDEB_CR_VDEB_BURSTB_WDATA_SIGNATURE_CR_VDEB_BURSTB_WDATA_SIGNATURE_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	453;"	d
MSVDX_VDEB_CR_VDEB_BURSTB_WDATA_SIGNATURE_CR_VDEB_BURSTB_WDATA_SIGNATURE_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	451;"	d
MSVDX_VDEB_CR_VDEB_BURSTB_WDATA_SIGNATURE_CR_VDEB_BURSTB_WDATA_SIGNATURE_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	450;"	d
MSVDX_VDEB_CR_VDEB_BURSTB_WDATA_SIGNATURE_CR_VDEB_BURSTB_WDATA_SIGNATURE_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	452;"	d
MSVDX_VDEB_CR_VDEB_BURSTB_WDATA_SIGNATURE_CR_VDEB_BURSTB_WDATA_SIGNATURE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	455;"	d
MSVDX_VDEB_CR_VDEB_BURSTB_WDATA_SIGNATURE_OFFSET	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	446;"	d
MSVDX_VDEB_CR_VDEB_FILTER_DIAGNOSTICS_CR_VDEB_FILTER_DIAGNOSTICS_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	421;"	d
MSVDX_VDEB_CR_VDEB_FILTER_DIAGNOSTICS_CR_VDEB_FILTER_DIAGNOSTICS_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	420;"	d
MSVDX_VDEB_CR_VDEB_FILTER_DIAGNOSTICS_CR_VDEB_FILTER_DIAGNOSTICS_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	418;"	d
MSVDX_VDEB_CR_VDEB_FILTER_DIAGNOSTICS_CR_VDEB_FILTER_DIAGNOSTICS_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	417;"	d
MSVDX_VDEB_CR_VDEB_FILTER_DIAGNOSTICS_CR_VDEB_FILTER_DIAGNOSTICS_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	419;"	d
MSVDX_VDEB_CR_VDEB_FILTER_DIAGNOSTICS_CR_VDEB_FILTER_DIAGNOSTICS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	422;"	d
MSVDX_VDEB_CR_VDEB_FILTER_DIAGNOSTICS_OFFSET	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	413;"	d
MSVDX_VDEB_CR_VDEB_MAIN_DIAGNOSTICS_CR_VDEB_MAIN_DIAGNOSTICS_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	432;"	d
MSVDX_VDEB_CR_VDEB_MAIN_DIAGNOSTICS_CR_VDEB_MAIN_DIAGNOSTICS_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	431;"	d
MSVDX_VDEB_CR_VDEB_MAIN_DIAGNOSTICS_CR_VDEB_MAIN_DIAGNOSTICS_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	429;"	d
MSVDX_VDEB_CR_VDEB_MAIN_DIAGNOSTICS_CR_VDEB_MAIN_DIAGNOSTICS_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	428;"	d
MSVDX_VDEB_CR_VDEB_MAIN_DIAGNOSTICS_CR_VDEB_MAIN_DIAGNOSTICS_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	430;"	d
MSVDX_VDEB_CR_VDEB_MAIN_DIAGNOSTICS_CR_VDEB_MAIN_DIAGNOSTICS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	433;"	d
MSVDX_VDEB_CR_VDEB_MAIN_DIAGNOSTICS_OFFSET	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	424;"	d
MSVDX_VDEB_CR_VDEB_OPERATING_MODE_CR_VDEB_BB_DISABLE_B4READ_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	82;"	d
MSVDX_VDEB_CR_VDEB_OPERATING_MODE_CR_VDEB_BB_DISABLE_B4READ_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	81;"	d
MSVDX_VDEB_CR_VDEB_OPERATING_MODE_CR_VDEB_BB_DISABLE_B4READ_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	79;"	d
MSVDX_VDEB_CR_VDEB_OPERATING_MODE_CR_VDEB_BB_DISABLE_B4READ_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	78;"	d
MSVDX_VDEB_CR_VDEB_OPERATING_MODE_CR_VDEB_BB_DISABLE_B4READ_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	80;"	d
MSVDX_VDEB_CR_VDEB_OPERATING_MODE_CR_VDEB_BB_DISABLE_B4READ_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	83;"	d
MSVDX_VDEB_CR_VDEB_OPERATING_MODE_CR_VDEB_BB_DISABLE_B4WRITE_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	73;"	d
MSVDX_VDEB_CR_VDEB_OPERATING_MODE_CR_VDEB_BB_DISABLE_B4WRITE_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	72;"	d
MSVDX_VDEB_CR_VDEB_OPERATING_MODE_CR_VDEB_BB_DISABLE_B4WRITE_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	70;"	d
MSVDX_VDEB_CR_VDEB_OPERATING_MODE_CR_VDEB_BB_DISABLE_B4WRITE_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	69;"	d
MSVDX_VDEB_CR_VDEB_OPERATING_MODE_CR_VDEB_BB_DISABLE_B4WRITE_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	71;"	d
MSVDX_VDEB_CR_VDEB_OPERATING_MODE_CR_VDEB_BB_DISABLE_B4WRITE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	74;"	d
MSVDX_VDEB_CR_VDEB_OPERATING_MODE_CR_VDEB_SCALE_AUTO_RESTART_DISABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	64;"	d
MSVDX_VDEB_CR_VDEB_OPERATING_MODE_CR_VDEB_SCALE_AUTO_RESTART_DISABLE_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	63;"	d
MSVDX_VDEB_CR_VDEB_OPERATING_MODE_CR_VDEB_SCALE_AUTO_RESTART_DISABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	61;"	d
MSVDX_VDEB_CR_VDEB_OPERATING_MODE_CR_VDEB_SCALE_AUTO_RESTART_DISABLE_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	60;"	d
MSVDX_VDEB_CR_VDEB_OPERATING_MODE_CR_VDEB_SCALE_AUTO_RESTART_DISABLE_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	62;"	d
MSVDX_VDEB_CR_VDEB_OPERATING_MODE_CR_VDEB_SCALE_AUTO_RESTART_DISABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	65;"	d
MSVDX_VDEB_CR_VDEB_OPERATING_MODE_CR_VDEB_VC1_BIAS_IN_HOST_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	100;"	d
MSVDX_VDEB_CR_VDEB_OPERATING_MODE_CR_VDEB_VC1_BIAS_IN_HOST_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	99;"	d
MSVDX_VDEB_CR_VDEB_OPERATING_MODE_CR_VDEB_VC1_BIAS_IN_HOST_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	97;"	d
MSVDX_VDEB_CR_VDEB_OPERATING_MODE_CR_VDEB_VC1_BIAS_IN_HOST_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	96;"	d
MSVDX_VDEB_CR_VDEB_OPERATING_MODE_CR_VDEB_VC1_BIAS_IN_HOST_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	98;"	d
MSVDX_VDEB_CR_VDEB_OPERATING_MODE_CR_VDEB_VC1_BIAS_IN_HOST_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	101;"	d
MSVDX_VDEB_CR_VDEB_OPERATING_MODE_CR_VDEB_VC1_ERR_BIAS_ABOVE_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	91;"	d
MSVDX_VDEB_CR_VDEB_OPERATING_MODE_CR_VDEB_VC1_ERR_BIAS_ABOVE_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	90;"	d
MSVDX_VDEB_CR_VDEB_OPERATING_MODE_CR_VDEB_VC1_ERR_BIAS_ABOVE_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	88;"	d
MSVDX_VDEB_CR_VDEB_OPERATING_MODE_CR_VDEB_VC1_ERR_BIAS_ABOVE_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	87;"	d
MSVDX_VDEB_CR_VDEB_OPERATING_MODE_CR_VDEB_VC1_ERR_BIAS_ABOVE_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	89;"	d
MSVDX_VDEB_CR_VDEB_OPERATING_MODE_CR_VDEB_VC1_ERR_BIAS_ABOVE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	92;"	d
MSVDX_VDEB_CR_VDEB_OPERATING_MODE_CR_VDEB_VC1_INLOOP_BOUNDARY_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	109;"	d
MSVDX_VDEB_CR_VDEB_OPERATING_MODE_CR_VDEB_VC1_INLOOP_BOUNDARY_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	108;"	d
MSVDX_VDEB_CR_VDEB_OPERATING_MODE_CR_VDEB_VC1_INLOOP_BOUNDARY_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	106;"	d
MSVDX_VDEB_CR_VDEB_OPERATING_MODE_CR_VDEB_VC1_INLOOP_BOUNDARY_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	105;"	d
MSVDX_VDEB_CR_VDEB_OPERATING_MODE_CR_VDEB_VC1_INLOOP_BOUNDARY_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	107;"	d
MSVDX_VDEB_CR_VDEB_OPERATING_MODE_CR_VDEB_VC1_INLOOP_BOUNDARY_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	110;"	d
MSVDX_VDEB_CR_VDEB_OPERATING_MODE_OFFSET	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	56;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_DIAGNOSTICS_CR_VDEB_PARAMS_DIAGNOSTICS_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	410;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_DIAGNOSTICS_CR_VDEB_PARAMS_DIAGNOSTICS_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	409;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_DIAGNOSTICS_CR_VDEB_PARAMS_DIAGNOSTICS_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	407;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_DIAGNOSTICS_CR_VDEB_PARAMS_DIAGNOSTICS_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	406;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_DIAGNOSTICS_CR_VDEB_PARAMS_DIAGNOSTICS_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	408;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_DIAGNOSTICS_CR_VDEB_PARAMS_DIAGNOSTICS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	411;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_DIAGNOSTICS_OFFSET	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	402;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_FLUSH_AVAILABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	350;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_FLUSH_AVAILABLE_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	349;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_FLUSH_AVAILABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	347;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_FLUSH_AVAILABLE_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	346;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_FLUSH_AVAILABLE_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	348;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_FLUSH_AVAILABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	351;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_FLUSH_STATE_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	359;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_FLUSH_STATE_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	358;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_FLUSH_STATE_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	356;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_FLUSH_STATE_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	355;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_FLUSH_STATE_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	357;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_FLUSH_STATE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	360;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_AVAILABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	341;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_AVAILABLE_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	340;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_AVAILABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	338;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_AVAILABLE_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	337;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_AVAILABLE_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	339;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_AVAILABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	342;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_EOP_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	305;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_EOP_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	304;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_EOP_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	302;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_EOP_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	301;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_EOP_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	303;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_EOP_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	306;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_EOS_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	314;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_EOS_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	313;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_EOS_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	311;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_EOS_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	310;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_EOS_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	312;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_EOS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	315;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_NO_X_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	377;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_NO_X_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	376;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_NO_X_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	374;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_NO_X_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	373;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_NO_X_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	375;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_NO_X_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	378;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_NO_Y_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	368;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_NO_Y_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	367;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_NO_Y_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	365;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_NO_Y_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	364;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_NO_Y_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	366;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_NO_Y_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	369;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_RD_PTR_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	332;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_RD_PTR_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	331;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_RD_PTR_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	329;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_RD_PTR_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	328;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_RD_PTR_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	330;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_RD_PTR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	333;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_WR_PTR_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	323;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_WR_PTR_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	322;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_WR_PTR_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	320;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_WR_PTR_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	319;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_WR_PTR_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	321;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_MB_WR_PTR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	324;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_SLICE_FLUSH_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	296;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_SLICE_FLUSH_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	295;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_SLICE_FLUSH_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	293;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_SLICE_FLUSH_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	292;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_SLICE_FLUSH_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	294;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_CR_VDEB_PARAMS_STORE_SLICE_FLUSH_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	297;"	d
MSVDX_VDEB_CR_VDEB_PARAMS_STORE_STATUS_OFFSET	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	288;"	d
MSVDX_VDEB_CR_VDEB_PREFETCH_FIFO_CR_VDEB_PREFETCH_FIFO_DISABLED_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	120;"	d
MSVDX_VDEB_CR_VDEB_PREFETCH_FIFO_CR_VDEB_PREFETCH_FIFO_DISABLED_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	119;"	d
MSVDX_VDEB_CR_VDEB_PREFETCH_FIFO_CR_VDEB_PREFETCH_FIFO_DISABLED_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	117;"	d
MSVDX_VDEB_CR_VDEB_PREFETCH_FIFO_CR_VDEB_PREFETCH_FIFO_DISABLED_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	116;"	d
MSVDX_VDEB_CR_VDEB_PREFETCH_FIFO_CR_VDEB_PREFETCH_FIFO_DISABLED_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	118;"	d
MSVDX_VDEB_CR_VDEB_PREFETCH_FIFO_CR_VDEB_PREFETCH_FIFO_DISABLED_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	121;"	d
MSVDX_VDEB_CR_VDEB_PREFETCH_FIFO_CR_VDEB_PREFETCH_FIFO_REQUESTS_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	129;"	d
MSVDX_VDEB_CR_VDEB_PREFETCH_FIFO_CR_VDEB_PREFETCH_FIFO_REQUESTS_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	128;"	d
MSVDX_VDEB_CR_VDEB_PREFETCH_FIFO_CR_VDEB_PREFETCH_FIFO_REQUESTS_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	126;"	d
MSVDX_VDEB_CR_VDEB_PREFETCH_FIFO_CR_VDEB_PREFETCH_FIFO_REQUESTS_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	125;"	d
MSVDX_VDEB_CR_VDEB_PREFETCH_FIFO_CR_VDEB_PREFETCH_FIFO_REQUESTS_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	127;"	d
MSVDX_VDEB_CR_VDEB_PREFETCH_FIFO_CR_VDEB_PREFETCH_FIFO_REQUESTS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	130;"	d
MSVDX_VDEB_CR_VDEB_PREFETCH_FIFO_CR_VDEB_PREFETCH_FIFO_SPACE_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	138;"	d
MSVDX_VDEB_CR_VDEB_PREFETCH_FIFO_CR_VDEB_PREFETCH_FIFO_SPACE_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	137;"	d
MSVDX_VDEB_CR_VDEB_PREFETCH_FIFO_CR_VDEB_PREFETCH_FIFO_SPACE_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	135;"	d
MSVDX_VDEB_CR_VDEB_PREFETCH_FIFO_CR_VDEB_PREFETCH_FIFO_SPACE_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	134;"	d
MSVDX_VDEB_CR_VDEB_PREFETCH_FIFO_CR_VDEB_PREFETCH_FIFO_SPACE_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	136;"	d
MSVDX_VDEB_CR_VDEB_PREFETCH_FIFO_CR_VDEB_PREFETCH_FIFO_SPACE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	139;"	d
MSVDX_VDEB_CR_VDEB_PREFETCH_FIFO_OFFSET	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	112;"	d
MSVDX_VDEB_CR_VDEB_RECON_BUF_STATUS_CR_VDEB_RECON_BUF_MB_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	240;"	d
MSVDX_VDEB_CR_VDEB_RECON_BUF_STATUS_CR_VDEB_RECON_BUF_MB_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	239;"	d
MSVDX_VDEB_CR_VDEB_RECON_BUF_STATUS_CR_VDEB_RECON_BUF_MB_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	237;"	d
MSVDX_VDEB_CR_VDEB_RECON_BUF_STATUS_CR_VDEB_RECON_BUF_MB_ERROR_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	236;"	d
MSVDX_VDEB_CR_VDEB_RECON_BUF_STATUS_CR_VDEB_RECON_BUF_MB_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	238;"	d
MSVDX_VDEB_CR_VDEB_RECON_BUF_STATUS_CR_VDEB_RECON_BUF_MB_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	241;"	d
MSVDX_VDEB_CR_VDEB_RECON_BUF_STATUS_CR_VDEB_RECON_BUF_MB_NO_X_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	285;"	d
MSVDX_VDEB_CR_VDEB_RECON_BUF_STATUS_CR_VDEB_RECON_BUF_MB_NO_X_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	284;"	d
MSVDX_VDEB_CR_VDEB_RECON_BUF_STATUS_CR_VDEB_RECON_BUF_MB_NO_X_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	282;"	d
MSVDX_VDEB_CR_VDEB_RECON_BUF_STATUS_CR_VDEB_RECON_BUF_MB_NO_X_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	281;"	d
MSVDX_VDEB_CR_VDEB_RECON_BUF_STATUS_CR_VDEB_RECON_BUF_MB_NO_X_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	283;"	d
MSVDX_VDEB_CR_VDEB_RECON_BUF_STATUS_CR_VDEB_RECON_BUF_MB_NO_X_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	286;"	d
MSVDX_VDEB_CR_VDEB_RECON_BUF_STATUS_CR_VDEB_RECON_BUF_MB_NO_Y_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	276;"	d
MSVDX_VDEB_CR_VDEB_RECON_BUF_STATUS_CR_VDEB_RECON_BUF_MB_NO_Y_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	275;"	d
MSVDX_VDEB_CR_VDEB_RECON_BUF_STATUS_CR_VDEB_RECON_BUF_MB_NO_Y_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	273;"	d
MSVDX_VDEB_CR_VDEB_RECON_BUF_STATUS_CR_VDEB_RECON_BUF_MB_NO_Y_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	272;"	d
MSVDX_VDEB_CR_VDEB_RECON_BUF_STATUS_CR_VDEB_RECON_BUF_MB_NO_Y_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	274;"	d
MSVDX_VDEB_CR_VDEB_RECON_BUF_STATUS_CR_VDEB_RECON_BUF_MB_NO_Y_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	277;"	d
MSVDX_VDEB_CR_VDEB_RECON_BUF_STATUS_CR_VDEB_RECON_BUF_RD_PTR_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	258;"	d
MSVDX_VDEB_CR_VDEB_RECON_BUF_STATUS_CR_VDEB_RECON_BUF_RD_PTR_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	257;"	d
MSVDX_VDEB_CR_VDEB_RECON_BUF_STATUS_CR_VDEB_RECON_BUF_RD_PTR_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	255;"	d
MSVDX_VDEB_CR_VDEB_RECON_BUF_STATUS_CR_VDEB_RECON_BUF_RD_PTR_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	254;"	d
MSVDX_VDEB_CR_VDEB_RECON_BUF_STATUS_CR_VDEB_RECON_BUF_RD_PTR_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	256;"	d
MSVDX_VDEB_CR_VDEB_RECON_BUF_STATUS_CR_VDEB_RECON_BUF_RD_PTR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	259;"	d
MSVDX_VDEB_CR_VDEB_RECON_BUF_STATUS_CR_VDEB_RECON_BUF_RD_STATE_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	249;"	d
MSVDX_VDEB_CR_VDEB_RECON_BUF_STATUS_CR_VDEB_RECON_BUF_RD_STATE_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	248;"	d
MSVDX_VDEB_CR_VDEB_RECON_BUF_STATUS_CR_VDEB_RECON_BUF_RD_STATE_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	246;"	d
MSVDX_VDEB_CR_VDEB_RECON_BUF_STATUS_CR_VDEB_RECON_BUF_RD_STATE_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	245;"	d
MSVDX_VDEB_CR_VDEB_RECON_BUF_STATUS_CR_VDEB_RECON_BUF_RD_STATE_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	247;"	d
MSVDX_VDEB_CR_VDEB_RECON_BUF_STATUS_CR_VDEB_RECON_BUF_RD_STATE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	250;"	d
MSVDX_VDEB_CR_VDEB_RECON_BUF_STATUS_CR_VDEB_RECON_BUF_WR_PTR_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	267;"	d
MSVDX_VDEB_CR_VDEB_RECON_BUF_STATUS_CR_VDEB_RECON_BUF_WR_PTR_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	266;"	d
MSVDX_VDEB_CR_VDEB_RECON_BUF_STATUS_CR_VDEB_RECON_BUF_WR_PTR_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	264;"	d
MSVDX_VDEB_CR_VDEB_RECON_BUF_STATUS_CR_VDEB_RECON_BUF_WR_PTR_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	263;"	d
MSVDX_VDEB_CR_VDEB_RECON_BUF_STATUS_CR_VDEB_RECON_BUF_WR_PTR_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	265;"	d
MSVDX_VDEB_CR_VDEB_RECON_BUF_STATUS_CR_VDEB_RECON_BUF_WR_PTR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	268;"	d
MSVDX_VDEB_CR_VDEB_RECON_BUF_STATUS_OFFSET	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	232;"	d
MSVDX_VDEB_CR_VDEB_SCALE_ADDR_SIGNATURE_CR_VDEB_SCALE_ADDR_SIGNATURE_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	465;"	d
MSVDX_VDEB_CR_VDEB_SCALE_ADDR_SIGNATURE_CR_VDEB_SCALE_ADDR_SIGNATURE_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	464;"	d
MSVDX_VDEB_CR_VDEB_SCALE_ADDR_SIGNATURE_CR_VDEB_SCALE_ADDR_SIGNATURE_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	462;"	d
MSVDX_VDEB_CR_VDEB_SCALE_ADDR_SIGNATURE_CR_VDEB_SCALE_ADDR_SIGNATURE_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	461;"	d
MSVDX_VDEB_CR_VDEB_SCALE_ADDR_SIGNATURE_CR_VDEB_SCALE_ADDR_SIGNATURE_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	463;"	d
MSVDX_VDEB_CR_VDEB_SCALE_ADDR_SIGNATURE_CR_VDEB_SCALE_ADDR_SIGNATURE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	466;"	d
MSVDX_VDEB_CR_VDEB_SCALE_ADDR_SIGNATURE_OFFSET	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	457;"	d
MSVDX_VDEB_CR_VDEB_SCALE_WDATA_SIGNATURE_CR_VDEB_SCALE_WDATA_SIGNATURE_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	476;"	d
MSVDX_VDEB_CR_VDEB_SCALE_WDATA_SIGNATURE_CR_VDEB_SCALE_WDATA_SIGNATURE_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	475;"	d
MSVDX_VDEB_CR_VDEB_SCALE_WDATA_SIGNATURE_CR_VDEB_SCALE_WDATA_SIGNATURE_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	473;"	d
MSVDX_VDEB_CR_VDEB_SCALE_WDATA_SIGNATURE_CR_VDEB_SCALE_WDATA_SIGNATURE_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	472;"	d
MSVDX_VDEB_CR_VDEB_SCALE_WDATA_SIGNATURE_CR_VDEB_SCALE_WDATA_SIGNATURE_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	474;"	d
MSVDX_VDEB_CR_VDEB_SCALE_WDATA_SIGNATURE_CR_VDEB_SCALE_WDATA_SIGNATURE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	477;"	d
MSVDX_VDEB_CR_VDEB_SCALE_WDATA_SIGNATURE_OFFSET	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	468;"	d
MSVDX_VDEB_CR_VDEB_SLICE_INTERRUPT_COUNT_CR_VDEB_SLICE_INTERRUPT_COUNT_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	388;"	d
MSVDX_VDEB_CR_VDEB_SLICE_INTERRUPT_COUNT_CR_VDEB_SLICE_INTERRUPT_COUNT_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	387;"	d
MSVDX_VDEB_CR_VDEB_SLICE_INTERRUPT_COUNT_CR_VDEB_SLICE_INTERRUPT_COUNT_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	385;"	d
MSVDX_VDEB_CR_VDEB_SLICE_INTERRUPT_COUNT_CR_VDEB_SLICE_INTERRUPT_COUNT_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	384;"	d
MSVDX_VDEB_CR_VDEB_SLICE_INTERRUPT_COUNT_CR_VDEB_SLICE_INTERRUPT_COUNT_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	386;"	d
MSVDX_VDEB_CR_VDEB_SLICE_INTERRUPT_COUNT_CR_VDEB_SLICE_INTERRUPT_COUNT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	389;"	d
MSVDX_VDEB_CR_VDEB_SLICE_INTERRUPT_COUNT_OFFSET	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	380;"	d
MSVDX_VDEB_CR_VDEB_SYS_MEM_ADDR_SIGNATURE_CR_VDEB_SYS_MEM_ADDR_SIGNATURE_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	160;"	d
MSVDX_VDEB_CR_VDEB_SYS_MEM_ADDR_SIGNATURE_CR_VDEB_SYS_MEM_ADDR_SIGNATURE_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	159;"	d
MSVDX_VDEB_CR_VDEB_SYS_MEM_ADDR_SIGNATURE_CR_VDEB_SYS_MEM_ADDR_SIGNATURE_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	157;"	d
MSVDX_VDEB_CR_VDEB_SYS_MEM_ADDR_SIGNATURE_CR_VDEB_SYS_MEM_ADDR_SIGNATURE_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	156;"	d
MSVDX_VDEB_CR_VDEB_SYS_MEM_ADDR_SIGNATURE_CR_VDEB_SYS_MEM_ADDR_SIGNATURE_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	158;"	d
MSVDX_VDEB_CR_VDEB_SYS_MEM_ADDR_SIGNATURE_CR_VDEB_SYS_MEM_ADDR_SIGNATURE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	161;"	d
MSVDX_VDEB_CR_VDEB_SYS_MEM_ADDR_SIGNATURE_OFFSET	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	152;"	d
MSVDX_VDEB_CR_VDEB_SYS_MEM_RDATA_SIGNATURE_CR_VDEB_SYS_MEM_RDATA_SIGNATURE_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	149;"	d
MSVDX_VDEB_CR_VDEB_SYS_MEM_RDATA_SIGNATURE_CR_VDEB_SYS_MEM_RDATA_SIGNATURE_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	148;"	d
MSVDX_VDEB_CR_VDEB_SYS_MEM_RDATA_SIGNATURE_CR_VDEB_SYS_MEM_RDATA_SIGNATURE_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	146;"	d
MSVDX_VDEB_CR_VDEB_SYS_MEM_RDATA_SIGNATURE_CR_VDEB_SYS_MEM_RDATA_SIGNATURE_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	145;"	d
MSVDX_VDEB_CR_VDEB_SYS_MEM_RDATA_SIGNATURE_CR_VDEB_SYS_MEM_RDATA_SIGNATURE_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	147;"	d
MSVDX_VDEB_CR_VDEB_SYS_MEM_RDATA_SIGNATURE_CR_VDEB_SYS_MEM_RDATA_SIGNATURE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	150;"	d
MSVDX_VDEB_CR_VDEB_SYS_MEM_RDATA_SIGNATURE_OFFSET	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	141;"	d
MSVDX_VDEB_CR_VDEB_SYS_MEM_WDATA_SIGNATURE_CR_VDEB_SYS_MEM_WDATA_SIGNATURE_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	171;"	d
MSVDX_VDEB_CR_VDEB_SYS_MEM_WDATA_SIGNATURE_CR_VDEB_SYS_MEM_WDATA_SIGNATURE_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	170;"	d
MSVDX_VDEB_CR_VDEB_SYS_MEM_WDATA_SIGNATURE_CR_VDEB_SYS_MEM_WDATA_SIGNATURE_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	168;"	d
MSVDX_VDEB_CR_VDEB_SYS_MEM_WDATA_SIGNATURE_CR_VDEB_SYS_MEM_WDATA_SIGNATURE_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	167;"	d
MSVDX_VDEB_CR_VDEB_SYS_MEM_WDATA_SIGNATURE_CR_VDEB_SYS_MEM_WDATA_SIGNATURE_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	169;"	d
MSVDX_VDEB_CR_VDEB_SYS_MEM_WDATA_SIGNATURE_CR_VDEB_SYS_MEM_WDATA_SIGNATURE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	172;"	d
MSVDX_VDEB_CR_VDEB_SYS_MEM_WDATA_SIGNATURE_OFFSET	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	163;"	d
MSVDX_VDEB_CR_VDEB_VIRTUAL_FIFO_ACCUM_CR_VDEB_VF_MAX_ACC_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	229;"	d
MSVDX_VDEB_CR_VDEB_VIRTUAL_FIFO_ACCUM_CR_VDEB_VF_MAX_ACC_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	228;"	d
MSVDX_VDEB_CR_VDEB_VIRTUAL_FIFO_ACCUM_CR_VDEB_VF_MAX_ACC_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	226;"	d
MSVDX_VDEB_CR_VDEB_VIRTUAL_FIFO_ACCUM_CR_VDEB_VF_MAX_ACC_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	225;"	d
MSVDX_VDEB_CR_VDEB_VIRTUAL_FIFO_ACCUM_CR_VDEB_VF_MAX_ACC_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	227;"	d
MSVDX_VDEB_CR_VDEB_VIRTUAL_FIFO_ACCUM_CR_VDEB_VF_MAX_ACC_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	230;"	d
MSVDX_VDEB_CR_VDEB_VIRTUAL_FIFO_ACCUM_CR_VDEB_VF_MIN_ACC_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	220;"	d
MSVDX_VDEB_CR_VDEB_VIRTUAL_FIFO_ACCUM_CR_VDEB_VF_MIN_ACC_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	219;"	d
MSVDX_VDEB_CR_VDEB_VIRTUAL_FIFO_ACCUM_CR_VDEB_VF_MIN_ACC_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	217;"	d
MSVDX_VDEB_CR_VDEB_VIRTUAL_FIFO_ACCUM_CR_VDEB_VF_MIN_ACC_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	216;"	d
MSVDX_VDEB_CR_VDEB_VIRTUAL_FIFO_ACCUM_CR_VDEB_VF_MIN_ACC_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	218;"	d
MSVDX_VDEB_CR_VDEB_VIRTUAL_FIFO_ACCUM_CR_VDEB_VF_MIN_ACC_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	221;"	d
MSVDX_VDEB_CR_VDEB_VIRTUAL_FIFO_ACCUM_OFFSET	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	212;"	d
MSVDX_VDEB_CR_VDEB_VIRTUAL_FIFO_CONTROL_CR_VDEB_VF_ENABLED_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	182;"	d
MSVDX_VDEB_CR_VDEB_VIRTUAL_FIFO_CONTROL_CR_VDEB_VF_ENABLED_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	181;"	d
MSVDX_VDEB_CR_VDEB_VIRTUAL_FIFO_CONTROL_CR_VDEB_VF_ENABLED_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	179;"	d
MSVDX_VDEB_CR_VDEB_VIRTUAL_FIFO_CONTROL_CR_VDEB_VF_ENABLED_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	178;"	d
MSVDX_VDEB_CR_VDEB_VIRTUAL_FIFO_CONTROL_CR_VDEB_VF_ENABLED_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	180;"	d
MSVDX_VDEB_CR_VDEB_VIRTUAL_FIFO_CONTROL_CR_VDEB_VF_ENABLED_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	183;"	d
MSVDX_VDEB_CR_VDEB_VIRTUAL_FIFO_CONTROL_CR_VDEB_VF_FLOWRATE_DIV_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	200;"	d
MSVDX_VDEB_CR_VDEB_VIRTUAL_FIFO_CONTROL_CR_VDEB_VF_FLOWRATE_DIV_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	199;"	d
MSVDX_VDEB_CR_VDEB_VIRTUAL_FIFO_CONTROL_CR_VDEB_VF_FLOWRATE_DIV_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	197;"	d
MSVDX_VDEB_CR_VDEB_VIRTUAL_FIFO_CONTROL_CR_VDEB_VF_FLOWRATE_DIV_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	196;"	d
MSVDX_VDEB_CR_VDEB_VIRTUAL_FIFO_CONTROL_CR_VDEB_VF_FLOWRATE_DIV_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	198;"	d
MSVDX_VDEB_CR_VDEB_VIRTUAL_FIFO_CONTROL_CR_VDEB_VF_FLOWRATE_DIV_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	201;"	d
MSVDX_VDEB_CR_VDEB_VIRTUAL_FIFO_CONTROL_CR_VDEB_VF_FLOWRATE_MUL_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	191;"	d
MSVDX_VDEB_CR_VDEB_VIRTUAL_FIFO_CONTROL_CR_VDEB_VF_FLOWRATE_MUL_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	190;"	d
MSVDX_VDEB_CR_VDEB_VIRTUAL_FIFO_CONTROL_CR_VDEB_VF_FLOWRATE_MUL_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	188;"	d
MSVDX_VDEB_CR_VDEB_VIRTUAL_FIFO_CONTROL_CR_VDEB_VF_FLOWRATE_MUL_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	187;"	d
MSVDX_VDEB_CR_VDEB_VIRTUAL_FIFO_CONTROL_CR_VDEB_VF_FLOWRATE_MUL_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	189;"	d
MSVDX_VDEB_CR_VDEB_VIRTUAL_FIFO_CONTROL_CR_VDEB_VF_FLOWRATE_MUL_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	192;"	d
MSVDX_VDEB_CR_VDEB_VIRTUAL_FIFO_CONTROL_CR_VDEB_VF_MIN_METRIC_DEFAULT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	209;"	d
MSVDX_VDEB_CR_VDEB_VIRTUAL_FIFO_CONTROL_CR_VDEB_VF_MIN_METRIC_LENGTH	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	208;"	d
MSVDX_VDEB_CR_VDEB_VIRTUAL_FIFO_CONTROL_CR_VDEB_VF_MIN_METRIC_LSBMASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	206;"	d
MSVDX_VDEB_CR_VDEB_VIRTUAL_FIFO_CONTROL_CR_VDEB_VF_MIN_METRIC_MASK	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	205;"	d
MSVDX_VDEB_CR_VDEB_VIRTUAL_FIFO_CONTROL_CR_VDEB_VF_MIN_METRIC_SHIFT	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	207;"	d
MSVDX_VDEB_CR_VDEB_VIRTUAL_FIFO_CONTROL_CR_VDEB_VF_MIN_METRIC_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	210;"	d
MSVDX_VDEB_CR_VDEB_VIRTUAL_FIFO_CONTROL_OFFSET	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	174;"	d
MSVDX_VDEB_ReadRegister	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	137;"	d	file:
MSVDX_VDEB_ReadRegister	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	96;"	d	file:
MSVDX_VDEB_ReadRegister	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext_reg.h	114;"	d
MSVDX_VDEB_WriteRegister	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	134;"	d	file:
MSVDX_VDEB_WriteRegister	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	95;"	d	file:
MSVDX_VDEB_WriteRegister	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext_reg.h	113;"	d
MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_DIRECT_INSERT_CONTROL_CR_VDMC_FILT_DIRECT_CONTROL_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	584;"	d
MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_DIRECT_INSERT_CONTROL_CR_VDMC_FILT_DIRECT_CONTROL_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	583;"	d
MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_DIRECT_INSERT_CONTROL_CR_VDMC_FILT_DIRECT_CONTROL_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	581;"	d
MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_DIRECT_INSERT_CONTROL_CR_VDMC_FILT_DIRECT_CONTROL_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	580;"	d
MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_DIRECT_INSERT_CONTROL_CR_VDMC_FILT_DIRECT_CONTROL_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	582;"	d
MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_DIRECT_INSERT_CONTROL_CR_VDMC_FILT_DIRECT_CONTROL_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	585;"	d
MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_DIRECT_INSERT_CONTROL_OFFSET	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	576;"	d
MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_DIRECT_INSERT_DATA_CR_VDMC_FILT_DIRECT_DATA_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	573;"	d
MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_DIRECT_INSERT_DATA_CR_VDMC_FILT_DIRECT_DATA_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	572;"	d
MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_DIRECT_INSERT_DATA_CR_VDMC_FILT_DIRECT_DATA_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	570;"	d
MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_DIRECT_INSERT_DATA_CR_VDMC_FILT_DIRECT_DATA_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	569;"	d
MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_DIRECT_INSERT_DATA_CR_VDMC_FILT_DIRECT_DATA_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	571;"	d
MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_DIRECT_INSERT_DATA_CR_VDMC_FILT_DIRECT_DATA_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	574;"	d
MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_DIRECT_INSERT_DATA_OFFSET	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	565;"	d
MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_SIGNATURE_CR_VDMC_FILT_SIG_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	86;"	d
MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_SIGNATURE_CR_VDMC_FILT_SIG_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	85;"	d
MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_SIGNATURE_CR_VDMC_FILT_SIG_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	83;"	d
MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_SIGNATURE_CR_VDMC_FILT_SIG_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	82;"	d
MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_SIGNATURE_CR_VDMC_FILT_SIG_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	84;"	d
MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_SIGNATURE_CR_VDMC_FILT_SIG_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	87;"	d
MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_SIGNATURE_OFFSET	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	78;"	d
MSVDX_VDMC_CR_VDMC_CHROMA_ERROR_BASE_ADDR_CR_VDMC_CHROMA_ERROR_BASE_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	677;"	d
MSVDX_VDMC_CR_VDMC_CHROMA_ERROR_BASE_ADDR_CR_VDMC_CHROMA_ERROR_BASE_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	676;"	d
MSVDX_VDMC_CR_VDMC_CHROMA_ERROR_BASE_ADDR_CR_VDMC_CHROMA_ERROR_BASE_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	674;"	d
MSVDX_VDMC_CR_VDMC_CHROMA_ERROR_BASE_ADDR_CR_VDMC_CHROMA_ERROR_BASE_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	673;"	d
MSVDX_VDMC_CR_VDMC_CHROMA_ERROR_BASE_ADDR_CR_VDMC_CHROMA_ERROR_BASE_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	675;"	d
MSVDX_VDMC_CR_VDMC_CHROMA_ERROR_BASE_ADDR_CR_VDMC_CHROMA_ERROR_BASE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	678;"	d
MSVDX_VDMC_CR_VDMC_CHROMA_ERROR_BASE_ADDR_OFFSET	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	669;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_FILT_SYNC_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	454;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_FILT_SYNC_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	453;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_FILT_SYNC_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	451;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_FILT_SYNC_ERROR_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	450;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_FILT_SYNC_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	452;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_FILT_SYNC_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	455;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_INTER_INTRA_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	472;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_INTER_INTRA_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	471;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_INTER_INTRA_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	469;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_INTER_INTRA_ERROR_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	468;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_INTER_INTRA_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	470;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_INTER_INTRA_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	473;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_INTRAMV_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	499;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_INTRAMV_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	498;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_INTRAMV_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	496;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_INTRAMV_ERROR_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	495;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_INTRAMV_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	497;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_INTRAMV_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	500;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MBNO_LARGE_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	490;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MBNO_LARGE_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	489;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MBNO_LARGE_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	487;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MBNO_LARGE_ERROR_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	486;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MBNO_LARGE_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	488;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MBNO_LARGE_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	491;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MBNO_PICTSIZE_MISMATCH_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	562;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MBNO_PICTSIZE_MISMATCH_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	561;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MBNO_PICTSIZE_MISMATCH_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	559;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MBNO_PICTSIZE_MISMATCH_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	558;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MBNO_PICTSIZE_MISMATCH_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	560;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MBNO_PICTSIZE_MISMATCH_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	563;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MBNO_SMALL_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	481;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MBNO_SMALL_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	480;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MBNO_SMALL_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	478;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MBNO_SMALL_ERROR_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	477;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MBNO_SMALL_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	479;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MBNO_SMALL_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	482;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MB_ALIGN_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	445;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MB_ALIGN_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	444;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MB_ALIGN_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	442;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MB_ALIGN_ERROR_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	441;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MB_ALIGN_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	443;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MB_ALIGN_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	446;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MVACC_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	508;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MVACC_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	507;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MVACC_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	505;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MVACC_ERROR_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	504;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MVACC_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	506;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MVACC_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	509;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MVSIZE_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	517;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MVSIZE_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	516;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MVSIZE_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	514;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MVSIZE_ERROR_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	513;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MVSIZE_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	515;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MVSIZE_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	518;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFBLK_FEW_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	544;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFBLK_FEW_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	543;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFBLK_FEW_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	541;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFBLK_FEW_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	540;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFBLK_FEW_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	542;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFBLK_FEW_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	545;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFBLK_MANY_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	553;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFBLK_MANY_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	552;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFBLK_MANY_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	550;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFBLK_MANY_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	549;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFBLK_MANY_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	551;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFBLK_MANY_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	554;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFMV_FEW_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	526;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFMV_FEW_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	525;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFMV_FEW_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	523;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFMV_FEW_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	522;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFMV_FEW_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	524;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFMV_FEW_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	527;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFMV_MANY_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	535;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFMV_MANY_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	534;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFMV_MANY_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	532;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFMV_MANY_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	531;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFMV_MANY_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	533;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFMV_MANY_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	536;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_READ_OVERFLOW_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	463;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_READ_OVERFLOW_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	462;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_READ_OVERFLOW_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	460;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_READ_OVERFLOW_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	459;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_READ_OVERFLOW_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	461;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_READ_OVERFLOW_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	464;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_SLICE_EARLY_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	436;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_SLICE_EARLY_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	435;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_SLICE_EARLY_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	433;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_SLICE_EARLY_ERROR_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	432;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_SLICE_EARLY_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	434;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_SLICE_EARLY_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	437;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_SLICE_LATE_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	427;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_SLICE_LATE_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	426;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_SLICE_LATE_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	424;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_SLICE_LATE_ERROR_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	423;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_SLICE_LATE_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	425;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_SLICE_LATE_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	428;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_SLICE_REALIGNMENT_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	418;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_SLICE_REALIGNMENT_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	417;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_SLICE_REALIGNMENT_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	415;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_SLICE_REALIGNMENT_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	414;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_SLICE_REALIGNMENT_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	416;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_SLICE_REALIGNMENT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	419;"	d
MSVDX_VDMC_CR_VDMC_CLR_STATUS_OFFSET	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	410;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_EANB_NOOFBLK_FEW_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	389;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_EANB_NOOFBLK_FEW_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	388;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_EANB_NOOFBLK_FEW_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	386;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_EANB_NOOFBLK_FEW_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	385;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_EANB_NOOFBLK_FEW_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	387;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_EANB_NOOFBLK_FEW_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	390;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_FILT_SYNC_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	299;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_FILT_SYNC_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	298;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_FILT_SYNC_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	296;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_FILT_SYNC_ERROR_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	295;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_FILT_SYNC_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	297;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_FILT_SYNC_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	300;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_INTER_INTRA_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	317;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_INTER_INTRA_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	316;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_INTER_INTRA_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	314;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_INTER_INTRA_ERROR_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	313;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_INTER_INTRA_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	315;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_INTER_INTRA_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	318;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_INTRAMV_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	344;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_INTRAMV_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	343;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_INTRAMV_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	341;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_INTRAMV_ERROR_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	340;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_INTRAMV_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	342;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_INTRAMV_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	345;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MBNO_LARGE_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	335;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MBNO_LARGE_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	334;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MBNO_LARGE_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	332;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MBNO_LARGE_ERROR_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	331;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MBNO_LARGE_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	333;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MBNO_LARGE_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	336;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MBNO_PICTSIZE_MISMATCH_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	407;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MBNO_PICTSIZE_MISMATCH_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	406;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MBNO_PICTSIZE_MISMATCH_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	404;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MBNO_PICTSIZE_MISMATCH_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	403;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MBNO_PICTSIZE_MISMATCH_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	405;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MBNO_PICTSIZE_MISMATCH_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	408;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MBNO_SMALL_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	326;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MBNO_SMALL_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	325;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MBNO_SMALL_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	323;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MBNO_SMALL_ERROR_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	322;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MBNO_SMALL_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	324;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MBNO_SMALL_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	327;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MB_ALIGN_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	290;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MB_ALIGN_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	289;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MB_ALIGN_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	287;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MB_ALIGN_ERROR_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	286;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MB_ALIGN_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	288;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MB_ALIGN_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	291;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MVACC_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	353;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MVACC_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	352;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MVACC_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	350;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MVACC_ERROR_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	349;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MVACC_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	351;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MVACC_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	354;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MVSIZE_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	362;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MVSIZE_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	361;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MVSIZE_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	359;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MVSIZE_ERROR_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	358;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MVSIZE_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	360;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MVSIZE_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	363;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_NOOFBLK_MANY_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	398;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_NOOFBLK_MANY_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	397;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_NOOFBLK_MANY_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	395;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_NOOFBLK_MANY_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	394;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_NOOFBLK_MANY_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	396;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_NOOFBLK_MANY_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	399;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_NOOFMV_FEW_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	371;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_NOOFMV_FEW_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	370;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_NOOFMV_FEW_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	368;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_NOOFMV_FEW_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	367;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_NOOFMV_FEW_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	369;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_NOOFMV_FEW_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	372;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_NOOFMV_MANY_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	380;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_NOOFMV_MANY_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	379;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_NOOFMV_MANY_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	377;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_NOOFMV_MANY_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	376;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_NOOFMV_MANY_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	378;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_NOOFMV_MANY_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	381;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_READ_OVERFLOW_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	308;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_READ_OVERFLOW_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	307;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_READ_OVERFLOW_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	305;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_READ_OVERFLOW_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	304;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_READ_OVERFLOW_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	306;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_READ_OVERFLOW_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	309;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_SLICE_EARLY_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	281;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_SLICE_EARLY_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	280;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_SLICE_EARLY_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	278;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_SLICE_EARLY_ERROR_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	277;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_SLICE_EARLY_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	279;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_SLICE_EARLY_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	282;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_SLICE_LATE_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	272;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_SLICE_LATE_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	271;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_SLICE_LATE_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	269;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_SLICE_LATE_ERROR_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	268;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_SLICE_LATE_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	270;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_SLICE_LATE_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	273;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_SLICE_REALIGNMENT_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	263;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_SLICE_REALIGNMENT_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	262;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_SLICE_REALIGNMENT_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	260;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_SLICE_REALIGNMENT_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	259;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_SLICE_REALIGNMENT_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	261;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_SLICE_REALIGNMENT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	264;"	d
MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_OFFSET	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	255;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_INTER_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	753;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_INTER_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	752;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_INTER_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	750;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_INTER_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	749;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_INTER_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	751;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_INTER_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	754;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_INTRA_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	762;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_INTRA_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	761;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_INTRA_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	759;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_INTRA_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	758;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_INTRA_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	760;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_INTRA_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	763;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_JPEG_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	780;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_JPEG_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	779;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_JPEG_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	777;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_JPEG_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	776;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_JPEG_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	778;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_JPEG_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	781;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_MBAFF_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	771;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_MBAFF_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	770;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_MBAFF_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	768;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_MBAFF_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	767;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_MBAFF_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	769;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_MBAFF_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	772;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_ERROR_DETECTED_FLAG_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	708;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_ERROR_DETECTED_FLAG_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	707;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_ERROR_DETECTED_FLAG_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	705;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_ERROR_DETECTED_FLAG_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	704;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_ERROR_DETECTED_FLAG_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	706;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_ERROR_DETECTED_FLAG_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	709;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_FORCE_INTRA_WRITE_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	744;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_FORCE_INTRA_WRITE_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	743;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_FORCE_INTRA_WRITE_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	741;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_FORCE_INTRA_WRITE_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	740;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_FORCE_INTRA_WRITE_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	742;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_FORCE_INTRA_WRITE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	745;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_INTER_FILL_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	726;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_INTER_FILL_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	725;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_INTER_FILL_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	723;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_INTER_FILL_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	722;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_INTER_FILL_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	724;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_INTER_FILL_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	727;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_MINIMUM_REQUEST_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	735;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_MINIMUM_REQUEST_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	734;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_MINIMUM_REQUEST_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	732;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_MINIMUM_REQUEST_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	731;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_MINIMUM_REQUEST_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	733;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_MINIMUM_REQUEST_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	736;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_SLICE_FLUSH_FLAG_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	717;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_SLICE_FLUSH_FLAG_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	716;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_SLICE_FLUSH_FLAG_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	714;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_SLICE_FLUSH_FLAG_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	713;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_SLICE_FLUSH_FLAG_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	715;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_SLICE_FLUSH_FLAG_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	718;"	d
MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_OFFSET	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	700;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_FILT_SYNC_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	144;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_FILT_SYNC_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	143;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_FILT_SYNC_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	141;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_FILT_SYNC_ERROR_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	140;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_FILT_SYNC_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	142;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_FILT_SYNC_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	145;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_INTER_INTRA_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	162;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_INTER_INTRA_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	161;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_INTER_INTRA_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	159;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_INTER_INTRA_ERROR_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	158;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_INTER_INTRA_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	160;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_INTER_INTRA_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	163;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_INTRAMV_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	189;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_INTRAMV_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	188;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_INTRAMV_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	186;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_INTRAMV_ERROR_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	185;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_INTRAMV_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	187;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_INTRAMV_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	190;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MBNO_LARGE_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	180;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MBNO_LARGE_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	179;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MBNO_LARGE_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	177;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MBNO_LARGE_ERROR_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	176;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MBNO_LARGE_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	178;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MBNO_LARGE_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	181;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MBNO_PICTSIZE_MISMATCH_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	252;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MBNO_PICTSIZE_MISMATCH_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	251;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MBNO_PICTSIZE_MISMATCH_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	249;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MBNO_PICTSIZE_MISMATCH_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	248;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MBNO_PICTSIZE_MISMATCH_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	250;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MBNO_PICTSIZE_MISMATCH_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	253;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MBNO_SMALL_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	171;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MBNO_SMALL_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	170;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MBNO_SMALL_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	168;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MBNO_SMALL_ERROR_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	167;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MBNO_SMALL_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	169;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MBNO_SMALL_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	172;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MB_ALIGNMENT_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	135;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MB_ALIGNMENT_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	134;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MB_ALIGNMENT_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	132;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MB_ALIGNMENT_ERROR_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	131;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MB_ALIGNMENT_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	133;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MB_ALIGNMENT_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	136;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MVACC_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	198;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MVACC_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	197;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MVACC_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	195;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MVACC_ERROR_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	194;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MVACC_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	196;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MVACC_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	199;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MVSIZE_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	207;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MVSIZE_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	206;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MVSIZE_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	204;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MVSIZE_ERROR_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	203;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MVSIZE_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	205;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MVSIZE_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	208;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFBLK_FEW_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	234;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFBLK_FEW_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	233;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFBLK_FEW_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	231;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFBLK_FEW_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	230;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFBLK_FEW_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	232;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFBLK_FEW_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	235;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFBLK_MANY_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	243;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFBLK_MANY_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	242;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFBLK_MANY_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	240;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFBLK_MANY_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	239;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFBLK_MANY_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	241;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFBLK_MANY_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	244;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFMV_FEW_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	216;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFMV_FEW_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	215;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFMV_FEW_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	213;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFMV_FEW_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	212;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFMV_FEW_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	214;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFMV_FEW_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	217;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFMV_MANY_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	225;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFMV_MANY_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	224;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFMV_MANY_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	222;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFMV_MANY_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	221;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFMV_MANY_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	223;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFMV_MANY_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	226;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_READ_OVERFLOW_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	153;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_READ_OVERFLOW_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	152;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_READ_OVERFLOW_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	150;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_READ_OVERFLOW_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	149;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_READ_OVERFLOW_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	151;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_READ_OVERFLOW_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	154;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_SLICE_EARLY_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	126;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_SLICE_EARLY_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	125;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_SLICE_EARLY_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	123;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_SLICE_EARLY_ERROR_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	122;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_SLICE_EARLY_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	124;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_SLICE_EARLY_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	127;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_SLICE_LATE_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	117;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_SLICE_LATE_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	116;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_SLICE_LATE_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	114;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_SLICE_LATE_ERROR_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	113;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_SLICE_LATE_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	115;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_SLICE_LATE_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	118;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_SLICE_REALIGNMENT_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	108;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_SLICE_REALIGNMENT_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	107;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_SLICE_REALIGNMENT_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	105;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_SLICE_REALIGNMENT_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	104;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_SLICE_REALIGNMENT_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	106;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_SLICE_REALIGNMENT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	109;"	d
MSVDX_VDMC_CR_VDMC_ERROR_STATUS_OFFSET	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	100;"	d
MSVDX_VDMC_CR_VDMC_LUMA_ERROR_BASE_ADDR_CR_VDMC_LUMA_ERROR_BASE_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	666;"	d
MSVDX_VDMC_CR_VDMC_LUMA_ERROR_BASE_ADDR_CR_VDMC_LUMA_ERROR_BASE_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	665;"	d
MSVDX_VDMC_CR_VDMC_LUMA_ERROR_BASE_ADDR_CR_VDMC_LUMA_ERROR_BASE_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	663;"	d
MSVDX_VDMC_CR_VDMC_LUMA_ERROR_BASE_ADDR_CR_VDMC_LUMA_ERROR_BASE_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	662;"	d
MSVDX_VDMC_CR_VDMC_LUMA_ERROR_BASE_ADDR_CR_VDMC_LUMA_ERROR_BASE_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	664;"	d
MSVDX_VDMC_CR_VDMC_LUMA_ERROR_BASE_ADDR_CR_VDMC_LUMA_ERROR_BASE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	667;"	d
MSVDX_VDMC_CR_VDMC_LUMA_ERROR_BASE_ADDR_OFFSET	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	658;"	d
MSVDX_VDMC_CR_VDMC_MACROBLOCK_NUMBER_CR_VDMC_MACROBLOCK_X_OFFSET_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	697;"	d
MSVDX_VDMC_CR_VDMC_MACROBLOCK_NUMBER_CR_VDMC_MACROBLOCK_X_OFFSET_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	696;"	d
MSVDX_VDMC_CR_VDMC_MACROBLOCK_NUMBER_CR_VDMC_MACROBLOCK_X_OFFSET_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	694;"	d
MSVDX_VDMC_CR_VDMC_MACROBLOCK_NUMBER_CR_VDMC_MACROBLOCK_X_OFFSET_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	693;"	d
MSVDX_VDMC_CR_VDMC_MACROBLOCK_NUMBER_CR_VDMC_MACROBLOCK_X_OFFSET_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	695;"	d
MSVDX_VDMC_CR_VDMC_MACROBLOCK_NUMBER_CR_VDMC_MACROBLOCK_X_OFFSET_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	698;"	d
MSVDX_VDMC_CR_VDMC_MACROBLOCK_NUMBER_CR_VDMC_MACROBLOCK_Y_OFFSET_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	688;"	d
MSVDX_VDMC_CR_VDMC_MACROBLOCK_NUMBER_CR_VDMC_MACROBLOCK_Y_OFFSET_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	687;"	d
MSVDX_VDMC_CR_VDMC_MACROBLOCK_NUMBER_CR_VDMC_MACROBLOCK_Y_OFFSET_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	685;"	d
MSVDX_VDMC_CR_VDMC_MACROBLOCK_NUMBER_CR_VDMC_MACROBLOCK_Y_OFFSET_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	684;"	d
MSVDX_VDMC_CR_VDMC_MACROBLOCK_NUMBER_CR_VDMC_MACROBLOCK_Y_OFFSET_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	686;"	d
MSVDX_VDMC_CR_VDMC_MACROBLOCK_NUMBER_CR_VDMC_MACROBLOCK_Y_OFFSET_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	689;"	d
MSVDX_VDMC_CR_VDMC_MACROBLOCK_NUMBER_OFFSET	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	680;"	d
MSVDX_VDMC_CR_VDMC_MCU_SIGNATURE_CR_VDMC_MCU_SIG_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	791;"	d
MSVDX_VDMC_CR_VDMC_MCU_SIGNATURE_CR_VDMC_MCU_SIG_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	790;"	d
MSVDX_VDMC_CR_VDMC_MCU_SIGNATURE_CR_VDMC_MCU_SIG_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	788;"	d
MSVDX_VDMC_CR_VDMC_MCU_SIGNATURE_CR_VDMC_MCU_SIG_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	787;"	d
MSVDX_VDMC_CR_VDMC_MCU_SIGNATURE_CR_VDMC_MCU_SIG_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	789;"	d
MSVDX_VDMC_CR_VDMC_MCU_SIGNATURE_CR_VDMC_MCU_SIG_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	792;"	d
MSVDX_VDMC_CR_VDMC_MCU_SIGNATURE_OFFSET	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	783;"	d
MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_DIRECT_INSERT_CONTROL_CR_VDMC_RECON_DIRECT_CONTROL_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	606;"	d
MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_DIRECT_INSERT_CONTROL_CR_VDMC_RECON_DIRECT_CONTROL_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	605;"	d
MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_DIRECT_INSERT_CONTROL_CR_VDMC_RECON_DIRECT_CONTROL_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	603;"	d
MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_DIRECT_INSERT_CONTROL_CR_VDMC_RECON_DIRECT_CONTROL_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	602;"	d
MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_DIRECT_INSERT_CONTROL_CR_VDMC_RECON_DIRECT_CONTROL_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	604;"	d
MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_DIRECT_INSERT_CONTROL_CR_VDMC_RECON_DIRECT_CONTROL_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	607;"	d
MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_DIRECT_INSERT_CONTROL_OFFSET	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	598;"	d
MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_DIRECT_INSERT_DATA_CR_VDMC_RECON_DIRECT_DATA_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	595;"	d
MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_DIRECT_INSERT_DATA_CR_VDMC_RECON_DIRECT_DATA_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	594;"	d
MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_DIRECT_INSERT_DATA_CR_VDMC_RECON_DIRECT_DATA_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	592;"	d
MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_DIRECT_INSERT_DATA_CR_VDMC_RECON_DIRECT_DATA_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	591;"	d
MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_DIRECT_INSERT_DATA_CR_VDMC_RECON_DIRECT_DATA_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	593;"	d
MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_DIRECT_INSERT_DATA_CR_VDMC_RECON_DIRECT_DATA_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	596;"	d
MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_DIRECT_INSERT_DATA_OFFSET	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	587;"	d
MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_SIGNATURE_CR_VDMC_RECON_SIG_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	97;"	d
MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_SIGNATURE_CR_VDMC_RECON_SIG_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	96;"	d
MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_SIGNATURE_CR_VDMC_RECON_SIG_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	94;"	d
MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_SIGNATURE_CR_VDMC_RECON_SIG_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	93;"	d
MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_SIGNATURE_CR_VDMC_RECON_SIG_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	95;"	d
MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_SIGNATURE_CR_VDMC_RECON_SIG_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	98;"	d
MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_SIGNATURE_OFFSET	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	89;"	d
MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_EFFICIENCY_CR_VDMC_REFCACHE_EFFICIENCY_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	75;"	d
MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_EFFICIENCY_CR_VDMC_REFCACHE_EFFICIENCY_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	74;"	d
MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_EFFICIENCY_CR_VDMC_REFCACHE_EFFICIENCY_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	72;"	d
MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_EFFICIENCY_CR_VDMC_REFCACHE_EFFICIENCY_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	71;"	d
MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_EFFICIENCY_CR_VDMC_REFCACHE_EFFICIENCY_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	73;"	d
MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_EFFICIENCY_CR_VDMC_REFCACHE_EFFICIENCY_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	76;"	d
MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_EFFICIENCY_OFFSET	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	67;"	d
MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_SIGNATURE_CR_VDMC_REFCACHE_SIG_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	64;"	d
MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_SIGNATURE_CR_VDMC_REFCACHE_SIG_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	63;"	d
MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_SIGNATURE_CR_VDMC_REFCACHE_SIG_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	61;"	d
MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_SIGNATURE_CR_VDMC_REFCACHE_SIG_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	60;"	d
MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_SIGNATURE_CR_VDMC_REFCACHE_SIG_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	62;"	d
MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_SIGNATURE_CR_VDMC_REFCACHE_SIG_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	65;"	d
MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_SIGNATURE_OFFSET	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	56;"	d
MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_ADD_128_INTRA_IN_INTER_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	646;"	d
MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_ADD_128_INTRA_IN_INTER_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	645;"	d
MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_ADD_128_INTRA_IN_INTER_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	643;"	d
MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_ADD_128_INTRA_IN_INTER_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	642;"	d
MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_ADD_128_INTRA_IN_INTER_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	644;"	d
MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_ADD_128_INTRA_IN_INTER_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	647;"	d
MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_HD_SUPPORTED_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	655;"	d
MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_HD_SUPPORTED_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	654;"	d
MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_HD_SUPPORTED_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	652;"	d
MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_HD_SUPPORTED_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	651;"	d
MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_HD_SUPPORTED_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	653;"	d
MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_HD_SUPPORTED_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	656;"	d
MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_RESIDUAL_DIRECT_CONTROL_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	628;"	d
MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_RESIDUAL_DIRECT_CONTROL_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	627;"	d
MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_RESIDUAL_DIRECT_CONTROL_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	625;"	d
MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_RESIDUAL_DIRECT_CONTROL_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	624;"	d
MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_RESIDUAL_DIRECT_CONTROL_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	626;"	d
MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_RESIDUAL_DIRECT_CONTROL_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	629;"	d
MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_RESIDUAL_DISABLE_MB_CHECK_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	637;"	d
MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_RESIDUAL_DISABLE_MB_CHECK_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	636;"	d
MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_RESIDUAL_DISABLE_MB_CHECK_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	634;"	d
MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_RESIDUAL_DISABLE_MB_CHECK_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	633;"	d
MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_RESIDUAL_DISABLE_MB_CHECK_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	635;"	d
MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_RESIDUAL_DISABLE_MB_CHECK_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	638;"	d
MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_OFFSET	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	620;"	d
MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_DATA_CR_VDMC_RESIDUAL_DIRECT_DATA_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	617;"	d
MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_DATA_CR_VDMC_RESIDUAL_DIRECT_DATA_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	616;"	d
MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_DATA_CR_VDMC_RESIDUAL_DIRECT_DATA_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	614;"	d
MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_DATA_CR_VDMC_RESIDUAL_DIRECT_DATA_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	613;"	d
MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_DATA_CR_VDMC_RESIDUAL_DIRECT_DATA_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	615;"	d
MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_DATA_CR_VDMC_RESIDUAL_DIRECT_DATA_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	618;"	d
MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_DATA_OFFSET	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	609;"	d
MSVDX_VDMC_CR_VDMC_RES_BUFFER_WRITES_CR_VDMC_RES_WRITES_DEFAULT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	802;"	d
MSVDX_VDMC_CR_VDMC_RES_BUFFER_WRITES_CR_VDMC_RES_WRITES_LENGTH	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	801;"	d
MSVDX_VDMC_CR_VDMC_RES_BUFFER_WRITES_CR_VDMC_RES_WRITES_LSBMASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	799;"	d
MSVDX_VDMC_CR_VDMC_RES_BUFFER_WRITES_CR_VDMC_RES_WRITES_MASK	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	798;"	d
MSVDX_VDMC_CR_VDMC_RES_BUFFER_WRITES_CR_VDMC_RES_WRITES_SHIFT	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	800;"	d
MSVDX_VDMC_CR_VDMC_RES_BUFFER_WRITES_CR_VDMC_RES_WRITES_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	803;"	d
MSVDX_VDMC_CR_VDMC_RES_BUFFER_WRITES_OFFSET	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	794;"	d
MSVDX_VDMC_ReadRegister	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	131;"	d	file:
MSVDX_VDMC_ReadRegister	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	93;"	d	file:
MSVDX_VDMC_ReadRegister	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext_reg.h	111;"	d
MSVDX_VDMC_WriteRegister	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	128;"	d	file:
MSVDX_VDMC_WriteRegister	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	92;"	d	file:
MSVDX_VDMC_WriteRegister	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext_reg.h	110;"	d
MSVDX_VEC_BOOL_MASTER_SELECT_COPRO	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	/^	MSVDX_VEC_BOOL_MASTER_SELECT_COPRO = 0x3,$/;"	e	enum:MSVDX_VEC_CR_VEC_BOOL_CTRL_BOOL_MASTER_SELECT_ENUM
MSVDX_VEC_BOOL_MASTER_SELECT_ENTDEC	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	/^	MSVDX_VEC_BOOL_MASTER_SELECT_ENTDEC = 0x2,$/;"	e	enum:MSVDX_VEC_CR_VEC_BOOL_CTRL_BOOL_MASTER_SELECT_ENUM
MSVDX_VEC_BOOL_MASTER_SELECT_REGISTER	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	/^	MSVDX_VEC_BOOL_MASTER_SELECT_REGISTER = 0x1,$/;"	e	enum:MSVDX_VEC_CR_VEC_BOOL_CTRL_BOOL_MASTER_SELECT_ENUM
MSVDX_VEC_BOOL_MASTER_SELECT_RESERVED	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	/^	MSVDX_VEC_BOOL_MASTER_SELECT_RESERVED = 0x0,$/;"	e	enum:MSVDX_VEC_CR_VEC_BOOL_CTRL_BOOL_MASTER_SELECT_ENUM
MSVDX_VEC_COPRO_TARGET_BOOL_CODER	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	/^	MSVDX_VEC_COPRO_TARGET_BOOL_CODER = 0x1,$/;"	e	enum:MSVDX_VEC_CR_VEC_COPRO_TARGET_COPRO_TARGET_ENUM
MSVDX_VEC_COPRO_TARGET_SHIFT_REG	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	/^	MSVDX_VEC_COPRO_TARGET_SHIFT_REG = 0x0,$/;"	e	enum:MSVDX_VEC_CR_VEC_COPRO_TARGET_COPRO_TARGET_ENUM
MSVDX_VEC_CR_SR_ACTIVE_CYCLES_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2555;"	d
MSVDX_VEC_CR_SR_ACTIVE_CYCLES_SR_ACTIVE_CYCLES_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2563;"	d
MSVDX_VEC_CR_SR_ACTIVE_CYCLES_SR_ACTIVE_CYCLES_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2562;"	d
MSVDX_VEC_CR_SR_ACTIVE_CYCLES_SR_ACTIVE_CYCLES_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2560;"	d
MSVDX_VEC_CR_SR_ACTIVE_CYCLES_SR_ACTIVE_CYCLES_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2559;"	d
MSVDX_VEC_CR_SR_ACTIVE_CYCLES_SR_ACTIVE_CYCLES_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2561;"	d
MSVDX_VEC_CR_SR_ACTIVE_CYCLES_SR_ACTIVE_CYCLES_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2564;"	d
MSVDX_VEC_CR_SR_BITS_CONSUMED_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2577;"	d
MSVDX_VEC_CR_SR_BITS_CONSUMED_SR_BITS_CONSUMED_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2585;"	d
MSVDX_VEC_CR_SR_BITS_CONSUMED_SR_BITS_CONSUMED_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2584;"	d
MSVDX_VEC_CR_SR_BITS_CONSUMED_SR_BITS_CONSUMED_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2582;"	d
MSVDX_VEC_CR_SR_BITS_CONSUMED_SR_BITS_CONSUMED_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2581;"	d
MSVDX_VEC_CR_SR_BITS_CONSUMED_SR_BITS_CONSUMED_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2583;"	d
MSVDX_VEC_CR_SR_BITS_CONSUMED_SR_BITS_CONSUMED_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2586;"	d
MSVDX_VEC_CR_SR_CRC_NO_ENTRIES	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	198;"	d
MSVDX_VEC_CR_SR_CRC_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	196;"	d
MSVDX_VEC_CR_SR_CRC_SR_SIGNATURE_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	206;"	d
MSVDX_VEC_CR_SR_CRC_SR_SIGNATURE_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	205;"	d
MSVDX_VEC_CR_SR_CRC_SR_SIGNATURE_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	203;"	d
MSVDX_VEC_CR_SR_CRC_SR_SIGNATURE_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	202;"	d
MSVDX_VEC_CR_SR_CRC_SR_SIGNATURE_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	204;"	d
MSVDX_VEC_CR_SR_CRC_SR_SIGNATURE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	207;"	d
MSVDX_VEC_CR_SR_CRC_STRIDE	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	197;"	d
MSVDX_VEC_CR_SR_INACTIVE_CYCLES_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2566;"	d
MSVDX_VEC_CR_SR_INACTIVE_CYCLES_SR_INACTIVE_CYCLES_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2574;"	d
MSVDX_VEC_CR_SR_INACTIVE_CYCLES_SR_INACTIVE_CYCLES_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2573;"	d
MSVDX_VEC_CR_SR_INACTIVE_CYCLES_SR_INACTIVE_CYCLES_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2571;"	d
MSVDX_VEC_CR_SR_INACTIVE_CYCLES_SR_INACTIVE_CYCLES_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2570;"	d
MSVDX_VEC_CR_SR_INACTIVE_CYCLES_SR_INACTIVE_CYCLES_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2572;"	d
MSVDX_VEC_CR_SR_INACTIVE_CYCLES_SR_INACTIVE_CYCLES_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2575;"	d
MSVDX_VEC_CR_STREAM_COUNTER_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2544;"	d
MSVDX_VEC_CR_STREAM_COUNTER_STREAM_COUNTER_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2552;"	d
MSVDX_VEC_CR_STREAM_COUNTER_STREAM_COUNTER_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2551;"	d
MSVDX_VEC_CR_STREAM_COUNTER_STREAM_COUNTER_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2549;"	d
MSVDX_VEC_CR_STREAM_COUNTER_STREAM_COUNTER_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2548;"	d
MSVDX_VEC_CR_STREAM_COUNTER_STREAM_COUNTER_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2550;"	d
MSVDX_VEC_CR_STREAM_COUNTER_STREAM_COUNTER_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2553;"	d
MSVDX_VEC_CR_STREAM_ID_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2533;"	d
MSVDX_VEC_CR_STREAM_ID_STREAM_ID_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2541;"	d
MSVDX_VEC_CR_STREAM_ID_STREAM_ID_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2540;"	d
MSVDX_VEC_CR_STREAM_ID_STREAM_ID_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2538;"	d
MSVDX_VEC_CR_STREAM_ID_STREAM_ID_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2537;"	d
MSVDX_VEC_CR_STREAM_ID_STREAM_ID_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2539;"	d
MSVDX_VEC_CR_STREAM_ID_STREAM_ID_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2542;"	d
MSVDX_VEC_CR_VEC_BE_ENTDEC_SYNC_BE_ENTDEC_SYNC_FLAG_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2607;"	d
MSVDX_VEC_CR_VEC_BE_ENTDEC_SYNC_BE_ENTDEC_SYNC_FLAG_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2606;"	d
MSVDX_VEC_CR_VEC_BE_ENTDEC_SYNC_BE_ENTDEC_SYNC_FLAG_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2604;"	d
MSVDX_VEC_CR_VEC_BE_ENTDEC_SYNC_BE_ENTDEC_SYNC_FLAG_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2603;"	d
MSVDX_VEC_CR_VEC_BE_ENTDEC_SYNC_BE_ENTDEC_SYNC_FLAG_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2605;"	d
MSVDX_VEC_CR_VEC_BE_ENTDEC_SYNC_BE_ENTDEC_SYNC_FLAG_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2608;"	d
MSVDX_VEC_CR_VEC_BE_ENTDEC_SYNC_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2599;"	d
MSVDX_VEC_CR_VEC_BOOL_COMMAND_BOOL_BITS_MIN1_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1009;"	d
MSVDX_VEC_CR_VEC_BOOL_COMMAND_BOOL_BITS_MIN1_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1008;"	d
MSVDX_VEC_CR_VEC_BOOL_COMMAND_BOOL_BITS_MIN1_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1006;"	d
MSVDX_VEC_CR_VEC_BOOL_COMMAND_BOOL_BITS_MIN1_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1005;"	d
MSVDX_VEC_CR_VEC_BOOL_COMMAND_BOOL_BITS_MIN1_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1007;"	d
MSVDX_VEC_CR_VEC_BOOL_COMMAND_BOOL_BITS_MIN1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1010;"	d
MSVDX_VEC_CR_VEC_BOOL_COMMAND_BOOL_PROB_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1018;"	d
MSVDX_VEC_CR_VEC_BOOL_COMMAND_BOOL_PROB_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1017;"	d
MSVDX_VEC_CR_VEC_BOOL_COMMAND_BOOL_PROB_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1015;"	d
MSVDX_VEC_CR_VEC_BOOL_COMMAND_BOOL_PROB_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1014;"	d
MSVDX_VEC_CR_VEC_BOOL_COMMAND_BOOL_PROB_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1016;"	d
MSVDX_VEC_CR_VEC_BOOL_COMMAND_BOOL_PROB_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1019;"	d
MSVDX_VEC_CR_VEC_BOOL_COMMAND_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1001;"	d
MSVDX_VEC_CR_VEC_BOOL_CTRL_BOOL_MASTER_SELECT_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	962;"	d
MSVDX_VEC_CR_VEC_BOOL_CTRL_BOOL_MASTER_SELECT_ENUM	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	/^enum MSVDX_VEC_CR_VEC_BOOL_CTRL_BOOL_MASTER_SELECT_ENUM {$/;"	g
MSVDX_VEC_CR_VEC_BOOL_CTRL_BOOL_MASTER_SELECT_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	961;"	d
MSVDX_VEC_CR_VEC_BOOL_CTRL_BOOL_MASTER_SELECT_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	959;"	d
MSVDX_VEC_CR_VEC_BOOL_CTRL_BOOL_MASTER_SELECT_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	958;"	d
MSVDX_VEC_CR_VEC_BOOL_CTRL_BOOL_MASTER_SELECT_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	960;"	d
MSVDX_VEC_CR_VEC_BOOL_CTRL_BOOL_MASTER_SELECT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	963;"	d
MSVDX_VEC_CR_VEC_BOOL_CTRL_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	954;"	d
MSVDX_VEC_CR_VEC_BOOL_INIT_BOOL_INIT_RANGE_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	942;"	d
MSVDX_VEC_CR_VEC_BOOL_INIT_BOOL_INIT_RANGE_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	941;"	d
MSVDX_VEC_CR_VEC_BOOL_INIT_BOOL_INIT_RANGE_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	939;"	d
MSVDX_VEC_CR_VEC_BOOL_INIT_BOOL_INIT_RANGE_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	938;"	d
MSVDX_VEC_CR_VEC_BOOL_INIT_BOOL_INIT_RANGE_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	940;"	d
MSVDX_VEC_CR_VEC_BOOL_INIT_BOOL_INIT_RANGE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	943;"	d
MSVDX_VEC_CR_VEC_BOOL_INIT_BOOL_INIT_VALUE_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	951;"	d
MSVDX_VEC_CR_VEC_BOOL_INIT_BOOL_INIT_VALUE_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	950;"	d
MSVDX_VEC_CR_VEC_BOOL_INIT_BOOL_INIT_VALUE_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	948;"	d
MSVDX_VEC_CR_VEC_BOOL_INIT_BOOL_INIT_VALUE_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	947;"	d
MSVDX_VEC_CR_VEC_BOOL_INIT_BOOL_INIT_VALUE_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	949;"	d
MSVDX_VEC_CR_VEC_BOOL_INIT_BOOL_INIT_VALUE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	952;"	d
MSVDX_VEC_CR_VEC_BOOL_INIT_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	934;"	d
MSVDX_VEC_CR_VEC_BOOL_RESULT_BOOL_RESULT_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1038;"	d
MSVDX_VEC_CR_VEC_BOOL_RESULT_BOOL_RESULT_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1037;"	d
MSVDX_VEC_CR_VEC_BOOL_RESULT_BOOL_RESULT_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1035;"	d
MSVDX_VEC_CR_VEC_BOOL_RESULT_BOOL_RESULT_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1034;"	d
MSVDX_VEC_CR_VEC_BOOL_RESULT_BOOL_RESULT_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1036;"	d
MSVDX_VEC_CR_VEC_BOOL_RESULT_BOOL_RESULT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1039;"	d
MSVDX_VEC_CR_VEC_BOOL_RESULT_BOOL_RESULT_VALID_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1029;"	d
MSVDX_VEC_CR_VEC_BOOL_RESULT_BOOL_RESULT_VALID_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1028;"	d
MSVDX_VEC_CR_VEC_BOOL_RESULT_BOOL_RESULT_VALID_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1026;"	d
MSVDX_VEC_CR_VEC_BOOL_RESULT_BOOL_RESULT_VALID_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1025;"	d
MSVDX_VEC_CR_VEC_BOOL_RESULT_BOOL_RESULT_VALID_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1027;"	d
MSVDX_VEC_CR_VEC_BOOL_RESULT_BOOL_RESULT_VALID_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1030;"	d
MSVDX_VEC_CR_VEC_BOOL_RESULT_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1021;"	d
MSVDX_VEC_CR_VEC_CIRC_BUFF_BASE_ADDR_CIRC_BUFF_BASE_ADDR_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1245;"	d
MSVDX_VEC_CR_VEC_CIRC_BUFF_BASE_ADDR_CIRC_BUFF_BASE_ADDR_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1244;"	d
MSVDX_VEC_CR_VEC_CIRC_BUFF_BASE_ADDR_CIRC_BUFF_BASE_ADDR_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1242;"	d
MSVDX_VEC_CR_VEC_CIRC_BUFF_BASE_ADDR_CIRC_BUFF_BASE_ADDR_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1241;"	d
MSVDX_VEC_CR_VEC_CIRC_BUFF_BASE_ADDR_CIRC_BUFF_BASE_ADDR_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1243;"	d
MSVDX_VEC_CR_VEC_CIRC_BUFF_BASE_ADDR_CIRC_BUFF_BASE_ADDR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1246;"	d
MSVDX_VEC_CR_VEC_CIRC_BUFF_BASE_ADDR_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1237;"	d
MSVDX_VEC_CR_VEC_COMMAND_SIGNATURE_COMMAND_SIGNATURE_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1071;"	d
MSVDX_VEC_CR_VEC_COMMAND_SIGNATURE_COMMAND_SIGNATURE_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1070;"	d
MSVDX_VEC_CR_VEC_COMMAND_SIGNATURE_COMMAND_SIGNATURE_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1068;"	d
MSVDX_VEC_CR_VEC_COMMAND_SIGNATURE_COMMAND_SIGNATURE_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1067;"	d
MSVDX_VEC_CR_VEC_COMMAND_SIGNATURE_COMMAND_SIGNATURE_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1069;"	d
MSVDX_VEC_CR_VEC_COMMAND_SIGNATURE_COMMAND_SIGNATURE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1072;"	d
MSVDX_VEC_CR_VEC_COMMAND_SIGNATURE_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1063;"	d
MSVDX_VEC_CR_VEC_CONTROL_2_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2588;"	d
MSVDX_VEC_CR_VEC_CONTROL_2_SR_BURST_SIZE_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2596;"	d
MSVDX_VEC_CR_VEC_CONTROL_2_SR_BURST_SIZE_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2595;"	d
MSVDX_VEC_CR_VEC_CONTROL_2_SR_BURST_SIZE_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2593;"	d
MSVDX_VEC_CR_VEC_CONTROL_2_SR_BURST_SIZE_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2592;"	d
MSVDX_VEC_CR_VEC_CONTROL_2_SR_BURST_SIZE_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2594;"	d
MSVDX_VEC_CR_VEC_CONTROL_2_SR_BURST_SIZE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2597;"	d
MSVDX_VEC_CR_VEC_CONTROL_BITPLANE_FETCH_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	217;"	d
MSVDX_VEC_CR_VEC_CONTROL_BITPLANE_FETCH_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	216;"	d
MSVDX_VEC_CR_VEC_CONTROL_BITPLANE_FETCH_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	214;"	d
MSVDX_VEC_CR_VEC_CONTROL_BITPLANE_FETCH_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	213;"	d
MSVDX_VEC_CR_VEC_CONTROL_BITPLANE_FETCH_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	215;"	d
MSVDX_VEC_CR_VEC_CONTROL_BITPLANE_FETCH_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	218;"	d
MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_BITPLANE_DECODE_COMPLETE_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	235;"	d
MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_BITPLANE_DECODE_COMPLETE_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	234;"	d
MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_BITPLANE_DECODE_COMPLETE_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	232;"	d
MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_BITPLANE_DECODE_COMPLETE_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	231;"	d
MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_BITPLANE_DECODE_COMPLETE_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	233;"	d
MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_BITPLANE_DECODE_COMPLETE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	236;"	d
MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_BITPLANE_DECODE_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	244;"	d
MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_BITPLANE_DECODE_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	243;"	d
MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_BITPLANE_DECODE_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	241;"	d
MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_BITPLANE_DECODE_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	240;"	d
MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_BITPLANE_DECODE_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	242;"	d
MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_BITPLANE_DECODE_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	245;"	d
MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_ENABLE_BE_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	226;"	d
MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_ENABLE_BE_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	225;"	d
MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_ENABLE_BE_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	223;"	d
MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_ENABLE_BE_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	222;"	d
MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_ENABLE_BE_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	224;"	d
MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_ENABLE_BE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	227;"	d
MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_ENABLE_FE_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	253;"	d
MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_ENABLE_FE_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	252;"	d
MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_ENABLE_FE_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	250;"	d
MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_ENABLE_FE_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	249;"	d
MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_ENABLE_FE_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	251;"	d
MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_ENABLE_FE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	254;"	d
MSVDX_VEC_CR_VEC_CONTROL_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	209;"	d
MSVDX_VEC_CR_VEC_COPRO_TARGET_COPRO_TARGET_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	320;"	d
MSVDX_VEC_CR_VEC_COPRO_TARGET_COPRO_TARGET_ENUM	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	/^enum MSVDX_VEC_CR_VEC_COPRO_TARGET_COPRO_TARGET_ENUM {$/;"	g
MSVDX_VEC_CR_VEC_COPRO_TARGET_COPRO_TARGET_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	319;"	d
MSVDX_VEC_CR_VEC_COPRO_TARGET_COPRO_TARGET_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	317;"	d
MSVDX_VEC_CR_VEC_COPRO_TARGET_COPRO_TARGET_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	316;"	d
MSVDX_VEC_CR_VEC_COPRO_TARGET_COPRO_TARGET_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	318;"	d
MSVDX_VEC_CR_VEC_COPRO_TARGET_COPRO_TARGET_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	321;"	d
MSVDX_VEC_CR_VEC_COPRO_TARGET_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	312;"	d
MSVDX_VEC_CR_VEC_DIRECT_MODE_CONTROL_DIRECT_MODE_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1049;"	d
MSVDX_VEC_CR_VEC_DIRECT_MODE_CONTROL_DIRECT_MODE_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1048;"	d
MSVDX_VEC_CR_VEC_DIRECT_MODE_CONTROL_DIRECT_MODE_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1046;"	d
MSVDX_VEC_CR_VEC_DIRECT_MODE_CONTROL_DIRECT_MODE_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1045;"	d
MSVDX_VEC_CR_VEC_DIRECT_MODE_CONTROL_DIRECT_MODE_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1047;"	d
MSVDX_VEC_CR_VEC_DIRECT_MODE_CONTROL_DIRECT_MODE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1050;"	d
MSVDX_VEC_CR_VEC_DIRECT_MODE_CONTROL_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1041;"	d
MSVDX_VEC_CR_VEC_DIRECT_MODE_DATA0_DIRECT_DATA0_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1060;"	d
MSVDX_VEC_CR_VEC_DIRECT_MODE_DATA0_DIRECT_DATA0_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1059;"	d
MSVDX_VEC_CR_VEC_DIRECT_MODE_DATA0_DIRECT_DATA0_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1057;"	d
MSVDX_VEC_CR_VEC_DIRECT_MODE_DATA0_DIRECT_DATA0_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1056;"	d
MSVDX_VEC_CR_VEC_DIRECT_MODE_DATA0_DIRECT_DATA0_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1058;"	d
MSVDX_VEC_CR_VEC_DIRECT_MODE_DATA0_DIRECT_DATA0_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1061;"	d
MSVDX_VEC_CR_VEC_DIRECT_MODE_DATA0_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1052;"	d
MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_EXTENDED_MODE_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	397;"	d
MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_EXTENDED_MODE_ENUM	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	/^enum MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_EXTENDED_MODE_ENUM {$/;"	g
MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_EXTENDED_MODE_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	396;"	d
MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_EXTENDED_MODE_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	394;"	d
MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_EXTENDED_MODE_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	393;"	d
MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_EXTENDED_MODE_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	395;"	d
MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_EXTENDED_MODE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	398;"	d
MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_MODE_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	422;"	d
MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_MODE_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	421;"	d
MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_MODE_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	419;"	d
MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_MODE_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	418;"	d
MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_MODE_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	420;"	d
MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_MODE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	423;"	d
MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_PROFILE_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	412;"	d
MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_PROFILE_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	411;"	d
MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_PROFILE_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	409;"	d
MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_PROFILE_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	408;"	d
MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_PROFILE_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	410;"	d
MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_PROFILE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	413;"	d
MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	389;"	d
MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_CR_SKIP_MACROBLOCK_ADDRESS_INC_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	336;"	d
MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_CR_SKIP_MACROBLOCK_ADDRESS_INC_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	335;"	d
MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_CR_SKIP_MACROBLOCK_ADDRESS_INC_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	333;"	d
MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_CR_SKIP_MACROBLOCK_ADDRESS_INC_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	332;"	d
MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_CR_SKIP_MACROBLOCK_ADDRESS_INC_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	334;"	d
MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_CR_SKIP_MACROBLOCK_ADDRESS_INC_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	337;"	d
MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_BITPLANE_INTERRUPT_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	345;"	d
MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_BITPLANE_INTERRUPT_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	344;"	d
MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_BITPLANE_INTERRUPT_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	342;"	d
MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_BITPLANE_INTERRUPT_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	341;"	d
MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_BITPLANE_INTERRUPT_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	343;"	d
MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_BITPLANE_INTERRUPT_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	346;"	d
MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_EXTENDED_MODE_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	363;"	d
MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_EXTENDED_MODE_ENUM	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	/^enum MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_EXTENDED_MODE_ENUM {$/;"	g
MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_EXTENDED_MODE_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	362;"	d
MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_EXTENDED_MODE_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	360;"	d
MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_EXTENDED_MODE_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	359;"	d
MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_EXTENDED_MODE_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	361;"	d
MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_EXTENDED_MODE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	364;"	d
MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_MODE_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	386;"	d
MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_MODE_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	385;"	d
MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_MODE_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	383;"	d
MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_MODE_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	382;"	d
MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_MODE_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	384;"	d
MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_MODE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	387;"	d
MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_PROFILE_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	377;"	d
MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_PROFILE_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	376;"	d
MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_PROFILE_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	374;"	d
MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_PROFILE_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	373;"	d
MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_PROFILE_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	375;"	d
MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_PROFILE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	378;"	d
MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	328;"	d
MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_VLRIF_DMAC_BURST_LENGTH_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	354;"	d
MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_VLRIF_DMAC_BURST_LENGTH_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	353;"	d
MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_VLRIF_DMAC_BURST_LENGTH_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	351;"	d
MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_VLRIF_DMAC_BURST_LENGTH_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	350;"	d
MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_VLRIF_DMAC_BURST_LENGTH_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	352;"	d
MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_VLRIF_DMAC_BURST_LENGTH_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	355;"	d
MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_FE_ENTDEC_LATEST_MB_ADDR_X_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	989;"	d
MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_FE_ENTDEC_LATEST_MB_ADDR_X_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	988;"	d
MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_FE_ENTDEC_LATEST_MB_ADDR_X_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	986;"	d
MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_FE_ENTDEC_LATEST_MB_ADDR_X_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	985;"	d
MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_FE_ENTDEC_LATEST_MB_ADDR_X_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	987;"	d
MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_FE_ENTDEC_LATEST_MB_ADDR_X_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	990;"	d
MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_FE_ENTDEC_LATEST_MB_ADDR_Y_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	980;"	d
MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_FE_ENTDEC_LATEST_MB_ADDR_Y_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	979;"	d
MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_FE_ENTDEC_LATEST_MB_ADDR_Y_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	977;"	d
MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_FE_ENTDEC_LATEST_MB_ADDR_Y_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	976;"	d
MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_FE_ENTDEC_LATEST_MB_ADDR_Y_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	978;"	d
MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_FE_ENTDEC_LATEST_MB_ADDR_Y_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	981;"	d
MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_FE_ENTDEC_STATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	998;"	d
MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_FE_ENTDEC_STATUS_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	997;"	d
MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_FE_ENTDEC_STATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	995;"	d
MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_FE_ENTDEC_STATUS_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	994;"	d
MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_FE_ENTDEC_STATUS_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	996;"	d
MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_FE_ENTDEC_STATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	999;"	d
MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	972;"	d
MSVDX_VEC_CR_VEC_ENTDEC_INFROMATION_2_BE_ENTDEC_LATEST_MB_ADDR_X_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2768;"	d
MSVDX_VEC_CR_VEC_ENTDEC_INFROMATION_2_BE_ENTDEC_LATEST_MB_ADDR_X_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2767;"	d
MSVDX_VEC_CR_VEC_ENTDEC_INFROMATION_2_BE_ENTDEC_LATEST_MB_ADDR_X_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2765;"	d
MSVDX_VEC_CR_VEC_ENTDEC_INFROMATION_2_BE_ENTDEC_LATEST_MB_ADDR_X_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2764;"	d
MSVDX_VEC_CR_VEC_ENTDEC_INFROMATION_2_BE_ENTDEC_LATEST_MB_ADDR_X_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2766;"	d
MSVDX_VEC_CR_VEC_ENTDEC_INFROMATION_2_BE_ENTDEC_LATEST_MB_ADDR_X_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2769;"	d
MSVDX_VEC_CR_VEC_ENTDEC_INFROMATION_2_BE_ENTDEC_LATEST_MB_ADDR_Y_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2759;"	d
MSVDX_VEC_CR_VEC_ENTDEC_INFROMATION_2_BE_ENTDEC_LATEST_MB_ADDR_Y_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2758;"	d
MSVDX_VEC_CR_VEC_ENTDEC_INFROMATION_2_BE_ENTDEC_LATEST_MB_ADDR_Y_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2756;"	d
MSVDX_VEC_CR_VEC_ENTDEC_INFROMATION_2_BE_ENTDEC_LATEST_MB_ADDR_Y_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2755;"	d
MSVDX_VEC_CR_VEC_ENTDEC_INFROMATION_2_BE_ENTDEC_LATEST_MB_ADDR_Y_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2757;"	d
MSVDX_VEC_CR_VEC_ENTDEC_INFROMATION_2_BE_ENTDEC_LATEST_MB_ADDR_Y_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2760;"	d
MSVDX_VEC_CR_VEC_ENTDEC_INFROMATION_2_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2751;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_AC_PRED_FLAG_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1158;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_AC_PRED_FLAG_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1157;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_AC_PRED_FLAG_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1155;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_AC_PRED_FLAG_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1154;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_AC_PRED_FLAG_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1156;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_AC_PRED_FLAG_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1159;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_EMPTY_MB_ABOVELEFT_FLAG_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1149;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_EMPTY_MB_ABOVELEFT_FLAG_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1148;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_EMPTY_MB_ABOVELEFT_FLAG_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1146;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_EMPTY_MB_ABOVELEFT_FLAG_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1145;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_EMPTY_MB_ABOVELEFT_FLAG_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1147;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_EMPTY_MB_ABOVELEFT_FLAG_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1150;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_EMPTY_MB_ABOVE_FLAG_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1113;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_EMPTY_MB_ABOVE_FLAG_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1112;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_EMPTY_MB_ABOVE_FLAG_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1110;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_EMPTY_MB_ABOVE_FLAG_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1109;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_EMPTY_MB_ABOVE_FLAG_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1111;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_EMPTY_MB_ABOVE_FLAG_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1114;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_EMPTY_MB_LEFT_FLAG_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1122;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_EMPTY_MB_LEFT_FLAG_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1121;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_EMPTY_MB_LEFT_FLAG_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1119;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_EMPTY_MB_LEFT_FLAG_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1118;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_EMPTY_MB_LEFT_FLAG_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1120;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_EMPTY_MB_LEFT_FLAG_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1123;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_LOSSLESS_DPCM_MODE_0_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1140;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_LOSSLESS_DPCM_MODE_0_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1139;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_LOSSLESS_DPCM_MODE_0_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1137;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_LOSSLESS_DPCM_MODE_0_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1136;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_LOSSLESS_DPCM_MODE_0_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1138;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_LOSSLESS_DPCM_MODE_0_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1141;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_LOSSLESS_DPCM_MODE_1_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1131;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_LOSSLESS_DPCM_MODE_1_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1130;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_LOSSLESS_DPCM_MODE_1_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1128;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_LOSSLESS_DPCM_MODE_1_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1127;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_LOSSLESS_DPCM_MODE_1_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1129;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_LOSSLESS_DPCM_MODE_1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1132;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_QPCB_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1176;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_QPCB_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1175;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_QPCB_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1173;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_QPCB_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1172;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_QPCB_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1174;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_QPCB_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1177;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_QPCR_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1167;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_QPCR_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1166;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_QPCR_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1164;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_QPCR_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1163;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_QPCR_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1165;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_QPCR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1168;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_QUANTISER_SCALE_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1185;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_QUANTISER_SCALE_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1184;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_QUANTISER_SCALE_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1182;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_QUANTISER_SCALE_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1181;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_QUANTISER_SCALE_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1183;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_QUANTISER_SCALE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1186;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1105;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS1_IQ_VR_ABOVELEFTMB_BASEADDR_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1196;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS1_IQ_VR_ABOVELEFTMB_BASEADDR_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1195;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS1_IQ_VR_ABOVELEFTMB_BASEADDR_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1193;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS1_IQ_VR_ABOVELEFTMB_BASEADDR_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1192;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS1_IQ_VR_ABOVELEFTMB_BASEADDR_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1194;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS1_IQ_VR_ABOVELEFTMB_BASEADDR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1197;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS1_IQ_VR_ABOVEMB_BASEADDR_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1214;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS1_IQ_VR_ABOVEMB_BASEADDR_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1213;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS1_IQ_VR_ABOVEMB_BASEADDR_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1211;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS1_IQ_VR_ABOVEMB_BASEADDR_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1210;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS1_IQ_VR_ABOVEMB_BASEADDR_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1212;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS1_IQ_VR_ABOVEMB_BASEADDR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1215;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS1_IQ_VR_CURRMB_BASEADDR_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1205;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS1_IQ_VR_CURRMB_BASEADDR_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1204;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS1_IQ_VR_CURRMB_BASEADDR_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1202;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS1_IQ_VR_CURRMB_BASEADDR_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1201;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS1_IQ_VR_CURRMB_BASEADDR_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1203;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS1_IQ_VR_CURRMB_BASEADDR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1206;"	d
MSVDX_VEC_CR_VEC_IQ_MBPARAMS1_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1188;"	d
MSVDX_VEC_CR_VEC_ISCAN_MBPARAMS0_IS_AC_PRED_FLAG_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1102;"	d
MSVDX_VEC_CR_VEC_ISCAN_MBPARAMS0_IS_AC_PRED_FLAG_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1101;"	d
MSVDX_VEC_CR_VEC_ISCAN_MBPARAMS0_IS_AC_PRED_FLAG_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1099;"	d
MSVDX_VEC_CR_VEC_ISCAN_MBPARAMS0_IS_AC_PRED_FLAG_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1098;"	d
MSVDX_VEC_CR_VEC_ISCAN_MBPARAMS0_IS_AC_PRED_FLAG_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1100;"	d
MSVDX_VEC_CR_VEC_ISCAN_MBPARAMS0_IS_AC_PRED_FLAG_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1103;"	d
MSVDX_VEC_CR_VEC_ISCAN_MBPARAMS0_IS_H264_MB_FIELD_DECODING_FLAG_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1093;"	d
MSVDX_VEC_CR_VEC_ISCAN_MBPARAMS0_IS_H264_MB_FIELD_DECODING_FLAG_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1092;"	d
MSVDX_VEC_CR_VEC_ISCAN_MBPARAMS0_IS_H264_MB_FIELD_DECODING_FLAG_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1090;"	d
MSVDX_VEC_CR_VEC_ISCAN_MBPARAMS0_IS_H264_MB_FIELD_DECODING_FLAG_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1089;"	d
MSVDX_VEC_CR_VEC_ISCAN_MBPARAMS0_IS_H264_MB_FIELD_DECODING_FLAG_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1091;"	d
MSVDX_VEC_CR_VEC_ISCAN_MBPARAMS0_IS_H264_MB_FIELD_DECODING_FLAG_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1094;"	d
MSVDX_VEC_CR_VEC_ISCAN_MBPARAMS0_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1085;"	d
MSVDX_VEC_CR_VEC_IXFORM_SIGNATURE_IXFORM_SIGNATURE_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1082;"	d
MSVDX_VEC_CR_VEC_IXFORM_SIGNATURE_IXFORM_SIGNATURE_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1081;"	d
MSVDX_VEC_CR_VEC_IXFORM_SIGNATURE_IXFORM_SIGNATURE_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1079;"	d
MSVDX_VEC_CR_VEC_IXFORM_SIGNATURE_IXFORM_SIGNATURE_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1078;"	d
MSVDX_VEC_CR_VEC_IXFORM_SIGNATURE_IXFORM_SIGNATURE_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1080;"	d
MSVDX_VEC_CR_VEC_IXFORM_SIGNATURE_IXFORM_SIGNATURE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1083;"	d
MSVDX_VEC_CR_VEC_IXFORM_SIGNATURE_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1074;"	d
MSVDX_VEC_CR_VEC_MPEG4_PATTERN_NO_ENTRIES	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	58;"	d
MSVDX_VEC_CR_VEC_MPEG4_PATTERN_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	56;"	d
MSVDX_VEC_CR_VEC_MPEG4_PATTERN_SR_MPEG4_PATTERN_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	66;"	d
MSVDX_VEC_CR_VEC_MPEG4_PATTERN_SR_MPEG4_PATTERN_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	65;"	d
MSVDX_VEC_CR_VEC_MPEG4_PATTERN_SR_MPEG4_PATTERN_LENGTH_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	75;"	d
MSVDX_VEC_CR_VEC_MPEG4_PATTERN_SR_MPEG4_PATTERN_LENGTH_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	74;"	d
MSVDX_VEC_CR_VEC_MPEG4_PATTERN_SR_MPEG4_PATTERN_LENGTH_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	72;"	d
MSVDX_VEC_CR_VEC_MPEG4_PATTERN_SR_MPEG4_PATTERN_LENGTH_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	71;"	d
MSVDX_VEC_CR_VEC_MPEG4_PATTERN_SR_MPEG4_PATTERN_LENGTH_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	73;"	d
MSVDX_VEC_CR_VEC_MPEG4_PATTERN_SR_MPEG4_PATTERN_LENGTH_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	76;"	d
MSVDX_VEC_CR_VEC_MPEG4_PATTERN_SR_MPEG4_PATTERN_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	63;"	d
MSVDX_VEC_CR_VEC_MPEG4_PATTERN_SR_MPEG4_PATTERN_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	62;"	d
MSVDX_VEC_CR_VEC_MPEG4_PATTERN_SR_MPEG4_PATTERN_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	64;"	d
MSVDX_VEC_CR_VEC_MPEG4_PATTERN_SR_MPEG4_PATTERN_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	67;"	d
MSVDX_VEC_CR_VEC_MPEG4_PATTERN_STRIDE	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	57;"	d
MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_FENCE_AT_END_OF_ROW_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	300;"	d
MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_FENCE_AT_END_OF_ROW_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	299;"	d
MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_FENCE_AT_END_OF_ROW_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	297;"	d
MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_FENCE_AT_END_OF_ROW_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	296;"	d
MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_FENCE_AT_END_OF_ROW_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	298;"	d
MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_FENCE_AT_END_OF_ROW_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	301;"	d
MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_MBLK_ROW_OFFSET_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	264;"	d
MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_MBLK_ROW_OFFSET_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	263;"	d
MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_MBLK_ROW_OFFSET_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	261;"	d
MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_MBLK_ROW_OFFSET_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	260;"	d
MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_MBLK_ROW_OFFSET_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	262;"	d
MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_MBLK_ROW_OFFSET_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	265;"	d
MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	256;"	d
MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_PICTURE_NUMBER_CURR_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	273;"	d
MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_PICTURE_NUMBER_CURR_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	272;"	d
MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_PICTURE_NUMBER_CURR_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	270;"	d
MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_PICTURE_NUMBER_CURR_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	269;"	d
MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_PICTURE_NUMBER_CURR_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	271;"	d
MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_PICTURE_NUMBER_CURR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	274;"	d
MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_PICTURE_NUMBER_SYNC_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	282;"	d
MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_PICTURE_NUMBER_SYNC_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	281;"	d
MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_PICTURE_NUMBER_SYNC_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	279;"	d
MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_PICTURE_NUMBER_SYNC_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	278;"	d
MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_PICTURE_NUMBER_SYNC_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	280;"	d
MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_PICTURE_NUMBER_SYNC_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	283;"	d
MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_STALL_ON_ROW_COUNT_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	309;"	d
MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_STALL_ON_ROW_COUNT_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	308;"	d
MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_STALL_ON_ROW_COUNT_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	306;"	d
MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_STALL_ON_ROW_COUNT_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	305;"	d
MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_STALL_ON_ROW_COUNT_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	307;"	d
MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_STALL_ON_ROW_COUNT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	310;"	d
MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_SYNC_CORE_ORDINAL_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	291;"	d
MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_SYNC_CORE_ORDINAL_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	290;"	d
MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_SYNC_CORE_ORDINAL_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	288;"	d
MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_SYNC_CORE_ORDINAL_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	287;"	d
MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_SYNC_CORE_ORDINAL_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	289;"	d
MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_SYNC_CORE_ORDINAL_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	292;"	d
MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR0_2_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2652;"	d
MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR0_2_RENDEC_BASE_ADDR0_2_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2660;"	d
MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR0_2_RENDEC_BASE_ADDR0_2_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2659;"	d
MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR0_2_RENDEC_BASE_ADDR0_2_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2657;"	d
MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR0_2_RENDEC_BASE_ADDR0_2_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2656;"	d
MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR0_2_RENDEC_BASE_ADDR0_2_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2658;"	d
MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR0_2_RENDEC_BASE_ADDR0_2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2661;"	d
MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR0_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	728;"	d
MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR0_RENDEC_BASE_ADDR0_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	736;"	d
MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR0_RENDEC_BASE_ADDR0_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	735;"	d
MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR0_RENDEC_BASE_ADDR0_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	733;"	d
MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR0_RENDEC_BASE_ADDR0_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	732;"	d
MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR0_RENDEC_BASE_ADDR0_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	734;"	d
MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR0_RENDEC_BASE_ADDR0_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	737;"	d
MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR1_2_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2663;"	d
MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR1_2_RENDEC_BASE_ADDR1_2_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2671;"	d
MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR1_2_RENDEC_BASE_ADDR1_2_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2670;"	d
MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR1_2_RENDEC_BASE_ADDR1_2_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2668;"	d
MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR1_2_RENDEC_BASE_ADDR1_2_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2667;"	d
MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR1_2_RENDEC_BASE_ADDR1_2_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2669;"	d
MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR1_2_RENDEC_BASE_ADDR1_2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2672;"	d
MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR1_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	739;"	d
MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR1_RENDEC_BASE_ADDR1_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	747;"	d
MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR1_RENDEC_BASE_ADDR1_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	746;"	d
MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR1_RENDEC_BASE_ADDR1_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	744;"	d
MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR1_RENDEC_BASE_ADDR1_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	743;"	d
MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR1_RENDEC_BASE_ADDR1_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	745;"	d
MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR1_RENDEC_BASE_ADDR1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	748;"	d
MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_2_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2632;"	d
MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_2_RENDEC_BUFFER_SIZE0_2_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2649;"	d
MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_2_RENDEC_BUFFER_SIZE0_2_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2648;"	d
MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_2_RENDEC_BUFFER_SIZE0_2_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2646;"	d
MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_2_RENDEC_BUFFER_SIZE0_2_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2645;"	d
MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_2_RENDEC_BUFFER_SIZE0_2_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2647;"	d
MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_2_RENDEC_BUFFER_SIZE0_2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2650;"	d
MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_2_RENDEC_BUFFER_SIZE1_2_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2640;"	d
MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_2_RENDEC_BUFFER_SIZE1_2_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2639;"	d
MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_2_RENDEC_BUFFER_SIZE1_2_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2637;"	d
MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_2_RENDEC_BUFFER_SIZE1_2_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2636;"	d
MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_2_RENDEC_BUFFER_SIZE1_2_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2638;"	d
MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_2_RENDEC_BUFFER_SIZE1_2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2641;"	d
MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	708;"	d
MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_RENDEC_BUFFER_SIZE0_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	725;"	d
MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_RENDEC_BUFFER_SIZE0_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	724;"	d
MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_RENDEC_BUFFER_SIZE0_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	722;"	d
MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_RENDEC_BUFFER_SIZE0_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	721;"	d
MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_RENDEC_BUFFER_SIZE0_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	723;"	d
MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_RENDEC_BUFFER_SIZE0_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	726;"	d
MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_RENDEC_BUFFER_SIZE1_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	716;"	d
MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_RENDEC_BUFFER_SIZE1_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	715;"	d
MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_RENDEC_BUFFER_SIZE1_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	713;"	d
MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_RENDEC_BUFFER_SIZE1_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	712;"	d
MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_RENDEC_BUFFER_SIZE1_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	714;"	d
MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_RENDEC_BUFFER_SIZE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	717;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT0_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2359;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT0_RENDEC_CONTEXT0_0_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2385;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT0_RENDEC_CONTEXT0_0_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2384;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT0_RENDEC_CONTEXT0_0_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2382;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT0_RENDEC_CONTEXT0_0_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2381;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT0_RENDEC_CONTEXT0_0_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2383;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT0_RENDEC_CONTEXT0_0_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2386;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT0_RENDEC_CONTEXT0_1_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2376;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT0_RENDEC_CONTEXT0_1_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2375;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT0_RENDEC_CONTEXT0_1_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2373;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT0_RENDEC_CONTEXT0_1_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2372;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT0_RENDEC_CONTEXT0_1_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2374;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT0_RENDEC_CONTEXT0_1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2377;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT0_RENDEC_CONTEXT0_2_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2367;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT0_RENDEC_CONTEXT0_2_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2366;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT0_RENDEC_CONTEXT0_2_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2364;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT0_RENDEC_CONTEXT0_2_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2363;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT0_RENDEC_CONTEXT0_2_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2365;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT0_RENDEC_CONTEXT0_2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2368;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT1_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2388;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT1_RENDEC_CONTEXT1_0_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2414;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT1_RENDEC_CONTEXT1_0_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2413;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT1_RENDEC_CONTEXT1_0_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2411;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT1_RENDEC_CONTEXT1_0_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2410;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT1_RENDEC_CONTEXT1_0_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2412;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT1_RENDEC_CONTEXT1_0_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2415;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT1_RENDEC_CONTEXT1_1_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2405;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT1_RENDEC_CONTEXT1_1_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2404;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT1_RENDEC_CONTEXT1_1_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2402;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT1_RENDEC_CONTEXT1_1_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2401;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT1_RENDEC_CONTEXT1_1_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2403;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT1_RENDEC_CONTEXT1_1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2406;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT1_RENDEC_CONTEXT1_2_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2396;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT1_RENDEC_CONTEXT1_2_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2395;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT1_RENDEC_CONTEXT1_2_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2393;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT1_RENDEC_CONTEXT1_2_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2392;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT1_RENDEC_CONTEXT1_2_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2394;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT1_RENDEC_CONTEXT1_2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2397;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT2_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2417;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT2_RENDEC_CONTEXT2_0_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2443;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT2_RENDEC_CONTEXT2_0_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2442;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT2_RENDEC_CONTEXT2_0_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2440;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT2_RENDEC_CONTEXT2_0_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2439;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT2_RENDEC_CONTEXT2_0_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2441;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT2_RENDEC_CONTEXT2_0_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2444;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT2_RENDEC_CONTEXT2_1_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2434;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT2_RENDEC_CONTEXT2_1_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2433;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT2_RENDEC_CONTEXT2_1_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2431;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT2_RENDEC_CONTEXT2_1_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2430;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT2_RENDEC_CONTEXT2_1_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2432;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT2_RENDEC_CONTEXT2_1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2435;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT2_RENDEC_CONTEXT2_2_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2425;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT2_RENDEC_CONTEXT2_2_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2424;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT2_RENDEC_CONTEXT2_2_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2422;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT2_RENDEC_CONTEXT2_2_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2421;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT2_RENDEC_CONTEXT2_2_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2423;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT2_RENDEC_CONTEXT2_2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2426;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT3_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2446;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT3_RENDEC_CONTEXT3_0_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2472;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT3_RENDEC_CONTEXT3_0_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2471;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT3_RENDEC_CONTEXT3_0_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2469;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT3_RENDEC_CONTEXT3_0_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2468;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT3_RENDEC_CONTEXT3_0_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2470;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT3_RENDEC_CONTEXT3_0_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2473;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT3_RENDEC_CONTEXT3_1_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2463;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT3_RENDEC_CONTEXT3_1_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2462;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT3_RENDEC_CONTEXT3_1_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2460;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT3_RENDEC_CONTEXT3_1_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2459;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT3_RENDEC_CONTEXT3_1_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2461;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT3_RENDEC_CONTEXT3_1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2464;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT3_RENDEC_CONTEXT3_2_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2454;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT3_RENDEC_CONTEXT3_2_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2453;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT3_RENDEC_CONTEXT3_2_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2451;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT3_RENDEC_CONTEXT3_2_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2450;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT3_RENDEC_CONTEXT3_2_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2452;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT3_RENDEC_CONTEXT3_2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2455;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT4_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2475;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT4_RENDEC_CONTEXT4_0_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2501;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT4_RENDEC_CONTEXT4_0_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2500;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT4_RENDEC_CONTEXT4_0_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2498;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT4_RENDEC_CONTEXT4_0_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2497;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT4_RENDEC_CONTEXT4_0_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2499;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT4_RENDEC_CONTEXT4_0_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2502;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT4_RENDEC_CONTEXT4_1_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2492;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT4_RENDEC_CONTEXT4_1_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2491;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT4_RENDEC_CONTEXT4_1_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2489;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT4_RENDEC_CONTEXT4_1_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2488;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT4_RENDEC_CONTEXT4_1_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2490;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT4_RENDEC_CONTEXT4_1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2493;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT4_RENDEC_CONTEXT4_2_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2483;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT4_RENDEC_CONTEXT4_2_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2482;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT4_RENDEC_CONTEXT4_2_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2480;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT4_RENDEC_CONTEXT4_2_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2479;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT4_RENDEC_CONTEXT4_2_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2481;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT4_RENDEC_CONTEXT4_2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2484;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT5_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2504;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT5_RENDEC_CONTEXT5_0_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2530;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT5_RENDEC_CONTEXT5_0_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2529;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT5_RENDEC_CONTEXT5_0_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2527;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT5_RENDEC_CONTEXT5_0_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2526;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT5_RENDEC_CONTEXT5_0_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2528;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT5_RENDEC_CONTEXT5_0_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2531;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT5_RENDEC_CONTEXT5_1_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2521;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT5_RENDEC_CONTEXT5_1_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2520;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT5_RENDEC_CONTEXT5_1_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2518;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT5_RENDEC_CONTEXT5_1_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2517;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT5_RENDEC_CONTEXT5_1_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2519;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT5_RENDEC_CONTEXT5_1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2522;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT5_RENDEC_CONTEXT5_2_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2512;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT5_RENDEC_CONTEXT5_2_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2511;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT5_RENDEC_CONTEXT5_2_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2509;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT5_RENDEC_CONTEXT5_2_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2508;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT5_RENDEC_CONTEXT5_2_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2510;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTEXT5_RENDEC_CONTEXT5_2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2513;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	559;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_DEC_INITIALISE_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	567;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_DEC_INITIALISE_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	566;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_DEC_INITIALISE_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	564;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_DEC_INITIALISE_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	563;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_DEC_INITIALISE_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	565;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_DEC_INITIALISE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	568;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_ENC_ERROR_RECOVERY_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	585;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_ENC_ERROR_RECOVERY_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	584;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_ENC_ERROR_RECOVERY_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	582;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_ENC_ERROR_RECOVERY_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	581;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_ENC_ERROR_RECOVERY_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	583;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_ENC_ERROR_RECOVERY_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	586;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_ENC_INITIALISE_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	576;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_ENC_INITIALISE_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	575;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_ENC_INITIALISE_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	573;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_ENC_INITIALISE_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	572;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_ENC_INITIALISE_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	574;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_ENC_INITIALISE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	577;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_FLUSH_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	612;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_FLUSH_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	611;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_FLUSH_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	609;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_FLUSH_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	608;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_FLUSH_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	610;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_FLUSH_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	613;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_INITIALISE_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	621;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_INITIALISE_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	620;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_INITIALISE_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	618;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_INITIALISE_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	617;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_INITIALISE_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	619;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_INITIALISE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	622;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_MTX_BLOCK_SEARCH_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	594;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_MTX_BLOCK_SEARCH_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	593;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_MTX_BLOCK_SEARCH_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	591;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_MTX_BLOCK_SEARCH_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	590;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_MTX_BLOCK_SEARCH_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	592;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_MTX_BLOCK_SEARCH_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	595;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_SLICE_SKIP_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	603;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_SLICE_SKIP_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	602;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_SLICE_SKIP_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	600;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_SLICE_SKIP_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	599;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_SLICE_SKIP_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	601;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_SLICE_SKIP_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	604;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	624;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_BE_STREAM_SELECT_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	632;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_BE_STREAM_SELECT_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	631;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_BE_STREAM_SELECT_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	629;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_BE_STREAM_SELECT_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	628;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_BE_STREAM_SELECT_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	630;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_BE_STREAM_SELECT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	633;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_BURST_SIZE_R_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	695;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_BURST_SIZE_R_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	694;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_BURST_SIZE_R_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	692;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_BURST_SIZE_R_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	691;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_BURST_SIZE_R_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	693;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_BURST_SIZE_R_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	696;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_BURST_SIZE_W_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	686;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_BURST_SIZE_W_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	685;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_BURST_SIZE_W_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	683;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_BURST_SIZE_W_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	682;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_BURST_SIZE_W_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	684;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_BURST_SIZE_W_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	687;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_DECODE_START_SIZE_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	705;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_DECODE_START_SIZE_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	704;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_DECODE_START_SIZE_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	702;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_DECODE_START_SIZE_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	701;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_DECODE_START_SIZE_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	703;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_DECODE_START_SIZE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	706;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_DEC_DISABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	650;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_DEC_DISABLE_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	649;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_DEC_DISABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	647;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_DEC_DISABLE_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	646;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_DEC_DISABLE_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	648;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_DEC_DISABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	651;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_DEC_SLICE_MODE_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	659;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_DEC_SLICE_MODE_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	658;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_DEC_SLICE_MODE_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	656;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_DEC_SLICE_MODE_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	655;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_DEC_SLICE_MODE_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	657;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_DEC_SLICE_MODE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	660;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_EXTERNAL_MEMORY_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	677;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_EXTERNAL_MEMORY_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	676;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_EXTERNAL_MEMORY_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	674;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_EXTERNAL_MEMORY_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	673;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_EXTERNAL_MEMORY_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	675;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_EXTERNAL_MEMORY_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	678;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_FE_STREAM_SELECT_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	641;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_FE_STREAM_SELECT_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	640;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_FE_STREAM_SELECT_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	638;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_FE_STREAM_SELECT_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	637;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_FE_STREAM_SELECT_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	639;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_FE_STREAM_SELECT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	642;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_STREAM_END_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	668;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_STREAM_END_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	667;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_STREAM_END_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	665;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_STREAM_END_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	664;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_STREAM_END_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	666;"	d
MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_STREAM_END_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	669;"	d
MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE0_2_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2718;"	d
MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE0_2_RENDEC_DATA_SIZE0_2_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2726;"	d
MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE0_2_RENDEC_DATA_SIZE0_2_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2725;"	d
MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE0_2_RENDEC_DATA_SIZE0_2_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2723;"	d
MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE0_2_RENDEC_DATA_SIZE0_2_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2722;"	d
MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE0_2_RENDEC_DATA_SIZE0_2_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2724;"	d
MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE0_2_RENDEC_DATA_SIZE0_2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2727;"	d
MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE0_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	794;"	d
MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE0_RENDEC_DATA_SIZE0_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	802;"	d
MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE0_RENDEC_DATA_SIZE0_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	801;"	d
MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE0_RENDEC_DATA_SIZE0_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	799;"	d
MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE0_RENDEC_DATA_SIZE0_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	798;"	d
MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE0_RENDEC_DATA_SIZE0_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	800;"	d
MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE0_RENDEC_DATA_SIZE0_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	803;"	d
MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE1_2_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2729;"	d
MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE1_2_RENDEC_DATA_SIZE1_2_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2737;"	d
MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE1_2_RENDEC_DATA_SIZE1_2_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2736;"	d
MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE1_2_RENDEC_DATA_SIZE1_2_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2734;"	d
MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE1_2_RENDEC_DATA_SIZE1_2_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2733;"	d
MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE1_2_RENDEC_DATA_SIZE1_2_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2735;"	d
MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE1_2_RENDEC_DATA_SIZE1_2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2738;"	d
MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE1_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	805;"	d
MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE1_RENDEC_DATA_SIZE1_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	813;"	d
MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE1_RENDEC_DATA_SIZE1_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	812;"	d
MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE1_RENDEC_DATA_SIZE1_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	810;"	d
MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE1_RENDEC_DATA_SIZE1_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	809;"	d
MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE1_RENDEC_DATA_SIZE1_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	811;"	d
MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE1_RENDEC_DATA_SIZE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	814;"	d
MSVDX_VEC_CR_VEC_RENDEC_INPUT_SIGNATURE_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2610;"	d
MSVDX_VEC_CR_VEC_RENDEC_INPUT_SIGNATURE_RENDEC_INPUT_SIGNATURE_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2618;"	d
MSVDX_VEC_CR_VEC_RENDEC_INPUT_SIGNATURE_RENDEC_INPUT_SIGNATURE_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2617;"	d
MSVDX_VEC_CR_VEC_RENDEC_INPUT_SIGNATURE_RENDEC_INPUT_SIGNATURE_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2615;"	d
MSVDX_VEC_CR_VEC_RENDEC_INPUT_SIGNATURE_RENDEC_INPUT_SIGNATURE_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2614;"	d
MSVDX_VEC_CR_VEC_RENDEC_INPUT_SIGNATURE_RENDEC_INPUT_SIGNATURE_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2616;"	d
MSVDX_VEC_CR_VEC_RENDEC_INPUT_SIGNATURE_RENDEC_INPUT_SIGNATURE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2619;"	d
MSVDX_VEC_CR_VEC_RENDEC_OUTPUT_SIGNATURE_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2621;"	d
MSVDX_VEC_CR_VEC_RENDEC_OUTPUT_SIGNATURE_RENDEC_OUTPUT_SIGNATURE_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2629;"	d
MSVDX_VEC_CR_VEC_RENDEC_OUTPUT_SIGNATURE_RENDEC_OUTPUT_SIGNATURE_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2628;"	d
MSVDX_VEC_CR_VEC_RENDEC_OUTPUT_SIGNATURE_RENDEC_OUTPUT_SIGNATURE_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2626;"	d
MSVDX_VEC_CR_VEC_RENDEC_OUTPUT_SIGNATURE_RENDEC_OUTPUT_SIGNATURE_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2625;"	d
MSVDX_VEC_CR_VEC_RENDEC_OUTPUT_SIGNATURE_RENDEC_OUTPUT_SIGNATURE_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2627;"	d
MSVDX_VEC_CR_VEC_RENDEC_OUTPUT_SIGNATURE_RENDEC_OUTPUT_SIGNATURE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2630;"	d
MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR0_2_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2696;"	d
MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR0_2_RENDEC_READ_ADDR0_2_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2704;"	d
MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR0_2_RENDEC_READ_ADDR0_2_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2703;"	d
MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR0_2_RENDEC_READ_ADDR0_2_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2701;"	d
MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR0_2_RENDEC_READ_ADDR0_2_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2700;"	d
MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR0_2_RENDEC_READ_ADDR0_2_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2702;"	d
MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR0_2_RENDEC_READ_ADDR0_2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2705;"	d
MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR0_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	772;"	d
MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR0_RENDEC_READ_ADDR0_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	780;"	d
MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR0_RENDEC_READ_ADDR0_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	779;"	d
MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR0_RENDEC_READ_ADDR0_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	777;"	d
MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR0_RENDEC_READ_ADDR0_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	776;"	d
MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR0_RENDEC_READ_ADDR0_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	778;"	d
MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR0_RENDEC_READ_ADDR0_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	781;"	d
MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR1_2_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2707;"	d
MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR1_2_RENDEC_READ_ADDR1_2_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2715;"	d
MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR1_2_RENDEC_READ_ADDR1_2_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2714;"	d
MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR1_2_RENDEC_READ_ADDR1_2_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2712;"	d
MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR1_2_RENDEC_READ_ADDR1_2_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2711;"	d
MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR1_2_RENDEC_READ_ADDR1_2_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2713;"	d
MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR1_2_RENDEC_READ_ADDR1_2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2716;"	d
MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR1_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	783;"	d
MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR1_RENDEC_READ_ADDR1_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	791;"	d
MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR1_RENDEC_READ_ADDR1_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	790;"	d
MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR1_RENDEC_READ_ADDR1_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	788;"	d
MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR1_RENDEC_READ_ADDR1_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	787;"	d
MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR1_RENDEC_READ_ADDR1_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	789;"	d
MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR1_RENDEC_READ_ADDR1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	792;"	d
MSVDX_VEC_CR_VEC_RENDEC_READ_DATA_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	828;"	d
MSVDX_VEC_CR_VEC_RENDEC_READ_DATA_RENDEC_READ_DATA_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	837;"	d
MSVDX_VEC_CR_VEC_RENDEC_READ_DATA_RENDEC_READ_DATA_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	836;"	d
MSVDX_VEC_CR_VEC_RENDEC_READ_DATA_RENDEC_READ_DATA_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	834;"	d
MSVDX_VEC_CR_VEC_RENDEC_READ_DATA_RENDEC_READ_DATA_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	833;"	d
MSVDX_VEC_CR_VEC_RENDEC_READ_DATA_RENDEC_READ_DATA_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	835;"	d
MSVDX_VEC_CR_VEC_RENDEC_READ_DATA_RENDEC_READ_DATA_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	838;"	d
MSVDX_VEC_CR_VEC_RENDEC_SLICE_COUNT_2_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2740;"	d
MSVDX_VEC_CR_VEC_RENDEC_SLICE_COUNT_2_RENDEC_SLICE_COUNT_2_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2748;"	d
MSVDX_VEC_CR_VEC_RENDEC_SLICE_COUNT_2_RENDEC_SLICE_COUNT_2_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2747;"	d
MSVDX_VEC_CR_VEC_RENDEC_SLICE_COUNT_2_RENDEC_SLICE_COUNT_2_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2745;"	d
MSVDX_VEC_CR_VEC_RENDEC_SLICE_COUNT_2_RENDEC_SLICE_COUNT_2_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2744;"	d
MSVDX_VEC_CR_VEC_RENDEC_SLICE_COUNT_2_RENDEC_SLICE_COUNT_2_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2746;"	d
MSVDX_VEC_CR_VEC_RENDEC_SLICE_COUNT_2_RENDEC_SLICE_COUNT_2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2749;"	d
MSVDX_VEC_CR_VEC_RENDEC_SLICE_COUNT_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	923;"	d
MSVDX_VEC_CR_VEC_RENDEC_SLICE_COUNT_RENDEC_SLICE_COUNT_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	931;"	d
MSVDX_VEC_CR_VEC_RENDEC_SLICE_COUNT_RENDEC_SLICE_COUNT_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	930;"	d
MSVDX_VEC_CR_VEC_RENDEC_SLICE_COUNT_RENDEC_SLICE_COUNT_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	928;"	d
MSVDX_VEC_CR_VEC_RENDEC_SLICE_COUNT_RENDEC_SLICE_COUNT_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	927;"	d
MSVDX_VEC_CR_VEC_RENDEC_SLICE_COUNT_RENDEC_SLICE_COUNT_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	929;"	d
MSVDX_VEC_CR_VEC_RENDEC_SLICE_COUNT_RENDEC_SLICE_COUNT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	932;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	840;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_DECODED_DATA_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	848;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_DECODED_DATA_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	847;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_DECODED_DATA_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	845;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_DECODED_DATA_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	844;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_DECODED_DATA_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	846;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_DECODED_DATA_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	849;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_DFIFO0_STATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	902;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_DFIFO0_STATUS_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	901;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_DFIFO0_STATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	899;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_DFIFO0_STATUS_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	898;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_DFIFO0_STATUS_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	900;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_DFIFO0_STATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	903;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_DFIFO1_STATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	893;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_DFIFO1_STATUS_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	892;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_DFIFO1_STATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	890;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_DFIFO1_STATUS_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	889;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_DFIFO1_STATUS_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	891;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_DFIFO1_STATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	894;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_EFIFO0_STATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	920;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_EFIFO0_STATUS_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	919;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_EFIFO0_STATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	917;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_EFIFO0_STATUS_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	916;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_EFIFO0_STATUS_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	918;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_EFIFO0_STATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	921;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_EFIFO1_STATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	911;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_EFIFO1_STATUS_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	910;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_EFIFO1_STATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	908;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_EFIFO1_STATUS_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	907;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_EFIFO1_STATUS_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	909;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_EFIFO1_STATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	912;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_ENC_BUFF_STATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	857;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_ENC_BUFF_STATUS_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	856;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_ENC_BUFF_STATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	854;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_ENC_BUFF_STATUS_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	853;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_ENC_BUFF_STATUS_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	855;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_ENC_BUFF_STATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	858;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_ENC_CTRL_STATUS_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	866;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_ENC_CTRL_STATUS_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	865;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_ENC_CTRL_STATUS_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	863;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_ENC_CTRL_STATUS_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	862;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_ENC_CTRL_STATUS_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	864;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_ENC_CTRL_STATUS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	867;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_ERROR_FLAG_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	875;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_ERROR_FLAG_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	874;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_ERROR_FLAG_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	872;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_ERROR_FLAG_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	871;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_ERROR_FLAG_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	873;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_ERROR_FLAG_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	876;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_HEADER_FLAG_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	884;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_HEADER_FLAG_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	883;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_HEADER_FLAG_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	881;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_HEADER_FLAG_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	880;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_HEADER_FLAG_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	882;"	d
MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_HEADER_FLAG_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	885;"	d
MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR0_2_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2674;"	d
MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR0_2_RENDEC_WRITE_ADDR0_2_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2682;"	d
MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR0_2_RENDEC_WRITE_ADDR0_2_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2681;"	d
MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR0_2_RENDEC_WRITE_ADDR0_2_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2679;"	d
MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR0_2_RENDEC_WRITE_ADDR0_2_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2678;"	d
MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR0_2_RENDEC_WRITE_ADDR0_2_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2680;"	d
MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR0_2_RENDEC_WRITE_ADDR0_2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2683;"	d
MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR0_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	750;"	d
MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR0_RENDEC_WRITE_ADDR0_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	758;"	d
MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR0_RENDEC_WRITE_ADDR0_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	757;"	d
MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR0_RENDEC_WRITE_ADDR0_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	755;"	d
MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR0_RENDEC_WRITE_ADDR0_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	754;"	d
MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR0_RENDEC_WRITE_ADDR0_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	756;"	d
MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR0_RENDEC_WRITE_ADDR0_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	759;"	d
MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR1_2_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2685;"	d
MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR1_2_RENDEC_WRITE_ADDR1_2_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2693;"	d
MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR1_2_RENDEC_WRITE_ADDR1_2_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2692;"	d
MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR1_2_RENDEC_WRITE_ADDR1_2_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2690;"	d
MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR1_2_RENDEC_WRITE_ADDR1_2_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2689;"	d
MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR1_2_RENDEC_WRITE_ADDR1_2_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2691;"	d
MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR1_2_RENDEC_WRITE_ADDR1_2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2694;"	d
MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR1_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	761;"	d
MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR1_RENDEC_WRITE_ADDR1_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	769;"	d
MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR1_RENDEC_WRITE_ADDR1_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	768;"	d
MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR1_RENDEC_WRITE_ADDR1_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	766;"	d
MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR1_RENDEC_WRITE_ADDR1_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	765;"	d
MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR1_RENDEC_WRITE_ADDR1_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	767;"	d
MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR1_RENDEC_WRITE_ADDR1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	770;"	d
MSVDX_VEC_CR_VEC_RENDEC_WRITE_DATA_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	816;"	d
MSVDX_VEC_CR_VEC_RENDEC_WRITE_DATA_RENDEC_WRITE_DATA_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	825;"	d
MSVDX_VEC_CR_VEC_RENDEC_WRITE_DATA_RENDEC_WRITE_DATA_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	824;"	d
MSVDX_VEC_CR_VEC_RENDEC_WRITE_DATA_RENDEC_WRITE_DATA_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	822;"	d
MSVDX_VEC_CR_VEC_RENDEC_WRITE_DATA_RENDEC_WRITE_DATA_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	821;"	d
MSVDX_VEC_CR_VEC_RENDEC_WRITE_DATA_RENDEC_WRITE_DATA_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	823;"	d
MSVDX_VEC_CR_VEC_RENDEC_WRITE_DATA_RENDEC_WRITE_DATA_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	826;"	d
MSVDX_VEC_CR_VEC_SGM_BITPLANE_BASE_ADDR_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1248;"	d
MSVDX_VEC_CR_VEC_SGM_BITPLANE_BASE_ADDR_SGM_BITPLANE_BASE_ADDR_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1256;"	d
MSVDX_VEC_CR_VEC_SGM_BITPLANE_BASE_ADDR_SGM_BITPLANE_BASE_ADDR_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1255;"	d
MSVDX_VEC_CR_VEC_SGM_BITPLANE_BASE_ADDR_SGM_BITPLANE_BASE_ADDR_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1253;"	d
MSVDX_VEC_CR_VEC_SGM_BITPLANE_BASE_ADDR_SGM_BITPLANE_BASE_ADDR_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1252;"	d
MSVDX_VEC_CR_VEC_SGM_BITPLANE_BASE_ADDR_SGM_BITPLANE_BASE_ADDR_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1254;"	d
MSVDX_VEC_CR_VEC_SGM_BITPLANE_BASE_ADDR_SGM_BITPLANE_BASE_ADDR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1257;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_BYTE_COUNT_NO_ENTRIES	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	93;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_BYTE_COUNT_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	91;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_BYTE_COUNT_SR_BYTE_COUNT_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	101;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_BYTE_COUNT_SR_BYTE_COUNT_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	100;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_BYTE_COUNT_SR_BYTE_COUNT_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	98;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_BYTE_COUNT_SR_BYTE_COUNT_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	97;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_BYTE_COUNT_SR_BYTE_COUNT_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	99;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_BYTE_COUNT_SR_BYTE_COUNT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	102;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_BYTE_COUNT_STRIDE	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	92;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_NO_ENTRIES	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	106;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	104;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_DISABLE_DMA_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	130;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_DISABLE_DMA_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	129;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_DISABLE_DMA_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	127;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_DISABLE_DMA_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	126;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_DISABLE_DMA_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	128;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_DISABLE_DMA_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	131;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_FIFO_BYTE_SWAP_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	139;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_FIFO_BYTE_SWAP_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	138;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_FIFO_BYTE_SWAP_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	136;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_FIFO_BYTE_SWAP_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	135;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_FIFO_BYTE_SWAP_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	137;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_FIFO_BYTE_SWAP_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	140;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_FIFO_MODE_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	148;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_FIFO_MODE_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	147;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_FIFO_MODE_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	145;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_FIFO_MODE_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	144;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_FIFO_MODE_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	146;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_FIFO_MODE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	149;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_MASTER_SELECT_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	114;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_MASTER_SELECT_ENUM	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	/^enum MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_MASTER_SELECT_ENUM {$/;"	g
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_MASTER_SELECT_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	113;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_MASTER_SELECT_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	111;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_MASTER_SELECT_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	110;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_MASTER_SELECT_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	112;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_MASTER_SELECT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	115;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_PREEMPT_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	184;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_PREEMPT_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	183;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_PREEMPT_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	181;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_PREEMPT_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	180;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_PREEMPT_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	182;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_PREEMPT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	185;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_RBDU_EXTRACT_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	166;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_RBDU_EXTRACT_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	165;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_RBDU_EXTRACT_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	163;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_RBDU_EXTRACT_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	162;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_RBDU_EXTRACT_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	164;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_RBDU_EXTRACT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	167;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_RBDU_JPEG_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	157;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_RBDU_JPEG_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	156;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_RBDU_JPEG_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	154;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_RBDU_JPEG_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	153;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_RBDU_JPEG_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	155;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_RBDU_JPEG_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	158;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_READ_MODE_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	175;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_READ_MODE_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	174;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_READ_MODE_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	172;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_READ_MODE_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	171;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_READ_MODE_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	173;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_READ_MODE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	176;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_SW_RESET_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	193;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_SW_RESET_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	192;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_SW_RESET_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	190;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_SW_RESET_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	189;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_SW_RESET_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	191;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_SW_RESET_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	194;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_STRIDE	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	105;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	530;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_ACCESS_MODE_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	556;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_ACCESS_MODE_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	555;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_ACCESS_MODE_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	553;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_ACCESS_MODE_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	552;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_ACCESS_MODE_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	554;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_ACCESS_MODE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	557;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_PRE_FLUSH_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	538;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_PRE_FLUSH_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	537;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_PRE_FLUSH_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	535;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_PRE_FLUSH_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	534;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_PRE_FLUSH_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	536;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_PRE_FLUSH_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	539;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_READ_PEEK_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	547;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_READ_PEEK_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	546;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_READ_PEEK_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	544;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_READ_PEEK_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	543;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_READ_PEEK_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	545;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_READ_PEEK_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	548;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_LSWRD_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	519;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_LSWRD_SR_RESP_VALUE_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	527;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_LSWRD_SR_RESP_VALUE_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	526;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_LSWRD_SR_RESP_VALUE_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	524;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_LSWRD_SR_RESP_VALUE_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	523;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_LSWRD_SR_RESP_VALUE_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	525;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_LSWRD_SR_RESP_VALUE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	528;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	463;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_BYTE_ALIGNED_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	480;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_BYTE_ALIGNED_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	479;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_BYTE_ALIGNED_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	477;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_BYTE_ALIGNED_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	476;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_BYTE_ALIGNED_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	478;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_BYTE_ALIGNED_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	481;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_MORE_RBSP_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	489;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_MORE_RBSP_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	488;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_MORE_RBSP_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	486;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_MORE_RBSP_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	485;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_MORE_RBSP_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	487;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_MORE_RBSP_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	490;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_EXPG_ERROR_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	498;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_EXPG_ERROR_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	497;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_EXPG_ERROR_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	495;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_EXPG_ERROR_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	494;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_EXPG_ERROR_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	496;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_EXPG_ERROR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	499;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_PREEMPTED_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	516;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_PREEMPTED_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	515;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_PREEMPTED_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	513;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_PREEMPTED_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	512;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_PREEMPTED_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	514;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_PREEMPTED_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	517;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_SCP_OR_EOD_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	507;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_SCP_OR_EOD_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	506;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_SCP_OR_EOD_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	504;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_SCP_OR_EOD_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	503;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_SCP_OR_EOD_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	505;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_SCP_OR_EOD_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	508;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_VALID_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	471;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_VALID_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	470;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_VALID_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	468;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_VALID_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	467;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_VALID_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	469;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_VALID_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	472;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	425;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_COPRO_SELECTOR_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	442;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_COPRO_SELECTOR_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	441;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_COPRO_SELECTOR_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	439;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_COPRO_SELECTOR_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	438;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_COPRO_SELECTOR_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	440;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_COPRO_SELECTOR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	443;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_ENTDEC_SELECTOR_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	433;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_ENTDEC_SELECTOR_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	432;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_ENTDEC_SELECTOR_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	430;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_ENTDEC_SELECTOR_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	429;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_ENTDEC_SELECTOR_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	431;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_ENTDEC_SELECTOR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	434;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_REGIF_SELECTOR_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	460;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_REGIF_SELECTOR_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	459;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_REGIF_SELECTOR_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	457;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_REGIF_SELECTOR_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	456;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_REGIF_SELECTOR_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	458;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_REGIF_SELECTOR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	461;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_RESET_METRICS_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	451;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_RESET_METRICS_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	450;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_RESET_METRICS_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	448;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_RESET_METRICS_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	447;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_RESET_METRICS_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	449;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_RESET_METRICS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	452;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_STREAMIN_NO_ENTRIES	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	80;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_STREAMIN_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	78;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_STREAMIN_SR_STREAMIN_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	88;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_STREAMIN_SR_STREAMIN_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	87;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_STREAMIN_SR_STREAMIN_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	85;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_STREAMIN_SR_STREAMIN_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	84;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_STREAMIN_SR_STREAMIN_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	86;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_STREAMIN_SR_STREAMIN_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	89;"	d
MSVDX_VEC_CR_VEC_SHIFTREG_STREAMIN_STRIDE	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	79;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR0_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1281;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR0_VLC_TABLE_ADDR0_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1289;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR0_VLC_TABLE_ADDR0_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1288;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR0_VLC_TABLE_ADDR0_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1286;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR0_VLC_TABLE_ADDR0_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1285;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR0_VLC_TABLE_ADDR0_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1287;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR0_VLC_TABLE_ADDR0_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1290;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR0_VLC_TABLE_ADDR1_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1298;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR0_VLC_TABLE_ADDR1_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1297;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR0_VLC_TABLE_ADDR1_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1295;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR0_VLC_TABLE_ADDR1_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1294;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR0_VLC_TABLE_ADDR1_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1296;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR0_VLC_TABLE_ADDR1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1299;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR10_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1481;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR10_VLC_TABLE_ADDR20_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1489;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR10_VLC_TABLE_ADDR20_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1488;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR10_VLC_TABLE_ADDR20_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1486;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR10_VLC_TABLE_ADDR20_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1485;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR10_VLC_TABLE_ADDR20_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1487;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR10_VLC_TABLE_ADDR20_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1490;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR10_VLC_TABLE_ADDR21_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1498;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR10_VLC_TABLE_ADDR21_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1497;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR10_VLC_TABLE_ADDR21_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1495;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR10_VLC_TABLE_ADDR21_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1494;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR10_VLC_TABLE_ADDR21_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1496;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR10_VLC_TABLE_ADDR21_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1499;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR11_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1501;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR11_VLC_TABLE_ADDR22_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1509;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR11_VLC_TABLE_ADDR22_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1508;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR11_VLC_TABLE_ADDR22_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1506;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR11_VLC_TABLE_ADDR22_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1505;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR11_VLC_TABLE_ADDR22_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1507;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR11_VLC_TABLE_ADDR22_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1510;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR11_VLC_TABLE_ADDR23_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1518;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR11_VLC_TABLE_ADDR23_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1517;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR11_VLC_TABLE_ADDR23_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1515;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR11_VLC_TABLE_ADDR23_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1514;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR11_VLC_TABLE_ADDR23_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1516;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR11_VLC_TABLE_ADDR23_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1519;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR12_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1521;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR12_VLC_TABLE_ADDR24_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1529;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR12_VLC_TABLE_ADDR24_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1528;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR12_VLC_TABLE_ADDR24_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1526;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR12_VLC_TABLE_ADDR24_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1525;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR12_VLC_TABLE_ADDR24_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1527;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR12_VLC_TABLE_ADDR24_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1530;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR12_VLC_TABLE_ADDR25_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1538;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR12_VLC_TABLE_ADDR25_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1537;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR12_VLC_TABLE_ADDR25_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1535;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR12_VLC_TABLE_ADDR25_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1534;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR12_VLC_TABLE_ADDR25_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1536;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR12_VLC_TABLE_ADDR25_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1539;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR13_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1541;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR13_VLC_TABLE_ADDR26_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1549;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR13_VLC_TABLE_ADDR26_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1548;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR13_VLC_TABLE_ADDR26_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1546;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR13_VLC_TABLE_ADDR26_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1545;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR13_VLC_TABLE_ADDR26_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1547;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR13_VLC_TABLE_ADDR26_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1550;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR13_VLC_TABLE_ADDR27_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1558;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR13_VLC_TABLE_ADDR27_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1557;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR13_VLC_TABLE_ADDR27_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1555;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR13_VLC_TABLE_ADDR27_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1554;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR13_VLC_TABLE_ADDR27_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1556;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR13_VLC_TABLE_ADDR27_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1559;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR14_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1561;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR14_VLC_TABLE_ADDR28_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1569;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR14_VLC_TABLE_ADDR28_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1568;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR14_VLC_TABLE_ADDR28_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1566;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR14_VLC_TABLE_ADDR28_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1565;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR14_VLC_TABLE_ADDR28_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1567;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR14_VLC_TABLE_ADDR28_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1570;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR14_VLC_TABLE_ADDR29_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1578;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR14_VLC_TABLE_ADDR29_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1577;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR14_VLC_TABLE_ADDR29_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1575;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR14_VLC_TABLE_ADDR29_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1574;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR14_VLC_TABLE_ADDR29_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1576;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR14_VLC_TABLE_ADDR29_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1579;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR15_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1581;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR15_VLC_TABLE_ADDR30_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1589;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR15_VLC_TABLE_ADDR30_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1588;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR15_VLC_TABLE_ADDR30_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1586;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR15_VLC_TABLE_ADDR30_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1585;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR15_VLC_TABLE_ADDR30_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1587;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR15_VLC_TABLE_ADDR30_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1590;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR15_VLC_TABLE_ADDR31_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1598;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR15_VLC_TABLE_ADDR31_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1597;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR15_VLC_TABLE_ADDR31_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1595;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR15_VLC_TABLE_ADDR31_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1594;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR15_VLC_TABLE_ADDR31_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1596;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR15_VLC_TABLE_ADDR31_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1599;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR16_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1601;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR16_VLC_TABLE_ADDR32_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1609;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR16_VLC_TABLE_ADDR32_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1608;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR16_VLC_TABLE_ADDR32_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1606;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR16_VLC_TABLE_ADDR32_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1605;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR16_VLC_TABLE_ADDR32_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1607;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR16_VLC_TABLE_ADDR32_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1610;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR16_VLC_TABLE_ADDR33_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1618;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR16_VLC_TABLE_ADDR33_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1617;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR16_VLC_TABLE_ADDR33_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1615;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR16_VLC_TABLE_ADDR33_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1614;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR16_VLC_TABLE_ADDR33_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1616;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR16_VLC_TABLE_ADDR33_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1619;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR17_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1621;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR17_VLC_TABLE_ADDR34_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1629;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR17_VLC_TABLE_ADDR34_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1628;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR17_VLC_TABLE_ADDR34_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1626;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR17_VLC_TABLE_ADDR34_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1625;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR17_VLC_TABLE_ADDR34_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1627;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR17_VLC_TABLE_ADDR34_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1630;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR17_VLC_TABLE_ADDR35_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1638;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR17_VLC_TABLE_ADDR35_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1637;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR17_VLC_TABLE_ADDR35_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1635;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR17_VLC_TABLE_ADDR35_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1634;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR17_VLC_TABLE_ADDR35_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1636;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR17_VLC_TABLE_ADDR35_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1639;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR18_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1641;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR18_VLC_TABLE_ADDR36_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1649;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR18_VLC_TABLE_ADDR36_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1648;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR18_VLC_TABLE_ADDR36_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1646;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR18_VLC_TABLE_ADDR36_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1645;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR18_VLC_TABLE_ADDR36_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1647;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR18_VLC_TABLE_ADDR36_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1650;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR18_VLC_TABLE_ADDR37_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1658;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR18_VLC_TABLE_ADDR37_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1657;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR18_VLC_TABLE_ADDR37_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1655;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR18_VLC_TABLE_ADDR37_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1654;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR18_VLC_TABLE_ADDR37_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1656;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR18_VLC_TABLE_ADDR37_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1659;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR1_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1301;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR1_VLC_TABLE_ADDR2_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1309;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR1_VLC_TABLE_ADDR2_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1308;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR1_VLC_TABLE_ADDR2_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1306;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR1_VLC_TABLE_ADDR2_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1305;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR1_VLC_TABLE_ADDR2_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1307;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR1_VLC_TABLE_ADDR2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1310;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR1_VLC_TABLE_ADDR3_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1318;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR1_VLC_TABLE_ADDR3_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1317;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR1_VLC_TABLE_ADDR3_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1315;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR1_VLC_TABLE_ADDR3_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1314;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR1_VLC_TABLE_ADDR3_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1316;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR1_VLC_TABLE_ADDR3_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1319;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR2_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1321;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR2_VLC_TABLE_ADDR4_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1329;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR2_VLC_TABLE_ADDR4_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1328;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR2_VLC_TABLE_ADDR4_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1326;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR2_VLC_TABLE_ADDR4_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1325;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR2_VLC_TABLE_ADDR4_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1327;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR2_VLC_TABLE_ADDR4_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1330;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR2_VLC_TABLE_ADDR5_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1338;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR2_VLC_TABLE_ADDR5_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1337;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR2_VLC_TABLE_ADDR5_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1335;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR2_VLC_TABLE_ADDR5_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1334;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR2_VLC_TABLE_ADDR5_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1336;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR2_VLC_TABLE_ADDR5_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1339;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR3_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1341;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR3_VLC_TABLE_ADDR6_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1349;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR3_VLC_TABLE_ADDR6_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1348;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR3_VLC_TABLE_ADDR6_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1346;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR3_VLC_TABLE_ADDR6_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1345;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR3_VLC_TABLE_ADDR6_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1347;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR3_VLC_TABLE_ADDR6_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1350;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR3_VLC_TABLE_ADDR7_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1358;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR3_VLC_TABLE_ADDR7_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1357;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR3_VLC_TABLE_ADDR7_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1355;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR3_VLC_TABLE_ADDR7_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1354;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR3_VLC_TABLE_ADDR7_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1356;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR3_VLC_TABLE_ADDR7_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1359;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR4_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1361;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR4_VLC_TABLE_ADDR8_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1369;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR4_VLC_TABLE_ADDR8_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1368;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR4_VLC_TABLE_ADDR8_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1366;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR4_VLC_TABLE_ADDR8_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1365;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR4_VLC_TABLE_ADDR8_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1367;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR4_VLC_TABLE_ADDR8_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1370;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR4_VLC_TABLE_ADDR9_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1378;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR4_VLC_TABLE_ADDR9_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1377;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR4_VLC_TABLE_ADDR9_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1375;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR4_VLC_TABLE_ADDR9_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1374;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR4_VLC_TABLE_ADDR9_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1376;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR4_VLC_TABLE_ADDR9_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1379;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR5_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1381;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR5_VLC_TABLE_ADDR10_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1389;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR5_VLC_TABLE_ADDR10_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1388;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR5_VLC_TABLE_ADDR10_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1386;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR5_VLC_TABLE_ADDR10_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1385;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR5_VLC_TABLE_ADDR10_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1387;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR5_VLC_TABLE_ADDR10_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1390;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR5_VLC_TABLE_ADDR11_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1398;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR5_VLC_TABLE_ADDR11_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1397;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR5_VLC_TABLE_ADDR11_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1395;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR5_VLC_TABLE_ADDR11_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1394;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR5_VLC_TABLE_ADDR11_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1396;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR5_VLC_TABLE_ADDR11_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1399;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR6_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1401;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR6_VLC_TABLE_ADDR12_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1409;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR6_VLC_TABLE_ADDR12_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1408;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR6_VLC_TABLE_ADDR12_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1406;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR6_VLC_TABLE_ADDR12_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1405;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR6_VLC_TABLE_ADDR12_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1407;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR6_VLC_TABLE_ADDR12_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1410;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR6_VLC_TABLE_ADDR13_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1418;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR6_VLC_TABLE_ADDR13_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1417;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR6_VLC_TABLE_ADDR13_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1415;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR6_VLC_TABLE_ADDR13_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1414;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR6_VLC_TABLE_ADDR13_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1416;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR6_VLC_TABLE_ADDR13_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1419;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR7_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1421;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR7_VLC_TABLE_ADDR14_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1429;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR7_VLC_TABLE_ADDR14_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1428;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR7_VLC_TABLE_ADDR14_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1426;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR7_VLC_TABLE_ADDR14_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1425;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR7_VLC_TABLE_ADDR14_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1427;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR7_VLC_TABLE_ADDR14_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1430;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR7_VLC_TABLE_ADDR15_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1438;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR7_VLC_TABLE_ADDR15_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1437;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR7_VLC_TABLE_ADDR15_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1435;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR7_VLC_TABLE_ADDR15_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1434;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR7_VLC_TABLE_ADDR15_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1436;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR7_VLC_TABLE_ADDR15_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1439;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR8_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1441;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR8_VLC_TABLE_ADDR16_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1449;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR8_VLC_TABLE_ADDR16_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1448;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR8_VLC_TABLE_ADDR16_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1446;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR8_VLC_TABLE_ADDR16_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1445;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR8_VLC_TABLE_ADDR16_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1447;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR8_VLC_TABLE_ADDR16_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1450;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR8_VLC_TABLE_ADDR17_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1458;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR8_VLC_TABLE_ADDR17_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1457;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR8_VLC_TABLE_ADDR17_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1455;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR8_VLC_TABLE_ADDR17_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1454;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR8_VLC_TABLE_ADDR17_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1456;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR8_VLC_TABLE_ADDR17_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1459;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR9_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1461;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR9_VLC_TABLE_ADDR18_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1469;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR9_VLC_TABLE_ADDR18_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1468;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR9_VLC_TABLE_ADDR18_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1466;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR9_VLC_TABLE_ADDR18_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1465;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR9_VLC_TABLE_ADDR18_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1467;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR9_VLC_TABLE_ADDR18_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1470;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR9_VLC_TABLE_ADDR19_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1478;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR9_VLC_TABLE_ADDR19_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1477;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR9_VLC_TABLE_ADDR19_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1475;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR9_VLC_TABLE_ADDR19_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1474;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR9_VLC_TABLE_ADDR19_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1476;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR9_VLC_TABLE_ADDR19_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1479;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2011;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE0_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2019;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE0_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2018;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE0_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2016;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE0_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2015;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE0_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2017;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE0_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2020;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE10_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2109;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE10_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2108;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE10_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2106;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE10_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2105;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE10_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2107;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE10_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2110;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE11_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2118;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE11_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2117;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE11_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2115;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE11_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2114;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE11_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2116;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE11_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2119;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE12_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2127;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE12_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2126;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE12_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2124;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE12_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2123;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE12_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2125;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE12_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2128;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE13_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2136;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE13_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2135;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE13_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2133;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE13_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2132;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE13_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2134;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE13_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2137;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE14_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2145;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE14_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2144;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE14_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2142;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE14_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2141;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE14_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2143;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE14_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2146;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE15_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2154;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE15_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2153;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE15_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2151;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE15_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2150;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE15_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2152;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE15_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2155;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE1_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2028;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE1_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2027;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE1_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2025;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE1_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2024;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE1_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2026;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2029;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE2_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2037;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE2_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2036;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE2_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2034;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE2_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2033;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE2_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2035;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2038;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE3_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2046;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE3_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2045;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE3_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2043;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE3_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2042;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE3_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2044;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE3_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2047;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE4_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2055;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE4_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2054;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE4_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2052;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE4_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2051;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE4_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2053;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE4_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2056;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE5_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2064;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE5_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2063;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE5_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2061;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE5_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2060;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE5_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2062;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE5_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2065;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE6_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2073;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE6_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2072;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE6_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2070;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE6_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2069;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE6_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2071;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE6_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2074;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE7_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2082;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE7_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2081;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE7_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2079;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE7_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2078;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE7_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2080;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE7_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2083;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE8_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2091;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE8_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2090;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE8_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2088;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE8_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2087;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE8_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2089;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE8_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2092;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE9_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2100;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE9_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2099;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE9_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2097;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE9_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2096;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE9_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2098;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE9_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2101;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2157;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE16_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2165;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE16_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2164;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE16_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2162;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE16_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2161;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE16_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2163;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE16_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2166;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE17_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2174;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE17_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2173;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE17_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2171;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE17_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2170;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE17_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2172;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE17_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2175;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE18_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2183;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE18_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2182;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE18_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2180;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE18_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2179;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE18_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2181;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE18_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2184;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE19_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2192;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE19_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2191;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE19_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2189;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE19_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2188;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE19_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2190;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE19_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2193;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE20_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2201;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE20_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2200;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE20_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2198;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE20_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2197;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE20_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2199;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE20_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2202;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE21_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2210;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE21_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2209;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE21_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2207;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE21_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2206;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE21_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2208;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE21_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2211;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE22_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2219;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE22_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2218;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE22_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2216;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE22_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2215;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE22_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2217;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE22_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2220;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE23_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2228;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE23_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2227;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE23_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2225;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE23_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2224;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE23_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2226;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE23_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2229;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE24_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2237;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE24_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2236;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE24_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2234;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE24_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2233;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE24_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2235;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE24_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2238;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE25_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2246;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE25_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2245;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE25_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2243;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE25_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2242;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE25_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2244;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE25_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2247;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE26_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2255;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE26_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2254;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE26_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2252;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE26_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2251;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE26_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2253;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE26_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2256;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE27_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2264;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE27_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2263;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE27_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2261;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE27_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2260;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE27_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2262;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE27_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2265;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE28_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2273;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE28_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2272;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE28_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2270;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE28_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2269;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE28_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2271;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE28_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2274;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE29_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2282;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE29_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2281;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE29_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2279;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE29_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2278;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE29_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2280;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE29_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2283;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE30_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2291;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE30_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2290;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE30_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2288;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE30_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2287;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE30_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2289;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE30_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2292;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE31_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2300;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE31_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2299;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE31_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2297;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE31_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2296;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE31_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2298;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE31_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2301;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2303;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE32_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2311;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE32_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2310;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE32_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2308;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE32_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2307;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE32_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2309;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE32_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2312;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE33_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2320;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE33_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2319;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE33_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2317;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE33_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2316;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE33_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2318;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE33_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2321;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE34_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2329;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE34_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2328;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE34_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2326;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE34_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2325;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE34_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2327;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE34_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2330;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE35_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2338;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE35_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2337;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE35_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2335;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE35_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2334;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE35_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2336;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE35_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2339;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE36_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2347;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE36_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2346;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE36_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2344;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE36_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2343;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE36_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2345;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE36_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2348;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE37_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2356;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE37_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2355;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE37_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2353;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE37_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2352;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE37_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2354;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE37_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2357;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1661;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH0_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1669;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH0_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1668;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH0_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1666;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH0_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1665;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH0_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1667;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH0_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1670;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH1_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1678;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH1_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1677;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH1_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1675;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH1_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1674;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH1_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1676;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1679;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH2_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1687;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH2_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1686;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH2_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1684;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH2_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1683;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH2_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1685;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1688;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH3_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1696;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH3_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1695;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH3_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1693;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH3_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1692;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH3_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1694;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH3_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1697;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH4_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1705;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH4_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1704;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH4_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1702;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH4_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1701;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH4_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1703;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH4_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1706;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH5_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1714;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH5_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1713;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH5_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1711;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH5_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1710;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH5_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1712;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH5_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1715;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH6_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1723;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH6_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1722;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH6_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1720;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH6_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1719;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH6_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1721;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH6_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1724;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH7_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1732;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH7_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1731;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH7_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1729;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH7_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1728;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH7_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1730;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH7_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1733;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH8_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1741;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH8_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1740;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH8_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1738;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH8_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1737;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH8_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1739;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH8_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1742;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH9_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1750;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH9_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1749;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH9_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1747;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH9_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1746;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH9_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1748;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH9_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1751;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1753;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH10_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1761;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH10_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1760;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH10_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1758;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH10_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1757;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH10_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1759;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH10_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1762;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH11_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1770;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH11_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1769;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH11_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1767;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH11_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1766;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH11_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1768;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH11_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1771;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH12_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1779;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH12_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1778;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH12_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1776;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH12_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1775;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH12_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1777;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH12_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1780;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH13_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1788;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH13_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1787;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH13_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1785;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH13_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1784;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH13_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1786;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH13_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1789;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH14_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1797;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH14_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1796;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH14_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1794;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH14_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1793;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH14_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1795;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH14_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1798;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH15_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1806;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH15_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1805;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH15_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1803;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH15_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1802;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH15_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1804;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH15_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1807;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH16_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1815;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH16_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1814;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH16_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1812;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH16_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1811;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH16_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1813;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH16_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1816;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH17_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1824;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH17_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1823;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH17_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1821;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH17_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1820;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH17_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1822;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH17_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1825;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH18_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1833;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH18_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1832;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH18_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1830;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH18_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1829;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH18_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1831;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH18_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1834;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH19_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1842;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH19_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1841;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH19_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1839;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH19_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1838;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH19_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1840;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH19_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1843;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1845;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH20_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1853;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH20_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1852;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH20_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1850;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH20_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1849;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH20_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1851;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH20_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1854;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH21_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1862;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH21_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1861;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH21_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1859;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH21_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1858;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH21_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1860;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH21_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1863;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH22_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1871;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH22_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1870;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH22_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1868;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH22_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1867;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH22_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1869;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH22_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1872;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH23_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1880;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH23_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1879;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH23_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1877;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH23_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1876;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH23_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1878;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH23_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1881;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH24_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1889;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH24_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1888;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH24_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1886;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH24_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1885;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH24_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1887;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH24_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1890;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH25_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1898;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH25_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1897;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH25_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1895;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH25_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1894;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH25_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1896;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH25_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1899;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH26_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1907;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH26_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1906;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH26_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1904;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH26_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1903;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH26_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1905;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH26_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1908;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH27_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1916;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH27_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1915;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH27_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1913;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH27_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1912;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH27_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1914;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH27_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1917;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH28_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1925;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH28_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1924;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH28_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1922;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH28_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1921;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH28_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1923;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH28_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1926;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH29_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1934;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH29_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1933;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH29_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1931;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH29_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1930;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH29_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1932;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH29_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1935;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1937;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH30_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1945;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH30_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1944;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH30_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1942;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH30_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1941;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH30_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1943;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH30_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1946;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH31_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1954;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH31_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1953;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH31_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1951;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH31_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1950;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH31_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1952;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH31_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1955;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH32_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1963;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH32_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1962;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH32_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1960;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH32_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1959;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH32_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1961;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH32_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1964;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH33_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1972;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH33_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1971;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH33_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1969;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH33_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1968;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH33_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1970;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH33_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1973;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH34_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1981;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH34_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1980;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH34_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1978;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH34_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1977;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH34_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1979;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH34_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1982;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH35_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1990;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH35_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1989;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH35_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1987;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH35_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1986;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH35_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1988;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH35_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1991;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH36_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1999;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH36_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1998;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH36_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1996;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH36_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1995;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH36_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1997;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH36_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2000;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH37_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2008;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH37_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2007;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH37_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2005;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH37_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2004;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH37_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2006;"	d
MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH37_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	2009;"	d
MSVDX_VEC_CR_VEC_VLR_COMMANDS_BUF_POINTER_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1217;"	d
MSVDX_VEC_CR_VEC_VLR_COMMANDS_BUF_POINTER_VLR_COMMANDS_BUF_POINTER1_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1225;"	d
MSVDX_VEC_CR_VEC_VLR_COMMANDS_BUF_POINTER_VLR_COMMANDS_BUF_POINTER1_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1224;"	d
MSVDX_VEC_CR_VEC_VLR_COMMANDS_BUF_POINTER_VLR_COMMANDS_BUF_POINTER1_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1222;"	d
MSVDX_VEC_CR_VEC_VLR_COMMANDS_BUF_POINTER_VLR_COMMANDS_BUF_POINTER1_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1221;"	d
MSVDX_VEC_CR_VEC_VLR_COMMANDS_BUF_POINTER_VLR_COMMANDS_BUF_POINTER1_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1223;"	d
MSVDX_VEC_CR_VEC_VLR_COMMANDS_BUF_POINTER_VLR_COMMANDS_BUF_POINTER1_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1226;"	d
MSVDX_VEC_CR_VEC_VLR_COMMANDS_BUF_POINTER_VLR_COMMANDS_BUF_POINTER2_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1234;"	d
MSVDX_VEC_CR_VEC_VLR_COMMANDS_BUF_POINTER_VLR_COMMANDS_BUF_POINTER2_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1233;"	d
MSVDX_VEC_CR_VEC_VLR_COMMANDS_BUF_POINTER_VLR_COMMANDS_BUF_POINTER2_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1231;"	d
MSVDX_VEC_CR_VEC_VLR_COMMANDS_BUF_POINTER_VLR_COMMANDS_BUF_POINTER2_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1230;"	d
MSVDX_VEC_CR_VEC_VLR_COMMANDS_BUF_POINTER_VLR_COMMANDS_BUF_POINTER2_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1232;"	d
MSVDX_VEC_CR_VEC_VLR_COMMANDS_BUF_POINTER_VLR_COMMANDS_BUF_POINTER2_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1235;"	d
MSVDX_VEC_CR_VEC_VLR_COMMANDS_NUM_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1270;"	d
MSVDX_VEC_CR_VEC_VLR_COMMANDS_NUM_VLR_COMMANDS_STORE_NUMBER_OF_CMDS_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1278;"	d
MSVDX_VEC_CR_VEC_VLR_COMMANDS_NUM_VLR_COMMANDS_STORE_NUMBER_OF_CMDS_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1277;"	d
MSVDX_VEC_CR_VEC_VLR_COMMANDS_NUM_VLR_COMMANDS_STORE_NUMBER_OF_CMDS_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1275;"	d
MSVDX_VEC_CR_VEC_VLR_COMMANDS_NUM_VLR_COMMANDS_STORE_NUMBER_OF_CMDS_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1274;"	d
MSVDX_VEC_CR_VEC_VLR_COMMANDS_NUM_VLR_COMMANDS_STORE_NUMBER_OF_CMDS_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1276;"	d
MSVDX_VEC_CR_VEC_VLR_COMMANDS_NUM_VLR_COMMANDS_STORE_NUMBER_OF_CMDS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1279;"	d
MSVDX_VEC_CR_VEC_VLR_COMMANDS_STORE_OFFSET	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1259;"	d
MSVDX_VEC_CR_VEC_VLR_COMMANDS_STORE_VLR_COMMANDS_STORE_BASE_ADDRESS_DEFAULT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1267;"	d
MSVDX_VEC_CR_VEC_VLR_COMMANDS_STORE_VLR_COMMANDS_STORE_BASE_ADDRESS_LENGTH	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1266;"	d
MSVDX_VEC_CR_VEC_VLR_COMMANDS_STORE_VLR_COMMANDS_STORE_BASE_ADDRESS_LSBMASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1264;"	d
MSVDX_VEC_CR_VEC_VLR_COMMANDS_STORE_VLR_COMMANDS_STORE_BASE_ADDRESS_MASK	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1263;"	d
MSVDX_VEC_CR_VEC_VLR_COMMANDS_STORE_VLR_COMMANDS_STORE_BASE_ADDRESS_SHIFT	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1265;"	d
MSVDX_VEC_CR_VEC_VLR_COMMANDS_STORE_VLR_COMMANDS_STORE_BASE_ADDRESS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	1268;"	d
MSVDX_VEC_ENTDEC_BE_EXTENDED_MODE_BASE	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	/^	MSVDX_VEC_ENTDEC_BE_EXTENDED_MODE_BASE = 0x0,$/;"	e	enum:MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_EXTENDED_MODE_ENUM
MSVDX_VEC_ENTDEC_BE_EXTENDED_MODE_EXTENDED	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	/^	MSVDX_VEC_ENTDEC_BE_EXTENDED_MODE_EXTENDED = 0x1,$/;"	e	enum:MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_EXTENDED_MODE_ENUM
MSVDX_VEC_ENTDEC_FE_EXTENDED_MODE_BASE	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	/^	MSVDX_VEC_ENTDEC_FE_EXTENDED_MODE_BASE = 0x0,$/;"	e	enum:MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_EXTENDED_MODE_ENUM
MSVDX_VEC_ENTDEC_FE_EXTENDED_MODE_EXTENDED	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	/^	MSVDX_VEC_ENTDEC_FE_EXTENDED_MODE_EXTENDED = 0x1,$/;"	e	enum:MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_EXTENDED_MODE_ENUM
MSVDX_VEC_ReadRegister	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	119;"	d	file:
MSVDX_VEC_ReadRegister	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	87;"	d	file:
MSVDX_VEC_ReadRegister	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext_reg.h	105;"	d
MSVDX_VEC_SR_MASTER_SELECT_COPRO	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	/^	MSVDX_VEC_SR_MASTER_SELECT_COPRO = 0x3,$/;"	e	enum:MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_MASTER_SELECT_ENUM
MSVDX_VEC_SR_MASTER_SELECT_ENTDEC	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	/^	MSVDX_VEC_SR_MASTER_SELECT_ENTDEC = 0x2,$/;"	e	enum:MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_MASTER_SELECT_ENUM
MSVDX_VEC_SR_MASTER_SELECT_REGISTER	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	/^	MSVDX_VEC_SR_MASTER_SELECT_REGISTER = 0x1,$/;"	e	enum:MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_MASTER_SELECT_ENUM
MSVDX_VEC_SR_MASTER_SELECT_RESERVED	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	/^	MSVDX_VEC_SR_MASTER_SELECT_RESERVED = 0x0,$/;"	e	enum:MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_MASTER_SELECT_ENUM
MSVDX_VEC_WriteRegister	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	116;"	d	file:
MSVDX_VEC_WriteRegister	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	86;"	d	file:
MSVDX_VEC_WriteRegister	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext_reg.h	104;"	d
MSVDX_VLR_ReadRegister	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	143;"	d	file:
MSVDX_VLR_ReadRegister	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	99;"	d	file:
MSVDX_VLR_ReadRegister	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext_reg.h	117;"	d
MSVDX_VLR_WriteRegister	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	140;"	d	file:
MSVDX_VLR_WriteRegister	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	98;"	d	file:
MSVDX_VLR_WriteRegister	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext_reg.h	116;"	d
MSVDX_WriteVLR	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^IMG_RESULT MSVDX_WriteVLR($/;"	f
MSVDX_sBuffers	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	/^} MSVDX_sBuffers;$/;"	t	typeref:struct:__anon79
MSVDX_sContext	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_ctx.h	/^} MSVDX_sContext;$/;"	t	typeref:struct:__anon61
MSVDX_sCoreProps	vdec/kernel_device/include/msvdx.h	/^} MSVDX_sCoreProps;$/;"	t	typeref:struct:MSVDX_sCoreProps_tag
MSVDX_sCoreProps_tag	vdec/kernel_device/include/msvdx.h	/^typedef struct MSVDX_sCoreProps_tag$/;"	s
MSVDX_sScalerCoeffCmds	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^} MSVDX_sScalerCoeffCmds;$/;"	t	typeref:struct:__anon63	file:
MTHREAD_DEBUG	encode/firmware/topaz_hp/fwlib/include/defs.h	364;"	d
MTHREAD_DEBUG_LINE	encode/firmware/topaz_hp/fwlib/include/defs.h	367;"	d
MTHREAD_DEBUG_LINE	encode/firmware/topaz_hp/fwlib/include/defs.h	369;"	d
MTXIO_AREA_COMPLETION	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    MTXIO_AREA_COMPLETION = 2,  \/*!< The completion comms area  *\/$/;"	e	enum:__anon145
MTXIO_AREA_CONTROL	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    MTXIO_AREA_CONTROL = 0,     \/*!< The control comms area     *\/$/;"	e	enum:__anon145
MTXIO_AREA_DECODE	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    MTXIO_AREA_DECODE = 1,      \/*!< The decode comms area      *\/$/;"	e	enum:__anon145
MTXIO_AREA_MAX	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    MTXIO_AREA_MAX,             \/*!< The end marker             *\/$/;"	e	enum:__anon145
MTXIO_FIELD_MAX	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	/^    MTXIO_FIELD_MAX,            \/\/!< end marker$/;"	e	enum:__anon166	file:
MTXIO_FIELD_OFFSET_INDEX	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	/^    MTXIO_FIELD_OFFSET_INDEX,$/;"	e	enum:__anon166	file:
MTXIO_FIELD_RD_INDEX	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	/^    MTXIO_FIELD_RD_INDEX,$/;"	e	enum:__anon166	file:
MTXIO_FIELD_SIZE	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	/^    MTXIO_FIELD_SIZE = 0,$/;"	e	enum:__anon166	file:
MTXIO_FIELD_WRT_INDEX	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	/^    MTXIO_FIELD_WRT_INDEX,$/;"	e	enum:__anon166	file:
MTXIO_InitMTXComms	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	/^MTXIO_InitMTXComms($/;"	f
MTXIO_ProcessMTXMsgs	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	/^MTXIO_ProcessMTXMsgs($/;"	f
MTXIO_SendMTXMsg	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	/^MTXIO_SendMTXMsg($/;"	f
MTXIO_TAL_NUM_CYCLES_IN_100US	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	101;"	d	file:
MTXIO_TAL_NUM_CYCLES_IN_1MS	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	99;"	d	file:
MTXIO_TAL_POLL_REPEAT_COUNT	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	105;"	d	file:
MTXIO_VEC_RAM_RESET_VAL	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	95;"	d	file:
MTXIO_eFieldId	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	/^} MTXIO_eFieldId;$/;"	t	typeref:enum:__anon166	file:
MTXIO_sCommsBuf	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	/^}MTXIO_sCommsBuf;$/;"	t	typeref:struct:__anon167	file:
MTXIO_sCommsInfo	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.h	/^} MTXIO_sCommsInfo;$/;"	t	typeref:struct:__anon169
MTXIO_sContext	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.h	/^} MTXIO_sContext;$/;"	t	typeref:struct:__anon170
MTX_CMDID_ABORT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	MTX_CMDID_ABORT,					\/\/!< (no data)\\n Stop encoding and release all buffers\\n$/;"	e	enum:__anon529
MTX_CMDID_DO_CHANGE_PIPEWORK	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	MTX_CMDID_DO_CHANGE_PIPEWORK,		\/\/!< (data: new pipe allocations for the context)\\n Change pipe allocation for a Video Context\\n$/;"	e	enum:__anon529
MTX_CMDID_DO_HEADER	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	MTX_CMDID_DO_HEADER,				\/\/!< (extra data: #MTX_HEADER_PARAMS)\\n Command for Sequence, Picture and Slice headers\\n$/;"	e	enum:__anon529
MTX_CMDID_ENCODE_FRAME	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	MTX_CMDID_ENCODE_FRAME,				\/\/!< (data: low latency encode activation, HBI usage)\\n Encode frame data\\n$/;"	e	enum:__anon529
MTX_CMDID_ENCODE_SLICE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	MTX_CMDID_ENCODE_SLICE,				\/\/!< (no data)\\n Encode slice data\\n$/;"	e	enum:__anon529
MTX_CMDID_ENDMARKER	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	MTX_CMDID_ENDMARKER					\/\/!< end marker for enum$/;"	e	enum:__anon529
MTX_CMDID_END_FRAME	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	MTX_CMDID_END_FRAME,				\/\/!< (no data)\\n Complete frame encoding\\n$/;"	e	enum:__anon529
MTX_CMDID_GETVIDEO	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	MTX_CMDID_GETVIDEO,					\/\/!< (data: pipe number, extra data: #IMG_MTX_VIDEO_CONTEXT)\\n Get MTX Video Context\\n$/;"	e	enum:__anon529
MTX_CMDID_ISSUEBUFF	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	MTX_CMDID_ISSUEBUFF,				\/\/!< (extra data: #MTX_ISSUE_BUFFERS)\\n$/;"	e	enum:__anon529
MTX_CMDID_NULL	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	MTX_CMDID_NULL,						\/\/!< (no data)\\n Null command does nothing\\n$/;"	e	enum:__anon529
MTX_CMDID_PICMGMT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	MTX_CMDID_PICMGMT,					\/\/!< (data: subtype and parameters, extra data: #IMG_PICMGMT_CUSTOM_QUANT_DATA (optional))\\n Change encoding parameters\\n$/;"	e	enum:__anon529
MTX_CMDID_PRIORITY	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	630;"	d
MTX_CMDID_PROVIDE_CODEDPACKAGE_BUFFER	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	MTX_CMDID_PROVIDE_CODEDPACKAGE_BUFFER,	\/\/!< (data: slot and size, extra data: coded package)\\n Transfer coded package from host (coded package contains addresses of header and coded output buffer)\\n$/;"	e	enum:__anon529
MTX_CMDID_PROVIDE_REF_BUFFER	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	MTX_CMDID_PROVIDE_REF_BUFFER,		\/\/!< (data: buffer parameters, extra data: reference buffer)\\n Transfer reference buffer from host\\n$/;"	e	enum:__anon529
MTX_CMDID_PROVIDE_SOURCE_BUFFER	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	MTX_CMDID_PROVIDE_SOURCE_BUFFER,	\/\/!< (extra data: #IMG_SOURCE_BUFFER_PARAMS)\\n Transfer source buffer from host\\n$/;"	e	enum:__anon529
MTX_CMDID_RC_UPDATE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	MTX_CMDID_RC_UPDATE,				\/\/!< (data: QP and bitrate)\\n Change encoding parameters\\n$/;"	e	enum:__anon529
MTX_CMDID_SECUREIO	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	MTX_CMDID_SECUREIO,					\/\/!< (data: )\\n Change IO security\\n$/;"	e	enum:__anon529
MTX_CMDID_SETQUANT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	MTX_CMDID_SETQUANT,					\/\/!< (extra data: #JPEG_MTX_QUANT_TABLE)\\n$/;"	e	enum:__anon529
MTX_CMDID_SETUP	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	MTX_CMDID_SETUP,					\/\/!< (extra data: #JPEG_MTX_DMA_SETUP)\\n\\n$/;"	e	enum:__anon529
MTX_CMDID_SETUP_INTERFACE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	MTX_CMDID_SETUP_INTERFACE,			\/\/!< (extra data: #JPEG WRITEBACK POINTERS)\\n$/;"	e	enum:__anon529
MTX_CMDID_SETVIDEO	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	MTX_CMDID_SETVIDEO,					\/\/!< (data: pipe number, extra data: #IMG_MTX_VIDEO_CONTEXT)\\n Set MTX Video Context\\n$/;"	e	enum:__anon529
MTX_CMDID_SHUTDOWN	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	MTX_CMDID_SHUTDOWN,					\/\/!< (no data)\\n shutdown the MTX\\n$/;"	e	enum:__anon529
MTX_CMDID_START_FRAME	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	MTX_CMDID_START_FRAME,				\/\/!< (no data)\\n Prepare to encode frame\\n$/;"	e	enum:__anon529
MTX_CMDID_UPDATE_CSC	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^ 	MTX_CMDID_UPDATE_CSC,				\/\/!< (extra data: #IMG_VXE_CSC_SETUP)\\nChange Colour Space Conversion setup dynamically\\n$/;"	e	enum:__anon529
MTX_CMDID_UPDATE_SOURCE_FORMAT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	MTX_CMDID_UPDATE_SOURCE_FORMAT,		\/\/!< (extra data: #IMG_VXE_SCALER_SETUP)\\nChange source pixel format after context creation\\n$/;"	e	enum:__anon529
MTX_CMDID_WB_INTERRUPT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	644;"	d
MTX_CMD_ID	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} MTX_CMD_ID;$/;"	t	typeref:enum:__anon529
MTX_CONTEXT_SIZE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	134;"	d
MTX_CORE_CODE_MEM	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	81;"	d
MTX_CORE_CODE_MEM	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	165;"	d	file:
MTX_CORE_CR_MTX_ENABLE_MTX_ARCH_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	91;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_ARCH_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	90;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_ARCH_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	88;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_ARCH_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	87;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_ARCH_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	89;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_ARCH_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	92;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	127;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	126;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	124;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	123;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	125;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	128;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_MAJ_REV_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	64;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_MAJ_REV_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	63;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_MAJ_REV_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	61;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_MAJ_REV_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	60;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_MAJ_REV_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	62;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_MAJ_REV_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	65;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_MIN_REV_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	73;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_MIN_REV_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	72;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_MIN_REV_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	70;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_MIN_REV_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	69;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_MIN_REV_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	71;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_MIN_REV_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	74;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_STEP_REC_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	100;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_STEP_REC_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	99;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_STEP_REC_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	97;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_STEP_REC_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	96;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_STEP_REC_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	98;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_STEP_REC_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	101;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_TCAPS_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	82;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_TCAPS_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	81;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_TCAPS_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	79;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_TCAPS_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	78;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_TCAPS_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	80;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_TCAPS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	83;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_TOFF_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	118;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_TOFF_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	117;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_TOFF_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	115;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_TOFF_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	114;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_TOFF_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	116;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_TOFF_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	119;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_TSTOPPED_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	109;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_TSTOPPED_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	108;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_TSTOPPED_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	106;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_TSTOPPED_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	105;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_TSTOPPED_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	107;"	d
MTX_CORE_CR_MTX_ENABLE_MTX_TSTOPPED_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	110;"	d
MTX_CORE_CR_MTX_ENABLE_OFFSET	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	56;"	d
MTX_CORE_CR_MTX_FAULT0_OFFSET	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	208;"	d
MTX_CORE_CR_MTX_FAULT0_REQ_LD_DEST_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	225;"	d
MTX_CORE_CR_MTX_FAULT0_REQ_LD_DEST_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	224;"	d
MTX_CORE_CR_MTX_FAULT0_REQ_LD_DEST_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	222;"	d
MTX_CORE_CR_MTX_FAULT0_REQ_LD_DEST_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	221;"	d
MTX_CORE_CR_MTX_FAULT0_REQ_LD_DEST_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	223;"	d
MTX_CORE_CR_MTX_FAULT0_REQ_LD_DEST_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	226;"	d
MTX_CORE_CR_MTX_FAULT0_REQ_LD_REG_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	216;"	d
MTX_CORE_CR_MTX_FAULT0_REQ_LD_REG_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	215;"	d
MTX_CORE_CR_MTX_FAULT0_REQ_LD_REG_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	213;"	d
MTX_CORE_CR_MTX_FAULT0_REQ_LD_REG_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	212;"	d
MTX_CORE_CR_MTX_FAULT0_REQ_LD_REG_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	214;"	d
MTX_CORE_CR_MTX_FAULT0_REQ_LD_REG_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	217;"	d
MTX_CORE_CR_MTX_FAULT0_REQ_RN_W_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	243;"	d
MTX_CORE_CR_MTX_FAULT0_REQ_RN_W_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	242;"	d
MTX_CORE_CR_MTX_FAULT0_REQ_RN_W_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	240;"	d
MTX_CORE_CR_MTX_FAULT0_REQ_RN_W_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	239;"	d
MTX_CORE_CR_MTX_FAULT0_REQ_RN_W_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	241;"	d
MTX_CORE_CR_MTX_FAULT0_REQ_RN_W_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	244;"	d
MTX_CORE_CR_MTX_FAULT0_REQ_SB_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	252;"	d
MTX_CORE_CR_MTX_FAULT0_REQ_SB_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	251;"	d
MTX_CORE_CR_MTX_FAULT0_REQ_SB_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	249;"	d
MTX_CORE_CR_MTX_FAULT0_REQ_SB_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	248;"	d
MTX_CORE_CR_MTX_FAULT0_REQ_SB_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	250;"	d
MTX_CORE_CR_MTX_FAULT0_REQ_SB_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	253;"	d
MTX_CORE_CR_MTX_FAULT0_REQ_STATE_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	234;"	d
MTX_CORE_CR_MTX_FAULT0_REQ_STATE_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	233;"	d
MTX_CORE_CR_MTX_FAULT0_REQ_STATE_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	231;"	d
MTX_CORE_CR_MTX_FAULT0_REQ_STATE_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	230;"	d
MTX_CORE_CR_MTX_FAULT0_REQ_STATE_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	232;"	d
MTX_CORE_CR_MTX_FAULT0_REQ_STATE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	235;"	d
MTX_CORE_CR_MTX_KICKI_MTX_KICKI_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	205;"	d
MTX_CORE_CR_MTX_KICKI_MTX_KICKI_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	204;"	d
MTX_CORE_CR_MTX_KICKI_MTX_KICKI_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	202;"	d
MTX_CORE_CR_MTX_KICKI_MTX_KICKI_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	201;"	d
MTX_CORE_CR_MTX_KICKI_MTX_KICKI_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	203;"	d
MTX_CORE_CR_MTX_KICKI_MTX_KICKI_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	206;"	d
MTX_CORE_CR_MTX_KICKI_OFFSET	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	197;"	d
MTX_CORE_CR_MTX_KICK_MTX_KICK_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	194;"	d
MTX_CORE_CR_MTX_KICK_MTX_KICK_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	193;"	d
MTX_CORE_CR_MTX_KICK_MTX_KICK_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	191;"	d
MTX_CORE_CR_MTX_KICK_MTX_KICK_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	190;"	d
MTX_CORE_CR_MTX_KICK_MTX_KICK_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	192;"	d
MTX_CORE_CR_MTX_KICK_MTX_KICK_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	195;"	d
MTX_CORE_CR_MTX_KICK_OFFSET	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	186;"	d
MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCMAI_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	325;"	d
MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCMAI_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	324;"	d
MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCMAI_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	322;"	d
MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCMAI_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	321;"	d
MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCMAI_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	323;"	d
MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCMAI_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	326;"	d
MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCMID_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	307;"	d
MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCMID_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	306;"	d
MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCMID_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	304;"	d
MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCMID_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	303;"	d
MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCMID_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	305;"	d
MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCMID_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	308;"	d
MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCMR_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	334;"	d
MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCMR_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	333;"	d
MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCMR_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	331;"	d
MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCMR_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	330;"	d
MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCMR_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	332;"	d
MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCMR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	335;"	d
MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCM_ADDR_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	316;"	d
MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCM_ADDR_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	315;"	d
MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCM_ADDR_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	313;"	d
MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCM_ADDR_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	312;"	d
MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCM_ADDR_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	314;"	d
MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCM_ADDR_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	317;"	d
MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_OFFSET	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	299;"	d
MTX_CORE_CR_MTX_RAM_ACCESS_DATA_EXCHANGE_OFFSET	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	295;"	d
MTX_CORE_CR_MTX_RAM_ACCESS_DATA_TRANSFER_OFFSET	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	297;"	d
MTX_CORE_CR_MTX_RAM_ACCESS_STATUS_MTX_MTX_MCM_STAT_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	345;"	d
MTX_CORE_CR_MTX_RAM_ACCESS_STATUS_MTX_MTX_MCM_STAT_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	344;"	d
MTX_CORE_CR_MTX_RAM_ACCESS_STATUS_MTX_MTX_MCM_STAT_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	342;"	d
MTX_CORE_CR_MTX_RAM_ACCESS_STATUS_MTX_MTX_MCM_STAT_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	341;"	d
MTX_CORE_CR_MTX_RAM_ACCESS_STATUS_MTX_MTX_MCM_STAT_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	343;"	d
MTX_CORE_CR_MTX_RAM_ACCESS_STATUS_MTX_MTX_MCM_STAT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	346;"	d
MTX_CORE_CR_MTX_RAM_ACCESS_STATUS_OFFSET	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	337;"	d
MTX_CORE_CR_MTX_REGISTER_READ_WRITE_DATA_OFFSET	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	255;"	d
MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_DREADY_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	265;"	d
MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_DREADY_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	264;"	d
MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_DREADY_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	262;"	d
MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_DREADY_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	261;"	d
MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_DREADY_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	263;"	d
MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_DREADY_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	266;"	d
MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_RNW_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	274;"	d
MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_RNW_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	273;"	d
MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_RNW_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	271;"	d
MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_RNW_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	270;"	d
MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_RNW_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	272;"	d
MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_RNW_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	275;"	d
MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_RSPECIFIER_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	283;"	d
MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_RSPECIFIER_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	282;"	d
MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_RSPECIFIER_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	280;"	d
MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_RSPECIFIER_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	279;"	d
MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_RSPECIFIER_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	281;"	d
MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_RSPECIFIER_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	284;"	d
MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_USPECIFIER_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	292;"	d
MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_USPECIFIER_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	291;"	d
MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_USPECIFIER_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	289;"	d
MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_USPECIFIER_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	288;"	d
MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_USPECIFIER_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	290;"	d
MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_USPECIFIER_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	293;"	d
MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_OFFSET	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	257;"	d
MTX_CORE_CR_MTX_SOFT_RESET_MTX_RESET_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	356;"	d
MTX_CORE_CR_MTX_SOFT_RESET_MTX_RESET_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	355;"	d
MTX_CORE_CR_MTX_SOFT_RESET_MTX_RESET_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	353;"	d
MTX_CORE_CR_MTX_SOFT_RESET_MTX_RESET_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	352;"	d
MTX_CORE_CR_MTX_SOFT_RESET_MTX_RESET_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	354;"	d
MTX_CORE_CR_MTX_SOFT_RESET_MTX_RESET_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	357;"	d
MTX_CORE_CR_MTX_SOFT_RESET_OFFSET	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	348;"	d
MTX_CORE_CR_MTX_STATUS_MTX_CF_C_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	183;"	d
MTX_CORE_CR_MTX_STATUS_MTX_CF_C_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	182;"	d
MTX_CORE_CR_MTX_STATUS_MTX_CF_C_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	180;"	d
MTX_CORE_CR_MTX_STATUS_MTX_CF_C_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	179;"	d
MTX_CORE_CR_MTX_STATUS_MTX_CF_C_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	181;"	d
MTX_CORE_CR_MTX_STATUS_MTX_CF_C_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	184;"	d
MTX_CORE_CR_MTX_STATUS_MTX_CF_N_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	165;"	d
MTX_CORE_CR_MTX_STATUS_MTX_CF_N_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	164;"	d
MTX_CORE_CR_MTX_STATUS_MTX_CF_N_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	162;"	d
MTX_CORE_CR_MTX_STATUS_MTX_CF_N_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	161;"	d
MTX_CORE_CR_MTX_STATUS_MTX_CF_N_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	163;"	d
MTX_CORE_CR_MTX_STATUS_MTX_CF_N_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	166;"	d
MTX_CORE_CR_MTX_STATUS_MTX_CF_Z_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	156;"	d
MTX_CORE_CR_MTX_STATUS_MTX_CF_Z_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	155;"	d
MTX_CORE_CR_MTX_STATUS_MTX_CF_Z_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	153;"	d
MTX_CORE_CR_MTX_STATUS_MTX_CF_Z_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	152;"	d
MTX_CORE_CR_MTX_STATUS_MTX_CF_Z_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	154;"	d
MTX_CORE_CR_MTX_STATUS_MTX_CF_Z_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	157;"	d
MTX_CORE_CR_MTX_STATUS_MTX_CR_O_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	174;"	d
MTX_CORE_CR_MTX_STATUS_MTX_CR_O_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	173;"	d
MTX_CORE_CR_MTX_STATUS_MTX_CR_O_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	171;"	d
MTX_CORE_CR_MTX_STATUS_MTX_CR_O_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	170;"	d
MTX_CORE_CR_MTX_STATUS_MTX_CR_O_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	172;"	d
MTX_CORE_CR_MTX_STATUS_MTX_CR_O_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	175;"	d
MTX_CORE_CR_MTX_STATUS_MTX_HREASON_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	138;"	d
MTX_CORE_CR_MTX_STATUS_MTX_HREASON_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	137;"	d
MTX_CORE_CR_MTX_STATUS_MTX_HREASON_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	135;"	d
MTX_CORE_CR_MTX_STATUS_MTX_HREASON_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	134;"	d
MTX_CORE_CR_MTX_STATUS_MTX_HREASON_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	136;"	d
MTX_CORE_CR_MTX_STATUS_MTX_HREASON_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	139;"	d
MTX_CORE_CR_MTX_STATUS_MTX_LSM_STEP_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	147;"	d
MTX_CORE_CR_MTX_STATUS_MTX_LSM_STEP_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	146;"	d
MTX_CORE_CR_MTX_STATUS_MTX_LSM_STEP_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	144;"	d
MTX_CORE_CR_MTX_STATUS_MTX_LSM_STEP_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	143;"	d
MTX_CORE_CR_MTX_STATUS_MTX_LSM_STEP_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	145;"	d
MTX_CORE_CR_MTX_STATUS_MTX_LSM_STEP_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	148;"	d
MTX_CORE_CR_MTX_STATUS_OFFSET	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	130;"	d
MTX_CORE_CR_MTX_SYSC_CDMAA_CDMAA_ADDRESS_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	425;"	d
MTX_CORE_CR_MTX_SYSC_CDMAA_CDMAA_ADDRESS_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	424;"	d
MTX_CORE_CR_MTX_SYSC_CDMAA_CDMAA_ADDRESS_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	422;"	d
MTX_CORE_CR_MTX_SYSC_CDMAA_CDMAA_ADDRESS_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	421;"	d
MTX_CORE_CR_MTX_SYSC_CDMAA_CDMAA_ADDRESS_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	423;"	d
MTX_CORE_CR_MTX_SYSC_CDMAA_CDMAA_ADDRESS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	426;"	d
MTX_CORE_CR_MTX_SYSC_CDMAA_OFFSET	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	417;"	d
MTX_CORE_CR_MTX_SYSC_CDMAC_BURSTSIZE_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	387;"	d
MTX_CORE_CR_MTX_SYSC_CDMAC_BURSTSIZE_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	386;"	d
MTX_CORE_CR_MTX_SYSC_CDMAC_BURSTSIZE_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	384;"	d
MTX_CORE_CR_MTX_SYSC_CDMAC_BURSTSIZE_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	383;"	d
MTX_CORE_CR_MTX_SYSC_CDMAC_BURSTSIZE_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	385;"	d
MTX_CORE_CR_MTX_SYSC_CDMAC_BURSTSIZE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	388;"	d
MTX_CORE_CR_MTX_SYSC_CDMAC_ENABLE_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	405;"	d
MTX_CORE_CR_MTX_SYSC_CDMAC_ENABLE_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	404;"	d
MTX_CORE_CR_MTX_SYSC_CDMAC_ENABLE_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	402;"	d
MTX_CORE_CR_MTX_SYSC_CDMAC_ENABLE_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	401;"	d
MTX_CORE_CR_MTX_SYSC_CDMAC_ENABLE_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	403;"	d
MTX_CORE_CR_MTX_SYSC_CDMAC_ENABLE_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	406;"	d
MTX_CORE_CR_MTX_SYSC_CDMAC_LENGTH_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	414;"	d
MTX_CORE_CR_MTX_SYSC_CDMAC_LENGTH_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	413;"	d
MTX_CORE_CR_MTX_SYSC_CDMAC_LENGTH_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	411;"	d
MTX_CORE_CR_MTX_SYSC_CDMAC_LENGTH_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	410;"	d
MTX_CORE_CR_MTX_SYSC_CDMAC_LENGTH_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	412;"	d
MTX_CORE_CR_MTX_SYSC_CDMAC_LENGTH_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	415;"	d
MTX_CORE_CR_MTX_SYSC_CDMAC_OFFSET	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	379;"	d
MTX_CORE_CR_MTX_SYSC_CDMAC_RNW_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	396;"	d
MTX_CORE_CR_MTX_SYSC_CDMAC_RNW_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	395;"	d
MTX_CORE_CR_MTX_SYSC_CDMAC_RNW_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	393;"	d
MTX_CORE_CR_MTX_SYSC_CDMAC_RNW_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	392;"	d
MTX_CORE_CR_MTX_SYSC_CDMAC_RNW_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	394;"	d
MTX_CORE_CR_MTX_SYSC_CDMAC_RNW_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	397;"	d
MTX_CORE_CR_MTX_SYSC_CDMAS0_COUNT_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	436;"	d
MTX_CORE_CR_MTX_SYSC_CDMAS0_COUNT_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	435;"	d
MTX_CORE_CR_MTX_SYSC_CDMAS0_COUNT_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	433;"	d
MTX_CORE_CR_MTX_SYSC_CDMAS0_COUNT_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	432;"	d
MTX_CORE_CR_MTX_SYSC_CDMAS0_COUNT_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	434;"	d
MTX_CORE_CR_MTX_SYSC_CDMAS0_COUNT_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	437;"	d
MTX_CORE_CR_MTX_SYSC_CDMAS0_DMAREQUEST_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	454;"	d
MTX_CORE_CR_MTX_SYSC_CDMAS0_DMAREQUEST_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	453;"	d
MTX_CORE_CR_MTX_SYSC_CDMAS0_DMAREQUEST_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	451;"	d
MTX_CORE_CR_MTX_SYSC_CDMAS0_DMAREQUEST_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	450;"	d
MTX_CORE_CR_MTX_SYSC_CDMAS0_DMAREQUEST_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	452;"	d
MTX_CORE_CR_MTX_SYSC_CDMAS0_DMAREQUEST_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	455;"	d
MTX_CORE_CR_MTX_SYSC_CDMAS0_DONOTHING_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	463;"	d
MTX_CORE_CR_MTX_SYSC_CDMAS0_DONOTHING_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	462;"	d
MTX_CORE_CR_MTX_SYSC_CDMAS0_DONOTHING_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	460;"	d
MTX_CORE_CR_MTX_SYSC_CDMAS0_DONOTHING_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	459;"	d
MTX_CORE_CR_MTX_SYSC_CDMAS0_DONOTHING_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	461;"	d
MTX_CORE_CR_MTX_SYSC_CDMAS0_DONOTHING_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	464;"	d
MTX_CORE_CR_MTX_SYSC_CDMAS0_OFFSET	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	428;"	d
MTX_CORE_CR_MTX_SYSC_CDMAS0_RAMNUMBER_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	445;"	d
MTX_CORE_CR_MTX_SYSC_CDMAS0_RAMNUMBER_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	444;"	d
MTX_CORE_CR_MTX_SYSC_CDMAS0_RAMNUMBER_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	442;"	d
MTX_CORE_CR_MTX_SYSC_CDMAS0_RAMNUMBER_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	441;"	d
MTX_CORE_CR_MTX_SYSC_CDMAS0_RAMNUMBER_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	443;"	d
MTX_CORE_CR_MTX_SYSC_CDMAS0_RAMNUMBER_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	446;"	d
MTX_CORE_CR_MTX_SYSC_CDMAS1_CDMAS1_ADDRESS_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	474;"	d
MTX_CORE_CR_MTX_SYSC_CDMAS1_CDMAS1_ADDRESS_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	473;"	d
MTX_CORE_CR_MTX_SYSC_CDMAS1_CDMAS1_ADDRESS_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	471;"	d
MTX_CORE_CR_MTX_SYSC_CDMAS1_CDMAS1_ADDRESS_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	470;"	d
MTX_CORE_CR_MTX_SYSC_CDMAS1_CDMAS1_ADDRESS_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	472;"	d
MTX_CORE_CR_MTX_SYSC_CDMAS1_CDMAS1_ADDRESS_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	475;"	d
MTX_CORE_CR_MTX_SYSC_CDMAS1_OFFSET	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	466;"	d
MTX_CORE_CR_MTX_SYSC_CDMAT_OFFSET	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	477;"	d
MTX_CORE_CR_MTX_SYSC_CDMAT_TRANSFERDATA_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	485;"	d
MTX_CORE_CR_MTX_SYSC_CDMAT_TRANSFERDATA_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	484;"	d
MTX_CORE_CR_MTX_SYSC_CDMAT_TRANSFERDATA_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	482;"	d
MTX_CORE_CR_MTX_SYSC_CDMAT_TRANSFERDATA_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	481;"	d
MTX_CORE_CR_MTX_SYSC_CDMAT_TRANSFERDATA_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	483;"	d
MTX_CORE_CR_MTX_SYSC_CDMAT_TRANSFERDATA_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	486;"	d
MTX_CORE_CR_MTX_SYSC_TIMERDIV_OFFSET	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	359;"	d
MTX_CORE_CR_MTX_SYSC_TIMERDIV_TIMER_DIV_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	376;"	d
MTX_CORE_CR_MTX_SYSC_TIMERDIV_TIMER_DIV_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	375;"	d
MTX_CORE_CR_MTX_SYSC_TIMERDIV_TIMER_DIV_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	373;"	d
MTX_CORE_CR_MTX_SYSC_TIMERDIV_TIMER_DIV_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	372;"	d
MTX_CORE_CR_MTX_SYSC_TIMERDIV_TIMER_DIV_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	374;"	d
MTX_CORE_CR_MTX_SYSC_TIMERDIV_TIMER_DIV_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	377;"	d
MTX_CORE_CR_MTX_SYSC_TIMERDIV_TIMER_EN_DEFAULT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	367;"	d
MTX_CORE_CR_MTX_SYSC_TIMERDIV_TIMER_EN_LENGTH	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	366;"	d
MTX_CORE_CR_MTX_SYSC_TIMERDIV_TIMER_EN_LSBMASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	364;"	d
MTX_CORE_CR_MTX_SYSC_TIMERDIV_TIMER_EN_MASK	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	363;"	d
MTX_CORE_CR_MTX_SYSC_TIMERDIV_TIMER_EN_SHIFT	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	365;"	d
MTX_CORE_CR_MTX_SYSC_TIMERDIV_TIMER_EN_SIGNED_FIELD	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	368;"	d
MTX_CORE_DATA_MEM	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	82;"	d
MTX_CORE_DATA_MEM	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	166;"	d	file:
MTX_CORE_ReadRegister	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	102;"	d	file:
MTX_CORE_ReadRegister	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	149;"	d	file:
MTX_CORE_ReadRegister	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext_reg.h	120;"	d
MTX_CORE_WriteRegister	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	101;"	d	file:
MTX_CORE_WriteRegister	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	146;"	d	file:
MTX_CORE_WriteRegister	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext_reg.h	119;"	d
MTX_CR_MTX_ENABLE	encode/register_includes/topaz_hp/mtx_regs.h	57;"	d
MTX_CR_MTX_FAULT0	encode/register_includes/topaz_hp/mtx_regs.h	145;"	d
MTX_CR_MTX_KICK	encode/register_includes/topaz_hp/mtx_regs.h	131;"	d
MTX_CR_MTX_KICKI	encode/register_includes/topaz_hp/mtx_regs.h	138;"	d
MTX_CR_MTX_RAM_ACCESS_CONTROL	encode/register_includes/topaz_hp/mtx_regs.h	200;"	d
MTX_CR_MTX_RAM_ACCESS_DATA_EXCHANGE	encode/register_includes/topaz_hp/mtx_regs.h	196;"	d
MTX_CR_MTX_RAM_ACCESS_DATA_TRANSFER	encode/register_includes/topaz_hp/mtx_regs.h	198;"	d
MTX_CR_MTX_RAM_ACCESS_STATUS	encode/register_includes/topaz_hp/mtx_regs.h	222;"	d
MTX_CR_MTX_REGISTER_READ_WRITE_DATA	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	1177;"	d	file:
MTX_CR_MTX_REGISTER_READ_WRITE_DATA	encode/register_includes/topaz_hp/mtx_regs.h	172;"	d
MTX_CR_MTX_REGISTER_READ_WRITE_REQUEST	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	1178;"	d	file:
MTX_CR_MTX_REGISTER_READ_WRITE_REQUEST	encode/register_includes/topaz_hp/mtx_regs.h	174;"	d
MTX_CR_MTX_SOFT_RESET	encode/register_includes/topaz_hp/mtx_regs.h	229;"	d
MTX_CR_MTX_STATUS	encode/register_includes/topaz_hp/mtx_regs.h	99;"	d
MTX_CR_MTX_SYSC_CDMAA	encode/register_includes/topaz_hp/mtx_regs.h	258;"	d
MTX_CR_MTX_SYSC_CDMAC	encode/register_includes/topaz_hp/mtx_regs.h	236;"	d
MTX_CR_MTX_SYSC_CDMAS0	encode/register_includes/topaz_hp/mtx_regs.h	265;"	d
MTX_CR_MTX_SYSC_CDMAS1	encode/register_includes/topaz_hp/mtx_regs.h	287;"	d
MTX_CR_MTX_SYSC_CDMAT	encode/register_includes/topaz_hp/mtx_regs.h	294;"	d
MTX_CR_MTX_SYSC_TIMER_DIV	encode/register_includes/topaz_hp/mtx_regs.h	304;"	d
MTX_CR_MTX_TXTIMER	encode/register_includes/topaz_hp/mtx_regs.h	301;"	d
MTX_DMA_ALIGNMENT_BYTES	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	504;"	d
MTX_DMA_BURSTSIZE_BYTES	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	503;"	d
MTX_DMA_MEMORY_BASE	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	78;"	d
MTX_DMA_MEMORY_BASE	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	162;"	d	file:
MTX_Deinitialize	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	/^MTX_Deinitialize($/;"	f
MTX_GetFwConfigInt	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	/^IMG_INT MTX_GetFwConfigInt(IMG_FW_CONTEXT const * const psFwCtxt, IMG_CHAR const * const name)$/;"	f
MTX_HEADER_ELEMENT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} MTX_HEADER_ELEMENT;$/;"	t	typeref:struct:__anon532
MTX_HEADER_PARAMS	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} MTX_HEADER_PARAMS;$/;"	t	typeref:struct:__anon533
MTX_INLINE	encode/firmware/topaz_hp/fwlib/include/coreflags.h	92;"	d
MTX_INLINE	encode/firmware/topaz_hp/fwlib/include/coreflags.h	94;"	d
MTX_INLINE	encode/firmware/topaz_hp/fwlib/include/coreflags.h	97;"	d
MTX_ISSUE_BUFFERS	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} MTX_ISSUE_BUFFERS;$/;"	t	typeref:struct:__anon551
MTX_Initialize	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	/^IMG_VOID MTX_Initialize(IMG_HANDLE context, IMG_FW_CONTEXT * psFwCtxt)$/;"	f
MTX_Kick	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	/^IMG_VOID MTX_Kick($/;"	f
MTX_LOAD	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    MTX_LOAD,$/;"	e	enum:XPL_TIMING_RANGES
MTX_LOADMETHOD_BACKDOOR	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^	MTX_LOADMETHOD_BACKDOOR,        \/\/!< backdoor - writes MTX load data direct to out.res$/;"	e	enum:__anon511
MTX_LOADMETHOD_DMA	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^	MTX_LOADMETHOD_DMA,             \/\/!< load mtx code via DMA$/;"	e	enum:__anon511
MTX_LOADMETHOD_NONE	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^	MTX_LOADMETHOD_NONE = 0,        \/\/!< don't load MTX code$/;"	e	enum:__anon511
MTX_LOADMETHOD_REGIF	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^	MTX_LOADMETHOD_REGIF,           \/\/!< load mtx code via register interface$/;"	e	enum:__anon511
MTX_Load	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	/^MTX_Load($/;"	f
MTX_MAX_COMPONENTS	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	233;"	d
MTX_MESSAGE_ACK	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	MTX_MESSAGE_ACK,$/;"	e	enum:__anon530
MTX_MESSAGE_CODED	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	MTX_MESSAGE_CODED,$/;"	e	enum:__anon530
MTX_MESSAGE_ID	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} MTX_MESSAGE_ID;$/;"	t	typeref:enum:__anon530
MTX_MTX_CORE_REGISTERS_END	encode/register_includes/topaz_hp/mtx_regs.h	313;"	d
MTX_MTX_CORE_REGISTERS_START	encode/register_includes/topaz_hp/mtx_regs.h	312;"	d
MTX_PC	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	84;"	d
MTX_PC	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	168;"	d	file:
MTX_PopulateFirmwareContext	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	/^MTX_PopulateFirmwareContext($/;"	f
MTX_REGISTERS_END	encode/register_includes/topaz_hp/mtx_regs.h	320;"	d
MTX_REGISTERS_START	encode/register_includes/topaz_hp/mtx_regs.h	319;"	d
MTX_REGS_INIT	encode/register_includes/topaz_hp/mtx_regs.h	347;"	d
MTX_REG_DEFAULT_TABLE	encode/register_includes/topaz_hp/mtx_regs.h	321;"	d
MTX_RestoreState	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	/^MTX_RestoreState($/;"	f
MTX_SCRATCHREG_BOOTSTATUS	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	MTX_SCRATCHREG_BOOTSTATUS = 0,$/;"	e	enum:__anon523
MTX_SCRATCHREG_FWTRACE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	349;"	d
MTX_SCRATCHREG_IDLE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	308;"	d
MTX_SCRATCHREG_SIZE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	MTX_SCRATCHREG_SIZE				\/\/!< End marker for enum$/;"	e	enum:__anon523
MTX_SCRATCHREG_TOHOST	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	MTX_SCRATCHREG_TOHOST,			\/\/!< Reg for MTX->Host data$/;"	e	enum:__anon523
MTX_SCRATCHREG_TOMTX	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	MTX_SCRATCHREG_TOMTX,			\/\/!< Reg for Host->MTX data$/;"	e	enum:__anon523
MTX_SCRATCHREG_UNUSED	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	MTX_SCRATCHREG_UNUSED = 0,$/;"	e	enum:__anon523
MTX_SaveState	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	/^MTX_SaveState($/;"	f
MTX_Start	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	/^MTX_Start($/;"	f
MTX_Stop	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	/^MTX_Stop($/;"	f
MTX_TOHOST_MSG	encode/kernel_device/include/apiinternal.h	/^} MTX_TOHOST_MSG;$/;"	t	typeref:struct:__anon503
MTX_TOMTX_MSG	encode/kernel_device/include/apiinternal.h	/^} MTX_TOMTX_MSG;$/;"	t	typeref:struct:__anon504
MTX_WaitForCompletion	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	/^MTX_WaitForCompletion($/;"	f
MTX_eLoadMethod	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^} MTX_eLoadMethod;$/;"	t	typeref:enum:__anon511
MTX_eScratchRegData	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} MTX_eScratchRegData;$/;"	t	typeref:enum:__anon523
MUL	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	124;"	d
MVEA_ABOVE_PARAM_REGION_SIZE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	92;"	d
MVEA_MV_PARAM_REGION_SIZE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	90;"	d
MV_NODES	vdec/firmware/include/vp6fw_data.h	135;"	d
MV_NODES	vdec/firmware/share/vp6fw_data_shared.h	136;"	d
MV_OFFSET_IN_TABLE	encode/kernel_device/include/apiinternal.h	77;"	d
MV_ROW_STRIDE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	393;"	d
ModifiedScanOrder	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT8 ModifiedScanOrder[VP6FW_BLOCK_SIZE];        \/\/ built from scan bands$/;"	m	struct:__anon272
MvShortProbs	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT8  MvShortProbs[2][8]; \/\/ combines MvShortProbs and IsMvShortProb (in MvShortProbs[i][7])$/;"	m	struct:__anon272
MvSignProbs	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT8  MvSignProbs[2];$/;"	m	struct:__anon272
MvSizeProbs	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT8  MvSizeProbs[2][LONG_MV_BITS];$/;"	m	struct:__anon272
NEARESTMV	vdec/firmware/include/vp8fw_data.h	/^    NEARESTMV,$/;"	e	enum:__anon351
NEARESTMV	vdec/firmware/share/vp8fw_data_shared.h	/^    NEARESTMV,$/;"	e	enum:__anon416
NEARMV	vdec/firmware/include/vp8fw_data.h	/^    NEARMV,$/;"	e	enum:__anon351
NEARMV	vdec/firmware/share/vp8fw_data_shared.h	/^    NEARMV,$/;"	e	enum:__anon416
NEW4X4	vdec/firmware/include/vp8fw_data.h	/^    NEW4X4,$/;"	e	enum:__anon350
NEW4X4	vdec/firmware/share/vp8fw_data_shared.h	/^    NEW4X4,$/;"	e	enum:__anon415
NEWMV	vdec/firmware/include/vp8fw_data.h	/^    NEWMV,$/;"	e	enum:__anon351
NEWMV	vdec/firmware/share/vp8fw_data_shared.h	/^    NEWMV,$/;"	e	enum:__anon416
NOTDEVICEMEMORY	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	NOTDEVICEMEMORY,  \/\/!< Buffer is not a device memory buffer$/;"	e	enum:__anon513
NOTIFY	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    NOTIFY,$/;"	e	enum:XPL_TIMING_POINTS
NO_VALUE	vdec/firmware/include/vdecfw.h	92;"	d
NO_VALUE	vdec/firmware/share/vdecfw_shared.h	93;"	d
NO_VALUE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	117;"	d	file:
NULL	imgvideo/list_utils/src/dq/dq.c	76;"	d	file:
NULL	imgvideo/list_utils/src/lst/lst.c	74;"	d	file:
NULL	imgvideo/list_utils/src/trees/addchild.c	51;"	d	file:
NULL	imgvideo/list_utils/src/trees/addsib.c	51;"	d	file:
NULL	imgvideo/list_utils/src/trees/copysub.c	51;"	d	file:
NULL	imgvideo/list_utils/src/trees/finalsib.c	51;"	d	file:
NULL	imgvideo/list_utils/src/trees/firstchild.c	51;"	d	file:
NULL	imgvideo/list_utils/src/trees/init.c	51;"	d	file:
NULL	imgvideo/list_utils/src/trees/isinsub.c	51;"	d	file:
NULL	imgvideo/list_utils/src/trees/nextsib.c	51;"	d	file:
NULL	imgvideo/list_utils/src/trees/prevsib.c	51;"	d	file:
NULL	imgvideo/list_utils/src/trees/remleaf.c	51;"	d	file:
NULL	imgvideo/list_utils/src/trees/remlsub.c	51;"	d	file:
NULL	imgvideo/list_utils/src/trees/remsub.c	51;"	d	file:
NULL	imgvideo/list_utils/src/trees/subnext.c	51;"	d	file:
NULLKM_fnDevRegister	vdec/kernel_device/libraries/null/code/null_device_km.c	/^IMG_RESULT NULLKM_fnDevRegister ($/;"	f
NULL_DEV_NAME	vdec/system/vdec/vdec.h	60;"	d
NUM0P9	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	109;"	d
NUM3P75	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	110;"	d
NUM_EXTERNAL_BUFFERS	encode/kernel_device/include/apiinternal.h	186;"	d
NUM_OF_FORMATS	imgvideo/imglib/libraries/pixelapi/code/pixel_api.c	66;"	d	file:
NUM_OF_FW_INIT_CHECKPOINTS	vdec/firmware/include/vdecfw.h	291;"	d
NUM_OF_FW_INIT_CHECKPOINTS	vdec/firmware/share/vdecfw_shared.h	292;"	d
NUM_SLICE_TYPES	encode/kernel_device/include/apiinternal.h	73;"	d
NumDeltaPocs	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT8 NumDeltaPocs;$/;"	m	struct:__anon362
NumNegativePics	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT8 NumNegativePics;$/;"	m	struct:__anon362
NumPositivePics	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT8 NumPositivePics;$/;"	m	struct:__anon362
ONE_BUFFER_SIZE	imgvideo/port_fwrk/libraries/perflog/linux/code/perflog_api.c	62;"	d	file:
ONE_TOKEN	vdec/firmware/include/vp6fw_data.h	145;"	d
ONE_TOKEN	vdec/firmware/share/vp6fw_data_shared.h	146;"	d
OSA_CritSectCreate	imgvideo/osa/include/osa.h	120;"	d
OSA_H	imgvideo/osa/include/osa.h	49;"	d
OSA_NO_TIMEOUT	imgvideo/osa/include/osa.h	59;"	d
OSA_THREAD_PRIORITY_ABOVE_NORMAL	imgvideo/osa/include/osa.h	/^    OSA_THREAD_PRIORITY_ABOVE_NORMAL,  \/*!< Above normal priority.  *\/$/;"	e	enum:__anon556
OSA_THREAD_PRIORITY_BELOW_NORMAL	imgvideo/osa/include/osa.h	/^    OSA_THREAD_PRIORITY_BELOW_NORMAL,  \/*!< Below normal priority.  *\/$/;"	e	enum:__anon556
OSA_THREAD_PRIORITY_HIGHEST	imgvideo/osa/include/osa.h	/^    OSA_THREAD_PRIORITY_HIGHEST        \/*!< Highest priority.       *\/$/;"	e	enum:__anon556
OSA_THREAD_PRIORITY_LOWEST	imgvideo/osa/include/osa.h	/^    OSA_THREAD_PRIORITY_LOWEST = 0,    \/*!< Lowest priority.        *\/$/;"	e	enum:__anon556
OSA_THREAD_PRIORITY_NORMAL	imgvideo/osa/include/osa.h	/^    OSA_THREAD_PRIORITY_NORMAL,        \/*!< Normal priority.        *\/$/;"	e	enum:__anon556
OSA_ThreadConditionCreate	imgvideo/osa/include/osa.h	357;"	d
OSA_ThreadCreateAndStart	imgvideo/osa/include/osa.h	524;"	d
OSA_ThreadSyncCreate	imgvideo/osa/include/osa.h	229;"	d
OSA_eThreadPriority	imgvideo/osa/include/osa.h	/^} OSA_eThreadPriority;$/;"	t	typeref:enum:__anon556
OSA_pfnThreadFunc	imgvideo/osa/include/osa.h	/^typedef IMG_VOID (* OSA_pfnThreadFunc) ($/;"	t
OVERLAY_DEINTERLACE_MODE	imgvideo/port_fwrk/include/servicesext.h	/^} OVERLAY_DEINTERLACE_MODE;$/;"	t	typeref:enum:_OVERLAY_DEINTERLACE_MODE_
OVERRIDEIF	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_cedarview.h	301;"	d
OVERRIDEWRAPPER	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_cedarview.h	304;"	d
OVERRIDE_IF	encode/configs/target_config.h	256;"	d
OVERRIDE_IF	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_atlas.h	301;"	d
OVERRIDE_IF	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_default.h	301;"	d
OVERRIDE_WRAPPER	encode/configs/target_config.h	259;"	d
OVERRIDE_WRAPPER	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_atlas.h	304;"	d
OVERRIDE_WRAPPER	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_default.h	304;"	d
PACCUM_PIXEL_FORMAT	encode/firmware/topaz_hp/fwlib/include/defs.h	/^}ACCUM_PIXEL_FORMAT, *PACCUM_PIXEL_FORMAT;$/;"	t	typeref:struct:_ACCUM_PIXEL_FORMAT_
PACCUM_PIXEL_FORMAT_FLONG	encode/firmware/topaz_hp/fwlib/include/defs.h	/^}ACCUM_PIXEL_FORMAT_FLONG, *PACCUM_PIXEL_FORMAT_FLONG;$/;"	t	typeref:struct:_ACCUM_PIXEL_FORMAT_FLONG_
PACCUM_PIXEL_FORMAT_INT32	encode/firmware/topaz_hp/fwlib/include/defs.h	/^}ACCUM_PIXEL_FORMAT_INT32, *PACCUM_PIXEL_FORMAT_INT32;$/;"	t	typeref:struct:_ACCUM_PIXEL_FORMAT_INT32_
PAGE_ALLOC_ION_H	imgvideo/kernel_comp/include/page_alloc_ion.h	49;"	d
PALLOCKM_GetAllocInfo	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^IMG_RESULT PALLOCKM_GetAllocInfo($/;"	f
PALLOCKM_GetPagesHandle	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^IMG_RESULT PALLOCKM_GetPagesHandle($/;"	f
PALLOCKM_sAllocInfo	imgvideo/kernel_comp/include/page_alloc_km.h	/^} PALLOCKM_sAllocInfo;$/;"	t	typeref:struct:__anon828
PALLOC_Alloc1	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^IMG_RESULT PALLOC_Alloc1($/;"	f
PALLOC_Alloc1_ID	imgvideo/rpc/sysbrg/src/page_alloc_rpc.h	/^	PALLOC_Alloc1_ID,$/;"	e	enum:__anon773
PALLOC_AttachToConnection	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^IMG_RESULT PALLOC_AttachToConnection($/;"	f
PALLOC_AttachToConnection_ID	imgvideo/rpc/sysbrg/src/page_alloc_rpc.h	/^	PALLOC_AttachToConnection_ID,$/;"	e	enum:__anon773
PALLOC_Deinitialise1	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^IMG_VOID PALLOC_Deinitialise1(IMG_VOID)$/;"	f
PALLOC_Deinitialise1_ID	imgvideo/rpc/sysbrg/src/page_alloc_rpc.h	/^	PALLOC_Deinitialise1_ID,$/;"	e	enum:__anon773
PALLOC_Free1	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^IMG_RESULT PALLOC_Free1($/;"	f
PALLOC_Free1_ID	imgvideo/rpc/sysbrg/src/page_alloc_rpc.h	/^	PALLOC_Free1_ID,$/;"	e	enum:__anon773
PALLOC_GetKMImporter	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	277;"	d	file:
PALLOC_IMPORTBUFTYPE_ANDROIDASHMEM	imgvideo/kernel_comp/include/page_alloc.h	/^    PALLOC_IMPORTBUFTYPE_ANDROIDASHMEM = 2, \/*!< Android ashmem buffer  *\/$/;"	e	enum:__anon826
PALLOC_IMPORTBUFTYPE_ANDROIDNATIVE	imgvideo/kernel_comp/include/page_alloc.h	/^    PALLOC_IMPORTBUFTYPE_ANDROIDNATIVE = 1, \/*!< Android native buffer  *\/$/;"	e	enum:__anon826
PALLOC_IMPORTBUFTYPE_DMABUF	imgvideo/kernel_comp/include/page_alloc.h	/^    PALLOC_IMPORTBUFTYPE_DMABUF = 3,$/;"	e	enum:__anon826
PALLOC_IMPORTBUFTYPE_MAX	imgvideo/kernel_comp/include/page_alloc.h	/^    PALLOC_IMPORTBUFTYPE_MAX = 4$/;"	e	enum:__anon826
PALLOC_IMPORTBUFTYPE_USERALLOC	imgvideo/kernel_comp/include/page_alloc.h	/^    PALLOC_IMPORTBUFTYPE_USERALLOC = 0,     \/*!< Allocated in user mode *\/$/;"	e	enum:__anon826
PALLOC_ION	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc_ion.c	65;"	d	file:
PALLOC_Import1	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^IMG_RESULT PALLOC_Import1($/;"	f
PALLOC_Import1_ID	imgvideo/rpc/sysbrg/src/page_alloc_rpc.h	/^	PALLOC_Import1_ID,$/;"	e	enum:__anon773
PALLOC_Initialise1	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^IMG_RESULT PALLOC_Initialise1(IMG_VOID)$/;"	f
PALLOC_Initialise1_ID	imgvideo/rpc/sysbrg/src/page_alloc_rpc.h	/^	PALLOC_Initialise1_ID,$/;"	e	enum:__anon773
PALLOC_RES_TYPE_1	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	74;"	d	file:
PALLOC_dispatch	imgvideo/rpc/sysbrg/src/page_alloc_server.c	/^IMG_VOID PALLOC_dispatch(SYSBRG_sPacket *psPacket)$/;"	f
PALLOC_eFuncId	imgvideo/rpc/sysbrg/src/page_alloc_rpc.h	/^} PALLOC_eFuncId;$/;"	t	typeref:enum:__anon773
PALLOC_eImportBufType	imgvideo/kernel_comp/include/page_alloc.h	/^} PALLOC_eImportBufType;$/;"	t	typeref:enum:__anon826
PALLOC_sAttachContext	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^} PALLOC_sAttachContext;$/;"	t	typeref:struct:__anon829	file:
PALLOC_sCmdMsg	imgvideo/rpc/sysbrg/src/page_alloc_rpc.h	/^} PALLOC_sCmdMsg;$/;"	t	typeref:struct:__anon774
PALLOC_sKmAlloc	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^} PALLOC_sKmAlloc;$/;"	t	typeref:struct:__anon830	file:
PALLOC_sRespMsg	imgvideo/rpc/sysbrg/src/page_alloc_rpc.h	/^} PALLOC_sRespMsg;$/;"	t	typeref:struct:__anon780
PALLOC_sUmAlloc	imgvideo/kernel_comp/include/page_alloc.h	/^} PALLOC_sUmAlloc;$/;"	t	typeref:struct:__anon827
PANIC_BE_STATUS	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    PANIC_BE_STATUS,$/;"	e	enum:XPL_DATA_ITEMS
PANIC_FE_STATUS	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    PANIC_FE_STATUS,$/;"	e	enum:XPL_DATA_ITEMS
PANIC_TRIGGER	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    PANIC_TRIGGER,$/;"	e	enum:XPL_DATA_ITEMS
PARSER_LOAD	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    PARSER_LOAD,$/;"	e	enum:XPL_TIMING_RANGES
PARSER_START_ADDRESS	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.h	73;"	d
PARSE_AND_SETUP_REG	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    PARSE_AND_SETUP_REG,$/;"	e	enum:XPL_TIMING_RANGES
PARSE_HEADER_SETUP_REG_2_5	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    PARSE_HEADER_SETUP_REG_2_5,$/;"	e	enum:XPL_TIMING_RANGES
PARSE_SLICE_HEADER	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    PARSE_SLICE_HEADER,$/;"	e	enum:XPL_TIMING_RANGES
PCICARD	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_cedarview.h	303;"	d
PCI_APOLLO_DEVICE_ID	encode/platform/sysdev/sysdev_pci.c	60;"	d	file:
PCI_APOLLO_DEVICE_ID	vdec/platform/sysdev/sysdev_fpga.c	67;"	d	file:
PCI_APOLLO_DEVICE_ID	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	88;"	d	file:
PCI_APOLLO_INTERRUPT_CLEAR	encode/platform/sysdev/sysdev_pci.c	93;"	d	file:
PCI_APOLLO_INTERRUPT_CLEAR	vdec/platform/sysdev/sysdev_fpga.c	100;"	d	file:
PCI_APOLLO_INTERRUPT_CLEAR	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	118;"	d	file:
PCI_APOLLO_INTERRUPT_ENABLE	encode/platform/sysdev/sysdev_pci.c	92;"	d	file:
PCI_APOLLO_INTERRUPT_ENABLE	vdec/platform/sysdev/sysdev_fpga.c	99;"	d	file:
PCI_APOLLO_INTERRUPT_ENABLE	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	117;"	d	file:
PCI_APOLLO_INTERRUPT_STATUS	encode/platform/sysdev/sysdev_pci.c	91;"	d	file:
PCI_APOLLO_INTERRUPT_STATUS	vdec/platform/sysdev/sysdev_fpga.c	98;"	d	file:
PCI_APOLLO_INTERRUPT_STATUS	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	116;"	d	file:
PCI_APOLLO_TEST_CTRL	encode/platform/sysdev/sysdev_pci.c	89;"	d	file:
PCI_APOLLO_TEST_CTRL	vdec/platform/sysdev/sysdev_fpga.c	96;"	d	file:
PCI_ATLAS_DDR_RESET	encode/platform/sysdev/sysdev_pci.c	83;"	d	file:
PCI_ATLAS_DDR_RESET	vdec/platform/sysdev/sysdev_fpga.c	90;"	d	file:
PCI_ATLAS_DDR_RESET	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	107;"	d	file:
PCI_ATLAS_DEVICE_ID	encode/platform/sysdev/sysdev_pci.c	59;"	d	file:
PCI_ATLAS_DEVICE_ID	vdec/platform/sysdev/sysdev_fpga.c	66;"	d	file:
PCI_ATLAS_DEVICE_ID	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	87;"	d	file:
PCI_ATLAS_DEVICE_INT	encode/platform/sysdev/sysdev_pci.c	77;"	d	file:
PCI_ATLAS_DEVICE_INT	vdec/platform/sysdev/sysdev_fpga.c	84;"	d	file:
PCI_ATLAS_DEVICE_INT	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	101;"	d	file:
PCI_ATLAS_DUT_RESET	encode/platform/sysdev/sysdev_pci.c	84;"	d	file:
PCI_ATLAS_DUT_RESET	vdec/platform/sysdev/sysdev_fpga.c	91;"	d	file:
PCI_ATLAS_DUT_RESET	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	108;"	d	file:
PCI_ATLAS_INTERRUPT_CLEAR	encode/platform/sysdev/sysdev_pci.c	75;"	d	file:
PCI_ATLAS_INTERRUPT_CLEAR	vdec/platform/sysdev/sysdev_fpga.c	82;"	d	file:
PCI_ATLAS_INTERRUPT_CLEAR	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	99;"	d	file:
PCI_ATLAS_INTERRUPT_ENABLE	encode/platform/sysdev/sysdev_pci.c	74;"	d	file:
PCI_ATLAS_INTERRUPT_ENABLE	vdec/platform/sysdev/sysdev_fpga.c	81;"	d	file:
PCI_ATLAS_INTERRUPT_ENABLE	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	98;"	d	file:
PCI_ATLAS_INTERRUPT_STATUS	encode/platform/sysdev/sysdev_pci.c	73;"	d	file:
PCI_ATLAS_INTERRUPT_STATUS	vdec/platform/sysdev/sysdev_fpga.c	80;"	d	file:
PCI_ATLAS_INTERRUPT_STATUS	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	97;"	d	file:
PCI_ATLAS_MASTER_ENABLE	encode/platform/sysdev/sysdev_pci.c	76;"	d	file:
PCI_ATLAS_MASTER_ENABLE	vdec/platform/sysdev/sysdev_fpga.c	83;"	d	file:
PCI_ATLAS_MASTER_ENABLE	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	100;"	d	file:
PCI_ATLAS_PDP1_INT	encode/platform/sysdev/sysdev_pci.c	78;"	d	file:
PCI_ATLAS_PDP1_INT	vdec/platform/sysdev/sysdev_fpga.c	85;"	d	file:
PCI_ATLAS_PDP1_INT	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	102;"	d	file:
PCI_ATLAS_PDP1_REGS_OFFSET	encode/platform/sysdev/sysdev_pci.c	71;"	d	file:
PCI_ATLAS_PDP1_REGS_OFFSET	vdec/platform/sysdev/sysdev_fpga.c	78;"	d	file:
PCI_ATLAS_PDP1_REGS_OFFSET	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	95;"	d	file:
PCI_ATLAS_PDP1_RESET	encode/platform/sysdev/sysdev_pci.c	82;"	d	file:
PCI_ATLAS_PDP1_RESET	vdec/platform/sysdev/sysdev_fpga.c	89;"	d	file:
PCI_ATLAS_PDP1_RESET	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	106;"	d	file:
PCI_ATLAS_PDP2_INT	encode/platform/sysdev/sysdev_pci.c	79;"	d	file:
PCI_ATLAS_PDP2_INT	vdec/platform/sysdev/sysdev_fpga.c	86;"	d	file:
PCI_ATLAS_PDP2_INT	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	103;"	d	file:
PCI_ATLAS_PDP2_REGS_OFFSET	encode/platform/sysdev/sysdev_pci.c	72;"	d	file:
PCI_ATLAS_PDP2_REGS_OFFSET	vdec/platform/sysdev/sysdev_fpga.c	79;"	d	file:
PCI_ATLAS_PDP2_REGS_OFFSET	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	96;"	d	file:
PCI_ATLAS_PDP2_RESET	encode/platform/sysdev/sysdev_pci.c	81;"	d	file:
PCI_ATLAS_PDP2_RESET	vdec/platform/sysdev/sysdev_fpga.c	88;"	d	file:
PCI_ATLAS_PDP2_RESET	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	105;"	d	file:
PCI_ATLAS_PDP_REGS_BAR	encode/platform/sysdev/sysdev_pci.c	68;"	d	file:
PCI_ATLAS_PDP_REGS_BAR	vdec/platform/sysdev/sysdev_fpga.c	75;"	d	file:
PCI_ATLAS_PDP_REGS_BAR	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	92;"	d	file:
PCI_ATLAS_PDP_REGS_SIZE	encode/platform/sysdev/sysdev_pci.c	69;"	d	file:
PCI_ATLAS_PDP_REGS_SIZE	vdec/platform/sysdev/sysdev_fpga.c	76;"	d	file:
PCI_ATLAS_PDP_REGS_SIZE	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	93;"	d	file:
PCI_ATLAS_RESET_BITS	encode/platform/sysdev/sysdev_pci.c	86;"	d	file:
PCI_ATLAS_RESET_BITS	vdec/platform/sysdev/sysdev_fpga.c	93;"	d	file:
PCI_ATLAS_RESET_BITS	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	110;"	d	file:
PCI_ATLAS_RESET_REG_OFFSET	encode/platform/sysdev/sysdev_pci.c	85;"	d	file:
PCI_ATLAS_RESET_REG_OFFSET	vdec/platform/sysdev/sysdev_fpga.c	92;"	d	file:
PCI_ATLAS_RESET_REG_OFFSET	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	109;"	d	file:
PCI_ATLAS_SCB_RESET	encode/platform/sysdev/sysdev_pci.c	80;"	d	file:
PCI_ATLAS_SCB_RESET	vdec/platform/sysdev/sysdev_fpga.c	87;"	d	file:
PCI_ATLAS_SCB_RESET	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	104;"	d	file:
PCI_ATLAS_SYS_CTRL_REGS_BAR	encode/platform/sysdev/sysdev_pci.c	67;"	d	file:
PCI_ATLAS_SYS_CTRL_REGS_BAR	vdec/platform/sysdev/sysdev_fpga.c	74;"	d	file:
PCI_ATLAS_SYS_CTRL_REGS_BAR	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	91;"	d	file:
PCI_ATLAS_SYS_CTRL_REGS_OFFSET	encode/platform/sysdev/sysdev_pci.c	70;"	d	file:
PCI_ATLAS_SYS_CTRL_REGS_OFFSET	vdec/platform/sysdev/sysdev_fpga.c	77;"	d	file:
PCI_ATLAS_SYS_CTRL_REGS_OFFSET	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	94;"	d	file:
PCI_ATLAS_TEST_CTRL	encode/platform/sysdev/sysdev_pci.c	88;"	d	file:
PCI_ATLAS_TEST_CTRL	vdec/platform/sysdev/sysdev_fpga.c	95;"	d	file:
PCI_ATLAS_VENDOR_ID	encode/platform/sysdev/sysdev_pci.c	58;"	d	file:
PCI_ATLAS_VENDOR_ID	vdec/platform/sysdev/sysdev_fpga.c	65;"	d	file:
PCI_ATLAS_VENDOR_ID	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	86;"	d	file:
PCI_CARD	encode/configs/target_config.h	258;"	d
PCI_CARD	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_atlas.h	303;"	d
PCI_CARD	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_default.h	303;"	d
PCI_CDV_BAR	vdec/platform/sysdev/sysdev_cedarview.c	90;"	d	file:
PCI_CDV_DEVICE_ID0	vdec/platform/sysdev/sysdev_cedarview.c	82;"	d	file:
PCI_CDV_DEVICE_ID0	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	71;"	d	file:
PCI_CDV_DEVICE_ID1	vdec/platform/sysdev/sysdev_cedarview.c	83;"	d	file:
PCI_CDV_DEVICE_ID2	vdec/platform/sysdev/sysdev_cedarview.c	84;"	d	file:
PCI_CDV_DEVICE_ID3	vdec/platform/sysdev/sysdev_cedarview.c	85;"	d	file:
PCI_CDV_DEVICE_ID4	vdec/platform/sysdev/sysdev_cedarview.c	86;"	d	file:
PCI_CDV_DEVICE_ID5	vdec/platform/sysdev/sysdev_cedarview.c	87;"	d	file:
PCI_CDV_DEVICE_ID6	vdec/platform/sysdev/sysdev_cedarview.c	88;"	d	file:
PCI_CDV_DEVICE_ID7	vdec/platform/sysdev/sysdev_cedarview.c	89;"	d	file:
PCI_CDV_DEVICE_ID7	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	72;"	d	file:
PCI_CDV_IDENTITY_REG	vdec/platform/sysdev/sysdev_cedarview.c	97;"	d	file:
PCI_CDV_INT_ENABLE_REG	vdec/platform/sysdev/sysdev_cedarview.c	96;"	d	file:
PCI_CDV_INT_MASK_REG	vdec/platform/sysdev/sysdev_cedarview.c	98;"	d	file:
PCI_CDV_INT_STATUS_REG	vdec/platform/sysdev/sysdev_cedarview.c	99;"	d	file:
PCI_CDV_MSVDX_INT_MASK	vdec/platform/sysdev/sysdev_cedarview.c	93;"	d	file:
PCI_CDV_MSVDX_OFFSET	vdec/platform/sysdev/sysdev_cedarview.c	91;"	d	file:
PCI_CDV_MSVDX_SIZE	vdec/platform/sysdev/sysdev_cedarview.c	100;"	d	file:
PCI_CDV_TOPAZ_INT_MASK	vdec/platform/sysdev/sysdev_cedarview.c	94;"	d	file:
PCI_CDV_TOPAZ_MSVDX_INT_MASK	vdec/platform/sysdev/sysdev_cedarview.c	95;"	d	file:
PCI_CDV_TOPAZ_OFFSET	vdec/platform/sysdev/sysdev_cedarview.c	92;"	d	file:
PCI_CDV_VENDOR_ID	vdec/platform/sysdev/sysdev_cedarview.c	81;"	d	file:
PCI_CDV_VENDOR_ID	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	70;"	d	file:
PCI_MAX_REGIONS	vdec/platform/sysdev/sysdev_cedarview.c	79;"	d	file:
PCI_MAX_REGIONS	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	73;"	d	file:
PCI_MAX_REGIONS	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	80;"	d	file:
PC_START_ADDRESS	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	79;"	d
PC_START_ADDRESS	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	163;"	d	file:
PERFLOG_Deinitialise	imgvideo/port_fwrk/libraries/perflog/linux/code/perflog_api.c	/^IMG_VOID PERFLOG_Deinitialise($/;"	f
PERFLOG_Initialise	imgvideo/port_fwrk/libraries/perflog/linux/code/perflog_api.c	/^IMG_RESULT PERFLOG_Initialise($/;"	f
PERFLOG_Open	imgvideo/port_fwrk/libraries/perflog/linux/code/perflog_api.c	/^IMG_RESULT PERFLOG_Open($/;"	f
PERFLOG_WritePerfMsg	imgvideo/port_fwrk/libraries/perflog/linux/code/perflog_api.c	/^IMG_RESULT PERFLOG_WritePerfMsg($/;"	f
PERI_CRG	vdec/platform/sysdev/sysdev_hisi.c	87;"	d	file:
PFIXED_POINT	encode/firmware/topaz_hp/fwlib/include/defs.h	/^} FIXED_POINT, *PFIXED_POINT;$/;"	t	typeref:struct:_FIXED_POINT_
PFN_CMD_COMPLETE	imgvideo/port_fwrk/include/servicesext.h	/^typedef IMG_VOID (*PFN_CMD_COMPLETE) (IMG_HANDLE);$/;"	t
PFN_CMD_PROC	imgvideo/port_fwrk/include/servicesext.h	/^typedef IMG_BOOL (*PFN_CMD_PROC) (IMG_HANDLE, IMG_UINT32, IMG_VOID*);$/;"	t
PFN_GET_BUFFER_ADDR	imgvideo/port_fwrk/include/servicesext.h	/^typedef PVRSRV_ERROR (*PFN_GET_BUFFER_ADDR)(IMG_HANDLE,$/;"	t
PFN_POST_CLOCKSPEED_CHANGE	imgvideo/port_fwrk/include/servicesext.h	/^typedef PVRSRV_ERROR (*PFN_POST_CLOCKSPEED_CHANGE) (IMG_HANDLE				hDevHandle,$/;"	t
PFN_POST_POWER	imgvideo/port_fwrk/include/servicesext.h	/^typedef PVRSRV_ERROR (*PFN_POST_POWER) (IMG_HANDLE				hDevHandle,$/;"	t
PFN_PRE_CLOCKSPEED_CHANGE	imgvideo/port_fwrk/include/servicesext.h	/^typedef PVRSRV_ERROR (*PFN_PRE_CLOCKSPEED_CHANGE) (IMG_HANDLE				hDevHandle,$/;"	t
PFN_PRE_POWER	imgvideo/port_fwrk/include/servicesext.h	/^typedef PVRSRV_ERROR (*PFN_PRE_POWER) (IMG_HANDLE				hDevHandle,$/;"	t
PGENERIC_COLOUR	encode/firmware/topaz_hp/fwlib/include/defs.h	/^} GENERIC_COLOUR, *PGENERIC_COLOUR;$/;"	t	typeref:struct:tagGENERIC_COLOUR
PICMAN_4_5	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    PICMAN_4_5,$/;"	e	enum:XPL_TIMING_RANGES
PIC_DATA	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    PIC_DATA        = 0,$/;"	e	enum:XPL_DATA_ITEMS
PIC_PARAMS	encode/kernel_device/include/apiinternal.h	/^} PIC_PARAMS;$/;"	t	typeref:struct:__anon505
PIXEL_AYBY_ORDER	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	PIXEL_AYBY_ORDER  = 8$/;"	e	enum:__anon817
PIXEL_BIT10_LSB_MP	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^    PIXEL_BIT10_LSB_MP  = 2, \/**< @brief 10 bits format using least significant bits of a word (16b) *\/$/;"	e	enum:__anon818
PIXEL_BIT10_MP	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^    PIXEL_BIT10_MP		= 3$/;"	e	enum:__anon818
PIXEL_BIT10_MSB_MP	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	PIXEL_BIT10_MSB_MP  = 1, \/**< @brief 10 bits format using most siginficant bits of a word (16b) *\/$/;"	e	enum:__anon818
PIXEL_BIT8_MP	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^    PIXEL_BIT8_MP		= 0, \/**< @brief 8 bits format: no packing, whole byte is used *\/$/;"	e	enum:__anon818
PIXEL_ComparePixelFormats	imgvideo/imglib/libraries/pixelapi/code/pixel_api.c	/^static int PIXEL_ComparePixelFormats(const void * inA, const void * inB)$/;"	f	file:
PIXEL_ComparePixelInfo	imgvideo/imglib/libraries/pixelapi/code/pixel_api.c	/^static int PIXEL_ComparePixelInfo($/;"	f	file:
PIXEL_END_OF_IMAGE_REACHED	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	74;"	d
PIXEL_FILL_CONTROL_BLOCK_FROM_IMAGEBUFCB	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	204;"	d
PIXEL_FORMAT_411	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	PIXEL_FORMAT_411  = 1,$/;"	e	enum:__anon819
PIXEL_FORMAT_420	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^    PIXEL_FORMAT_420  = 2,$/;"	e	enum:__anon819
PIXEL_FORMAT_422	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^    PIXEL_FORMAT_422  = 3,$/;"	e	enum:__anon819
PIXEL_FORMAT_444	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^    PIXEL_FORMAT_444  = 4,$/;"	e	enum:__anon819
PIXEL_FORMAT_INVALID	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^    PIXEL_FORMAT_INVALID = 0xFF$/;"	e	enum:__anon819
PIXEL_FORMAT_MONO	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^    PIXEL_FORMAT_MONO = 0,$/;"	e	enum:__anon819
PIXEL_FormatIdc	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^} PIXEL_FormatIdc;$/;"	t	typeref:enum:__anon819
PIXEL_GET_HW_CHROMA_FORMAT_IDC	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	172;"	d
PIXEL_GET_HW_CHROMA_INTERLEAVED	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	114;"	d
PIXEL_GET_HW_MEMORY_PACKING	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	142;"	d
PIXEL_GET_PIXEL_INFO	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.h	79;"	d
PIXEL_GET_UV_HEIGHT	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.h	76;"	d
PIXEL_GET_UV_STRIDE	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.h	74;"	d
PIXEL_GetEnd	imgvideo/imglib/libraries/pixelapi/code/pixel_api.c	/^PIXEL_GetEnd($/;"	f
PIXEL_GetFirstPixel	imgvideo/imglib/libraries/pixelapi/code/pixel_api.c	/^IMG_RESULT  PIXEL_GetFirstPixel($/;"	f
PIXEL_GetFormatDesc	imgvideo/imglib/libraries/pixelapi/code/pixel_api.c	/^IMG_RESULT PIXEL_GetFormatDesc(IMG_ePixelFormat ePixelFormat, IMG_sPixelFormatDesc* psDesc)$/;"	f
PIXEL_GetNextPixel	imgvideo/imglib/libraries/pixelapi/code/pixel_api.c	/^IMG_RESULT  PIXEL_GetNextPixel($/;"	f
PIXEL_GetPixel	imgvideo/imglib/libraries/pixelapi/code/pixel_api.c	/^IMG_RESULT  PIXEL_GetPixel($/;"	f
PIXEL_GetPixelFormat	imgvideo/imglib/libraries/pixelapi/code/pixel_api.c	/^IMG_ePixelFormat PIXEL_GetPixelFormat($/;"	f
PIXEL_GetPixelGroup	imgvideo/imglib/libraries/pixelapi/code/pixel_api.c	/^IMG_UINT32 PIXEL_GetPixelGroup(    $/;"	f
PIXEL_INVALID_BDC	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	81;"	d
PIXEL_INVALID_CI	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^    PIXEL_INVALID_CI  = 0,$/;"	e	enum:__anon817
PIXEL_MAX_NAME_LENGTH	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	75;"	d
PIXEL_MAX_YUV_COMPONENTS	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	71;"	d
PIXEL_MODE_FIELD_0	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^    PIXEL_MODE_FIELD_0,$/;"	e	enum:__anon821
PIXEL_MODE_FIELD_1	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^    PIXEL_MODE_FIELD_1$/;"	e	enum:__anon821
PIXEL_MODE_PROGRESSIVE	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^    PIXEL_MODE_PROGRESSIVE,$/;"	e	enum:__anon821
PIXEL_MONOCHROME	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	80;"	d
PIXEL_MULTICHROME	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	79;"	d
PIXEL_SetEnd	imgvideo/imglib/libraries/pixelapi/code/pixel_api.c	/^IMG_RESULT  PIXEL_SetEnd($/;"	f
PIXEL_SetFirstPixel	imgvideo/imglib/libraries/pixelapi/code/pixel_api.c	/^IMG_RESULT  PIXEL_SetFirstPixel($/;"	f
PIXEL_SetNextPixel	imgvideo/imglib/libraries/pixelapi/code/pixel_api.c	/^IMG_RESULT  PIXEL_SetNextPixel($/;"	f
PIXEL_SetPixel	imgvideo/imglib/libraries/pixelapi/code/pixel_api.c	/^IMG_RESULT  PIXEL_SetPixel($/;"	f
PIXEL_SetPixelGroup	imgvideo/imglib/libraries/pixelapi/code/pixel_api.c	/^IMG_UINT32 PIXEL_SetPixelGroup($/;"	f
PIXEL_TWIDDLE_ADDRESS	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.h	86;"	d
PIXEL_UV_ORDER	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	PIXEL_UV_ORDER    = 1,$/;"	e	enum:__anon817
PIXEL_VU_ORDER	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^    PIXEL_VU_ORDER    = 2,$/;"	e	enum:__anon817
PIXEL_YAYB_ORDER	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	PIXEL_YAYB_ORDER  = 4,$/;"	e	enum:__anon817
PIXEL_YUVGetDescriptor	imgvideo/imglib/libraries/pixelapi/code/pixel_api.c	/^IMG_RESULT PIXEL_YUVGetDescriptor($/;"	f
PIXEL_asPixelInfo	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_sPixelInfoTable PIXEL_asPixelInfo [] =$/;"	v
PIXEL_eChromaInterleaved	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^} PIXEL_eChromaInterleaved;$/;"	t	typeref:enum:__anon817
PIXEL_eMemoryPacking	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^} PIXEL_eMemoryPacking;$/;"	t	typeref:enum:__anon818
PIXEL_eMode	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^} PIXEL_eMode;$/;"	t	typeref:enum:__anon821
PIXEL_sGetSetCB	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^} PIXEL_sGetSetCB;$/;"	t	typeref:struct:__anon823
PIXEL_sInfo	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^} PIXEL_sInfo;$/;"	t	typeref:struct:__anon822
PIXEL_sPixelInfo	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^} PIXEL_sPixelInfo;$/;"	t	typeref:struct:__anon820
PIXNAME	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	58;"	d	file:
PIXNAME	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	60;"	d	file:
PI_LOWP	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	100;"	d
PLANT_CB_MAX	vdec/kernel_device/libraries/vdecdd/include/plant.h	/^    PLANT_CB_MAX,$/;"	e	enum:__anon26
PLANT_CB_PICTURE_RESOURCE_ADD	vdec/kernel_device/libraries/vdecdd/include/plant.h	/^    PLANT_CB_PICTURE_RESOURCE_ADD = VDECDD_CBGRP_PLANT,     \/*!< New picture resource bundle (pvData: VDECDD_sPictResInt *)$/;"	e	enum:__anon26
PLANT_CB_PICTURE_RESOURCE_REMOVE	vdec/kernel_device/libraries/vdecdd/include/plant.h	/^    PLANT_CB_PICTURE_RESOURCE_REMOVE,                       \/*!< Picture resource should no longer be referenced.         *\/$/;"	e	enum:__anon26
PLANT_Deinitialise	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^IMG_RESULT PLANT_Deinitialise($/;"	f
PLANT_Initialise	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^IMG_RESULT PLANT_Initialise($/;"	f
PLANT_IsStreamResourceSuitable	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^IMG_BOOL PLANT_IsStreamResourceSuitable($/;"	f
PLANT_StreamCreate	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^IMG_RESULT PLANT_StreamCreate($/;"	f
PLANT_StreamDestroy	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^IMG_RESULT PLANT_StreamDestroy($/;"	f
PLANT_StreamResourceCreate	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^IMG_RESULT PLANT_StreamResourceCreate($/;"	f
PLANT_StreamResourceDestroy	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^IMG_RESULT PLANT_StreamResourceDestroy($/;"	f
PLANT_eCBType	vdec/kernel_device/libraries/vdecdd/include/plant.h	/^} PLANT_eCBType;$/;"	t	typeref:enum:__anon26
PLANT_sDetachedAuxPict	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^} PLANT_sDetachedAuxPict;$/;"	t	typeref:struct:__anon99	file:
PLANT_sMBParamAllocInfo	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^} PLANT_sMBParamAllocInfo;$/;"	t	typeref:struct:__anon101	file:
PLANT_sPictResInfo	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^} PLANT_sPictResInfo;$/;"	t	typeref:struct:__anon97	file:
PLANT_sSeqResInfo	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^} PLANT_sSeqResInfo;$/;"	t	typeref:struct:__anon98	file:
PLANT_sStrConfig	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^} PLANT_sStrConfig;$/;"	t	typeref:struct:__anon96	file:
PLANT_sStreamContext	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^} PLANT_sStreamContext;$/;"	t	typeref:struct:__anon100	file:
PLATFORM_PIXEL_FORMAT	imgvideo/platform/hisi/hisi_imghal_priv.h	26;"	d
PMAN_Deinitialise	imgvideo/port_fwrk/libraries/pman/code/pman_api.c	/^IMG_VOID PMAN_Deinitialise(IMG_VOID)$/;"	f
PMAN_DevDisconnectComplete	imgvideo/port_fwrk/libraries/pman/code/pman_api.c	/^IMG_VOID PMAN_DevDisconnectComplete($/;"	f
PMAN_GetProcResBucket	imgvideo/port_fwrk/libraries/pman/code/pman_api.c	/^IMG_RESULT PMAN_GetProcResBucket($/;"	f
PMAN_Initialise	imgvideo/port_fwrk/libraries/pman/code/pman_api.c	/^IMG_RESULT PMAN_Initialise(IMG_VOID)$/;"	f
PMAN_RegisterProcessLostCb	imgvideo/port_fwrk/libraries/pman/code/pman_api.c	/^IMG_RESULT PMAN_RegisterProcessLostCb($/;"	f
PMAN_RemoveProcessLostCb	imgvideo/port_fwrk/libraries/pman/code/pman_api.c	/^IMG_VOID PMAN_RemoveProcessLostCb($/;"	f
PMAN_pfnProcessLostCb	imgvideo/port_fwrk/include/pman_api.h	/^typedef IMG_VOID ( * PMAN_pfnProcessLostCb) ($/;"	t
PMAN_sProcContext	imgvideo/port_fwrk/libraries/pman/code/pman_api.c	/^typedef struct PMAN_tag_sProcContext        PMAN_sProcContext;$/;"	t	typeref:struct:PMAN_tag_sProcContext	file:
PMAN_sProcLostCb	imgvideo/port_fwrk/libraries/pman/code/pman_api.c	/^} PMAN_sProcLostCb;$/;"	t	typeref:struct:__anon627	file:
PMAN_tag_sProcContext	imgvideo/port_fwrk/libraries/pman/code/pman_api.c	/^struct PMAN_tag_sProcContext$/;"	s	file:
PMC	vdec/platform/sysdev/sysdev_hisi.c	89;"	d	file:
POLL_FOR_INTERRUPT	encode/kernel_device/include/apiinternal.h	53;"	d
POOL_Alloc	imgvideo/imglib/libraries/talmmu_api/code/pool.c	/^IMG_RESULT POOL_Alloc($/;"	f
POOL_Create	imgvideo/imglib/libraries/talmmu_api/code/pool.c	/^IMG_RESULT POOL_Create($/;"	f
POOL_Delete	imgvideo/imglib/libraries/talmmu_api/code/pool.c	/^IMG_RESULT POOL_Delete($/;"	f
POOL_Free	imgvideo/imglib/libraries/talmmu_api/code/pool.c	/^IMG_RESULT POOL_Free($/;"	f
POOL_IDGEN_BLOCK_SIZE	imgvideo/port_fwrk/libraries/pool/code/pool_api.c	55;"	d	file:
POOL_IDGEN_MAX_ID	imgvideo/port_fwrk/libraries/pool/code/pool_api.c	54;"	d	file:
POOL_Initialise	imgvideo/port_fwrk/libraries/pool/code/pool_api.c	/^IMG_RESULT POOL_Initialise(IMG_VOID)$/;"	f
POOL_PoolCreate	imgvideo/port_fwrk/libraries/pool/code/pool_api.c	/^IMG_RESULT POOL_PoolCreate($/;"	f
POOL_ResAlloc	imgvideo/port_fwrk/libraries/pool/code/pool_api.c	/^IMG_RESULT POOL_ResAlloc($/;"	f
POOL_ResClone	imgvideo/port_fwrk/libraries/pool/code/pool_api.c	/^IMG_RESULT POOL_ResClone($/;"	f
POOL_ResRegister	imgvideo/port_fwrk/libraries/pool/code/pool_api.c	/^IMG_RESULT POOL_ResRegister($/;"	f
POOL_pfnDestructor	imgvideo/port_fwrk/include/pool_api.h	/^typedef IMG_VOID ( * POOL_pfnDestructor) ($/;"	t
POOL_pfnFree	imgvideo/port_fwrk/include/pool_api.h	/^typedef IMG_VOID ( * POOL_pfnFree) ($/;"	t
POOL_sResPool	imgvideo/port_fwrk/libraries/pool/code/pool_api.c	/^} POOL_sResPool;$/;"	t	typeref:struct:__anon626	file:
POOL_sResource	imgvideo/port_fwrk/libraries/pool/code/pool_api.c	/^typedef struct POOL_tag_sResource POOL_sResource;$/;"	t	typeref:struct:POOL_tag_sResource	file:
POOL_tag_sResource	imgvideo/port_fwrk/libraries/pool/code/pool_api.c	/^struct POOL_tag_sResource$/;"	s	file:
PPFN_CMD_COMPLETE	imgvideo/port_fwrk/include/servicesext.h	/^typedef IMG_VOID (**PPFN_CMD_COMPLETE) (IMG_HANDLE);$/;"	t
PPFN_CMD_PROC	imgvideo/port_fwrk/include/servicesext.h	/^typedef IMG_BOOL (**PPFN_CMD_PROC) (IMG_HANDLE, IMG_UINT32, IMG_VOID*);$/;"	t
PPS_SLOTS	vdec/apis/vdec/include/vdec_api.h	69;"	d
PPVRSRV_CLIENT_SYNC_INFO	imgvideo/port_fwrk/include/servicesext.h	/^} PVRSRV_CLIENT_SYNC_INFO, *PPVRSRV_CLIENT_SYNC_INFO;$/;"	t	typeref:struct:_PVRSRV_CLIENT_SYNC_INFO_
PPVRSRV_DEV_POWER_STATE	imgvideo/port_fwrk/include/servicesext.h	/^} PVRSRV_DEV_POWER_STATE, *PPVRSRV_DEV_POWER_STATE;	\/* PRQA S 3205 *\/$/;"	t	typeref:enum:_PVRSRV_DEV_POWER_STATE_
PPVRSRV_REGISTRY_INFO	imgvideo/port_fwrk/include/servicesext.h	/^} PVRSRV_REGISTRY_INFO, *PPVRSRV_REGISTRY_INFO;$/;"	t	typeref:struct:_PVRSRV_REGISTRY_INFO_
PPVRSRV_SYS_POWER_STATE	imgvideo/port_fwrk/include/servicesext.h	/^} PVRSRV_SYS_POWER_STATE, *PPVRSRV_SYS_POWER_STATE;$/;"	t	typeref:enum:_PVRSRV_SYS_POWER_STATE_
PREC_CASES	vdec/firmware/include/vp6fw_data.h	125;"	d
PREC_CASES	vdec/firmware/share/vp6fw_data_shared.h	126;"	d
PREF	imgvideo/imglib/libraries/talmmu_api/code/addr_alloc1.c	61;"	d	file:
PREF	imgvideo/imglib/libraries/talmmu_api/code/addr_alloc1.c	63;"	d	file:
PRGB	encode/firmware/topaz_hp/fwlib/include/defs.h	/^}RGB, *PRGB;$/;"	t	typeref:struct:_RGB_
PRGBA_COLOUR	encode/firmware/topaz_hp/fwlib/include/defs.h	/^} RGBA_COLOUR, *PRGBA_COLOUR;$/;"	t	typeref:struct:tagRGBA_COLOUR
PRGBA_TAGGED_COLOUR	encode/firmware/topaz_hp/fwlib/include/defs.h	/^} RGBA_TAGGED_COLOUR, *PRGBA_TAGGED_COLOUR;$/;"	t	typeref:struct:tagRGBA_TAGGED_COLOUR
PRINT	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	78;"	d	file:
PRINT	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	81;"	d	file:
PRINT	encode/kernel_device/libraries/topaz_hp/code/fwtrace.c	56;"	d	file:
PRINT	encode/kernel_device/libraries/topaz_hp/code/fwtrace.c	62;"	d	file:
PRINT	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	109;"	d	file:
PRINT	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	115;"	d	file:
PRINT	encode/kernel_device/libraries/topaz_hp/code/topaz_device_km.c	72;"	d	file:
PRINT	encode/kernel_device/libraries/topaz_hp/code/topaz_device_km.c	75;"	d	file:
PRINT	encode/kernel_device/libraries/topaz_hp/code/topazmmu.c	74;"	d	file:
PRINT	encode/kernel_device/libraries/topaz_hp/code/topazmmu.c	77;"	d	file:
PROBIDEALXMIT	vdec/firmware/include/vp6fw_data.h	116;"	d
PROBIDEALXMIT	vdec/firmware/share/vp6fw_data_shared.h	117;"	d
PROBVECTORXMIT	vdec/firmware/include/vp6fw_data.h	115;"	d
PROBVECTORXMIT	vdec/firmware/share/vp6fw_data_shared.h	116;"	d
PROB_UPDATE_BASELINE_COST	vdec/firmware/include/vp6fw_data.h	118;"	d
PROB_UPDATE_BASELINE_COST	vdec/firmware/share/vp6fw_data_shared.h	119;"	d
PSR_ERROR_MASK	vdec/apis/vdec/include/vdec_api.h	227;"	d
PTH_SEI_NAL_CPB_REMOVAL_DELAY	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	PTH_SEI_NAL_CPB_REMOVAL_DELAY,					\/\/!< Insert cpb_removal_delay$/;"	e	enum:__anon531
PTH_SEI_NAL_CPB_REMOVAL_DELAY_SIZE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	146;"	d
PTH_SEI_NAL_DPB_OUTPUT_DELAY	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	PTH_SEI_NAL_DPB_OUTPUT_DELAY,					\/\/!< Insert dpb_output_delay$/;"	e	enum:__anon531
PTH_SEI_NAL_DPB_OUTPUT_DELAY_SIZE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	147;"	d
PVEC4	encode/firmware/topaz_hp/fwlib/include/defs.h	/^} VEC4, *PVEC4;$/;"	t	typeref:struct:tagVEC4
PVECTOR	encode/firmware/topaz_hp/fwlib/include/defs.h	/^}VECTOR, *PVECTOR;$/;"	t	typeref:struct:_VECTOR_
PVOID	encode/firmware/topaz_hp/fwlib/include/defs.h	/^typedef void * PVOID;$/;"	t
PVRSRV_ALPHA_FORMAT	imgvideo/port_fwrk/include/servicesext.h	/^} PVRSRV_ALPHA_FORMAT;$/;"	t	typeref:enum:_PVRSRV_ALPHA_FORMAT_
PVRSRV_ALPHA_FORMAT_MASK	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ALPHA_FORMAT_MASK		=  0x0000000F,$/;"	e	enum:_PVRSRV_ALPHA_FORMAT_
PVRSRV_ALPHA_FORMAT_NONPRE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ALPHA_FORMAT_NONPRE		=  0x00000002,$/;"	e	enum:_PVRSRV_ALPHA_FORMAT_
PVRSRV_ALPHA_FORMAT_PRE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ALPHA_FORMAT_PRE			=  0x00000001,$/;"	e	enum:_PVRSRV_ALPHA_FORMAT_
PVRSRV_ALPHA_FORMAT_UNKNOWN	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ALPHA_FORMAT_UNKNOWN		=  0x00000000,$/;"	e	enum:_PVRSRV_ALPHA_FORMAT_
PVRSRV_BC_FLAGS_YUVCSC_BT601	imgvideo/port_fwrk/include/servicesext.h	990;"	d
PVRSRV_BC_FLAGS_YUVCSC_BT709	imgvideo/port_fwrk/include/servicesext.h	991;"	d
PVRSRV_BC_FLAGS_YUVCSC_CONFORMANT_RANGE	imgvideo/port_fwrk/include/servicesext.h	987;"	d
PVRSRV_BC_FLAGS_YUVCSC_FULL_RANGE	imgvideo/port_fwrk/include/servicesext.h	988;"	d
PVRSRV_CLIENT_SYNC_INFO	imgvideo/port_fwrk/include/servicesext.h	/^} PVRSRV_CLIENT_SYNC_INFO, *PPVRSRV_CLIENT_SYNC_INFO;$/;"	t	typeref:struct:_PVRSRV_CLIENT_SYNC_INFO_
PVRSRV_COLOURSPACE_FORMAT	imgvideo/port_fwrk/include/servicesext.h	/^} PVRSRV_COLOURSPACE_FORMAT;$/;"	t	typeref:enum:_PVRSRV_COLOURSPACE_FORMAT_
PVRSRV_COLOURSPACE_FORMAT_LINEAR	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_COLOURSPACE_FORMAT_LINEAR		=  0x00010000,$/;"	e	enum:_PVRSRV_COLOURSPACE_FORMAT_
PVRSRV_COLOURSPACE_FORMAT_MASK	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_COLOURSPACE_FORMAT_MASK			=  0x000F0000,$/;"	e	enum:_PVRSRV_COLOURSPACE_FORMAT_
PVRSRV_COLOURSPACE_FORMAT_NONLINEAR	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_COLOURSPACE_FORMAT_NONLINEAR		=  0x00020000,$/;"	e	enum:_PVRSRV_COLOURSPACE_FORMAT_
PVRSRV_COLOURSPACE_FORMAT_UNKNOWN	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_COLOURSPACE_FORMAT_UNKNOWN		=  0x00000000,$/;"	e	enum:_PVRSRV_COLOURSPACE_FORMAT_
PVRSRV_CREATE_SWAPCHAIN_OEMOVERLAY	imgvideo/port_fwrk/include/servicesext.h	720;"	d
PVRSRV_CREATE_SWAPCHAIN_QUERY	imgvideo/port_fwrk/include/servicesext.h	719;"	d
PVRSRV_CREATE_SWAPCHAIN_SHARED	imgvideo/port_fwrk/include/servicesext.h	718;"	d
PVRSRV_CURSOR_INFO	imgvideo/port_fwrk/include/servicesext.h	/^} PVRSRV_CURSOR_INFO;$/;"	t	typeref:struct:PVRSRV_CURSOR_INFO_TAG
PVRSRV_CURSOR_INFO_TAG	imgvideo/port_fwrk/include/servicesext.h	/^typedef struct PVRSRV_CURSOR_INFO_TAG$/;"	s
PVRSRV_CURSOR_SHAPE	imgvideo/port_fwrk/include/servicesext.h	/^} PVRSRV_CURSOR_SHAPE;$/;"	t	typeref:struct:PVRSRV_CURSOR_SHAPE_TAG
PVRSRV_CURSOR_SHAPE_TAG	imgvideo/port_fwrk/include/servicesext.h	/^typedef struct PVRSRV_CURSOR_SHAPE_TAG$/;"	s
PVRSRV_DEVICE_CLASS	imgvideo/port_fwrk/include/servicesext.h	/^} PVRSRV_DEVICE_CLASS;$/;"	t	typeref:enum:_PVRSRV_DEVICE_CLASS_
PVRSRV_DEVICE_CLASS_3D	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_DEVICE_CLASS_3D				= 0 ,$/;"	e	enum:_PVRSRV_DEVICE_CLASS_
PVRSRV_DEVICE_CLASS_BUFFER	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_DEVICE_CLASS_BUFFER			= 2 ,$/;"	e	enum:_PVRSRV_DEVICE_CLASS_
PVRSRV_DEVICE_CLASS_DISPLAY	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_DEVICE_CLASS_DISPLAY			= 1 ,$/;"	e	enum:_PVRSRV_DEVICE_CLASS_
PVRSRV_DEVICE_CLASS_FORCE_I32	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_DEVICE_CLASS_FORCE_I32 		= 0x7fffffff$/;"	e	enum:_PVRSRV_DEVICE_CLASS_
PVRSRV_DEVICE_CLASS_VIDEO	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_DEVICE_CLASS_VIDEO			= 3 ,$/;"	e	enum:_PVRSRV_DEVICE_CLASS_
PVRSRV_DEV_POWER_STATE	imgvideo/port_fwrk/include/servicesext.h	/^} PVRSRV_DEV_POWER_STATE, *PPVRSRV_DEV_POWER_STATE;	\/* PRQA S 3205 *\/$/;"	t	typeref:enum:_PVRSRV_DEV_POWER_STATE_
PVRSRV_DEV_POWER_STATE_DEFAULT	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_DEV_POWER_STATE_DEFAULT	= -1,	\/*!< Default state for the device *\/$/;"	e	enum:_PVRSRV_DEV_POWER_STATE_
PVRSRV_DEV_POWER_STATE_FORCE_I32	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_DEV_POWER_STATE_FORCE_I32 = 0x7fffffff$/;"	e	enum:_PVRSRV_DEV_POWER_STATE_
PVRSRV_DEV_POWER_STATE_IDLE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_DEV_POWER_STATE_IDLE		= 1,	\/*!< Powered but operation paused *\/$/;"	e	enum:_PVRSRV_DEV_POWER_STATE_
PVRSRV_DEV_POWER_STATE_OFF	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_DEV_POWER_STATE_OFF		= 2,	\/*!< Unpowered *\/$/;"	e	enum:_PVRSRV_DEV_POWER_STATE_
PVRSRV_DEV_POWER_STATE_ON	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_DEV_POWER_STATE_ON		= 0,	\/*!< Running *\/$/;"	e	enum:_PVRSRV_DEV_POWER_STATE_
PVRSRV_ERROR	imgvideo/port_fwrk/include/servicesext.h	/^} PVRSRV_ERROR;$/;"	t	typeref:enum:_PVRSRV_ERROR_
PVRSRV_ERROR_BAD_MAPPING	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_BAD_MAPPING,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_BAD_REGION_SIZE_MISMATCH	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_BAD_REGION_SIZE_MISMATCH,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_BAD_SYNC_STATE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_BAD_SYNC_STATE,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_BLIT_SETUP_FAILED	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_BLIT_SETUP_FAILED,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_BM_BAD_SHAREMEM_HANDLE	imgvideo/port_fwrk/include/servicesext.h	/^    PVRSRV_ERROR_BM_BAD_SHAREMEM_HANDLE,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_BRIDGE_CALL_FAILED	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_BRIDGE_CALL_FAILED,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_BUFFER_DEVICE_ALREADY_PRESENT	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_BUFFER_DEVICE_ALREADY_PRESENT,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_BUFFER_DEVICE_NOT_FOUND	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_BUFFER_DEVICE_NOT_FOUND,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_BUILD_MISMATCH	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_BUILD_MISMATCH,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_CACHEOP_FAILED	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_CACHEOP_FAILED,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_CANNOT_FLUSH_QUEUE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_CANNOT_FLUSH_QUEUE,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_CANNOT_GET_QUEUE_SPACE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_CANNOT_GET_QUEUE_SPACE,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_CANNOT_GET_RENDERDETAILS	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_CANNOT_GET_RENDERDETAILS,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_CANT_REGISTER_CALLBACK	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_CANT_REGISTER_CALLBACK,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_CLOCK_REQUEST_FAILED	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_CLOCK_REQUEST_FAILED,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_CMD_NOT_PROCESSED	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_CMD_NOT_PROCESSED,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_CMD_TOO_BIG	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_CMD_TOO_BIG,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_COPY_TEST_FAILED	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_COPY_TEST_FAILED,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_CORE_REVISION_MISMATCH	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_CORE_REVISION_MISMATCH,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_CPUPADDR_TEST_FAILED	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_CPUPADDR_TEST_FAILED,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_CREATE_RENDER_CONTEXT_FAILED	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_CREATE_RENDER_CONTEXT_FAILED,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_DDK_VERSION_MISMATCH	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_DDK_VERSION_MISMATCH,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_DEINT_PHASE_FAILED	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_DEINT_PHASE_FAILED,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_DEVICEID_NOT_FOUND	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_DEVICEID_NOT_FOUND,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_DEVICE_POWER_CHANGE_FAILURE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_DEVICE_POWER_CHANGE_FAILURE,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_DEVICE_REGISTER_FAILED	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_DEVICE_REGISTER_FAILED,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_DISABLE_CLOCK_FAILURE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_DISABLE_CLOCK_FAILURE,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_EXCEEDED_HW_LIMITS	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_EXCEEDED_HW_LIMITS,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_FAILED_DEPENDENCIES	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_FAILED_DEPENDENCIES,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_FAILED_TO_ALLOC_PAGES	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_FAILED_TO_ALLOC_PAGES,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_FAILED_TO_ALLOC_USER_MEM	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_FAILED_TO_ALLOC_USER_MEM,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_FAILED_TO_ALLOC_VIRT_MEMORY	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_FAILED_TO_ALLOC_VIRT_MEMORY,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_FAILED_TO_ALLOC_VP_MEMORY	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_FAILED_TO_ALLOC_VP_MEMORY,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_FAILED_TO_COPY_PAGES	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_FAILED_TO_COPY_PAGES,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_FAILED_TO_COPY_VIRT_MEMORY	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_FAILED_TO_COPY_VIRT_MEMORY,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_FAILED_TO_FREE_PAGES	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_FAILED_TO_FREE_PAGES,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_FAILED_TO_GET_PHYS_ADDR	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_FAILED_TO_GET_PHYS_ADDR,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_FAILED_TO_MAP_PAGE_TABLE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_FAILED_TO_MAP_PAGE_TABLE,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_FAILED_TO_MAP_SHARED_PBDESC	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_FAILED_TO_MAP_SHARED_PBDESC,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_FAILED_TO_PROCESS_QUEUE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_FAILED_TO_PROCESS_QUEUE,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_FAILED_TO_REGISTER_PROCESS	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_FAILED_TO_REGISTER_PROCESS,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_FAILED_TO_RETRIEVE_HEAPINFO	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_FAILED_TO_RETRIEVE_HEAPINFO,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_FLIP_CHAIN_EXISTS	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_FLIP_CHAIN_EXISTS,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_FLIP_FAILED	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_FLIP_FAILED,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_FORCE_I32	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_FORCE_I32 = 0x7fffffff$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_HANDLE_BATCH_COMMIT_FAILURE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_HANDLE_BATCH_COMMIT_FAILURE,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_HANDLE_BATCH_IN_USE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_HANDLE_BATCH_IN_USE,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_HANDLE_INDEX_OUT_OF_RANGE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_HANDLE_INDEX_OUT_OF_RANGE,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_HANDLE_NOT_ALLOCATED	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_HANDLE_NOT_ALLOCATED,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_HANDLE_NOT_FOUND	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_HANDLE_NOT_FOUND,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_HANDLE_NOT_SHAREABLE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_HANDLE_NOT_SHAREABLE,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_HANDLE_TYPE_MISMATCH	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_HANDLE_TYPE_MISMATCH,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_INCOMPLETE_LINE_OVERLAPS_PAGES	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_INCOMPLETE_LINE_OVERLAPS_PAGES,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_INIT2_PHASE_FAILED	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_INIT2_PHASE_FAILED,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_INIT_FAILURE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_INIT_FAILURE,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_INSERT_HASH_TABLE_DATA_FAILED	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_INSERT_HASH_TABLE_DATA_FAILED,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_INSUFFICIENT_SCRIPT_SPACE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_INSUFFICIENT_SCRIPT_SPACE,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_INSUFFICIENT_SPACE_FOR_COMMAND	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_INSUFFICIENT_SPACE_FOR_COMMAND,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_INVALID_CCB_COMMAND	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_INVALID_CCB_COMMAND,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_INVALID_CONTEXT	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_INVALID_CONTEXT,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_INVALID_CPU_ADDR	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_INVALID_CPU_ADDR,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_INVALID_DEVICE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_INVALID_DEVICE,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_INVALID_DEVICEID	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_INVALID_DEVICEID,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_INVALID_DEVINFO	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_INVALID_DEVINFO,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_INVALID_FLAGS	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_INVALID_FLAGS,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_INVALID_HANDLE_TYPE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_INVALID_HANDLE_TYPE,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_INVALID_HEAP	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_INVALID_HEAP,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_INVALID_HEAPINFO	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_INVALID_HEAPINFO,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_INVALID_KERNELINFO	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_INVALID_KERNELINFO,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_INVALID_LOCK_ID	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_INVALID_LOCK_ID,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_INVALID_MAP_REQUEST	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_INVALID_MAP_REQUEST,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_INVALID_MEMINFO	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_INVALID_MEMINFO,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_INVALID_MISCINFO	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_INVALID_MISCINFO,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_INVALID_PARAMS	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_INVALID_PARAMS,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_INVALID_PERPROC	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_INVALID_PERPROC,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_INVALID_PHYS_ADDR	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_INVALID_PHYS_ADDR,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_INVALID_SEGMENT_BLOCK	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_INVALID_SEGMENT_BLOCK,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_INVALID_SGXDEVDATA	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_INVALID_SGXDEVDATA,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_INVALID_SUBHANDLE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_INVALID_SUBHANDLE,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_INVALID_SWAPINTERVAL	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_INVALID_SWAPINTERVAL,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_INVALID_UNMAP_REQUEST	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_INVALID_UNMAP_REQUEST,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_INVALID_WRAP_TYPE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_INVALID_WRAP_TYPE,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_IOCTL_CALL_FAILED	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_IOCTL_CALL_FAILED,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_ISR_ALREADY_INSTALLED	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_ISR_ALREADY_INSTALLED,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_ISR_NOT_INSTALLED	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_ISR_NOT_INSTALLED,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_MAPPING_NOT_FOUND	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_MAPPING_NOT_FOUND,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_MAPPING_STILL_IN_USE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_MAPPING_STILL_IN_USE,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_MEMORY_TEST_FAILED	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_MEMORY_TEST_FAILED,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_MMU_CONTEXT_NOT_FOUND	imgvideo/port_fwrk/include/servicesext.h	/^    PVRSRV_ERROR_MMU_CONTEXT_NOT_FOUND,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_MUTEX_DESTROY_FAILED	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_MUTEX_DESTROY_FAILED,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_MUTEX_INTERRUPTIBLE_ERROR	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_MUTEX_INTERRUPTIBLE_ERROR,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_NOT_OWNER	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_NOT_OWNER,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_NOT_SUPPORTED	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_NOT_SUPPORTED,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_NO_CLIENTNODE_FOUND	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_NO_CLIENTNODE_FOUND,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_NO_DC_DEVICES_FOUND	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_NO_DC_DEVICES_FOUND,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_NO_DEVICEDATA_FOUND	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_NO_DEVICEDATA_FOUND,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_NO_DEVICENODE_FOUND	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_NO_DEVICENODE_FOUND,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_NO_FREE_DEVICEIDS_AVALIABLE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_NO_FREE_DEVICEIDS_AVALIABLE,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_NO_STAGING_BUFFER_ALLOCATED	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_NO_STAGING_BUFFER_ALLOCATED,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_OUT_OF_MEMORY	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_OUT_OF_MEMORY,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_PCI_CALL_FAILED	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_PCI_CALL_FAILED,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_PCI_DEVICE_NOT_FOUND	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_PCI_DEVICE_NOT_FOUND,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_PCI_REGION_TOO_SMALL	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_PCI_REGION_TOO_SMALL,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_PCI_REGION_UNAVAILABLE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_PCI_REGION_UNAVAILABLE,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_PDUMP_BUFFER_FULL	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_PDUMP_BUFFER_FULL,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_PDUMP_BUF_OVERFLOW	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_PDUMP_BUF_OVERFLOW,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_PDUMP_NOT_ACTIVE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_PDUMP_NOT_ACTIVE,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_PDUMP_NOT_AVAILABLE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_PDUMP_NOT_AVAILABLE,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_PHYS_ADDRESS_EXCEEDS_32BIT	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_PHYS_ADDRESS_EXCEEDS_32BIT,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_PROCESSING_BLOCKED	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_PROCESSING_BLOCKED,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_PROCESS_NOT_FOUND	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_PROCESS_NOT_FOUND,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_PROCESS_NOT_INITIALISED	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_PROCESS_NOT_INITIALISED,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_REGISTER_BASE_NOT_SET	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_REGISTER_BASE_NOT_SET,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_RESOURCE_NOT_LOCKED	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_RESOURCE_NOT_LOCKED,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_RETRY	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_RETRY,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_SCENE_INVALID	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_SCENE_INVALID,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_SEMAPHORE_NOT_INITIALISED	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_SEMAPHORE_NOT_INITIALISED,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_SRV_CONNECT_FAILED	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_SRV_CONNECT_FAILED,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_SRV_DISCONNECT_FAILED	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_SRV_DISCONNECT_FAILED,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_STILL_MAPPED	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_STILL_MAPPED,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_STREAM_ERROR	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_STREAM_ERROR,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_SYSTEM_POWER_CHANGE_FAILURE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_SYSTEM_POWER_CHANGE_FAILURE,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_THREAD_READ_ERROR	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_THREAD_READ_ERROR,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_TIMEOUT	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_TIMEOUT,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_TIMEOUT_POLLING_FOR_VALUE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_TIMEOUT_POLLING_FOR_VALUE,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_TOOMANYBUFFERS	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_TOOMANYBUFFERS,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_TOO_FEW_BUFFERS	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_TOO_FEW_BUFFERS,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_GET_FUNC_ADDR	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_GET_FUNC_ADDR,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_ADD_HANDLE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_ADD_HANDLE,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_CLOSE_SERVICES	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_CLOSE_SERVICES,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_CLOSE_THREAD	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_CLOSE_THREAD,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_CREATE_EVENT	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_CREATE_EVENT,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_CREATE_HASH_TABLE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_CREATE_HASH_TABLE,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_CREATE_PERPROC_AREA	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_CREATE_PERPROC_AREA,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_CREATE_THREAD	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_CREATE_THREAD,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_DESTROY_BM_HEAP	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_DESTROY_BM_HEAP,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_DESTROY_CONTEXT	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_DESTROY_CONTEXT,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_DESTROY_EVENT	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_DESTROY_EVENT,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_DISABLE_TIMER	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_DISABLE_TIMER,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_DO_BACKWARDS_BLIT	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_DO_BACKWARDS_BLIT,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_ENABLE_CLOCK	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_ENABLE_CLOCK,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_ENABLE_EVENT	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_ENABLE_EVENT,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_ENABLE_TIMER	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_ENABLE_TIMER,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_FIND_MAPPING_HEAP	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_FIND_MAPPING_HEAP,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_FIND_RESOURCE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_FIND_RESOURCE,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_GET_CLOCK	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_GET_CLOCK,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_GET_PARENT_CLOCK	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_GET_PARENT_CLOCK,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_GET_SYSTEM_CLOCK	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_GET_SYSTEM_CLOCK,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_INITIALISE_INTERRUPT	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_INITIALISE_INTERRUPT,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_INIT_TASK	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_INIT_TASK,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_INSERT_FENCE_ID	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_INSERT_FENCE_ID,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_INSTALL_ISR	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_INSTALL_ISR,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_KILL_TASK	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_KILL_TASK,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_LOAD_LIBRARY	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_LOAD_LIBRARY,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_LOCK_PAGES	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_LOCK_PAGES,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_LOCK_RESOURCE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_LOCK_RESOURCE,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_OPEN_DC_DEVICE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_OPEN_DC_DEVICE,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_REGISTER_CONTEXT	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_REGISTER_CONTEXT,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_REGISTER_EVENT	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_REGISTER_EVENT,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_REGISTER_ISR_HANDLER	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_REGISTER_ISR_HANDLER,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_REGISTER_RESOURCE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_REGISTER_RESOURCE,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_RELEASE_CLOCK	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_RELEASE_CLOCK,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_REMOVE_DEVICE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_REMOVE_DEVICE,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_REMOVE_TIMER	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_REMOVE_TIMER,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_RETRIEVE_INFO	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_RETRIEVE_INFO,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_ROUND_CLOCK_RATE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_ROUND_CLOCK_RATE,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_SCHEDULE_TASK	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_SCHEDULE_TASK,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_SET_CLOCK_RATE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_SET_CLOCK_RATE,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_UNINSTALL_ISR	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_UNINSTALL_ISR,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNABLE_TO_UNLOCK_PAGES	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNABLE_TO_UNLOCK_PAGES,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNBLANK_DISPLAY_FAILED	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNBLANK_DISPLAY_FAILED,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNEXPECTED_PRIMARY_FRAG	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNEXPECTED_PRIMARY_FRAG,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNEXPECTED_SECONDARY_FRAG	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNEXPECTED_SECONDARY_FRAG,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNKNOWN_INIT_SERVER_STATE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNKNOWN_INIT_SERVER_STATE,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNKNOWN_IOCTL	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNKNOWN_IOCTL,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNKNOWN_PIXEL_FORMAT	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNKNOWN_PIXEL_FORMAT,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNKNOWN_POWER_STATE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNKNOWN_POWER_STATE,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNKNOWN_PRIMARY_FRAG	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNKNOWN_PRIMARY_FRAG,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNKNOWN_SCRIPT_OPERATION	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNKNOWN_SCRIPT_OPERATION,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNKNOWN_SGL_ERROR	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNKNOWN_SGL_ERROR,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNLOAD_LIBRARY_FAILED	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNLOAD_LIBRARY_FAILED,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UNSUPPORTED_BACKING_STORE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UNSUPPORTED_BACKING_STORE,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_ERROR_UPLOAD_TOO_BIG	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ERROR_UPLOAD_TOO_BIG,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_FLIP_Y	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_FLIP_Y$/;"	e	enum:_PVRSRV_ROTATION_
PVRSRV_LOCKFLG_READONLY	imgvideo/port_fwrk/include/servicesext.h	87;"	d
PVRSRV_OK	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_OK = 0,$/;"	e	enum:_PVRSRV_ERROR_
PVRSRV_PIXEL_FORMAT	imgvideo/port_fwrk/include/servicesext.h	/^} PVRSRV_PIXEL_FORMAT;$/;"	t	typeref:enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_A16B16G16R16	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_A16B16G16R16		= 95,	\/*!< type unspecified *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_A16B16G16R16F	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_A16B16G16R16F		= 96,	\/*!< type float *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_A16B16G16R16_SINT	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_A16B16G16R16_SINT	= 97,	\/*!< signed ints *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_A16B16G16R16_SNORM	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_A16B16G16R16_SNORM	= 98,	\/*!< signed normalised int *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_A16B16G16R16_UINT	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_A16B16G16R16_UINT	= 99,	\/*!< unsigned ints *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_A16B16G16R16_UNORM	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_A16B16G16R16_UNORM	= 100,	\/*!< normalised unsigned int *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_A2B10G10R10	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_A2B10G10R10			= 136,	\/*!< Type unspecified *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_A2B10G10R10F	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_A2B10G10R10F		= 209,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_A2B10G10R10_UINT	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_A2B10G10R10_UINT	= 138,	\/*!< unsigned int *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_A2B10G10R10_UNORM	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_A2B10G10R10_UNORM	= 137,	\/*!< normalised unsigned int *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_A2BGR10	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_A2BGR10				= 32,	\/*!< 32bpp, 10 bits for B, G, R, 2 bits for A *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_A2RGB10	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_A2RGB10				= 31,	\/*!< 32bpp, 10 bits for R, G, B, 2 bits for A *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_A32B32G32R32	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_A32B32G32R32		= 78,	\/*!< type unspecified *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_A32B32G32R32F	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_A32B32G32R32F		= 79,	\/*!< float type *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_A32B32G32R32_SINT	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_A32B32G32R32_SINT	= 81,	\/*!< sint type *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_A32B32G32R32_UINT	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_A32B32G32R32_UINT	= 80,	\/*!< uint type *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_A4L4	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_A4L4				= 36,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_A8	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_A8					= 130,	\/*!< type unspecified, alpha channel *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_A8B8G8R8	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_A8B8G8R8			= 119,	\/*!< type unspecified *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_A8B8G8R8_SINT	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_A8B8G8R8_SINT		= 123,	\/*!< signed int *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_A8B8G8R8_SNORM	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_A8B8G8R8_SNORM		= 124,	\/*!< normalised signed int *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_A8B8G8R8_UINT	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_A8B8G8R8_UINT		= 120,	\/*!< unsigned int *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_A8B8G8R8_UNORM	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_A8B8G8R8_UNORM		= 121,	\/*!< normalised unsigned int *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_A8B8G8R8_UNORM_SRGB	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_A8B8G8R8_UNORM_SRGB	= 122,	\/*!< normalised unsigned int *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_A8L8	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_A8L8				= 35,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_A8P8	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_A8P8				= 220,			$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_A8R8G8B8	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_A8R8G8B8			= 116,	\/*!< type unspecified *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_A8R8G8B8_UNORM	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_A8R8G8B8_UNORM		= 117,	\/*!< normalised unsigned int *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_A8R8G8B8_UNORM_SRGB	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_A8R8G8B8_UNORM_SRGB	= 118,	\/*!< normalised uint with sRGB *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_ABGR1555	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_ABGR1555			= 213,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_ABGR16	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_ABGR16				= 47,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_ABGR16F	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_ABGR16F				= 48,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_ABGR32	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_ABGR32				= 49,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_ABGR32F	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_ABGR32F				= 50,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_ABGR4444	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_ABGR4444			= 212,	$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_ABGR8888	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_ABGR8888			= 21,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_ARGB1555	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_ARGB1555			= 18,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_ARGB4444	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_ARGB4444			= 19,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_ARGB8332	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_ARGB8332			= 30,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_ARGB8888	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_ARGB8888			= 20,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_A_F16	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_A_F16				= 175,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_A_F32	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_A_F32				= 178,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_B10G11R11	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_B10G11R11			= 139,	\/*!< type unspecified *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_B10G11R11F	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_B10G11R11F			= 140,	\/*!< float type *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_B10GR11	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_B10GR11				= 51,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_B16G16R16F	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_B16G16R16F			= 176,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_B32G32R32	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_B32G32R32			= 82,	\/*!< type unspecified *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_B32G32R32F	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_B32G32R32F			= 83,	\/*!< float data *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_B32G32R32_SINT	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_B32G32R32_SINT		= 85,	\/*!< signed int data *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_B32G32R32_UINT	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_B32G32R32_UINT		= 84,	\/*!< uint data *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_B8G8R8_SINT	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_B8G8R8_SINT			= 210,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_BGR32	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_BGR32				= 53,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_BGR565	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_BGR565				= 214,			$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_BGR888	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_BGR888				=  4,	\/*!< 24bit *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_BGRA8888	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_BGRA8888			= 28,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_C0_4KYUV420_2P_UV	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_C0_4KYUV420_2P_UV	= 215,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_C0_4KYUV420_2P_VU	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_C0_4KYUV420_2P_VU	= 216,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_C0_UYVY	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_C0_UYVY				= 196,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_C0_VYUY	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_C0_VYUY				= 198,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_C0_YUV420_2P_UV	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_C0_YUV420_2P_UV		= 203,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_C0_YUV420_2P_VU	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_C0_YUV420_2P_VU		= 204,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_C0_YUV420_3P	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_C0_YUV420_3P		= 205,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_C0_YUYV	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_C0_YUYV				= 195,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_C0_YVYU	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_C0_YVYU				= 197,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_C1_4KYUV420_2P_UV	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_C1_4KYUV420_2P_UV	= 217,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_C1_4KYUV420_2P_VU	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_C1_4KYUV420_2P_VU	= 218,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_C1_UYVY	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_C1_UYVY				= 200,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_C1_VYUY	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_C1_VYUY				= 202,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_C1_YUV420_2P_UV	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_C1_YUV420_2P_UV		= 206,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_C1_YUV420_2P_VU	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_C1_YUV420_2P_VU		= 207,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_C1_YUV420_3P	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_C1_YUV420_3P		= 208,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_C1_YUYV	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_C1_YUYV				= 199,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_C1_YVYU	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_C1_YVYU				= 201,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_D16	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_D16					= 44,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_D24S8	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_D24S8				= 45,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_D24X8	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_D24X8				= 46,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_D32F	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_D32F				= 90,	\/*!< float depth *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_DEC3N	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_DEC3N				= 169,	\/*!< 3 10-bit channels, signed normalised *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_E5B9G9R9	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_E5B9G9R9			= 144,	\/*!< 32 bit, shared exponent (RGBE). *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_E5BGR9	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_E5BGR9				= 55,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_F16_2	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_F16_2				= 170,	\/*!< 2 F16 channels *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_F16_4	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_F16_4				= 171,	\/*!< 4 F16 channels *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_FORCE_I32	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_FORCE_I32			= 0x7fffffff$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_FOURCC_ORG_AYUV	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_FOURCC_ORG_AYUV		= 77,	\/*!< See http:\/\/www.fourcc.org\/yuv.php#AYUV *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_FOURCC_ORG_UYVY	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_FOURCC_ORG_UYVY		= 73,	\/*!< See http:\/\/www.fourcc.org\/yuv.php#UYVY *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_FOURCC_ORG_VYUY	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_FOURCC_ORG_VYUY		= 76,	\/*!< No fourcc.org link *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_FOURCC_ORG_YUYV	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_FOURCC_ORG_YUYV		= 74,	\/*!< See http:\/\/www.fourcc.org\/yuv.php#YUYV *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_FOURCC_ORG_YVYU	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_FOURCC_ORG_YVYU		= 75,	\/*!< See http:\/\/www.fourcc.org\/yuv.php#YVYU *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_G16R16	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_G16R16				= 101,	\/*!< unspecified type *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_G16R16F	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_G16R16F				= 102,	\/*!< float type *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_G16R16_SINT	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_G16R16_SINT			= 105,	\/*!< signed int  *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_G16R16_SNORM	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_G16R16_SNORM		= 106,	\/*!< signed normalised *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_G16R16_UINT	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_G16R16_UINT			= 103,	\/*!< unsigned int type *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_G16R16_UNORM	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_G16R16_UNORM		= 104,	\/*!< unsigned normalised *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_G32R32	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_G32R32				= 86,	\/*!< type unspecified *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_G32R32F	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_G32R32F				= 87,	\/*!< float *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_G32R32_SINT	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_G32R32_SINT			= 89,	\/*!< signed int *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_G32R32_UINT	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_G32R32_UINT			= 88,	\/*!< uint *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_G8R24	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_G8R24				= 142,	\/*!< 32 bit, type unspecified (Usually typed to D24S8 style) *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_G8R8	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_G8R8				= 125,	\/*!< type unspecified *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_G8R8_G8B8	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_G8R8_G8B8			= 62,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_G8R8_SINT	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_G8R8_SINT			= 128,	\/*!< signed int type *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_G8R8_SNORM	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_G8R8_SNORM			= 129,	\/*!< signed int normalised *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_G8R8_UINT	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_G8R8_UINT			= 126,	\/*!< unsigned int type *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_G8R8_UNORM	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_G8R8_UNORM			= 127,	\/*!< unsigned int normalised *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_GR32	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_GR32				= 54,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_GR88	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_GR88				= 52,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_GREY_SCALE	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_GREY_SCALE			=  8,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_I420	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_I420				= 23,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_IMC2	imgvideo/port_fwrk/include/servicesext.h	/^    PVRSRV_PIXEL_FORMAT_IMC2				= 25,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_L16	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_L16					= 37,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_L6V5U5	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_L6V5U5				= 38,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_L8	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_L8					= 34,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_L_F16	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_L_F16				= 172,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_L_F16_A_F16	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_L_F16_A_F16			= 174,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_L_F16_REP	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_L_F16_REP			= 173,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_L_F32	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_L_F32				= 177,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_L_F32_A_F32	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_L_F32_A_F32			= 179,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_MONO16	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_MONO16				= 194,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_MONO8	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_MONO8				= 193,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_NV11	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_NV11				= 63,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_NV12	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_NV12				= 64,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_P208	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_P208				= 219,			$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_P8	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_P8					= 33,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_PAL1	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_PAL1				= 17,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_PAL12	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_PAL12				= 13,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_PAL2	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_PAL2				= 16,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_PAL4	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_PAL4				= 15,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_PAL8	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_PAL8				= 14,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_PT1	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_PT1					= 187,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_PT2	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_PT2					= 188,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_PT4	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_PT4					= 189,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_PT8	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_PT8					= 190,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_PTB	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_PTB					= 192,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_PTW	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_PTW					= 191,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_PVRF32SIGNMASK	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_PVRF32SIGNMASK		= 211,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_PVRO8	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_PVRO8				= 185,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_PVRO88	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_PVRO88				= 186,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_PVRTC2	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_PVRTC2				= 180,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_PVRTC4	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_PVRTC4				= 181,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_PVRTCII2	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_PVRTCII2			= 182,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_PVRTCII4	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_PVRTCII4			= 183,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_PVRTCIII	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_PVRTCIII			= 184,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_QWVU16	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_QWVU16				= 43,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_QWVU8888	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_QWVU8888			= 41,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_R1	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_R1					= 145,	\/*!< 1 bit monochrome *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_R16	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_R16					= 107,	\/*!< type unspecified *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_R16F	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_R16F				= 108,	\/*!< float type *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_R16_SINT	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_R16_SINT			= 111,	\/*!< signed int type *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_R16_SNORM	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_R16_SNORM			= 112,	\/*!< signed normalised int type *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_R16_UINT	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_R16_UINT			= 109,	\/*!< unsigned int type *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_R16_UNORM	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_R16_UNORM			= 110,	\/*!< unsigned normalised int type *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_R32	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_R32					= 91,	\/*!< type unspecified *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_R32F	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_R32F				= 92,	\/*!< float type *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_R32_SINT	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_R32_SINT			= 94,	\/*!< signed int type *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_R32_UINT	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_R32_UINT			= 93,	\/*!< unsigned int type *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_R8	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_R8					= 131,	\/*!< type unspecified *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_R8G8_B8G8	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_R8G8_B8G8			= 61,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_R8_SINT	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_R8_SINT				= 134,	\/*!< signed int *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_R8_SNORM	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_R8_SNORM			= 135,	\/*!< signed normalised int *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_R8_UINT	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_R8_UINT				= 132,	\/*!< unsigned int *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_R8_UNORM	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_R8_UNORM			= 133,	\/*!< unsigned normalised int *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_RESERVED1	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_RESERVED1			= 56,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_RESERVED10	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_RESERVED10			= 150,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_RESERVED11	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_RESERVED11			= 151,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_RESERVED12	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_RESERVED12			= 152,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_RESERVED13	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_RESERVED13			= 153,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_RESERVED14	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_RESERVED14			= 154,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_RESERVED15	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_RESERVED15			= 155,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_RESERVED16	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_RESERVED16			= 156,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_RESERVED17	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_RESERVED17			= 157,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_RESERVED18	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_RESERVED18			= 158,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_RESERVED19	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_RESERVED19			= 159,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_RESERVED2	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_RESERVED2			= 57,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_RESERVED20	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_RESERVED20			= 160,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_RESERVED3	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_RESERVED3			= 58,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_RESERVED4	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_RESERVED4			= 59,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_RESERVED5	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_RESERVED5			= 60,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_RESERVED6	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_RESERVED6			= 146,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_RESERVED7	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_RESERVED7			= 147,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_RESERVED8	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_RESERVED8			= 148,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_RESERVED9	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_RESERVED9			= 149,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_RGB555	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_RGB555				=  2,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_RGB565	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_RGB565				=  1,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_RGB888	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_RGB888				=  3,	\/*!< 24bit *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_SHORT2	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_SHORT2				= 166,	\/*!< 2 signed channels, 16 bits each, unnormalised *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_SHORT2N	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_SHORT2N				= 165,	\/*!< 2 signed channels, 16 bits each, normalised *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_SHORT4	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_SHORT4				= 162,	\/*!< 4 signed channels, 16 bits each, unnormalised *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_SHORT4N	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_SHORT4N				= 163,	\/*!< 4 signed channels, 16 bits each, normalised *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_UBYTE4	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_UBYTE4				= 161,	\/*!< 4 channels, 1 byte per channel, normalised *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_UDEC3	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_UDEC3				= 168,	\/*!< 3 10-bit channels, unnormalised, unsigned*\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_UNKNOWN	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_UNKNOWN				=  0,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_USHORT2N	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_USHORT2N			= 167,	\/*!< 2 unsigned channels, 16 bits each, normalised *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_USHORT4N	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_USHORT4N			= 164,	\/*!< 4 unsigned channels, 16 bits each, normalised *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_UYVY	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_UYVY				= 71,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_V16U16	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_V16U16				= 40,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_V8U8	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_V8U8				= 39,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_VUY444	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_VUY444				= 68,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_VYUY	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_VYUY				= 72,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_X24G8R32	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_X24G8R32			= 141,	\/*!< 64 bit, type unspecified (Usually typed to D32S8 style) *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_X8R24	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_X8R24				= 143,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_X8R8G8B8	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_X8R8G8B8			= 113,	\/*!< type unspecified *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_X8R8G8B8_UNORM	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_X8R8G8B8_UNORM		= 114,	\/*!< normalised unsigned int *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_X8R8G8B8_UNORM_SRGB	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_X8R8G8B8_UNORM_SRGB	= 115,	\/*!< normalised uint with sRGB *\/$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_XBGR8888	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_XBGR8888			= 27,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_XLVU8888	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_XLVU8888			= 42,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_XRGB4444	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_XRGB4444			= 29,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_XRGB8888	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_XRGB8888			= 26,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_YUV420	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_YUV420				= 66,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_YUV444	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_YUV444				= 67,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_YUY2	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_YUY2				= 65,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_YUYV	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_YUYV				= 69,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_YV12	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_YV12				= 22,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_PIXEL_FORMAT_YVYU	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT_YVYU				= 70,$/;"	e	enum:_PVRSRV_PIXEL_FORMAT_
PVRSRV_REGISTRY_INFO	imgvideo/port_fwrk/include/servicesext.h	/^} PVRSRV_REGISTRY_INFO, *PPVRSRV_REGISTRY_INFO;$/;"	t	typeref:struct:_PVRSRV_REGISTRY_INFO_
PVRSRV_RESOURCE	imgvideo/port_fwrk/include/servicesext.h	/^}PVRSRV_RESOURCE;$/;"	t	typeref:struct:PVRSRV_RESOURCE_TAG
PVRSRV_RESOURCE_TAG	imgvideo/port_fwrk/include/servicesext.h	/^typedef struct PVRSRV_RESOURCE_TAG$/;"	s
PVRSRV_RES_HANDLE	imgvideo/port_fwrk/include/servicesext.h	/^typedef PVRSRV_RESOURCE PVRSRV_RES_HANDLE;$/;"	t
PVRSRV_ROTATE_0	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ROTATE_0		=	0,$/;"	e	enum:_PVRSRV_ROTATION_
PVRSRV_ROTATE_180	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ROTATE_180	=	2,$/;"	e	enum:_PVRSRV_ROTATION_
PVRSRV_ROTATE_270	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ROTATE_270	=	3,$/;"	e	enum:_PVRSRV_ROTATION_
PVRSRV_ROTATE_90	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_ROTATE_90	=	1,$/;"	e	enum:_PVRSRV_ROTATION_
PVRSRV_ROTATION	imgvideo/port_fwrk/include/servicesext.h	/^} PVRSRV_ROTATION;$/;"	t	typeref:enum:_PVRSRV_ROTATION_
PVRSRV_SET_CURSOR_POSITION	imgvideo/port_fwrk/include/servicesext.h	941;"	d
PVRSRV_SET_CURSOR_ROTATION	imgvideo/port_fwrk/include/servicesext.h	943;"	d
PVRSRV_SET_CURSOR_SHAPE	imgvideo/port_fwrk/include/servicesext.h	942;"	d
PVRSRV_SET_CURSOR_VISIBILITY	imgvideo/port_fwrk/include/servicesext.h	940;"	d
PVRSRV_SYNC_DATA	imgvideo/port_fwrk/include/servicesext.h	/^} PVRSRV_SYNC_DATA;$/;"	t	typeref:struct:_PVRSRV_SYNC_DATA_
PVRSRV_SYS_POWER_STATE	imgvideo/port_fwrk/include/servicesext.h	/^} PVRSRV_SYS_POWER_STATE, *PPVRSRV_SYS_POWER_STATE;$/;"	t	typeref:enum:_PVRSRV_SYS_POWER_STATE_
PVRSRV_SYS_POWER_STATE_D0	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_SYS_POWER_STATE_D0				= 0,	\/*!< On *\/$/;"	e	enum:_PVRSRV_SYS_POWER_STATE_
PVRSRV_SYS_POWER_STATE_D1	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_SYS_POWER_STATE_D1				= 1,	\/*!< User Idle *\/$/;"	e	enum:_PVRSRV_SYS_POWER_STATE_
PVRSRV_SYS_POWER_STATE_D2	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_SYS_POWER_STATE_D2				= 2,	\/*!< System Idle \/ sleep *\/$/;"	e	enum:_PVRSRV_SYS_POWER_STATE_
PVRSRV_SYS_POWER_STATE_D3	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_SYS_POWER_STATE_D3				= 3,	\/*!< Suspend \/ Hibernate *\/$/;"	e	enum:_PVRSRV_SYS_POWER_STATE_
PVRSRV_SYS_POWER_STATE_D4	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_SYS_POWER_STATE_D4				= 4,	\/*!< shutdown *\/$/;"	e	enum:_PVRSRV_SYS_POWER_STATE_
PVRSRV_SYS_POWER_STATE_FORCE_I32	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_SYS_POWER_STATE_FORCE_I32 = 0x7fffffff$/;"	e	enum:_PVRSRV_SYS_POWER_STATE_
PVRSRV_SYS_POWER_STATE_Unspecified	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_SYS_POWER_STATE_Unspecified		= -1,	\/*!< Unspecified : Uninitialised *\/$/;"	e	enum:_PVRSRV_SYS_POWER_STATE_
PVR_SURF_UNSPECIFIED	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	PVR_SURF_UNSPECIFIED		\/\/!< End of the enum$/;"	e	enum:__anon541
PWD	Makefile	/^PWD := $(shell pwd)$/;"	m
PYUV_COLOUR	encode/firmware/topaz_hp/fwlib/include/defs.h	/^} YUV_COLOUR, *PYUV_COLOUR;$/;"	t	typeref:struct:tagYUV_COLOUR
PYUV_TAGGED_COLOUR	encode/firmware/topaz_hp/fwlib/include/defs.h	/^} YUV_TAGGED_COLOUR, *PYUV_TAGGED_COLOUR;$/;"	t	typeref:struct:tagYUV_TAGGED_COLOUR
P_CODED_DATA_HDR	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} CODED_DATA_HDR, *P_CODED_DATA_HDR;$/;"	t	typeref:struct:__anon554
PicOrderCntMsb	vdec/firmware/include/h264fw_data.h	/^    IMG_INT32   PicOrderCntMsb;$/;"	m	struct:__anon334
PollHWInactive	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	/^IMG_UINT32 PollHWInactive(	IMG_FW_CONTEXT * psFwCtxt)$/;"	f
QUANT_LISTS_SIZE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	211;"	d
QUANT_TABLE_SIZE_BYTES	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	222;"	d
RANDOM_ALLOCATION	imgvideo/imglib/libraries/talmmu_api/code/addr_alloc1.c	/^    RANDOM_ALLOCATION$/;"	e	enum:__anon811	file:
RANDOM_BLOCK_SEED	imgvideo/imglib/libraries/talmmu_api/code/addr_alloc1.c	96;"	d	file:
RANGE_BEGIN	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    RANGE_BEGIN   = 0,$/;"	e	enum:XPL_TAG_TYPES
RANGE_END	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    RANGE_END,$/;"	e	enum:XPL_TAG_TYPES
RA_BOUNDARY_TAG_TYPE_FREE	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^        RA_BOUNDARY_TAG_TYPE_FREE,      \/\/free resource segment $/;"	e	enum:sBT::__anon803	file:
RA_BOUNDARY_TAG_TYPE_LIVE	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^        RA_BOUNDARY_TAG_TYPE_LIVE,      \/\/allocated resource segment $/;"	e	enum:sBT::__anon803	file:
RA_BOUNDARY_TAG_TYPE_MAX	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^        RA_BOUNDARY_TAG_TYPE_MAX$/;"	e	enum:sBT::__anon803	file:
RA_BOUNDARY_TAG_TYPE_SPAN	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^        RA_BOUNDARY_TAG_TYPE_SPAN = 0,  \/\/span markers $/;"	e	enum:sBT::__anon803	file:
RA_RANDOM_ALLOCATION	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^    RA_RANDOM_ALLOCATION$/;"	e	enum:__anon802	file:
RA_SEQUENTIAL_ALLOCATION	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^    RA_SEQUENTIAL_ALLOCATION = 0,$/;"	e	enum:__anon802	file:
READ_DATA32	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	380;"	d	file:
READ_REQUEST	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	356;"	d	file:
REALFW_MAX_FRAGMENTS	vdec/firmware/include/realfw_data.h	59;"	d
REALFW_MAX_FRAGMENTS	vdec/firmware/share/realfw_data_shared.h	60;"	d
REALFW_MAX_RPR_IMAGES	vdec/firmware/include/realfw_data.h	58;"	d
REALFW_MAX_RPR_IMAGES	vdec/firmware/share/realfw_data_shared.h	59;"	d
REALFW_NUM_START_BYTES_COPIED	vdec/firmware/include/realfw_data.h	60;"	d
REALFW_NUM_START_BYTES_COPIED	vdec/firmware/share/realfw_data_shared.h	61;"	d
REALFW_RPR_Images	vdec/firmware/include/realfw_data.h	/^} REALFW_RPR_Images;$/;"	t	typeref:struct:__anon280
REALFW_RPR_Images	vdec/firmware/share/realfw_data_shared.h	/^} REALFW_RPR_Images;$/;"	t	typeref:struct:__anon376
REALFW_eCodecMode	vdec/firmware/include/realfw_data.h	/^} REALFW_eCodecMode;$/;"	t	typeref:enum:__anon278
REALFW_eCodecMode	vdec/firmware/share/realfw_data_shared.h	/^} REALFW_eCodecMode;$/;"	t	typeref:enum:__anon374
REALFW_ePicType	vdec/firmware/include/realfw_data.h	/^} REALFW_ePicType;$/;"	t	typeref:enum:__anon279
REALFW_ePicType	vdec/firmware/share/realfw_data_shared.h	/^} REALFW_ePicType;$/;"	t	typeref:enum:__anon375
REALFW_sContextData	vdec/firmware/include/realfw_data.h	/^} REALFW_sContextData;$/;"	t	typeref:struct:__anon286
REALFW_sContextData	vdec/firmware/share/realfw_data_shared.h	/^} REALFW_sContextData;$/;"	t	typeref:struct:__anon382
REALFW_sHeaderData	vdec/firmware/include/realfw_data.h	/^} REALFW_sHeaderData;$/;"	t	typeref:struct:__anon284
REALFW_sHeaderData	vdec/firmware/share/realfw_data_shared.h	/^} REALFW_sHeaderData;$/;"	t	typeref:struct:__anon380
REALFW_sPicture	vdec/firmware/include/realfw_data.h	/^} REALFW_sPicture;$/;"	t	typeref:struct:__anon283
REALFW_sPicture	vdec/firmware/share/realfw_data_shared.h	/^} REALFW_sPicture;$/;"	t	typeref:struct:__anon379
REALFW_sPictureHeader	vdec/firmware/include/realfw_data.h	/^} REALFW_sPictureHeader;$/;"	t	typeref:struct:__anon282
REALFW_sPictureHeader	vdec/firmware/share/realfw_data_shared.h	/^} REALFW_sPictureHeader;$/;"	t	typeref:struct:__anon378
REALFW_sRprParams	vdec/firmware/include/realfw_data.h	/^} REALFW_sRprParams;$/;"	t	typeref:struct:__anon285
REALFW_sRprParams	vdec/firmware/share/realfw_data_shared.h	/^} REALFW_sRprParams;$/;"	t	typeref:struct:__anon381
REALFW_sSequenceHeader	vdec/firmware/include/realfw_data.h	/^} REALFW_sSequenceHeader;$/;"	t	typeref:struct:__anon281
REALFW_sSequenceHeader	vdec/firmware/share/realfw_data_shared.h	/^} REALFW_sSequenceHeader;$/;"	t	typeref:struct:__anon377
REAL_CODEC_RV30	vdec/firmware/include/realfw_data.h	/^    REAL_CODEC_RV30     = 0,$/;"	e	enum:__anon278
REAL_CODEC_RV30	vdec/firmware/share/realfw_data_shared.h	/^    REAL_CODEC_RV30     = 0,$/;"	e	enum:__anon374
REAL_CODEC_RV30_RAW	vdec/firmware/include/realfw_data.h	/^    REAL_CODEC_RV30_RAW = 1,$/;"	e	enum:__anon278
REAL_CODEC_RV30_RAW	vdec/firmware/share/realfw_data_shared.h	/^    REAL_CODEC_RV30_RAW = 1,$/;"	e	enum:__anon374
REAL_CODEC_RV40	vdec/firmware/include/realfw_data.h	/^    REAL_CODEC_RV40     = 2,$/;"	e	enum:__anon278
REAL_CODEC_RV40	vdec/firmware/share/realfw_data_shared.h	/^    REAL_CODEC_RV40     = 2,$/;"	e	enum:__anon374
REAL_CODEC_RV40_RAW	vdec/firmware/include/realfw_data.h	/^    REAL_CODEC_RV40_RAW = 3$/;"	e	enum:__anon278
REAL_CODEC_RV40_RAW	vdec/firmware/share/realfw_data_shared.h	/^    REAL_CODEC_RV40_RAW = 3$/;"	e	enum:__anon374
REAL_FORCED_INTRAPIC	vdec/firmware/include/realfw_data.h	/^    REAL_FORCED_INTRAPIC = 0x1,$/;"	e	enum:__anon279
REAL_FORCED_INTRAPIC	vdec/firmware/share/realfw_data_shared.h	/^    REAL_FORCED_INTRAPIC = 0x1,$/;"	e	enum:__anon375
REAL_INTERPIC	vdec/firmware/include/realfw_data.h	/^    REAL_INTERPIC        = 0x2,$/;"	e	enum:__anon279
REAL_INTERPIC	vdec/firmware/share/realfw_data_shared.h	/^    REAL_INTERPIC        = 0x2,$/;"	e	enum:__anon375
REAL_INTRAPIC	vdec/firmware/include/realfw_data.h	/^    REAL_INTRAPIC        = 0x0,$/;"	e	enum:__anon279
REAL_INTRAPIC	vdec/firmware/share/realfw_data_shared.h	/^    REAL_INTRAPIC        = 0x0,$/;"	e	enum:__anon375
REAL_TRUEBPIC	vdec/firmware/include/realfw_data.h	/^    REAL_TRUEBPIC        = 0x3$/;"	e	enum:__anon279
REAL_TRUEBPIC	vdec/firmware/share/realfw_data_shared.h	/^    REAL_TRUEBPIC        = 0x3$/;"	e	enum:__anon375
RECORD	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    RECORD               = 0x080,$/;"	e	enum:XPL_TIMING_RANGES
REF_PIC_FIFO_SIZE	vdec/firmware/include/avsfw_data.h	134;"	d
REF_PIC_FIFO_SIZE	vdec/firmware/share/avsfw_data_shared.h	135;"	d
REGION_DMAC_REGSPACE	vdec/secure_media/include/secure_defs.h	/^    REGION_DMAC_REGSPACE,$/;"	e	enum:_MEM_REGIONS_
REGION_IMG_VIDEO_BUS4_MMU_REGSPACE	vdec/secure_media/include/secure_defs.h	/^    REGION_IMG_VIDEO_BUS4_MMU_REGSPACE,$/;"	e	enum:_MEM_REGIONS_PVDEC_
REGION_MAX	vdec/secure_media/include/secure_defs.h	/^    REGION_MAX,$/;"	e	enum:_MEM_REGIONS_
REGION_PVDEC_CORE_REGSPACE	vdec/secure_media/include/secure_defs.h	/^    REGION_PVDEC_CORE_REGSPACE,$/;"	e	enum:_MEM_REGIONS_PVDEC_
REGION_PVDEC_ENTROPY_PIPE_REGSPACE	vdec/secure_media/include/secure_defs.h	/^    REGION_PVDEC_ENTROPY_PIPE_REGSPACE,$/;"	e	enum:_MEM_REGIONS_PVDEC_
REGION_PVDEC_MAX	vdec/secure_media/include/secure_defs.h	/^    REGION_PVDEC_MAX,$/;"	e	enum:_MEM_REGIONS_PVDEC_
REGION_PVDEC_MSVDX_CMD	vdec/secure_media/include/secure_defs.h	/^    REGION_PVDEC_MSVDX_CMD,$/;"	e	enum:_MEM_REGIONS_PVDEC_
REGION_PVDEC_MSVDX_VDEB	vdec/secure_media/include/secure_defs.h	/^    REGION_PVDEC_MSVDX_VDEB,$/;"	e	enum:_MEM_REGIONS_PVDEC_
REGION_PVDEC_MSVDX_VDMC	vdec/secure_media/include/secure_defs.h	/^    REGION_PVDEC_MSVDX_VDMC,$/;"	e	enum:_MEM_REGIONS_PVDEC_
REGION_PVDEC_MSVDX_VEC	vdec/secure_media/include/secure_defs.h	/^    REGION_PVDEC_MSVDX_VEC,$/;"	e	enum:_MEM_REGIONS_PVDEC_
REGION_PVDEC_MTX_CORE_REGSPACE	vdec/secure_media/include/secure_defs.h	/^    REGION_PVDEC_MTX_CORE_REGSPACE,$/;"	e	enum:_MEM_REGIONS_PVDEC_
REGION_PVDEC_PIXEL_DMA_REGSPACE	vdec/secure_media/include/secure_defs.h	/^    REGION_PVDEC_PIXEL_DMA_REGSPACE,$/;"	e	enum:_MEM_REGIONS_PVDEC_
REGION_PVDEC_PIXEL_PIPE_REGSPACE	vdec/secure_media/include/secure_defs.h	/^    REGION_PVDEC_PIXEL_PIPE_REGSPACE,$/;"	e	enum:_MEM_REGIONS_PVDEC_
REGION_PVDEC_REGSPACE	vdec/secure_media/include/secure_defs.h	/^    REGION_PVDEC_REGSPACE,$/;"	e	enum:_MEM_REGIONS_PVDEC_
REGION_PVDEC_TEST_REGSPACE	vdec/secure_media/include/secure_defs.h	/^    REGION_PVDEC_TEST_REGSPACE,$/;"	e	enum:_MEM_REGIONS_PVDEC_
REGION_PVDEC_VEC_BE	vdec/secure_media/include/secure_defs.h	/^    REGION_PVDEC_VEC_BE,$/;"	e	enum:_MEM_REGIONS_PVDEC_
REGION_PVDEC_VEC_BE_CODEC	vdec/secure_media/include/secure_defs.h	/^    REGION_PVDEC_VEC_BE_CODEC,$/;"	e	enum:_MEM_REGIONS_PVDEC_
REGION_PVDEC_VLRBE_REGSPACE	vdec/secure_media/include/secure_defs.h	/^    REGION_PVDEC_VLRBE_REGSPACE,          \/\/!< Vec Local Ram register space (BE Context).$/;"	e	enum:_MEM_REGIONS_PVDEC_
REGION_PVDEC_VLRFE_REGSPACE	vdec/secure_media/include/secure_defs.h	/^    REGION_PVDEC_VLRFE_REGSPACE,          \/\/!< Vec Local Ram register space (FE Context).$/;"	e	enum:_MEM_REGIONS_PVDEC_
REGION_PVDEC_VLR_REGSPACE	vdec/secure_media/include/secure_defs.h	/^    REGION_PVDEC_VLR_REGSPACE,$/;"	e	enum:_MEM_REGIONS_PVDEC_
REGION_REGSPACE	vdec/secure_media/include/secure_defs.h	/^    REGION_REGSPACE,$/;"	e	enum:_MEM_REGIONS_
REGION_VDEB_REGSPACE	vdec/secure_media/include/secure_defs.h	/^    REGION_VDEB_REGSPACE,$/;"	e	enum:_MEM_REGIONS_
REGION_VDMC_REGSPACE	vdec/secure_media/include/secure_defs.h	/^    REGION_VDMC_REGSPACE,$/;"	e	enum:_MEM_REGIONS_
REGION_VEC_REGSPACE	vdec/secure_media/include/secure_defs.h	/^    REGION_VEC_REGSPACE,$/;"	e	enum:_MEM_REGIONS_
REGION_VLRBE_REGSPACE	vdec/secure_media/include/secure_defs.h	/^    REGION_VLRBE_REGSPACE,          \/\/!< Vec Local Ram register space (BE Context).$/;"	e	enum:_MEM_REGIONS_
REGION_VLRFE_REGSPACE	vdec/secure_media/include/secure_defs.h	/^    REGION_VLRFE_REGSPACE,          \/\/!< Vec Local Ram register space (FE Context).$/;"	e	enum:_MEM_REGIONS_
REGION_VLR_REGSPACE	vdec/secure_media/include/secure_defs.h	/^    REGION_VLR_REGSPACE,$/;"	e	enum:_MEM_REGIONS_
REGION_VXDMTX_MEMSPACE	vdec/secure_media/include/secure_defs.h	/^    REGION_VXDMTX_MEMSPACE,$/;"	e	enum:_MEM_REGIONS_
REGION_VXDMTX_REGSPACE	vdec/secure_media/include/secure_defs.h	/^    REGION_VXDMTX_REGSPACE,$/;"	e	enum:_MEM_REGIONS_
REGION_VXDPINTEST_REGSPACE	vdec/secure_media/include/secure_defs.h	/^    REGION_VXDPINTEST_REGSPACE,$/;"	e	enum:_MEM_REGIONS_
REGION_VXDSYS_MEMSPACE	vdec/secure_media/include/secure_defs.h	/^    REGION_VXDSYS_MEMSPACE,         \/\/!< VXD system memory space.$/;"	e	enum:_MEM_REGIONS_
REGION_VXDSYS_REGSPACE	vdec/secure_media/include/secure_defs.h	/^    REGION_VXDSYS_REGSPACE = 0,$/;"	e	enum:_MEM_REGIONS_
REGION_VXDTEST_3_REGSPACE	vdec/secure_media/include/secure_defs.h	/^    REGION_VXDTEST_3_REGSPACE,$/;"	e	enum:_MEM_REGIONS_
REGION_VXDTEST_REGSPACE	vdec/secure_media/include/secure_defs.h	/^    REGION_VXDTEST_REGSPACE,$/;"	e	enum:_MEM_REGIONS_
REGIO_CHECK_VALUE_FITS_WITHIN_FIELD	imgvideo/imglib/libraries/RegDefsUtils/include/reg_io2.h	216;"	d
REGIO_CHECK_VALUE_FITS_WITHIN_FIELD	imgvideo/imglib/libraries/RegDefsUtils/include/reg_io2.h	226;"	d
REGIO_ENCODE_FIELD	imgvideo/imglib/libraries/RegDefsUtils/include/reg_io2.h	312;"	d
REGIO_POLL32	imgvideo/imglib/libraries/RegDefsUtils/include/reg_io2.h	483;"	d
REGIO_POLL64	imgvideo/imglib/libraries/RegDefsUtils/include/reg_io2.h	506;"	d
REGIO_READ_FIELD	imgvideo/imglib/libraries/RegDefsUtils/include/reg_io2.h	90;"	d
REGIO_READ_FIELD	imgvideo/imglib/libraries/RegDefsUtils/include/reg_io2.h	95;"	d
REGIO_READ_PIPE_REGISTER	imgvideo/imglib/libraries/RegDefsUtils/include/reg_io2.h	166;"	d
REGIO_READ_REGISTER	imgvideo/imglib/libraries/RegDefsUtils/include/reg_io2.h	144;"	d
REGIO_READ_REGISTER_ABSOLUTE	imgvideo/imglib/libraries/RegDefsUtils/include/reg_io2.h	204;"	d
REGIO_READ_REPEATED_FIELD	imgvideo/imglib/libraries/RegDefsUtils/include/reg_io2.h	122;"	d
REGIO_READ_TABLE_REGISTER	imgvideo/imglib/libraries/RegDefsUtils/include/reg_io2.h	188;"	d
REGIO_TABLE_OFF	imgvideo/imglib/libraries/RegDefsUtils/include/reg_io2.h	521;"	d
REGIO_WRITE_FIELD	imgvideo/imglib/libraries/RegDefsUtils/include/reg_io2.h	251;"	d
REGIO_WRITE_FIELD_LITE	imgvideo/imglib/libraries/RegDefsUtils/include/reg_io2.h	283;"	d
REGIO_WRITE_OFFSET_REGISTER	imgvideo/imglib/libraries/RegDefsUtils/include/reg_io2.h	443;"	d
REGIO_WRITE_PIPE_REGISTER	imgvideo/imglib/libraries/RegDefsUtils/include/reg_io2.h	393;"	d
REGIO_WRITE_REGISTER	imgvideo/imglib/libraries/RegDefsUtils/include/reg_io2.h	369;"	d
REGIO_WRITE_REGISTER_ABSOLUTE	imgvideo/imglib/libraries/RegDefsUtils/include/reg_io2.h	460;"	d
REGIO_WRITE_REPEATED_FIELD	imgvideo/imglib/libraries/RegDefsUtils/include/reg_io2.h	339;"	d
REGIO_WRITE_TABLE_REGISTER	imgvideo/imglib/libraries/RegDefsUtils/include/reg_io2.h	417;"	d
REGNUM_IMG_SOC_ACC_DEL	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	767;"	d
REGNUM_IMG_SOC_ACC_DEL_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	154;"	d
REGNUM_IMG_SOC_ACC_DEL_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	306;"	d
REGNUM_IMG_SOC_ACC_DEL_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	458;"	d
REGNUM_IMG_SOC_ACC_DEL_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	610;"	d
REGNUM_IMG_SOC_ADDR	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	811;"	d
REGNUM_IMG_SOC_ADDR_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	198;"	d
REGNUM_IMG_SOC_ADDR_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	350;"	d
REGNUM_IMG_SOC_ADDR_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	502;"	d
REGNUM_IMG_SOC_ADDR_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	654;"	d
REGNUM_IMG_SOC_BSWAP	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	740;"	d
REGNUM_IMG_SOC_BSWAP_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	127;"	d
REGNUM_IMG_SOC_BSWAP_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	279;"	d
REGNUM_IMG_SOC_BSWAP_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	431;"	d
REGNUM_IMG_SOC_BSWAP_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	583;"	d
REGNUM_IMG_SOC_BURST	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	757;"	d
REGNUM_IMG_SOC_BURST_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	144;"	d
REGNUM_IMG_SOC_BURST_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	296;"	d
REGNUM_IMG_SOC_BURST_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	448;"	d
REGNUM_IMG_SOC_BURST_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	600;"	d
REGNUM_IMG_SOC_CNT	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	680;"	d
REGNUM_IMG_SOC_CNT_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	67;"	d
REGNUM_IMG_SOC_CNT_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	219;"	d
REGNUM_IMG_SOC_CNT_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	371;"	d
REGNUM_IMG_SOC_CNT_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	523;"	d
REGNUM_IMG_SOC_DIR	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	725;"	d
REGNUM_IMG_SOC_DIR_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	112;"	d
REGNUM_IMG_SOC_DIR_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	264;"	d
REGNUM_IMG_SOC_DIR_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	416;"	d
REGNUM_IMG_SOC_DIR_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	568;"	d
REGNUM_IMG_SOC_DREQ	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	707;"	d
REGNUM_IMG_SOC_DREQ_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	94;"	d
REGNUM_IMG_SOC_DREQ_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	246;"	d
REGNUM_IMG_SOC_DREQ_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	398;"	d
REGNUM_IMG_SOC_DREQ_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	550;"	d
REGNUM_IMG_SOC_EN	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	685;"	d
REGNUM_IMG_SOC_ENABLE_2D_MODE	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	690;"	d
REGNUM_IMG_SOC_ENABLE_2D_MODE_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	77;"	d
REGNUM_IMG_SOC_ENABLE_2D_MODE_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	229;"	d
REGNUM_IMG_SOC_ENABLE_2D_MODE_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	381;"	d
REGNUM_IMG_SOC_ENABLE_2D_MODE_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	533;"	d
REGNUM_IMG_SOC_EN_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	72;"	d
REGNUM_IMG_SOC_EN_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	224;"	d
REGNUM_IMG_SOC_EN_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	376;"	d
REGNUM_IMG_SOC_EN_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	528;"	d
REGNUM_IMG_SOC_EXT_SA	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	752;"	d
REGNUM_IMG_SOC_EXT_SA_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	139;"	d
REGNUM_IMG_SOC_EXT_SA_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	291;"	d
REGNUM_IMG_SOC_EXT_SA_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	443;"	d
REGNUM_IMG_SOC_EXT_SA_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	595;"	d
REGNUM_IMG_SOC_INCR	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	762;"	d
REGNUM_IMG_SOC_INCR_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	149;"	d
REGNUM_IMG_SOC_INCR_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	301;"	d
REGNUM_IMG_SOC_INCR_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	453;"	d
REGNUM_IMG_SOC_INCR_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	605;"	d
REGNUM_IMG_SOC_LINE_ADDR_OFFSET	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	799;"	d
REGNUM_IMG_SOC_LINE_ADDR_OFFSET_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	186;"	d
REGNUM_IMG_SOC_LINE_ADDR_OFFSET_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	338;"	d
REGNUM_IMG_SOC_LINE_ADDR_OFFSET_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	490;"	d
REGNUM_IMG_SOC_LINE_ADDR_OFFSET_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	642;"	d
REGNUM_IMG_SOC_LIST_EN	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	697;"	d
REGNUM_IMG_SOC_LIST_EN_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	84;"	d
REGNUM_IMG_SOC_LIST_EN_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	236;"	d
REGNUM_IMG_SOC_LIST_EN_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	388;"	d
REGNUM_IMG_SOC_LIST_EN_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	540;"	d
REGNUM_IMG_SOC_LIST_FIN	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	787;"	d
REGNUM_IMG_SOC_LIST_FIN_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	174;"	d
REGNUM_IMG_SOC_LIST_FIN_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	326;"	d
REGNUM_IMG_SOC_LIST_FIN_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	478;"	d
REGNUM_IMG_SOC_LIST_FIN_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	630;"	d
REGNUM_IMG_SOC_LIST_FIN_CTL	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	712;"	d
REGNUM_IMG_SOC_LIST_FIN_CTL_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	99;"	d
REGNUM_IMG_SOC_LIST_FIN_CTL_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	251;"	d
REGNUM_IMG_SOC_LIST_FIN_CTL_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	403;"	d
REGNUM_IMG_SOC_LIST_FIN_CTL_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	555;"	d
REGNUM_IMG_SOC_LIST_IEN	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	745;"	d
REGNUM_IMG_SOC_LIST_IEN_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	132;"	d
REGNUM_IMG_SOC_LIST_IEN_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	284;"	d
REGNUM_IMG_SOC_LIST_IEN_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	436;"	d
REGNUM_IMG_SOC_LIST_IEN_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	588;"	d
REGNUM_IMG_SOC_LIST_INT	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	779;"	d
REGNUM_IMG_SOC_LIST_INT_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	166;"	d
REGNUM_IMG_SOC_LIST_INT_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	318;"	d
REGNUM_IMG_SOC_LIST_INT_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	470;"	d
REGNUM_IMG_SOC_LIST_INT_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	622;"	d
REGNUM_IMG_SOC_PER_HOLD	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	818;"	d
REGNUM_IMG_SOC_PER_HOLD_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	205;"	d
REGNUM_IMG_SOC_PER_HOLD_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	357;"	d
REGNUM_IMG_SOC_PER_HOLD_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	509;"	d
REGNUM_IMG_SOC_PER_HOLD_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	661;"	d
REGNUM_IMG_SOC_PI	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	717;"	d
REGNUM_IMG_SOC_PI_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	104;"	d
REGNUM_IMG_SOC_PI_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	256;"	d
REGNUM_IMG_SOC_PI_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	408;"	d
REGNUM_IMG_SOC_PI_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	560;"	d
REGNUM_IMG_SOC_PW	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	730;"	d
REGNUM_IMG_SOC_PW_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	117;"	d
REGNUM_IMG_SOC_PW_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	269;"	d
REGNUM_IMG_SOC_PW_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	421;"	d
REGNUM_IMG_SOC_PW_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	573;"	d
REGNUM_IMG_SOC_REP_COUNT	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	804;"	d
REGNUM_IMG_SOC_REP_COUNT_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	191;"	d
REGNUM_IMG_SOC_REP_COUNT_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	343;"	d
REGNUM_IMG_SOC_REP_COUNT_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	495;"	d
REGNUM_IMG_SOC_REP_COUNT_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	647;"	d
REGNUM_IMG_SOC_ROW_LENGTH	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	794;"	d
REGNUM_IMG_SOC_ROW_LENGTH_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	181;"	d
REGNUM_IMG_SOC_ROW_LENGTH_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	333;"	d
REGNUM_IMG_SOC_ROW_LENGTH_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	485;"	d
REGNUM_IMG_SOC_ROW_LENGTH_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	637;"	d
REGNUM_IMG_SOC_SRST	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	702;"	d
REGNUM_IMG_SOC_SRST_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	89;"	d
REGNUM_IMG_SOC_SRST_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	241;"	d
REGNUM_IMG_SOC_SRST_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	393;"	d
REGNUM_IMG_SOC_SRST_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	545;"	d
REGNUM_IMG_SOC_START_ADDRESS	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	673;"	d
REGNUM_IMG_SOC_START_ADDRESS_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	60;"	d
REGNUM_IMG_SOC_START_ADDRESS_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	212;"	d
REGNUM_IMG_SOC_START_ADDRESS_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	364;"	d
REGNUM_IMG_SOC_START_ADDRESS_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	516;"	d
REGNUM_IMG_SOC_TRANSFER_FIN	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	774;"	d
REGNUM_IMG_SOC_TRANSFER_FIN_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	161;"	d
REGNUM_IMG_SOC_TRANSFER_FIN_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	313;"	d
REGNUM_IMG_SOC_TRANSFER_FIN_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	465;"	d
REGNUM_IMG_SOC_TRANSFER_FIN_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	617;"	d
REGNUM_IMG_SOC_TRANSFER_IEN	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	735;"	d
REGNUM_IMG_SOC_TRANSFER_IEN_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	122;"	d
REGNUM_IMG_SOC_TRANSFER_IEN_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	274;"	d
REGNUM_IMG_SOC_TRANSFER_IEN_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	426;"	d
REGNUM_IMG_SOC_TRANSFER_IEN_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	578;"	d
REGNUM_MTX_BURSTSIZE	encode/register_includes/topaz_hp/mtx_regs.h	254;"	d
REGNUM_MTX_CDMAA_ADDRESS	encode/register_includes/topaz_hp/mtx_regs.h	261;"	d
REGNUM_MTX_CDMAS1_ADDRESS	encode/register_includes/topaz_hp/mtx_regs.h	290;"	d
REGNUM_MTX_COUNT	encode/register_includes/topaz_hp/mtx_regs.h	283;"	d
REGNUM_MTX_DMAREQUEST	encode/register_includes/topaz_hp/mtx_regs.h	273;"	d
REGNUM_MTX_DONOTHING	encode/register_includes/topaz_hp/mtx_regs.h	268;"	d
REGNUM_MTX_ENABLE	encode/register_includes/topaz_hp/mtx_regs.h	244;"	d
REGNUM_MTX_LENGTH	encode/register_includes/topaz_hp/mtx_regs.h	239;"	d
REGNUM_MTX_MTX_ARCH	encode/register_includes/topaz_hp/mtx_regs.h	80;"	d
REGNUM_MTX_MTX_CF_C	encode/register_includes/topaz_hp/mtx_regs.h	102;"	d
REGNUM_MTX_MTX_CF_N	encode/register_includes/topaz_hp/mtx_regs.h	112;"	d
REGNUM_MTX_MTX_CF_Z	encode/register_includes/topaz_hp/mtx_regs.h	117;"	d
REGNUM_MTX_MTX_CR_O	encode/register_includes/topaz_hp/mtx_regs.h	107;"	d
REGNUM_MTX_MTX_DREADY	encode/register_includes/topaz_hp/mtx_regs.h	192;"	d
REGNUM_MTX_MTX_ENABLE	encode/register_includes/topaz_hp/mtx_regs.h	60;"	d
REGNUM_MTX_MTX_HREASON	encode/register_includes/topaz_hp/mtx_regs.h	127;"	d
REGNUM_MTX_MTX_KICK	encode/register_includes/topaz_hp/mtx_regs.h	134;"	d
REGNUM_MTX_MTX_KICKI	encode/register_includes/topaz_hp/mtx_regs.h	141;"	d
REGNUM_MTX_MTX_LSM_STEP	encode/register_includes/topaz_hp/mtx_regs.h	122;"	d
REGNUM_MTX_MTX_MAJ_REV	encode/register_includes/topaz_hp/mtx_regs.h	95;"	d
REGNUM_MTX_MTX_MCMAI	encode/register_includes/topaz_hp/mtx_regs.h	208;"	d
REGNUM_MTX_MTX_MCMID	encode/register_includes/topaz_hp/mtx_regs.h	218;"	d
REGNUM_MTX_MTX_MCMR	encode/register_includes/topaz_hp/mtx_regs.h	203;"	d
REGNUM_MTX_MTX_MCM_ADDR	encode/register_includes/topaz_hp/mtx_regs.h	213;"	d
REGNUM_MTX_MTX_MIN_REV	encode/register_includes/topaz_hp/mtx_regs.h	90;"	d
REGNUM_MTX_MTX_MTX_MCM_STAT	encode/register_includes/topaz_hp/mtx_regs.h	225;"	d
REGNUM_MTX_MTX_RESET	encode/register_includes/topaz_hp/mtx_regs.h	232;"	d
REGNUM_MTX_MTX_RNW	encode/register_includes/topaz_hp/mtx_regs.h	187;"	d
REGNUM_MTX_MTX_RSPECIFIER	encode/register_includes/topaz_hp/mtx_regs.h	182;"	d
REGNUM_MTX_MTX_STEP_REC	encode/register_includes/topaz_hp/mtx_regs.h	75;"	d
REGNUM_MTX_MTX_TCAPS	encode/register_includes/topaz_hp/mtx_regs.h	85;"	d
REGNUM_MTX_MTX_TOFF	encode/register_includes/topaz_hp/mtx_regs.h	65;"	d
REGNUM_MTX_MTX_TSTOPPED	encode/register_includes/topaz_hp/mtx_regs.h	70;"	d
REGNUM_MTX_MTX_USPECIFIER	encode/register_includes/topaz_hp/mtx_regs.h	177;"	d
REGNUM_MTX_RAMNUMBER	encode/register_includes/topaz_hp/mtx_regs.h	278;"	d
REGNUM_MTX_REQ_LD_DEST	encode/register_includes/topaz_hp/mtx_regs.h	163;"	d
REGNUM_MTX_REQ_LD_REG	encode/register_includes/topaz_hp/mtx_regs.h	168;"	d
REGNUM_MTX_REQ_RN_W	encode/register_includes/topaz_hp/mtx_regs.h	153;"	d
REGNUM_MTX_REQ_SB	encode/register_includes/topaz_hp/mtx_regs.h	148;"	d
REGNUM_MTX_REQ_STATE	encode/register_includes/topaz_hp/mtx_regs.h	158;"	d
REGNUM_MTX_RNW	encode/register_includes/topaz_hp/mtx_regs.h	249;"	d
REGNUM_MTX_TRANSFERDATA	encode/register_includes/topaz_hp/mtx_regs.h	297;"	d
REGNUM_TOPAZHP_CR_PROC_ACCESS_FLAG	encode/kernel_device/include/vxe_public_regdefs.h	750;"	d
REGNUM_TOPAZHP_CR_PROC_ESB_ADDR	encode/kernel_device/include/vxe_public_regdefs.h	735;"	d
REGNUM_TOPAZHP_CR_PROC_ESB_OP_VALID	encode/kernel_device/include/vxe_public_regdefs.h	745;"	d
REGNUM_TOPAZHP_CR_PROC_ESB_READ_N_WRITE	encode/kernel_device/include/vxe_public_regdefs.h	740;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_CABAC_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	434;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_CABAC_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	511;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_DB_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	563;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_DEB_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	419;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_DEB_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	496;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_H264COMP16X16_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	404;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_H264COMP16X16_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	476;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_H264COMP4X4_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	394;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_H264COMP4X4_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	466;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_H264COMP8X8_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	399;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_H264COMP8X8_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	471;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_H264COMP_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	543;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_INPUT_SCALER_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	439;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_INPUT_SCALER_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	521;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_IPE0_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	374;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_IPE0_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	446;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_IPE1_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	379;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_IPE1_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	451;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_IPE_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	528;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_JMCOMP_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	409;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_JMCOMP_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	481;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_JMCOMP_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	548;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_LRITC_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	516;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_LTRITC_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	568;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_PC_DMS_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	429;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_PC_DMS_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	506;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_PC_DM_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	424;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_PC_DM_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	501;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_PC_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	538;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_PREFETCH_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	486;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_PREFETCH_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	553;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_SCALER_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	573;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_SPE0_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	384;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_SPE0_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	456;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_SPE1_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	389;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_SPE1_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	461;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_SPE_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	533;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_VLC_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	414;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_VLC_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	491;"	d
REGNUM_TOPAZHP_CR_TOPAZHP_VLC_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	558;"	d
REGNUM_TOPAZHP_TOP_CR_CMD_FIFO_FLUSH	encode/kernel_device/include/vxe_public_regdefs.h	243;"	d
REGNUM_TOPAZHP_TOP_CR_CMD_FIFO_FULL	encode/kernel_device/include/vxe_public_regdefs.h	262;"	d
REGNUM_TOPAZHP_TOP_CR_CMD_FIFO_SPACE	encode/kernel_device/include/vxe_public_regdefs.h	257;"	d
REGNUM_TOPAZHP_TOP_CR_CMD_FIFO_WDATA	encode/kernel_device/include/vxe_public_regdefs.h	250;"	d
REGNUM_TOPAZHP_TOP_CR_DMAC_MTX_SELECT	encode/kernel_device/include/vxe_public_regdefs.h	357;"	d
REGNUM_TOPAZHP_TOP_CR_EXTENDED_ADDR_RANGE	encode/kernel_device/include/vxe_public_regdefs.h	103;"	d
REGNUM_TOPAZHP_TOP_CR_FIRMWARE_REG_1	encode/kernel_device/include/vxe_public_regdefs.h	276;"	d
REGNUM_TOPAZHP_TOP_CR_FIRMWARE_REG_2	encode/kernel_device/include/vxe_public_regdefs.h	283;"	d
REGNUM_TOPAZHP_TOP_CR_FIRMWARE_REG_3	encode/kernel_device/include/vxe_public_regdefs.h	290;"	d
REGNUM_TOPAZHP_TOP_CR_FIRMWARE_REG_4	encode/kernel_device/include/vxe_public_regdefs.h	297;"	d
REGNUM_TOPAZHP_TOP_CR_FIRMWARE_REG_5	encode/kernel_device/include/vxe_public_regdefs.h	304;"	d
REGNUM_TOPAZHP_TOP_CR_FIRMWARE_REG_6	encode/kernel_device/include/vxe_public_regdefs.h	311;"	d
REGNUM_TOPAZHP_TOP_CR_FIRMWARE_REG_7	encode/kernel_device/include/vxe_public_regdefs.h	318;"	d
REGNUM_TOPAZHP_TOP_CR_FLOWRATE_TOPAZ	encode/kernel_device/include/vxe_public_regdefs.h	619;"	d
REGNUM_TOPAZHP_TOP_CR_HOST_INTEN_DMAC	encode/kernel_device/include/vxe_public_regdefs.h	174;"	d
REGNUM_TOPAZHP_TOP_CR_HOST_INTEN_HOST_CORES	encode/kernel_device/include/vxe_public_regdefs.h	199;"	d
REGNUM_TOPAZHP_TOP_CR_HOST_INTEN_MMU_FAULT	encode/kernel_device/include/vxe_public_regdefs.h	189;"	d
REGNUM_TOPAZHP_TOP_CR_HOST_INTEN_MMU_FAULT_B	encode/kernel_device/include/vxe_public_regdefs.h	204;"	d
REGNUM_TOPAZHP_TOP_CR_HOST_INTEN_MTX	encode/kernel_device/include/vxe_public_regdefs.h	179;"	d
REGNUM_TOPAZHP_TOP_CR_HOST_INTEN_MTX_CORES	encode/kernel_device/include/vxe_public_regdefs.h	194;"	d
REGNUM_TOPAZHP_TOP_CR_HOST_INTEN_MTX_HALT	encode/kernel_device/include/vxe_public_regdefs.h	184;"	d
REGNUM_TOPAZHP_TOP_CR_HOST_TOPAZHP_MAS_INTEN	encode/kernel_device/include/vxe_public_regdefs.h	209;"	d
REGNUM_TOPAZHP_TOP_CR_IMG_TOPAZ_CORE_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	120;"	d
REGNUM_TOPAZHP_TOP_CR_IMG_TOPAZ_IO_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	115;"	d
REGNUM_TOPAZHP_TOP_CR_IMG_TOPAZ_MTX_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	110;"	d
REGNUM_TOPAZHP_TOP_CR_INTCLR_DMAC	encode/kernel_device/include/vxe_public_regdefs.h	216;"	d
REGNUM_TOPAZHP_TOP_CR_INTCLR_MMU_FAULT	encode/kernel_device/include/vxe_public_regdefs.h	231;"	d
REGNUM_TOPAZHP_TOP_CR_INTCLR_MMU_FAULT_B	encode/kernel_device/include/vxe_public_regdefs.h	236;"	d
REGNUM_TOPAZHP_TOP_CR_INTCLR_MTX	encode/kernel_device/include/vxe_public_regdefs.h	221;"	d
REGNUM_TOPAZHP_TOP_CR_INTCLR_MTX_HALT	encode/kernel_device/include/vxe_public_regdefs.h	226;"	d
REGNUM_TOPAZHP_TOP_CR_INT_STAT_DMAC	encode/kernel_device/include/vxe_public_regdefs.h	127;"	d
REGNUM_TOPAZHP_TOP_CR_INT_STAT_HOST_CORES	encode/kernel_device/include/vxe_public_regdefs.h	152;"	d
REGNUM_TOPAZHP_TOP_CR_INT_STAT_MMU_FAULT	encode/kernel_device/include/vxe_public_regdefs.h	142;"	d
REGNUM_TOPAZHP_TOP_CR_INT_STAT_MMU_FAULT_B	encode/kernel_device/include/vxe_public_regdefs.h	157;"	d
REGNUM_TOPAZHP_TOP_CR_INT_STAT_MTX	encode/kernel_device/include/vxe_public_regdefs.h	132;"	d
REGNUM_TOPAZHP_TOP_CR_INT_STAT_MTX_CORES	encode/kernel_device/include/vxe_public_regdefs.h	147;"	d
REGNUM_TOPAZHP_TOP_CR_INT_STAT_MTX_HALT	encode/kernel_device/include/vxe_public_regdefs.h	137;"	d
REGNUM_TOPAZHP_TOP_CR_MEM_REQ_STAT_READS	encode/kernel_device/include/vxe_public_regdefs.h	592;"	d
REGNUM_TOPAZHP_TOP_CR_MMU_ADT_TTE	encode/kernel_device/include/vxe_public_regdefs.h	636;"	d
REGNUM_TOPAZHP_TOP_CR_MMU_BEST_COUNT	encode/kernel_device/include/vxe_public_regdefs.h	641;"	d
REGNUM_TOPAZHP_TOP_CR_MMU_BYPASS_TOPAZ	encode/kernel_device/include/vxe_public_regdefs.h	624;"	d
REGNUM_TOPAZHP_TOP_CR_MMU_DIR_LIST_BASE_ADDR	encode/kernel_device/include/vxe_public_regdefs.h	667;"	d
REGNUM_TOPAZHP_TOP_CR_MMU_ENABLE_36BIT_ADDRESSING	encode/kernel_device/include/vxe_public_regdefs.h	653;"	d
REGNUM_TOPAZHP_TOP_CR_MMU_FAULT_ADDR	encode/kernel_device/include/vxe_public_regdefs.h	585;"	d
REGNUM_TOPAZHP_TOP_CR_MMU_FLUSH	encode/kernel_device/include/vxe_public_regdefs.h	609;"	d
REGNUM_TOPAZHP_TOP_CR_MMU_INVALDC	encode/kernel_device/include/vxe_public_regdefs.h	614;"	d
REGNUM_TOPAZHP_TOP_CR_MMU_NOREORDER	encode/kernel_device/include/vxe_public_regdefs.h	599;"	d
REGNUM_TOPAZHP_TOP_CR_MMU_PAGE_SIZE	encode/kernel_device/include/vxe_public_regdefs.h	646;"	d
REGNUM_TOPAZHP_TOP_CR_MMU_PAUSE	encode/kernel_device/include/vxe_public_regdefs.h	604;"	d
REGNUM_TOPAZHP_TOP_CR_MMU_PF_N_RW	encode/kernel_device/include/vxe_public_regdefs.h	580;"	d
REGNUM_TOPAZHP_TOP_CR_MMU_TILING_SCHEME	encode/kernel_device/include/vxe_public_regdefs.h	658;"	d
REGNUM_TOPAZHP_TOP_CR_MMU_TTE_THRESHOLD	encode/kernel_device/include/vxe_public_regdefs.h	631;"	d
REGNUM_TOPAZHP_TOP_CR_MTX_MSTR_DBG_GPIO_IN	encode/kernel_device/include/vxe_public_regdefs.h	325;"	d
REGNUM_TOPAZHP_TOP_CR_MTX_MSTR_DBG_GPIO_OUT	encode/kernel_device/include/vxe_public_regdefs.h	335;"	d
REGNUM_TOPAZHP_TOP_CR_MTX_MSTR_DBG_IS_SLAVE	encode/kernel_device/include/vxe_public_regdefs.h	330;"	d
REGNUM_TOPAZHP_TOP_CR_MTX_MSTR_LAST_RAM_BANK_SIZE	encode/kernel_device/include/vxe_public_regdefs.h	350;"	d
REGNUM_TOPAZHP_TOP_CR_MTX_MSTR_RAM_BANKS	encode/kernel_device/include/vxe_public_regdefs.h	340;"	d
REGNUM_TOPAZHP_TOP_CR_MTX_MSTR_RAM_BANK_SIZE	encode/kernel_device/include/vxe_public_regdefs.h	345;"	d
REGNUM_TOPAZHP_TOP_CR_NUM_CORES_PER_MTX	encode/kernel_device/include/vxe_public_regdefs.h	98;"	d
REGNUM_TOPAZHP_TOP_CR_NUM_CORES_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	88;"	d
REGNUM_TOPAZHP_TOP_CR_NUM_MTX_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	93;"	d
REGNUM_TOPAZHP_TOP_CR_TILE_128BYTE_INTERLEAVE	encode/kernel_device/include/vxe_public_regdefs.h	702;"	d
REGNUM_TOPAZHP_TOP_CR_TILE_ENABLE	encode/kernel_device/include/vxe_public_regdefs.h	697;"	d
REGNUM_TOPAZHP_TOP_CR_TILE_MAX_ADDR	encode/kernel_device/include/vxe_public_regdefs.h	687;"	d
REGNUM_TOPAZHP_TOP_CR_TILE_MAX_ADDR_EXT	encode/kernel_device/include/vxe_public_regdefs.h	721;"	d
REGNUM_TOPAZHP_TOP_CR_TILE_MIN_ADDR	encode/kernel_device/include/vxe_public_regdefs.h	682;"	d
REGNUM_TOPAZHP_TOP_CR_TILE_MIN_ADDR_EXT	encode/kernel_device/include/vxe_public_regdefs.h	716;"	d
REGNUM_TOPAZHP_TOP_CR_TILE_STRIDE	encode/kernel_device/include/vxe_public_regdefs.h	692;"	d
REGNUM_TOPAZHP_TOP_CR_TOPAZHP_DESIGNER	encode/kernel_device/include/vxe_public_regdefs.h	78;"	d
REGNUM_TOPAZHP_TOP_CR_TOPAZHP_DMAC_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	899;"	d
REGNUM_TOPAZHP_TOP_CR_TOPAZHP_GENERATE_PERFORMANCE_STORE	encode/kernel_device/include/vxe_public_regdefs.h	789;"	d
REGNUM_TOPAZHP_TOP_CR_TOPAZHP_H263_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	884;"	d
REGNUM_TOPAZHP_TOP_CR_TOPAZHP_H264_16X8_8X16_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	864;"	d
REGNUM_TOPAZHP_TOP_CR_TOPAZHP_H264_2_REF_ON_P_PIC_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	829;"	d
REGNUM_TOPAZHP_TOP_CR_TOPAZHP_H264_8X8_TRANSFORM_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	849;"	d
REGNUM_TOPAZHP_TOP_CR_TOPAZHP_H264_B_PIC_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	859;"	d
REGNUM_TOPAZHP_TOP_CR_TOPAZHP_H264_CABAC_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	869;"	d
REGNUM_TOPAZHP_TOP_CR_TOPAZHP_H264_CUSTOM_QUANT_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	799;"	d
REGNUM_TOPAZHP_TOP_CR_TOPAZHP_H264_DEFAULT_TABLES_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	844;"	d
REGNUM_TOPAZHP_TOP_CR_TOPAZHP_H264_INTERLACED_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	854;"	d
REGNUM_TOPAZHP_TOP_CR_TOPAZHP_H264_LOSSLESS_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	794;"	d
REGNUM_TOPAZHP_TOP_CR_TOPAZHP_H264_MULTIPASS_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	839;"	d
REGNUM_TOPAZHP_TOP_CR_TOPAZHP_H264_SPATIAL_DIRECT_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	834;"	d
REGNUM_TOPAZHP_TOP_CR_TOPAZHP_H264_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	894;"	d
REGNUM_TOPAZHP_TOP_CR_TOPAZHP_H264_WEIGHTED_PRED_ME_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	819;"	d
REGNUM_TOPAZHP_TOP_CR_TOPAZHP_H264_WEIGHTED_PRED_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	824;"	d
REGNUM_TOPAZHP_TOP_CR_TOPAZHP_JPEG_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	879;"	d
REGNUM_TOPAZHP_TOP_CR_TOPAZHP_MAINT_REV	encode/kernel_device/include/vxe_public_regdefs.h	63;"	d
REGNUM_TOPAZHP_TOP_CR_TOPAZHP_MAJOR_REV	encode/kernel_device/include/vxe_public_regdefs.h	73;"	d
REGNUM_TOPAZHP_TOP_CR_TOPAZHP_MAS_HOST_INTS	encode/kernel_device/include/vxe_public_regdefs.h	167;"	d
REGNUM_TOPAZHP_TOP_CR_TOPAZHP_MAS_MTX_INTS	encode/kernel_device/include/vxe_public_regdefs.h	162;"	d
REGNUM_TOPAZHP_TOP_CR_TOPAZHP_MINOR_REV	encode/kernel_device/include/vxe_public_regdefs.h	68;"	d
REGNUM_TOPAZHP_TOP_CR_TOPAZHP_MMU_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	904;"	d
REGNUM_TOPAZHP_TOP_CR_TOPAZHP_MPEG2_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	804;"	d
REGNUM_TOPAZHP_TOP_CR_TOPAZHP_MPEG4_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	889;"	d
REGNUM_TOPAZHP_TOP_CR_TOPAZHP_SCALER_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	784;"	d
REGNUM_TOPAZHP_TOP_CR_TOPAZHP_SIGNATURES_SUPPORTED_ALL	encode/kernel_device/include/vxe_public_regdefs.h	814;"	d
REGNUM_TOPAZHP_TOP_CR_TOPAZHP_SIGNATURES_SUPPORTED_SUBSET	encode/kernel_device/include/vxe_public_regdefs.h	809;"	d
REGNUM_TOPAZHP_TOP_CR_TOPAZHP_SLAVE_JPEG_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	874;"	d
REGNUM_TOPAZHP_TOP_CR_TOPAZ_IDLE_DISABLE	encode/kernel_device/include/vxe_public_regdefs.h	269;"	d
REGNUM_TOPAZHP_TOP_CR_WRITES_CORE_ALL	encode/kernel_device/include/vxe_public_regdefs.h	367;"	d
REGNUM_TOPAZHP_TOP_CR_WRITES_MTX_ALL	encode/kernel_device/include/vxe_public_regdefs.h	362;"	d
REGNUM_TOPAZ_VLC_CR_RSIZE	encode/kernel_device/include/vxe_public_regdefs.h	764;"	d
REGULTOR_CLOSE	vdec/platform/sysdev/sysdev_hisi.c	71;"	d	file:
REG_BASE_HOST	encode/kernel_device/include/vxe_public_regdefs.h	48;"	d
REG_BASE_HOST	vdec/system/vdec/vdec.h	274;"	d
REG_BASE_MTX	vdec/system/vdec/vdec.h	273;"	d
REG_END	vdec/system/vdec/vdec.h	269;"	d
REG_END_MSVDX_CMD_HOST	vdec/system/vdec/vdec.h	386;"	d
REG_END_MSVDX_CMD_MTX	vdec/system/vdec/vdec.h	337;"	d
REG_END_MSVDX_DMAC_HOST	vdec/system/vdec/vdec.h	374;"	d
REG_END_MSVDX_DMAC_MTX	vdec/system/vdec/vdec.h	325;"	d
REG_END_MSVDX_MTX_HOST	vdec/system/vdec/vdec.h	365;"	d
REG_END_MSVDX_MTX_MTX	vdec/system/vdec/vdec.h	316;"	d
REG_END_MSVDX_SYNCRAM_HOST	vdec/system/vdec/vdec.h	407;"	d
REG_END_MSVDX_SYNCRAM_MTX	vdec/system/vdec/vdec.h	361;"	d
REG_END_MSVDX_SYS_HOST	vdec/system/vdec/vdec.h	377;"	d
REG_END_MSVDX_SYS_MTX	vdec/system/vdec/vdec.h	328;"	d
REG_END_MSVDX_TEST_3_MTX	vdec/system/vdec/vdec.h	352;"	d
REG_END_MSVDX_TEST_HOST	vdec/system/vdec/vdec.h	398;"	d
REG_END_MSVDX_TEST_MTX	vdec/system/vdec/vdec.h	349;"	d
REG_END_MSVDX_VDEB_HOST	vdec/system/vdec/vdec.h	371;"	d
REG_END_MSVDX_VDEB_MTX	vdec/system/vdec/vdec.h	322;"	d
REG_END_MSVDX_VDMC_HOST	vdec/system/vdec/vdec.h	368;"	d
REG_END_MSVDX_VDMC_MTX	vdec/system/vdec/vdec.h	319;"	d
REG_END_MSVDX_VEC_HOST	vdec/system/vdec/vdec.h	383;"	d
REG_END_MSVDX_VEC_IQRAM2_HOST	vdec/system/vdec/vdec.h	404;"	d
REG_END_MSVDX_VEC_IQRAM2_MTX	vdec/system/vdec/vdec.h	358;"	d
REG_END_MSVDX_VEC_IQRAM_HOST	vdec/system/vdec/vdec.h	380;"	d
REG_END_MSVDX_VEC_IQRAM_MTX	vdec/system/vdec/vdec.h	331;"	d
REG_END_MSVDX_VEC_LINE_STORE_HOST	vdec/system/vdec/vdec.h	395;"	d
REG_END_MSVDX_VEC_LINE_STORE_MTX	vdec/system/vdec/vdec.h	346;"	d
REG_END_MSVDX_VEC_MTX	vdec/system/vdec/vdec.h	334;"	d
REG_END_MSVDX_VEC_RAM_2_HOST	vdec/system/vdec/vdec.h	401;"	d
REG_END_MSVDX_VEC_RAM_2_MTX	vdec/system/vdec/vdec.h	355;"	d
REG_END_MSVDX_VEC_RAM_HOST	vdec/system/vdec/vdec.h	389;"	d
REG_END_MSVDX_VEC_RAM_MTX	vdec/system/vdec/vdec.h	340;"	d
REG_END_MSVDX_VEC_VLC_HOST	vdec/system/vdec/vdec.h	392;"	d
REG_END_MSVDX_VEC_VLC_MTX	vdec/system/vdec/vdec.h	343;"	d
REG_OFFSET_MSVDX_CMD	vdec/system/vdec/vdec.h	283;"	d
REG_OFFSET_MSVDX_DMAC	vdec/system/vdec/vdec.h	279;"	d
REG_OFFSET_MSVDX_MTX	vdec/system/vdec/vdec.h	276;"	d
REG_OFFSET_MSVDX_SYNCRAM	vdec/system/vdec/vdec.h	310;"	d
REG_OFFSET_MSVDX_SYS	vdec/system/vdec/vdec.h	280;"	d
REG_OFFSET_MSVDX_TEST	vdec/system/vdec/vdec.h	287;"	d
REG_OFFSET_MSVDX_TEST_3	vdec/system/vdec/vdec.h	288;"	d
REG_OFFSET_MSVDX_VDEB	vdec/system/vdec/vdec.h	278;"	d
REG_OFFSET_MSVDX_VDMC	vdec/system/vdec/vdec.h	277;"	d
REG_OFFSET_MSVDX_VEC	vdec/system/vdec/vdec.h	282;"	d
REG_OFFSET_MSVDX_VEC_IQRAM	vdec/system/vdec/vdec.h	281;"	d
REG_OFFSET_MSVDX_VEC_IQRAM2	vdec/system/vdec/vdec.h	290;"	d
REG_OFFSET_MSVDX_VEC_LINE_STORE	vdec/system/vdec/vdec.h	286;"	d
REG_OFFSET_MSVDX_VEC_RAM	vdec/system/vdec/vdec.h	284;"	d
REG_OFFSET_MSVDX_VEC_RAM_2	vdec/system/vdec/vdec.h	289;"	d
REG_OFFSET_MSVDX_VEC_VLC	vdec/system/vdec/vdec.h	285;"	d
REG_OFFSET_TOPAZ_MTX	encode/kernel_device/include/vxe_public_regdefs.h	49;"	d
REG_SIZE_MSVDX_CMD	vdec/system/vdec/vdec.h	299;"	d
REG_SIZE_MSVDX_DMAC	vdec/system/vdec/vdec.h	295;"	d
REG_SIZE_MSVDX_MTX	vdec/system/vdec/vdec.h	292;"	d
REG_SIZE_MSVDX_SYNCRAM	vdec/system/vdec/vdec.h	311;"	d
REG_SIZE_MSVDX_SYS	vdec/system/vdec/vdec.h	296;"	d
REG_SIZE_MSVDX_TEST	vdec/system/vdec/vdec.h	303;"	d
REG_SIZE_MSVDX_TEST_3	vdec/system/vdec/vdec.h	304;"	d
REG_SIZE_MSVDX_VDEB	vdec/system/vdec/vdec.h	294;"	d
REG_SIZE_MSVDX_VDMC	vdec/system/vdec/vdec.h	293;"	d
REG_SIZE_MSVDX_VEC	vdec/system/vdec/vdec.h	298;"	d
REG_SIZE_MSVDX_VEC_IQRAM	vdec/system/vdec/vdec.h	297;"	d
REG_SIZE_MSVDX_VEC_IQRAM2	vdec/system/vdec/vdec.h	306;"	d
REG_SIZE_MSVDX_VEC_LINE_STORE	vdec/system/vdec/vdec.h	302;"	d
REG_SIZE_MSVDX_VEC_RAM	vdec/system/vdec/vdec.h	300;"	d
REG_SIZE_MSVDX_VEC_RAM_2	vdec/system/vdec/vdec.h	305;"	d
REG_SIZE_MSVDX_VEC_VLC	vdec/system/vdec/vdec.h	301;"	d
REG_START	vdec/system/vdec/vdec.h	268;"	d
REG_START_MSVDX_CMD_HOST	vdec/system/vdec/vdec.h	385;"	d
REG_START_MSVDX_CMD_MTX	vdec/system/vdec/vdec.h	336;"	d
REG_START_MSVDX_DMAC_HOST	vdec/system/vdec/vdec.h	373;"	d
REG_START_MSVDX_DMAC_MTX	vdec/system/vdec/vdec.h	324;"	d
REG_START_MSVDX_MTX_HOST	vdec/system/vdec/vdec.h	364;"	d
REG_START_MSVDX_MTX_MTX	vdec/system/vdec/vdec.h	315;"	d
REG_START_MSVDX_SYNCRAM_HOST	vdec/system/vdec/vdec.h	406;"	d
REG_START_MSVDX_SYNCRAM_MTX	vdec/system/vdec/vdec.h	360;"	d
REG_START_MSVDX_SYS_HOST	vdec/system/vdec/vdec.h	376;"	d
REG_START_MSVDX_SYS_MTX	vdec/system/vdec/vdec.h	327;"	d
REG_START_MSVDX_TEST_3_MTX	vdec/system/vdec/vdec.h	351;"	d
REG_START_MSVDX_TEST_HOST	vdec/system/vdec/vdec.h	397;"	d
REG_START_MSVDX_TEST_MTX	vdec/system/vdec/vdec.h	348;"	d
REG_START_MSVDX_VDEB_HOST	vdec/system/vdec/vdec.h	370;"	d
REG_START_MSVDX_VDEB_MTX	vdec/system/vdec/vdec.h	321;"	d
REG_START_MSVDX_VDMC_HOST	vdec/system/vdec/vdec.h	367;"	d
REG_START_MSVDX_VDMC_MTX	vdec/system/vdec/vdec.h	318;"	d
REG_START_MSVDX_VEC_HOST	vdec/system/vdec/vdec.h	382;"	d
REG_START_MSVDX_VEC_IQRAM2_HOST	vdec/system/vdec/vdec.h	403;"	d
REG_START_MSVDX_VEC_IQRAM2_MTX	vdec/system/vdec/vdec.h	357;"	d
REG_START_MSVDX_VEC_IQRAM_HOST	vdec/system/vdec/vdec.h	379;"	d
REG_START_MSVDX_VEC_IQRAM_MTX	vdec/system/vdec/vdec.h	330;"	d
REG_START_MSVDX_VEC_LINE_STORE_HOST	vdec/system/vdec/vdec.h	394;"	d
REG_START_MSVDX_VEC_LINE_STORE_MTX	vdec/system/vdec/vdec.h	345;"	d
REG_START_MSVDX_VEC_MTX	vdec/system/vdec/vdec.h	333;"	d
REG_START_MSVDX_VEC_RAM_2_HOST	vdec/system/vdec/vdec.h	400;"	d
REG_START_MSVDX_VEC_RAM_2_MTX	vdec/system/vdec/vdec.h	354;"	d
REG_START_MSVDX_VEC_RAM_HOST	vdec/system/vdec/vdec.h	388;"	d
REG_START_MSVDX_VEC_RAM_MTX	vdec/system/vdec/vdec.h	339;"	d
REG_START_MSVDX_VEC_VLC_HOST	vdec/system/vdec/vdec.h	391;"	d
REG_START_MSVDX_VEC_VLC_MTX	vdec/system/vdec/vdec.h	342;"	d
REG_START_TOPAZ_MTX_HOST	encode/kernel_device/include/vxe_public_regdefs.h	50;"	d
RENDER	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    RENDER   = 0x100,$/;"	e	enum:XPL_TIMING_POINTS
REPORT	imgvideo/port_fwrk/include/report_api.h	142;"	d
REPORT	imgvideo/port_fwrk/include/report_api.h	159;"	d
REPORT	imgvideo/port_fwrk/include/report_api.h	171;"	d
REPORT	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	57;"	d	file:
REPORT	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	61;"	d	file:
REPORT	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io.c	57;"	d	file:
REPORT_ALERT	imgvideo/port_fwrk/include/report_levels.h	/^    REPORT_ALERT,      \/* action must be taken immediately *\/$/;"	e	enum:__anon594
REPORT_ALERT	imgvideo/port_fwrk/include/report_levels.h	60;"	d
REPORT_ALERT	imgvideo/port_fwrk/include/report_levels.h	70;"	d
REPORT_CRIT	imgvideo/port_fwrk/include/report_levels.h	/^    REPORT_CRIT,       \/* critical conditions *\/$/;"	e	enum:__anon594
REPORT_CRIT	imgvideo/port_fwrk/include/report_levels.h	61;"	d
REPORT_CRIT	imgvideo/port_fwrk/include/report_levels.h	71;"	d
REPORT_DEBUG	imgvideo/port_fwrk/include/report_levels.h	/^    REPORT_DEBUG,      \/* debug-level messages *\/$/;"	e	enum:__anon594
REPORT_EMERG	imgvideo/port_fwrk/include/report_levels.h	/^    REPORT_EMERG = 0,  \/* system is unusable *\/$/;"	e	enum:__anon594
REPORT_EMERG	imgvideo/port_fwrk/include/report_levels.h	59;"	d
REPORT_EMERG	imgvideo/port_fwrk/include/report_levels.h	69;"	d
REPORT_ERR	imgvideo/port_fwrk/include/report_levels.h	/^    REPORT_ERR,        \/* error conditions *\/$/;"	e	enum:__anon594
REPORT_ERR	imgvideo/port_fwrk/include/report_levels.h	62;"	d
REPORT_ERR	imgvideo/port_fwrk/include/report_levels.h	72;"	d
REPORT_IMG_VDEC_PREFIX	imgvideo/port_fwrk/include/report_api.h	133;"	d
REPORT_INFO	imgvideo/port_fwrk/include/report_levels.h	/^    REPORT_INFO,       \/* informational *\/$/;"	e	enum:__anon594
REPORT_INFO	imgvideo/port_fwrk/include/report_levels.h	65;"	d
REPORT_INFO	imgvideo/port_fwrk/include/report_levels.h	75;"	d
REPORT_MAX	imgvideo/port_fwrk/include/report_levels.h	/^    REPORT_MAX$/;"	e	enum:__anon594
REPORT_MODULE_ALL	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_ALL      = 0,$/;"	e	enum:__anon582
REPORT_MODULE_ALL	imgvideo/port_fwrk/include/report_modules.h	204;"	d
REPORT_MODULE_BSPP	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_BSPP,$/;"	e	enum:__anon582
REPORT_MODULE_BSPP	imgvideo/port_fwrk/include/report_modules.h	207;"	d
REPORT_MODULE_BSPPSYNT	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_BSPPSYNT,$/;"	e	enum:__anon582
REPORT_MODULE_BSPPSYNT	imgvideo/port_fwrk/include/report_modules.h	208;"	d
REPORT_MODULE_CORE	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_CORE,$/;"	e	enum:__anon582
REPORT_MODULE_CORE	imgvideo/port_fwrk/include/report_modules.h	233;"	d
REPORT_MODULE_DBGOPT	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_DBGOPT,$/;"	e	enum:__anon582
REPORT_MODULE_DBGOPT	imgvideo/port_fwrk/include/report_modules.h	251;"	d
REPORT_MODULE_DECODER	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_DECODER,$/;"	e	enum:__anon582
REPORT_MODULE_DECODER	imgvideo/port_fwrk/include/report_modules.h	237;"	d
REPORT_MODULE_DEVICEIO	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_DEVICEIO,$/;"	e	enum:__anon582
REPORT_MODULE_DEVICEIO	imgvideo/port_fwrk/include/report_modules.h	223;"	d
REPORT_MODULE_DEVIF	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_DEVIF,$/;"	e	enum:__anon582
REPORT_MODULE_DEVIF	imgvideo/port_fwrk/include/report_modules.h	218;"	d
REPORT_MODULE_DMAN	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_DMAN,$/;"	e	enum:__anon582
REPORT_MODULE_DMAN	imgvideo/port_fwrk/include/report_modules.h	252;"	d
REPORT_MODULE_FAKEMTX	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_FAKEMTX,$/;"	e	enum:__anon582
REPORT_MODULE_FAKEMTX	imgvideo/port_fwrk/include/report_modules.h	221;"	d
REPORT_MODULE_FW	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_FW,$/;"	e	enum:__anon582
REPORT_MODULE_FW	imgvideo/port_fwrk/include/report_modules.h	220;"	d
REPORT_MODULE_FWRKTEST	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_FWRKTEST,$/;"	e	enum:__anon582
REPORT_MODULE_FWRKTEST	imgvideo/port_fwrk/include/report_modules.h	210;"	d
REPORT_MODULE_HWCTRL	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_HWCTRL,$/;"	e	enum:__anon582
REPORT_MODULE_HWCTRL	imgvideo/port_fwrk/include/report_modules.h	238;"	d
REPORT_MODULE_IBUF	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_IBUF,$/;"	e	enum:__anon582
REPORT_MODULE_IBUF	imgvideo/port_fwrk/include/report_modules.h	224;"	d
REPORT_MODULE_IDGEN	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_IDGEN,$/;"	e	enum:__anon582
REPORT_MODULE_IDGEN	imgvideo/port_fwrk/include/report_modules.h	253;"	d
REPORT_MODULE_LISTUTILS	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_LISTUTILS,$/;"	e	enum:__anon582
REPORT_MODULE_LISTUTILS	imgvideo/port_fwrk/include/report_modules.h	244;"	d
REPORT_MODULE_MAX	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_MAX$/;"	e	enum:__anon582
REPORT_MODULE_MMF	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_MMF,$/;"	e	enum:__anon582
REPORT_MODULE_MMF	imgvideo/port_fwrk/include/report_modules.h	211;"	d
REPORT_MODULE_MMU	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_MMU,$/;"	e	enum:__anon582
REPORT_MODULE_MMU	imgvideo/port_fwrk/include/report_modules.h	242;"	d
REPORT_MODULE_MTXIO	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_MTXIO,$/;"	e	enum:__anon582
REPORT_MODULE_MTXIO	imgvideo/port_fwrk/include/report_modules.h	240;"	d
REPORT_MODULE_NULLDEV	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_NULLDEV,$/;"	e	enum:__anon582
REPORT_MODULE_NULLDEV	imgvideo/port_fwrk/include/report_modules.h	231;"	d
REPORT_MODULE_OMX	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_OMX,$/;"	e	enum:__anon582
REPORT_MODULE_OMX	imgvideo/port_fwrk/include/report_modules.h	246;"	d
REPORT_MODULE_OMXTEST	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_OMXTEST,$/;"	e	enum:__anon582
REPORT_MODULE_OMXTEST	imgvideo/port_fwrk/include/report_modules.h	247;"	d
REPORT_MODULE_OSA	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_OSA,$/;"	e	enum:__anon582
REPORT_MODULE_OSA	imgvideo/port_fwrk/include/report_modules.h	249;"	d
REPORT_MODULE_PALLOC	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_PALLOC,$/;"	e	enum:__anon582
REPORT_MODULE_PALLOC	imgvideo/port_fwrk/include/report_modules.h	225;"	d
REPORT_MODULE_PDP	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_PDP,$/;"	e	enum:__anon582
REPORT_MODULE_PDP	imgvideo/port_fwrk/include/report_modules.h	230;"	d
REPORT_MODULE_PERFLOG	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_PERFLOG,$/;"	e	enum:__anon582
REPORT_MODULE_PERFLOG	imgvideo/port_fwrk/include/report_modules.h	254;"	d
REPORT_MODULE_PLANT	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_PLANT,$/;"	e	enum:__anon582
REPORT_MODULE_PLANT	imgvideo/port_fwrk/include/report_modules.h	234;"	d
REPORT_MODULE_PMAN	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_PMAN,$/;"	e	enum:__anon582
REPORT_MODULE_PMAN	imgvideo/port_fwrk/include/report_modules.h	255;"	d
REPORT_MODULE_POOL	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_POOL,$/;"	e	enum:__anon582
REPORT_MODULE_POOL	imgvideo/port_fwrk/include/report_modules.h	256;"	d
REPORT_MODULE_READER	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_READER,$/;"	e	enum:__anon582
REPORT_MODULE_READER	imgvideo/port_fwrk/include/report_modules.h	212;"	d
REPORT_MODULE_RENDER	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_RENDER,$/;"	e	enum:__anon582
REPORT_MODULE_RENDER	imgvideo/port_fwrk/include/report_modules.h	213;"	d
REPORT_MODULE_REPORT	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_REPORT,$/;"	e	enum:__anon582
REPORT_MODULE_REPORT	imgvideo/port_fwrk/include/report_modules.h	257;"	d
REPORT_MODULE_RESOURCE	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_RESOURCE,$/;"	e	enum:__anon582
REPORT_MODULE_RESOURCE	imgvideo/port_fwrk/include/report_modules.h	235;"	d
REPORT_MODULE_RMAN	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_RMAN,$/;"	e	enum:__anon582
REPORT_MODULE_RMAN	imgvideo/port_fwrk/include/report_modules.h	258;"	d
REPORT_MODULE_RPC	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_RPC,$/;"	e	enum:__anon582
REPORT_MODULE_RPC	imgvideo/port_fwrk/include/report_modules.h	267;"	d
REPORT_MODULE_SCHEDULER	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_SCHEDULER,$/;"	e	enum:__anon582
REPORT_MODULE_SCHEDULER	imgvideo/port_fwrk/include/report_modules.h	236;"	d
REPORT_MODULE_SKIAHW	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_SKIAHW,$/;"	e	enum:__anon582
REPORT_MODULE_SKIAHW	imgvideo/port_fwrk/include/report_modules.h	216;"	d
REPORT_MODULE_SWSR	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_SWSR,$/;"	e	enum:__anon582
REPORT_MODULE_SWSR	imgvideo/port_fwrk/include/report_modules.h	270;"	d
REPORT_MODULE_SYSBRG	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_SYSBRG,$/;"	e	enum:__anon582
REPORT_MODULE_SYSBRG	imgvideo/port_fwrk/include/report_modules.h	259;"	d
REPORT_MODULE_SYSDEV	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_SYSDEV,$/;"	e	enum:__anon582
REPORT_MODULE_SYSDEV	imgvideo/port_fwrk/include/report_modules.h	260;"	d
REPORT_MODULE_SYSENV	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_SYSENV,$/;"	e	enum:__anon582
REPORT_MODULE_SYSENV	imgvideo/port_fwrk/include/report_modules.h	261;"	d
REPORT_MODULE_SYSMEM	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_SYSMEM,$/;"	e	enum:__anon582
REPORT_MODULE_SYSMEM	imgvideo/port_fwrk/include/report_modules.h	262;"	d
REPORT_MODULE_SYSOS	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_SYSOS,$/;"	e	enum:__anon582
REPORT_MODULE_SYSOS	imgvideo/port_fwrk/include/report_modules.h	263;"	d
REPORT_MODULE_TAL	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_TAL,$/;"	e	enum:__anon582
REPORT_MODULE_TAL	imgvideo/port_fwrk/include/report_modules.h	268;"	d
REPORT_MODULE_TEXT_ALL	imgvideo/port_fwrk/include/report_modules.h	133;"	d
REPORT_MODULE_TEXT_BSPP	imgvideo/port_fwrk/include/report_modules.h	136;"	d
REPORT_MODULE_TEXT_BSPPSYNT	imgvideo/port_fwrk/include/report_modules.h	137;"	d
REPORT_MODULE_TEXT_CORE	imgvideo/port_fwrk/include/report_modules.h	162;"	d
REPORT_MODULE_TEXT_DBGOPT	imgvideo/port_fwrk/include/report_modules.h	180;"	d
REPORT_MODULE_TEXT_DECODER	imgvideo/port_fwrk/include/report_modules.h	166;"	d
REPORT_MODULE_TEXT_DEVICEIO	imgvideo/port_fwrk/include/report_modules.h	152;"	d
REPORT_MODULE_TEXT_DEVIF	imgvideo/port_fwrk/include/report_modules.h	147;"	d
REPORT_MODULE_TEXT_DMAN	imgvideo/port_fwrk/include/report_modules.h	181;"	d
REPORT_MODULE_TEXT_FAKEMTX	imgvideo/port_fwrk/include/report_modules.h	150;"	d
REPORT_MODULE_TEXT_FW	imgvideo/port_fwrk/include/report_modules.h	149;"	d
REPORT_MODULE_TEXT_FWRKTEST	imgvideo/port_fwrk/include/report_modules.h	139;"	d
REPORT_MODULE_TEXT_HWCTRL	imgvideo/port_fwrk/include/report_modules.h	167;"	d
REPORT_MODULE_TEXT_IBUF	imgvideo/port_fwrk/include/report_modules.h	153;"	d
REPORT_MODULE_TEXT_IDGEN	imgvideo/port_fwrk/include/report_modules.h	182;"	d
REPORT_MODULE_TEXT_LISTUTILS	imgvideo/port_fwrk/include/report_modules.h	173;"	d
REPORT_MODULE_TEXT_MMF	imgvideo/port_fwrk/include/report_modules.h	140;"	d
REPORT_MODULE_TEXT_MMU	imgvideo/port_fwrk/include/report_modules.h	171;"	d
REPORT_MODULE_TEXT_MTXIO	imgvideo/port_fwrk/include/report_modules.h	169;"	d
REPORT_MODULE_TEXT_NULLDEV	imgvideo/port_fwrk/include/report_modules.h	160;"	d
REPORT_MODULE_TEXT_OMX	imgvideo/port_fwrk/include/report_modules.h	175;"	d
REPORT_MODULE_TEXT_OMXTEST	imgvideo/port_fwrk/include/report_modules.h	176;"	d
REPORT_MODULE_TEXT_OSA	imgvideo/port_fwrk/include/report_modules.h	178;"	d
REPORT_MODULE_TEXT_PALLOC	imgvideo/port_fwrk/include/report_modules.h	154;"	d
REPORT_MODULE_TEXT_PDP	imgvideo/port_fwrk/include/report_modules.h	159;"	d
REPORT_MODULE_TEXT_PERFLOG	imgvideo/port_fwrk/include/report_modules.h	183;"	d
REPORT_MODULE_TEXT_PLANT	imgvideo/port_fwrk/include/report_modules.h	163;"	d
REPORT_MODULE_TEXT_PMAN	imgvideo/port_fwrk/include/report_modules.h	184;"	d
REPORT_MODULE_TEXT_POOL	imgvideo/port_fwrk/include/report_modules.h	185;"	d
REPORT_MODULE_TEXT_READER	imgvideo/port_fwrk/include/report_modules.h	141;"	d
REPORT_MODULE_TEXT_RENDER	imgvideo/port_fwrk/include/report_modules.h	142;"	d
REPORT_MODULE_TEXT_REPORT	imgvideo/port_fwrk/include/report_modules.h	186;"	d
REPORT_MODULE_TEXT_RESOURCE	imgvideo/port_fwrk/include/report_modules.h	164;"	d
REPORT_MODULE_TEXT_RMAN	imgvideo/port_fwrk/include/report_modules.h	187;"	d
REPORT_MODULE_TEXT_RPC	imgvideo/port_fwrk/include/report_modules.h	196;"	d
REPORT_MODULE_TEXT_SCHEDULER	imgvideo/port_fwrk/include/report_modules.h	165;"	d
REPORT_MODULE_TEXT_SKIAHW	imgvideo/port_fwrk/include/report_modules.h	145;"	d
REPORT_MODULE_TEXT_SWSR	imgvideo/port_fwrk/include/report_modules.h	199;"	d
REPORT_MODULE_TEXT_SYSBRG	imgvideo/port_fwrk/include/report_modules.h	188;"	d
REPORT_MODULE_TEXT_SYSDEV	imgvideo/port_fwrk/include/report_modules.h	189;"	d
REPORT_MODULE_TEXT_SYSENV	imgvideo/port_fwrk/include/report_modules.h	190;"	d
REPORT_MODULE_TEXT_SYSMEM	imgvideo/port_fwrk/include/report_modules.h	191;"	d
REPORT_MODULE_TEXT_SYSOS	imgvideo/port_fwrk/include/report_modules.h	192;"	d
REPORT_MODULE_TEXT_TAL	imgvideo/port_fwrk/include/report_modules.h	197;"	d
REPORT_MODULE_TEXT_UMISR	imgvideo/port_fwrk/include/report_modules.h	193;"	d
REPORT_MODULE_TEXT_UMP	imgvideo/port_fwrk/include/report_modules.h	194;"	d
REPORT_MODULE_TEXT_VDECAPI	imgvideo/port_fwrk/include/report_modules.h	135;"	d
REPORT_MODULE_TEXT_VDECCOMP	imgvideo/port_fwrk/include/report_modules.h	155;"	d
REPORT_MODULE_TEXT_VDECDD	imgvideo/port_fwrk/include/report_modules.h	170;"	d
REPORT_MODULE_TEXT_VDECTEST	imgvideo/port_fwrk/include/report_modules.h	138;"	d
REPORT_MODULE_TEXT_VERIF	imgvideo/port_fwrk/include/report_modules.h	143;"	d
REPORT_MODULE_TEXT_VLC	imgvideo/port_fwrk/include/report_modules.h	200;"	d
REPORT_MODULE_TEXT_VXDIO	imgvideo/port_fwrk/include/report_modules.h	168;"	d
REPORT_MODULE_TEXT_WRAPU	imgvideo/port_fwrk/include/report_modules.h	156;"	d
REPORT_MODULE_TEXT_XBUF	imgvideo/port_fwrk/include/report_modules.h	157;"	d
REPORT_MODULE_UMISR	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_UMISR,$/;"	e	enum:__anon582
REPORT_MODULE_UMISR	imgvideo/port_fwrk/include/report_modules.h	264;"	d
REPORT_MODULE_UMP	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_UMP,$/;"	e	enum:__anon582
REPORT_MODULE_UMP	imgvideo/port_fwrk/include/report_modules.h	265;"	d
REPORT_MODULE_VDECAPI	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_VDECAPI,$/;"	e	enum:__anon582
REPORT_MODULE_VDECAPI	imgvideo/port_fwrk/include/report_modules.h	206;"	d
REPORT_MODULE_VDECCOMP	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_VDECCOMP,$/;"	e	enum:__anon582
REPORT_MODULE_VDECCOMP	imgvideo/port_fwrk/include/report_modules.h	226;"	d
REPORT_MODULE_VDECDD	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_VDECDD,$/;"	e	enum:__anon582
REPORT_MODULE_VDECDD	imgvideo/port_fwrk/include/report_modules.h	241;"	d
REPORT_MODULE_VDECTEST	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_VDECTEST,$/;"	e	enum:__anon582
REPORT_MODULE_VDECTEST	imgvideo/port_fwrk/include/report_modules.h	209;"	d
REPORT_MODULE_VERIF	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_VERIF,$/;"	e	enum:__anon582
REPORT_MODULE_VERIF	imgvideo/port_fwrk/include/report_modules.h	214;"	d
REPORT_MODULE_VLC	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_VLC,$/;"	e	enum:__anon582
REPORT_MODULE_VLC	imgvideo/port_fwrk/include/report_modules.h	271;"	d
REPORT_MODULE_VXDIO	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_VXDIO,$/;"	e	enum:__anon582
REPORT_MODULE_VXDIO	imgvideo/port_fwrk/include/report_modules.h	239;"	d
REPORT_MODULE_WRAPU	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_WRAPU,$/;"	e	enum:__anon582
REPORT_MODULE_WRAPU	imgvideo/port_fwrk/include/report_modules.h	227;"	d
REPORT_MODULE_XBUF	imgvideo/port_fwrk/include/report_modules.h	/^    REPORT_MODULE_XBUF,$/;"	e	enum:__anon582
REPORT_MODULE_XBUF	imgvideo/port_fwrk/include/report_modules.h	228;"	d
REPORT_NONE	imgvideo/port_fwrk/include/report_levels.h	/^    REPORT_NONE,$/;"	e	enum:__anon594
REPORT_NOTICE	imgvideo/port_fwrk/include/report_levels.h	/^    REPORT_NOTICE,     \/* normal but significant condition *\/$/;"	e	enum:__anon594
REPORT_NOTICE	imgvideo/port_fwrk/include/report_levels.h	64;"	d
REPORT_NOTICE	imgvideo/port_fwrk/include/report_levels.h	74;"	d
REPORT_TEXT_ALERT	imgvideo/port_fwrk/include/report_levels.h	98;"	d
REPORT_TEXT_CRIT	imgvideo/port_fwrk/include/report_levels.h	99;"	d
REPORT_TEXT_DEBUG	imgvideo/port_fwrk/include/report_levels.h	104;"	d
REPORT_TEXT_EMERG	imgvideo/port_fwrk/include/report_levels.h	97;"	d
REPORT_TEXT_ERR	imgvideo/port_fwrk/include/report_levels.h	100;"	d
REPORT_TEXT_INFO	imgvideo/port_fwrk/include/report_levels.h	103;"	d
REPORT_TEXT_NONE	imgvideo/port_fwrk/include/report_levels.h	105;"	d
REPORT_TEXT_NOTICE	imgvideo/port_fwrk/include/report_levels.h	102;"	d
REPORT_TEXT_WARNING	imgvideo/port_fwrk/include/report_levels.h	101;"	d
REPORT_WARNING	imgvideo/port_fwrk/include/report_levels.h	/^    REPORT_WARNING,    \/* warning conditions *\/$/;"	e	enum:__anon594
REPORT_WARNING	imgvideo/port_fwrk/include/report_levels.h	63;"	d
REPORT_WARNING	imgvideo/port_fwrk/include/report_levels.h	73;"	d
REPORT_eLevel	imgvideo/port_fwrk/include/report_levels.h	/^} REPORT_eLevel;$/;"	t	typeref:enum:__anon594
REPORT_eModule	imgvideo/port_fwrk/include/report_modules.h	/^} REPORT_eModule;$/;"	t	typeref:enum:__anon582
RESET_DWR	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    RESET_DWR,$/;"	e	enum:__anon39
RESET_MMUPF	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    RESET_MMUPF,$/;"	e	enum:__anon39
RESOURCES_Destroy	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.c	/^IMG_RESULT RESOURCES_Destroy($/;"	f
RESOURCE_Create	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.c	/^IMG_RESULT RESOURCE_Create($/;"	f
RESOURCE_GetNumPict	vdec/kernel_device/libraries/vdecdd/code/resource.c	/^RESOURCE_GetNumPict($/;"	f
RESOURCE_ItemIsAvailable	vdec/kernel_device/libraries/vdecdd/code/resource.c	/^IMG_BOOL RESOURCE_ItemIsAvailable($/;"	f
RESOURCE_ItemRelease	vdec/kernel_device/libraries/vdecdd/code/resource.c	/^IMG_RESULT RESOURCE_ItemRelease($/;"	f
RESOURCE_ItemReturn	vdec/kernel_device/libraries/vdecdd/code/resource.c	/^IMG_RESULT RESOURCE_ItemReturn($/;"	f
RESOURCE_ItemUse	vdec/kernel_device/libraries/vdecdd/code/resource.c	/^IMG_RESULT RESOURCE_ItemUse($/;"	f
RESOURCE_ListAdd	vdec/kernel_device/libraries/vdecdd/code/resource.c	/^RESOURCE_ListAdd($/;"	f
RESOURCE_ListEmpty	vdec/kernel_device/libraries/vdecdd/code/resource.c	/^RESOURCE_ListEmpty($/;"	f
RESOURCE_ListGetAvail	vdec/kernel_device/libraries/vdecdd/code/resource.c	/^RESOURCE_ListGetAvail($/;"	f
RESOURCE_ListGetById	vdec/kernel_device/libraries/vdecdd/code/resource.c	/^RESOURCE_ListGetById($/;"	f
RESOURCE_ListGetNum	vdec/kernel_device/libraries/vdecdd/code/resource.c	/^RESOURCE_ListGetNum($/;"	f
RESOURCE_ListGetNumAvail	vdec/kernel_device/libraries/vdecdd/code/resource.c	/^RESOURCE_ListGetNumAvail($/;"	f
RESOURCE_ListPeekHead	vdec/kernel_device/libraries/vdecdd/code/resource.c	/^RESOURCE_ListPeekHead($/;"	f
RESOURCE_ListRemove	vdec/kernel_device/libraries/vdecdd/code/resource.c	/^RESOURCE_ListRemove($/;"	f
RESOURCE_ListRemoveHead	vdec/kernel_device/libraries/vdecdd/code/resource.c	/^RESOURCE_ListRemoveHead($/;"	f
RESOURCE_ListRemoveNextAvail	vdec/kernel_device/libraries/vdecdd/code/resource.c	/^RESOURCE_ListRemoveNextAvail($/;"	f
RESOURCE_ListReplace	vdec/kernel_device/libraries/vdecdd/code/resource.c	/^RESOURCE_ListReplace($/;"	f
RESOURCE_ListReuseItem	vdec/kernel_device/libraries/vdecdd/code/resource.c	/^RESOURCE_ListReuseItem($/;"	f
RESOURCE_PictureAttach	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.c	/^IMG_RESULT RESOURCE_PictureAttach($/;"	f
RESOURCE_PictureDetach	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.c	/^IMG_RESULT RESOURCE_PictureDetach($/;"	f
RESOURCE_pfnFreeItem	vdec/kernel_device/libraries/vdecdd/include/resource.h	/^typedef IMG_RESULT ( * RESOURCE_pfnFreeItem) ($/;"	t
RESOURCE_sListElem	vdec/kernel_device/libraries/vdecdd/code/resource.c	/^} RESOURCE_sListElem;$/;"	t	typeref:struct:RESOURCE_sListElem_tag	file:
RESOURCE_sListElem_tag	vdec/kernel_device/libraries/vdecdd/code/resource.c	/^typedef struct RESOURCE_sListElem_tag$/;"	s	file:
RES_sResInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^} RES_sResInfo;$/;"	t	typeref:struct:__anon72
RGB	encode/firmware/topaz_hp/fwlib/include/defs.h	/^}RGB, *PRGB;$/;"	t	typeref:struct:_RGB_
RGBA_COLOUR	encode/firmware/topaz_hp/fwlib/include/defs.h	/^} RGBA_COLOUR, *PRGBA_COLOUR;$/;"	t	typeref:struct:tagRGBA_COLOUR
RGBA_TAGGED_COLOUR	encode/firmware/topaz_hp/fwlib/include/defs.h	/^} RGBA_TAGGED_COLOUR, *PRGBA_TAGGED_COLOUR;$/;"	t	typeref:struct:tagRGBA_TAGGED_COLOUR
RMAN_ALL_TYPES	imgvideo/port_fwrk/include/rman_api.h	61;"	d
RMAN_BUFFERS_ID	encode/kernel_device/libraries/topaz_hp/code/memmgr/memmgr_km.c	71;"	d	file:
RMAN_CRESID_BUCKET_INDEX_BITS	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	63;"	d	file:
RMAN_CRESID_BUCKET_SHIFT	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	67;"	d	file:
RMAN_CRESID_MAX_BUCKET_INDEX	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	68;"	d	file:
RMAN_CRESID_MAX_RES_ID	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	65;"	d	file:
RMAN_CRESID_RES_ID_BITS	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	64;"	d	file:
RMAN_CRESID_RES_ID_MASK	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	66;"	d	file:
RMAN_CloneResourceHandle	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^IMG_RESULT RMAN_CloneResourceHandle($/;"	f
RMAN_CreateBucket	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^IMG_RESULT RMAN_CreateBucket($/;"	f
RMAN_DUMMY_ID	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	208;"	d	file:
RMAN_FreeResource	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^IMG_VOID RMAN_FreeResource($/;"	f
RMAN_FreeResources	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^IMG_VOID RMAN_FreeResources($/;"	f
RMAN_GetNamedResource	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^IMG_RESULT RMAN_GetNamedResource($/;"	f
RMAN_GetResource	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^IMG_RESULT RMAN_GetResource($/;"	f
RMAN_ID_BLOCKSIZE	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	71;"	d	file:
RMAN_Initialise	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^IMG_RESULT RMAN_Initialise(IMG_VOID)$/;"	f
RMAN_MAX_ID	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	70;"	d	file:
RMAN_RegisterResource	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^IMG_RESULT RMAN_RegisterResource($/;"	f
RMAN_SOCKETS_ID	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	207;"	d	file:
RMAN_SOCKETS_ID	encode/kernel_device/libraries/topaz_hp/code/memmgr/memmgr_km.c	70;"	d	file:
RMAN_STICKY	imgvideo/port_fwrk/include/rman_api.h	65;"	d
RMAN_TYPE_P1	imgvideo/port_fwrk/include/rman_api.h	62;"	d
RMAN_TYPE_P2	imgvideo/port_fwrk/include/rman_api.h	63;"	d
RMAN_TYPE_P3	imgvideo/port_fwrk/include/rman_api.h	64;"	d
RMAN_UnlockResource	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^IMG_VOID RMAN_UnlockResource($/;"	f
RMAN_pfnAlloc	imgvideo/port_fwrk/include/rman_api.h	/^typedef IMG_RESULT ( * RMAN_pfnAlloc) ($/;"	t
RMAN_pfnFree	imgvideo/port_fwrk/include/rman_api.h	/^typedef IMG_VOID ( * RMAN_pfnFree) ($/;"	t
RMAN_sBucket	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^} RMAN_sBucket;$/;"	t	typeref:struct:__anon629	file:
RMAN_sResource	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^typedef struct RMAN_tag_sResource RMAN_sResource;$/;"	t	typeref:struct:RMAN_tag_sResource	file:
RMAN_tag_sResource	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^struct RMAN_tag_sResource$/;"	s	file:
RND_TO_WORDS	imgvideo/imglib/libraries/RegDefsUtils/include/mem_io.h	57;"	d
RV_VIDEO_10	imgvideo/include/img_profiles_levels.h	216;"	d
RV_VIDEO_20	imgvideo/include/img_profiles_levels.h	217;"	d
RV_VIDEO_30	imgvideo/include/img_profiles_levels.h	218;"	d
RV_VIDEO_40	imgvideo/include/img_profiles_levels.h	219;"	d
Red	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	IMG_INT32	Red;$/;"	m	struct:_ACCUM_PIXEL_FORMAT_INT32_
Red	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	IMG_UINT8	Red;$/;"	m	struct:_ACCUM_PIXEL_FORMAT_
Red	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	IMG_UINT8	Red;$/;"	m	struct:_RGB_
Red	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	flong	Red;$/;"	m	struct:_ACCUM_PIXEL_FORMAT_FLONG_
SAFE_PRINT	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api_km.c	63;"	d	file:
SCALER_GetScalerCmds	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.c	/^SCALER_GetScalerCmds($/;"	f
SCALER_sCoeffs	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^} SCALER_sCoeffs;$/;"	t	typeref:struct:__anon94
SCALER_sConfig	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^} SCALER_sConfig;$/;"	t	typeref:struct:__anon90
SCALER_sFilter	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^} SCALER_sFilter;$/;"	t	typeref:struct:__anon93
SCALER_sParams	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^} SCALER_sParams;$/;"	t	typeref:struct:__anon92
SCALER_sPitch	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^} SCALER_sPitch;$/;"	t	typeref:struct:__anon91
SCALER_sScaleCtx	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.c	/^} SCALER_sScaleCtx;$/;"	t	typeref:struct:__anon95	file:
SCALE_TBL_SZ	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	158;"	d
SCAN_BAND_UPDATE_BITS	vdec/firmware/include/vp6fw_data.h	120;"	d
SCAN_BAND_UPDATE_BITS	vdec/firmware/share/vp6fw_data_shared.h	121;"	d
SCAN_ORDER_BANDS	vdec/firmware/include/vp6fw_data.h	119;"	d
SCAN_ORDER_BANDS	vdec/firmware/share/vp6fw_data_shared.h	120;"	d
SCC_MAXINTPT	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.c	161;"	d	file:
SCC_MAXINTPT	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.c	485;"	d	file:
SCC_MAXTAP	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.c	160;"	d	file:
SCC_MAXTAP	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.c	484;"	d	file:
SCHEDULER_AVAIL_CORE	vdec/kernel_device/libraries/vdecdd/include/scheduler.h	/^    SCHEDULER_AVAIL_CORE    = (1 << 2),$/;"	e	enum:__anon49
SCHEDULER_AVAIL_MAX	vdec/kernel_device/libraries/vdecdd/include/scheduler.h	/^    SCHEDULER_AVAIL_MAX$/;"	e	enum:__anon49
SCHEDULER_AVAIL_PICTBUF	vdec/kernel_device/libraries/vdecdd/include/scheduler.h	/^    SCHEDULER_AVAIL_PICTBUF = (1 << 0),$/;"	e	enum:__anon49
SCHEDULER_AVAIL_PICTRES	vdec/kernel_device/libraries/vdecdd/include/scheduler.h	/^    SCHEDULER_AVAIL_PICTRES = (1 << 1),$/;"	e	enum:__anon49
SCHEDULER_CB_ACTIVE_POWER_DOWN	vdec/kernel_device/libraries/vdecdd/include/scheduler.h	/^    SCHEDULER_CB_ACTIVE_POWER_DOWN,$/;"	e	enum:__anon50
SCHEDULER_CB_MAX	vdec/kernel_device/libraries/vdecdd/include/scheduler.h	/^    SCHEDULER_CB_MAX$/;"	e	enum:__anon50
SCHEDULER_CB_PROCESS_UNIT	vdec/kernel_device/libraries/vdecdd/include/scheduler.h	/^    SCHEDULER_CB_PROCESS_UNIT = VDECDD_CBGRP_SCHEDULER, \/*!< Request to submit stream unit for processing (pvData: #VDECDD_sStrUnit*) *\/$/;"	e	enum:__anon50
SCHEDULER_CB_RESCHEDULE	vdec/kernel_device/libraries/vdecdd/include/scheduler.h	/^    SCHEDULER_CB_RESCHEDULE,                            \/*!< Request to obtain another scheduling time-slice (pvData: IMG_NULL). *\/$/;"	e	enum:__anon50
SCHEDULER_CB_STREAM_CHECK_LOAD	vdec/kernel_device/libraries/vdecdd/include/scheduler.h	/^    SCHEDULER_CB_STREAM_CHECK_LOAD,                       \/*!< Return the new picture header. Core can decide whether this can be decoded (pvData: #BSPP_sPictHdrInfo*). *\/$/;"	e	enum:__anon50
SCHEDULER_CB_STREAM_CHECK_SUPPORTED	vdec/kernel_device/libraries/vdecdd/include/scheduler.h	/^    SCHEDULER_CB_STREAM_CHECK_SUPPORTED,$/;"	e	enum:__anon50
SCHEDULER_CB_STREAM_RECONFIGRE_RECON_PICTBUFS	vdec/kernel_device/libraries/vdecdd/include/scheduler.h	/^    SCHEDULER_CB_STREAM_RECONFIGRE_RECON_PICTBUFS,      \/*!< Reconfigure reconstructed picture buffers now that none are held for reference. *\/$/;"	e	enum:__anon50
SCHEDULER_Deinitialise	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^SCHEDULER_Deinitialise($/;"	f
SCHEDULER_Initialise	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^SCHEDULER_Initialise($/;"	f
SCHEDULER_Run	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^SCHEDULER_Run($/;"	f
SCHEDULER_StreamAddPictureBuffer	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^SCHEDULER_StreamAddPictureBuffer($/;"	f
SCHEDULER_StreamAddPictureResource	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^SCHEDULER_StreamAddPictureResource($/;"	f
SCHEDULER_StreamAddUnit	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^SCHEDULER_StreamAddUnit($/;"	f
SCHEDULER_StreamCreate	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^SCHEDULER_StreamCreate($/;"	f
SCHEDULER_StreamDestroy	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^SCHEDULER_StreamDestroy($/;"	f
SCHEDULER_StreamGetStatus	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^SCHEDULER_StreamGetStatus($/;"	f
SCHEDULER_StreamPlay	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^SCHEDULER_StreamPlay($/;"	f
SCHEDULER_StreamReleaseBuffers	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^SCHEDULER_StreamReleaseBuffers($/;"	f
SCHEDULER_StreamRemovePictureBuffer	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^SCHEDULER_StreamRemovePictureBuffer($/;"	f
SCHEDULER_StreamRemovePictureResource	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^SCHEDULER_StreamRemovePictureResource($/;"	f
SCHEDULER_StreamSetBehaviourOnErrors	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^SCHEDULER_StreamSetBehaviourOnErrors($/;"	f
SCHEDULER_StreamSignalStopStatus	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^SCHEDULER_StreamSignalStopStatus($/;"	f
SCHEDULER_StreamStop	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^SCHEDULER_StreamStop($/;"	f
SCHEDULER_eAvailablility	vdec/kernel_device/libraries/vdecdd/include/scheduler.h	/^} SCHEDULER_eAvailablility;$/;"	t	typeref:enum:__anon49
SCHEDULER_eCBType	vdec/kernel_device/libraries/vdecdd/include/scheduler.h	/^} SCHEDULER_eCBType;$/;"	t	typeref:enum:__anon50
SCTRL	vdec/platform/sysdev/sysdev_hisi.c	88;"	d	file:
SECDEV_CpuVirtAddrToCpuPAddr	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_default.c	/^IMG_PHYSADDR SECDEV_CpuVirtAddrToCpuPAddr($/;"	f
SECDEV_CpuVirtAddrToCpuPAddr	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_hisi.c	/^IMG_PHYSADDR SECDEV_CpuVirtAddrToCpuPAddr($/;"	f
SECDEV_CpuVirtAddrToCpuPAddr	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	/^IMG_PHYSADDR SECDEV_CpuVirtAddrToCpuPAddr($/;"	f
SECDEV_DeInitialise	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_default.c	/^IMG_VOID SECDEV_DeInitialise(SECDEV_eMapArea eArea)$/;"	f
SECDEV_DeInitialise	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_hisi.c	/^IMG_VOID SECDEV_DeInitialise(SECDEV_eMapArea eArea)$/;"	f
SECDEV_DeInitialise	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	/^IMG_VOID SECDEV_DeInitialise(SECDEV_eMapArea eArea)$/;"	f
SECDEV_GetMemoryInfo	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_default.c	/^IMG_VOID SECDEV_GetMemoryInfo($/;"	f
SECDEV_GetMemoryInfo	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_hisi.c	/^IMG_VOID SECDEV_GetMemoryInfo($/;"	f
SECDEV_GetMemoryInfo	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	/^IMG_VOID SECDEV_GetMemoryInfo($/;"	f
SECDEV_Initialise	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_default.c	/^IMG_RESULT SECDEV_Initialise(IMG_VOID)$/;"	f
SECDEV_Initialise	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_hisi.c	/^IMG_RESULT SECDEV_Initialise(IMG_VOID)$/;"	f
SECDEV_Initialise	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	/^IMG_RESULT SECDEV_Initialise(IMG_VOID)$/;"	f
SECDEV_LocateDevice	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_default.c	/^IMG_RESULT SECDEV_LocateDevice($/;"	f
SECDEV_LocateDevice	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_hisi.c	/^IMG_RESULT SECDEV_LocateDevice($/;"	f
SECDEV_LocateDevice	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	/^IMG_RESULT SECDEV_LocateDevice($/;"	f
SECDEV_MAPAREA_MAX	vdec/secure_media/secure_img/libraries/device_interface/include/secure_device.h	/^	SECDEV_MAPAREA_MAX = 3$/;"	e	enum:__anon189
SECDEV_MAPAREA_MEMORY	vdec/secure_media/secure_img/libraries/device_interface/include/secure_device.h	/^	SECDEV_MAPAREA_MEMORY = 1,$/;"	e	enum:__anon189
SECDEV_MAPAREA_REGISTER	vdec/secure_media/secure_img/libraries/device_interface/include/secure_device.h	/^	SECDEV_MAPAREA_REGISTER = 0,$/;"	e	enum:__anon189
SECDEV_MAPAREA_REG_MEM	vdec/secure_media/secure_img/libraries/device_interface/include/secure_device.h	/^	SECDEV_MAPAREA_REG_MEM = 2,$/;"	e	enum:__anon189
SECDEV_eMapArea	vdec/secure_media/secure_img/libraries/device_interface/include/secure_device.h	/^} SECDEV_eMapArea;$/;"	t	typeref:enum:__anon189
SECDEV_pfnDevKmLisr	vdec/secure_media/secure_img/libraries/device_interface/include/secure_device.h	/^typedef IMG_BOOL ( * SECDEV_pfnDevKmLisr) ($/;"	t
SECURE_CPU_REG_ACCESS	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	169;"	d	file:
SECURE_HANDLE	vdec/secure_media/include/secure_defs.h	/^typedef IMG_VOID * SECURE_HANDLE;$/;"	t
SECURE_IO_PORTS	encode/firmware/topaz_hp/fwlib/include/coreflags.h	76;"	d
SECURE_MEMORY_OFFSET	vdec/system/vdec/vdec.h	64;"	d
SECURE_MEMORY_OFFSET	vdec/system/vdec/vdec.h	66;"	d
SECURE_MEM_ACCESS	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	170;"	d	file:
SECURE_MEM_HANDLE	vdec/secure_media/include/secure_defs.h	/^typedef IMG_VOID * SECURE_MEM_HANDLE;$/;"	t
SECURE_MODE_POSSIBLE	encode/firmware/topaz_hp/fwlib/include/coreflags.h	72;"	d
SECURE_REG_ACCESS	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	172;"	d	file:
SECURE_sDev	vdec/secure_media/secure_img/libraries/device_interface/include/secure_device.h	/^} SECURE_sDev;$/;"	t	typeref:struct:__anon190
SEC_CreateEventObject	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	73;"	d	file:
SEC_CreateEventObject	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	82;"	d	file:
SEC_CreateTimer	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	77;"	d	file:
SEC_CreateTimer	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	86;"	d	file:
SEC_DestroyEventObject	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	76;"	d	file:
SEC_DestroyEventObject	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	85;"	d	file:
SEC_DestroyTimer	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	78;"	d	file:
SEC_DestroyTimer	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	87;"	d	file:
SEC_SignalEventObject	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	75;"	d	file:
SEC_SignalEventObject	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	84;"	d	file:
SEC_WaitEventObject	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	74;"	d	file:
SEC_WaitEventObject	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	83;"	d	file:
SEGMENTID_BUFFER_OFFSET	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	105;"	d
SEGMENTID_BUFFER_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	100;"	d
SEQUENCE_SLOTS	vdec/apis/vdec/include/vdec_api.h	68;"	d
SEQUENTIAL_ALLOCATION	imgvideo/imglib/libraries/talmmu_api/code/addr_alloc1.c	/^    SEQUENTIAL_ALLOCATION,$/;"	e	enum:__anon811	file:
SEQ_RES_NEEDED	vdec/kernel_device/libraries/vdecdd/code/plant.c	62;"	d	file:
SERIALIZED_PIPES	encode/firmware/topaz_hp/fwlib/include/coreflags.h	56;"	d
SETUP	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    SETUP                = 0x100,$/;"	e	enum:XPL_TIMING_RANGES
SETUP_CHUNK_VARS	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	2297;"	d	file:
SETUP_REGISTERS	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    SETUP_REGISTERS,$/;"	e	enum:XPL_TIMING_RANGES
SET_BASE_FIRMWARE_INFO_MULTI	vdec/firmware/bin/vdecfw_bin.c	159;"	d	file:
SET_BASE_FIRMWARE_INFO_SINGLE	vdec/firmware/bin/vdecfw_bin.c	156;"	d	file:
SET_CORE_ID	vdec/firmware/include/vdecfw.h	136;"	d
SET_CORE_ID	vdec/firmware/share/vdecfw_shared.h	137;"	d
SET_CORE_PICTURE_ID	vdec/firmware/include/vdecfw.h	132;"	d
SET_CORE_PICTURE_ID	vdec/firmware/share/vdecfw_shared.h	133;"	d
SET_MOD_FIRMWARE_INFO	vdec/firmware/bin/vdecfw_bin.c	197;"	d	file:
SET_MOD_FIRMWARE_INFO	vdec/firmware/bin/vdecfw_bin.c	204;"	d	file:
SET_MOD_FIRMWARE_INFO	vdec/firmware/bin/vdecfw_bin.c	211;"	d	file:
SET_MOD_FIRMWARE_INFO	vdec/firmware/bin/vdecfw_bin.c	217;"	d	file:
SET_STREAM_ID	vdec/firmware/include/vdecfw.h	134;"	d
SET_STREAM_ID	vdec/firmware/share/vdecfw_shared.h	135;"	d
SET_STREAM_PICTURE_ID	vdec/firmware/include/vdecfw.h	130;"	d
SET_STREAM_PICTURE_ID	vdec/firmware/share/vdecfw_shared.h	131;"	d
SHIFT_CODED_BUFFER_NUMBER_USED	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1784;"	d
SHIFT_CODED_BUFFER_PIPE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1780;"	d
SHIFT_CODED_ENTIRE_FRAME	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1752;"	d
SHIFT_CODED_FIELD	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1787;"	d
SHIFT_CODED_FIRST_BU	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1744;"	d
SHIFT_CODED_FRAME_TYPE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1762;"	d
SHIFT_CODED_IS_CODED	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1756;"	d
SHIFT_CODED_IS_SKIPPED	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1754;"	d
SHIFT_CODED_LL_DISCARDED_FRAME	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1750;"	d
SHIFT_CODED_PATCHED_RECON	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1790;"	d
SHIFT_CODED_RECON_IDX	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1758;"	d
SHIFT_CODED_SIZE_IN_BUS	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1746;"	d
SHIFT_CODED_SLICES_IN_BUFFER	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1777;"	d
SHIFT_CODED_SLICES_SO_FAR	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1774;"	d
SHIFT_CODED_SOURCE_SLOT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1760;"	d
SHIFT_CODED_STORAGE_FRAME_NUM	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1748;"	d
SHIFT_FW_DEBUG_TRACKING_CMD_CTXT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	343;"	d
SHIFT_FW_DEBUG_TRACKING_CMD_ID	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	345;"	d
SHIFT_FW_DEBUG_TRACKING_PIPE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	337;"	d
SHIFT_FW_DEBUG_TRACKING_PIPE0	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	339;"	d
SHIFT_FW_DEBUG_TRACKING_PIPE1	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	341;"	d
SHIFT_FW_IDLE_REG_LINE_REQUESTED	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	321;"	d
SHIFT_FW_IDLE_REG_RECEIVED_COMMANDS	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	323;"	d
SHIFT_FW_IDLE_REG_STATUS	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	325;"	d
SHIFT_GOP_FRAMETYPE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1059;"	d
SHIFT_GOP_LEVEL	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1065;"	d
SHIFT_GOP_POS	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1063;"	d
SHIFT_GOP_REF0	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1067;"	d
SHIFT_GOP_REF1	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1069;"	d
SHIFT_GOP_REFERENCE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1061;"	d
SHIFT_IMG_SOC_ACC_DEL	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	766;"	d
SHIFT_IMG_SOC_ACC_DEL_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	153;"	d
SHIFT_IMG_SOC_ACC_DEL_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	305;"	d
SHIFT_IMG_SOC_ACC_DEL_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	457;"	d
SHIFT_IMG_SOC_ACC_DEL_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	609;"	d
SHIFT_IMG_SOC_ADDR	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	810;"	d
SHIFT_IMG_SOC_ADDR_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	197;"	d
SHIFT_IMG_SOC_ADDR_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	349;"	d
SHIFT_IMG_SOC_ADDR_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	501;"	d
SHIFT_IMG_SOC_ADDR_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	653;"	d
SHIFT_IMG_SOC_BSWAP	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	739;"	d
SHIFT_IMG_SOC_BSWAP_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	126;"	d
SHIFT_IMG_SOC_BSWAP_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	278;"	d
SHIFT_IMG_SOC_BSWAP_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	430;"	d
SHIFT_IMG_SOC_BSWAP_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	582;"	d
SHIFT_IMG_SOC_BURST	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	756;"	d
SHIFT_IMG_SOC_BURST_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	143;"	d
SHIFT_IMG_SOC_BURST_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	295;"	d
SHIFT_IMG_SOC_BURST_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	447;"	d
SHIFT_IMG_SOC_BURST_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	599;"	d
SHIFT_IMG_SOC_CNT	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	679;"	d
SHIFT_IMG_SOC_CNT_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	66;"	d
SHIFT_IMG_SOC_CNT_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	218;"	d
SHIFT_IMG_SOC_CNT_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	370;"	d
SHIFT_IMG_SOC_CNT_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	522;"	d
SHIFT_IMG_SOC_DIR	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	724;"	d
SHIFT_IMG_SOC_DIR_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	111;"	d
SHIFT_IMG_SOC_DIR_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	263;"	d
SHIFT_IMG_SOC_DIR_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	415;"	d
SHIFT_IMG_SOC_DIR_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	567;"	d
SHIFT_IMG_SOC_DREQ	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	706;"	d
SHIFT_IMG_SOC_DREQ_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	93;"	d
SHIFT_IMG_SOC_DREQ_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	245;"	d
SHIFT_IMG_SOC_DREQ_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	397;"	d
SHIFT_IMG_SOC_DREQ_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	549;"	d
SHIFT_IMG_SOC_EN	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	684;"	d
SHIFT_IMG_SOC_ENABLE_2D_MODE	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	689;"	d
SHIFT_IMG_SOC_ENABLE_2D_MODE_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	76;"	d
SHIFT_IMG_SOC_ENABLE_2D_MODE_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	228;"	d
SHIFT_IMG_SOC_ENABLE_2D_MODE_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	380;"	d
SHIFT_IMG_SOC_ENABLE_2D_MODE_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	532;"	d
SHIFT_IMG_SOC_EN_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	71;"	d
SHIFT_IMG_SOC_EN_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	223;"	d
SHIFT_IMG_SOC_EN_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	375;"	d
SHIFT_IMG_SOC_EN_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	527;"	d
SHIFT_IMG_SOC_EXT_SA	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	751;"	d
SHIFT_IMG_SOC_EXT_SA_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	138;"	d
SHIFT_IMG_SOC_EXT_SA_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	290;"	d
SHIFT_IMG_SOC_EXT_SA_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	442;"	d
SHIFT_IMG_SOC_EXT_SA_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	594;"	d
SHIFT_IMG_SOC_INCR	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	761;"	d
SHIFT_IMG_SOC_INCR_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	148;"	d
SHIFT_IMG_SOC_INCR_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	300;"	d
SHIFT_IMG_SOC_INCR_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	452;"	d
SHIFT_IMG_SOC_INCR_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	604;"	d
SHIFT_IMG_SOC_LINE_ADDR_OFFSET	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	798;"	d
SHIFT_IMG_SOC_LINE_ADDR_OFFSET_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	185;"	d
SHIFT_IMG_SOC_LINE_ADDR_OFFSET_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	337;"	d
SHIFT_IMG_SOC_LINE_ADDR_OFFSET_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	489;"	d
SHIFT_IMG_SOC_LINE_ADDR_OFFSET_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	641;"	d
SHIFT_IMG_SOC_LIST_EN	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	696;"	d
SHIFT_IMG_SOC_LIST_EN_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	83;"	d
SHIFT_IMG_SOC_LIST_EN_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	235;"	d
SHIFT_IMG_SOC_LIST_EN_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	387;"	d
SHIFT_IMG_SOC_LIST_EN_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	539;"	d
SHIFT_IMG_SOC_LIST_FIN	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	786;"	d
SHIFT_IMG_SOC_LIST_FIN_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	173;"	d
SHIFT_IMG_SOC_LIST_FIN_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	325;"	d
SHIFT_IMG_SOC_LIST_FIN_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	477;"	d
SHIFT_IMG_SOC_LIST_FIN_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	629;"	d
SHIFT_IMG_SOC_LIST_FIN_CTL	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	711;"	d
SHIFT_IMG_SOC_LIST_FIN_CTL_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	98;"	d
SHIFT_IMG_SOC_LIST_FIN_CTL_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	250;"	d
SHIFT_IMG_SOC_LIST_FIN_CTL_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	402;"	d
SHIFT_IMG_SOC_LIST_FIN_CTL_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	554;"	d
SHIFT_IMG_SOC_LIST_IEN	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	744;"	d
SHIFT_IMG_SOC_LIST_IEN_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	131;"	d
SHIFT_IMG_SOC_LIST_IEN_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	283;"	d
SHIFT_IMG_SOC_LIST_IEN_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	435;"	d
SHIFT_IMG_SOC_LIST_IEN_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	587;"	d
SHIFT_IMG_SOC_LIST_INT	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	778;"	d
SHIFT_IMG_SOC_LIST_INT_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	165;"	d
SHIFT_IMG_SOC_LIST_INT_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	317;"	d
SHIFT_IMG_SOC_LIST_INT_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	469;"	d
SHIFT_IMG_SOC_LIST_INT_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	621;"	d
SHIFT_IMG_SOC_PER_HOLD	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	817;"	d
SHIFT_IMG_SOC_PER_HOLD_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	204;"	d
SHIFT_IMG_SOC_PER_HOLD_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	356;"	d
SHIFT_IMG_SOC_PER_HOLD_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	508;"	d
SHIFT_IMG_SOC_PER_HOLD_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	660;"	d
SHIFT_IMG_SOC_PI	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	716;"	d
SHIFT_IMG_SOC_PI_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	103;"	d
SHIFT_IMG_SOC_PI_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	255;"	d
SHIFT_IMG_SOC_PI_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	407;"	d
SHIFT_IMG_SOC_PI_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	559;"	d
SHIFT_IMG_SOC_PW	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	729;"	d
SHIFT_IMG_SOC_PW_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	116;"	d
SHIFT_IMG_SOC_PW_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	268;"	d
SHIFT_IMG_SOC_PW_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	420;"	d
SHIFT_IMG_SOC_PW_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	572;"	d
SHIFT_IMG_SOC_REP_COUNT	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	803;"	d
SHIFT_IMG_SOC_REP_COUNT_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	190;"	d
SHIFT_IMG_SOC_REP_COUNT_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	342;"	d
SHIFT_IMG_SOC_REP_COUNT_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	494;"	d
SHIFT_IMG_SOC_REP_COUNT_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	646;"	d
SHIFT_IMG_SOC_ROW_LENGTH	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	793;"	d
SHIFT_IMG_SOC_ROW_LENGTH_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	180;"	d
SHIFT_IMG_SOC_ROW_LENGTH_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	332;"	d
SHIFT_IMG_SOC_ROW_LENGTH_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	484;"	d
SHIFT_IMG_SOC_ROW_LENGTH_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	636;"	d
SHIFT_IMG_SOC_SRST	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	701;"	d
SHIFT_IMG_SOC_SRST_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	88;"	d
SHIFT_IMG_SOC_SRST_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	240;"	d
SHIFT_IMG_SOC_SRST_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	392;"	d
SHIFT_IMG_SOC_SRST_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	544;"	d
SHIFT_IMG_SOC_START_ADDRESS	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	672;"	d
SHIFT_IMG_SOC_START_ADDRESS_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	59;"	d
SHIFT_IMG_SOC_START_ADDRESS_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	211;"	d
SHIFT_IMG_SOC_START_ADDRESS_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	363;"	d
SHIFT_IMG_SOC_START_ADDRESS_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	515;"	d
SHIFT_IMG_SOC_TRANSFER_FIN	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	773;"	d
SHIFT_IMG_SOC_TRANSFER_FIN_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	160;"	d
SHIFT_IMG_SOC_TRANSFER_FIN_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	312;"	d
SHIFT_IMG_SOC_TRANSFER_FIN_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	464;"	d
SHIFT_IMG_SOC_TRANSFER_FIN_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	616;"	d
SHIFT_IMG_SOC_TRANSFER_IEN	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	734;"	d
SHIFT_IMG_SOC_TRANSFER_IEN_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	121;"	d
SHIFT_IMG_SOC_TRANSFER_IEN_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	273;"	d
SHIFT_IMG_SOC_TRANSFER_IEN_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	425;"	d
SHIFT_IMG_SOC_TRANSFER_IEN_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	577;"	d
SHIFT_INPUT_QP	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1805;"	d
SHIFT_INTER_INTRA_SCALE_TAB_INDEX	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1803;"	d
SHIFT_JPEG_ISSUEBUFF_MPSP_PIPENO	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1732;"	d
SHIFT_JPEG_ISSUEBUFF_MPSP_SCANSTARTPOS	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1730;"	d
SHIFT_MTX_BURSTSIZE	encode/register_includes/topaz_hp/mtx_regs.h	253;"	d
SHIFT_MTX_CDMAA_ADDRESS	encode/register_includes/topaz_hp/mtx_regs.h	260;"	d
SHIFT_MTX_CDMAS1_ADDRESS	encode/register_includes/topaz_hp/mtx_regs.h	289;"	d
SHIFT_MTX_COUNT	encode/register_includes/topaz_hp/mtx_regs.h	282;"	d
SHIFT_MTX_DMAREQUEST	encode/register_includes/topaz_hp/mtx_regs.h	272;"	d
SHIFT_MTX_DONOTHING	encode/register_includes/topaz_hp/mtx_regs.h	267;"	d
SHIFT_MTX_ENABLE	encode/register_includes/topaz_hp/mtx_regs.h	243;"	d
SHIFT_MTX_LENGTH	encode/register_includes/topaz_hp/mtx_regs.h	238;"	d
SHIFT_MTX_MSG_CMD_ID	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	671;"	d
SHIFT_MTX_MSG_CORE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	675;"	d
SHIFT_MTX_MSG_COUNT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	679;"	d
SHIFT_MTX_MSG_ENCODE_CODED_INTERRUPT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	695;"	d
SHIFT_MTX_MSG_ENCODE_USE_LINE_COUNTER	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	697;"	d
SHIFT_MTX_MSG_MESSAGE_ID	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	681;"	d
SHIFT_MTX_MSG_NUM_CODED_BUFFERS_PER_HEADER	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	724;"	d
SHIFT_MTX_MSG_PICMGMT_DATA	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	704;"	d
SHIFT_MTX_MSG_PICMGMT_STRIDE_UV	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	708;"	d
SHIFT_MTX_MSG_PICMGMT_STRIDE_Y	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	706;"	d
SHIFT_MTX_MSG_PICMGMT_SUBTYPE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	702;"	d
SHIFT_MTX_MSG_PRIORITY	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	673;"	d
SHIFT_MTX_MSG_PROVIDE_CODEDPACKAGE_BUFFER_SLOT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	730;"	d
SHIFT_MTX_MSG_PROVIDE_CODED_BUFFER_SIZE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	732;"	d
SHIFT_MTX_MSG_PROVIDE_LIST_SEGMENT_SIZE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	726;"	d
SHIFT_MTX_MSG_PROVIDE_REF_BUFFER_LT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	720;"	d
SHIFT_MTX_MSG_PROVIDE_REF_BUFFER_SLOT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	718;"	d
SHIFT_MTX_MSG_PROVIDE_REF_BUFFER_USE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	716;"	d
SHIFT_MTX_MSG_RC_UPDATE_BITRATE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	713;"	d
SHIFT_MTX_MSG_RC_UPDATE_QP	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	711;"	d
SHIFT_MTX_MSG_SECUREIO_INPUT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	738;"	d
SHIFT_MTX_MSG_SECUREIO_OUTPUT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	736;"	d
SHIFT_MTX_MSG_WB_INTERRUPT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	677;"	d
SHIFT_MTX_MTX_ARCH	encode/register_includes/topaz_hp/mtx_regs.h	79;"	d
SHIFT_MTX_MTX_CF_C	encode/register_includes/topaz_hp/mtx_regs.h	101;"	d
SHIFT_MTX_MTX_CF_N	encode/register_includes/topaz_hp/mtx_regs.h	111;"	d
SHIFT_MTX_MTX_CF_Z	encode/register_includes/topaz_hp/mtx_regs.h	116;"	d
SHIFT_MTX_MTX_CR_O	encode/register_includes/topaz_hp/mtx_regs.h	106;"	d
SHIFT_MTX_MTX_DREADY	encode/register_includes/topaz_hp/mtx_regs.h	191;"	d
SHIFT_MTX_MTX_ENABLE	encode/register_includes/topaz_hp/mtx_regs.h	59;"	d
SHIFT_MTX_MTX_HREASON	encode/register_includes/topaz_hp/mtx_regs.h	126;"	d
SHIFT_MTX_MTX_KICK	encode/register_includes/topaz_hp/mtx_regs.h	133;"	d
SHIFT_MTX_MTX_KICKI	encode/register_includes/topaz_hp/mtx_regs.h	140;"	d
SHIFT_MTX_MTX_LSM_STEP	encode/register_includes/topaz_hp/mtx_regs.h	121;"	d
SHIFT_MTX_MTX_MAJ_REV	encode/register_includes/topaz_hp/mtx_regs.h	94;"	d
SHIFT_MTX_MTX_MCMAI	encode/register_includes/topaz_hp/mtx_regs.h	207;"	d
SHIFT_MTX_MTX_MCMID	encode/register_includes/topaz_hp/mtx_regs.h	217;"	d
SHIFT_MTX_MTX_MCMR	encode/register_includes/topaz_hp/mtx_regs.h	202;"	d
SHIFT_MTX_MTX_MCM_ADDR	encode/register_includes/topaz_hp/mtx_regs.h	212;"	d
SHIFT_MTX_MTX_MIN_REV	encode/register_includes/topaz_hp/mtx_regs.h	89;"	d
SHIFT_MTX_MTX_MTX_MCM_STAT	encode/register_includes/topaz_hp/mtx_regs.h	224;"	d
SHIFT_MTX_MTX_RESET	encode/register_includes/topaz_hp/mtx_regs.h	231;"	d
SHIFT_MTX_MTX_RNW	encode/register_includes/topaz_hp/mtx_regs.h	186;"	d
SHIFT_MTX_MTX_RSPECIFIER	encode/register_includes/topaz_hp/mtx_regs.h	181;"	d
SHIFT_MTX_MTX_STEP_REC	encode/register_includes/topaz_hp/mtx_regs.h	74;"	d
SHIFT_MTX_MTX_TCAPS	encode/register_includes/topaz_hp/mtx_regs.h	84;"	d
SHIFT_MTX_MTX_TOFF	encode/register_includes/topaz_hp/mtx_regs.h	64;"	d
SHIFT_MTX_MTX_TSTOPPED	encode/register_includes/topaz_hp/mtx_regs.h	69;"	d
SHIFT_MTX_MTX_USPECIFIER	encode/register_includes/topaz_hp/mtx_regs.h	176;"	d
SHIFT_MTX_RAMNUMBER	encode/register_includes/topaz_hp/mtx_regs.h	277;"	d
SHIFT_MTX_REQ_LD_DEST	encode/register_includes/topaz_hp/mtx_regs.h	162;"	d
SHIFT_MTX_REQ_LD_REG	encode/register_includes/topaz_hp/mtx_regs.h	167;"	d
SHIFT_MTX_REQ_RN_W	encode/register_includes/topaz_hp/mtx_regs.h	152;"	d
SHIFT_MTX_REQ_SB	encode/register_includes/topaz_hp/mtx_regs.h	147;"	d
SHIFT_MTX_REQ_STATE	encode/register_includes/topaz_hp/mtx_regs.h	157;"	d
SHIFT_MTX_RNW	encode/register_includes/topaz_hp/mtx_regs.h	248;"	d
SHIFT_MTX_TRANSFERDATA	encode/register_includes/topaz_hp/mtx_regs.h	296;"	d
SHIFT_MTX_UPDATE_SOURCE_FORMAT_SC_ENABLE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	752;"	d
SHIFT_SKIPPED_CODED_SCALE_TAB_INDEX	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1804;"	d
SHIFT_SW_FRAME_COUNT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1839;"	d
SHIFT_SW_LINE_COUNT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	1836;"	d
SHIFT_TOPAZHP_CR_PROC_ACCESS_FLAG	encode/kernel_device/include/vxe_public_regdefs.h	749;"	d
SHIFT_TOPAZHP_CR_PROC_ESB_ADDR	encode/kernel_device/include/vxe_public_regdefs.h	734;"	d
SHIFT_TOPAZHP_CR_PROC_ESB_OP_VALID	encode/kernel_device/include/vxe_public_regdefs.h	744;"	d
SHIFT_TOPAZHP_CR_PROC_ESB_READ_N_WRITE	encode/kernel_device/include/vxe_public_regdefs.h	739;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_CABAC_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	433;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_CABAC_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	510;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_DB_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	562;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_DEB_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	418;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_DEB_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	495;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_H264COMP16X16_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	403;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_H264COMP16X16_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	475;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_H264COMP4X4_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	393;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_H264COMP4X4_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	465;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_H264COMP8X8_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	398;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_H264COMP8X8_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	470;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_H264COMP_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	542;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_INPUT_SCALER_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	438;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_INPUT_SCALER_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	520;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_IPE0_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	373;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_IPE0_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	445;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_IPE1_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	378;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_IPE1_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	450;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_IPE_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	527;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_JMCOMP_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	408;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_JMCOMP_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	480;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_JMCOMP_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	547;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_LRITC_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	515;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_LTRITC_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	567;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_PC_DMS_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	428;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_PC_DMS_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	505;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_PC_DM_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	423;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_PC_DM_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	500;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_PC_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	537;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_PREFETCH_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	485;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_PREFETCH_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	552;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_SCALER_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	572;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_SPE0_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	383;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_SPE0_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	455;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_SPE1_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	388;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_SPE1_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	460;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_SPE_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	532;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_VLC_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	413;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_VLC_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	490;"	d
SHIFT_TOPAZHP_CR_TOPAZHP_VLC_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	557;"	d
SHIFT_TOPAZHP_TOP_CR_CMD_FIFO_FLUSH	encode/kernel_device/include/vxe_public_regdefs.h	242;"	d
SHIFT_TOPAZHP_TOP_CR_CMD_FIFO_FULL	encode/kernel_device/include/vxe_public_regdefs.h	261;"	d
SHIFT_TOPAZHP_TOP_CR_CMD_FIFO_SPACE	encode/kernel_device/include/vxe_public_regdefs.h	256;"	d
SHIFT_TOPAZHP_TOP_CR_CMD_FIFO_WDATA	encode/kernel_device/include/vxe_public_regdefs.h	249;"	d
SHIFT_TOPAZHP_TOP_CR_DMAC_MTX_SELECT	encode/kernel_device/include/vxe_public_regdefs.h	356;"	d
SHIFT_TOPAZHP_TOP_CR_EXTENDED_ADDR_RANGE	encode/kernel_device/include/vxe_public_regdefs.h	102;"	d
SHIFT_TOPAZHP_TOP_CR_FIRMWARE_REG_1	encode/kernel_device/include/vxe_public_regdefs.h	275;"	d
SHIFT_TOPAZHP_TOP_CR_FIRMWARE_REG_2	encode/kernel_device/include/vxe_public_regdefs.h	282;"	d
SHIFT_TOPAZHP_TOP_CR_FIRMWARE_REG_3	encode/kernel_device/include/vxe_public_regdefs.h	289;"	d
SHIFT_TOPAZHP_TOP_CR_FIRMWARE_REG_4	encode/kernel_device/include/vxe_public_regdefs.h	296;"	d
SHIFT_TOPAZHP_TOP_CR_FIRMWARE_REG_5	encode/kernel_device/include/vxe_public_regdefs.h	303;"	d
SHIFT_TOPAZHP_TOP_CR_FIRMWARE_REG_6	encode/kernel_device/include/vxe_public_regdefs.h	310;"	d
SHIFT_TOPAZHP_TOP_CR_FIRMWARE_REG_7	encode/kernel_device/include/vxe_public_regdefs.h	317;"	d
SHIFT_TOPAZHP_TOP_CR_FLOWRATE_TOPAZ	encode/kernel_device/include/vxe_public_regdefs.h	618;"	d
SHIFT_TOPAZHP_TOP_CR_HOST_INTEN_DMAC	encode/kernel_device/include/vxe_public_regdefs.h	173;"	d
SHIFT_TOPAZHP_TOP_CR_HOST_INTEN_HOST_CORES	encode/kernel_device/include/vxe_public_regdefs.h	198;"	d
SHIFT_TOPAZHP_TOP_CR_HOST_INTEN_MMU_FAULT	encode/kernel_device/include/vxe_public_regdefs.h	188;"	d
SHIFT_TOPAZHP_TOP_CR_HOST_INTEN_MMU_FAULT_B	encode/kernel_device/include/vxe_public_regdefs.h	203;"	d
SHIFT_TOPAZHP_TOP_CR_HOST_INTEN_MTX	encode/kernel_device/include/vxe_public_regdefs.h	178;"	d
SHIFT_TOPAZHP_TOP_CR_HOST_INTEN_MTX_CORES	encode/kernel_device/include/vxe_public_regdefs.h	193;"	d
SHIFT_TOPAZHP_TOP_CR_HOST_INTEN_MTX_HALT	encode/kernel_device/include/vxe_public_regdefs.h	183;"	d
SHIFT_TOPAZHP_TOP_CR_HOST_TOPAZHP_MAS_INTEN	encode/kernel_device/include/vxe_public_regdefs.h	208;"	d
SHIFT_TOPAZHP_TOP_CR_IMG_TOPAZ_CORE_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	119;"	d
SHIFT_TOPAZHP_TOP_CR_IMG_TOPAZ_IO_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	114;"	d
SHIFT_TOPAZHP_TOP_CR_IMG_TOPAZ_MTX_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	109;"	d
SHIFT_TOPAZHP_TOP_CR_INTCLR_DMAC	encode/kernel_device/include/vxe_public_regdefs.h	215;"	d
SHIFT_TOPAZHP_TOP_CR_INTCLR_MMU_FAULT	encode/kernel_device/include/vxe_public_regdefs.h	230;"	d
SHIFT_TOPAZHP_TOP_CR_INTCLR_MMU_FAULT_B	encode/kernel_device/include/vxe_public_regdefs.h	235;"	d
SHIFT_TOPAZHP_TOP_CR_INTCLR_MTX	encode/kernel_device/include/vxe_public_regdefs.h	220;"	d
SHIFT_TOPAZHP_TOP_CR_INTCLR_MTX_HALT	encode/kernel_device/include/vxe_public_regdefs.h	225;"	d
SHIFT_TOPAZHP_TOP_CR_INT_STAT_DMAC	encode/kernel_device/include/vxe_public_regdefs.h	126;"	d
SHIFT_TOPAZHP_TOP_CR_INT_STAT_HOST_CORES	encode/kernel_device/include/vxe_public_regdefs.h	151;"	d
SHIFT_TOPAZHP_TOP_CR_INT_STAT_MMU_FAULT	encode/kernel_device/include/vxe_public_regdefs.h	141;"	d
SHIFT_TOPAZHP_TOP_CR_INT_STAT_MMU_FAULT_B	encode/kernel_device/include/vxe_public_regdefs.h	156;"	d
SHIFT_TOPAZHP_TOP_CR_INT_STAT_MTX	encode/kernel_device/include/vxe_public_regdefs.h	131;"	d
SHIFT_TOPAZHP_TOP_CR_INT_STAT_MTX_CORES	encode/kernel_device/include/vxe_public_regdefs.h	146;"	d
SHIFT_TOPAZHP_TOP_CR_INT_STAT_MTX_HALT	encode/kernel_device/include/vxe_public_regdefs.h	136;"	d
SHIFT_TOPAZHP_TOP_CR_MEM_REQ_STAT_READS	encode/kernel_device/include/vxe_public_regdefs.h	591;"	d
SHIFT_TOPAZHP_TOP_CR_MMU_ADT_TTE	encode/kernel_device/include/vxe_public_regdefs.h	635;"	d
SHIFT_TOPAZHP_TOP_CR_MMU_BEST_COUNT	encode/kernel_device/include/vxe_public_regdefs.h	640;"	d
SHIFT_TOPAZHP_TOP_CR_MMU_BYPASS_TOPAZ	encode/kernel_device/include/vxe_public_regdefs.h	623;"	d
SHIFT_TOPAZHP_TOP_CR_MMU_DIR_LIST_BASE_ADDR	encode/kernel_device/include/vxe_public_regdefs.h	666;"	d
SHIFT_TOPAZHP_TOP_CR_MMU_ENABLE_36BIT_ADDRESSING	encode/kernel_device/include/vxe_public_regdefs.h	652;"	d
SHIFT_TOPAZHP_TOP_CR_MMU_FAULT_ADDR	encode/kernel_device/include/vxe_public_regdefs.h	584;"	d
SHIFT_TOPAZHP_TOP_CR_MMU_FLUSH	encode/kernel_device/include/vxe_public_regdefs.h	608;"	d
SHIFT_TOPAZHP_TOP_CR_MMU_INVALDC	encode/kernel_device/include/vxe_public_regdefs.h	613;"	d
SHIFT_TOPAZHP_TOP_CR_MMU_NOREORDER	encode/kernel_device/include/vxe_public_regdefs.h	598;"	d
SHIFT_TOPAZHP_TOP_CR_MMU_PAGE_SIZE	encode/kernel_device/include/vxe_public_regdefs.h	645;"	d
SHIFT_TOPAZHP_TOP_CR_MMU_PAUSE	encode/kernel_device/include/vxe_public_regdefs.h	603;"	d
SHIFT_TOPAZHP_TOP_CR_MMU_PF_N_RW	encode/kernel_device/include/vxe_public_regdefs.h	579;"	d
SHIFT_TOPAZHP_TOP_CR_MMU_TILING_SCHEME	encode/kernel_device/include/vxe_public_regdefs.h	657;"	d
SHIFT_TOPAZHP_TOP_CR_MMU_TTE_THRESHOLD	encode/kernel_device/include/vxe_public_regdefs.h	630;"	d
SHIFT_TOPAZHP_TOP_CR_MTX_MSTR_DBG_GPIO_IN	encode/kernel_device/include/vxe_public_regdefs.h	324;"	d
SHIFT_TOPAZHP_TOP_CR_MTX_MSTR_DBG_GPIO_OUT	encode/kernel_device/include/vxe_public_regdefs.h	334;"	d
SHIFT_TOPAZHP_TOP_CR_MTX_MSTR_DBG_IS_SLAVE	encode/kernel_device/include/vxe_public_regdefs.h	329;"	d
SHIFT_TOPAZHP_TOP_CR_MTX_MSTR_LAST_RAM_BANK_SIZE	encode/kernel_device/include/vxe_public_regdefs.h	349;"	d
SHIFT_TOPAZHP_TOP_CR_MTX_MSTR_RAM_BANKS	encode/kernel_device/include/vxe_public_regdefs.h	339;"	d
SHIFT_TOPAZHP_TOP_CR_MTX_MSTR_RAM_BANK_SIZE	encode/kernel_device/include/vxe_public_regdefs.h	344;"	d
SHIFT_TOPAZHP_TOP_CR_NUM_CORES_PER_MTX	encode/kernel_device/include/vxe_public_regdefs.h	97;"	d
SHIFT_TOPAZHP_TOP_CR_NUM_CORES_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	87;"	d
SHIFT_TOPAZHP_TOP_CR_NUM_MTX_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	92;"	d
SHIFT_TOPAZHP_TOP_CR_TILE_128BYTE_INTERLEAVE	encode/kernel_device/include/vxe_public_regdefs.h	701;"	d
SHIFT_TOPAZHP_TOP_CR_TILE_ENABLE	encode/kernel_device/include/vxe_public_regdefs.h	696;"	d
SHIFT_TOPAZHP_TOP_CR_TILE_MAX_ADDR	encode/kernel_device/include/vxe_public_regdefs.h	686;"	d
SHIFT_TOPAZHP_TOP_CR_TILE_MAX_ADDR_EXT	encode/kernel_device/include/vxe_public_regdefs.h	720;"	d
SHIFT_TOPAZHP_TOP_CR_TILE_MIN_ADDR	encode/kernel_device/include/vxe_public_regdefs.h	681;"	d
SHIFT_TOPAZHP_TOP_CR_TILE_MIN_ADDR_EXT	encode/kernel_device/include/vxe_public_regdefs.h	715;"	d
SHIFT_TOPAZHP_TOP_CR_TILE_STRIDE	encode/kernel_device/include/vxe_public_regdefs.h	691;"	d
SHIFT_TOPAZHP_TOP_CR_TOPAZHP_DESIGNER	encode/kernel_device/include/vxe_public_regdefs.h	77;"	d
SHIFT_TOPAZHP_TOP_CR_TOPAZHP_DMAC_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	898;"	d
SHIFT_TOPAZHP_TOP_CR_TOPAZHP_GENERATE_PERFORMANCE_STORE	encode/kernel_device/include/vxe_public_regdefs.h	788;"	d
SHIFT_TOPAZHP_TOP_CR_TOPAZHP_H263_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	883;"	d
SHIFT_TOPAZHP_TOP_CR_TOPAZHP_H264_16X8_8X16_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	863;"	d
SHIFT_TOPAZHP_TOP_CR_TOPAZHP_H264_2_REF_ON_P_PIC_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	828;"	d
SHIFT_TOPAZHP_TOP_CR_TOPAZHP_H264_8X8_TRANSFORM_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	848;"	d
SHIFT_TOPAZHP_TOP_CR_TOPAZHP_H264_B_PIC_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	858;"	d
SHIFT_TOPAZHP_TOP_CR_TOPAZHP_H264_CABAC_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	868;"	d
SHIFT_TOPAZHP_TOP_CR_TOPAZHP_H264_CUSTOM_QUANT_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	798;"	d
SHIFT_TOPAZHP_TOP_CR_TOPAZHP_H264_DEFAULT_TABLES_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	843;"	d
SHIFT_TOPAZHP_TOP_CR_TOPAZHP_H264_INTERLACED_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	853;"	d
SHIFT_TOPAZHP_TOP_CR_TOPAZHP_H264_LOSSLESS_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	793;"	d
SHIFT_TOPAZHP_TOP_CR_TOPAZHP_H264_MULTIPASS_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	838;"	d
SHIFT_TOPAZHP_TOP_CR_TOPAZHP_H264_SPATIAL_DIRECT_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	833;"	d
SHIFT_TOPAZHP_TOP_CR_TOPAZHP_H264_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	893;"	d
SHIFT_TOPAZHP_TOP_CR_TOPAZHP_H264_WEIGHTED_PRED_ME_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	818;"	d
SHIFT_TOPAZHP_TOP_CR_TOPAZHP_H264_WEIGHTED_PRED_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	823;"	d
SHIFT_TOPAZHP_TOP_CR_TOPAZHP_JPEG_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	878;"	d
SHIFT_TOPAZHP_TOP_CR_TOPAZHP_MAINT_REV	encode/kernel_device/include/vxe_public_regdefs.h	62;"	d
SHIFT_TOPAZHP_TOP_CR_TOPAZHP_MAJOR_REV	encode/kernel_device/include/vxe_public_regdefs.h	72;"	d
SHIFT_TOPAZHP_TOP_CR_TOPAZHP_MAS_HOST_INTS	encode/kernel_device/include/vxe_public_regdefs.h	166;"	d
SHIFT_TOPAZHP_TOP_CR_TOPAZHP_MAS_MTX_INTS	encode/kernel_device/include/vxe_public_regdefs.h	161;"	d
SHIFT_TOPAZHP_TOP_CR_TOPAZHP_MINOR_REV	encode/kernel_device/include/vxe_public_regdefs.h	67;"	d
SHIFT_TOPAZHP_TOP_CR_TOPAZHP_MMU_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	903;"	d
SHIFT_TOPAZHP_TOP_CR_TOPAZHP_MPEG2_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	803;"	d
SHIFT_TOPAZHP_TOP_CR_TOPAZHP_MPEG4_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	888;"	d
SHIFT_TOPAZHP_TOP_CR_TOPAZHP_SCALER_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	783;"	d
SHIFT_TOPAZHP_TOP_CR_TOPAZHP_SIGNATURES_SUPPORTED_ALL	encode/kernel_device/include/vxe_public_regdefs.h	813;"	d
SHIFT_TOPAZHP_TOP_CR_TOPAZHP_SIGNATURES_SUPPORTED_SUBSET	encode/kernel_device/include/vxe_public_regdefs.h	808;"	d
SHIFT_TOPAZHP_TOP_CR_TOPAZHP_SLAVE_JPEG_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	873;"	d
SHIFT_TOPAZHP_TOP_CR_TOPAZ_IDLE_DISABLE	encode/kernel_device/include/vxe_public_regdefs.h	268;"	d
SHIFT_TOPAZHP_TOP_CR_WRITES_CORE_ALL	encode/kernel_device/include/vxe_public_regdefs.h	366;"	d
SHIFT_TOPAZHP_TOP_CR_WRITES_MTX_ALL	encode/kernel_device/include/vxe_public_regdefs.h	361;"	d
SHIFT_TOPAZ_VLC_CR_RSIZE	encode/kernel_device/include/vxe_public_regdefs.h	763;"	d
SHIFT_WB_CONSUMER	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	424;"	d
SHIFT_WB_PRODUCER	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	420;"	d
SIGNED_IMG_SOC_ACC_DEL	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	768;"	d
SIGNED_IMG_SOC_ACC_DEL_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	155;"	d
SIGNED_IMG_SOC_ACC_DEL_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	307;"	d
SIGNED_IMG_SOC_ACC_DEL_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	459;"	d
SIGNED_IMG_SOC_ACC_DEL_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	611;"	d
SIGNED_IMG_SOC_ADDR	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	812;"	d
SIGNED_IMG_SOC_ADDR_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	199;"	d
SIGNED_IMG_SOC_ADDR_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	351;"	d
SIGNED_IMG_SOC_ADDR_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	503;"	d
SIGNED_IMG_SOC_ADDR_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	655;"	d
SIGNED_IMG_SOC_BSWAP	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	741;"	d
SIGNED_IMG_SOC_BSWAP_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	128;"	d
SIGNED_IMG_SOC_BSWAP_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	280;"	d
SIGNED_IMG_SOC_BSWAP_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	432;"	d
SIGNED_IMG_SOC_BSWAP_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	584;"	d
SIGNED_IMG_SOC_BURST	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	758;"	d
SIGNED_IMG_SOC_BURST_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	145;"	d
SIGNED_IMG_SOC_BURST_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	297;"	d
SIGNED_IMG_SOC_BURST_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	449;"	d
SIGNED_IMG_SOC_BURST_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	601;"	d
SIGNED_IMG_SOC_CNT	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	681;"	d
SIGNED_IMG_SOC_CNT_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	68;"	d
SIGNED_IMG_SOC_CNT_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	220;"	d
SIGNED_IMG_SOC_CNT_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	372;"	d
SIGNED_IMG_SOC_CNT_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	524;"	d
SIGNED_IMG_SOC_DIR	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	726;"	d
SIGNED_IMG_SOC_DIR_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	113;"	d
SIGNED_IMG_SOC_DIR_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	265;"	d
SIGNED_IMG_SOC_DIR_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	417;"	d
SIGNED_IMG_SOC_DIR_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	569;"	d
SIGNED_IMG_SOC_DREQ	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	708;"	d
SIGNED_IMG_SOC_DREQ_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	95;"	d
SIGNED_IMG_SOC_DREQ_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	247;"	d
SIGNED_IMG_SOC_DREQ_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	399;"	d
SIGNED_IMG_SOC_DREQ_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	551;"	d
SIGNED_IMG_SOC_EN	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	686;"	d
SIGNED_IMG_SOC_ENABLE_2D_MODE	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	691;"	d
SIGNED_IMG_SOC_ENABLE_2D_MODE_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	78;"	d
SIGNED_IMG_SOC_ENABLE_2D_MODE_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	230;"	d
SIGNED_IMG_SOC_ENABLE_2D_MODE_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	382;"	d
SIGNED_IMG_SOC_ENABLE_2D_MODE_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	534;"	d
SIGNED_IMG_SOC_EN_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	73;"	d
SIGNED_IMG_SOC_EN_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	225;"	d
SIGNED_IMG_SOC_EN_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	377;"	d
SIGNED_IMG_SOC_EN_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	529;"	d
SIGNED_IMG_SOC_EXT_SA	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	753;"	d
SIGNED_IMG_SOC_EXT_SA_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	140;"	d
SIGNED_IMG_SOC_EXT_SA_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	292;"	d
SIGNED_IMG_SOC_EXT_SA_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	444;"	d
SIGNED_IMG_SOC_EXT_SA_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	596;"	d
SIGNED_IMG_SOC_INCR	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	763;"	d
SIGNED_IMG_SOC_INCR_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	150;"	d
SIGNED_IMG_SOC_INCR_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	302;"	d
SIGNED_IMG_SOC_INCR_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	454;"	d
SIGNED_IMG_SOC_INCR_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	606;"	d
SIGNED_IMG_SOC_LINE_ADDR_OFFSET	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	800;"	d
SIGNED_IMG_SOC_LINE_ADDR_OFFSET_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	187;"	d
SIGNED_IMG_SOC_LINE_ADDR_OFFSET_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	339;"	d
SIGNED_IMG_SOC_LINE_ADDR_OFFSET_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	491;"	d
SIGNED_IMG_SOC_LINE_ADDR_OFFSET_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	643;"	d
SIGNED_IMG_SOC_LIST_EN	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	698;"	d
SIGNED_IMG_SOC_LIST_EN_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	85;"	d
SIGNED_IMG_SOC_LIST_EN_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	237;"	d
SIGNED_IMG_SOC_LIST_EN_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	389;"	d
SIGNED_IMG_SOC_LIST_EN_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	541;"	d
SIGNED_IMG_SOC_LIST_FIN	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	788;"	d
SIGNED_IMG_SOC_LIST_FIN_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	175;"	d
SIGNED_IMG_SOC_LIST_FIN_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	327;"	d
SIGNED_IMG_SOC_LIST_FIN_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	479;"	d
SIGNED_IMG_SOC_LIST_FIN_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	631;"	d
SIGNED_IMG_SOC_LIST_FIN_CTL	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	713;"	d
SIGNED_IMG_SOC_LIST_FIN_CTL_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	100;"	d
SIGNED_IMG_SOC_LIST_FIN_CTL_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	252;"	d
SIGNED_IMG_SOC_LIST_FIN_CTL_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	404;"	d
SIGNED_IMG_SOC_LIST_FIN_CTL_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	556;"	d
SIGNED_IMG_SOC_LIST_IEN	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	746;"	d
SIGNED_IMG_SOC_LIST_IEN_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	133;"	d
SIGNED_IMG_SOC_LIST_IEN_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	285;"	d
SIGNED_IMG_SOC_LIST_IEN_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	437;"	d
SIGNED_IMG_SOC_LIST_IEN_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	589;"	d
SIGNED_IMG_SOC_LIST_INT	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	780;"	d
SIGNED_IMG_SOC_LIST_INT_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	167;"	d
SIGNED_IMG_SOC_LIST_INT_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	319;"	d
SIGNED_IMG_SOC_LIST_INT_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	471;"	d
SIGNED_IMG_SOC_LIST_INT_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	623;"	d
SIGNED_IMG_SOC_PER_HOLD	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	819;"	d
SIGNED_IMG_SOC_PER_HOLD_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	206;"	d
SIGNED_IMG_SOC_PER_HOLD_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	358;"	d
SIGNED_IMG_SOC_PER_HOLD_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	510;"	d
SIGNED_IMG_SOC_PER_HOLD_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	662;"	d
SIGNED_IMG_SOC_PI	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	718;"	d
SIGNED_IMG_SOC_PI_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	105;"	d
SIGNED_IMG_SOC_PI_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	257;"	d
SIGNED_IMG_SOC_PI_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	409;"	d
SIGNED_IMG_SOC_PI_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	561;"	d
SIGNED_IMG_SOC_PW	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	731;"	d
SIGNED_IMG_SOC_PW_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	118;"	d
SIGNED_IMG_SOC_PW_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	270;"	d
SIGNED_IMG_SOC_PW_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	422;"	d
SIGNED_IMG_SOC_PW_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	574;"	d
SIGNED_IMG_SOC_REP_COUNT	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	805;"	d
SIGNED_IMG_SOC_REP_COUNT_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	192;"	d
SIGNED_IMG_SOC_REP_COUNT_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	344;"	d
SIGNED_IMG_SOC_REP_COUNT_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	496;"	d
SIGNED_IMG_SOC_REP_COUNT_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	648;"	d
SIGNED_IMG_SOC_ROW_LENGTH	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	795;"	d
SIGNED_IMG_SOC_ROW_LENGTH_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	182;"	d
SIGNED_IMG_SOC_ROW_LENGTH_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	334;"	d
SIGNED_IMG_SOC_ROW_LENGTH_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	486;"	d
SIGNED_IMG_SOC_ROW_LENGTH_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	638;"	d
SIGNED_IMG_SOC_SRST	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	703;"	d
SIGNED_IMG_SOC_SRST_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	90;"	d
SIGNED_IMG_SOC_SRST_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	242;"	d
SIGNED_IMG_SOC_SRST_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	394;"	d
SIGNED_IMG_SOC_SRST_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	546;"	d
SIGNED_IMG_SOC_START_ADDRESS	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	674;"	d
SIGNED_IMG_SOC_START_ADDRESS_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	61;"	d
SIGNED_IMG_SOC_START_ADDRESS_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	213;"	d
SIGNED_IMG_SOC_START_ADDRESS_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	365;"	d
SIGNED_IMG_SOC_START_ADDRESS_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	517;"	d
SIGNED_IMG_SOC_TRANSFER_FIN	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	775;"	d
SIGNED_IMG_SOC_TRANSFER_FIN_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	162;"	d
SIGNED_IMG_SOC_TRANSFER_FIN_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	314;"	d
SIGNED_IMG_SOC_TRANSFER_FIN_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	466;"	d
SIGNED_IMG_SOC_TRANSFER_FIN_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	618;"	d
SIGNED_IMG_SOC_TRANSFER_IEN	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	736;"	d
SIGNED_IMG_SOC_TRANSFER_IEN_00	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	123;"	d
SIGNED_IMG_SOC_TRANSFER_IEN_01	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	275;"	d
SIGNED_IMG_SOC_TRANSFER_IEN_02	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	427;"	d
SIGNED_IMG_SOC_TRANSFER_IEN_03	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	579;"	d
SIGNED_MTX_BURSTSIZE	encode/register_includes/topaz_hp/mtx_regs.h	255;"	d
SIGNED_MTX_CDMAA_ADDRESS	encode/register_includes/topaz_hp/mtx_regs.h	262;"	d
SIGNED_MTX_CDMAS1_ADDRESS	encode/register_includes/topaz_hp/mtx_regs.h	291;"	d
SIGNED_MTX_COUNT	encode/register_includes/topaz_hp/mtx_regs.h	284;"	d
SIGNED_MTX_DMAREQUEST	encode/register_includes/topaz_hp/mtx_regs.h	274;"	d
SIGNED_MTX_DONOTHING	encode/register_includes/topaz_hp/mtx_regs.h	269;"	d
SIGNED_MTX_ENABLE	encode/register_includes/topaz_hp/mtx_regs.h	245;"	d
SIGNED_MTX_LENGTH	encode/register_includes/topaz_hp/mtx_regs.h	240;"	d
SIGNED_MTX_MTX_ARCH	encode/register_includes/topaz_hp/mtx_regs.h	81;"	d
SIGNED_MTX_MTX_CF_C	encode/register_includes/topaz_hp/mtx_regs.h	103;"	d
SIGNED_MTX_MTX_CF_N	encode/register_includes/topaz_hp/mtx_regs.h	113;"	d
SIGNED_MTX_MTX_CF_Z	encode/register_includes/topaz_hp/mtx_regs.h	118;"	d
SIGNED_MTX_MTX_CR_O	encode/register_includes/topaz_hp/mtx_regs.h	108;"	d
SIGNED_MTX_MTX_DREADY	encode/register_includes/topaz_hp/mtx_regs.h	193;"	d
SIGNED_MTX_MTX_ENABLE	encode/register_includes/topaz_hp/mtx_regs.h	61;"	d
SIGNED_MTX_MTX_HREASON	encode/register_includes/topaz_hp/mtx_regs.h	128;"	d
SIGNED_MTX_MTX_KICK	encode/register_includes/topaz_hp/mtx_regs.h	135;"	d
SIGNED_MTX_MTX_KICKI	encode/register_includes/topaz_hp/mtx_regs.h	142;"	d
SIGNED_MTX_MTX_LSM_STEP	encode/register_includes/topaz_hp/mtx_regs.h	123;"	d
SIGNED_MTX_MTX_MAJ_REV	encode/register_includes/topaz_hp/mtx_regs.h	96;"	d
SIGNED_MTX_MTX_MCMAI	encode/register_includes/topaz_hp/mtx_regs.h	209;"	d
SIGNED_MTX_MTX_MCMID	encode/register_includes/topaz_hp/mtx_regs.h	219;"	d
SIGNED_MTX_MTX_MCMR	encode/register_includes/topaz_hp/mtx_regs.h	204;"	d
SIGNED_MTX_MTX_MCM_ADDR	encode/register_includes/topaz_hp/mtx_regs.h	214;"	d
SIGNED_MTX_MTX_MIN_REV	encode/register_includes/topaz_hp/mtx_regs.h	91;"	d
SIGNED_MTX_MTX_MTX_MCM_STAT	encode/register_includes/topaz_hp/mtx_regs.h	226;"	d
SIGNED_MTX_MTX_RESET	encode/register_includes/topaz_hp/mtx_regs.h	233;"	d
SIGNED_MTX_MTX_RNW	encode/register_includes/topaz_hp/mtx_regs.h	188;"	d
SIGNED_MTX_MTX_RSPECIFIER	encode/register_includes/topaz_hp/mtx_regs.h	183;"	d
SIGNED_MTX_MTX_STEP_REC	encode/register_includes/topaz_hp/mtx_regs.h	76;"	d
SIGNED_MTX_MTX_TCAPS	encode/register_includes/topaz_hp/mtx_regs.h	86;"	d
SIGNED_MTX_MTX_TOFF	encode/register_includes/topaz_hp/mtx_regs.h	66;"	d
SIGNED_MTX_MTX_TSTOPPED	encode/register_includes/topaz_hp/mtx_regs.h	71;"	d
SIGNED_MTX_MTX_USPECIFIER	encode/register_includes/topaz_hp/mtx_regs.h	178;"	d
SIGNED_MTX_RAMNUMBER	encode/register_includes/topaz_hp/mtx_regs.h	279;"	d
SIGNED_MTX_REQ_LD_DEST	encode/register_includes/topaz_hp/mtx_regs.h	164;"	d
SIGNED_MTX_REQ_LD_REG	encode/register_includes/topaz_hp/mtx_regs.h	169;"	d
SIGNED_MTX_REQ_RN_W	encode/register_includes/topaz_hp/mtx_regs.h	154;"	d
SIGNED_MTX_REQ_SB	encode/register_includes/topaz_hp/mtx_regs.h	149;"	d
SIGNED_MTX_REQ_STATE	encode/register_includes/topaz_hp/mtx_regs.h	159;"	d
SIGNED_MTX_RNW	encode/register_includes/topaz_hp/mtx_regs.h	250;"	d
SIGNED_MTX_TRANSFERDATA	encode/register_includes/topaz_hp/mtx_regs.h	298;"	d
SIGNED_TOPAZHP_CR_PROC_ACCESS_FLAG	encode/kernel_device/include/vxe_public_regdefs.h	751;"	d
SIGNED_TOPAZHP_CR_PROC_ESB_ADDR	encode/kernel_device/include/vxe_public_regdefs.h	736;"	d
SIGNED_TOPAZHP_CR_PROC_ESB_OP_VALID	encode/kernel_device/include/vxe_public_regdefs.h	746;"	d
SIGNED_TOPAZHP_CR_PROC_ESB_READ_N_WRITE	encode/kernel_device/include/vxe_public_regdefs.h	741;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_CABAC_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	435;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_CABAC_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	512;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_DB_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	564;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_DEB_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	420;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_DEB_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	497;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_H264COMP16X16_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	405;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_H264COMP16X16_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	477;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_H264COMP4X4_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	395;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_H264COMP4X4_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	467;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_H264COMP8X8_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	400;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_H264COMP8X8_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	472;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_H264COMP_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	544;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_INPUT_SCALER_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	440;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_INPUT_SCALER_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	522;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_IPE0_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	375;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_IPE0_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	447;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_IPE1_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	380;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_IPE1_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	452;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_IPE_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	529;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_JMCOMP_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	410;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_JMCOMP_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	482;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_JMCOMP_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	549;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_LRITC_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	517;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_LTRITC_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	569;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_PC_DMS_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	430;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_PC_DMS_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	507;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_PC_DM_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	425;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_PC_DM_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	502;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_PC_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	539;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_PREFETCH_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	487;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_PREFETCH_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	554;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_SCALER_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	574;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_SPE0_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	385;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_SPE0_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	457;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_SPE1_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	390;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_SPE1_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	462;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_SPE_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	534;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_VLC_AUTO_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	415;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_VLC_MAN_CLK_GATE	encode/kernel_device/include/vxe_public_regdefs.h	492;"	d
SIGNED_TOPAZHP_CR_TOPAZHP_VLC_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	559;"	d
SIGNED_TOPAZHP_TOP_CR_CMD_FIFO_FLUSH	encode/kernel_device/include/vxe_public_regdefs.h	244;"	d
SIGNED_TOPAZHP_TOP_CR_CMD_FIFO_FULL	encode/kernel_device/include/vxe_public_regdefs.h	263;"	d
SIGNED_TOPAZHP_TOP_CR_CMD_FIFO_SPACE	encode/kernel_device/include/vxe_public_regdefs.h	258;"	d
SIGNED_TOPAZHP_TOP_CR_CMD_FIFO_WDATA	encode/kernel_device/include/vxe_public_regdefs.h	251;"	d
SIGNED_TOPAZHP_TOP_CR_DMAC_MTX_SELECT	encode/kernel_device/include/vxe_public_regdefs.h	358;"	d
SIGNED_TOPAZHP_TOP_CR_EXTENDED_ADDR_RANGE	encode/kernel_device/include/vxe_public_regdefs.h	104;"	d
SIGNED_TOPAZHP_TOP_CR_FIRMWARE_REG_1	encode/kernel_device/include/vxe_public_regdefs.h	277;"	d
SIGNED_TOPAZHP_TOP_CR_FIRMWARE_REG_2	encode/kernel_device/include/vxe_public_regdefs.h	284;"	d
SIGNED_TOPAZHP_TOP_CR_FIRMWARE_REG_3	encode/kernel_device/include/vxe_public_regdefs.h	291;"	d
SIGNED_TOPAZHP_TOP_CR_FIRMWARE_REG_4	encode/kernel_device/include/vxe_public_regdefs.h	298;"	d
SIGNED_TOPAZHP_TOP_CR_FIRMWARE_REG_5	encode/kernel_device/include/vxe_public_regdefs.h	305;"	d
SIGNED_TOPAZHP_TOP_CR_FIRMWARE_REG_6	encode/kernel_device/include/vxe_public_regdefs.h	312;"	d
SIGNED_TOPAZHP_TOP_CR_FIRMWARE_REG_7	encode/kernel_device/include/vxe_public_regdefs.h	319;"	d
SIGNED_TOPAZHP_TOP_CR_FLOWRATE_TOPAZ	encode/kernel_device/include/vxe_public_regdefs.h	620;"	d
SIGNED_TOPAZHP_TOP_CR_HOST_INTEN_DMAC	encode/kernel_device/include/vxe_public_regdefs.h	175;"	d
SIGNED_TOPAZHP_TOP_CR_HOST_INTEN_HOST_CORES	encode/kernel_device/include/vxe_public_regdefs.h	200;"	d
SIGNED_TOPAZHP_TOP_CR_HOST_INTEN_MMU_FAULT	encode/kernel_device/include/vxe_public_regdefs.h	190;"	d
SIGNED_TOPAZHP_TOP_CR_HOST_INTEN_MMU_FAULT_B	encode/kernel_device/include/vxe_public_regdefs.h	205;"	d
SIGNED_TOPAZHP_TOP_CR_HOST_INTEN_MTX	encode/kernel_device/include/vxe_public_regdefs.h	180;"	d
SIGNED_TOPAZHP_TOP_CR_HOST_INTEN_MTX_CORES	encode/kernel_device/include/vxe_public_regdefs.h	195;"	d
SIGNED_TOPAZHP_TOP_CR_HOST_INTEN_MTX_HALT	encode/kernel_device/include/vxe_public_regdefs.h	185;"	d
SIGNED_TOPAZHP_TOP_CR_HOST_TOPAZHP_MAS_INTEN	encode/kernel_device/include/vxe_public_regdefs.h	210;"	d
SIGNED_TOPAZHP_TOP_CR_IMG_TOPAZ_CORE_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	121;"	d
SIGNED_TOPAZHP_TOP_CR_IMG_TOPAZ_IO_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	116;"	d
SIGNED_TOPAZHP_TOP_CR_IMG_TOPAZ_MTX_SOFT_RESET	encode/kernel_device/include/vxe_public_regdefs.h	111;"	d
SIGNED_TOPAZHP_TOP_CR_INTCLR_DMAC	encode/kernel_device/include/vxe_public_regdefs.h	217;"	d
SIGNED_TOPAZHP_TOP_CR_INTCLR_MMU_FAULT	encode/kernel_device/include/vxe_public_regdefs.h	232;"	d
SIGNED_TOPAZHP_TOP_CR_INTCLR_MMU_FAULT_B	encode/kernel_device/include/vxe_public_regdefs.h	237;"	d
SIGNED_TOPAZHP_TOP_CR_INTCLR_MTX	encode/kernel_device/include/vxe_public_regdefs.h	222;"	d
SIGNED_TOPAZHP_TOP_CR_INTCLR_MTX_HALT	encode/kernel_device/include/vxe_public_regdefs.h	227;"	d
SIGNED_TOPAZHP_TOP_CR_INT_STAT_DMAC	encode/kernel_device/include/vxe_public_regdefs.h	128;"	d
SIGNED_TOPAZHP_TOP_CR_INT_STAT_HOST_CORES	encode/kernel_device/include/vxe_public_regdefs.h	153;"	d
SIGNED_TOPAZHP_TOP_CR_INT_STAT_MMU_FAULT	encode/kernel_device/include/vxe_public_regdefs.h	143;"	d
SIGNED_TOPAZHP_TOP_CR_INT_STAT_MMU_FAULT_B	encode/kernel_device/include/vxe_public_regdefs.h	158;"	d
SIGNED_TOPAZHP_TOP_CR_INT_STAT_MTX	encode/kernel_device/include/vxe_public_regdefs.h	133;"	d
SIGNED_TOPAZHP_TOP_CR_INT_STAT_MTX_CORES	encode/kernel_device/include/vxe_public_regdefs.h	148;"	d
SIGNED_TOPAZHP_TOP_CR_INT_STAT_MTX_HALT	encode/kernel_device/include/vxe_public_regdefs.h	138;"	d
SIGNED_TOPAZHP_TOP_CR_MEM_REQ_STAT_READS	encode/kernel_device/include/vxe_public_regdefs.h	593;"	d
SIGNED_TOPAZHP_TOP_CR_MMU_ADT_TTE	encode/kernel_device/include/vxe_public_regdefs.h	637;"	d
SIGNED_TOPAZHP_TOP_CR_MMU_BEST_COUNT	encode/kernel_device/include/vxe_public_regdefs.h	642;"	d
SIGNED_TOPAZHP_TOP_CR_MMU_BYPASS_TOPAZ	encode/kernel_device/include/vxe_public_regdefs.h	625;"	d
SIGNED_TOPAZHP_TOP_CR_MMU_DIR_LIST_BASE_ADDR	encode/kernel_device/include/vxe_public_regdefs.h	668;"	d
SIGNED_TOPAZHP_TOP_CR_MMU_ENABLE_36BIT_ADDRESSING	encode/kernel_device/include/vxe_public_regdefs.h	654;"	d
SIGNED_TOPAZHP_TOP_CR_MMU_FAULT_ADDR	encode/kernel_device/include/vxe_public_regdefs.h	586;"	d
SIGNED_TOPAZHP_TOP_CR_MMU_FLUSH	encode/kernel_device/include/vxe_public_regdefs.h	610;"	d
SIGNED_TOPAZHP_TOP_CR_MMU_INVALDC	encode/kernel_device/include/vxe_public_regdefs.h	615;"	d
SIGNED_TOPAZHP_TOP_CR_MMU_NOREORDER	encode/kernel_device/include/vxe_public_regdefs.h	600;"	d
SIGNED_TOPAZHP_TOP_CR_MMU_PAGE_SIZE	encode/kernel_device/include/vxe_public_regdefs.h	647;"	d
SIGNED_TOPAZHP_TOP_CR_MMU_PAUSE	encode/kernel_device/include/vxe_public_regdefs.h	605;"	d
SIGNED_TOPAZHP_TOP_CR_MMU_PF_N_RW	encode/kernel_device/include/vxe_public_regdefs.h	581;"	d
SIGNED_TOPAZHP_TOP_CR_MMU_TILING_SCHEME	encode/kernel_device/include/vxe_public_regdefs.h	659;"	d
SIGNED_TOPAZHP_TOP_CR_MMU_TTE_THRESHOLD	encode/kernel_device/include/vxe_public_regdefs.h	632;"	d
SIGNED_TOPAZHP_TOP_CR_MTX_MSTR_DBG_GPIO_IN	encode/kernel_device/include/vxe_public_regdefs.h	326;"	d
SIGNED_TOPAZHP_TOP_CR_MTX_MSTR_DBG_GPIO_OUT	encode/kernel_device/include/vxe_public_regdefs.h	336;"	d
SIGNED_TOPAZHP_TOP_CR_MTX_MSTR_DBG_IS_SLAVE	encode/kernel_device/include/vxe_public_regdefs.h	331;"	d
SIGNED_TOPAZHP_TOP_CR_MTX_MSTR_LAST_RAM_BANK_SIZE	encode/kernel_device/include/vxe_public_regdefs.h	351;"	d
SIGNED_TOPAZHP_TOP_CR_MTX_MSTR_RAM_BANKS	encode/kernel_device/include/vxe_public_regdefs.h	341;"	d
SIGNED_TOPAZHP_TOP_CR_MTX_MSTR_RAM_BANK_SIZE	encode/kernel_device/include/vxe_public_regdefs.h	346;"	d
SIGNED_TOPAZHP_TOP_CR_NUM_CORES_PER_MTX	encode/kernel_device/include/vxe_public_regdefs.h	99;"	d
SIGNED_TOPAZHP_TOP_CR_NUM_CORES_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	89;"	d
SIGNED_TOPAZHP_TOP_CR_NUM_MTX_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	94;"	d
SIGNED_TOPAZHP_TOP_CR_TILE_128BYTE_INTERLEAVE	encode/kernel_device/include/vxe_public_regdefs.h	703;"	d
SIGNED_TOPAZHP_TOP_CR_TILE_ENABLE	encode/kernel_device/include/vxe_public_regdefs.h	698;"	d
SIGNED_TOPAZHP_TOP_CR_TILE_MAX_ADDR	encode/kernel_device/include/vxe_public_regdefs.h	688;"	d
SIGNED_TOPAZHP_TOP_CR_TILE_MAX_ADDR_EXT	encode/kernel_device/include/vxe_public_regdefs.h	722;"	d
SIGNED_TOPAZHP_TOP_CR_TILE_MIN_ADDR	encode/kernel_device/include/vxe_public_regdefs.h	683;"	d
SIGNED_TOPAZHP_TOP_CR_TILE_MIN_ADDR_EXT	encode/kernel_device/include/vxe_public_regdefs.h	717;"	d
SIGNED_TOPAZHP_TOP_CR_TILE_STRIDE	encode/kernel_device/include/vxe_public_regdefs.h	693;"	d
SIGNED_TOPAZHP_TOP_CR_TOPAZHP_DESIGNER	encode/kernel_device/include/vxe_public_regdefs.h	79;"	d
SIGNED_TOPAZHP_TOP_CR_TOPAZHP_DMAC_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	900;"	d
SIGNED_TOPAZHP_TOP_CR_TOPAZHP_GENERATE_PERFORMANCE_STORE	encode/kernel_device/include/vxe_public_regdefs.h	790;"	d
SIGNED_TOPAZHP_TOP_CR_TOPAZHP_H263_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	885;"	d
SIGNED_TOPAZHP_TOP_CR_TOPAZHP_H264_16X8_8X16_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	865;"	d
SIGNED_TOPAZHP_TOP_CR_TOPAZHP_H264_2_REF_ON_P_PIC_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	830;"	d
SIGNED_TOPAZHP_TOP_CR_TOPAZHP_H264_8X8_TRANSFORM_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	850;"	d
SIGNED_TOPAZHP_TOP_CR_TOPAZHP_H264_B_PIC_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	860;"	d
SIGNED_TOPAZHP_TOP_CR_TOPAZHP_H264_CABAC_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	870;"	d
SIGNED_TOPAZHP_TOP_CR_TOPAZHP_H264_CUSTOM_QUANT_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	800;"	d
SIGNED_TOPAZHP_TOP_CR_TOPAZHP_H264_DEFAULT_TABLES_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	845;"	d
SIGNED_TOPAZHP_TOP_CR_TOPAZHP_H264_INTERLACED_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	855;"	d
SIGNED_TOPAZHP_TOP_CR_TOPAZHP_H264_LOSSLESS_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	795;"	d
SIGNED_TOPAZHP_TOP_CR_TOPAZHP_H264_MULTIPASS_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	840;"	d
SIGNED_TOPAZHP_TOP_CR_TOPAZHP_H264_SPATIAL_DIRECT_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	835;"	d
SIGNED_TOPAZHP_TOP_CR_TOPAZHP_H264_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	895;"	d
SIGNED_TOPAZHP_TOP_CR_TOPAZHP_H264_WEIGHTED_PRED_ME_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	820;"	d
SIGNED_TOPAZHP_TOP_CR_TOPAZHP_H264_WEIGHTED_PRED_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	825;"	d
SIGNED_TOPAZHP_TOP_CR_TOPAZHP_JPEG_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	880;"	d
SIGNED_TOPAZHP_TOP_CR_TOPAZHP_MAINT_REV	encode/kernel_device/include/vxe_public_regdefs.h	64;"	d
SIGNED_TOPAZHP_TOP_CR_TOPAZHP_MAJOR_REV	encode/kernel_device/include/vxe_public_regdefs.h	74;"	d
SIGNED_TOPAZHP_TOP_CR_TOPAZHP_MAS_HOST_INTS	encode/kernel_device/include/vxe_public_regdefs.h	168;"	d
SIGNED_TOPAZHP_TOP_CR_TOPAZHP_MAS_MTX_INTS	encode/kernel_device/include/vxe_public_regdefs.h	163;"	d
SIGNED_TOPAZHP_TOP_CR_TOPAZHP_MINOR_REV	encode/kernel_device/include/vxe_public_regdefs.h	69;"	d
SIGNED_TOPAZHP_TOP_CR_TOPAZHP_MMU_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	905;"	d
SIGNED_TOPAZHP_TOP_CR_TOPAZHP_MPEG2_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	805;"	d
SIGNED_TOPAZHP_TOP_CR_TOPAZHP_MPEG4_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	890;"	d
SIGNED_TOPAZHP_TOP_CR_TOPAZHP_SCALER_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	785;"	d
SIGNED_TOPAZHP_TOP_CR_TOPAZHP_SIGNATURES_SUPPORTED_ALL	encode/kernel_device/include/vxe_public_regdefs.h	815;"	d
SIGNED_TOPAZHP_TOP_CR_TOPAZHP_SIGNATURES_SUPPORTED_SUBSET	encode/kernel_device/include/vxe_public_regdefs.h	810;"	d
SIGNED_TOPAZHP_TOP_CR_TOPAZHP_SLAVE_JPEG_SUPPORTED	encode/kernel_device/include/vxe_public_regdefs.h	875;"	d
SIGNED_TOPAZHP_TOP_CR_TOPAZ_IDLE_DISABLE	encode/kernel_device/include/vxe_public_regdefs.h	270;"	d
SIGNED_TOPAZHP_TOP_CR_WRITES_CORE_ALL	encode/kernel_device/include/vxe_public_regdefs.h	368;"	d
SIGNED_TOPAZHP_TOP_CR_WRITES_MTX_ALL	encode/kernel_device/include/vxe_public_regdefs.h	363;"	d
SIGNED_TOPAZ_VLC_CR_RSIZE	encode/kernel_device/include/vxe_public_regdefs.h	765;"	d
SIM_PATH_MAX	encode/firmware/topaz_hp/fwlib/include/defs.h	79;"	d
SLEEP_DURING_POLL_IN_MS	encode/kernel_device/include/apiinternal.h	54;"	d
SLICE_BYTES	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    SLICE_BYTES,$/;"	e	enum:XPL_DATA_ITEMS
SLICE_DECODE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    SLICE_DECODE,$/;"	e	enum:XPL_TIMING_RANGES
SLICE_FLAGS	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    SLICE_FLAGS,$/;"	e	enum:XPL_DATA_ITEMS
SLICE_NUM	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    SLICE_NUM,$/;"	e	enum:XPL_DATA_ITEMS
SLICE_PARAMS	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} SLICE_PARAMS;$/;"	t	typeref:struct:__anon546
SLICE_PARAMS_BUF_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.h	67;"	d
SLICE_TYPE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    SLICE_TYPE,$/;"	e	enum:XPL_DATA_ITEMS
SPATIALDIRECT_FLAGS	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	276;"	d
SPLITMV	vdec/firmware/include/vp8fw_data.h	/^    SPLITMV,$/;"	e	enum:__anon351
SPLITMV	vdec/firmware/share/vp8fw_data_shared.h	/^    SPLITMV,$/;"	e	enum:__anon416
SPRINT	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	79;"	d	file:
SPRINT	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	82;"	d	file:
SPRINT	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	110;"	d	file:
SPRINT	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	116;"	d	file:
SPRINT	encode/kernel_device/libraries/topaz_hp/code/topaz_device_km.c	73;"	d	file:
SPRINT	encode/kernel_device/libraries/topaz_hp/code/topaz_device_km.c	76;"	d	file:
SPRINT	encode/kernel_device/libraries/topaz_hp/code/topazmmu.c	75;"	d	file:
SPRINT	encode/kernel_device/libraries/topaz_hp/code/topazmmu.c	78;"	d	file:
STACK_FILL_VALUE	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.h	76;"	d
STACK_LAST_ADDRESS	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.h	74;"	d
STACK_SIZE	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.h	75;"	d
STACK_START_ADDRESS	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.h	72;"	d
STRING_MAX_LENGTH	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api_km.c	262;"	d	file:
SUBMIT	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    SUBMIT,$/;"	e	enum:XPL_TIMING_POINTS
SW_LOCK	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	SW_LOCK,          \/\/!< Buffer is locked by software$/;"	e	enum:__anon513
SYNC_COMMAND	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    SYNC_COMMAND$/;"	e	enum:XPL_DATA_ITEMS
SYNC_ID	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    SYNC_ID,$/;"	e	enum:XPL_DATA_ITEMS
SYNC_TIME	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    SYNC_TIME,$/;"	e	enum:XPL_TIMING_RANGES
SYSBRGKM_CheckParams	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_api_km.c	/^IMG_RESULT SYSBRGKM_CheckParams ($/;"	f
SYSBRGKM_Deinitialise	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_api_km.c	/^IMG_VOID SYSBRGKM_Deinitialise(IMG_VOID)$/;"	f
SYSBRGKM_Initialise	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_api_km.c	/^IMG_RESULT SYSBRGKM_Initialise(IMG_VOID)$/;"	f
SYSBRGKM_RegisterProcessLostCb	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_api_km.c	/^IMG_RESULT SYSBRGKM_RegisterProcessLostCb($/;"	f
SYSBRGKM_RemoveProcessLostCb	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_api_km.c	/^IMG_VOID SYSBRGKM_RemoveProcessLostCb($/;"	f
SYSBRGKM_pfnDispatcher	imgvideo/port_fwrk/include/sysbrg_api_km.h	/^typedef void  (*SYSBRGKM_pfnDispatcher)(SYSBRG_sPacket __user * psPacket);$/;"	t
SYSBRGKM_pfnProcessLostCb	imgvideo/port_fwrk/include/sysbrg_api_km.h	/^typedef IMG_VOID ( * SYSBRGKM_pfnProcessLostCb) ($/;"	t
SYSBRGKM_sAPIInfo	imgvideo/port_fwrk/include/sysbrg_api_km.h	/^} SYSBRGKM_sAPIInfo; $/;"	t	typeref:struct:__anon597
SYSBRGU_ClearAllMappableRegions	imgvideo/port_fwrk/libraries/sysbrg/utils/code/sysbrg_utils.c	/^IMG_VOID SYSBRGU_ClearAllMappableRegions($/;"	f
SYSBRGU_CreateMappableRegion	imgvideo/port_fwrk/libraries/sysbrg/utils/code/sysbrg_utils.c	/^IMG_RESULT SYSBRGU_CreateMappableRegion($/;"	f
SYSBRGU_Deinitialise	imgvideo/port_fwrk/libraries/sysbrg/utils/code/sysbrg_utils.c	/^IMG_VOID SYSBRGU_Deinitialise(IMG_VOID)$/;"	f
SYSBRGU_GetAPI	imgvideo/port_fwrk/libraries/sysbrg/utils/code/sysbrg_utils.c	/^IMG_BOOL SYSBRGU_GetAPI($/;"	f
SYSBRGU_Initialise	imgvideo/port_fwrk/libraries/sysbrg/utils/code/sysbrg_utils.c	/^IMG_RESULT SYSBRGU_Initialise(IMG_VOID)$/;"	f
SYSBRGU_RegisterAPI	imgvideo/port_fwrk/libraries/sysbrg/utils/code/sysbrg_utils.c	/^IMG_RESULT SYSBRGU_RegisterAPI ($/;"	f
SYSBRGU_RegisterProcessLostCb	imgvideo/port_fwrk/libraries/sysbrg/utils/code/sysbrg_utils.c	/^IMG_RESULT SYSBRGU_RegisterProcessLostCb($/;"	f
SYSBRGU_RemoveProcessLostCb	imgvideo/port_fwrk/libraries/sysbrg/utils/code/sysbrg_utils.c	/^IMG_VOID SYSBRGU_RemoveProcessLostCb($/;"	f
SYSBRGU_sMappableReg	imgvideo/port_fwrk/include/sysbrg_utils.h	/^} SYSBRGU_sMappableReg;$/;"	t	typeref:struct:__anon599
SYSBRG_HANDLE	imgvideo/include/img_types.h	123;"	d
SYSBRG_IOCTL_APICALL	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_drv.h	71;"	d
SYSBRG_IOCTL_MAGIC	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_drv.h	68;"	d
SYSBRG_KHANDLE	imgvideo/include/img_types.h	124;"	d
SYSBRG_KPOINTER	imgvideo/include/img_types.h	168;"	d
SYSBRG_KPOINTER	imgvideo/include/img_types.h	175;"	d
SYSBRG_KPOINTER	imgvideo/include/img_types.h	191;"	d
SYSBRG_MAX_MINORS	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_drv.c	81;"	d	file:
SYSBRG_POINTER	imgvideo/include/img_types.h	180;"	d
SYSBRG_POINTER	imgvideo/include/img_types.h	188;"	d
SYSBRG_POINTER_ARG	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^	SYSBRG_POINTER_ARG(IMG_BIAS_TABLES) psBiasTables,$/;"	f
SYSBRG_POINTER_ARG	encode/kernel_device/libraries/topaz_hp/code/memmgr/memmgr_km.c	/^	SYSBRG_POINTER_ARG(MEMORY_INFO) pMemoryInfo,$/;"	f
SYSBRG_POINTER_ARG	encode/kernel_device/libraries/topaz_hp/code/memmgr/memmgr_km.c	/^    SYSBRG_POINTER_ARG(MEMORY_INFO) hDeviceMem,$/;"	f
SYSBRG_POINTER_ARG	encode/kernel_device/libraries/topaz_hp/code/memmgr/memmgr_km.c	/^IMG_BOOL TOPAZKM_MMUMFreeDeviceMemory(SYSBRG_POINTER_ARG(MEMORY_INFO) pMemInfo)$/;"	f
SYSBRG_POINTER_ARG	encode/kernel_device/libraries/topaz_hp/code/memmgr/memmgr_km.c	/^IMG_BOOL TOPAZKM_UnMapExternal(SYSBRG_POINTER_ARG(MEMORY_INFO) memInfo)$/;"	f
SYSBRG_POINTER_ARG	imgvideo/include/img_types.h	160;"	d
SYSBRG_POINTER_ARG	imgvideo/include/img_types.h	173;"	d
SYSBRG_POINTER_ARG	imgvideo/include/img_types.h	186;"	d
SYSBRG_POINTER_ARG	imgvideo/port_fwrk/libraries/dman/code/dman_api.c	/^	SYSBRG_POINTER_ARG(IMG_CHAR) pszDevName,$/;"	f
SYSBRG_POINTER_ARG	imgvideo/port_fwrk/libraries/dman/code/dman_api.c	/^	SYSBRG_POINTER_ARG(IMG_UINT32) pui32KmBuildFlags$/;"	f
SYSBRG_POINTER_ARG	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	/^    SYSBRG_POINTER_ARG(VDEC_sStrConfigData) psStrConfigData,$/;"	f
SYSBRG_POINTER_FROM_USER	imgvideo/include/img_types.h	163;"	d
SYSBRG_POINTER_FROM_USER	imgvideo/include/img_types.h	165;"	d
SYSBRG_POINTER_FROM_USER	imgvideo/include/img_types.h	189;"	d
SYSBRG_POINTER_MEMBER	imgvideo/include/img_types.h	131;"	d
SYSBRG_UHANDLE	imgvideo/include/img_types.h	125;"	d
SYSBRG_UINT64	imgvideo/include/img_types.h	129;"	d
SYSBRG_UINT64	imgvideo/include/img_types.h	184;"	d
SYSBRG_UPOINTER	imgvideo/include/img_types.h	169;"	d
SYSBRG_UPOINTER	imgvideo/include/img_types.h	176;"	d
SYSBRG_UPOINTER	imgvideo/include/img_types.h	192;"	d
SYSBRG_VERSION	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_drv.c	80;"	d	file:
SYSBRG_sPacket	imgvideo/port_fwrk/include/sysbrg_api.h	/^} SYSBRG_sPacket;$/;"	t	typeref:struct:__anon586
SYSBRG_sProcLostCb	imgvideo/port_fwrk/libraries/sysbrg/utils/code/sysbrg_utils.c	/^} SYSBRG_sProcLostCb;$/;"	t	typeref:struct:__anon628	file:
SYSDEVKM_ActivateDevKmLisr	imgvideo/port_fwrk/libraries/sysdev/generic/code/sysdev_api_km.c	/^IMG_RESULT SYSDEVKM_ActivateDevKmLisr($/;"	f
SYSDEVKM_ActivateDevKmLisr	imgvideo/port_fwrk/libraries/sysdev/linux/code/sysdev_api_km.c	/^IMG_RESULT SYSDEVKM_ActivateDevKmLisr($/;"	f
SYSDEVKM_ApmDeviceResume	imgvideo/port_fwrk/libraries/sysdev/generic/code/sysdev_api_km.c	/^IMG_VOID SYSDEVKM_ApmDeviceResume($/;"	f
SYSDEVKM_ApmDeviceResume	imgvideo/port_fwrk/libraries/sysdev/linux/code/sysdev_api_km.c	/^IMG_VOID SYSDEVKM_ApmDeviceResume($/;"	f
SYSDEVKM_ApmDeviceSuspend	imgvideo/port_fwrk/libraries/sysdev/generic/code/sysdev_api_km.c	/^IMG_VOID SYSDEVKM_ApmDeviceSuspend($/;"	f
SYSDEVKM_ApmDeviceSuspend	imgvideo/port_fwrk/libraries/sysdev/linux/code/sysdev_api_km.c	/^IMG_VOID SYSDEVKM_ApmDeviceSuspend($/;"	f
SYSDEVKM_ApmPpmFlagsReset	imgvideo/port_fwrk/libraries/sysdev/generic/code/sysdev_api_km.c	/^IMG_VOID SYSDEVKM_ApmPpmFlagsReset($/;"	f
SYSDEVKM_ApmPpmFlagsReset	imgvideo/port_fwrk/libraries/sysdev/linux/code/sysdev_api_km.c	/^IMG_VOID SYSDEVKM_ApmPpmFlagsReset($/;"	f
SYSDEVKM_CloseDevice	imgvideo/port_fwrk/libraries/sysdev/generic/code/sysdev_api_km.c	/^IMG_VOID SYSDEVKM_CloseDevice($/;"	f
SYSDEVKM_CpuPAddrToDevPAddr	imgvideo/port_fwrk/libraries/sysdev/generic/code/sysdev_api_km.c	/^IMG_PHYSADDR SYSDEVKM_CpuPAddrToDevPAddr($/;"	f
SYSDEVKM_CpuPAddrToDevPAddr	imgvideo/port_fwrk/libraries/sysdev/linux/code/sysdev_api_km.c	/^IMG_PHYSADDR SYSDEVKM_CpuPAddrToDevPAddr($/;"	f
SYSDEVKM_Deinitialise	imgvideo/port_fwrk/libraries/sysdev/generic/code/sysdev_api_km.c	/^IMG_VOID SYSDEVKM_Deinitialise(IMG_VOID)$/;"	f
SYSDEVKM_Deinitialise	imgvideo/port_fwrk/libraries/sysdev/linux/code/sysdev_api_km.c	/^IMG_VOID SYSDEVKM_Deinitialise(IMG_VOID)$/;"	f
SYSDEVKM_FreeDevice	imgvideo/port_fwrk/libraries/sysdev/linux/code/sysdev_api_km.c	/^IMG_VOID SYSDEVKM_FreeDevice($/;"	f
SYSDEVKM_GetCpuKmAddr	imgvideo/port_fwrk/libraries/sysdev/generic/code/sysdev_api_km.c	/^IMG_RESULT SYSDEVKM_GetCpuKmAddr($/;"	f
SYSDEVKM_GetDeviceID	imgvideo/port_fwrk/libraries/sysdev/generic/code/sysdev_api_km.c	/^IMG_UINT32 SYSDEVKM_GetDeviceID($/;"	f
SYSDEVKM_Initialise	imgvideo/port_fwrk/libraries/sysdev/generic/code/sysdev_api_km.c	/^IMG_RESULT SYSDEVKM_Initialise(IMG_VOID)$/;"	f
SYSDEVKM_Initialise	imgvideo/port_fwrk/libraries/sysdev/linux/code/sysdev_api_km.c	/^IMG_RESULT SYSDEVKM_Initialise(IMG_VOID)$/;"	f
SYSDEVKM_OpenDevice	imgvideo/port_fwrk/libraries/sysdev/generic/code/sysdev_api_km.c	/^IMG_RESULT SYSDEVKM_OpenDevice($/;"	f
SYSDEVKM_OpenDevice	imgvideo/port_fwrk/libraries/sysdev/linux/code/sysdev_api_km.c	/^IMG_RESULT SYSDEVKM_OpenDevice($/;"	f
SYSDEVKM_REGID_REGISTERS	imgvideo/port_fwrk/include/sysdev_api_km.h	/^	SYSDEVKM_REGID_REGISTERS,			\/\/!< Device registers$/;"	e	enum:__anon596
SYSDEVKM_REGID_SLAVE_PORT	imgvideo/port_fwrk/include/sysdev_api_km.h	/^	SYSDEVKM_REGID_SLAVE_PORT,			\/\/!< Device slave port$/;"	e	enum:__anon596
SYSDEVKM_RegisterDevKmLisr	imgvideo/port_fwrk/libraries/sysdev/generic/code/sysdev_api_km.c	/^IMG_VOID SYSDEVKM_RegisterDevKmLisr($/;"	f
SYSDEVKM_RemoveDevKmLisr	imgvideo/port_fwrk/libraries/sysdev/generic/code/sysdev_api_km.c	/^IMG_VOID SYSDEVKM_RemoveDevKmLisr($/;"	f
SYSDEVKM_RemoveDevKmLisr	imgvideo/port_fwrk/libraries/sysdev/linux/code/sysdev_api_km.c	/^IMG_VOID SYSDEVKM_RemoveDevKmLisr($/;"	f
SYSDEVKM_SetDeviceInfo	imgvideo/port_fwrk/libraries/sysdev/generic/code/sysdev_api_km.c	/^IMG_VOID SYSDEVKM_SetDeviceInfo($/;"	f
SYSDEVKM_SetDeviceInfo	imgvideo/port_fwrk/libraries/sysdev/linux/code/sysdev_api_km.c	/^IMG_VOID SYSDEVKM_SetDeviceInfo($/;"	f
SYSDEVKM_SetPowerState	imgvideo/port_fwrk/libraries/sysdev/generic/code/sysdev_api_km.c	/^IMG_VOID SYSDEVKM_SetPowerState($/;"	f
SYSDEVKM_SetPowerState	imgvideo/port_fwrk/libraries/sysdev/linux/code/sysdev_api_km.c	/^IMG_VOID SYSDEVKM_SetPowerState($/;"	f
SYSDEVKM_eRegionId	imgvideo/port_fwrk/include/sysdev_api_km.h	/^} SYSDEVKM_eRegionId;$/;"	t	typeref:enum:__anon596
SYSDEVKM_pfnDevKmLisr	imgvideo/port_fwrk/include/sysdev_api_km.h	/^typedef IMG_BOOL ( * SYSDEVKM_pfnDevKmLisr) ($/;"	t
SYSDEVKM_sDevInfo	imgvideo/port_fwrk/include/sysdev_api_km.h	/^} SYSDEVKM_sDevInfo;$/;"	t	typeref:struct:__anon595
SYSDEVKM_sDevice	imgvideo/port_fwrk/libraries/sysdev/generic/code/sysdev_api_km.c	/^} SYSDEVKM_sDevice;$/;"	t	typeref:struct:__anon608	file:
SYSDEVKM_sDevice	imgvideo/port_fwrk/libraries/sysdev/linux/code/sysdev_api_km.c	/^} SYSDEVKM_sDevice;$/;"	t	typeref:struct:__anon610	file:
SYSDEVU_Deinitialise	imgvideo/port_fwrk/libraries/sysdev/utils/code/sysdev_utils.c	/^IMG_VOID SYSDEVU_Deinitialise(IMG_VOID)$/;"	f
SYSDEVU_FreeDevice	imgvideo/port_fwrk/libraries/sysdev/utils/code/sysdev_utils.c	/^IMG_VOID SYSDEVU_FreeDevice($/;"	f
SYSDEVU_GetDeviceById	imgvideo/port_fwrk/libraries/sysdev/utils/code/sysdev_utils.c	/^SYSDEVU_sInfo *SYSDEVU_GetDeviceById($/;"	f
SYSDEVU_HandleResume	imgvideo/port_fwrk/libraries/sysdev/utils/code/sysdev_utils.c	/^IMG_VOID SYSDEVU_HandleResume($/;"	f
SYSDEVU_HandleSuspend	imgvideo/port_fwrk/libraries/sysdev/utils/code/sysdev_utils.c	/^IMG_VOID SYSDEVU_HandleSuspend($/;"	f
SYSDEVU_InvokeDevKmLisr	imgvideo/port_fwrk/libraries/sysdev/utils/code/sysdev_utils.c	/^IMG_RESULT SYSDEVU_InvokeDevKmLisr($/;"	f
SYSDEVU_RegisterDevKmLisr	imgvideo/port_fwrk/libraries/sysdev/utils/code/sysdev_utils.c	/^IMG_VOID SYSDEVU_RegisterDevKmLisr($/;"	f
SYSDEVU_RegisterDevice	imgvideo/port_fwrk/libraries/sysdev/utils/code/sysdev_utils.c	/^IMG_RESULT SYSDEVU_RegisterDevice($/;"	f
SYSDEVU_RegisterDriver	encode/platform/sysdev/sysdev_arm_goldfish.c	/^IMG_RESULT SYSDEVU_RegisterDriver(SYSDEVU_sInfo *sysdev) {$/;"	f
SYSDEVU_RegisterDriver	encode/platform/sysdev/sysdev_default.c	/^IMG_RESULT SYSDEVU_RegisterDriver(SYSDEVU_sInfo *sysdev) {$/;"	f
SYSDEVU_RegisterDriver	encode/platform/sysdev/sysdev_dt.c	/^IMG_RESULT SYSDEVU_RegisterDriver(SYSDEVU_sInfo *sysdev) {$/;"	f
SYSDEVU_RegisterDriver	encode/platform/sysdev/sysdev_hisi.c	/^IMG_RESULT SYSDEVU_RegisterDriver(SYSDEVU_sInfo *sysdev) {$/;"	f
SYSDEVU_RegisterDriver	encode/platform/sysdev/sysdev_pci.c	/^IMG_RESULT SYSDEVU_RegisterDriver(SYSDEVU_sInfo *sysdev) {$/;"	f
SYSDEVU_RegisterDriver	imgvideo/port_fwrk/libraries/sysdev/utils1/devif/code/sysdev_utils1.c	/^IMG_RESULT SYSDEVU_RegisterDriver($/;"	f
SYSDEVU_SetDevMap	imgvideo/port_fwrk/libraries/sysdev/utils/code/sysdev_utils.c	/^IMG_VOID SYSDEVU_SetDevMap(SYSDEVU_sInfo *sysdev, IMG_PHYSADDR physreg_base, IMG_UINT32 *kmreg_base, IMG_UINT32 regsize, IMG_PHYSADDR physmem_base,$/;"	f
SYSDEVU_SetDeviceOps	imgvideo/port_fwrk/libraries/sysdev/utils/code/sysdev_utils.c	/^IMG_VOID SYSDEVU_SetDeviceOps(SYSDEVU_sInfo *sysdev, struct SYSDEV_ops *ops)$/;"	f
SYSDEVU_UnRegisterDriver	encode/platform/sysdev/sysdev_arm_goldfish.c	/^IMG_RESULT SYSDEVU_UnRegisterDriver(SYSDEVU_sInfo *sysdev) {$/;"	f
SYSDEVU_UnRegisterDriver	encode/platform/sysdev/sysdev_default.c	/^IMG_RESULT SYSDEVU_UnRegisterDriver(SYSDEVU_sInfo *sysdev) {$/;"	f
SYSDEVU_UnRegisterDriver	encode/platform/sysdev/sysdev_dt.c	/^IMG_RESULT SYSDEVU_UnRegisterDriver(SYSDEVU_sInfo *sysdev) {$/;"	f
SYSDEVU_UnRegisterDriver	encode/platform/sysdev/sysdev_hisi.c	/^IMG_RESULT SYSDEVU_UnRegisterDriver(SYSDEVU_sInfo *sysdev) {$/;"	f
SYSDEVU_UnRegisterDriver	encode/platform/sysdev/sysdev_pci.c	/^IMG_RESULT SYSDEVU_UnRegisterDriver(SYSDEVU_sInfo *sysdev) {$/;"	f
SYSDEVU_UnRegisterDriver	imgvideo/port_fwrk/libraries/sysdev/utils1/devif/code/sysdev_utils1.c	/^IMG_RESULT SYSDEVU_UnRegisterDriver(SYSDEVU_sInfo *sysdev) {$/;"	f
SYSDEVU_VDECRegisterDriver	vdec/platform/sysdev/sysdev_arm_goldfish.c	/^IMG_RESULT SYSDEVU_VDECRegisterDriver($/;"	f
SYSDEVU_VDECRegisterDriver	vdec/platform/sysdev/sysdev_cedarview.c	/^IMG_RESULT SYSDEVU_VDECRegisterDriver($/;"	f
SYSDEVU_VDECRegisterDriver	vdec/platform/sysdev/sysdev_fpga.c	/^IMG_RESULT SYSDEVU_VDECRegisterDriver($/;"	f
SYSDEVU_VDECRegisterDriver	vdec/platform/sysdev/sysdev_hisi.c	/^IMG_RESULT SYSDEVU_VDECRegisterDriver($/;"	f
SYSDEVU_VDECUnRegisterDriver	vdec/platform/sysdev/sysdev_arm_goldfish.c	/^IMG_RESULT SYSDEVU_VDECUnRegisterDriver($/;"	f
SYSDEVU_VDECUnRegisterDriver	vdec/platform/sysdev/sysdev_cedarview.c	/^IMG_RESULT SYSDEVU_VDECUnRegisterDriver($/;"	f
SYSDEVU_VDECUnRegisterDriver	vdec/platform/sysdev/sysdev_fpga.c	/^IMG_RESULT SYSDEVU_VDECUnRegisterDriver($/;"	f
SYSDEVU_VDECUnRegisterDriver	vdec/platform/sysdev/sysdev_hisi.c	/^IMG_RESULT SYSDEVU_VDECUnRegisterDriver($/;"	f
SYSDEVU_sInfo	imgvideo/port_fwrk/include/sysdev_utils.h	/^typedef struct SYSDEVU_sInfo$/;"	s
SYSDEVU_sInfo	imgvideo/port_fwrk/include/sysdev_utils.h	/^} SYSDEVU_sInfo;$/;"	t	typeref:struct:SYSDEVU_sInfo
SYSDEV_DeviceMem	imgvideo/port_fwrk/libraries/sysdev/generic/code/sysdev_api_km.c	/^} SYSDEV_DeviceMem;$/;"	t	typeref:struct:__anon609	file:
SYSDEV_ops	imgvideo/port_fwrk/include/sysdev_utils.h	/^struct SYSDEV_ops {$/;"	s
SYSENVKM_Deinitialise	imgvideo/port_fwrk/libraries/sysenv/linux/code/sysenv_api_km.c	/^IMG_VOID SYSENVKM_Deinitialise(IMG_VOID)$/;"	f
SYSENVKM_Initialise	imgvideo/port_fwrk/libraries/sysenv/linux/code/sysenv_api_km.c	/^IMG_RESULT SYSENVKM_Initialise(IMG_VOID)$/;"	f
SYSENVU_Deinitialise	imgvideo/port_fwrk/libraries/sysenv/utils/code/sysenv_utils.c	/^IMG_VOID SYSENVU_Deinitialise(IMG_VOID)$/;"	f
SYSENVU_Initialise	imgvideo/port_fwrk/libraries/sysenv/utils/code/sysenv_utils.c	/^IMG_RESULT SYSENVU_Initialise(IMG_VOID)$/;"	f
SYSMEMKM_AddCarveoutMemory	imgvideo/port_fwrk/libraries/sysmem/carveout/code/sysmem_api_km.c	/^IMG_RESULT SYSMEMKM_AddCarveoutMemory($/;"	f
SYSMEMKM_AddCoherentMemory	imgvideo/port_fwrk/libraries/sysmem/coherent/code/sysmem_api_km.c	/^IMG_RESULT SYSMEMKM_AddCoherentMemory($/;"	f
SYSMEMKM_AddDevIFMemory	imgvideo/port_fwrk/libraries/sysmem/devif/code/sysmem_api_km.c	/^IMG_RESULT SYSMEMKM_AddDevIFMemory($/;"	f
SYSMEMKM_AddSystemMemory	imgvideo/port_fwrk/libraries/sysmem/ion/code/sysmem_api_km.c	/^extern IMG_RESULT SYSMEMKM_AddSystemMemory(SYS_eMemPool *peMemPool)$/;"	f
SYSMEMKM_AddSystemMemory	imgvideo/port_fwrk/libraries/sysmem/unified/code/sysmem_api_km.c	/^IMG_RESULT SYSMEMKM_AddSystemMemory($/;"	f
SYSMEMKM_AllocPages	imgvideo/port_fwrk/libraries/sysmem/generic/code/sysmem_api_km.c	/^IMG_RESULT SYSMEMKM_AllocPages($/;"	f
SYSMEMKM_Deinitialise	imgvideo/port_fwrk/libraries/sysmem/generic/code/sysmem_api_km.c	/^IMG_VOID SYSMEMKM_Deinitialise(IMG_VOID)$/;"	f
SYSMEMKM_FreePages	imgvideo/port_fwrk/libraries/sysmem/generic/code/sysmem_api_km.c	/^IMG_VOID SYSMEMKM_FreePages($/;"	f
SYSMEMKM_ImportPages	imgvideo/port_fwrk/libraries/sysmem/generic/code/sysmem_api_km.c	/^IMG_RESULT SYSMEMKM_ImportPages($/;"	f
SYSMEMKM_Initialise	imgvideo/port_fwrk/libraries/sysmem/generic/code/sysmem_api_km.c	/^IMG_RESULT SYSMEMKM_Initialise(IMG_VOID)$/;"	f
SYSMEMKM_IsContiguous	imgvideo/port_fwrk/libraries/sysmem/generic/code/sysmem_api_km.c	/^IMG_BOOL SYSMEMKM_IsContiguous($/;"	f
SYSMEMKM_MemoryCpuToDevice	imgvideo/port_fwrk/libraries/sysmem/generic/code/sysmem_api_km.c	/^IMG_VOID SYSMEMKM_MemoryCpuToDevice($/;"	f
SYSMEMU_AddMemoryHeap	imgvideo/port_fwrk/libraries/sysmem/utils/code/sysmem_utils.c	/^IMG_RESULT SYSMEMU_AddMemoryHeap($/;"	f
SYSMEMU_AllocPages	imgvideo/port_fwrk/libraries/sysmem/utils/code/sysmem_utils.c	/^SYSMEMU_sPages * SYSMEMU_AllocPages($/;"	f
SYSMEMU_AllocatePages	imgvideo/port_fwrk/include/sysmem_utils.h	58;"	d
SYSMEMU_AllocatePages	imgvideo/port_fwrk/libraries/sysmem/utils/code/sysmem_utils.c	/^IMG_RESULT SYSMEMU_AllocatePages(IMG_UINT32 ui32Size, SYS_eMemAttrib eMemAttrib,$/;"	f
SYSMEMU_FreePages	imgvideo/port_fwrk/include/sysmem_utils.h	59;"	d
SYSMEMU_GetCpuKmAddr	imgvideo/port_fwrk/libraries/sysmem/utils/code/sysmem_utils.c	/^IMG_RESULT SYSMEMU_GetCpuKmAddr(IMG_VOID **ppvCpuKmAddr,IMG_HANDLE hPagesHandle)$/;"	f
SYSMEMU_ImportPages	imgvideo/port_fwrk/libraries/sysmem/utils/code/sysmem_utils.c	/^IMG_RESULT SYSMEMU_ImportPages(IMG_UINT32 ui32Size, IMG_HANDLE hExtImportHandle,$/;"	f
SYSMEMU_Initialise	imgvideo/port_fwrk/libraries/sysmem/utils/code/sysmem_utils.c	/^IMG_RESULT SYSMEMU_Initialise(IMG_VOID)$/;"	f
SYSMEMU_UpdateMemory	imgvideo/port_fwrk/libraries/sysmem/utils/code/sysmem_utils.c	/^IMG_VOID SYSMEMU_UpdateMemory(IMG_HANDLE hPagesHandle, SYSMEM_UpdateDirection dir)$/;"	f
SYSMEMU_sPages	imgvideo/port_fwrk/include/sysmem_utils.h	/^} SYSMEMU_sPages;$/;"	t	typeref:struct:__anon590
SYSMEM_Heap	imgvideo/port_fwrk/include/sysmem_utils.h	/^typedef struct SYSMEM_Heap {$/;"	s
SYSMEM_Heap	imgvideo/port_fwrk/include/sysmem_utils.h	/^} SYSMEM_Heap;$/;"	t	typeref:struct:SYSMEM_Heap
SYSMEM_Ops	imgvideo/port_fwrk/include/sysmem_utils.h	/^typedef struct SYSMEM_Ops {$/;"	s
SYSMEM_Ops	imgvideo/port_fwrk/include/sysmem_utils.h	/^} SYSMEM_Ops;$/;"	t	typeref:struct:SYSMEM_Ops
SYSMEM_UpdateDirection	imgvideo/port_fwrk/include/sysmem_utils.h	/^} SYSMEM_UpdateDirection;$/;"	t	typeref:enum:__anon591
SYSOSKM_ActivateKmHisr	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^IMG_VOID SYSOSKM_ActivateKmHisr($/;"	f
SYSOSKM_CopyFromUser	imgvideo/port_fwrk/include/sysos_api_km.h	829;"	d
SYSOSKM_CopyFromUserRaw	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^IMG_RESULT SYSOSKM_CopyFromUserRaw($/;"	f
SYSOSKM_CopyToUser	imgvideo/port_fwrk/include/sysos_api_km.h	848;"	d
SYSOSKM_CpuUmAddrToCpuPAddrArray	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^IMG_RESULT SYSOSKM_CpuUmAddrToCpuPAddrArray($/;"	f
SYSOSKM_CreateDebugFile	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^IMG_HANDLE SYSOSKM_CreateDebugFile($/;"	f
SYSOSKM_CreateKmHisr	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^IMG_RESULT SYSOSKM_CreateKmHisr($/;"	f
SYSOSKM_CreateTimer	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^IMG_RESULT SYSOSKM_CreateTimer($/;"	f
SYSOSKM_Deinitialise	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^IMG_VOID SYSOSKM_Deinitialise(IMG_VOID)$/;"	f
SYSOSKM_DestroyKmHisr	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^IMG_VOID SYSOSKM_DestroyKmHisr($/;"	f
SYSOSKM_DisableInt	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^IMG_VOID SYSOSKM_DisableInt(IMG_VOID)$/;"	f
SYSOSKM_GetIntEnvVar	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^IMG_INT32 SYSOSKM_GetIntEnvVar($/;"	f
SYSOSKM_GetProcessId	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^IMG_HANDLE SYSOSKM_GetProcessId(IMG_VOID)$/;"	f
SYSOSKM_GetStrEnvVar	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^IMG_CHAR * SYSOSKM_GetStrEnvVar($/;"	f
SYSOSKM_GetSymbolAddr	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^IMG_VOID * SYSOSKM_GetSymbolAddr($/;"	f
SYSOSKM_Initialise	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^IMG_RESULT SYSOSKM_Initialise(IMG_VOID)$/;"	f
SYSOSKM_POWERSTATE_S0	imgvideo/port_fwrk/include/sysos_api_km.h	/^	SYSOSKM_POWERSTATE_S0,			\/\/!< Working:  The normal working state of the computer $/;"	e	enum:__anon593
SYSOSKM_POWERSTATE_S5	imgvideo/port_fwrk/include/sysos_api_km.h	/^	SYSOSKM_POWERSTATE_S5,			\/\/!<		   Soft Off$/;"	e	enum:__anon593
SYSOSKM_POWERTRANS_POST	imgvideo/port_fwrk/include/sysos_api_km.h	/^	SYSOSKM_POWERTRANS_POST,			\/\/!< Post state transition$/;"	e	enum:__anon592
SYSOSKM_POWERTRANS_PRE	imgvideo/port_fwrk/include/sysos_api_km.h	/^	SYSOSKM_POWERTRANS_PRE,				\/\/!< Pre state transition$/;"	e	enum:__anon592
SYSOSKM_PowerEventStateNotify	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^IMG_VOID SYSOSKM_PowerEventStateNotify($/;"	f
SYSOSKM_RegisterKmPowerEventCb	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^IMG_VOID SYSOSKM_RegisterKmPowerEventCb($/;"	f
SYSOSKM_ReleaseCpuPAddrArray	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^IMG_RESULT SYSOSKM_ReleaseCpuPAddrArray($/;"	f
SYSOSKM_RemoveKmPowerEventCb	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^IMG_VOID SYSOSKM_RemoveKmPowerEventCb(IMG_VOID)$/;"	f
SYSOSKM_ResumeDevice	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^IMG_RESULT SYSOSKM_ResumeDevice(IMG_VOID)$/;"	f
SYSOSKM_SuspendDevice	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^IMG_RESULT SYSOSKM_SuspendDevice(IMG_VOID)$/;"	f
SYSOSKM_ePowerState	imgvideo/port_fwrk/include/sysos_api_km.h	/^} SYSOSKM_ePowerState;$/;"	t	typeref:enum:__anon593
SYSOSKM_ePowerTrans	imgvideo/port_fwrk/include/sysos_api_km.h	/^} SYSOSKM_ePowerTrans;$/;"	t	typeref:enum:__anon592
SYSOSKM_pfnDevKmHisr	imgvideo/port_fwrk/include/sysos_api_km.h	/^typedef IMG_VOID ( * SYSOSKM_pfnDevKmHisr) ($/;"	t
SYSOSKM_pfnKmPowerEvent	imgvideo/port_fwrk/include/sysos_api_km.h	/^typedef IMG_VOID ( * SYSOSKM_pfnKmPowerEvent) ($/;"	t
SYSOSKM_pfnTimer	imgvideo/port_fwrk/include/sysos_api_km.h	/^typedef IMG_BOOL ( * SYSOSKM_pfnTimer) ($/;"	t
SYSOSKM_sEvent	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^} SYSOSKM_sEvent;$/;"	t	typeref:struct:__anon615	file:
SYSOSKM_sHisr	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^} SYSOSKM_sHisr;$/;"	t	typeref:struct:__anon618	file:
SYSOSKM_sHisrMsg	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^} SYSOSKM_sHisrMsg;$/;"	t	typeref:struct:__anon617	file:
SYSOSKM_sMutex	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^} SYSOSKM_sMutex;$/;"	t	typeref:struct:__anon614	file:
SYSOSKM_sPowerInfo	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^} SYSOSKM_sPowerInfo;$/;"	t	typeref:struct:__anon619	file:
SYSOSKM_sTimer	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^} SYSOSKM_sTimer;$/;"	t	typeref:struct:__anon616	file:
SYSOSVKM_GetBoolEnvVar	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^IMG_BOOL SYSOSVKM_GetBoolEnvVar($/;"	f
SYSOS_API_KM	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	93;"	d	file:
SYS_BRIDGE	imgvideo/port_fwrk/include/sysbrg_api_km.h	82;"	d
SYS_BUILD_FLAGS	imgvideo/system/include/system.h	88;"	d
SYS_DEVICE	imgvideo/port_fwrk/include/sysdev_api_km.h	65;"	d
SYS_LOG_BUFFER_SIZE	imgvideo/system/include/system.h	63;"	d
SYS_LOG_BUFFER_SIZE	imgvideo/system/include/system.h	75;"	d
SYS_MEMATTRIB_CACHED	imgvideo/system/include/system.h	/^	SYS_MEMATTRIB_CACHED		= 0x00000001,	\/\/!< Memory to be allocated as cached$/;"	e	enum:__anon580
SYS_MEMATTRIB_SECURE	imgvideo/system/include/system.h	/^	SYS_MEMATTRIB_SECURE		= 0x00000008$/;"	e	enum:__anon580
SYS_MEMATTRIB_UNCACHED	imgvideo/system/include/system.h	/^	SYS_MEMATTRIB_UNCACHED		= 0x00000002,	\/\/!< Memory to be allocated as uncached$/;"	e	enum:__anon580
SYS_MEMATTRIB_WRITECOMBINE	imgvideo/system/include/system.h	/^	SYS_MEMATTRIB_WRITECOMBINE	= 0x00000004,   \/*!< Memory to be allocated as write-combined$/;"	e	enum:__anon580
SYS_MMU_PAGE_ALIGNMENT	imgvideo/system/include/system.h	80;"	d
SYS_MMU_PAGE_SIZE	imgvideo/system/include/system.h	82;"	d
SYS_eApiId	imgvideo/system/include/api_common.h	/^} SYS_eApiId;$/;"	t	typeref:enum:__anon581
SYS_eMemAttrib	imgvideo/system/include/system.h	/^} SYS_eMemAttrib;$/;"	t	typeref:enum:__anon580
SYS_eMemPool	imgvideo/system/include/system.h	/^typedef IMG_UINT32 SYS_eMemPool;$/;"	t
ScalingList4x4	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT8   ScalingList4x4[H264FW_NUM_4X4_LISTS][H264FW_4X4_SIZE];  \/\/!< derived from SPS and PPS - 8 bit each$/;"	m	struct:__anon330
ScalingList4x4	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT8   ScalingList4x4[H264FW_NUM_4X4_LISTS][H264FW_4X4_SIZE];  \/\/!< derived from SPS and PPS - 8 bit each$/;"	m	struct:__anon331
ScalingList8x8	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT8   ScalingList8x8[H264FW_NUM_8X8_LISTS][H264FW_8X8_SIZE];  \/\/!< derived from SPS and PPS - 8 bit each$/;"	m	struct:__anon330
ScalingList8x8	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT8   ScalingList8x8[H264FW_NUM_8X8_LISTS][H264FW_8X8_SIZE];  \/\/!< derived from SPS and PPS - 8 bit each$/;"	m	struct:__anon331
ScanBands	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT8 ScanBands[VP6FW_BLOCK_SIZE];$/;"	m	struct:__anon272
Set_Auto_Clock_Gating	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^static IMG_VOID Set_Auto_Clock_Gating(IMG_FW_CONTEXT *fwCtxt, IMG_CODEC eCodec, IMG_UINT8 ui8Gating)$/;"	f	file:
T	imgvideo/port_fwrk/libraries/sysbrg/utils/code/sysbrg_utils.c	60;"	d	file:
T	imgvideo/port_fwrk/libraries/sysbrg/utils/code/sysbrg_utils.c	64;"	d	file:
TALMMU_AddCallback	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMG_RESULT TALMMU_AddCallback($/;"	f
TALMMU_CirBufPollDevMem	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMG_RESULT TALMMU_CirBufPollDevMem($/;"	f
TALMMU_ConvertTileStride	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMG_RESULT    TALMMU_ConvertTileStride($/;"	f
TALMMU_CopyDevMemToHost	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMG_RESULT TALMMU_CopyDevMemToHost($/;"	f
TALMMU_CopyDevMemToHostRegion	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMG_RESULT TALMMU_CopyDevMemToHostRegion($/;"	f
TALMMU_CopyHostToDevMem	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMG_RESULT TALMMU_CopyHostToDevMem($/;"	f
TALMMU_CopyHostToDevMemRegion	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMG_RESULT TALMMU_CopyHostToDevMemRegion($/;"	f
TALMMU_CopyTileBuffer	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMG_RESULT TALMMU_CopyTileBuffer($/;"	f
TALMMU_CpuMemUnmap	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMG_RESULT TALMMU_CpuMemUnmap($/;"	f
TALMMU_DEVFLAGS_NONE	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^    TALMMU_DEVFLAGS_NONE = 0x0,  \/\/!< None set$/;"	e	enum:__anon791
TALMMU_DevMemContextSetMMUPtd	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMG_RESULT TALMMU_DevMemContextSetMMUPtd($/;"	f
TALMMU_DevMemFree	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMG_RESULT TALMMU_DevMemFree($/;"	f
TALMMU_DevMemHeapAdd	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMG_RESULT TALMMU_DevMemHeapAdd($/;"	f
TALMMU_DevMemHeapEmpty	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMG_RESULT TALMMU_DevMemHeapEmpty($/;"	f
TALMMU_DevMemHeapOptions	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMG_RESULT TALMMU_DevMemHeapOptions($/;"	f
TALMMU_DevMemMalloc	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMG_RESULT TALMMU_DevMemMalloc($/;"	f
TALMMU_DevMemMalloc1	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMG_RESULT TALMMU_DevMemMalloc1($/;"	f
TALMMU_DevMemMap	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMG_RESULT TALMMU_DevMemMap($/;"	f
TALMMU_DevMemMapExtMem	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMG_RESULT TALMMU_DevMemMapExtMem($/;"	f
TALMMU_DevMemUnmap	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^ IMG_RESULT TALMMU_DevMemUnmap($/;"	f
TALMMU_DevMemWriteDevMemRef	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMG_RESULT TALMMU_DevMemWriteDevMemRef($/;"	f
TALMMU_DevMemWriteDevMemRefWithBitPattern	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMG_RESULT TALMMU_DevMemWriteDevMemRefWithBitPattern($/;"	f
TALMMU_EVENT_FLUSH_CACHE	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^	TALMMU_EVENT_FLUSH_CACHE,$/;"	e	enum:__anon798
TALMMU_EVENT_WRITE_PAGE_DIRECTORY_REF	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^	TALMMU_EVENT_WRITE_PAGE_DIRECTORY_REF,$/;"	e	enum:__anon798
TALMMU_FREE	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	106;"	d	file:
TALMMU_GetContextId	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^ IMG_RESULT TALMMU_GetContextId($/;"	f
TALMMU_GetDevPhysAddr	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMG_RESULT TALMMU_GetDevPhysAddr($/;"	f
TALMMU_GetDevVirtAddress	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMG_RESULT TALMMU_GetDevVirtAddress($/;"	f
TALMMU_GetTilingSetup	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMG_RESULT TALMMU_GetTilingSetup($/;"	f
TALMMU_HEAPFLAGS_128BYTE_INTERLEAVE	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^	TALMMU_HEAPFLAGS_128BYTE_INTERLEAVE = 0x00000002		\/\/!< 128byte interleaving$/;"	e	enum:__anon794
TALMMU_HEAPFLAGS_NONE	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^    TALMMU_HEAPFLAGS_NONE = 0x0,                            \/\/!< None set$/;"	e	enum:__anon794
TALMMU_HEAPFLAGS_SET_CACHE_CONSISTENCY	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^    TALMMU_HEAPFLAGS_SET_CACHE_CONSISTENCY = 0x00000001,    \/\/!< Set cache consistency$/;"	e	enum:__anon794
TALMMU_HEAP_OPT_ADD_GUARD_BAND	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^	TALMMU_HEAP_OPT_ADD_GUARD_BAND,$/;"	e	enum:__anon799
TALMMU_HEAP_OPT_SET_MEM_ATTRIB	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^	TALMMU_HEAP_OPT_SET_MEM_ATTRIB,$/;"	e	enum:__anon799
TALMMU_HEAP_OPT_SET_MEM_POOL	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^	TALMMU_HEAP_OPT_SET_MEM_POOL,$/;"	e	enum:__anon799
TALMMU_HEAP_PERCONTEXT	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^    TALMMU_HEAP_PERCONTEXT,             \/\/!< Per context heap$/;"	e	enum:__anon793
TALMMU_HEAP_SHARED_EXPORTED	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^    TALMMU_HEAP_SHARED_EXPORTED,        \/\/!< Shared and exported$/;"	e	enum:__anon793
TALMMU_Initialise	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMG_RESULT TALMMU_Initialise(IMG_VOID)$/;"	f
TALMMU_MAPATTRIB_NONE	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^    TALMMU_MAPATTRIB_NONE = 0x0,                             \/\/!< None set$/;"	e	enum:__anon796
TALMMU_MAPATTRIB_SET_CACHE_CONSISTENCY	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^    TALMMU_MAPATTRIB_SET_CACHE_CONSISTENCY   = 0x00000001,   \/\/!< Set cache consistency$/;"	e	enum:__anon796
TALMMU_MAPATTRIB_SET_READ_ONLY	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^    TALMMU_MAPATTRIB_SET_READ_ONLY           = 0x00000002,   \/\/!< Set read only$/;"	e	enum:__anon796
TALMMU_MAPATTRIB_SET_WRITE_ONLY	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^    TALMMU_MAPATTRIB_SET_WRITE_ONLY          = 0x00000004,   \/\/!< Set write only$/;"	e	enum:__anon796
TALMMU_MAX_DEVICE_HEAPS	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	108;"	d	file:
TALMMU_MAX_TEMPLATES	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	109;"	d	file:
TALMMU_MMUTILING_SCHEME_0	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^    TALMMU_MMUTILING_SCHEME_0 = 0,  $/;"	e	enum:__anon789
TALMMU_MMUTILING_SCHEME_1	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^    TALMMU_MMUTILING_SCHEME_1 = 1$/;"	e	enum:__anon789
TALMMU_MMUTYPE_4K_PAGES_32BIT_ADDR	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^    TALMMU_MMUTYPE_4K_PAGES_32BIT_ADDR  = 0x1,  \/\/!< Support for 4kb pages and 32-bit address range$/;"	e	enum:__anon790
TALMMU_MMUTYPE_4K_PAGES_36BIT_ADDR	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^    TALMMU_MMUTYPE_4K_PAGES_36BIT_ADDR,			\/\/!< Support for 4kb pages and 36-bit address range$/;"	e	enum:__anon790
TALMMU_MMUTYPE_4K_PAGES_40BIT_ADDR	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^	TALMMU_MMUTYPE_4K_PAGES_40BIT_ADDR,			\/\/!< Fixed 4K page size MMU with 40bit addresses$/;"	e	enum:__anon790
TALMMU_MMUTYPE_VAR_PAGES_32BIT_ADDR	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^    TALMMU_MMUTYPE_VAR_PAGES_32BIT_ADDR,		\/\/!< Support for variable size pages and 32-bit address range (not yet supported by TALLMMU)$/;"	e	enum:__anon790
TALMMU_MMUTYPE_VP_40BIT	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^	TALMMU_MMUTYPE_VP_40BIT					    \/\/!< Variable page size MMU with 40bit virtual and device addressing$/;"	e	enum:__anon790
TALMMU_NO_OF_EVENTS	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^	TALMMU_NO_OF_EVENTS$/;"	e	enum:__anon798
TALMMU_NO_OF_OPTIONS	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^	TALMMU_NO_OF_OPTIONS$/;"	e	enum:__anon799
TALMMU_PollDevMem	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMG_RESULT TALMMU_PollDevMem($/;"	f
TALMMU_WriteDevMemRefWithBitPattern	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMG_RESULT TALMMU_WriteDevMemRefWithBitPattern($/;"	f
TALMMU_eDevFlags	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^} TALMMU_eDevFlags;$/;"	t	typeref:enum:__anon791
TALMMU_eEvent	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^} TALMMU_eEvent;$/;"	t	typeref:enum:__anon798
TALMMU_eHeapFlags	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^} TALMMU_eHeapFlags;$/;"	t	typeref:enum:__anon794
TALMMU_eHeapOptionId	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^} TALMMU_eHeapOptionId;$/;"	t	typeref:enum:__anon799
TALMMU_eHeapType	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^} TALMMU_eHeapType;$/;"	t	typeref:enum:__anon793
TALMMU_eMMUTilingScheme	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^} TALMMU_eMMUTilingScheme;$/;"	t	typeref:enum:__anon789
TALMMU_eMMUType	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^} TALMMU_eMMUType;$/;"	t	typeref:enum:__anon790
TALMMU_eMapAttrib	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^} TALMMU_eMapAttrib;$/;"	t	typeref:enum:__anon796
TALMMU_pfnEventCallback	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^typedef IMG_RESULT (*TALMMU_pfnEventCallback) ($/;"	t
TALMMU_sDevMemContext	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^} TALMMU_sDevMemContext;$/;"	t	typeref:struct:__anon813	file:
TALMMU_sDevMemHeap	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^typedef struct TALMMU_tag_sDevMemHeap TALMMU_sDevMemHeap;$/;"	t	typeref:struct:TALMMU_tag_sDevMemHeap	file:
TALMMU_sDevMemInfo	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^} TALMMU_sDevMemInfo;$/;"	t	typeref:struct:__anon792
TALMMU_sDevMemTemplate	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^} TALMMU_sDevMemTemplate;$/;"	t	typeref:struct:__anon812	file:
TALMMU_sGuardBandOptions	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^}TALMMU_sGuardBandOptions, *psTALMMU_sGuardBandOptions;$/;"	t	typeref:struct:__anon800
TALMMU_sHeapInfo	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^} TALMMU_sHeapInfo;$/;"	t	typeref:struct:__anon795
TALMMU_sIntMask	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	101;"	d	file:
TALMMU_sIntMask	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	83;"	d	file:
TALMMU_sIntMask	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	92;"	d	file:
TALMMU_sMemory	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^} TALMMU_sMemory;$/;"	t	typeref:struct:__anon815	file:
TALMMU_sPageTable	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^} TALMMU_sPageTable;$/;"	t	typeref:struct:__anon814	file:
TALMMU_sTilingParameters	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^} TALMMU_sTilingParameters;$/;"	t	typeref:struct:__anon797
TALMMU_tag_sDevMemHeap	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^struct TALMMU_tag_sDevMemHeap$/;"	s	file:
TALMMU_uHeapOptions	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^}TALMMU_uHeapOptions;$/;"	t	typeref:union:__anon801
TALPDUMP_CaptureStart	imgvideo/secure_media/tal/include/tal_old.h	307;"	d
TALPDUMP_Comment	imgvideo/secure_media/tal/include/tal_old.h	303;"	d
TALPDUMP_ConsoleMessage	imgvideo/secure_media/tal/include/tal_old.h	309;"	d
TALPDUMP_MemSpceCaptureEnable	imgvideo/secure_media/tal/include/tal_old.h	305;"	d
TALPDUMP_MiscOutput	imgvideo/secure_media/tal/include/tal_old.h	311;"	d
TALREG_Poll32	imgvideo/secure_media/tal/code/tal.c	/^TALREG_Poll32($/;"	f
TAL_AutoIdle	imgvideo/secure_media/tal/include/tal_old.h	281;"	d
TAL_CHECKFUNC_GREATEREQ	imgvideo/secure_media/tal/include/tal.h	60;"	d
TAL_CHECKFUNC_ISEQUAL	imgvideo/secure_media/tal/include/tal.h	59;"	d
TAL_CHECKFUNC_MASK	imgvideo/secure_media/tal/code/tal.c	538;"	d	file:
TAL_CaptureMemSpaceEnable	imgvideo/secure_media/tal/include/tal_old.h	297;"	d
TAL_CaptureMemSpaceEnable	imgvideo/secure_media/tal/include/tal_old.h	304;"	d
TAL_CaptureStart	imgvideo/secure_media/tal/include/tal_old.h	298;"	d
TAL_CaptureStart	imgvideo/secure_media/tal/include/tal_old.h	306;"	d
TAL_ChangePdumpContext	imgvideo/secure_media/tal/include/tal_old.h	416;"	d
TAL_CheckEnable	imgvideo/secure_media/tal/include/tal_old.h	196;"	d
TAL_CircBufPoll	imgvideo/secure_media/tal/include/tal_old.h	91;"	d
TAL_CircBufPollDeviceMem	imgvideo/secure_media/tal/include/tal_old.h	152;"	d
TAL_CircBufPollDeviceVirtMem	imgvideo/secure_media/tal/include/tal_old.h	182;"	d
TAL_CircBufPrePollDeviceMem	imgvideo/secure_media/tal/include/tal_old.h	154;"	d
TAL_CopyDeviceToHostMem	imgvideo/secure_media/tal/include/tal_old.h	137;"	d
TAL_CopyDeviceToHostMemRegion	imgvideo/secure_media/tal/include/tal_old.h	141;"	d
TAL_CopyDeviceVirtToHostMemRegion	imgvideo/secure_media/tal/include/tal_old.h	184;"	d
TAL_CopyHostToDeviceMem	imgvideo/secure_media/tal/include/tal_old.h	135;"	d
TAL_CopyHostToDeviceMemRegion	imgvideo/secure_media/tal/include/tal_old.h	139;"	d
TAL_DEVICE_BASE_ADDRESS	encode/configs/target_config.h	58;"	d
TAL_Deinitialise	imgvideo/secure_media/tal/include/tal_old.h	63;"	d
TAL_Deprecated	imgvideo/secure_media/tal/include/tal_old.h	404;"	d
TAL_DeviceComment	imgvideo/secure_media/tal/include/tal_old.h	264;"	d
TAL_DeviceMemReadToInternalReg	imgvideo/secure_media/tal/include/tal_old.h	233;"	d
TAL_DeviceMemReadToInternalReg32	imgvideo/secure_media/tal/include/tal_old.h	229;"	d
TAL_DeviceMemReadToInternalReg64	imgvideo/secure_media/tal/include/tal_old.h	231;"	d
TAL_DeviceMemReadWord	imgvideo/secure_media/tal/include/tal_old.h	125;"	d
TAL_DeviceMemReadWord32	imgvideo/secure_media/tal/include/tal_old.h	123;"	d
TAL_DeviceMemReadWord64	imgvideo/secure_media/tal/include/tal_old.h	121;"	d
TAL_DeviceMemRefToInternalReg	imgvideo/secure_media/tal/include/tal_old.h	227;"	d
TAL_DeviceMemWriteDeviceMemRef	imgvideo/secure_media/tal/include/tal_old.h	165;"	d
TAL_DeviceMemWriteDeviceMemRef32	imgvideo/secure_media/tal/include/tal_old.h	159;"	d
TAL_DeviceMemWriteDeviceMemRef64	imgvideo/secure_media/tal/include/tal_old.h	162;"	d
TAL_DeviceMemWriteDeviceMemRefWithBitPattern32	imgvideo/secure_media/tal/include/tal_old.h	411;"	d
TAL_DeviceMemWriteFromInternalReg	imgvideo/secure_media/tal/include/tal_old.h	252;"	d
TAL_DeviceMemWriteFromInternalReg32	imgvideo/secure_media/tal/include/tal_old.h	248;"	d
TAL_DeviceMemWriteFromInternalReg64	imgvideo/secure_media/tal/include/tal_old.h	250;"	d
TAL_DeviceMemWriteWord	imgvideo/secure_media/tal/include/tal_old.h	118;"	d
TAL_DeviceMemWriteWord32	imgvideo/secure_media/tal/include/tal_old.h	116;"	d
TAL_DeviceMemWriteWord64	imgvideo/secure_media/tal/include/tal_old.h	114;"	d
TAL_DeviceMemWriteWordDefineContext	imgvideo/secure_media/tal/include/tal_old.h	112;"	d
TAL_DeviceMemWriteWordDefineContext32	imgvideo/secure_media/tal/include/tal_old.h	110;"	d
TAL_DeviceMemWriteWordDefineContext64	imgvideo/secure_media/tal/include/tal_old.h	108;"	d
TAL_DevicePrint	imgvideo/secure_media/tal/include/tal_old.h	265;"	d
TAL_DevicePrintf	imgvideo/secure_media/tal/include/tal_old.h	271;"	d
TAL_DevicePrintf	imgvideo/secure_media/tal/include/tal_old.h	273;"	d
TAL_DeviceRegister	imgvideo/secure_media/tal/code/tal.c	/^TAL_DeviceRegister($/;"	f
TAL_DeviceVirtMemReadToInternalReg	imgvideo/secure_media/tal/include/tal_old.h	240;"	d
TAL_DeviceVirtMemReadToInternalReg32	imgvideo/secure_media/tal/include/tal_old.h	242;"	d
TAL_DeviceVirtMemReadToInternalReg64	imgvideo/secure_media/tal/include/tal_old.h	244;"	d
TAL_DeviceVirtMemRefToInternalReg	imgvideo/secure_media/tal/include/tal_old.h	246;"	d
TAL_DeviceVirtMemWriteFromInternalReg	imgvideo/secure_media/tal/include/tal_old.h	237;"	d
TAL_DeviceVirtMemWriteFromInternalReg32	imgvideo/secure_media/tal/include/tal_old.h	235;"	d
TAL_DeviceVirtMemWriteFromInternalReg64	imgvideo/secure_media/tal/include/tal_old.h	238;"	d
TAL_DumpImageDevMem	imgvideo/secure_media/tal/include/tal_old.h	143;"	d
TAL_DumpImageDevVirt	imgvideo/secure_media/tal/include/tal_old.h	186;"	d
TAL_ForceSinglePdumpContext	imgvideo/secure_media/tal/include/tal_old.h	417;"	d
TAL_FreeDeviceMem	imgvideo/secure_media/tal/include/tal_old.h	132;"	d
TAL_GetCheckFunc	imgvideo/secure_media/tal/include/tal_old.h	410;"	d
TAL_GetCheckFuncId	imgvideo/secure_media/tal/include/tal_old.h	409;"	d
TAL_GetCheckFuncPtr	imgvideo/secure_media/tal/include/tal_old.h	412;"	d
TAL_GetDeviceMemoryAddress	imgvideo/secure_media/tal/include/tal_old.h	282;"	d
TAL_GetDeviceTime	imgvideo/secure_media/tal/include/tal_old.h	280;"	d
TAL_GetHostMemoryAddress	imgvideo/secure_media/tal/include/tal_old.h	284;"	d
TAL_GetInternalRegValue	imgvideo/secure_media/tal/include/tal_old.h	226;"	d
TAL_GetInterruptMask	imgvideo/secure_media/tal/include/tal_old.h	75;"	d
TAL_GetInterruptNumber	imgvideo/secure_media/tal/include/tal_old.h	74;"	d
TAL_GetManglerFunc	imgvideo/secure_media/tal/include/tal_old.h	407;"	d
TAL_GetManglerId	imgvideo/secure_media/tal/include/tal_old.h	406;"	d
TAL_GetMemorySpace	imgvideo/secure_media/tal/include/tal_old.h	419;"	d
TAL_GetRegspaceBaseAddress	imgvideo/secure_media/tal/include/tal_old.h	420;"	d
TAL_Idle	imgvideo/secure_media/tal/include/tal_old.h	204;"	d
TAL_Initialise	imgvideo/secure_media/tal/include/tal_old.h	62;"	d
TAL_InternalRegCommand	imgvideo/secure_media/tal/include/tal_old.h	257;"	d
TAL_IsInitialised	imgvideo/secure_media/tal/include/tal_old.h	64;"	d
TAL_LoopClose	imgvideo/secure_media/tal/include/tal_old.h	219;"	d
TAL_LoopEnd	imgvideo/secure_media/tal/include/tal_old.h	218;"	d
TAL_LoopOpen	imgvideo/secure_media/tal/include/tal_old.h	210;"	d
TAL_LoopStart	imgvideo/secure_media/tal/include/tal_old.h	211;"	d
TAL_LoopTestInternalReg	imgvideo/secure_media/tal/include/tal_old.h	216;"	d
TAL_LoopTestMemory	imgvideo/secure_media/tal/include/tal_old.h	214;"	d
TAL_LoopTestRegister	imgvideo/secure_media/tal/include/tal_old.h	212;"	d
TAL_MallocDeviceMem	imgvideo/secure_media/tal/include/tal_old.h	157;"	d
TAL_MallocNamedDeviceMem	imgvideo/secure_media/tal/include/tal_old.h	128;"	d
TAL_MapDeviceMem	imgvideo/secure_media/tal/include/tal_old.h	130;"	d
TAL_MemSpaceGetCheckFunc	imgvideo/secure_media/tal/include/tal_old.h	441;"	d
TAL_MemSpaceGetFlags	imgvideo/secure_media/tal/include/tal_old.h	418;"	d
TAL_MemSpaceGetId	imgvideo/secure_media/tal/include/tal_old.h	198;"	d
TAL_MemSpaceGetInterruptMask	imgvideo/secure_media/tal/include/tal_old.h	430;"	d
TAL_MemSpaceGetInterruptNumber	imgvideo/secure_media/tal/include/tal_old.h	431;"	d
TAL_MemSpaceGetManglerFunc	imgvideo/secure_media/tal/include/tal_old.h	434;"	d
TAL_MemSpaceGetManglerId	imgvideo/secure_media/tal/include/tal_old.h	433;"	d
TAL_MemSpacePDUMPCommentLine	imgvideo/secure_media/tal/include/tal_old.h	428;"	d
TAL_MemSpacePDUMPMiscLine	imgvideo/secure_media/tal/include/tal_old.h	429;"	d
TAL_MemSpacePollWord	imgvideo/secure_media/tal/include/tal_old.h	442;"	d
TAL_MemSpaceReadWord	imgvideo/secure_media/tal/include/tal_old.h	438;"	d
TAL_MemSpaceReadWordVerify	imgvideo/secure_media/tal/include/tal_old.h	440;"	d
TAL_MemSpaceReadWords	imgvideo/secure_media/tal/include/tal_old.h	439;"	d
TAL_MemSpaceRegister	imgvideo/secure_media/tal/code/tal.c	/^IMGVIDEO_EXPORT_SYMBOL(TAL_MemSpaceRegister);$/;"	v
TAL_MemSpaceRegister	imgvideo/secure_media/tal/code/tal.c	/^TAL_MemSpaceRegister($/;"	f
TAL_MemSpaceRegister	imgvideo/secure_media/tal/include/tal_old.h	421;"	d
TAL_MemSpaceRegisterCheckInterruptFunc	imgvideo/secure_media/tal/include/tal_old.h	432;"	d
TAL_MemSpaceShadowMemFree	imgvideo/secure_media/tal/include/tal_old.h	445;"	d
TAL_MemSpaceShadowMemMalloc	imgvideo/secure_media/tal/include/tal_old.h	444;"	d
TAL_MemSpaceShadowMemShadowMemRef	imgvideo/secure_media/tal/include/tal_old.h	450;"	d
TAL_MemSpaceShadowMemShadowMemRefWithBitPattern	imgvideo/secure_media/tal/include/tal_old.h	451;"	d
TAL_MemSpaceShadowMemUpdateHost	imgvideo/secure_media/tal/include/tal_old.h	448;"	d
TAL_MemSpaceShadowMemUpdateHostRegion	imgvideo/secure_media/tal/include/tal_old.h	449;"	d
TAL_MemSpaceShadowMemUpdateTarget	imgvideo/secure_media/tal/include/tal_old.h	446;"	d
TAL_MemSpaceShadowMemUpdateTargetRegion	imgvideo/secure_media/tal/include/tal_old.h	447;"	d
TAL_MemSpaceWriteShadowMemRef	imgvideo/secure_media/tal/include/tal_old.h	437;"	d
TAL_MemSpaceWriteWord	imgvideo/secure_media/tal/include/tal_old.h	435;"	d
TAL_MemSpaceWriteWords	imgvideo/secure_media/tal/include/tal_old.h	436;"	d
TAL_MmuClearContext	imgvideo/secure_media/tal/include/tal_old.h	174;"	d
TAL_MmuClearTiledRegion	imgvideo/secure_media/tal/include/tal_old.h	178;"	d
TAL_MmuSetContext	imgvideo/secure_media/tal/include/tal_old.h	172;"	d
TAL_MmuSetTiledRegion	imgvideo/secure_media/tal/include/tal_old.h	176;"	d
TAL_NULL_MANGLER_ID	imgvideo/secure_media/tal/include/tal_old.h	292;"	d
TAL_Pdump1MiscOutput	imgvideo/secure_media/tal/include/tal_old.h	414;"	d
TAL_Pdump2MiscOutput	imgvideo/secure_media/tal/include/tal_old.h	415;"	d
TAL_PdumpComment	imgvideo/secure_media/tal/include/tal_old.h	296;"	d
TAL_PdumpComment	imgvideo/secure_media/tal/include/tal_old.h	302;"	d
TAL_PdumpConsoleMessage	imgvideo/secure_media/tal/include/tal_old.h	299;"	d
TAL_PdumpConsoleMessage	imgvideo/secure_media/tal/include/tal_old.h	308;"	d
TAL_PdumpMiscOutput	imgvideo/secure_media/tal/include/tal_old.h	300;"	d
TAL_PdumpMiscOutput	imgvideo/secure_media/tal/include/tal_old.h	310;"	d
TAL_PeripheralSync	imgvideo/secure_media/tal/include/tal_old.h	443;"	d
TAL_Poll	imgvideo/secure_media/tal/include/tal_old.h	86;"	d
TAL_PollDeviceMem	imgvideo/secure_media/tal/include/tal_old.h	149;"	d
TAL_PollDeviceVirtMem	imgvideo/secure_media/tal/include/tal_old.h	180;"	d
TAL_PrePoll	imgvideo/secure_media/tal/include/tal_old.h	88;"	d
TAL_PrePollDeviceMem	imgvideo/secure_media/tal/include/tal_old.h	147;"	d
TAL_REG_RD_WR_TIMEOUT	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	153;"	d	file:
TAL_REG_RD_WR_TIMEOUT	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	1181;"	d	file:
TAL_REG_RD_WR_TRIES	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	152;"	d	file:
TAL_ReadMemory	imgvideo/secure_media/tal/include/tal_old.h	285;"	d
TAL_ReadMemoryUsingBlocks	imgvideo/secure_media/tal/include/tal_old.h	133;"	d
TAL_ReadWord	imgvideo/secure_media/tal/include/tal_old.h	84;"	d
TAL_ReadWordTest	imgvideo/secure_media/tal/include/tal_old.h	100;"	d
TAL_ReadWordToInternalReg	imgvideo/secure_media/tal/include/tal_old.h	253;"	d
TAL_ReadWords	imgvideo/secure_media/tal/include/tal_old.h	85;"	d
TAL_RegisterCheckInterruptFunc	imgvideo/secure_media/tal/include/tal_old.h	73;"	d
TAL_RegisterFilterWriteFunc	imgvideo/secure_media/tal/include/tal_old.h	413;"	d
TAL_RegisterPollFailFunc	imgvideo/secure_media/tal/include/tal_old.h	65;"	d
TAL_Reset	imgvideo/secure_media/tal/include/tal_old.h	66;"	d
TAL_SetTargetApplicationFlags	imgvideo/secure_media/tal/include/tal_old.h	67;"	d
TAL_TARGET_NAME	encode/configs/target_config.h	57;"	d
TAL_UnRegisterCheckInterruptFunc	imgvideo/secure_media/tal/include/tal_old.h	72;"	d
TAL_WriteDeviceMemRef	imgvideo/secure_media/tal/include/tal_old.h	96;"	d
TAL_WriteDeviceMemRefWithBitPattern	imgvideo/secure_media/tal/include/tal_old.h	408;"	d
TAL_WriteWord	imgvideo/secure_media/tal/include/tal_old.h	80;"	d
TAL_WriteWordDefineContext	imgvideo/secure_media/tal/include/tal_old.h	82;"	d
TAL_WriteWordFromInternalReg	imgvideo/secure_media/tal/include/tal_old.h	255;"	d
TAL_WriteWords	imgvideo/secure_media/tal/include/tal_old.h	81;"	d
TAL_pfnCheckFunc	imgvideo/secure_media/tal/code/tal.c	/^typedef IMG_BOOL ( * TAL_pfnCheckFunc) ($/;"	t	file:
TAL_sDeviceInfo	imgvideo/secure_media/tal/code/tal.c	/^} TAL_sDeviceInfo;$/;"	t	typeref:struct:__anon578	file:
TAL_sMemSpaceInfo	imgvideo/secure_media/tal/code/tal.c	/^} TAL_sMemSpaceInfo;$/;"	t	typeref:struct:__anon579	file:
TARGET_DEVFLAG_4K_PAGED_ALLOC	imgvideo/secure_media/target/include/target.h	83;"	d
TARGET_DEVFLAG_4K_PAGED_RANDOM_ALLOC	imgvideo/secure_media/target/include/target.h	84;"	d
TARGET_DEVFLAG_COALESCE_LOADS	imgvideo/secure_media/target/include/target.h	97;"	d
TARGET_DEVFLAG_DEV_ALLOC	imgvideo/secure_media/target/include/target.h	87;"	d
TARGET_DEVFLAG_MEM_ALLOC_MASK	imgvideo/secure_media/target/include/target.h	79;"	d
TARGET_DEVFLAG_MEM_ALLOC_SHIFT	imgvideo/secure_media/target/include/target.h	80;"	d
TARGET_DEVFLAG_NO_SGX_VIRT_MEMORY	imgvideo/secure_media/target/include/target.h	92;"	d
TARGET_DEVFLAG_RANDOM_BLOCK_ALLOC	imgvideo/secure_media/target/include/target.h	85;"	d
TARGET_DEVFLAG_SEQUENTIAL_ALLOC	imgvideo/secure_media/target/include/target.h	82;"	d
TARGET_DEVFLAG_SGX530_VIRT_MEMORY	imgvideo/secure_media/target/include/target.h	94;"	d
TARGET_DEVFLAG_SGX535_VIRT_MEMORY	imgvideo/secure_media/target/include/target.h	93;"	d
TARGET_DEVFLAG_SGX_VIRT_MEM_MASK	imgvideo/secure_media/target/include/target.h	89;"	d
TARGET_DEVFLAG_SGX_VIRT_MEM_SHIFT	imgvideo/secure_media/target/include/target.h	90;"	d
TARGET_DEVFLAG_STUB_OUT	imgvideo/secure_media/target/include/target.h	96;"	d
TARGET_DEVFLAG_TOTAL_RANDOM_ALLOC	imgvideo/secure_media/target/include/target.h	86;"	d
TARGET_GetBurnMem	imgvideo/secure_media/target/code/target.c	/^IMG_RESULT TARGET_GetBurnMem(const IMG_CHAR * const pszDeviceName,$/;"	f
TARGET_GetDashIF	imgvideo/secure_media/target/code/target.c	/^IMG_RESULT TARGET_GetDashIF(const IMG_CHAR * const pszDeviceName,$/;"	f
TARGET_GetDeviceIp	imgvideo/secure_media/target/code/target.c	/^IMG_RESULT TARGET_GetDeviceIp(const IMG_CHAR * const pszDeviceName,$/;"	f
TARGET_GetDirectIF	imgvideo/secure_media/target/code/target.c	/^IMG_RESULT TARGET_GetDirectIF(const IMG_CHAR * const pszDeviceName,$/;"	f
TARGET_GetFull	imgvideo/secure_media/target/code/target.c	/^IMG_RESULT TARGET_GetFull(const IMG_CHAR * const pszDeviceName,$/;"	f
TARGET_GetName	imgvideo/secure_media/target/code/target.c	/^IMG_RESULT TARGET_GetName(const IMG_CHAR * const pszDeviceName,$/;"	f
TARGET_GetPDumpIF	imgvideo/secure_media/target/code/target.c	/^IMG_RESULT TARGET_GetPDumpIF(const IMG_CHAR * const pszDeviceName,$/;"	f
TARGET_GetPciCard	imgvideo/secure_media/target/code/target.c	/^IMG_RESULT TARGET_GetPciCard(const TARGET_sPciCard ** ppsPciCard)$/;"	f
TARGET_GetPciDevice	imgvideo/secure_media/target/code/target.c	/^IMG_RESULT TARGET_GetPciDevice(const IMG_CHAR * const pszDeviceName,$/;"	f
TARGET_GetPciInterface	imgvideo/secure_media/target/code/target.c	/^IMG_RESULT TARGET_GetPciInterface(const TARGET_sPciInterface ** ppsPciInterface)$/;"	f
TARGET_GetPciMemory	imgvideo/secure_media/target/code/target.c	/^IMG_RESULT TARGET_GetPciMemory(const IMG_CHAR * const pszDeviceName,$/;"	f
TARGET_GetPostIF	imgvideo/secure_media/target/code/target.c	/^IMG_RESULT TARGET_GetPostIF(const IMG_CHAR * const pszDeviceName,$/;"	f
TARGET_GetWrapperControl	imgvideo/secure_media/target/code/target.c	/^IMG_RESULT TARGET_GetWrapperControl(const TARGET_sWrapperControl ** ppsWrapperControl)$/;"	f
TARGET_Initialise	imgvideo/secure_media/target/code/target.c	/^IMG_RESULT TARGET_Initialise(TARGET_sTargetConfig * psExtTargetConfig)$/;"	f
TARGET_MEMSPACE_MEMORY	imgvideo/secure_media/target/include/target.h	/^    TARGET_MEMSPACE_MEMORY     \/\/Memory space is mapped to device memory$/;"	e	enum:__anon562
TARGET_MEMSPACE_REGISTER	imgvideo/secure_media/target/include/target.h	/^    TARGET_MEMSPACE_REGISTER,  \/\/Memory space is mapped to device registers$/;"	e	enum:__anon562
TARGET_NO_IRQ	imgvideo/secure_media/target/include/target.h	138;"	d
TARGET_OverrideWrapper	imgvideo/secure_media/target/code/target.c	/^IMG_BOOL TARGET_OverrideWrapper(const IMG_CHAR * const pcArgs)$/;"	f
TARGET_SaveConfig	imgvideo/secure_media/target/code/target.c	/^IMG_RESULT TARGET_SaveConfig(const IMG_CHAR * const pszFilePath)$/;"	f
TARGET_SetPciInterface	imgvideo/secure_media/target/code/target.c	/^IMG_RESULT TARGET_SetPciInterface(const TARGET_sPciInterface * const psPciInterface)$/;"	f
TARGET_WRAPFLAG_ADD_DEVMEM_OFFSET_TO_PCI	imgvideo/secure_media/target/include/target.h	106;"	d
TARGET_WRAPFLAG_BURNMEM	imgvideo/secure_media/target/include/target.h	99;"	d
TARGET_WRAPFLAG_BURNMEM_IF	imgvideo/secure_media/target/include/target.h	111;"	d
TARGET_WRAPFLAG_CHECK_MEM_COPY	imgvideo/secure_media/target/include/target.h	105;"	d
TARGET_WRAPFLAG_DASH_IF	imgvideo/secure_media/target/include/target.h	114;"	d
TARGET_WRAPFLAG_DIRECT_IF	imgvideo/secure_media/target/include/target.h	115;"	d
TARGET_WRAPFLAG_DUMMY_IF	imgvideo/secure_media/target/include/target.h	119;"	d
TARGET_WRAPFLAG_IF_MASK	imgvideo/secure_media/target/include/target.h	108;"	d
TARGET_WRAPFLAG_IF_SHIFT	imgvideo/secure_media/target/include/target.h	109;"	d
TARGET_WRAPFLAG_MEM_TWIDDLE	imgvideo/secure_media/target/include/target.h	104;"	d
TARGET_WRAPFLAG_MEM_TWIDDLE_36BIT	imgvideo/secure_media/target/include/target.h	134;"	d
TARGET_WRAPFLAG_MEM_TWIDDLE_36BIT_OLD	imgvideo/secure_media/target/include/target.h	133;"	d
TARGET_WRAPFLAG_MEM_TWIDDLE_40BIT	imgvideo/secure_media/target/include/target.h	135;"	d
TARGET_WRAPFLAG_MEM_TWIDDLE_DROPTOP32	imgvideo/secure_media/target/include/target.h	136;"	d
TARGET_WRAPFLAG_MEM_TWIDDLE_MASK	imgvideo/secure_media/target/include/target.h	131;"	d
TARGET_WRAPFLAG_MEM_TWIDDLE_SHIFT	imgvideo/secure_media/target/include/target.h	132;"	d
TARGET_WRAPFLAG_MSVDX_POL_RENDEC_SPACE	imgvideo/secure_media/target/include/target.h	102;"	d
TARGET_WRAPFLAG_NULL_IF	imgvideo/secure_media/target/include/target.h	117;"	d
TARGET_WRAPFLAG_PCI_IF	imgvideo/secure_media/target/include/target.h	110;"	d
TARGET_WRAPFLAG_PDUMP1_IF	imgvideo/secure_media/target/include/target.h	113;"	d
TARGET_WRAPFLAG_POSTED_IF	imgvideo/secure_media/target/include/target.h	118;"	d
TARGET_WRAPFLAG_RESERVE1_IF	imgvideo/secure_media/target/include/target.h	122;"	d
TARGET_WRAPFLAG_RESERVE2_IF	imgvideo/secure_media/target/include/target.h	123;"	d
TARGET_WRAPFLAG_RESERVE3_IF	imgvideo/secure_media/target/include/target.h	124;"	d
TARGET_WRAPFLAG_RESERVE4_IF	imgvideo/secure_media/target/include/target.h	125;"	d
TARGET_WRAPFLAG_RESERVE5_IF	imgvideo/secure_media/target/include/target.h	126;"	d
TARGET_WRAPFLAG_RESERVE6_IF	imgvideo/secure_media/target/include/target.h	127;"	d
TARGET_WRAPFLAG_RESERVE7_IF	imgvideo/secure_media/target/include/target.h	128;"	d
TARGET_WRAPFLAG_RESERVE8_IF	imgvideo/secure_media/target/include/target.h	129;"	d
TARGET_WRAPFLAG_SGX_CLKGATECTL_OVERWRITE	imgvideo/secure_media/target/include/target.h	101;"	d
TARGET_WRAPFLAG_SIF_BUFFER_DISABLE	imgvideo/secure_media/target/include/target.h	103;"	d
TARGET_WRAPFLAG_SOCKET_IF	imgvideo/secure_media/target/include/target.h	112;"	d
TARGET_WRAPFLAG_TRANSIF_IF	imgvideo/secure_media/target/include/target.h	116;"	d
TARGET_eMemSpaceType	imgvideo/secure_media/target/include/target.h	/^} TARGET_eMemSpaceType;$/;"	t	typeref:enum:__anon562
TARGET_sBurnMem	imgvideo/secure_media/target/include/target.h	/^} TARGET_sBurnMem;$/;"	t	typeref:struct:TARGET_sBurnMem_tag
TARGET_sBurnMem_tag	imgvideo/secure_media/target/include/target.h	/^typedef struct  TARGET_sBurnMem_tag$/;"	s
TARGET_sDashIF	imgvideo/secure_media/target/include/target.h	/^} TARGET_sDashIF;$/;"	t	typeref:struct:TARGET_sDashIF_tag
TARGET_sDashIF_tag	imgvideo/secure_media/target/include/target.h	/^typedef struct TARGET_sDashIF_tag$/;"	s
TARGET_sDevice	imgvideo/secure_media/target/include/target.h	/^} TARGET_sDevice;$/;"	t	typeref:struct:__anon563
TARGET_sDeviceIp	imgvideo/secure_media/target/include/target.h	/^} TARGET_sDeviceIp;$/;"	t	typeref:struct:TARGET_sDeviceIp_tag
TARGET_sDeviceIp_tag	imgvideo/secure_media/target/include/target.h	/^typedef struct TARGET_sDeviceIp_tag$/;"	s
TARGET_sDeviceItem	imgvideo/secure_media/target/include/target.h	/^} TARGET_sDeviceItem;$/;"	t	typeref:struct:__anon574
TARGET_sDirectIF	imgvideo/secure_media/target/include/target.h	/^} TARGET_sDirectIF;$/;"	t	typeref:struct:TARGET_sDirectIF_tag
TARGET_sDirectIF_tag	imgvideo/secure_media/target/include/target.h	/^typedef struct TARGET_sDirectIF_tag$/;"	s
TARGET_sFull	imgvideo/secure_media/target/include/target.h	/^} TARGET_sFull;$/;"	t	typeref:struct:__anon572
TARGET_sMemoryRegion	imgvideo/secure_media/target/include/target.h	/^} TARGET_sMemoryRegion;$/;"	t	typeref:struct:__anon565
TARGET_sMemorySpace	imgvideo/secure_media/target/include/target.h	/^} TARGET_sMemorySpace;$/;"	t	typeref:struct:__anon566
TARGET_sMemorySpaceItem	imgvideo/secure_media/target/include/target.h	/^} TARGET_sMemorySpaceItem;$/;"	t	typeref:struct:__anon575
TARGET_sName	imgvideo/secure_media/target/include/target.h	/^} TARGET_sName;$/;"	t	typeref:struct:TARGET_sName_tag
TARGET_sName_tag	imgvideo/secure_media/target/include/target.h	/^typedef struct TARGET_sName_tag$/;"	s
TARGET_sPDumpIF	imgvideo/secure_media/target/include/target.h	/^} TARGET_sPDumpIF;$/;"	t	typeref:struct:TARGET_sPDumpIF_tag
TARGET_sPDumpIF_tag	imgvideo/secure_media/target/include/target.h	/^typedef struct TARGET_sPDumpIF_tag$/;"	s
TARGET_sPci	imgvideo/secure_media/target/include/target.h	/^} TARGET_sPci;$/;"	t	typeref:struct:__anon571
TARGET_sPciCard	imgvideo/secure_media/target/include/target.h	/^} TARGET_sPciCard;$/;"	t	typeref:struct:__anon568
TARGET_sPciDevice	imgvideo/secure_media/target/include/target.h	/^} TARGET_sPciDevice;$/;"	t	typeref:struct:TARGET_sPciDevice_tag
TARGET_sPciDevice_tag	imgvideo/secure_media/target/include/target.h	/^typedef struct TARGET_sPciDevice_tag$/;"	s
TARGET_sPciInterface	imgvideo/secure_media/target/include/target.h	/^} TARGET_sPciInterface;$/;"	t	typeref:struct:TARGET_sPciInterface_tag
TARGET_sPciInterface_tag	imgvideo/secure_media/target/include/target.h	/^typedef struct TARGET_sPciInterface_tag$/;"	s
TARGET_sPciMemory	imgvideo/secure_media/target/include/target.h	/^} TARGET_sPciMemory;$/;"	t	typeref:struct:TARGET_sPciMemory_tag
TARGET_sPciMemory_tag	imgvideo/secure_media/target/include/target.h	/^typedef struct TARGET_sPciMemory_tag$/;"	s
TARGET_sPdumpCtxItem	imgvideo/secure_media/target/include/target.h	/^} TARGET_sPdumpCtxItem;$/;"	t	typeref:struct:__anon576
TARGET_sPostIF	imgvideo/secure_media/target/include/target.h	/^} TARGET_sPostIF;$/;"	t	typeref:struct:TARGET_sPostIF_tag
TARGET_sPostIF_tag	imgvideo/secure_media/target/include/target.h	/^typedef struct TARGET_sPostIF_tag$/;"	s
TARGET_sRegister	imgvideo/secure_media/target/include/target.h	/^} TARGET_sRegister;$/;"	t	typeref:struct:__anon564
TARGET_sSubDevice	imgvideo/secure_media/target/include/target.h	/^}TARGET_sSubDevice;$/;"	t	typeref:struct:TARGET_sSubDevice_tag
TARGET_sSubDevice_tag	imgvideo/secure_media/target/include/target.h	/^typedef struct TARGET_sSubDevice_tag$/;"	s
TARGET_sTargetConfig	imgvideo/secure_media/target/include/target.h	/^} TARGET_sTargetConfig;$/;"	t	typeref:struct:__anon577
TARGET_sWrappedPci	imgvideo/secure_media/target/include/target.h	/^} TARGET_sWrappedPci;$/;"	t	typeref:struct:__anon569
TARGET_sWrapperControl	imgvideo/secure_media/target/include/target.h	/^} TARGET_sWrapperControl;$/;"	t	typeref:struct:__anon570
TEST_DEBUGFS	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	49;"	d	file:
TEST_ID	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    TEST_ID,$/;"	e	enum:XPL_DATA_ITEMS
TEST_ONE_DEVICE_ALLOC_PPS	vdec/apis/vdec/include/vdec_api.h	63;"	d
TEST_ONE_DEVICE_ALLOC_SPS	vdec/apis/vdec/include/vdec_api.h	62;"	d
TEST_REG_FIELD_1BIT_VALUE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	97;"	d	file:
TEST_REG_FIELD_26BITS_VALUE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	101;"	d	file:
TEST_REG_FIELD_2BITS_VALUE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	98;"	d	file:
TEST_REG_FIELD_3BITS_VALUE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	99;"	d	file:
TEST_REG_FIELD_8BITS_VALUE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	100;"	d	file:
TEXT	imgvideo/port_fwrk/libraries/sysbrg/utils/code/sysbrg_utils.c	58;"	d	file:
TEXT	imgvideo/port_fwrk/libraries/sysbrg/utils/code/sysbrg_utils.c	62;"	d	file:
THIS_BUS_WIDTH	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	210;"	d	file:
THREAD_ID	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    THREAD_ID,$/;"	e	enum:XPL_DATA_ITEMS
THREE_TOKEN	vdec/firmware/include/vp6fw_data.h	147;"	d
THREE_TOKEN	vdec/firmware/share/vp6fw_data_shared.h	148;"	d
TH_SKIP_0	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	TH_SKIP_0 = 0,		\/\/!< Bias threshold for QP 0 to 12$/;"	e	enum:__anon534
TH_SKIP_12	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	TH_SKIP_12 = 1,		\/\/!< Bias threshold for QP 12 to 24$/;"	e	enum:__anon534
TH_SKIP_24	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	TH_SKIP_24 = 2		\/\/!< Bias threshold for QP 24 and above$/;"	e	enum:__anon534
TH_SKIP_SCALE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} TH_SKIP_SCALE;$/;"	t	typeref:enum:__anon534
TICKS_PER_MS	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    TICKS_PER_MS,$/;"	e	enum:XPL_DATA_ITEMS
TILEDMMUHEAPLENGTH	encode/kernel_device/libraries/topaz_hp/code/topazmmu.c	110;"	d	file:
TIMER_CAPTURE	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	61;"	d	file:
TIMER_CAPTURE	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	74;"	d	file:
TIMER_CAPTURE	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	84;"	d	file:
TIMER_CAPTURE	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	97;"	d	file:
TIMER_CLOSE	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	62;"	d	file:
TIMER_CLOSE	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	73;"	d	file:
TIMER_CLOSE	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	85;"	d	file:
TIMER_CLOSE	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	96;"	d	file:
TIMER_END	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	60;"	d	file:
TIMER_END	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	72;"	d	file:
TIMER_END	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	83;"	d	file:
TIMER_END	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	95;"	d	file:
TIMER_INIT	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	58;"	d	file:
TIMER_INIT	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	70;"	d	file:
TIMER_INIT	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	81;"	d	file:
TIMER_INIT	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	93;"	d	file:
TIMER_START	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	59;"	d	file:
TIMER_START	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	71;"	d	file:
TIMER_START	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	82;"	d	file:
TIMER_START	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	94;"	d	file:
TIMING_POINT	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    TIMING_POINT$/;"	e	enum:XPL_TAG_TYPES
TM_PRED	vdec/firmware/include/vp8fw_data.h	/^    TM_PRED,            \/\/ Truemotion prediction$/;"	e	enum:__anon351
TM_PRED	vdec/firmware/share/vp8fw_data_shared.h	/^    TM_PRED,            \/\/ Truemotion prediction$/;"	e	enum:__anon416
TOPAZHP_CR_JMCOMP_RC_STATS	encode/kernel_device/include/vxe_public_regdefs.h	778;"	d
TOPAZHP_CR_PROC_ESB_ACCESS_CONTROL	encode/kernel_device/include/vxe_public_regdefs.h	732;"	d
TOPAZHP_CR_PROC_ESB_ACCESS_WORD0	encode/kernel_device/include/vxe_public_regdefs.h	729;"	d
TOPAZHP_CR_RC_CONFIG_REG8	encode/kernel_device/include/vxe_public_regdefs.h	776;"	d
TOPAZHP_CR_RC_CONFIG_REG9	encode/kernel_device/include/vxe_public_regdefs.h	777;"	d
TOPAZHP_CR_SEQUENCER_CONFIG	encode/kernel_device/include/vxe_public_regdefs.h	755;"	d
TOPAZHP_CR_TOPAZHP_AUTO_CLOCK_GATING	encode/kernel_device/include/vxe_public_regdefs.h	371;"	d
TOPAZHP_CR_TOPAZHP_MAN_CLOCK_GATING	encode/kernel_device/include/vxe_public_regdefs.h	443;"	d
TOPAZHP_CR_TOPAZHP_SRST	encode/kernel_device/include/vxe_public_regdefs.h	525;"	d
TOPAZHP_FW_BOOT_SIGNAL	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	362;"	d
TOPAZHP_MAX_BU_SUPPORT_4K	encode/firmware/topaz_hp/fwlib/include/coreflags.h	66;"	d
TOPAZHP_MAX_BU_SUPPORT_HD	encode/firmware/topaz_hp/fwlib/include/coreflags.h	65;"	d
TOPAZHP_MAX_NUM_PIPES	encode/firmware/topaz_hp/fwlib/include/coreflags.h	59;"	d
TOPAZHP_MAX_POSSIBLE_STREAMS	encode/firmware/topaz_hp/fwlib/include/coreflags.h	64;"	d
TOPAZHP_NON_SECURE_FW_MARKER	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	356;"	d
TOPAZHP_TOP_CR_FIRMWARE_REG_1	encode/kernel_device/include/vxe_public_regdefs.h	273;"	d
TOPAZHP_TOP_CR_FIRMWARE_REG_2	encode/kernel_device/include/vxe_public_regdefs.h	280;"	d
TOPAZHP_TOP_CR_FIRMWARE_REG_3	encode/kernel_device/include/vxe_public_regdefs.h	287;"	d
TOPAZHP_TOP_CR_FIRMWARE_REG_4	encode/kernel_device/include/vxe_public_regdefs.h	294;"	d
TOPAZHP_TOP_CR_FIRMWARE_REG_5	encode/kernel_device/include/vxe_public_regdefs.h	301;"	d
TOPAZHP_TOP_CR_FIRMWARE_REG_6	encode/kernel_device/include/vxe_public_regdefs.h	308;"	d
TOPAZHP_TOP_CR_FIRMWARE_REG_7	encode/kernel_device/include/vxe_public_regdefs.h	315;"	d
TOPAZHP_TOP_CR_MMU_CONTROL0	encode/kernel_device/include/vxe_public_regdefs.h	596;"	d
TOPAZHP_TOP_CR_MMU_CONTROL1	encode/kernel_device/include/vxe_public_regdefs.h	628;"	d
TOPAZHP_TOP_CR_MMU_CONTROL2	encode/kernel_device/include/vxe_public_regdefs.h	650;"	d
TOPAZHP_TOP_CR_MMU_DIR_LIST_BASE	encode/kernel_device/include/vxe_public_regdefs.h	664;"	d
TOPAZHP_TOP_CR_MMU_MEM_REQ	encode/kernel_device/include/vxe_public_regdefs.h	589;"	d
TOPAZHP_TOP_CR_MMU_STATUS	encode/kernel_device/include/vxe_public_regdefs.h	577;"	d
TOPAZHP_TOP_CR_MMU_TILE	encode/kernel_device/include/vxe_public_regdefs.h	679;"	d
TOPAZHP_TOP_CR_MMU_TILE_EXT	encode/kernel_device/include/vxe_public_regdefs.h	713;"	d
TOPAZHP_TOP_CR_MTX_DEBUG_MSTR	encode/kernel_device/include/vxe_public_regdefs.h	322;"	d
TOPAZHP_TOP_CR_MULTICORE_CMD_FIFO_WRITE	encode/kernel_device/include/vxe_public_regdefs.h	247;"	d
TOPAZHP_TOP_CR_MULTICORE_CMD_FIFO_WRITE_SPACE	encode/kernel_device/include/vxe_public_regdefs.h	254;"	d
TOPAZHP_TOP_CR_MULTICORE_CORE_SEL_0	encode/kernel_device/include/vxe_public_regdefs.h	354;"	d
TOPAZHP_TOP_CR_MULTICORE_HOST_INT_ENAB	encode/kernel_device/include/vxe_public_regdefs.h	171;"	d
TOPAZHP_TOP_CR_MULTICORE_HW_CFG	encode/kernel_device/include/vxe_public_regdefs.h	85;"	d
TOPAZHP_TOP_CR_MULTICORE_IDLE_PWR_MAN	encode/kernel_device/include/vxe_public_regdefs.h	266;"	d
TOPAZHP_TOP_CR_MULTICORE_INT_CLEAR	encode/kernel_device/include/vxe_public_regdefs.h	213;"	d
TOPAZHP_TOP_CR_MULTICORE_INT_STAT	encode/kernel_device/include/vxe_public_regdefs.h	124;"	d
TOPAZHP_TOP_CR_MULTICORE_SRST	encode/kernel_device/include/vxe_public_regdefs.h	107;"	d
TOPAZHP_TOP_CR_RC_CONFIG_TABLE0	encode/kernel_device/include/vxe_public_regdefs.h	768;"	d
TOPAZHP_TOP_CR_RC_CONFIG_TABLE1_CORE	encode/kernel_device/include/vxe_public_regdefs.h	769;"	d
TOPAZHP_TOP_CR_RC_CONFIG_TABLE2_CORE	encode/kernel_device/include/vxe_public_regdefs.h	770;"	d
TOPAZHP_TOP_CR_RC_CONFIG_TABLE3_CORE	encode/kernel_device/include/vxe_public_regdefs.h	771;"	d
TOPAZHP_TOP_CR_RC_CONFIG_TABLE4	encode/kernel_device/include/vxe_public_regdefs.h	774;"	d
TOPAZHP_TOP_CR_RC_CONFIG_TABLE5	encode/kernel_device/include/vxe_public_regdefs.h	775;"	d
TOPAZHP_TOP_CR_RC_CONFIG_TABLE6	encode/kernel_device/include/vxe_public_regdefs.h	773;"	d
TOPAZHP_TOP_CR_RC_CONFIG_TABLE7	encode/kernel_device/include/vxe_public_regdefs.h	772;"	d
TOPAZHP_TOP_CR_SECURE_CONFIG	encode/kernel_device/include/vxe_public_regdefs.h	758;"	d
TOPAZHP_TOP_CR_TOPAZHP_CORE_DES1	encode/kernel_device/include/vxe_public_regdefs.h	781;"	d
TOPAZHP_TOP_CR_TOPAZHP_CORE_DES1	encode/kernel_device/include/vxe_public_regdefs.h	82;"	d
TOPAZHP_TOP_CR_TOPAZHP_CORE_REV	encode/kernel_device/include/vxe_public_regdefs.h	60;"	d
TOPAZHP_TOP_CR_TOPAZ_CMD_FIFO_FLUSH	encode/kernel_device/include/vxe_public_regdefs.h	240;"	d
TOPAZHP_TOP_MMU_DIR_LIST_BASE_NUM_ENTRIES	encode/kernel_device/include/vxe_public_regdefs.h	673;"	d
TOPAZHP_TOP_MMU_DIR_LIST_BASE_SIZE_UINT32	encode/kernel_device/include/vxe_public_regdefs.h	672;"	d
TOPAZHP_TOP_MMU_TILE_EXT_NUM_ENTRIES	encode/kernel_device/include/vxe_public_regdefs.h	727;"	d
TOPAZHP_TOP_MMU_TILE_EXT_SIZE_UINT32	encode/kernel_device/include/vxe_public_regdefs.h	726;"	d
TOPAZHP_TOP_MMU_TILE_NUM_ENTRIES	encode/kernel_device/include/vxe_public_regdefs.h	708;"	d
TOPAZHP_TOP_MMU_TILE_SIZE_UINT32	encode/kernel_device/include/vxe_public_regdefs.h	707;"	d
TOPAZKM_ConnData	encode/kernel_device/include/topaz_device.h	/^} TOPAZKM_ConnData;$/;"	t	typeref:struct:__anon510
TOPAZKM_DevContext	encode/kernel_device/include/topaz_device.h	/^} TOPAZKM_DevContext;$/;"	t	typeref:struct:__anon509
TOPAZKM_GetCoreDes1	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^TOPAZKM_GetCoreDes1()$/;"	f
TOPAZKM_GetCoreDes1_ID	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^	TOPAZKM_GetCoreDes1_ID,$/;"	e	enum:__anon699
TOPAZKM_GetCoreRev	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^DebugFS_ExportRead(TOPAZKM_GetCoreRev);$/;"	v
TOPAZKM_GetCoreRev	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^TOPAZKM_GetCoreRev()$/;"	f
TOPAZKM_GetCoreRev_ID	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^	TOPAZKM_GetCoreRev_ID,$/;"	e	enum:__anon699
TOPAZKM_GetNumPipes	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^TOPAZKM_GetNumPipes()$/;"	f
TOPAZKM_GetNumPipes_ID	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^	TOPAZKM_GetNumPipes_ID,$/;"	e	enum:__anon699
TOPAZKM_IsIdle	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^TOPAZKM_IsIdle($/;"	f
TOPAZKM_IsIdle_ID	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^	TOPAZKM_IsIdle_ID,$/;"	e	enum:__anon699
TOPAZKM_MMCopyTiledBuffer_ID	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^	TOPAZKM_MMCopyTiledBuffer_ID,$/;"	e	enum:__anon630
TOPAZKM_MMUFlushMMUTableCache	encode/kernel_device/libraries/topaz_hp/code/memmgr/memmgr_km.c	/^IMG_BOOL TOPAZKM_MMUFlushMMUTableCache()$/;"	f
TOPAZKM_MMUFlushMMUTableCache_ID	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^	TOPAZKM_MMUFlushMMUTableCache_ID,$/;"	e	enum:__anon630
TOPAZKM_MMUMAllocateHeapDeviceMemory	encode/kernel_device/libraries/topaz_hp/code/memmgr/memmgr_km.c	/^IMG_BOOL TOPAZKM_MMUMAllocateHeapDeviceMemory($/;"	f
TOPAZKM_MMUMAllocateHeapDeviceMemory_ID	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^	TOPAZKM_MMUMAllocateHeapDeviceMemory_ID,$/;"	e	enum:__anon630
TOPAZKM_MMUMFreeDeviceMemory_ID	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^	TOPAZKM_MMUMFreeDeviceMemory_ID,$/;"	e	enum:__anon630
TOPAZKM_MapExternal	encode/kernel_device/libraries/topaz_hp/code/memmgr/memmgr_km.c	/^IMG_BOOL TOPAZKM_MapExternal($/;"	f
TOPAZKM_MapExternal_ID	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^	TOPAZKM_MapExternal_ID,$/;"	e	enum:__anon630
TOPAZKM_Resume	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^TOPAZKM_Resume(IMG_UINT32 ui32ConnId)$/;"	f
TOPAZKM_Resume_ID	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^	TOPAZKM_Resume_ID,$/;"	e	enum:__anon699
TOPAZKM_StreamMMUMAllocateHeapDeviceMemory	encode/kernel_device/libraries/topaz_hp/code/memmgr/memmgr_km.c	/^IMG_BOOL TOPAZKM_StreamMMUMAllocateHeapDeviceMemory($/;"	f
TOPAZKM_StreamMMUMAllocateHeapDeviceMemory_ID	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^	TOPAZKM_StreamMMUMAllocateHeapDeviceMemory_ID,$/;"	e	enum:__anon630
TOPAZKM_Suspend	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^TOPAZKM_Suspend(IMG_UINT32 ui32ConnId)$/;"	f
TOPAZKM_Suspend_ID	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^	TOPAZKM_Suspend_ID,$/;"	e	enum:__anon699
TOPAZKM_UnMapExternal_ID	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^	TOPAZKM_UnMapExternal_ID,$/;"	e	enum:__anon630
TOPAZKM_fnDevRegister	encode/kernel_device/libraries/topaz_hp/code/topaz_device_km.c	/^IMG_RESULT TOPAZKM_fnDevRegister ($/;"	f
TOPAZ_DEV_NAME	encode/kernel_device/include/apiinternal.h	69;"	d
TOPAZ_TIMEOUT_JPEG	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	192;"	d	file:
TOPAZ_TIMEOUT_RETRIES	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	193;"	d	file:
TOPAZ_TIMEOUT_WAIT_FOR_FW_BOOT	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	190;"	d	file:
TOPAZ_TIMEOUT_WAIT_FOR_SCRATCH	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	189;"	d	file:
TOPAZ_TIMEOUT_WAIT_FOR_SPACE	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	187;"	d	file:
TOPAZ_TIMEOUT_WAIT_FOR_WRITEBACK	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	188;"	d	file:
TOPAZ_VLC_CR_VLC_MPEG4_CFG	encode/kernel_device/include/vxe_public_regdefs.h	761;"	d
TOTAL_1_10	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    TOTAL_1_10,$/;"	e	enum:XPL_TIMING_RANGES
TOTAL_HW_FE_SUM_5_6	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    TOTAL_HW_FE_SUM_5_6,$/;"	e	enum:XPL_TIMING_RANGES
TOTAL_HW_FE_SUM_8_9	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    TOTAL_HW_FE_SUM_8_9,$/;"	e	enum:XPL_TIMING_RANGES
TOTAL_SETUP_VLC	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^    TOTAL_SETUP_VLC,$/;"	e	enum:XPL_TIMING_RANGES
TRACE_SIZE	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	1074;"	d	file:
TRACK_DEVICE_MEMORY_INIT	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	55;"	d	file:
TRACK_DEVICE_MEMORY_INIT	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	68;"	d	file:
TRACK_DEVICE_MEMORY_INIT	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	78;"	d	file:
TRACK_DEVICE_MEMORY_INIT	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	91;"	d	file:
TRACK_DEVICE_MEMORY_SHOW	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	56;"	d	file:
TRACK_DEVICE_MEMORY_SHOW	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	69;"	d	file:
TRACK_DEVICE_MEMORY_SHOW	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	79;"	d	file:
TRACK_DEVICE_MEMORY_SHOW	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	92;"	d	file:
TRACK_FREE	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	53;"	d	file:
TRACK_FREE	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	66;"	d	file:
TRACK_FREE	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	76;"	d	file:
TRACK_FREE	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	89;"	d	file:
TRACK_MALLOC	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	54;"	d	file:
TRACK_MALLOC	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	67;"	d	file:
TRACK_MALLOC	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	77;"	d	file:
TRACK_MALLOC	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	90;"	d	file:
TRANSLATION_CtrlAllocPrepare	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^IMG_RESULT TRANSLATION_CtrlAllocPrepare($/;"	f
TRANSLATION_PicturePrepare	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^IMG_RESULT TRANSLATION_PicturePrepare($/;"	f
TRANSLATION_sRprParams	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^} TRANSLATION_sRprParams;$/;"	t	typeref:struct:__anon64	file:
TRE_COPY_T	imgvideo/list_utils/include/tre.h	/^typedef struct TRE_copy_tag TRE_COPY_T ; \/* Anonymous *\/$/;"	t	typeref:struct:TRE_copy_tag
TRE_H	imgvideo/list_utils/include/tre.h	48;"	d
TRE_INLINE	imgvideo/list_utils/include/tre.h	112;"	d
TRE_INLINE	imgvideo/list_utils/include/tre.h	114;"	d
TRE_LINK	imgvideo/list_utils/include/tre.h	57;"	d
TRE_LINKAGE_T	imgvideo/list_utils/include/tre.h	/^typedef struct TRE_linkage_tag TRE_LINKAGE_T ; \/* Private  *\/$/;"	t	typeref:struct:TRE_linkage_tag
TRE_T	imgvideo/list_utils/include/tre.h	/^typedef struct TRE_tag TRE_T ; \/* Anonymous *\/$/;"	t	typeref:struct:TRE_tag
TRE_addChild	imgvideo/list_utils/src/trees/addchild.c	/^TRE_addChild(void *item, void *parent)$/;"	f
TRE_addSibling	imgvideo/list_utils/src/trees/addsib.c	/^TRE_addSibling(void *newSibling, void *sibling)$/;"	f
TRE_areSiblings	imgvideo/list_utils/include/tre.h	/^static TRE_INLINE int TRE_areSiblings(void *t1, void *t2)$/;"	f
TRE_copyNextInSubTree	imgvideo/list_utils/src/trees/copysub.c	/^TRE_copyNextInSubTree(TRE_COPY_T * copy, void *looseItem)$/;"	f
TRE_copy_tag	imgvideo/list_utils/include/tre.h	/^struct TRE_copy_tag {$/;"	s
TRE_finalSibling	imgvideo/list_utils/src/trees/finalsib.c	/^TRE_finalSibling(void *item)$/;"	f
TRE_firstChild	imgvideo/list_utils/src/trees/firstchild.c	/^TRE_firstChild(void *item)$/;"	f
TRE_initCopySubTree	imgvideo/list_utils/src/trees/copysub.c	/^TRE_initCopySubTree(void *subTree, TRE_T * tree, void *destSubTree,$/;"	f
TRE_initTree	imgvideo/list_utils/src/trees/init.c	/^TRE_initTree(TRE_T * tree)$/;"	f
TRE_isInSubTree	imgvideo/list_utils/src/trees/isinsub.c	/^TRE_isInSubTree(void *subTree, void *item, TRE_T * tree)$/;"	f
TRE_linkage_tag	imgvideo/list_utils/include/tre.h	/^struct TRE_linkage_tag{$/;"	s
TRE_nextSibling	imgvideo/list_utils/src/trees/nextsib.c	/^TRE_nextSibling(void *item)$/;"	f
TRE_parent	imgvideo/list_utils/include/tre.h	/^static TRE_INLINE void *TRE_parent(void *item)$/;"	f
TRE_prevSibling	imgvideo/list_utils/src/trees/prevsib.c	/^TRE_prevSibling(void *item)$/;"	f
TRE_removeLeaf	imgvideo/list_utils/src/trees/remleaf.c	/^TRE_removeLeaf(void *item, TRE_T * tree)$/;"	f
TRE_removeLeafFromSubTree	imgvideo/list_utils/src/trees/remlsub.c	/^TRE_removeLeafFromSubTree(void *subTree, TRE_T * tree)$/;"	f
TRE_removeSubTree	imgvideo/list_utils/src/trees/remsub.c	/^TRE_removeSubTree(void *item, TRE_T * sourceTree)$/;"	f
TRE_root	imgvideo/list_utils/include/tre.h	/^static TRE_INLINE void *TRE_root(TRE_T *tree)$/;"	f
TRE_subTreeNext	imgvideo/list_utils/src/trees/subnext.c	/^TRE_subTreeNext(void *subTreeRootNode, void *node, TRE_T * tree)$/;"	f
TRE_tag	imgvideo/list_utils/include/tre.h	/^struct TRE_tag {$/;"	s
TRUE	encode/firmware/topaz_hp/fwlib/include/defs.h	174;"	d
TWO_TOKEN	vdec/firmware/include/vp6fw_data.h	146;"	d
TWO_TOKEN	vdec/firmware/share/vp6fw_data_shared.h	147;"	d
TopFieldOrderCount	vdec/firmware/include/h264fw_data.h	/^    IMG_INT32   TopFieldOrderCount;$/;"	m	struct:__anon334
Topaz_CoreMMUContext	encode/kernel_device/libraries/topaz_hp/code/memmgr/memmgr_km.c	/^struct Topaz_CoreMMUContext {$/;"	s	file:
Topaz_CoreMMUContext	encode/kernel_device/libraries/topaz_hp/code/topazmmu.c	/^struct Topaz_CoreMMUContext {$/;"	s	file:
Topaz_Core_MMU_Configure	encode/kernel_device/libraries/topaz_hp/code/topazmmu.c	/^IMG_BOOL Topaz_Core_MMU_Configure(IMG_VOID)$/;"	f
Topaz_Core_MMU_FlushCache	encode/kernel_device/libraries/topaz_hp/code/topazmmu.c	/^IMG_BOOL Topaz_Core_MMU_FlushCache(IMG_VOID)$/;"	f
Topaz_Core_MMU_HWSetup	encode/kernel_device/libraries/topaz_hp/code/topazmmu.c	/^IMG_BOOL Topaz_Core_MMU_HWSetup(IMG_HANDLE ui32TCoreReg)$/;"	f
Topaz_Core_mmu_context	encode/kernel_device/libraries/topaz_hp/code/memmgr/memmgr_km.c	/^	IMG_HANDLE Topaz_Core_mmu_context;$/;"	m	struct:Topaz_CoreMMUContext	file:
Topaz_Core_mmu_context	encode/kernel_device/libraries/topaz_hp/code/topazmmu.c	/^	IMG_HANDLE Topaz_Core_mmu_context;$/;"	m	struct:Topaz_CoreMMUContext	file:
Topaz_MMU_EventCallback	encode/kernel_device/libraries/topaz_hp/code/topazmmu.c	/^IMG_RESULT Topaz_MMU_EventCallback ($/;"	f
UFXDPNT_21p11	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^typedef IMG_UINT32	UFXDPNT_21p11;$/;"	t
UINT	encode/firmware/topaz_hp/fwlib/include/defs.h	/^typedef	IMG_UINT32		UINT;$/;"	t
UINT16	encode/firmware/topaz_hp/fwlib/include/defs.h	/^typedef IMG_UINT16		UINT16;$/;"	t
UINT32	encode/firmware/topaz_hp/fwlib/include/defs.h	/^typedef IMG_UINT32		UINT32;$/;"	t
UINT64	encode/firmware/topaz_hp/fwlib/include/defs.h	/^typedef IMG_UINT64		UINT64;$/;"	t
UINT8	encode/firmware/topaz_hp/fwlib/include/defs.h	/^typedef IMG_BYTE		UINT8;$/;"	t
UNINITIALISED_FLT	encode/firmware/topaz_hp/fwlib/include/defs.h	192;"	d
UNINIT_PARAM	encode/kernel_device/include/apiinternal.h	75;"	d
UNREF_PARAM	encode/firmware/topaz_hp/fwlib/include/defs.h	210;"	d
UPDATE_DEVICE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	158;"	d
UPDATE_DEVICE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	163;"	d
UPDATE_DEVICE	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	106;"	d
UPDATE_DEVICE	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	93;"	d
UPDATE_DEVICE	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	98;"	d
UPDATE_HOST	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	159;"	d
UPDATE_HOST	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	164;"	d
UPDATE_HOST	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	107;"	d
UPDATE_HOST	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	94;"	d
UPDATE_HOST	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	99;"	d
USE_VCM_HW_SUPPORT	encode/firmware/topaz_hp/fwlib/include/coreflags.h	68;"	d
UpdateMemory	imgvideo/port_fwrk/include/sysmem_utils.h	/^    IMG_VOID (*UpdateMemory)(struct SYSMEM_Heap *, IMG_HANDLE hPagesHandle, SYSMEM_UpdateDirection dir);$/;"	m	struct:SYSMEM_Ops
UpdateMemory	imgvideo/port_fwrk/libraries/sysmem/carveout/code/sysmem_api_km.c	/^static IMG_VOID UpdateMemory($/;"	f	file:
UpdateMemory	imgvideo/port_fwrk/libraries/sysmem/coherent/code/sysmem_api_km.c	/^static IMG_VOID UpdateMemory($/;"	f	file:
UpdateMemory	imgvideo/port_fwrk/libraries/sysmem/devif/code/sysmem_api_km.c	/^static IMG_VOID UpdateMemory($/;"	f	file:
UpdateMemory	imgvideo/port_fwrk/libraries/sysmem/ion/code/sysmem_api_km.c	/^static IMG_VOID UpdateMemory($/;"	f	file:
UpdateMemory	imgvideo/port_fwrk/libraries/sysmem/unified/code/sysmem_api_km.c	/^static IMG_VOID UpdateMemory($/;"	f	file:
UpdateMemoryRegion	imgvideo/port_fwrk/include/sysmem_utils.h	/^    IMG_VOID (*UpdateMemoryRegion)(struct SYSMEM_Heap *, IMG_HANDLE hPagesHandle, SYSMEM_UpdateDirection dir, IMG_UINT32 offset, IMG_UINT32 size);$/;"	m	struct:SYSMEM_Ops
UpdateMemoryRegion	imgvideo/port_fwrk/libraries/sysmem/coherent/code/sysmem_api_km.c	/^static IMG_VOID UpdateMemoryRegion($/;"	f	file:
UpdateMemoryRegion	imgvideo/port_fwrk/libraries/sysmem/unified/code/sysmem_api_km.c	/^static IMG_VOID UpdateMemoryRegion($/;"	f	file:
UsedByCurrPicS0	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT8 UsedByCurrPicS0[HEVCFW_MAX_NUM_REF_PICS];$/;"	m	struct:__anon362
UsedByCurrPicS1	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT8 UsedByCurrPicS1[HEVCFW_MAX_NUM_REF_PICS];$/;"	m	struct:__anon362
V2_BATCHMSG_BATCHADDR_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	923;"	d
V2_BATCHMSG_BATCHADDR_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	922;"	d
V2_BATCHMSG_BATCHADDR_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	926;"	d
V2_BATCHMSG_BATCHADDR_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	925;"	d
V2_BATCHMSG_BATCHADDR_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	927;"	d
V2_BATCHMSG_BATCHADDR_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	928;"	d
V2_BATCHMSG_BATCHADDR_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	929;"	d
V2_BATCHMSG_BATCHADDR_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	921;"	d
V2_BATCHMSG_BATCHADDR_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	930;"	d
V2_BATCHMSG_BATCHADDR_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	924;"	d
V2_BATCHMSG_BATCHSIZE_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	935;"	d
V2_BATCHMSG_BATCHSIZE_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	934;"	d
V2_BATCHMSG_BATCHSIZE_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	938;"	d
V2_BATCHMSG_BATCHSIZE_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	937;"	d
V2_BATCHMSG_BATCHSIZE_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	939;"	d
V2_BATCHMSG_BATCHSIZE_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	940;"	d
V2_BATCHMSG_BATCHSIZE_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	941;"	d
V2_BATCHMSG_BATCHSIZE_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	933;"	d
V2_BATCHMSG_BATCHSIZE_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	942;"	d
V2_BATCHMSG_BATCHSIZE_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	936;"	d
V2_BATCHMSG_FENCE_ID_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	899;"	d
V2_BATCHMSG_FENCE_ID_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	898;"	d
V2_BATCHMSG_FENCE_ID_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	902;"	d
V2_BATCHMSG_FENCE_ID_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	901;"	d
V2_BATCHMSG_FENCE_ID_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	903;"	d
V2_BATCHMSG_FENCE_ID_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	904;"	d
V2_BATCHMSG_FENCE_ID_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	905;"	d
V2_BATCHMSG_FENCE_ID_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	897;"	d
V2_BATCHMSG_FENCE_ID_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	906;"	d
V2_BATCHMSG_FENCE_ID_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	900;"	d
V2_BATCHMSG_FLAGS_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	887;"	d
V2_BATCHMSG_FLAGS_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	886;"	d
V2_BATCHMSG_FLAGS_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	890;"	d
V2_BATCHMSG_FLAGS_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	889;"	d
V2_BATCHMSG_FLAGS_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	891;"	d
V2_BATCHMSG_FLAGS_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	892;"	d
V2_BATCHMSG_FLAGS_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	893;"	d
V2_BATCHMSG_FLAGS_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	885;"	d
V2_BATCHMSG_FLAGS_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	894;"	d
V2_BATCHMSG_FLAGS_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	888;"	d
V2_BATCHMSG_MID_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	875;"	d
V2_BATCHMSG_MID_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	874;"	d
V2_BATCHMSG_MID_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	878;"	d
V2_BATCHMSG_MID_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	877;"	d
V2_BATCHMSG_MID_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	879;"	d
V2_BATCHMSG_MID_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	880;"	d
V2_BATCHMSG_MID_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	881;"	d
V2_BATCHMSG_MID_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	873;"	d
V2_BATCHMSG_MID_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	882;"	d
V2_BATCHMSG_MID_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	876;"	d
V2_BATCHMSG_SIZE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	858;"	d
V2_BATCHMSG_SIZE_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	863;"	d
V2_BATCHMSG_SIZE_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	862;"	d
V2_BATCHMSG_SIZE_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	866;"	d
V2_BATCHMSG_SIZE_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	865;"	d
V2_BATCHMSG_SIZE_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	867;"	d
V2_BATCHMSG_SIZE_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	868;"	d
V2_BATCHMSG_SIZE_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	869;"	d
V2_BATCHMSG_SIZE_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	861;"	d
V2_BATCHMSG_SIZE_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	870;"	d
V2_BATCHMSG_SIZE_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	864;"	d
V2_BATCHMSG_STREAM_PTD_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	911;"	d
V2_BATCHMSG_STREAM_PTD_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	910;"	d
V2_BATCHMSG_STREAM_PTD_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	914;"	d
V2_BATCHMSG_STREAM_PTD_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	913;"	d
V2_BATCHMSG_STREAM_PTD_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	915;"	d
V2_BATCHMSG_STREAM_PTD_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	916;"	d
V2_BATCHMSG_STREAM_PTD_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	917;"	d
V2_BATCHMSG_STREAM_PTD_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	909;"	d
V2_BATCHMSG_STREAM_PTD_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	918;"	d
V2_BATCHMSG_STREAM_PTD_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	912;"	d
V2_BUFFERMSG_DATAADDR_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	775;"	d
V2_BUFFERMSG_DATAADDR_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	774;"	d
V2_BUFFERMSG_DATAADDR_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	778;"	d
V2_BUFFERMSG_DATAADDR_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	777;"	d
V2_BUFFERMSG_DATAADDR_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	779;"	d
V2_BUFFERMSG_DATAADDR_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	780;"	d
V2_BUFFERMSG_DATAADDR_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	781;"	d
V2_BUFFERMSG_DATAADDR_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	773;"	d
V2_BUFFERMSG_DATAADDR_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	782;"	d
V2_BUFFERMSG_DATAADDR_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	776;"	d
V2_BUFFERMSG_DATASIZE_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	787;"	d
V2_BUFFERMSG_DATASIZE_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	786;"	d
V2_BUFFERMSG_DATASIZE_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	790;"	d
V2_BUFFERMSG_DATASIZE_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	789;"	d
V2_BUFFERMSG_DATASIZE_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	791;"	d
V2_BUFFERMSG_DATASIZE_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	792;"	d
V2_BUFFERMSG_DATASIZE_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	793;"	d
V2_BUFFERMSG_DATASIZE_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	785;"	d
V2_BUFFERMSG_DATASIZE_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	794;"	d
V2_BUFFERMSG_DATASIZE_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	788;"	d
V2_BUFFERMSG_FENCE_ID_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	763;"	d
V2_BUFFERMSG_FENCE_ID_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	762;"	d
V2_BUFFERMSG_FENCE_ID_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	766;"	d
V2_BUFFERMSG_FENCE_ID_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	765;"	d
V2_BUFFERMSG_FENCE_ID_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	767;"	d
V2_BUFFERMSG_FENCE_ID_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	768;"	d
V2_BUFFERMSG_FENCE_ID_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	769;"	d
V2_BUFFERMSG_FENCE_ID_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	761;"	d
V2_BUFFERMSG_FENCE_ID_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	770;"	d
V2_BUFFERMSG_FENCE_ID_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	764;"	d
V2_BUFFERMSG_FLAGS_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	751;"	d
V2_BUFFERMSG_FLAGS_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	750;"	d
V2_BUFFERMSG_FLAGS_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	754;"	d
V2_BUFFERMSG_FLAGS_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	753;"	d
V2_BUFFERMSG_FLAGS_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	755;"	d
V2_BUFFERMSG_FLAGS_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	756;"	d
V2_BUFFERMSG_FLAGS_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	757;"	d
V2_BUFFERMSG_FLAGS_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	749;"	d
V2_BUFFERMSG_FLAGS_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	758;"	d
V2_BUFFERMSG_FLAGS_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	752;"	d
V2_BUFFERMSG_MID_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	739;"	d
V2_BUFFERMSG_MID_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	738;"	d
V2_BUFFERMSG_MID_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	742;"	d
V2_BUFFERMSG_MID_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	741;"	d
V2_BUFFERMSG_MID_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	743;"	d
V2_BUFFERMSG_MID_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	744;"	d
V2_BUFFERMSG_MID_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	745;"	d
V2_BUFFERMSG_MID_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	737;"	d
V2_BUFFERMSG_MID_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	746;"	d
V2_BUFFERMSG_MID_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	740;"	d
V2_BUFFERMSG_SIZE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	722;"	d
V2_BUFFERMSG_SIZE_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	727;"	d
V2_BUFFERMSG_SIZE_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	726;"	d
V2_BUFFERMSG_SIZE_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	730;"	d
V2_BUFFERMSG_SIZE_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	729;"	d
V2_BUFFERMSG_SIZE_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	731;"	d
V2_BUFFERMSG_SIZE_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	732;"	d
V2_BUFFERMSG_SIZE_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	733;"	d
V2_BUFFERMSG_SIZE_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	725;"	d
V2_BUFFERMSG_SIZE_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	734;"	d
V2_BUFFERMSG_SIZE_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	728;"	d
V2_CONFIGMSG_FENCE_ID_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	421;"	d
V2_CONFIGMSG_FENCE_ID_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	420;"	d
V2_CONFIGMSG_FENCE_ID_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	424;"	d
V2_CONFIGMSG_FENCE_ID_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	423;"	d
V2_CONFIGMSG_FENCE_ID_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	425;"	d
V2_CONFIGMSG_FENCE_ID_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	426;"	d
V2_CONFIGMSG_FENCE_ID_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	427;"	d
V2_CONFIGMSG_FENCE_ID_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	419;"	d
V2_CONFIGMSG_FENCE_ID_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	428;"	d
V2_CONFIGMSG_FENCE_ID_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	422;"	d
V2_CONFIGMSG_MID_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	397;"	d
V2_CONFIGMSG_MID_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	396;"	d
V2_CONFIGMSG_MID_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	400;"	d
V2_CONFIGMSG_MID_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	399;"	d
V2_CONFIGMSG_MID_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	401;"	d
V2_CONFIGMSG_MID_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	402;"	d
V2_CONFIGMSG_MID_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	403;"	d
V2_CONFIGMSG_MID_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	395;"	d
V2_CONFIGMSG_MID_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	404;"	d
V2_CONFIGMSG_MID_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	398;"	d
V2_CONFIGMSG_SIZE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	380;"	d
V2_CONFIGMSG_SIZE_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	385;"	d
V2_CONFIGMSG_SIZE_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	384;"	d
V2_CONFIGMSG_SIZE_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	388;"	d
V2_CONFIGMSG_SIZE_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	387;"	d
V2_CONFIGMSG_SIZE_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	389;"	d
V2_CONFIGMSG_SIZE_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	390;"	d
V2_CONFIGMSG_SIZE_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	391;"	d
V2_CONFIGMSG_SIZE_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	383;"	d
V2_CONFIGMSG_SIZE_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	392;"	d
V2_CONFIGMSG_SIZE_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	386;"	d
V2_CONFIGMSG_TYPE_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	409;"	d
V2_CONFIGMSG_TYPE_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	408;"	d
V2_CONFIGMSG_TYPE_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	412;"	d
V2_CONFIGMSG_TYPE_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	411;"	d
V2_CONFIGMSG_TYPE_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	413;"	d
V2_CONFIGMSG_TYPE_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	414;"	d
V2_CONFIGMSG_TYPE_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	415;"	d
V2_CONFIGMSG_TYPE_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	407;"	d
V2_CONFIGMSG_TYPE_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	416;"	d
V2_CONFIGMSG_TYPE_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	410;"	d
V2_CONFIGMSG_VALUE0_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	433;"	d
V2_CONFIGMSG_VALUE0_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	432;"	d
V2_CONFIGMSG_VALUE0_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	436;"	d
V2_CONFIGMSG_VALUE0_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	435;"	d
V2_CONFIGMSG_VALUE0_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	437;"	d
V2_CONFIGMSG_VALUE0_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	438;"	d
V2_CONFIGMSG_VALUE0_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	439;"	d
V2_CONFIGMSG_VALUE0_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	431;"	d
V2_CONFIGMSG_VALUE0_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	440;"	d
V2_CONFIGMSG_VALUE0_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	434;"	d
V2_CONFIGMSG_VALUE1_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	445;"	d
V2_CONFIGMSG_VALUE1_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	444;"	d
V2_CONFIGMSG_VALUE1_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	448;"	d
V2_CONFIGMSG_VALUE1_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	447;"	d
V2_CONFIGMSG_VALUE1_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	449;"	d
V2_CONFIGMSG_VALUE1_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	450;"	d
V2_CONFIGMSG_VALUE1_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	451;"	d
V2_CONFIGMSG_VALUE1_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	443;"	d
V2_CONFIGMSG_VALUE1_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	452;"	d
V2_CONFIGMSG_VALUE1_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	446;"	d
V2_CONFIGMSG_VALUE2_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	457;"	d
V2_CONFIGMSG_VALUE2_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	456;"	d
V2_CONFIGMSG_VALUE2_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	460;"	d
V2_CONFIGMSG_VALUE2_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	459;"	d
V2_CONFIGMSG_VALUE2_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	461;"	d
V2_CONFIGMSG_VALUE2_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	462;"	d
V2_CONFIGMSG_VALUE2_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	463;"	d
V2_CONFIGMSG_VALUE2_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	455;"	d
V2_CONFIGMSG_VALUE2_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	464;"	d
V2_CONFIGMSG_VALUE2_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	458;"	d
V2_CONFIGMSG_VALUE3_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	469;"	d
V2_CONFIGMSG_VALUE3_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	468;"	d
V2_CONFIGMSG_VALUE3_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	472;"	d
V2_CONFIGMSG_VALUE3_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	471;"	d
V2_CONFIGMSG_VALUE3_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	473;"	d
V2_CONFIGMSG_VALUE3_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	474;"	d
V2_CONFIGMSG_VALUE3_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	475;"	d
V2_CONFIGMSG_VALUE3_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	467;"	d
V2_CONFIGMSG_VALUE3_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	476;"	d
V2_CONFIGMSG_VALUE3_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	470;"	d
V2_CONTROLMSG_FENCE_ID_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	519;"	d
V2_CONTROLMSG_FENCE_ID_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	518;"	d
V2_CONTROLMSG_FENCE_ID_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	522;"	d
V2_CONTROLMSG_FENCE_ID_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	521;"	d
V2_CONTROLMSG_FENCE_ID_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	523;"	d
V2_CONTROLMSG_FENCE_ID_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	524;"	d
V2_CONTROLMSG_FENCE_ID_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	525;"	d
V2_CONTROLMSG_FENCE_ID_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	517;"	d
V2_CONTROLMSG_FENCE_ID_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	526;"	d
V2_CONTROLMSG_FENCE_ID_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	520;"	d
V2_CONTROLMSG_MID_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	495;"	d
V2_CONTROLMSG_MID_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	494;"	d
V2_CONTROLMSG_MID_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	498;"	d
V2_CONTROLMSG_MID_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	497;"	d
V2_CONTROLMSG_MID_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	499;"	d
V2_CONTROLMSG_MID_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	500;"	d
V2_CONTROLMSG_MID_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	501;"	d
V2_CONTROLMSG_MID_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	493;"	d
V2_CONTROLMSG_MID_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	502;"	d
V2_CONTROLMSG_MID_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	496;"	d
V2_CONTROLMSG_SIZE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	478;"	d
V2_CONTROLMSG_SIZE_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	483;"	d
V2_CONTROLMSG_SIZE_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	482;"	d
V2_CONTROLMSG_SIZE_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	486;"	d
V2_CONTROLMSG_SIZE_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	485;"	d
V2_CONTROLMSG_SIZE_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	487;"	d
V2_CONTROLMSG_SIZE_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	488;"	d
V2_CONTROLMSG_SIZE_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	489;"	d
V2_CONTROLMSG_SIZE_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	481;"	d
V2_CONTROLMSG_SIZE_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	490;"	d
V2_CONTROLMSG_SIZE_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	484;"	d
V2_CONTROLMSG_TYPE_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	507;"	d
V2_CONTROLMSG_TYPE_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	506;"	d
V2_CONTROLMSG_TYPE_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	510;"	d
V2_CONTROLMSG_TYPE_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	509;"	d
V2_CONTROLMSG_TYPE_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	511;"	d
V2_CONTROLMSG_TYPE_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	512;"	d
V2_CONTROLMSG_TYPE_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	513;"	d
V2_CONTROLMSG_TYPE_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	505;"	d
V2_CONTROLMSG_TYPE_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	514;"	d
V2_CONTROLMSG_TYPE_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	508;"	d
V2_CONTROLMSG_VALUE0_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	531;"	d
V2_CONTROLMSG_VALUE0_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	530;"	d
V2_CONTROLMSG_VALUE0_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	534;"	d
V2_CONTROLMSG_VALUE0_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	533;"	d
V2_CONTROLMSG_VALUE0_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	535;"	d
V2_CONTROLMSG_VALUE0_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	536;"	d
V2_CONTROLMSG_VALUE0_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	537;"	d
V2_CONTROLMSG_VALUE0_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	529;"	d
V2_CONTROLMSG_VALUE0_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	538;"	d
V2_CONTROLMSG_VALUE0_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	532;"	d
V2_CONTROLMSG_VALUE1_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	543;"	d
V2_CONTROLMSG_VALUE1_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	542;"	d
V2_CONTROLMSG_VALUE1_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	546;"	d
V2_CONTROLMSG_VALUE1_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	545;"	d
V2_CONTROLMSG_VALUE1_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	547;"	d
V2_CONTROLMSG_VALUE1_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	548;"	d
V2_CONTROLMSG_VALUE1_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	549;"	d
V2_CONTROLMSG_VALUE1_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	541;"	d
V2_CONTROLMSG_VALUE1_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	550;"	d
V2_CONTROLMSG_VALUE1_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	544;"	d
V2_CRCMSG_CRC_SR_FE_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1275;"	d
V2_CRCMSG_CRC_SR_FE_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1274;"	d
V2_CRCMSG_CRC_SR_FE_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1278;"	d
V2_CRCMSG_CRC_SR_FE_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1277;"	d
V2_CRCMSG_CRC_SR_FE_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1279;"	d
V2_CRCMSG_CRC_SR_FE_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1280;"	d
V2_CRCMSG_CRC_SR_FE_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1281;"	d
V2_CRCMSG_CRC_SR_FE_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1273;"	d
V2_CRCMSG_CRC_SR_FE_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1282;"	d
V2_CRCMSG_CRC_SR_FE_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1276;"	d
V2_CRCMSG_CRC_VDEB_BURSTB_ADDR_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1239;"	d
V2_CRCMSG_CRC_VDEB_BURSTB_ADDR_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1238;"	d
V2_CRCMSG_CRC_VDEB_BURSTB_ADDR_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1242;"	d
V2_CRCMSG_CRC_VDEB_BURSTB_ADDR_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1241;"	d
V2_CRCMSG_CRC_VDEB_BURSTB_ADDR_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1243;"	d
V2_CRCMSG_CRC_VDEB_BURSTB_ADDR_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1244;"	d
V2_CRCMSG_CRC_VDEB_BURSTB_ADDR_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1245;"	d
V2_CRCMSG_CRC_VDEB_BURSTB_ADDR_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1237;"	d
V2_CRCMSG_CRC_VDEB_BURSTB_ADDR_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1246;"	d
V2_CRCMSG_CRC_VDEB_BURSTB_ADDR_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1240;"	d
V2_CRCMSG_CRC_VDEB_BURSTB_WDATA_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1227;"	d
V2_CRCMSG_CRC_VDEB_BURSTB_WDATA_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1226;"	d
V2_CRCMSG_CRC_VDEB_BURSTB_WDATA_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1230;"	d
V2_CRCMSG_CRC_VDEB_BURSTB_WDATA_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1229;"	d
V2_CRCMSG_CRC_VDEB_BURSTB_WDATA_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1231;"	d
V2_CRCMSG_CRC_VDEB_BURSTB_WDATA_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1232;"	d
V2_CRCMSG_CRC_VDEB_BURSTB_WDATA_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1233;"	d
V2_CRCMSG_CRC_VDEB_BURSTB_WDATA_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1225;"	d
V2_CRCMSG_CRC_VDEB_BURSTB_WDATA_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1234;"	d
V2_CRCMSG_CRC_VDEB_BURSTB_WDATA_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1228;"	d
V2_CRCMSG_CRC_VDEB_SCALE_ADDR_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1263;"	d
V2_CRCMSG_CRC_VDEB_SCALE_ADDR_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1262;"	d
V2_CRCMSG_CRC_VDEB_SCALE_ADDR_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1266;"	d
V2_CRCMSG_CRC_VDEB_SCALE_ADDR_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1265;"	d
V2_CRCMSG_CRC_VDEB_SCALE_ADDR_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1267;"	d
V2_CRCMSG_CRC_VDEB_SCALE_ADDR_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1268;"	d
V2_CRCMSG_CRC_VDEB_SCALE_ADDR_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1269;"	d
V2_CRCMSG_CRC_VDEB_SCALE_ADDR_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1261;"	d
V2_CRCMSG_CRC_VDEB_SCALE_ADDR_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1270;"	d
V2_CRCMSG_CRC_VDEB_SCALE_ADDR_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1264;"	d
V2_CRCMSG_CRC_VDEB_SCALE_WDATA_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1251;"	d
V2_CRCMSG_CRC_VDEB_SCALE_WDATA_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1250;"	d
V2_CRCMSG_CRC_VDEB_SCALE_WDATA_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1254;"	d
V2_CRCMSG_CRC_VDEB_SCALE_WDATA_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1253;"	d
V2_CRCMSG_CRC_VDEB_SCALE_WDATA_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1255;"	d
V2_CRCMSG_CRC_VDEB_SCALE_WDATA_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1256;"	d
V2_CRCMSG_CRC_VDEB_SCALE_WDATA_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1257;"	d
V2_CRCMSG_CRC_VDEB_SCALE_WDATA_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1249;"	d
V2_CRCMSG_CRC_VDEB_SCALE_WDATA_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1258;"	d
V2_CRCMSG_CRC_VDEB_SCALE_WDATA_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1252;"	d
V2_CRCMSG_CRC_VDEB_SYSMEM_ADDR_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1215;"	d
V2_CRCMSG_CRC_VDEB_SYSMEM_ADDR_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1214;"	d
V2_CRCMSG_CRC_VDEB_SYSMEM_ADDR_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1218;"	d
V2_CRCMSG_CRC_VDEB_SYSMEM_ADDR_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1217;"	d
V2_CRCMSG_CRC_VDEB_SYSMEM_ADDR_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1219;"	d
V2_CRCMSG_CRC_VDEB_SYSMEM_ADDR_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1220;"	d
V2_CRCMSG_CRC_VDEB_SYSMEM_ADDR_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1221;"	d
V2_CRCMSG_CRC_VDEB_SYSMEM_ADDR_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1213;"	d
V2_CRCMSG_CRC_VDEB_SYSMEM_ADDR_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1222;"	d
V2_CRCMSG_CRC_VDEB_SYSMEM_ADDR_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1216;"	d
V2_CRCMSG_CRC_VDEB_SYSMEM_WDATA_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1203;"	d
V2_CRCMSG_CRC_VDEB_SYSMEM_WDATA_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1202;"	d
V2_CRCMSG_CRC_VDEB_SYSMEM_WDATA_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1206;"	d
V2_CRCMSG_CRC_VDEB_SYSMEM_WDATA_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1205;"	d
V2_CRCMSG_CRC_VDEB_SYSMEM_WDATA_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1207;"	d
V2_CRCMSG_CRC_VDEB_SYSMEM_WDATA_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1208;"	d
V2_CRCMSG_CRC_VDEB_SYSMEM_WDATA_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1209;"	d
V2_CRCMSG_CRC_VDEB_SYSMEM_WDATA_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1201;"	d
V2_CRCMSG_CRC_VDEB_SYSMEM_WDATA_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1210;"	d
V2_CRCMSG_CRC_VDEB_SYSMEM_WDATA_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1204;"	d
V2_CRCMSG_CRC_VDMC_PIXRECON_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1191;"	d
V2_CRCMSG_CRC_VDMC_PIXRECON_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1190;"	d
V2_CRCMSG_CRC_VDMC_PIXRECON_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1194;"	d
V2_CRCMSG_CRC_VDMC_PIXRECON_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1193;"	d
V2_CRCMSG_CRC_VDMC_PIXRECON_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1195;"	d
V2_CRCMSG_CRC_VDMC_PIXRECON_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1196;"	d
V2_CRCMSG_CRC_VDMC_PIXRECON_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1197;"	d
V2_CRCMSG_CRC_VDMC_PIXRECON_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1189;"	d
V2_CRCMSG_CRC_VDMC_PIXRECON_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1198;"	d
V2_CRCMSG_CRC_VDMC_PIXRECON_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1192;"	d
V2_CRCMSG_CRC_VEC_CMD_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1167;"	d
V2_CRCMSG_CRC_VEC_CMD_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1166;"	d
V2_CRCMSG_CRC_VEC_CMD_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1170;"	d
V2_CRCMSG_CRC_VEC_CMD_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1169;"	d
V2_CRCMSG_CRC_VEC_CMD_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1171;"	d
V2_CRCMSG_CRC_VEC_CMD_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1172;"	d
V2_CRCMSG_CRC_VEC_CMD_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1173;"	d
V2_CRCMSG_CRC_VEC_CMD_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1165;"	d
V2_CRCMSG_CRC_VEC_CMD_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1174;"	d
V2_CRCMSG_CRC_VEC_CMD_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1168;"	d
V2_CRCMSG_CRC_VEC_IXFORM_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1179;"	d
V2_CRCMSG_CRC_VEC_IXFORM_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1178;"	d
V2_CRCMSG_CRC_VEC_IXFORM_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1182;"	d
V2_CRCMSG_CRC_VEC_IXFORM_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1181;"	d
V2_CRCMSG_CRC_VEC_IXFORM_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1183;"	d
V2_CRCMSG_CRC_VEC_IXFORM_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1184;"	d
V2_CRCMSG_CRC_VEC_IXFORM_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1185;"	d
V2_CRCMSG_CRC_VEC_IXFORM_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1177;"	d
V2_CRCMSG_CRC_VEC_IXFORM_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1186;"	d
V2_CRCMSG_CRC_VEC_IXFORM_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1180;"	d
V2_CRCMSG_FENCE_ID_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1143;"	d
V2_CRCMSG_FENCE_ID_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1142;"	d
V2_CRCMSG_FENCE_ID_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1146;"	d
V2_CRCMSG_FENCE_ID_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1145;"	d
V2_CRCMSG_FENCE_ID_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1147;"	d
V2_CRCMSG_FENCE_ID_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1148;"	d
V2_CRCMSG_FENCE_ID_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1149;"	d
V2_CRCMSG_FENCE_ID_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1141;"	d
V2_CRCMSG_FENCE_ID_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1150;"	d
V2_CRCMSG_FENCE_ID_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1144;"	d
V2_CRCMSG_FLAGS_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1131;"	d
V2_CRCMSG_FLAGS_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1130;"	d
V2_CRCMSG_FLAGS_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1134;"	d
V2_CRCMSG_FLAGS_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1133;"	d
V2_CRCMSG_FLAGS_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1135;"	d
V2_CRCMSG_FLAGS_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1136;"	d
V2_CRCMSG_FLAGS_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1137;"	d
V2_CRCMSG_FLAGS_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1129;"	d
V2_CRCMSG_FLAGS_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1138;"	d
V2_CRCMSG_FLAGS_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1132;"	d
V2_CRCMSG_MID_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1119;"	d
V2_CRCMSG_MID_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1118;"	d
V2_CRCMSG_MID_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1122;"	d
V2_CRCMSG_MID_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1121;"	d
V2_CRCMSG_MID_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1123;"	d
V2_CRCMSG_MID_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1124;"	d
V2_CRCMSG_MID_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1125;"	d
V2_CRCMSG_MID_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1117;"	d
V2_CRCMSG_MID_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1126;"	d
V2_CRCMSG_MID_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1120;"	d
V2_CRCMSG_SIZE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1102;"	d
V2_CRCMSG_SIZE_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1107;"	d
V2_CRCMSG_SIZE_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1106;"	d
V2_CRCMSG_SIZE_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1110;"	d
V2_CRCMSG_SIZE_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1109;"	d
V2_CRCMSG_SIZE_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1111;"	d
V2_CRCMSG_SIZE_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1112;"	d
V2_CRCMSG_SIZE_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1113;"	d
V2_CRCMSG_SIZE_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1105;"	d
V2_CRCMSG_SIZE_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1114;"	d
V2_CRCMSG_SIZE_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1108;"	d
V2_CRCMSG_TID_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1155;"	d
V2_CRCMSG_TID_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1154;"	d
V2_CRCMSG_TID_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1158;"	d
V2_CRCMSG_TID_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1157;"	d
V2_CRCMSG_TID_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1159;"	d
V2_CRCMSG_TID_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1160;"	d
V2_CRCMSG_TID_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1161;"	d
V2_CRCMSG_TID_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1153;"	d
V2_CRCMSG_TID_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1162;"	d
V2_CRCMSG_TID_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1156;"	d
V2_DECODEDMSG_BEWDT_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1057;"	d
V2_DECODEDMSG_BEWDT_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1056;"	d
V2_DECODEDMSG_BEWDT_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1060;"	d
V2_DECODEDMSG_BEWDT_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1059;"	d
V2_DECODEDMSG_BEWDT_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1061;"	d
V2_DECODEDMSG_BEWDT_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1062;"	d
V2_DECODEDMSG_BEWDT_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1063;"	d
V2_DECODEDMSG_BEWDT_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1055;"	d
V2_DECODEDMSG_BEWDT_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1064;"	d
V2_DECODEDMSG_BEWDT_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1058;"	d
V2_DECODEDMSG_FENCE_ID_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	985;"	d
V2_DECODEDMSG_FENCE_ID_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	984;"	d
V2_DECODEDMSG_FENCE_ID_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	988;"	d
V2_DECODEDMSG_FENCE_ID_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	987;"	d
V2_DECODEDMSG_FENCE_ID_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	989;"	d
V2_DECODEDMSG_FENCE_ID_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	990;"	d
V2_DECODEDMSG_FENCE_ID_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	991;"	d
V2_DECODEDMSG_FENCE_ID_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	983;"	d
V2_DECODEDMSG_FENCE_ID_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	992;"	d
V2_DECODEDMSG_FENCE_ID_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	986;"	d
V2_DECODEDMSG_FE_ERR_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1009;"	d
V2_DECODEDMSG_FE_ERR_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1008;"	d
V2_DECODEDMSG_FE_ERR_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1012;"	d
V2_DECODEDMSG_FE_ERR_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1011;"	d
V2_DECODEDMSG_FE_ERR_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1013;"	d
V2_DECODEDMSG_FE_ERR_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1014;"	d
V2_DECODEDMSG_FE_ERR_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1015;"	d
V2_DECODEDMSG_FE_ERR_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1007;"	d
V2_DECODEDMSG_FE_ERR_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1016;"	d
V2_DECODEDMSG_FE_ERR_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1010;"	d
V2_DECODEDMSG_FILLPICID_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1093;"	d
V2_DECODEDMSG_FILLPICID_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1092;"	d
V2_DECODEDMSG_FILLPICID_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1096;"	d
V2_DECODEDMSG_FILLPICID_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1095;"	d
V2_DECODEDMSG_FILLPICID_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1097;"	d
V2_DECODEDMSG_FILLPICID_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1098;"	d
V2_DECODEDMSG_FILLPICID_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1099;"	d
V2_DECODEDMSG_FILLPICID_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1091;"	d
V2_DECODEDMSG_FILLPICID_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1100;"	d
V2_DECODEDMSG_FILLPICID_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1094;"	d
V2_DECODEDMSG_FLAGS_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	973;"	d
V2_DECODEDMSG_FLAGS_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	972;"	d
V2_DECODEDMSG_FLAGS_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	976;"	d
V2_DECODEDMSG_FLAGS_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	975;"	d
V2_DECODEDMSG_FLAGS_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	977;"	d
V2_DECODEDMSG_FLAGS_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	978;"	d
V2_DECODEDMSG_FLAGS_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	979;"	d
V2_DECODEDMSG_FLAGS_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	971;"	d
V2_DECODEDMSG_FLAGS_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	980;"	d
V2_DECODEDMSG_FLAGS_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	974;"	d
V2_DECODEDMSG_GOOD_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1081;"	d
V2_DECODEDMSG_GOOD_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1080;"	d
V2_DECODEDMSG_GOOD_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1084;"	d
V2_DECODEDMSG_GOOD_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1083;"	d
V2_DECODEDMSG_GOOD_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1085;"	d
V2_DECODEDMSG_GOOD_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1086;"	d
V2_DECODEDMSG_GOOD_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1087;"	d
V2_DECODEDMSG_GOOD_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1079;"	d
V2_DECODEDMSG_GOOD_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1088;"	d
V2_DECODEDMSG_GOOD_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1082;"	d
V2_DECODEDMSG_MID_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	961;"	d
V2_DECODEDMSG_MID_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	960;"	d
V2_DECODEDMSG_MID_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	964;"	d
V2_DECODEDMSG_MID_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	963;"	d
V2_DECODEDMSG_MID_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	965;"	d
V2_DECODEDMSG_MID_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	966;"	d
V2_DECODEDMSG_MID_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	967;"	d
V2_DECODEDMSG_MID_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	959;"	d
V2_DECODEDMSG_MID_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	968;"	d
V2_DECODEDMSG_MID_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	962;"	d
V2_DECODEDMSG_RENDEC_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1045;"	d
V2_DECODEDMSG_RENDEC_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1044;"	d
V2_DECODEDMSG_RENDEC_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1048;"	d
V2_DECODEDMSG_RENDEC_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1047;"	d
V2_DECODEDMSG_RENDEC_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1049;"	d
V2_DECODEDMSG_RENDEC_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1050;"	d
V2_DECODEDMSG_RENDEC_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1051;"	d
V2_DECODEDMSG_RENDEC_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1043;"	d
V2_DECODEDMSG_RENDEC_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1052;"	d
V2_DECODEDMSG_RENDEC_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1046;"	d
V2_DECODEDMSG_SIZE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	944;"	d
V2_DECODEDMSG_SIZE_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	949;"	d
V2_DECODEDMSG_SIZE_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	948;"	d
V2_DECODEDMSG_SIZE_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	952;"	d
V2_DECODEDMSG_SIZE_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	951;"	d
V2_DECODEDMSG_SIZE_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	953;"	d
V2_DECODEDMSG_SIZE_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	954;"	d
V2_DECODEDMSG_SIZE_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	955;"	d
V2_DECODEDMSG_SIZE_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	947;"	d
V2_DECODEDMSG_SIZE_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	956;"	d
V2_DECODEDMSG_SIZE_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	950;"	d
V2_DECODEDMSG_SKIPPED_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1069;"	d
V2_DECODEDMSG_SKIPPED_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1068;"	d
V2_DECODEDMSG_SKIPPED_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1072;"	d
V2_DECODEDMSG_SKIPPED_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1071;"	d
V2_DECODEDMSG_SKIPPED_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1073;"	d
V2_DECODEDMSG_SKIPPED_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1074;"	d
V2_DECODEDMSG_SKIPPED_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1075;"	d
V2_DECODEDMSG_SKIPPED_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1067;"	d
V2_DECODEDMSG_SKIPPED_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1076;"	d
V2_DECODEDMSG_SKIPPED_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1070;"	d
V2_DECODEDMSG_TID_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	997;"	d
V2_DECODEDMSG_TID_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	996;"	d
V2_DECODEDMSG_TID_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1000;"	d
V2_DECODEDMSG_TID_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	999;"	d
V2_DECODEDMSG_TID_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1001;"	d
V2_DECODEDMSG_TID_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1002;"	d
V2_DECODEDMSG_TID_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1003;"	d
V2_DECODEDMSG_TID_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	995;"	d
V2_DECODEDMSG_TID_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1004;"	d
V2_DECODEDMSG_TID_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	998;"	d
V2_DECODEDMSG_VDEB_ERR_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1033;"	d
V2_DECODEDMSG_VDEB_ERR_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1032;"	d
V2_DECODEDMSG_VDEB_ERR_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1036;"	d
V2_DECODEDMSG_VDEB_ERR_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1035;"	d
V2_DECODEDMSG_VDEB_ERR_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1037;"	d
V2_DECODEDMSG_VDEB_ERR_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1038;"	d
V2_DECODEDMSG_VDEB_ERR_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1039;"	d
V2_DECODEDMSG_VDEB_ERR_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1031;"	d
V2_DECODEDMSG_VDEB_ERR_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1040;"	d
V2_DECODEDMSG_VDEB_ERR_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1034;"	d
V2_DECODEDMSG_VDMC_ERR_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1021;"	d
V2_DECODEDMSG_VDMC_ERR_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1020;"	d
V2_DECODEDMSG_VDMC_ERR_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1024;"	d
V2_DECODEDMSG_VDMC_ERR_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1023;"	d
V2_DECODEDMSG_VDMC_ERR_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1025;"	d
V2_DECODEDMSG_VDMC_ERR_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1026;"	d
V2_DECODEDMSG_VDMC_ERR_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1027;"	d
V2_DECODEDMSG_VDMC_ERR_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1019;"	d
V2_DECODEDMSG_VDMC_ERR_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1028;"	d
V2_DECODEDMSG_VDMC_ERR_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1022;"	d
V2_DECODEMSG_CODE_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	605;"	d
V2_DECODEMSG_CODE_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	604;"	d
V2_DECODEMSG_CODE_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	608;"	d
V2_DECODEMSG_CODE_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	607;"	d
V2_DECODEMSG_CODE_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	609;"	d
V2_DECODEMSG_CODE_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	610;"	d
V2_DECODEMSG_CODE_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	611;"	d
V2_DECODEMSG_CODE_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	603;"	d
V2_DECODEMSG_CODE_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	612;"	d
V2_DECODEMSG_CODE_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	606;"	d
V2_DECODEMSG_DEPCORE_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	653;"	d
V2_DECODEMSG_DEPCORE_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	652;"	d
V2_DECODEMSG_DEPCORE_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	656;"	d
V2_DECODEMSG_DEPCORE_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	655;"	d
V2_DECODEMSG_DEPCORE_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	657;"	d
V2_DECODEMSG_DEPCORE_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	658;"	d
V2_DECODEMSG_DEPCORE_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	659;"	d
V2_DECODEMSG_DEPCORE_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	651;"	d
V2_DECODEMSG_DEPCORE_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	660;"	d
V2_DECODEMSG_DEPCORE_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	654;"	d
V2_DECODEMSG_DEPTID_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	641;"	d
V2_DECODEMSG_DEPTID_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	640;"	d
V2_DECODEMSG_DEPTID_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	644;"	d
V2_DECODEMSG_DEPTID_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	643;"	d
V2_DECODEMSG_DEPTID_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	645;"	d
V2_DECODEMSG_DEPTID_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	646;"	d
V2_DECODEMSG_DEPTID_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	647;"	d
V2_DECODEMSG_DEPTID_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	639;"	d
V2_DECODEMSG_DEPTID_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	648;"	d
V2_DECODEMSG_DEPTID_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	642;"	d
V2_DECODEMSG_FENCE_ID_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	593;"	d
V2_DECODEMSG_FENCE_ID_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	592;"	d
V2_DECODEMSG_FENCE_ID_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	596;"	d
V2_DECODEMSG_FENCE_ID_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	595;"	d
V2_DECODEMSG_FENCE_ID_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	597;"	d
V2_DECODEMSG_FENCE_ID_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	598;"	d
V2_DECODEMSG_FENCE_ID_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	599;"	d
V2_DECODEMSG_FENCE_ID_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	591;"	d
V2_DECODEMSG_FENCE_ID_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	600;"	d
V2_DECODEMSG_FENCE_ID_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	594;"	d
V2_DECODEMSG_MID_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	569;"	d
V2_DECODEMSG_MID_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	568;"	d
V2_DECODEMSG_MID_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	572;"	d
V2_DECODEMSG_MID_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	571;"	d
V2_DECODEMSG_MID_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	573;"	d
V2_DECODEMSG_MID_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	574;"	d
V2_DECODEMSG_MID_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	575;"	d
V2_DECODEMSG_MID_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	567;"	d
V2_DECODEMSG_MID_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	576;"	d
V2_DECODEMSG_MID_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	570;"	d
V2_DECODEMSG_PSRMODINFO_ADDR_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	701;"	d
V2_DECODEMSG_PSRMODINFO_ADDR_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	700;"	d
V2_DECODEMSG_PSRMODINFO_ADDR_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	704;"	d
V2_DECODEMSG_PSRMODINFO_ADDR_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	703;"	d
V2_DECODEMSG_PSRMODINFO_ADDR_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	705;"	d
V2_DECODEMSG_PSRMODINFO_ADDR_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	706;"	d
V2_DECODEMSG_PSRMODINFO_ADDR_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	707;"	d
V2_DECODEMSG_PSRMODINFO_ADDR_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	699;"	d
V2_DECODEMSG_PSRMODINFO_ADDR_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	708;"	d
V2_DECODEMSG_PSRMODINFO_ADDR_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	702;"	d
V2_DECODEMSG_PSRMODINFO_SIZE_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	713;"	d
V2_DECODEMSG_PSRMODINFO_SIZE_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	712;"	d
V2_DECODEMSG_PSRMODINFO_SIZE_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	716;"	d
V2_DECODEMSG_PSRMODINFO_SIZE_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	715;"	d
V2_DECODEMSG_PSRMODINFO_SIZE_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	717;"	d
V2_DECODEMSG_PSRMODINFO_SIZE_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	718;"	d
V2_DECODEMSG_PSRMODINFO_SIZE_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	719;"	d
V2_DECODEMSG_PSRMODINFO_SIZE_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	711;"	d
V2_DECODEMSG_PSRMODINFO_SIZE_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	720;"	d
V2_DECODEMSG_PSRMODINFO_SIZE_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	714;"	d
V2_DECODEMSG_SIZE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	552;"	d
V2_DECODEMSG_SIZE_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	557;"	d
V2_DECODEMSG_SIZE_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	556;"	d
V2_DECODEMSG_SIZE_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	560;"	d
V2_DECODEMSG_SIZE_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	559;"	d
V2_DECODEMSG_SIZE_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	561;"	d
V2_DECODEMSG_SIZE_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	562;"	d
V2_DECODEMSG_SIZE_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	563;"	d
V2_DECODEMSG_SIZE_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	555;"	d
V2_DECODEMSG_SIZE_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	564;"	d
V2_DECODEMSG_SIZE_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	558;"	d
V2_DECODEMSG_STREAM_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	617;"	d
V2_DECODEMSG_STREAM_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	616;"	d
V2_DECODEMSG_STREAM_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	620;"	d
V2_DECODEMSG_STREAM_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	619;"	d
V2_DECODEMSG_STREAM_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	621;"	d
V2_DECODEMSG_STREAM_PTD_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	689;"	d
V2_DECODEMSG_STREAM_PTD_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	688;"	d
V2_DECODEMSG_STREAM_PTD_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	692;"	d
V2_DECODEMSG_STREAM_PTD_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	691;"	d
V2_DECODEMSG_STREAM_PTD_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	693;"	d
V2_DECODEMSG_STREAM_PTD_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	694;"	d
V2_DECODEMSG_STREAM_PTD_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	695;"	d
V2_DECODEMSG_STREAM_PTD_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	687;"	d
V2_DECODEMSG_STREAM_PTD_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	696;"	d
V2_DECODEMSG_STREAM_PTD_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	690;"	d
V2_DECODEMSG_STREAM_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	622;"	d
V2_DECODEMSG_STREAM_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	623;"	d
V2_DECODEMSG_STREAM_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	615;"	d
V2_DECODEMSG_STREAM_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	624;"	d
V2_DECODEMSG_STREAM_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	618;"	d
V2_DECODEMSG_TID_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	629;"	d
V2_DECODEMSG_TID_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	628;"	d
V2_DECODEMSG_TID_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	632;"	d
V2_DECODEMSG_TID_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	631;"	d
V2_DECODEMSG_TID_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	633;"	d
V2_DECODEMSG_TID_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	634;"	d
V2_DECODEMSG_TID_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	635;"	d
V2_DECODEMSG_TID_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	627;"	d
V2_DECODEMSG_TID_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	636;"	d
V2_DECODEMSG_TID_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	630;"	d
V2_DECODEMSG_TRANSACTION_ADDR_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	665;"	d
V2_DECODEMSG_TRANSACTION_ADDR_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	664;"	d
V2_DECODEMSG_TRANSACTION_ADDR_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	668;"	d
V2_DECODEMSG_TRANSACTION_ADDR_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	667;"	d
V2_DECODEMSG_TRANSACTION_ADDR_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	669;"	d
V2_DECODEMSG_TRANSACTION_ADDR_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	670;"	d
V2_DECODEMSG_TRANSACTION_ADDR_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	671;"	d
V2_DECODEMSG_TRANSACTION_ADDR_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	663;"	d
V2_DECODEMSG_TRANSACTION_ADDR_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	672;"	d
V2_DECODEMSG_TRANSACTION_ADDR_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	666;"	d
V2_DECODEMSG_TRANSACTION_SIZE_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	677;"	d
V2_DECODEMSG_TRANSACTION_SIZE_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	676;"	d
V2_DECODEMSG_TRANSACTION_SIZE_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	680;"	d
V2_DECODEMSG_TRANSACTION_SIZE_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	679;"	d
V2_DECODEMSG_TRANSACTION_SIZE_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	681;"	d
V2_DECODEMSG_TRANSACTION_SIZE_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	682;"	d
V2_DECODEMSG_TRANSACTION_SIZE_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	683;"	d
V2_DECODEMSG_TRANSACTION_SIZE_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	675;"	d
V2_DECODEMSG_TRANSACTION_SIZE_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	684;"	d
V2_DECODEMSG_TRANSACTION_SIZE_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	678;"	d
V2_DECODEMSG_TYPE_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	581;"	d
V2_DECODEMSG_TYPE_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	580;"	d
V2_DECODEMSG_TYPE_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	584;"	d
V2_DECODEMSG_TYPE_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	583;"	d
V2_DECODEMSG_TYPE_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	585;"	d
V2_DECODEMSG_TYPE_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	586;"	d
V2_DECODEMSG_TYPE_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	587;"	d
V2_DECODEMSG_TYPE_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	579;"	d
V2_DECODEMSG_TYPE_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	588;"	d
V2_DECODEMSG_TYPE_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	582;"	d
V2_FENCEMSG_FENCE_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	849;"	d
V2_FENCEMSG_FENCE_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	848;"	d
V2_FENCEMSG_FENCE_ID_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	837;"	d
V2_FENCEMSG_FENCE_ID_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	836;"	d
V2_FENCEMSG_FENCE_ID_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	840;"	d
V2_FENCEMSG_FENCE_ID_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	839;"	d
V2_FENCEMSG_FENCE_ID_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	841;"	d
V2_FENCEMSG_FENCE_ID_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	842;"	d
V2_FENCEMSG_FENCE_ID_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	843;"	d
V2_FENCEMSG_FENCE_ID_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	835;"	d
V2_FENCEMSG_FENCE_ID_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	844;"	d
V2_FENCEMSG_FENCE_ID_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	838;"	d
V2_FENCEMSG_FENCE_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	852;"	d
V2_FENCEMSG_FENCE_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	851;"	d
V2_FENCEMSG_FENCE_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	853;"	d
V2_FENCEMSG_FENCE_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	854;"	d
V2_FENCEMSG_FENCE_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	855;"	d
V2_FENCEMSG_FENCE_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	847;"	d
V2_FENCEMSG_FENCE_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	856;"	d
V2_FENCEMSG_FENCE_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	850;"	d
V2_FENCEMSG_FLAGS_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	825;"	d
V2_FENCEMSG_FLAGS_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	824;"	d
V2_FENCEMSG_FLAGS_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	828;"	d
V2_FENCEMSG_FLAGS_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	827;"	d
V2_FENCEMSG_FLAGS_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	829;"	d
V2_FENCEMSG_FLAGS_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	830;"	d
V2_FENCEMSG_FLAGS_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	831;"	d
V2_FENCEMSG_FLAGS_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	823;"	d
V2_FENCEMSG_FLAGS_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	832;"	d
V2_FENCEMSG_FLAGS_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	826;"	d
V2_FENCEMSG_MID_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	813;"	d
V2_FENCEMSG_MID_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	812;"	d
V2_FENCEMSG_MID_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	816;"	d
V2_FENCEMSG_MID_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	815;"	d
V2_FENCEMSG_MID_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	817;"	d
V2_FENCEMSG_MID_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	818;"	d
V2_FENCEMSG_MID_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	819;"	d
V2_FENCEMSG_MID_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	811;"	d
V2_FENCEMSG_MID_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	820;"	d
V2_FENCEMSG_MID_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	814;"	d
V2_FENCEMSG_SIZE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	796;"	d
V2_FENCEMSG_SIZE_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	801;"	d
V2_FENCEMSG_SIZE_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	800;"	d
V2_FENCEMSG_SIZE_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	804;"	d
V2_FENCEMSG_SIZE_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	803;"	d
V2_FENCEMSG_SIZE_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	805;"	d
V2_FENCEMSG_SIZE_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	806;"	d
V2_FENCEMSG_SIZE_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	807;"	d
V2_FENCEMSG_SIZE_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	799;"	d
V2_FENCEMSG_SIZE_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	808;"	d
V2_FENCEMSG_SIZE_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	802;"	d
V2_INITMSG_COREID_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	215;"	d
V2_INITMSG_COREID_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	214;"	d
V2_INITMSG_COREID_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	218;"	d
V2_INITMSG_COREID_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	217;"	d
V2_INITMSG_COREID_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	219;"	d
V2_INITMSG_COREID_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	220;"	d
V2_INITMSG_COREID_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	221;"	d
V2_INITMSG_COREID_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	213;"	d
V2_INITMSG_COREID_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	222;"	d
V2_INITMSG_COREID_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	216;"	d
V2_INITMSG_DISABLEOPT_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	275;"	d
V2_INITMSG_DISABLEOPT_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	274;"	d
V2_INITMSG_DISABLEOPT_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	278;"	d
V2_INITMSG_DISABLEOPT_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	277;"	d
V2_INITMSG_DISABLEOPT_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	279;"	d
V2_INITMSG_DISABLEOPT_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	280;"	d
V2_INITMSG_DISABLEOPT_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	281;"	d
V2_INITMSG_DISABLEOPT_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	273;"	d
V2_INITMSG_DISABLEOPT_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	282;"	d
V2_INITMSG_DISABLEOPT_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	276;"	d
V2_INITMSG_FAKEBE_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	239;"	d
V2_INITMSG_FAKEBE_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	238;"	d
V2_INITMSG_FAKEBE_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	242;"	d
V2_INITMSG_FAKEBE_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	241;"	d
V2_INITMSG_FAKEBE_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	243;"	d
V2_INITMSG_FAKEBE_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	244;"	d
V2_INITMSG_FAKEBE_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	245;"	d
V2_INITMSG_FAKEBE_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	237;"	d
V2_INITMSG_FAKEBE_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	246;"	d
V2_INITMSG_FAKEBE_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	240;"	d
V2_INITMSG_FENCE_ID_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	203;"	d
V2_INITMSG_FENCE_ID_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	202;"	d
V2_INITMSG_FENCE_ID_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	206;"	d
V2_INITMSG_FENCE_ID_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	205;"	d
V2_INITMSG_FENCE_ID_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	207;"	d
V2_INITMSG_FENCE_ID_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	208;"	d
V2_INITMSG_FENCE_ID_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	209;"	d
V2_INITMSG_FENCE_ID_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	201;"	d
V2_INITMSG_FENCE_ID_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	210;"	d
V2_INITMSG_FENCE_ID_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	204;"	d
V2_INITMSG_LOCKSTEP_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	251;"	d
V2_INITMSG_LOCKSTEP_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	250;"	d
V2_INITMSG_LOCKSTEP_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	254;"	d
V2_INITMSG_LOCKSTEP_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	253;"	d
V2_INITMSG_LOCKSTEP_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	255;"	d
V2_INITMSG_LOCKSTEP_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	256;"	d
V2_INITMSG_LOCKSTEP_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	257;"	d
V2_INITMSG_LOCKSTEP_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	249;"	d
V2_INITMSG_LOCKSTEP_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	258;"	d
V2_INITMSG_LOCKSTEP_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	252;"	d
V2_INITMSG_MID_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	179;"	d
V2_INITMSG_MID_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	178;"	d
V2_INITMSG_MID_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	182;"	d
V2_INITMSG_MID_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	181;"	d
V2_INITMSG_MID_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	183;"	d
V2_INITMSG_MID_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	184;"	d
V2_INITMSG_MID_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	185;"	d
V2_INITMSG_MID_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	177;"	d
V2_INITMSG_MID_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	186;"	d
V2_INITMSG_MID_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	180;"	d
V2_INITMSG_MMU_36_BIT_TWIDDLE_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	299;"	d
V2_INITMSG_MMU_36_BIT_TWIDDLE_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	298;"	d
V2_INITMSG_MMU_36_BIT_TWIDDLE_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	302;"	d
V2_INITMSG_MMU_36_BIT_TWIDDLE_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	301;"	d
V2_INITMSG_MMU_36_BIT_TWIDDLE_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	303;"	d
V2_INITMSG_MMU_36_BIT_TWIDDLE_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	304;"	d
V2_INITMSG_MMU_36_BIT_TWIDDLE_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	305;"	d
V2_INITMSG_MMU_36_BIT_TWIDDLE_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	297;"	d
V2_INITMSG_MMU_36_BIT_TWIDDLE_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	306;"	d
V2_INITMSG_MMU_36_BIT_TWIDDLE_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	300;"	d
V2_INITMSG_MMU_CONTROL2_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	287;"	d
V2_INITMSG_MMU_CONTROL2_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	286;"	d
V2_INITMSG_MMU_CONTROL2_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	290;"	d
V2_INITMSG_MMU_CONTROL2_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	289;"	d
V2_INITMSG_MMU_CONTROL2_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	291;"	d
V2_INITMSG_MMU_CONTROL2_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	292;"	d
V2_INITMSG_MMU_CONTROL2_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	293;"	d
V2_INITMSG_MMU_CONTROL2_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	285;"	d
V2_INITMSG_MMU_CONTROL2_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	294;"	d
V2_INITMSG_MMU_CONTROL2_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	288;"	d
V2_INITMSG_MMU_DIR_LIST_BASE_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	111;"	d
V2_INITMSG_MMU_DIR_LIST_BASE_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	110;"	d
V2_INITMSG_MMU_DIR_LIST_BASE_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	114;"	d
V2_INITMSG_MMU_DIR_LIST_BASE_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	113;"	d
V2_INITMSG_MMU_DIR_LIST_BASE_NO_ENTRIES	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	119;"	d
V2_INITMSG_MMU_DIR_LIST_BASE_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	115;"	d
V2_INITMSG_MMU_DIR_LIST_BASE_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	116;"	d
V2_INITMSG_MMU_DIR_LIST_BASE_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	117;"	d
V2_INITMSG_MMU_DIR_LIST_BASE_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	109;"	d
V2_INITMSG_MMU_DIR_LIST_BASE_STRIDE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	118;"	d
V2_INITMSG_MMU_DIR_LIST_BASE_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	120;"	d
V2_INITMSG_MMU_DIR_LIST_BASE_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	112;"	d
V2_INITMSG_MMU_TILE_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	125;"	d
V2_INITMSG_MMU_TILE_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	124;"	d
V2_INITMSG_MMU_TILE_EXT_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	139;"	d
V2_INITMSG_MMU_TILE_EXT_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	138;"	d
V2_INITMSG_MMU_TILE_EXT_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	142;"	d
V2_INITMSG_MMU_TILE_EXT_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	141;"	d
V2_INITMSG_MMU_TILE_EXT_NO_ENTRIES	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	147;"	d
V2_INITMSG_MMU_TILE_EXT_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	143;"	d
V2_INITMSG_MMU_TILE_EXT_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	144;"	d
V2_INITMSG_MMU_TILE_EXT_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	145;"	d
V2_INITMSG_MMU_TILE_EXT_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	137;"	d
V2_INITMSG_MMU_TILE_EXT_STRIDE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	146;"	d
V2_INITMSG_MMU_TILE_EXT_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	148;"	d
V2_INITMSG_MMU_TILE_EXT_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	140;"	d
V2_INITMSG_MMU_TILE_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	128;"	d
V2_INITMSG_MMU_TILE_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	127;"	d
V2_INITMSG_MMU_TILE_NO_ENTRIES	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	133;"	d
V2_INITMSG_MMU_TILE_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	129;"	d
V2_INITMSG_MMU_TILE_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	130;"	d
V2_INITMSG_MMU_TILE_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	131;"	d
V2_INITMSG_MMU_TILE_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	123;"	d
V2_INITMSG_MMU_TILE_STRIDE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	132;"	d
V2_INITMSG_MMU_TILE_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	134;"	d
V2_INITMSG_MMU_TILE_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	126;"	d
V2_INITMSG_PARSEONLY_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	227;"	d
V2_INITMSG_PARSEONLY_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	226;"	d
V2_INITMSG_PARSEONLY_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	230;"	d
V2_INITMSG_PARSEONLY_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	229;"	d
V2_INITMSG_PARSEONLY_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	231;"	d
V2_INITMSG_PARSEONLY_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	232;"	d
V2_INITMSG_PARSEONLY_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	233;"	d
V2_INITMSG_PARSEONLY_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	225;"	d
V2_INITMSG_PARSEONLY_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	234;"	d
V2_INITMSG_PARSEONLY_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	228;"	d
V2_INITMSG_PEFORMANCELOG_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	263;"	d
V2_INITMSG_PEFORMANCELOG_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	262;"	d
V2_INITMSG_PEFORMANCELOG_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	266;"	d
V2_INITMSG_PEFORMANCELOG_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	265;"	d
V2_INITMSG_PEFORMANCELOG_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	267;"	d
V2_INITMSG_PEFORMANCELOG_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	268;"	d
V2_INITMSG_PEFORMANCELOG_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	269;"	d
V2_INITMSG_PEFORMANCELOG_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	261;"	d
V2_INITMSG_PEFORMANCELOG_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	270;"	d
V2_INITMSG_PEFORMANCELOG_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	264;"	d
V2_INITMSG_RENDEC_BUFFER_ADDR0_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	335;"	d
V2_INITMSG_RENDEC_BUFFER_ADDR0_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	334;"	d
V2_INITMSG_RENDEC_BUFFER_ADDR0_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	338;"	d
V2_INITMSG_RENDEC_BUFFER_ADDR0_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	337;"	d
V2_INITMSG_RENDEC_BUFFER_ADDR0_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	339;"	d
V2_INITMSG_RENDEC_BUFFER_ADDR0_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	340;"	d
V2_INITMSG_RENDEC_BUFFER_ADDR0_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	341;"	d
V2_INITMSG_RENDEC_BUFFER_ADDR0_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	333;"	d
V2_INITMSG_RENDEC_BUFFER_ADDR0_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	342;"	d
V2_INITMSG_RENDEC_BUFFER_ADDR0_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	336;"	d
V2_INITMSG_RENDEC_BUFFER_ADDR1_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	347;"	d
V2_INITMSG_RENDEC_BUFFER_ADDR1_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	346;"	d
V2_INITMSG_RENDEC_BUFFER_ADDR1_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	350;"	d
V2_INITMSG_RENDEC_BUFFER_ADDR1_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	349;"	d
V2_INITMSG_RENDEC_BUFFER_ADDR1_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	351;"	d
V2_INITMSG_RENDEC_BUFFER_ADDR1_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	352;"	d
V2_INITMSG_RENDEC_BUFFER_ADDR1_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	353;"	d
V2_INITMSG_RENDEC_BUFFER_ADDR1_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	345;"	d
V2_INITMSG_RENDEC_BUFFER_ADDR1_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	354;"	d
V2_INITMSG_RENDEC_BUFFER_ADDR1_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	348;"	d
V2_INITMSG_RENDEC_BUFFER_SIZE_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	359;"	d
V2_INITMSG_RENDEC_BUFFER_SIZE_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	358;"	d
V2_INITMSG_RENDEC_BUFFER_SIZE_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	362;"	d
V2_INITMSG_RENDEC_BUFFER_SIZE_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	361;"	d
V2_INITMSG_RENDEC_BUFFER_SIZE_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	363;"	d
V2_INITMSG_RENDEC_BUFFER_SIZE_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	364;"	d
V2_INITMSG_RENDEC_BUFFER_SIZE_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	365;"	d
V2_INITMSG_RENDEC_BUFFER_SIZE_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	357;"	d
V2_INITMSG_RENDEC_BUFFER_SIZE_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	366;"	d
V2_INITMSG_RENDEC_BUFFER_SIZE_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	360;"	d
V2_INITMSG_RENDEC_CONTROL0_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	311;"	d
V2_INITMSG_RENDEC_CONTROL0_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	310;"	d
V2_INITMSG_RENDEC_CONTROL0_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	314;"	d
V2_INITMSG_RENDEC_CONTROL0_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	313;"	d
V2_INITMSG_RENDEC_CONTROL0_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	315;"	d
V2_INITMSG_RENDEC_CONTROL0_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	316;"	d
V2_INITMSG_RENDEC_CONTROL0_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	317;"	d
V2_INITMSG_RENDEC_CONTROL0_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	309;"	d
V2_INITMSG_RENDEC_CONTROL0_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	318;"	d
V2_INITMSG_RENDEC_CONTROL0_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	312;"	d
V2_INITMSG_RENDEC_CONTROL1_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	323;"	d
V2_INITMSG_RENDEC_CONTROL1_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	322;"	d
V2_INITMSG_RENDEC_CONTROL1_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	326;"	d
V2_INITMSG_RENDEC_CONTROL1_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	325;"	d
V2_INITMSG_RENDEC_CONTROL1_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	327;"	d
V2_INITMSG_RENDEC_CONTROL1_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	328;"	d
V2_INITMSG_RENDEC_CONTROL1_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	329;"	d
V2_INITMSG_RENDEC_CONTROL1_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	321;"	d
V2_INITMSG_RENDEC_CONTROL1_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	330;"	d
V2_INITMSG_RENDEC_CONTROL1_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	324;"	d
V2_INITMSG_RENDEC_INITIAL_CONTEXT_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	153;"	d
V2_INITMSG_RENDEC_INITIAL_CONTEXT_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	152;"	d
V2_INITMSG_RENDEC_INITIAL_CONTEXT_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	156;"	d
V2_INITMSG_RENDEC_INITIAL_CONTEXT_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	155;"	d
V2_INITMSG_RENDEC_INITIAL_CONTEXT_NO_ENTRIES	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	161;"	d
V2_INITMSG_RENDEC_INITIAL_CONTEXT_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	157;"	d
V2_INITMSG_RENDEC_INITIAL_CONTEXT_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	158;"	d
V2_INITMSG_RENDEC_INITIAL_CONTEXT_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	159;"	d
V2_INITMSG_RENDEC_INITIAL_CONTEXT_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	151;"	d
V2_INITMSG_RENDEC_INITIAL_CONTEXT_STRIDE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	160;"	d
V2_INITMSG_RENDEC_INITIAL_CONTEXT_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	162;"	d
V2_INITMSG_RENDEC_INITIAL_CONTEXT_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	154;"	d
V2_INITMSG_SIZE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	106;"	d
V2_INITMSG_SIZE_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	167;"	d
V2_INITMSG_SIZE_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	166;"	d
V2_INITMSG_SIZE_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	170;"	d
V2_INITMSG_SIZE_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	169;"	d
V2_INITMSG_SIZE_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	171;"	d
V2_INITMSG_SIZE_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	172;"	d
V2_INITMSG_SIZE_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	173;"	d
V2_INITMSG_SIZE_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	165;"	d
V2_INITMSG_SIZE_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	174;"	d
V2_INITMSG_SIZE_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	168;"	d
V2_INITMSG_TYPE_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	191;"	d
V2_INITMSG_TYPE_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	190;"	d
V2_INITMSG_TYPE_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	194;"	d
V2_INITMSG_TYPE_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	193;"	d
V2_INITMSG_TYPE_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	195;"	d
V2_INITMSG_TYPE_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	196;"	d
V2_INITMSG_TYPE_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	197;"	d
V2_INITMSG_TYPE_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	189;"	d
V2_INITMSG_TYPE_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	198;"	d
V2_INITMSG_TYPE_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	192;"	d
V2_INITMSG_VEC_CONTROL_2_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	371;"	d
V2_INITMSG_VEC_CONTROL_2_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	370;"	d
V2_INITMSG_VEC_CONTROL_2_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	374;"	d
V2_INITMSG_VEC_CONTROL_2_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	373;"	d
V2_INITMSG_VEC_CONTROL_2_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	375;"	d
V2_INITMSG_VEC_CONTROL_2_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	376;"	d
V2_INITMSG_VEC_CONTROL_2_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	377;"	d
V2_INITMSG_VEC_CONTROL_2_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	369;"	d
V2_INITMSG_VEC_CONTROL_2_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	378;"	d
V2_INITMSG_VEC_CONTROL_2_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	372;"	d
V2_PADMSG_FENCE_ID_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	97;"	d
V2_PADMSG_FENCE_ID_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	96;"	d
V2_PADMSG_FENCE_ID_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	100;"	d
V2_PADMSG_FENCE_ID_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	99;"	d
V2_PADMSG_FENCE_ID_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	101;"	d
V2_PADMSG_FENCE_ID_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	102;"	d
V2_PADMSG_FENCE_ID_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	103;"	d
V2_PADMSG_FENCE_ID_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	95;"	d
V2_PADMSG_FENCE_ID_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	104;"	d
V2_PADMSG_FENCE_ID_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	98;"	d
V2_PADMSG_MID_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	73;"	d
V2_PADMSG_MID_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	72;"	d
V2_PADMSG_MID_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	76;"	d
V2_PADMSG_MID_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	75;"	d
V2_PADMSG_MID_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	77;"	d
V2_PADMSG_MID_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	78;"	d
V2_PADMSG_MID_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	79;"	d
V2_PADMSG_MID_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	71;"	d
V2_PADMSG_MID_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	80;"	d
V2_PADMSG_MID_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	74;"	d
V2_PADMSG_SIZE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	56;"	d
V2_PADMSG_SIZE_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	61;"	d
V2_PADMSG_SIZE_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	60;"	d
V2_PADMSG_SIZE_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	64;"	d
V2_PADMSG_SIZE_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	63;"	d
V2_PADMSG_SIZE_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	65;"	d
V2_PADMSG_SIZE_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	66;"	d
V2_PADMSG_SIZE_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	67;"	d
V2_PADMSG_SIZE_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	59;"	d
V2_PADMSG_SIZE_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	68;"	d
V2_PADMSG_SIZE_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	62;"	d
V2_PADMSG_TYPE_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	85;"	d
V2_PADMSG_TYPE_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	84;"	d
V2_PADMSG_TYPE_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	88;"	d
V2_PADMSG_TYPE_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	87;"	d
V2_PADMSG_TYPE_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	89;"	d
V2_PADMSG_TYPE_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	90;"	d
V2_PADMSG_TYPE_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	91;"	d
V2_PADMSG_TYPE_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	83;"	d
V2_PADMSG_TYPE_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	92;"	d
V2_PADMSG_TYPE_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	86;"	d
V2_PERFMSG_1SLICE_SIZE_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1385;"	d
V2_PERFMSG_1SLICE_SIZE_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1384;"	d
V2_PERFMSG_1SLICE_SIZE_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1388;"	d
V2_PERFMSG_1SLICE_SIZE_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1387;"	d
V2_PERFMSG_1SLICE_SIZE_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1389;"	d
V2_PERFMSG_1SLICE_SIZE_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1390;"	d
V2_PERFMSG_1SLICE_SIZE_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1391;"	d
V2_PERFMSG_1SLICE_SIZE_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1383;"	d
V2_PERFMSG_1SLICE_SIZE_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1392;"	d
V2_PERFMSG_1SLICE_SIZE_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1386;"	d
V2_PERFMSG_BE_1SLICE_DONE_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1493;"	d
V2_PERFMSG_BE_1SLICE_DONE_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1492;"	d
V2_PERFMSG_BE_1SLICE_DONE_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1496;"	d
V2_PERFMSG_BE_1SLICE_DONE_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1495;"	d
V2_PERFMSG_BE_1SLICE_DONE_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1497;"	d
V2_PERFMSG_BE_1SLICE_DONE_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1498;"	d
V2_PERFMSG_BE_1SLICE_DONE_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1499;"	d
V2_PERFMSG_BE_1SLICE_DONE_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1491;"	d
V2_PERFMSG_BE_1SLICE_DONE_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1500;"	d
V2_PERFMSG_BE_1SLICE_DONE_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1494;"	d
V2_PERFMSG_BE_PICTURE_COMPLETE_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1505;"	d
V2_PERFMSG_BE_PICTURE_COMPLETE_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1504;"	d
V2_PERFMSG_BE_PICTURE_COMPLETE_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1508;"	d
V2_PERFMSG_BE_PICTURE_COMPLETE_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1507;"	d
V2_PERFMSG_BE_PICTURE_COMPLETE_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1509;"	d
V2_PERFMSG_BE_PICTURE_COMPLETE_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1510;"	d
V2_PERFMSG_BE_PICTURE_COMPLETE_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1511;"	d
V2_PERFMSG_BE_PICTURE_COMPLETE_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1503;"	d
V2_PERFMSG_BE_PICTURE_COMPLETE_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1512;"	d
V2_PERFMSG_BE_PICTURE_COMPLETE_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1506;"	d
V2_PERFMSG_BE_PICTURE_STARTED_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1481;"	d
V2_PERFMSG_BE_PICTURE_STARTED_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1480;"	d
V2_PERFMSG_BE_PICTURE_STARTED_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1484;"	d
V2_PERFMSG_BE_PICTURE_STARTED_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1483;"	d
V2_PERFMSG_BE_PICTURE_STARTED_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1485;"	d
V2_PERFMSG_BE_PICTURE_STARTED_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1486;"	d
V2_PERFMSG_BE_PICTURE_STARTED_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1487;"	d
V2_PERFMSG_BE_PICTURE_STARTED_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1479;"	d
V2_PERFMSG_BE_PICTURE_STARTED_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1488;"	d
V2_PERFMSG_BE_PICTURE_STARTED_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1482;"	d
V2_PERFMSG_ENTDEC_STARTED_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1445;"	d
V2_PERFMSG_ENTDEC_STARTED_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1444;"	d
V2_PERFMSG_ENTDEC_STARTED_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1448;"	d
V2_PERFMSG_ENTDEC_STARTED_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1447;"	d
V2_PERFMSG_ENTDEC_STARTED_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1449;"	d
V2_PERFMSG_ENTDEC_STARTED_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1450;"	d
V2_PERFMSG_ENTDEC_STARTED_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1451;"	d
V2_PERFMSG_ENTDEC_STARTED_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1443;"	d
V2_PERFMSG_ENTDEC_STARTED_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1452;"	d
V2_PERFMSG_ENTDEC_STARTED_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1446;"	d
V2_PERFMSG_FENCE_ID_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1325;"	d
V2_PERFMSG_FENCE_ID_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1324;"	d
V2_PERFMSG_FENCE_ID_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1328;"	d
V2_PERFMSG_FENCE_ID_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1327;"	d
V2_PERFMSG_FENCE_ID_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1329;"	d
V2_PERFMSG_FENCE_ID_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1330;"	d
V2_PERFMSG_FENCE_ID_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1331;"	d
V2_PERFMSG_FENCE_ID_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1323;"	d
V2_PERFMSG_FENCE_ID_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1332;"	d
V2_PERFMSG_FENCE_ID_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1326;"	d
V2_PERFMSG_FE_1SLICE_DONE_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1457;"	d
V2_PERFMSG_FE_1SLICE_DONE_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1456;"	d
V2_PERFMSG_FE_1SLICE_DONE_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1460;"	d
V2_PERFMSG_FE_1SLICE_DONE_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1459;"	d
V2_PERFMSG_FE_1SLICE_DONE_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1461;"	d
V2_PERFMSG_FE_1SLICE_DONE_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1462;"	d
V2_PERFMSG_FE_1SLICE_DONE_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1463;"	d
V2_PERFMSG_FE_1SLICE_DONE_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1455;"	d
V2_PERFMSG_FE_1SLICE_DONE_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1464;"	d
V2_PERFMSG_FE_1SLICE_DONE_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1458;"	d
V2_PERFMSG_FE_PICTURE_COMPLETE_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1469;"	d
V2_PERFMSG_FE_PICTURE_COMPLETE_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1468;"	d
V2_PERFMSG_FE_PICTURE_COMPLETE_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1472;"	d
V2_PERFMSG_FE_PICTURE_COMPLETE_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1471;"	d
V2_PERFMSG_FE_PICTURE_COMPLETE_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1473;"	d
V2_PERFMSG_FE_PICTURE_COMPLETE_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1474;"	d
V2_PERFMSG_FE_PICTURE_COMPLETE_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1475;"	d
V2_PERFMSG_FE_PICTURE_COMPLETE_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1467;"	d
V2_PERFMSG_FE_PICTURE_COMPLETE_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1476;"	d
V2_PERFMSG_FE_PICTURE_COMPLETE_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1470;"	d
V2_PERFMSG_FIRMWARE_READY_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1409;"	d
V2_PERFMSG_FIRMWARE_READY_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1408;"	d
V2_PERFMSG_FIRMWARE_READY_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1412;"	d
V2_PERFMSG_FIRMWARE_READY_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1411;"	d
V2_PERFMSG_FIRMWARE_READY_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1413;"	d
V2_PERFMSG_FIRMWARE_READY_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1414;"	d
V2_PERFMSG_FIRMWARE_READY_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1415;"	d
V2_PERFMSG_FIRMWARE_READY_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1407;"	d
V2_PERFMSG_FIRMWARE_READY_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1416;"	d
V2_PERFMSG_FIRMWARE_READY_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1410;"	d
V2_PERFMSG_FIRMWARE_SAVED_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1433;"	d
V2_PERFMSG_FIRMWARE_SAVED_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1432;"	d
V2_PERFMSG_FIRMWARE_SAVED_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1436;"	d
V2_PERFMSG_FIRMWARE_SAVED_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1435;"	d
V2_PERFMSG_FIRMWARE_SAVED_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1437;"	d
V2_PERFMSG_FIRMWARE_SAVED_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1438;"	d
V2_PERFMSG_FIRMWARE_SAVED_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1439;"	d
V2_PERFMSG_FIRMWARE_SAVED_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1431;"	d
V2_PERFMSG_FIRMWARE_SAVED_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1440;"	d
V2_PERFMSG_FIRMWARE_SAVED_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1434;"	d
V2_PERFMSG_FLAGS_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1313;"	d
V2_PERFMSG_FLAGS_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1312;"	d
V2_PERFMSG_FLAGS_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1316;"	d
V2_PERFMSG_FLAGS_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1315;"	d
V2_PERFMSG_FLAGS_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1317;"	d
V2_PERFMSG_FLAGS_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1318;"	d
V2_PERFMSG_FLAGS_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1319;"	d
V2_PERFMSG_FLAGS_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1311;"	d
V2_PERFMSG_FLAGS_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1320;"	d
V2_PERFMSG_FLAGS_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1314;"	d
V2_PERFMSG_HEIGHT_MBS_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1361;"	d
V2_PERFMSG_HEIGHT_MBS_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1360;"	d
V2_PERFMSG_HEIGHT_MBS_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1364;"	d
V2_PERFMSG_HEIGHT_MBS_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1363;"	d
V2_PERFMSG_HEIGHT_MBS_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1365;"	d
V2_PERFMSG_HEIGHT_MBS_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1366;"	d
V2_PERFMSG_HEIGHT_MBS_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1367;"	d
V2_PERFMSG_HEIGHT_MBS_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1359;"	d
V2_PERFMSG_HEIGHT_MBS_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1368;"	d
V2_PERFMSG_HEIGHT_MBS_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1362;"	d
V2_PERFMSG_MID_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1301;"	d
V2_PERFMSG_MID_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1300;"	d
V2_PERFMSG_MID_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1304;"	d
V2_PERFMSG_MID_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1303;"	d
V2_PERFMSG_MID_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1305;"	d
V2_PERFMSG_MID_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1306;"	d
V2_PERFMSG_MID_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1307;"	d
V2_PERFMSG_MID_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1299;"	d
V2_PERFMSG_MID_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1308;"	d
V2_PERFMSG_MID_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1302;"	d
V2_PERFMSG_NUM_SLICES_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1373;"	d
V2_PERFMSG_NUM_SLICES_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1372;"	d
V2_PERFMSG_NUM_SLICES_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1376;"	d
V2_PERFMSG_NUM_SLICES_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1375;"	d
V2_PERFMSG_NUM_SLICES_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1377;"	d
V2_PERFMSG_NUM_SLICES_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1378;"	d
V2_PERFMSG_NUM_SLICES_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1379;"	d
V2_PERFMSG_NUM_SLICES_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1371;"	d
V2_PERFMSG_NUM_SLICES_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1380;"	d
V2_PERFMSG_NUM_SLICES_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1374;"	d
V2_PERFMSG_PARSE_AND_SETUP_REG_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1541;"	d
V2_PERFMSG_PARSE_AND_SETUP_REG_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1540;"	d
V2_PERFMSG_PARSE_AND_SETUP_REG_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1544;"	d
V2_PERFMSG_PARSE_AND_SETUP_REG_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1543;"	d
V2_PERFMSG_PARSE_AND_SETUP_REG_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1545;"	d
V2_PERFMSG_PARSE_AND_SETUP_REG_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1546;"	d
V2_PERFMSG_PARSE_AND_SETUP_REG_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1547;"	d
V2_PERFMSG_PARSE_AND_SETUP_REG_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1539;"	d
V2_PERFMSG_PARSE_AND_SETUP_REG_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1548;"	d
V2_PERFMSG_PARSE_AND_SETUP_REG_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1542;"	d
V2_PERFMSG_PICMAN_COMPLETE_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1421;"	d
V2_PERFMSG_PICMAN_COMPLETE_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1420;"	d
V2_PERFMSG_PICMAN_COMPLETE_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1424;"	d
V2_PERFMSG_PICMAN_COMPLETE_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1423;"	d
V2_PERFMSG_PICMAN_COMPLETE_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1425;"	d
V2_PERFMSG_PICMAN_COMPLETE_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1426;"	d
V2_PERFMSG_PICMAN_COMPLETE_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1427;"	d
V2_PERFMSG_PICMAN_COMPLETE_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1419;"	d
V2_PERFMSG_PICMAN_COMPLETE_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1428;"	d
V2_PERFMSG_PICMAN_COMPLETE_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1422;"	d
V2_PERFMSG_PICTURE_STARTED_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1397;"	d
V2_PERFMSG_PICTURE_STARTED_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1396;"	d
V2_PERFMSG_PICTURE_STARTED_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1400;"	d
V2_PERFMSG_PICTURE_STARTED_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1399;"	d
V2_PERFMSG_PICTURE_STARTED_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1401;"	d
V2_PERFMSG_PICTURE_STARTED_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1402;"	d
V2_PERFMSG_PICTURE_STARTED_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1403;"	d
V2_PERFMSG_PICTURE_STARTED_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1395;"	d
V2_PERFMSG_PICTURE_STARTED_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1404;"	d
V2_PERFMSG_PICTURE_STARTED_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1398;"	d
V2_PERFMSG_SIZE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1284;"	d
V2_PERFMSG_SIZE_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1289;"	d
V2_PERFMSG_SIZE_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1288;"	d
V2_PERFMSG_SIZE_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1292;"	d
V2_PERFMSG_SIZE_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1291;"	d
V2_PERFMSG_SIZE_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1293;"	d
V2_PERFMSG_SIZE_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1294;"	d
V2_PERFMSG_SIZE_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1295;"	d
V2_PERFMSG_SIZE_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1287;"	d
V2_PERFMSG_SIZE_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1296;"	d
V2_PERFMSG_SIZE_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1290;"	d
V2_PERFMSG_SYNC_COMPLETE_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1613;"	d
V2_PERFMSG_SYNC_COMPLETE_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1612;"	d
V2_PERFMSG_SYNC_COMPLETE_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1616;"	d
V2_PERFMSG_SYNC_COMPLETE_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1615;"	d
V2_PERFMSG_SYNC_COMPLETE_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1617;"	d
V2_PERFMSG_SYNC_COMPLETE_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1618;"	d
V2_PERFMSG_SYNC_COMPLETE_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1619;"	d
V2_PERFMSG_SYNC_COMPLETE_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1611;"	d
V2_PERFMSG_SYNC_COMPLETE_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1620;"	d
V2_PERFMSG_SYNC_COMPLETE_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1614;"	d
V2_PERFMSG_SYNC_START_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1601;"	d
V2_PERFMSG_SYNC_START_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1600;"	d
V2_PERFMSG_SYNC_START_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1604;"	d
V2_PERFMSG_SYNC_START_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1603;"	d
V2_PERFMSG_SYNC_START_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1605;"	d
V2_PERFMSG_SYNC_START_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1606;"	d
V2_PERFMSG_SYNC_START_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1607;"	d
V2_PERFMSG_SYNC_START_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1599;"	d
V2_PERFMSG_SYNC_START_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1608;"	d
V2_PERFMSG_SYNC_START_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1602;"	d
V2_PERFMSG_T1_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1553;"	d
V2_PERFMSG_T1_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1552;"	d
V2_PERFMSG_T1_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1556;"	d
V2_PERFMSG_T1_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1555;"	d
V2_PERFMSG_T1_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1557;"	d
V2_PERFMSG_T1_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1558;"	d
V2_PERFMSG_T1_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1559;"	d
V2_PERFMSG_T1_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1551;"	d
V2_PERFMSG_T1_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1560;"	d
V2_PERFMSG_T1_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1554;"	d
V2_PERFMSG_T2_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1565;"	d
V2_PERFMSG_T2_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1564;"	d
V2_PERFMSG_T2_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1568;"	d
V2_PERFMSG_T2_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1567;"	d
V2_PERFMSG_T2_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1569;"	d
V2_PERFMSG_T2_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1570;"	d
V2_PERFMSG_T2_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1571;"	d
V2_PERFMSG_T2_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1563;"	d
V2_PERFMSG_T2_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1572;"	d
V2_PERFMSG_T2_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1566;"	d
V2_PERFMSG_T3_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1577;"	d
V2_PERFMSG_T3_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1576;"	d
V2_PERFMSG_T3_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1580;"	d
V2_PERFMSG_T3_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1579;"	d
V2_PERFMSG_T3_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1581;"	d
V2_PERFMSG_T3_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1582;"	d
V2_PERFMSG_T3_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1583;"	d
V2_PERFMSG_T3_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1575;"	d
V2_PERFMSG_T3_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1584;"	d
V2_PERFMSG_T3_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1578;"	d
V2_PERFMSG_T4_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1589;"	d
V2_PERFMSG_T4_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1588;"	d
V2_PERFMSG_T4_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1592;"	d
V2_PERFMSG_T4_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1591;"	d
V2_PERFMSG_T4_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1593;"	d
V2_PERFMSG_T4_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1594;"	d
V2_PERFMSG_T4_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1595;"	d
V2_PERFMSG_T4_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1587;"	d
V2_PERFMSG_T4_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1596;"	d
V2_PERFMSG_T4_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1590;"	d
V2_PERFMSG_TID_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1337;"	d
V2_PERFMSG_TID_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1336;"	d
V2_PERFMSG_TID_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1340;"	d
V2_PERFMSG_TID_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1339;"	d
V2_PERFMSG_TID_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1341;"	d
V2_PERFMSG_TID_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1342;"	d
V2_PERFMSG_TID_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1343;"	d
V2_PERFMSG_TID_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1335;"	d
V2_PERFMSG_TID_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1344;"	d
V2_PERFMSG_TID_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1338;"	d
V2_PERFMSG_TOT_HW_BE_DECODE_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1529;"	d
V2_PERFMSG_TOT_HW_BE_DECODE_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1528;"	d
V2_PERFMSG_TOT_HW_BE_DECODE_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1532;"	d
V2_PERFMSG_TOT_HW_BE_DECODE_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1531;"	d
V2_PERFMSG_TOT_HW_BE_DECODE_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1533;"	d
V2_PERFMSG_TOT_HW_BE_DECODE_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1534;"	d
V2_PERFMSG_TOT_HW_BE_DECODE_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1535;"	d
V2_PERFMSG_TOT_HW_BE_DECODE_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1527;"	d
V2_PERFMSG_TOT_HW_BE_DECODE_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1536;"	d
V2_PERFMSG_TOT_HW_BE_DECODE_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1530;"	d
V2_PERFMSG_TOT_HW_FE_DECODE_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1517;"	d
V2_PERFMSG_TOT_HW_FE_DECODE_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1516;"	d
V2_PERFMSG_TOT_HW_FE_DECODE_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1520;"	d
V2_PERFMSG_TOT_HW_FE_DECODE_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1519;"	d
V2_PERFMSG_TOT_HW_FE_DECODE_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1521;"	d
V2_PERFMSG_TOT_HW_FE_DECODE_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1522;"	d
V2_PERFMSG_TOT_HW_FE_DECODE_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1523;"	d
V2_PERFMSG_TOT_HW_FE_DECODE_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1515;"	d
V2_PERFMSG_TOT_HW_FE_DECODE_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1524;"	d
V2_PERFMSG_TOT_HW_FE_DECODE_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1518;"	d
V2_PERFMSG_WIDTH_MBS_ALIGNMENT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1349;"	d
V2_PERFMSG_WIDTH_MBS_END_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1348;"	d
V2_PERFMSG_WIDTH_MBS_LSBMASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1352;"	d
V2_PERFMSG_WIDTH_MBS_MASK	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1351;"	d
V2_PERFMSG_WIDTH_MBS_OFFSET	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1353;"	d
V2_PERFMSG_WIDTH_MBS_SHIFT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1354;"	d
V2_PERFMSG_WIDTH_MBS_SIGNED_FIELD	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1355;"	d
V2_PERFMSG_WIDTH_MBS_START_BIT	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1347;"	d
V2_PERFMSG_WIDTH_MBS_TRUSTED	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1356;"	d
V2_PERFMSG_WIDTH_MBS_TYPE	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	1350;"	d
VAL32	imgvideo/port_fwrk/libraries/sysmem/coherent/code/sysmem_api_km.c	113;"	d	file:
VAL64	imgvideo/port_fwrk/libraries/sysmem/coherent/code/sysmem_api_km.c	112;"	d	file:
VC1FW_MAX_DPB_SIZE	vdec/firmware/include/vc1fw_data.h	61;"	d
VC1FW_MAX_DPB_SIZE	vdec/firmware/share/vc1fw_data_shared.h	62;"	d
VC1FW_MAX_NUM_BITPLANES	vdec/firmware/include/vc1fw_data.h	64;"	d
VC1FW_MAX_NUM_BITPLANES	vdec/firmware/share/vc1fw_data_shared.h	65;"	d
VC1FW_MAX_PANSCAN	vdec/firmware/include/vc1fw_data.h	67;"	d
VC1FW_MAX_PANSCAN	vdec/firmware/share/vc1fw_data_shared.h	68;"	d
VC1FW_TYPE_BOTTOM	vdec/firmware/include/vc1fw_data.h	/^    VC1FW_TYPE_BOTTOM                       = 2,        \/\/!< Picture contains the bottom (odd) lines of the frame$/;"	e	enum:__anon245
VC1FW_TYPE_BOTTOM	vdec/firmware/share/vc1fw_data_shared.h	/^    VC1FW_TYPE_BOTTOM                       = 2,        \/\/!< Picture contains the bottom (odd) lines of the frame$/;"	e	enum:__anon400
VC1FW_TYPE_FRAME	vdec/firmware/include/vc1fw_data.h	/^    VC1FW_TYPE_FRAME                        = 3,        \/\/!< Picture contains the entire frame$/;"	e	enum:__anon245
VC1FW_TYPE_FRAME	vdec/firmware/share/vc1fw_data_shared.h	/^    VC1FW_TYPE_FRAME                        = 3,        \/\/!< Picture contains the entire frame$/;"	e	enum:__anon400
VC1FW_TYPE_MAX	vdec/firmware/include/vc1fw_data.h	/^    VC1FW_TYPE_MAX$/;"	e	enum:__anon245
VC1FW_TYPE_MAX	vdec/firmware/share/vc1fw_data_shared.h	/^    VC1FW_TYPE_MAX$/;"	e	enum:__anon400
VC1FW_TYPE_NOT_PARSED	vdec/firmware/include/vc1fw_data.h	/^    VC1FW_TYPE_NOT_PARSED                   = 0,        \/\/!< No valid picture$/;"	e	enum:__anon245
VC1FW_TYPE_NOT_PARSED	vdec/firmware/share/vc1fw_data_shared.h	/^    VC1FW_TYPE_NOT_PARSED                   = 0,        \/\/!< No valid picture$/;"	e	enum:__anon400
VC1FW_TYPE_PAIR	vdec/firmware/include/vc1fw_data.h	/^    VC1FW_TYPE_PAIR                         = 4,        \/\/!< Picture contains top and bottom lines of the frame$/;"	e	enum:__anon245
VC1FW_TYPE_PAIR	vdec/firmware/share/vc1fw_data_shared.h	/^    VC1FW_TYPE_PAIR                         = 4,        \/\/!< Picture contains top and bottom lines of the frame$/;"	e	enum:__anon400
VC1FW_TYPE_TOP	vdec/firmware/include/vc1fw_data.h	/^    VC1FW_TYPE_TOP                          = 1,        \/\/!< Picture contains the top (even) lines of the frame$/;"	e	enum:__anon245
VC1FW_TYPE_TOP	vdec/firmware/share/vc1fw_data_shared.h	/^    VC1FW_TYPE_TOP                          = 1,        \/\/!< Picture contains the top (even) lines of the frame$/;"	e	enum:__anon400
VC1FW_ePictureType	vdec/firmware/include/vc1fw_data.h	/^} VC1FW_ePictureType;$/;"	t	typeref:enum:__anon245
VC1FW_ePictureType	vdec/firmware/share/vc1fw_data_shared.h	/^} VC1FW_ePictureType;$/;"	t	typeref:enum:__anon400
VC1FW_sContextData	vdec/firmware/include/vc1fw_data.h	/^} VC1FW_sContextData;$/;"	t	typeref:struct:__anon252
VC1FW_sContextData	vdec/firmware/share/vc1fw_data_shared.h	/^} VC1FW_sContextData;$/;"	t	typeref:struct:__anon407
VC1FW_sDdSequenceSPS	vdec/firmware/include/vc1fw_data.h	/^} VC1FW_sDdSequenceSPS;$/;"	t	typeref:struct:__anon250
VC1FW_sDdSequenceSPS	vdec/firmware/share/vc1fw_data_shared.h	/^} VC1FW_sDdSequenceSPS;$/;"	t	typeref:struct:__anon405
VC1FW_sHeaderData	vdec/firmware/include/vc1fw_data.h	/^} VC1FW_sHeaderData;$/;"	t	typeref:struct:__anon251
VC1FW_sHeaderData	vdec/firmware/share/vc1fw_data_shared.h	/^} VC1FW_sHeaderData;$/;"	t	typeref:struct:__anon406
VC1FW_sICStorage	vdec/firmware/include/vc1fw_data.h	/^} VC1FW_sICStorage;$/;"	t	typeref:struct:__anon247
VC1FW_sICStorage	vdec/firmware/share/vc1fw_data_shared.h	/^} VC1FW_sICStorage;$/;"	t	typeref:struct:__anon402
VC1FW_sIntensityCompensation	vdec/firmware/include/vc1fw_data.h	/^}VC1FW_sIntensityCompensation;$/;"	t	typeref:struct:__anon246
VC1FW_sIntensityCompensation	vdec/firmware/share/vc1fw_data_shared.h	/^}VC1FW_sIntensityCompensation;$/;"	t	typeref:struct:__anon401
VC1FW_sPicture	vdec/firmware/include/vc1fw_data.h	/^} VC1FW_sPicture;$/;"	t	typeref:struct:__anon248
VC1FW_sPicture	vdec/firmware/share/vc1fw_data_shared.h	/^} VC1FW_sPicture;$/;"	t	typeref:struct:__anon403
VC1FW_sSequencePS	vdec/firmware/include/vc1fw_data.h	/^} VC1FW_sSequencePS;$/;"	t	typeref:struct:__anon249
VC1FW_sSequencePS	vdec/firmware/share/vc1fw_data_shared.h	/^} VC1FW_sSequencePS;$/;"	t	typeref:struct:__anon404
VC1_BE_BUFFER_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	129;"	d
VC1_BE_BUFFER_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	138;"	d
VC1_BITPLANE0_BUFFER_OFFSET	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	132;"	d
VC1_BITPLANE1_BUFFER_OFFSET	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	133;"	d
VC1_BITPLANE2_BUFFER_OFFSET	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	134;"	d
VC1_BITPLANE_BUFFER_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	131;"	d
VC1_FE_BUFFER_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	135;"	d
VC1_FE_BUFFER_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	137;"	d
VC1_LEVEL_High	imgvideo/include/img_profiles_levels.h	122;"	d
VC1_LEVEL_L0	imgvideo/include/img_profiles_levels.h	115;"	d
VC1_LEVEL_L1	imgvideo/include/img_profiles_levels.h	116;"	d
VC1_LEVEL_L2	imgvideo/include/img_profiles_levels.h	117;"	d
VC1_LEVEL_L3	imgvideo/include/img_profiles_levels.h	118;"	d
VC1_LEVEL_L4	imgvideo/include/img_profiles_levels.h	119;"	d
VC1_LEVEL_Low	imgvideo/include/img_profiles_levels.h	120;"	d
VC1_LEVEL_Medium	imgvideo/include/img_profiles_levels.h	121;"	d
VC1_MAX_HEIGHT_MBS	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	161;"	d	file:
VC1_MAX_WIDTH_MBS	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	162;"	d	file:
VC1_MSB_BUFFER_OFFSET	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	128;"	d
VC1_MSB_BUFFER_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	127;"	d
VC1_PROFILE_ADVANCED	imgvideo/include/img_profiles_levels.h	113;"	d
VC1_PROFILE_MAIN	imgvideo/include/img_profiles_levels.h	112;"	d
VC1_PROFILE_SIMPLE	imgvideo/include/img_profiles_levels.h	111;"	d
VDECDDMMU_EVENT_FLUSH_CACHE	vdec/kernel_device/libraries/vdecdd/include/vdecdd_mmu.h	/^	VDECDDMMU_EVENT_FLUSH_CACHE,$/;"	e	enum:__anon25
VDECDDMMU_MAX_NUM_EVENTS	vdec/kernel_device/libraries/vdecdd/include/vdecdd_mmu.h	/^	VDECDDMMU_MAX_NUM_EVENTS$/;"	e	enum:__anon25
VDECDDMMU_eEvent	vdec/kernel_device/libraries/vdecdd/include/vdecdd_mmu.h	/^} VDECDDMMU_eEvent;$/;"	t	typeref:enum:__anon25
VDECDDMMU_pfnDeviceCallback	vdec/kernel_device/libraries/vdecdd/include/vdecdd_mmu.h	/^typedef IMG_RESULT (*VDECDDMMU_pfnDeviceCallback) ($/;"	t
VDECDDUTILS_BufMsvdxAdjustSize	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^IMG_VOID VDECDDUTILS_BufMsvdxAdjustSize($/;"	f
VDECDDUTILS_ConvertBufferConfig	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^IMG_RESULT VDECDDUTILS_ConvertBufferConfig($/;"	f
VDECDDUTILS_CreateStrUnit	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils.c	/^IMG_RESULT VDECDDUTILS_CreateStrUnit($/;"	f
VDECDDUTILS_CreateStrUnitOld	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils.c	/^IMG_RESULT VDECDDUTILS_CreateStrUnitOld($/;"	f
VDECDDUTILS_FreeStrUnit	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils.c	/^IMG_RESULT VDECDDUTILS_FreeStrUnit($/;"	f
VDECDDUTILS_GetMinRequiredNumPicts	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^VDECDDUTILS_GetMinRequiredNumPicts($/;"	f
VDECDDUTILS_GetStrideCode	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^IMG_UINT32 VDECDDUTILS_GetStrideCode($/;"	f
VDECDDUTILS_IsPacked	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^IMG_BOOL VDECDDUTILS_IsPacked($/;"	f
VDECDDUTILS_IsSecondaryOutputRequired	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^VDECDDUTILS_IsSecondaryOutputRequired($/;"	f
VDECDDUTILS_OooPictGetMaxNum	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^IMG_RESULT VDECDDUTILS_OooPictGetMaxNum($/;"	f
VDECDDUTILS_PictBufGetConfig	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^IMG_RESULT VDECDDUTILS_PictBufGetConfig($/;"	f
VDECDDUTILS_PictBufGetInfo	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^IMG_RESULT VDECDDUTILS_PictBufGetInfo($/;"	f
VDECDDUTILS_PrintBufferProperties	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^VDECDDUTILS_PrintBufferProperties($/;"	f
VDECDDUTILS_RefPictGetMaxNum	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^IMG_RESULT VDECDDUTILS_RefPictGetMaxNum($/;"	f
VDECDD_BSSEG_INSERTSCP	vdec/kernel_device/include/vdecdd_defs.h	/^    VDECDD_BSSEG_INSERTSCP         = (1<<2),                            \/*!< Insert SCP before this bitstream segment.                          *\/$/;"	e	enum:__anon23
VDECDD_BSSEG_INSERT_STARTCODE	vdec/kernel_device/include/vdecdd_defs.h	/^    VDECDD_BSSEG_INSERT_STARTCODE  = (1<<3) | VDECDD_BSSEG_INSERTSCP,   \/*!< Insert start code with suffix before this bitstream segment$/;"	e	enum:__anon23
VDECDD_BSSEG_LASTINBUFF	vdec/kernel_device/include/vdecdd_defs.h	/^    VDECDD_BSSEG_LASTINBUFF        = (1<<0),                            \/*!< Segment is last in buffer.                                         *\/$/;"	e	enum:__anon23
VDECDD_BSSEG_SKIP	vdec/kernel_device/include/vdecdd_defs.h	/^    VDECDD_BSSEG_SKIP              = (1<<1),                            \/*!< Skip this segment (i.e. do not pass to the hardware).              *\/$/;"	e	enum:__anon23
VDECDD_BUFMAP_TYPE_ID	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	63;"	d
VDECDD_CBGRP_DECODER	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_CBGRP_DECODER   = 0x04000000,        \/*!< Base of Decoder CB events.    *\/$/;"	e	enum:__anon27
VDECDD_CBGRP_PLANT	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_CBGRP_PLANT     = 0x01000000,        \/*!< Base of Plant CB events.      *\/$/;"	e	enum:__anon27
VDECDD_CBGRP_SCHEDULER	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_CBGRP_SCHEDULER = 0x02000000,        \/*!< Base of Scheduler CB events.  *\/$/;"	e	enum:__anon27
VDECDD_COREFEATURE_AVS	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_COREFEATURE_AVS               = (1<<4),   \/*!< AVS.                                            *\/$/;"	e	enum:__anon29
VDECDD_COREFEATURE_EXTENDED_STRIDES	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_COREFEATURE_EXTENDED_STRIDES  = (1<<14),  \/*!< Supports extended strides.                      *\/$/;"	e	enum:__anon29
VDECDD_COREFEATURE_H264	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_COREFEATURE_H264              = (1<<2),   \/*!< H264.                                           *\/$/;"	e	enum:__anon29
VDECDD_COREFEATURE_HD_DECODE	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_COREFEATURE_HD_DECODE         = (1<<10),  \/*!< Supports HD decode.                             *\/$/;"	e	enum:__anon29
VDECDD_COREFEATURE_HEVC	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_COREFEATURE_HEVC              = (1<<9),   \/*!< HEVC.                                           *\/$/;"	e	enum:__anon29
VDECDD_COREFEATURE_JPEG	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_COREFEATURE_JPEG              = (1<<6),   \/*!< JPEG.                                           *\/$/;"	e	enum:__anon29
VDECDD_COREFEATURE_MPEG2	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_COREFEATURE_MPEG2             = (1<<0),   \/*!< MPEG2 (includes MPEG1).                         *\/$/;"	e	enum:__anon29
VDECDD_COREFEATURE_MPEG4	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_COREFEATURE_MPEG4             = (1<<1),   \/*!< MPEG4 (includes H263 and Sorenson Spark).       *\/$/;"	e	enum:__anon29
VDECDD_COREFEATURE_REAL	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_COREFEATURE_REAL              = (1<<5),   \/*!< RealVideo (RV30 and RV40).                      *\/$/;"	e	enum:__anon29
VDECDD_COREFEATURE_ROTATION	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_COREFEATURE_ROTATION          = (1<<11),  \/*!< Supports Rotation.                              *\/$/;"	e	enum:__anon29
VDECDD_COREFEATURE_SCALING	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_COREFEATURE_SCALING           = (1<<12),  \/*!< Supports scaling.                               *\/$/;"	e	enum:__anon29
VDECDD_COREFEATURE_SCALING_WITH_OOLD	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_COREFEATURE_SCALING_WITH_OOLD = (1<<13),  \/*!< Supports scaling with out-of-loop de-blocking.  *\/$/;"	e	enum:__anon29
VDECDD_COREFEATURE_VC1	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_COREFEATURE_VC1               = (1<<3),   \/*!< VC1 (includes WMV9).                            *\/$/;"	e	enum:__anon29
VDECDD_COREFEATURE_VP6	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_COREFEATURE_VP6               = (1<<7),   \/*!< On2 VP6.                                        *\/$/;"	e	enum:__anon29
VDECDD_COREFEATURE_VP8	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_COREFEATURE_VP8               = (1<<8),   \/*!< On2 VP8.                                        *\/$/;"	e	enum:__anon29
VDECDD_DECODELEVEL_DECODER	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_DECODELEVEL_DECODER,$/;"	e	enum:__anon28
VDECDD_DECODELEVEL_FEHWDECODING	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_DECODELEVEL_FEHWDECODING,$/;"	e	enum:__anon28
VDECDD_DECODELEVEL_FWHDRPARSING	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_DECODELEVEL_FWHDRPARSING,$/;"	e	enum:__anon28
VDECDD_DECODELEVEL_MAX	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_DECODELEVEL_MAX,$/;"	e	enum:__anon28
VDECDD_DECODELEVEL_SCHEDULER	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_DECODELEVEL_SCHEDULER = 0,$/;"	e	enum:__anon28
VDECDD_EVENT_BSTRBUF_EMPTY	vdec/kernel_device/include/vdecdd_defs.h	/^    VDECDD_EVENT_BSTRBUF_EMPTY,   \/*!< Used to pass\/return a bit stream buffers when they are empty.$/;"	e	enum:__anon22
VDECDD_EVENT_BSTRINTERNAL_EMPTY	vdec/kernel_device/include/vdecdd_defs.h	/^   VDECDD_EVENT_BSTRINTERNAL_EMPTY,  \/*!< Used to pass\/return internal (belonging to vdec_api) bit stream$/;"	e	enum:__anon22
VDECDD_EVENT_MAX	vdec/kernel_device/include/vdecdd_defs.h	/^    VDECDD_EVENT_MAX,             \/*!< Max. "normal" event.                                                  *\/$/;"	e	enum:__anon22
VDECDD_EVENT_PICTBUF_FULL	vdec/kernel_device/include/vdecdd_defs.h	/^    VDECDD_EVENT_PICTBUF_FULL,    \/*!< A picture has been decoded and now presented for display.$/;"	e	enum:__anon22
VDECDD_EVENT_PICTURE_DECODED	vdec/kernel_device/include/vdecdd_defs.h	/^    VDECDD_EVENT_PICTURE_DECODED, \/*!< A picture has been decoded, passes info for BSPP                      *\/$/;"	e	enum:__anon22
VDECDD_EVENT_STREAM_FLUSHED	vdec/kernel_device/include/vdecdd_defs.h	/^    VDECDD_EVENT_STREAM_FLUSHED,  \/*!< The stream has been flushed of all display pictures in response to$/;"	e	enum:__anon22
VDECDD_EVENT_STREAM_STOPPED	vdec/kernel_device/include/vdecdd_defs.h	/^    VDECDD_EVENT_STREAM_STOPPED,  \/*!< The stream has stopped decoding in response to reaching the$/;"	e	enum:__anon22
VDECDD_Exit	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	/^module_exit(VDECDD_Exit);$/;"	v
VDECDD_Exit	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	/^void __exit VDECDD_Exit(IMG_VOID)$/;"	f
VDECDD_GetCallbackEvent	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	/^IMG_RESULT VDECDD_GetCallbackEvent($/;"	f
VDECDD_GetCallbackEvent_ID	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^	VDECDD_GetCallbackEvent_ID,$/;"	e	enum:__anon656
VDECDD_Init	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	/^int __init VDECDD_Init(IMG_VOID)$/;"	f
VDECDD_Init	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	/^module_init(VDECDD_Init);$/;"	v
VDECDD_IsSupportedFeature	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	/^IMG_RESULT VDECDD_IsSupportedFeature($/;"	f
VDECDD_IsSupportedFeature_ID	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^	VDECDD_IsSupportedFeature_ID,$/;"	e	enum:__anon656
VDECDD_MSVDX_CORE_MASTER	vdec/kernel_device/include/vdecdd.h	/^    VDECDD_MSVDX_CORE_MASTER = 0,$/;"	e	enum:__anon8
VDECDD_MSVDX_CORE_MAX	vdec/kernel_device/include/vdecdd.h	/^    VDECDD_MSVDX_CORE_MAX,$/;"	e	enum:__anon8
VDECDD_MSVDX_CORE_SLAVE1	vdec/kernel_device/include/vdecdd.h	/^    VDECDD_MSVDX_CORE_SLAVE1,$/;"	e	enum:__anon8
VDECDD_MSVDX_CORE_SLAVE2	vdec/kernel_device/include/vdecdd.h	/^    VDECDD_MSVDX_CORE_SLAVE2,$/;"	e	enum:__anon8
VDECDD_PreemptCallbackEvent	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	/^IMG_RESULT VDECDD_PreemptCallbackEvent($/;"	f
VDECDD_PreemptCallbackEvent_ID	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^	VDECDD_PreemptCallbackEvent_ID,$/;"	e	enum:__anon656
VDECDD_STREAM_TYPE_ID	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	62;"	d
VDECDD_STRSTATE_MAX	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_STRSTATE_MAX,             \/*!< Max. stream state.  *\/$/;"	e	enum:__anon40
VDECDD_STRSTATE_PLAYING	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_STRSTATE_PLAYING,         \/*!< Stream playing.     *\/$/;"	e	enum:__anon40
VDECDD_STRSTATE_STOPPED	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_STRSTATE_STOPPED = 0x00,  \/*!< Stream stopped.     *\/$/;"	e	enum:__anon40
VDECDD_STRSTATE_STOPPING	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_STRSTATE_STOPPING,        \/*!< Stream stopping.    *\/$/;"	e	enum:__anon40
VDECDD_STRUNIT_ANONYMOUS	vdec/kernel_device/include/vdecdd_defs.h	/^    VDECDD_STRUNIT_ANONYMOUS = 0,   \/*!< Arbitrary bitstream data with no specific meaning.                                 *\/$/;"	e	enum:__anon24
VDECDD_STRUNIT_CLOSED_GOP	vdec/kernel_device/include/vdecdd_defs.h	/^    VDECDD_STRUNIT_CLOSED_GOP,      \/*!< Subsequent pictures no longer refer to any previously decoded references.          *\/$/;"	e	enum:__anon24
VDECDD_STRUNIT_FENCE	vdec/kernel_device/include/vdecdd_defs.h	/^    VDECDD_STRUNIT_FENCE,           \/*!< Empty unit that generates a stop and returns a tag (see VDEC_StreamInsertFence()). *\/$/;"	e	enum:__anon24
VDECDD_STRUNIT_MAX	vdec/kernel_device/include/vdecdd_defs.h	/^    VDECDD_STRUNIT_MAX,$/;"	e	enum:__anon24
VDECDD_STRUNIT_PICTURE_END	vdec/kernel_device/include/vdecdd_defs.h	/^    VDECDD_STRUNIT_PICTURE_END,     \/*!< End of picture.                                                                    *\/$/;"	e	enum:__anon24
VDECDD_STRUNIT_PICTURE_FRAG	vdec/kernel_device/include/vdecdd_defs.h	/^    VDECDD_STRUNIT_PICTURE_FRAG,    \/*!< Picture fragment.                                                                  *\/$/;"	e	enum:__anon24
VDECDD_STRUNIT_PICTURE_PORTENT	vdec/kernel_device/include/vdecdd_defs.h	/^    VDECDD_STRUNIT_PICTURE_PORTENT, \/*!< This stream unit may precede #VDECDD_STRUNIT_PICTURE_START or$/;"	e	enum:__anon24
VDECDD_STRUNIT_PICTURE_START	vdec/kernel_device/include/vdecdd_defs.h	/^    VDECDD_STRUNIT_PICTURE_START,   \/*!< Start of picture (new resources required for decode).                              *\/$/;"	e	enum:__anon24
VDECDD_STRUNIT_SEQUENCE_END	vdec/kernel_device/include/vdecdd_defs.h	/^    VDECDD_STRUNIT_SEQUENCE_END,    \/*!< End of sequence with implicit display\/reference list flush. A sequence ends when$/;"	e	enum:__anon24
VDECDD_STRUNIT_SEQUENCE_START	vdec/kernel_device/include/vdecdd_defs.h	/^    VDECDD_STRUNIT_SEQUENCE_START,  \/*!< Video sequence header changed.                                                     *\/$/;"	e	enum:__anon24
VDECDD_STRUNIT_STOP	vdec/kernel_device/include/vdecdd_defs.h	/^    VDECDD_STRUNIT_STOP,            \/*!< Stop.                                                                              *\/$/;"	e	enum:__anon24
VDECDD_StreamCreate_ID	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^	VDECDD_StreamCreate_ID,$/;"	e	enum:__anon656
VDECDD_StreamDestroy	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	/^IMG_RESULT VDECDD_StreamDestroy($/;"	f
VDECDD_StreamDestroy_ID	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^	VDECDD_StreamDestroy_ID,$/;"	e	enum:__anon656
VDECDD_StreamFillPictBuf	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	/^IMG_RESULT VDECDD_StreamFillPictBuf($/;"	f
VDECDD_StreamFillPictBuf_ID	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^	VDECDD_StreamFillPictBuf_ID,$/;"	e	enum:__anon656
VDECDD_StreamFlush	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	/^IMG_RESULT VDECDD_StreamFlush($/;"	f
VDECDD_StreamFlush_ID	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^	VDECDD_StreamFlush_ID,$/;"	e	enum:__anon656
VDECDD_StreamGetSequHdrInfo	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	/^IMG_RESULT VDECDD_StreamGetSequHdrInfo($/;"	f
VDECDD_StreamGetSequHdrInfo_ID	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^	VDECDD_StreamGetSequHdrInfo_ID,$/;"	e	enum:__anon656
VDECDD_StreamGetStatus	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	/^IMG_RESULT VDECDD_StreamGetStatus($/;"	f
VDECDD_StreamGetStatus_ID	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^	VDECDD_StreamGetStatus_ID,$/;"	e	enum:__anon656
VDECDD_StreamGetStopInfo	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	/^IMG_RESULT VDECDD_StreamGetStopInfo($/;"	f
VDECDD_StreamGetStopInfo_ID	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^	VDECDD_StreamGetStopInfo_ID,$/;"	e	enum:__anon656
VDECDD_StreamMapBuf	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	/^IMG_RESULT VDECDD_StreamMapBuf($/;"	f
VDECDD_StreamMapBuf_ID	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^	VDECDD_StreamMapBuf_ID,$/;"	e	enum:__anon656
VDECDD_StreamPlay	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	/^IMG_RESULT VDECDD_StreamPlay($/;"	f
VDECDD_StreamPlay_ID	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^	VDECDD_StreamPlay_ID,$/;"	e	enum:__anon656
VDECDD_StreamReleaseBufs	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	/^IMG_RESULT VDECDD_StreamReleaseBufs($/;"	f
VDECDD_StreamReleaseBufs_ID	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^	VDECDD_StreamReleaseBufs_ID,$/;"	e	enum:__anon656
VDECDD_StreamSetBehaviourOnErrors	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	/^IMG_RESULT VDECDD_StreamSetBehaviourOnErrors($/;"	f
VDECDD_StreamSetBehaviourOnErrors_ID	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^	VDECDD_StreamSetBehaviourOnErrors_ID,$/;"	e	enum:__anon656
VDECDD_StreamSetOutputConfig	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	/^IMG_RESULT VDECDD_StreamSetOutputConfig($/;"	f
VDECDD_StreamSetOutputConfig_ID	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^	VDECDD_StreamSetOutputConfig_ID,$/;"	e	enum:__anon656
VDECDD_StreamStop	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	/^IMG_RESULT VDECDD_StreamStop($/;"	f
VDECDD_StreamStop_ID	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^	VDECDD_StreamStop_ID,$/;"	e	enum:__anon656
VDECDD_StreamSubmitUnit	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	/^IMG_RESULT VDECDD_StreamSubmitUnit($/;"	f
VDECDD_StreamSubmitUnit_ID	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^	VDECDD_StreamSubmitUnit_ID,$/;"	e	enum:__anon656
VDECDD_StreamUnmapBuf	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	/^IMG_RESULT VDECDD_StreamUnmapBuf($/;"	f
VDECDD_StreamUnmapBuf_ID	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^	VDECDD_StreamUnmapBuf_ID,$/;"	e	enum:__anon656
VDECDD_SupportedFeatures	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	/^IMG_RESULT VDECDD_SupportedFeatures($/;"	f
VDECDD_SupportedFeatures_ID	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^	VDECDD_SupportedFeatures_ID,$/;"	e	enum:__anon656
VDECDD_UNSUPPORTED_OUTPUTBUFCONFIG_64BYTE_STRIDE	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_UNSUPPORTED_OUTPUTBUFCONFIG_64BYTE_STRIDE             = (1 << 1),$/;"	e	enum:__anon32
VDECDD_UNSUPPORTED_OUTPUTBUFCONFIG_BUFFER_SIZE	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_UNSUPPORTED_OUTPUTBUFCONFIG_BUFFER_SIZE               = (1 << 4),$/;"	e	enum:__anon32
VDECDD_UNSUPPORTED_OUTPUTBUFCONFIG_EXTENDED_STRIDE	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_UNSUPPORTED_OUTPUTBUFCONFIG_EXTENDED_STRIDE           = (1 << 0),$/;"	e	enum:__anon32
VDECDD_UNSUPPORTED_OUTPUTBUFCONFIG_FIXED_STRIDE	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_UNSUPPORTED_OUTPUTBUFCONFIG_FIXED_STRIDE              = (1 << 2),$/;"	e	enum:__anon32
VDECDD_UNSUPPORTED_OUTPUTBUFCONFIG_PICTURE_SIZE	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_UNSUPPORTED_OUTPUTBUFCONFIG_PICTURE_SIZE              = (1 << 3),$/;"	e	enum:__anon32
VDECDD_UNSUPPORTED_OUTPUTBUFCONFIG_UV_SIZE	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_UNSUPPORTED_OUTPUTBUFCONFIG_UV_SIZE                   = (1 << 6),$/;"	e	enum:__anon32
VDECDD_UNSUPPORTED_OUTPUTBUFCONFIG_UV_STRIDE	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_UNSUPPORTED_OUTPUTBUFCONFIG_UV_STRIDE                 = (1 << 8),$/;"	e	enum:__anon32
VDECDD_UNSUPPORTED_OUTPUTBUFCONFIG_Y_SIZE	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_UNSUPPORTED_OUTPUTBUFCONFIG_Y_SIZE                    = (1 << 5),$/;"	e	enum:__anon32
VDECDD_UNSUPPORTED_OUTPUTBUFCONFIG_Y_STRIDE	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_UNSUPPORTED_OUTPUTBUFCONFIG_Y_STRIDE                  = (1 << 7),$/;"	e	enum:__anon32
VDECDD_UNSUPPORTED_OUTPUTCONFIG_PIXFORMAT	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_UNSUPPORTED_OUTPUTCONFIG_PIXFORMAT                 = (1 << 10),$/;"	e	enum:__anon31
VDECDD_UNSUPPORTED_OUTPUTCONFIG_ROTATION	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_UNSUPPORTED_OUTPUTCONFIG_ROTATION                  = (1 << 0),$/;"	e	enum:__anon31
VDECDD_UNSUPPORTED_OUTPUTCONFIG_ROTATION_WITH_FIELDS	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_UNSUPPORTED_OUTPUTCONFIG_ROTATION_WITH_FIELDS      = (1 << 1),$/;"	e	enum:__anon31
VDECDD_UNSUPPORTED_OUTPUTCONFIG_ROTATION_WITH_HIGH_COLOUR	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_UNSUPPORTED_OUTPUTCONFIG_ROTATION_WITH_HIGH_COLOUR = (1 << 11),$/;"	e	enum:__anon31
VDECDD_UNSUPPORTED_OUTPUTCONFIG_ROTATION_WITH_SCALING	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_UNSUPPORTED_OUTPUTCONFIG_ROTATION_WITH_SCALING     = (1 << 2),$/;"	e	enum:__anon31
VDECDD_UNSUPPORTED_OUTPUTCONFIG_SCALESIZE	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_UNSUPPORTED_OUTPUTCONFIG_SCALESIZE                 = (1 << 9),$/;"	e	enum:__anon31
VDECDD_UNSUPPORTED_OUTPUTCONFIG_SCALING	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_UNSUPPORTED_OUTPUTCONFIG_SCALING                   = (1 << 3),$/;"	e	enum:__anon31
VDECDD_UNSUPPORTED_OUTPUTCONFIG_SCALING_MONOCHROME	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_UNSUPPORTED_OUTPUTCONFIG_SCALING_MONOCHROME        = (1 << 6),$/;"	e	enum:__anon31
VDECDD_UNSUPPORTED_OUTPUTCONFIG_SCALING_SIZE	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_UNSUPPORTED_OUTPUTCONFIG_SCALING_SIZE              = (1 << 7),$/;"	e	enum:__anon31
VDECDD_UNSUPPORTED_OUTPUTCONFIG_SCALING_WITH_OOLD	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_UNSUPPORTED_OUTPUTCONFIG_SCALING_WITH_OOLD         = (1 << 5),$/;"	e	enum:__anon31
VDECDD_UNSUPPORTED_OUTPUTCONFIG_UP_DOWNSAMPLING	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_UNSUPPORTED_OUTPUTCONFIG_UP_DOWNSAMPLING           = (1 << 4),$/;"	e	enum:__anon31
VDECDD_UNSUPPORTED_OUTPUTCONFIG_X_WITH_JPEG	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_UNSUPPORTED_OUTPUTCONFIG_X_WITH_JPEG               = (1 << 8),$/;"	e	enum:__anon31
VDECDD_UNSUPPORTED_PICTHDR_DISCONTINUOUS_MBS	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_UNSUPPORTED_PICTHDR_DISCONTINUOUS_MBS    = (1 << 2),$/;"	e	enum:__anon34
VDECDD_UNSUPPORTED_PICTHDR_OVERSIZED_SGM	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_UNSUPPORTED_PICTHDR_OVERSIZED_SGM        = (1 << 1),$/;"	e	enum:__anon34
VDECDD_UNSUPPORTED_PICTHDR_RESOLUTION	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_UNSUPPORTED_PICTHDR_RESOLUTION           = (1 << 3),$/;"	e	enum:__anon34
VDECDD_UNSUPPORTED_PICTHDR_SCALING_ORIGINALSIZE	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_UNSUPPORTED_PICTHDR_SCALING_ORIGINALSIZE = (1 << 4),$/;"	e	enum:__anon34
VDECDD_UNSUPPORTED_PICTHDR_SCALING_SIZE	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_UNSUPPORTED_PICTHDR_SCALING_SIZE         = (1 << 5),$/;"	e	enum:__anon34
VDECDD_UNSUPPORTED_PICTHDR_UPSCALING	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_UNSUPPORTED_PICTHDR_UPSCALING            = (1 << 0),$/;"	e	enum:__anon34
VDECDD_UNSUPPORTED_SEQUHDR_CODED_HEIGHT	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_UNSUPPORTED_SEQUHDR_CODED_HEIGHT         = (1 << 4),$/;"	e	enum:__anon33
VDECDD_UNSUPPORTED_SEQUHDR_NUM_OF_VIEWS	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_UNSUPPORTED_SEQUHDR_NUM_OF_VIEWS         = (1 << 3),$/;"	e	enum:__anon33
VDECDD_UNSUPPORTED_SEQUHDR_PIXEL_FORMAT	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_UNSUPPORTED_SEQUHDR_PIXEL_FORMAT         = (1 << 2),$/;"	e	enum:__anon33
VDECDD_UNSUPPORTED_SEQUHDR_PIXFORMAT_BIT_DEPTH	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_UNSUPPORTED_SEQUHDR_PIXFORMAT_BIT_DEPTH  = (1 << 0),$/;"	e	enum:__anon33
VDECDD_UNSUPPORTED_SEQUHDR_SCALING	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_UNSUPPORTED_SEQUHDR_SCALING              = (1 << 1),$/;"	e	enum:__anon33
VDECDD_UNSUPPORTED_STRCONFIG_BSTRFORMAT	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_UNSUPPORTED_STRCONFIG_BSTRFORMAT   = (1 << 1),$/;"	e	enum:__anon30
VDECDD_UNSUPPORTED_STRCONFIG_STD	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_UNSUPPORTED_STRCONFIG_STD          = (1 << 0),$/;"	e	enum:__anon30
VDECDD_dispatch	imgvideo/rpc/sysbrg/src/vdecdd_server.c	/^IMG_VOID VDECDD_dispatch(SYSBRG_sPacket *psPacket)$/;"	f
VDECDD_eBitStrSegType	vdec/kernel_device/include/vdecdd_defs.h	/^} VDECDD_eBitStrSegType;$/;"	t	typeref:enum:__anon23
VDECDD_eCompCallbackGroups	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^} VDECDD_eCompCallbackGroups;$/;"	t	typeref:enum:__anon27
VDECDD_eCoreFeatureFlags	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^} VDECDD_eCoreFeatureFlags;$/;"	t	typeref:enum:__anon29
VDECDD_eCoreNum	vdec/kernel_device/include/vdecdd.h	/^} VDECDD_eCoreNum;$/;"	t	typeref:enum:__anon8
VDECDD_eDdStrState	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^} VDECDD_eDdStrState;$/;"	t	typeref:enum:__anon40
VDECDD_eDecodeLevel	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^} VDECDD_eDecodeLevel;$/;"	t	typeref:enum:__anon28
VDECDD_eEvent	vdec/kernel_device/include/vdecdd_defs.h	/^} VDECDD_eEvent;$/;"	t	typeref:enum:__anon22
VDECDD_eFuncId	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^} VDECDD_eFuncId;$/;"	t	typeref:enum:__anon656
VDECDD_eResetReason	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^} VDECDD_eResetReason;$/;"	t	typeref:enum:__anon39
VDECDD_eStrUnitType	vdec/kernel_device/include/vdecdd_defs.h	/^} VDECDD_eStrUnitType;$/;"	t	typeref:enum:__anon24
VDECDD_pfnCompCallback	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^(* VDECDD_pfnCompCallback)($/;"	t
VDECDD_sCallBackInfo	vdec/kernel_device/include/vdecdd.h	/^} VDECDD_sCallBackInfo;$/;"	t	typeref:struct:__anon3
VDECDD_sCmdMsg	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^} VDECDD_sCmdMsg;$/;"	t	typeref:struct:__anon657
VDECDD_sCoreStatus	vdec/kernel_device/include/vdecdd.h	/^} VDECDD_sCoreStatus;$/;"	t	typeref:struct:__anon9
VDECDD_sDdBufMapInfo	vdec/kernel_device/include/vdecdd.h	/^typedef struct VDECDD_tag_sDdBufMapInfo  VDECDD_sDdBufMapInfo;  \/*! VDECDD internal buffer map structure.  *\/$/;"	t	typeref:struct:VDECDD_tag_sDdBufMapInfo
VDECDD_sDdConnContext	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^} VDECDD_sDdConnContext;$/;"	t	typeref:struct:__anon38
VDECDD_sDdDevConfig	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^} VDECDD_sDdDevConfig;$/;"	t	typeref:struct:__anon36
VDECDD_sDdDevContext	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^} VDECDD_sDdDevContext;$/;"	t	typeref:struct:__anon37
VDECDD_sDdPictBuf	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^} VDECDD_sDdPictBuf;$/;"	t	typeref:struct:__anon42
VDECDD_sDdStrContext	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^} VDECDD_sDdStrContext;$/;"	t	typeref:struct:__anon45
VDECDD_sDecPictStatus	vdec/kernel_device/include/vdecdd.h	/^} VDECDD_sDecPictStatus;$/;"	t	typeref:struct:__anon7
VDECDD_sDecStrStatus	vdec/kernel_device/include/vdecdd.h	/^} VDECDD_sDecStrStatus;$/;"	t	typeref:struct:__anon10
VDECDD_sLoadCheck	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^} VDECDD_sLoadCheck;$/;"	t	typeref:struct:__anon44
VDECDD_sMapBufInfo	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^} VDECDD_sMapBufInfo;$/;"	t	typeref:struct:__anon41
VDECDD_sPictResInt	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^} VDECDD_sPictResInt;$/;"	t	typeref:struct:__anon47
VDECDD_sPicture	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^} VDECDD_sPicture;$/;"	t	typeref:struct:__anon48
VDECDD_sRespMsg	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^} VDECDD_sRespMsg;$/;"	t	typeref:struct:__anon678
VDECDD_sSchStrStatus	vdec/kernel_device/include/vdecdd.h	/^} VDECDD_sSchStrStatus;$/;"	t	typeref:struct:__anon6
VDECDD_sSeqResInt	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^} VDECDD_sSeqResInt;$/;"	t	typeref:struct:__anon46
VDECDD_sStrStatus	vdec/kernel_device/include/vdecdd.h	/^} VDECDD_sStrStatus;$/;"	t	typeref:struct:__anon11
VDECDD_sStrUnit	vdec/kernel_device/include/vdecdd.h	/^} VDECDD_sStrUnit;$/;"	t	typeref:struct:__anon5
VDECDD_sSuppCheck	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^} VDECDD_sSuppCheck;$/;"	t	typeref:struct:__anon43
VDECDD_tag_sDdBufMapInfo	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^struct VDECDD_tag_sDdBufMapInfo$/;"	s
VDECEXT_sMallocInfo	vdec/apis/vdec/libraries/include/vdec_int.h	/^} VDECEXT_sMallocInfo;$/;"	t	typeref:struct:__anon244
VDECFE_FWACT_BEMOD_ACTIVE	vdec/firmware/include/vdecfw.h	/^    VDECFE_FWACT_BEMOD_ACTIVE,        \/\/!< Backend module active$/;"	e	enum:__anon292
VDECFE_FWACT_BEMOD_ACTIVE	vdec/firmware/share/vdecfw_shared.h	/^    VDECFE_FWACT_BEMOD_ACTIVE,        \/\/!< Backend module active$/;"	e	enum:__anon442
VDECFE_FWACT_BREAK_TRAP	vdec/firmware/include/vdecfw.h	/^    VDECFE_FWACT_BREAK_TRAP,          \/\/!< Executing NOP loop, so MTX breakpoints can be set$/;"	e	enum:__anon292
VDECFE_FWACT_BREAK_TRAP	vdec/firmware/share/vdecfw_shared.h	/^    VDECFE_FWACT_BREAK_TRAP,          \/\/!< Executing NOP loop, so MTX breakpoints can be set$/;"	e	enum:__anon442
VDECFE_FWACT_FEMOD_ACTIVE	vdec/firmware/include/vdecfw.h	/^    VDECFE_FWACT_FEMOD_ACTIVE,        \/\/!< Frontend module active$/;"	e	enum:__anon292
VDECFE_FWACT_FEMOD_ACTIVE	vdec/firmware/share/vdecfw_shared.h	/^    VDECFE_FWACT_FEMOD_ACTIVE,        \/\/!< Frontend module active$/;"	e	enum:__anon442
VDECFW_BUFFLAG_DISPLAY_BOTTOM_FIELD_SHIFT	vdec/firmware/include/vdecfw.h	/^    VDECFW_BUFFLAG_DISPLAY_BOTTOM_FIELD_SHIFT       = 3, \/\/!< if TID contains a single field, this defines which field that is$/;"	e	enum:__anon310
VDECFW_BUFFLAG_DISPLAY_BOTTOM_FIELD_SHIFT	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_BUFFLAG_DISPLAY_BOTTOM_FIELD_SHIFT       = 3, \/\/!< if TID contains a single field, this defines which field that is$/;"	e	enum:__anon460
VDECFW_BUFFLAG_DISPLAY_FIELD_CODED_SHIFT	vdec/firmware/include/vdecfw.h	/^    VDECFW_BUFFLAG_DISPLAY_FIELD_CODED_SHIFT        = 2, \/\/!< TID contains field coded picture(s) - single field or pair$/;"	e	enum:__anon310
VDECFW_BUFFLAG_DISPLAY_FIELD_CODED_SHIFT	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_BUFFLAG_DISPLAY_FIELD_CODED_SHIFT        = 2, \/\/!< TID contains field coded picture(s) - single field or pair$/;"	e	enum:__anon460
VDECFW_BUFFLAG_DISPLAY_MAX	vdec/firmware/include/vdecfw.h	/^    VDECFW_BUFFLAG_DISPLAY_MAX                      = 8  \/\/!< End marker$/;"	e	enum:__anon310
VDECFW_BUFFLAG_DISPLAY_MAX	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_BUFFLAG_DISPLAY_MAX                      = 8  \/\/!< End marker$/;"	e	enum:__anon460
VDECFW_BUFFLAG_DISPLAY_NODISPLAY_SHIFT	vdec/firmware/include/vdecfw.h	/^    VDECFW_BUFFLAG_DISPLAY_NODISPLAY_SHIFT          = 0, \/\/!< TID has been flushed with a "no display" indication$/;"	e	enum:__anon310
VDECFW_BUFFLAG_DISPLAY_NODISPLAY_SHIFT	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_BUFFLAG_DISPLAY_NODISPLAY_SHIFT          = 0, \/\/!< TID has been flushed with a "no display" indication$/;"	e	enum:__anon460
VDECFW_BUFFLAG_DISPLAY_SINGLE_FIELD_SHIFT	vdec/firmware/include/vdecfw.h	/^    VDECFW_BUFFLAG_DISPLAY_SINGLE_FIELD_SHIFT       = 1, \/\/!< TID contains an unpaired field$/;"	e	enum:__anon310
VDECFW_BUFFLAG_DISPLAY_SINGLE_FIELD_SHIFT	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_BUFFLAG_DISPLAY_SINGLE_FIELD_SHIFT       = 1, \/\/!< TID contains an unpaired field$/;"	e	enum:__anon460
VDECFW_CHECKPOINT_BE_1SLICE_DONE	vdec/firmware/include/vdecfw.h	/^    VDECFW_CHECKPOINT_BE_1SLICE_DONE      = 11, \/\/!< 1st Slice has completed on VXD Backend$/;"	e	enum:__anon291
VDECFW_CHECKPOINT_BE_1SLICE_DONE	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CHECKPOINT_BE_1SLICE_DONE      = 11, \/\/!< 1st Slice has completed on VXD Backend$/;"	e	enum:__anon441
VDECFW_CHECKPOINT_BE_END	vdec/firmware/include/vdecfw.h	/^    VDECFW_CHECKPOINT_BE_END   = VDECFW_CHECKPOINT_BE_PICTURE_COMPLETE,$/;"	e	enum:__anon291
VDECFW_CHECKPOINT_BE_END	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CHECKPOINT_BE_END   = VDECFW_CHECKPOINT_BE_PICTURE_COMPLETE,$/;"	e	enum:__anon441
VDECFW_CHECKPOINT_BE_PICTURE_COMPLETE	vdec/firmware/include/vdecfw.h	/^    VDECFW_CHECKPOINT_BE_PICTURE_COMPLETE = 12, \/\/!< Picture decode has completed and done message sent to the Host$/;"	e	enum:__anon291
VDECFW_CHECKPOINT_BE_PICTURE_COMPLETE	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CHECKPOINT_BE_PICTURE_COMPLETE = 12, \/\/!< Picture decode has completed and done message sent to the Host$/;"	e	enum:__anon441
VDECFW_CHECKPOINT_BE_PICTURE_STARTED	vdec/firmware/include/vdecfw.h	/^    VDECFW_CHECKPOINT_BE_PICTURE_STARTED  = 10,  \/\/!< Picture has started decoding on VXD Backend$/;"	e	enum:__anon291
VDECFW_CHECKPOINT_BE_PICTURE_STARTED	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CHECKPOINT_BE_PICTURE_STARTED  = 10,  \/\/!< Picture has started decoding on VXD Backend$/;"	e	enum:__anon441
VDECFW_CHECKPOINT_BE_START	vdec/firmware/include/vdecfw.h	/^    VDECFW_CHECKPOINT_BE_START = VDECFW_CHECKPOINT_BE_PICTURE_STARTED,$/;"	e	enum:__anon291
VDECFW_CHECKPOINT_BE_START	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CHECKPOINT_BE_START = VDECFW_CHECKPOINT_BE_PICTURE_STARTED,$/;"	e	enum:__anon441
VDECFW_CHECKPOINT_ENTDEC_STARTED	vdec/firmware/include/vdecfw.h	/^    VDECFW_CHECKPOINT_ENTDEC_STARTED      = 6,  \/\/!< 1st Picture\/Slice header has been read, registers written and Entdec started$/;"	e	enum:__anon291
VDECFW_CHECKPOINT_ENTDEC_STARTED	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CHECKPOINT_ENTDEC_STARTED      = 6,  \/\/!< 1st Picture\/Slice header has been read, registers written and Entdec started$/;"	e	enum:__anon441
VDECFW_CHECKPOINT_FE_1SLICE_DONE	vdec/firmware/include/vdecfw.h	/^    VDECFW_CHECKPOINT_FE_1SLICE_DONE      = 7,  \/\/!< 1st Slice has been completed by Entdec$/;"	e	enum:__anon291
VDECFW_CHECKPOINT_FE_1SLICE_DONE	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CHECKPOINT_FE_1SLICE_DONE      = 7,  \/\/!< 1st Slice has been completed by Entdec$/;"	e	enum:__anon441
VDECFW_CHECKPOINT_FE_END	vdec/firmware/include/vdecfw.h	/^    VDECFW_CHECKPOINT_FE_END   = VDECFW_CHECKPOINT_FE_PICTURE_COMPLETE,$/;"	e	enum:__anon291
VDECFW_CHECKPOINT_FE_END	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CHECKPOINT_FE_END   = VDECFW_CHECKPOINT_FE_PICTURE_COMPLETE,$/;"	e	enum:__anon441
VDECFW_CHECKPOINT_FE_PARSE_DONE	vdec/firmware/include/vdecfw.h	/^    VDECFW_CHECKPOINT_FE_PARSE_DONE       = 8,  \/\/!< Parsing of picture has completed on FE$/;"	e	enum:__anon291
VDECFW_CHECKPOINT_FE_PARSE_DONE	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CHECKPOINT_FE_PARSE_DONE       = 8,  \/\/!< Parsing of picture has completed on FE$/;"	e	enum:__anon441
VDECFW_CHECKPOINT_FE_PICTURE_COMPLETE	vdec/firmware/include/vdecfw.h	/^    VDECFW_CHECKPOINT_FE_PICTURE_COMPLETE = 9,  \/\/!< Picture end code has been read and picture closed$/;"	e	enum:__anon291
VDECFW_CHECKPOINT_FE_PICTURE_COMPLETE	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CHECKPOINT_FE_PICTURE_COMPLETE = 9,  \/\/!< Picture end code has been read and picture closed$/;"	e	enum:__anon441
VDECFW_CHECKPOINT_FE_START	vdec/firmware/include/vdecfw.h	/^    VDECFW_CHECKPOINT_FE_START = VDECFW_CHECKPOINT_ENTDEC_STARTED,$/;"	e	enum:__anon291
VDECFW_CHECKPOINT_FE_START	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CHECKPOINT_FE_START = VDECFW_CHECKPOINT_ENTDEC_STARTED,$/;"	e	enum:__anon441
VDECFW_CHECKPOINT_FIRMWARE_READY	vdec/firmware/include/vdecfw.h	/^    VDECFW_CHECKPOINT_FIRMWARE_READY      = 2,  \/\/!< Firmware has been loaded and bitstream DMA started$/;"	e	enum:__anon291
VDECFW_CHECKPOINT_FIRMWARE_READY	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CHECKPOINT_FIRMWARE_READY      = 2,  \/\/!< Firmware has been loaded and bitstream DMA started$/;"	e	enum:__anon441
VDECFW_CHECKPOINT_FIRMWARE_SAVED	vdec/firmware/include/vdecfw.h	/^    VDECFW_CHECKPOINT_FIRMWARE_SAVED      = 5,  \/\/!< Firmware context for this picture has been saved$/;"	e	enum:__anon291
VDECFW_CHECKPOINT_FIRMWARE_SAVED	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CHECKPOINT_FIRMWARE_SAVED      = 5,  \/\/!< Firmware context for this picture has been saved$/;"	e	enum:__anon441
VDECFW_CHECKPOINT_FI_END	vdec/firmware/include/vdecfw.h	/^    VDECFW_CHECKPOINT_FI_END   = VDECFW_CHECKPOINT_FI_POST_MSG,$/;"	e	enum:__anon291
VDECFW_CHECKPOINT_FI_END	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CHECKPOINT_FI_END   = VDECFW_CHECKPOINT_FI_POST_MSG,$/;"	e	enum:__anon441
VDECFW_CHECKPOINT_FI_INIT_END	vdec/firmware/include/vdecfw.h	/^    VDECFW_CHECKPOINT_FI_INIT_END         = 14, \/\/!< Firmware has completed the initialisation successfully$/;"	e	enum:__anon291
VDECFW_CHECKPOINT_FI_INIT_END	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CHECKPOINT_FI_INIT_END         = 14, \/\/!< Firmware has completed the initialisation successfully$/;"	e	enum:__anon441
VDECFW_CHECKPOINT_FI_INIT_START	vdec/firmware/include/vdecfw.h	/^	VDECFW_CHECKPOINT_FI_INIT_START       = 13, \/\/!< Firmware is started$/;"	e	enum:__anon291
VDECFW_CHECKPOINT_FI_INIT_START	vdec/firmware/share/vdecfw_shared.h	/^	VDECFW_CHECKPOINT_FI_INIT_START       = 13, \/\/!< Firmware is started$/;"	e	enum:__anon441
VDECFW_CHECKPOINT_FI_POST_MSG	vdec/firmware/include/vdecfw.h	/^    VDECFW_CHECKPOINT_FI_POST_MSG         = 15, \/\/!< Firmware has received the first POST message$/;"	e	enum:__anon291
VDECFW_CHECKPOINT_FI_POST_MSG	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CHECKPOINT_FI_POST_MSG         = 15, \/\/!< Firmware has received the first POST message$/;"	e	enum:__anon441
VDECFW_CHECKPOINT_FI_START	vdec/firmware/include/vdecfw.h	/^	VDECFW_CHECKPOINT_FI_START = VDECFW_CHECKPOINT_FI_INIT_START,$/;"	e	enum:__anon291
VDECFW_CHECKPOINT_FI_START	vdec/firmware/share/vdecfw_shared.h	/^	VDECFW_CHECKPOINT_FI_START = VDECFW_CHECKPOINT_FI_INIT_START,$/;"	e	enum:__anon441
VDECFW_CHECKPOINT_FW_END	vdec/firmware/include/vdecfw.h	/^    VDECFW_CHECKPOINT_FW_END   = VDECFW_CHECKPOINT_FIRMWARE_SAVED,$/;"	e	enum:__anon291
VDECFW_CHECKPOINT_FW_END	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CHECKPOINT_FW_END   = VDECFW_CHECKPOINT_FIRMWARE_SAVED,$/;"	e	enum:__anon441
VDECFW_CHECKPOINT_FW_START	vdec/firmware/include/vdecfw.h	/^    VDECFW_CHECKPOINT_FW_START = VDECFW_CHECKPOINT_PICTURE_STARTED,$/;"	e	enum:__anon291
VDECFW_CHECKPOINT_FW_START	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CHECKPOINT_FW_START = VDECFW_CHECKPOINT_PICTURE_STARTED,$/;"	e	enum:__anon441
VDECFW_CHECKPOINT_MAX	vdec/firmware/include/vdecfw.h	/^    VDECFW_CHECKPOINT_MAX,$/;"	e	enum:__anon291
VDECFW_CHECKPOINT_MAX	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CHECKPOINT_MAX,$/;"	e	enum:__anon441
VDECFW_CHECKPOINT_PICMAN_COMPLETE	vdec/firmware/include/vdecfw.h	/^    VDECFW_CHECKPOINT_PICMAN_COMPLETE     = 4,  \/\/!< Picture management operations have completed$/;"	e	enum:__anon291
VDECFW_CHECKPOINT_PICMAN_COMPLETE	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CHECKPOINT_PICMAN_COMPLETE     = 4,  \/\/!< Picture management operations have completed$/;"	e	enum:__anon441
VDECFW_CHECKPOINT_PICTURE_STARTED	vdec/firmware/include/vdecfw.h	/^    VDECFW_CHECKPOINT_PICTURE_STARTED     = 1,  \/\/!< Decode message has been read$/;"	e	enum:__anon291
VDECFW_CHECKPOINT_PICTURE_STARTED	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CHECKPOINT_PICTURE_STARTED     = 1,  \/\/!< Decode message has been read$/;"	e	enum:__anon441
VDECFW_CHECKPOINT_SYNC_COMPLETE	vdec/firmware/include/vdecfw.h	/^    VDECFW_CHECKPOINT_SYNC_COMPLETE       = 3,  \/\/!< Firmware has been synchronised on front-end with the previous picture$/;"	e	enum:__anon291
VDECFW_CHECKPOINT_SYNC_COMPLETE	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CHECKPOINT_SYNC_COMPLETE       = 3,  \/\/!< Firmware has been synchronised on front-end with the previous picture$/;"	e	enum:__anon441
VDECFW_CMD_ALTERNATIVE_OUTPUT_CONTROL	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_ALTERNATIVE_OUTPUT_CONTROL,                  \/*!< ALTERNATIVE_OUTPUT_CONTROL                     *\/$/;"	e	enum:__anon313
VDECFW_CMD_ALTERNATIVE_OUTPUT_CONTROL	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_ALTERNATIVE_OUTPUT_CONTROL,                  \/*!< ALTERNATIVE_OUTPUT_CONTROL                     *\/$/;"	e	enum:__anon463
VDECFW_CMD_ALTERNATIVE_OUTPUT_PICTURE_ROTATION	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_ALTERNATIVE_OUTPUT_PICTURE_ROTATION,         \/*!< ALTERNATIVE_OUTPUT_PICTURE_ROTATION            *\/$/;"	e	enum:__anon313
VDECFW_CMD_ALTERNATIVE_OUTPUT_PICTURE_ROTATION	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_ALTERNATIVE_OUTPUT_PICTURE_ROTATION,         \/*!< ALTERNATIVE_OUTPUT_PICTURE_ROTATION            *\/$/;"	e	enum:__anon463
VDECFW_CMD_AUX_LINE_BUFFER_BASE_ADDRESS	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_AUX_LINE_BUFFER_BASE_ADDRESS,                \/*!< AUX_LINE_BUFFER_BASE_ADDRESS                   *\/$/;"	e	enum:__anon313
VDECFW_CMD_AUX_LINE_BUFFER_BASE_ADDRESS	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_AUX_LINE_BUFFER_BASE_ADDRESS,                \/*!< AUX_LINE_BUFFER_BASE_ADDRESS                   *\/$/;"	e	enum:__anon463
VDECFW_CMD_AUX_MSB_BUFFER	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_AUX_MSB_BUFFER,                              \/*!< AUX_MSB_BUFFER_BASE_ADDRESSES (VC-1 only)      *\/$/;"	e	enum:__anon313
VDECFW_CMD_AUX_MSB_BUFFER	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_AUX_MSB_BUFFER,                              \/*!< AUX_MSB_BUFFER_BASE_ADDRESSES (VC-1 only)      *\/$/;"	e	enum:__anon463
VDECFW_CMD_CHROMA2_ALTERNATIVE_PICTURE_BASE_ADDRESS	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_CHROMA2_ALTERNATIVE_PICTURE_BASE_ADDRESS,    \/*!< CHROMA2_ALTERNATIVE_PICTURE_BASE_ADDRESS       *\/$/;"	e	enum:__anon313
VDECFW_CMD_CHROMA2_ALTERNATIVE_PICTURE_BASE_ADDRESS	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_CHROMA2_ALTERNATIVE_PICTURE_BASE_ADDRESS,    \/*!< CHROMA2_ALTERNATIVE_PICTURE_BASE_ADDRESS       *\/$/;"	e	enum:__anon463
VDECFW_CMD_CHROMA2_RECONSTRUCTED_PICTURE_BASE_ADDRESS	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_CHROMA2_RECONSTRUCTED_PICTURE_BASE_ADDRESS,  \/*!< CHROMA2_RECONSTRUCTED_PICTURE_BASE_ADDRESSES   *\/$/;"	e	enum:__anon313
VDECFW_CMD_CHROMA2_RECONSTRUCTED_PICTURE_BASE_ADDRESS	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_CHROMA2_RECONSTRUCTED_PICTURE_BASE_ADDRESS,  \/*!< CHROMA2_RECONSTRUCTED_PICTURE_BASE_ADDRESSES   *\/$/;"	e	enum:__anon463
VDECFW_CMD_CHROMA_ALTERNATIVE_PICTURE_BASE_ADDRESS	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_CHROMA_ALTERNATIVE_PICTURE_BASE_ADDRESS,     \/*!< VC1_CHROMA_RANGE_MAPPING_BASE_ADDRESS          *\/$/;"	e	enum:__anon313
VDECFW_CMD_CHROMA_ALTERNATIVE_PICTURE_BASE_ADDRESS	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_CHROMA_ALTERNATIVE_PICTURE_BASE_ADDRESS,     \/*!< VC1_CHROMA_RANGE_MAPPING_BASE_ADDRESS          *\/$/;"	e	enum:__anon463
VDECFW_CMD_CHROMA_RECONSTRUCTED_PICTURE_BASE_ADDRESS	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_CHROMA_RECONSTRUCTED_PICTURE_BASE_ADDRESS,   \/*!< CHROMA_RECONSTRUCTED_PICTURE_BASE_ADDRESSES    *\/$/;"	e	enum:__anon313
VDECFW_CMD_CHROMA_RECONSTRUCTED_PICTURE_BASE_ADDRESS	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_CHROMA_RECONSTRUCTED_PICTURE_BASE_ADDRESS,   \/*!< CHROMA_RECONSTRUCTED_PICTURE_BASE_ADDRESSES    *\/$/;"	e	enum:__anon463
VDECFW_CMD_CHROMA_ROW_STRIDE	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_CHROMA_ROW_STRIDE,                           \/*!< CHROMA_ROW_STRIDE (H.264 only)                 *\/$/;"	e	enum:__anon313
VDECFW_CMD_CHROMA_ROW_STRIDE	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_CHROMA_ROW_STRIDE,                           \/*!< CHROMA_ROW_STRIDE (H.264 only)                 *\/$/;"	e	enum:__anon463
VDECFW_CMD_CODED_PICTURE	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_CODED_PICTURE,                               \/*!< CODED_PICTURE_SIZE                             *\/$/;"	e	enum:__anon313
VDECFW_CMD_CODED_PICTURE	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_CODED_PICTURE,                               \/*!< CODED_PICTURE_SIZE                             *\/$/;"	e	enum:__anon463
VDECFW_CMD_CURRENT_PICTURE_BUFFER_BASE_ADDRESS	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_CURRENT_PICTURE_BUFFER_BASE_ADDRESS,         \/*!< CURRENT_PICTURE_BUFFER_BASE_ADDRESSES (VP8 only)*\/$/;"	e	enum:__anon313
VDECFW_CMD_CURRENT_PICTURE_BUFFER_BASE_ADDRESS	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_CURRENT_PICTURE_BUFFER_BASE_ADDRESS,         \/*!< CURRENT_PICTURE_BUFFER_BASE_ADDRESSES (VP8 only)*\/$/;"	e	enum:__anon463
VDECFW_CMD_DISPLAY_PICTURE	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_DISPLAY_PICTURE,                             \/*!< DISPLAY_PICTURE_SIZE                           *\/$/;"	e	enum:__anon313
VDECFW_CMD_DISPLAY_PICTURE	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_DISPLAY_PICTURE,                             \/*!< DISPLAY_PICTURE_SIZE                           *\/$/;"	e	enum:__anon463
VDECFW_CMD_EXTENDED_ROW_STRIDE	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_EXTENDED_ROW_STRIDE,                         \/*!< EXTENDED_ROW_STRIDE                            *\/$/;"	e	enum:__anon313
VDECFW_CMD_EXTENDED_ROW_STRIDE	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_EXTENDED_ROW_STRIDE,                         \/*!< EXTENDED_ROW_STRIDE                            *\/$/;"	e	enum:__anon463
VDECFW_CMD_EXT_OP_MODE	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_EXT_OP_MODE,                                 \/*!< EXT_OP_MODE (H.264 only)                       *\/$/;"	e	enum:__anon313
VDECFW_CMD_EXT_OP_MODE	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_EXT_OP_MODE,                                 \/*!< EXT_OP_MODE (H.264 only)                       *\/$/;"	e	enum:__anon463
VDECFW_CMD_FIRST_PARTITION_BUFFER_BASE_ADDRESS	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_FIRST_PARTITION_BUFFER_BASE_ADDRESS,         \/*!< FIRST_PARTITION_BASE_ADDRESSES (VP8 only)      *\/$/;"	e	enum:__anon313
VDECFW_CMD_FIRST_PARTITION_BUFFER_BASE_ADDRESS	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_FIRST_PARTITION_BUFFER_BASE_ADDRESS,         \/*!< FIRST_PARTITION_BASE_ADDRESSES (VP8 only)      *\/$/;"	e	enum:__anon463
VDECFW_CMD_HORIZONTAL_CHROMA_COEFFICIENTS_0	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_HORIZONTAL_CHROMA_COEFFICIENTS_0,            \/*!< HORIZONTAL_CHROMA_COEFFICIENTS_0               *\/$/;"	e	enum:__anon313
VDECFW_CMD_HORIZONTAL_CHROMA_COEFFICIENTS_0	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_HORIZONTAL_CHROMA_COEFFICIENTS_0,            \/*!< HORIZONTAL_CHROMA_COEFFICIENTS_0               *\/$/;"	e	enum:__anon463
VDECFW_CMD_HORIZONTAL_CHROMA_COEFFICIENTS_1	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_HORIZONTAL_CHROMA_COEFFICIENTS_1,            \/*!< HORIZONTAL_CHROMA_COEFFICIENTS_1               *\/$/;"	e	enum:__anon313
VDECFW_CMD_HORIZONTAL_CHROMA_COEFFICIENTS_1	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_HORIZONTAL_CHROMA_COEFFICIENTS_1,            \/*!< HORIZONTAL_CHROMA_COEFFICIENTS_1               *\/$/;"	e	enum:__anon463
VDECFW_CMD_HORIZONTAL_CHROMA_COEFFICIENTS_2	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_HORIZONTAL_CHROMA_COEFFICIENTS_2,            \/*!< HORIZONTAL_CHROMA_COEFFICIENTS_2               *\/$/;"	e	enum:__anon313
VDECFW_CMD_HORIZONTAL_CHROMA_COEFFICIENTS_2	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_HORIZONTAL_CHROMA_COEFFICIENTS_2,            \/*!< HORIZONTAL_CHROMA_COEFFICIENTS_2               *\/$/;"	e	enum:__anon463
VDECFW_CMD_HORIZONTAL_CHROMA_COEFFICIENTS_3	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_HORIZONTAL_CHROMA_COEFFICIENTS_3,            \/*!< HORIZONTAL_CHROMA_COEFFICIENTS_3               *\/$/;"	e	enum:__anon313
VDECFW_CMD_HORIZONTAL_CHROMA_COEFFICIENTS_3	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_HORIZONTAL_CHROMA_COEFFICIENTS_3,            \/*!< HORIZONTAL_CHROMA_COEFFICIENTS_3               *\/$/;"	e	enum:__anon463
VDECFW_CMD_HORIZONTAL_LUMA_COEFFICIENTS_0	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_HORIZONTAL_LUMA_COEFFICIENTS_0,              \/*!< HORIZONTAL_LUMA_COEFFICIENTS_0                 *\/$/;"	e	enum:__anon313
VDECFW_CMD_HORIZONTAL_LUMA_COEFFICIENTS_0	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_HORIZONTAL_LUMA_COEFFICIENTS_0,              \/*!< HORIZONTAL_LUMA_COEFFICIENTS_0                 *\/$/;"	e	enum:__anon463
VDECFW_CMD_HORIZONTAL_LUMA_COEFFICIENTS_1	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_HORIZONTAL_LUMA_COEFFICIENTS_1,              \/*!< HORIZONTAL_LUMA_COEFFICIENTS_1                 *\/$/;"	e	enum:__anon313
VDECFW_CMD_HORIZONTAL_LUMA_COEFFICIENTS_1	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_HORIZONTAL_LUMA_COEFFICIENTS_1,              \/*!< HORIZONTAL_LUMA_COEFFICIENTS_1                 *\/$/;"	e	enum:__anon463
VDECFW_CMD_HORIZONTAL_LUMA_COEFFICIENTS_2	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_HORIZONTAL_LUMA_COEFFICIENTS_2,              \/*!< HORIZONTAL_LUMA_COEFFICIENTS_2                 *\/$/;"	e	enum:__anon313
VDECFW_CMD_HORIZONTAL_LUMA_COEFFICIENTS_2	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_HORIZONTAL_LUMA_COEFFICIENTS_2,              \/*!< HORIZONTAL_LUMA_COEFFICIENTS_2                 *\/$/;"	e	enum:__anon463
VDECFW_CMD_HORIZONTAL_LUMA_COEFFICIENTS_3	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_HORIZONTAL_LUMA_COEFFICIENTS_3,              \/*!< HORIZONTAL_LUMA_COEFFICIENTS_3                 *\/$/;"	e	enum:__anon313
VDECFW_CMD_HORIZONTAL_LUMA_COEFFICIENTS_3	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_HORIZONTAL_LUMA_COEFFICIENTS_3,              \/*!< HORIZONTAL_LUMA_COEFFICIENTS_3                 *\/$/;"	e	enum:__anon463
VDECFW_CMD_HORIZONTAL_SCALE_CONTROL	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_HORIZONTAL_SCALE_CONTROL,                    \/*!< HORIZONTAL_SCALE_CONTROL                       *\/$/;"	e	enum:__anon313
VDECFW_CMD_HORIZONTAL_SCALE_CONTROL	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_HORIZONTAL_SCALE_CONTROL,                    \/*!< HORIZONTAL_SCALE_CONTROL                       *\/$/;"	e	enum:__anon463
VDECFW_CMD_INTRA_BUFFER_BASE_ADDRESS	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_INTRA_BUFFER_BASE_ADDRESS,                   \/*!< INTRA_BUFFER_BASE_ADDRESS (various)            *\/$/;"	e	enum:__anon313
VDECFW_CMD_INTRA_BUFFER_BASE_ADDRESS	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_INTRA_BUFFER_BASE_ADDRESS,                   \/*!< INTRA_BUFFER_BASE_ADDRESS (various)            *\/$/;"	e	enum:__anon463
VDECFW_CMD_LUMA_ALTERNATIVE_PICTURE_BASE_ADDRESS	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_LUMA_ALTERNATIVE_PICTURE_BASE_ADDRESS,       \/*!< VC1_LUMA_RANGE_MAPPING_BASE_ADDRESS            *\/$/;"	e	enum:__anon313
VDECFW_CMD_LUMA_ALTERNATIVE_PICTURE_BASE_ADDRESS	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_LUMA_ALTERNATIVE_PICTURE_BASE_ADDRESS,       \/*!< VC1_LUMA_RANGE_MAPPING_BASE_ADDRESS            *\/$/;"	e	enum:__anon463
VDECFW_CMD_LUMA_RECONSTRUCTED_PICTURE_BASE_ADDRESS	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_LUMA_RECONSTRUCTED_PICTURE_BASE_ADDRESS,     \/*!< LUMA_RECONSTRUCTED_PICTURE_BASE_ADDRESSES      *\/$/;"	e	enum:__anon313
VDECFW_CMD_LUMA_RECONSTRUCTED_PICTURE_BASE_ADDRESS	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_LUMA_RECONSTRUCTED_PICTURE_BASE_ADDRESS,     \/*!< LUMA_RECONSTRUCTED_PICTURE_BASE_ADDRESSES      *\/$/;"	e	enum:__anon463
VDECFW_CMD_MAX	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_MAX,$/;"	e	enum:__anon313
VDECFW_CMD_MAX	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_MAX,$/;"	e	enum:__anon463
VDECFW_CMD_MBFLAGS_BUFFER_BASE_ADDRESS	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_MBFLAGS_BUFFER_BASE_ADDRESS,                 \/*!< MBFLAGS_BUFFER_BASE_ADDRESSES (VP8 only)       *\/$/;"	e	enum:__anon313
VDECFW_CMD_MBFLAGS_BUFFER_BASE_ADDRESS	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_MBFLAGS_BUFFER_BASE_ADDRESS,                 \/*!< MBFLAGS_BUFFER_BASE_ADDRESSES (VP8 only)       *\/$/;"	e	enum:__anon463
VDECFW_CMD_MC_CACHE_CONFIGURATION	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_MC_CACHE_CONFIGURATION,                      \/*!< MC_CACHE_CONFIGURATION                         *\/$/;"	e	enum:__anon313
VDECFW_CMD_MC_CACHE_CONFIGURATION	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_MC_CACHE_CONFIGURATION,                      \/*!< MC_CACHE_CONFIGURATION                         *\/$/;"	e	enum:__anon463
VDECFW_CMD_OPERATING_MODE	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_OPERATING_MODE,                              \/*!< OPERATING_MODE                                 *\/$/;"	e	enum:__anon313
VDECFW_CMD_OPERATING_MODE	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_OPERATING_MODE,                              \/*!< OPERATING_MODE                                 *\/$/;"	e	enum:__anon463
VDECFW_CMD_RPR_AX_INCREMENT	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_RPR_AX_INCREMENT,                            \/*!< RPR_AX_INCREMENT                               *\/$/;"	e	enum:__anon313
VDECFW_CMD_RPR_AX_INCREMENT	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_RPR_AX_INCREMENT,                            \/*!< RPR_AX_INCREMENT                               *\/$/;"	e	enum:__anon463
VDECFW_CMD_RPR_AX_INITIAL	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_RPR_AX_INITIAL,                              \/*!< RPR_AX_INITIAL                                 *\/$/;"	e	enum:__anon313
VDECFW_CMD_RPR_AX_INITIAL	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_RPR_AX_INITIAL,                              \/*!< RPR_AX_INITIAL                                 *\/$/;"	e	enum:__anon463
VDECFW_CMD_RPR_AY_INCREMENT	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_RPR_AY_INCREMENT,                            \/*!< RPR_AY_INCREMENT                               *\/$/;"	e	enum:__anon313
VDECFW_CMD_RPR_AY_INCREMENT	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_RPR_AY_INCREMENT,                            \/*!< RPR_AY_INCREMENT                               *\/$/;"	e	enum:__anon463
VDECFW_CMD_RPR_AY_INITIAL	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_RPR_AY_INITIAL,                              \/*!< RPR_AY_INITIAL                                 *\/$/;"	e	enum:__anon313
VDECFW_CMD_RPR_AY_INITIAL	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_RPR_AY_INITIAL,                              \/*!< RPR_AY_INITIAL                                 *\/$/;"	e	enum:__anon463
VDECFW_CMD_RPR_PICTURE_SIZE	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_RPR_PICTURE_SIZE,                            \/*!< RPR_PICTURE_SIZE                               *\/$/;"	e	enum:__anon313
VDECFW_CMD_RPR_PICTURE_SIZE	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_RPR_PICTURE_SIZE,                            \/*!< RPR_PICTURE_SIZE                               *\/$/;"	e	enum:__anon463
VDECFW_CMD_SCALED_DISPLAY_SIZE	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_SCALED_DISPLAY_SIZE,                         \/*!< SCALED_DISPLAY_SIZE                            *\/$/;"	e	enum:__anon313
VDECFW_CMD_SCALED_DISPLAY_SIZE	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_SCALED_DISPLAY_SIZE,                         \/*!< SCALED_DISPLAY_SIZE                            *\/$/;"	e	enum:__anon463
VDECFW_CMD_SCALE_HORIZONTAL_CHROMA	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_SCALE_HORIZONTAL_CHROMA,                     \/*!< SCALE_HORIZONTAL_CHROMA (H.264 only)           *\/$/;"	e	enum:__anon313
VDECFW_CMD_SCALE_HORIZONTAL_CHROMA	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_SCALE_HORIZONTAL_CHROMA,                     \/*!< SCALE_HORIZONTAL_CHROMA (H.264 only)           *\/$/;"	e	enum:__anon463
VDECFW_CMD_SCALE_OUTPUT_SIZE	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_SCALE_OUTPUT_SIZE,                           \/*!< SCALE_OUTPUT_SIZE                              *\/$/;"	e	enum:__anon313
VDECFW_CMD_SCALE_OUTPUT_SIZE	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_SCALE_OUTPUT_SIZE,                           \/*!< SCALE_OUTPUT_SIZE                              *\/$/;"	e	enum:__anon463
VDECFW_CMD_SCALE_VERTICAL_CHROMA	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_SCALE_VERTICAL_CHROMA,                       \/*!< SCALE_VERTICAL_CHROMA (H.264 only)             *\/$/;"	e	enum:__anon313
VDECFW_CMD_SCALE_VERTICAL_CHROMA	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_SCALE_VERTICAL_CHROMA,                       \/*!< SCALE_VERTICAL_CHROMA (H.264 only)             *\/$/;"	e	enum:__anon463
VDECFW_CMD_SEGMENTID_BASE_ADDRESS	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_SEGMENTID_BASE_ADDRESS,                      \/*!< SEGMENTID_BUFFER_BASE_ADDRESSES (VP8 only)     *\/$/;"	e	enum:__anon313
VDECFW_CMD_SEGMENTID_BASE_ADDRESS	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_SEGMENTID_BASE_ADDRESS,                      \/*!< SEGMENTID_BUFFER_BASE_ADDRESSES (VP8 only)     *\/$/;"	e	enum:__anon463
VDECFW_CMD_VERTICAL_CHROMA_COEFFICIENTS_0	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_VERTICAL_CHROMA_COEFFICIENTS_0,              \/*!< VERTICAL_CHROMA_COEFFICIENTS_0                 *\/$/;"	e	enum:__anon313
VDECFW_CMD_VERTICAL_CHROMA_COEFFICIENTS_0	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_VERTICAL_CHROMA_COEFFICIENTS_0,              \/*!< VERTICAL_CHROMA_COEFFICIENTS_0                 *\/$/;"	e	enum:__anon463
VDECFW_CMD_VERTICAL_CHROMA_COEFFICIENTS_1	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_VERTICAL_CHROMA_COEFFICIENTS_1,              \/*!< VERTICAL_CHROMA_COEFFICIENTS_1                 *\/$/;"	e	enum:__anon313
VDECFW_CMD_VERTICAL_CHROMA_COEFFICIENTS_1	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_VERTICAL_CHROMA_COEFFICIENTS_1,              \/*!< VERTICAL_CHROMA_COEFFICIENTS_1                 *\/$/;"	e	enum:__anon463
VDECFW_CMD_VERTICAL_CHROMA_COEFFICIENTS_2	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_VERTICAL_CHROMA_COEFFICIENTS_2,              \/*!< VERTICAL_CHROMA_COEFFICIENTS_2                 *\/$/;"	e	enum:__anon313
VDECFW_CMD_VERTICAL_CHROMA_COEFFICIENTS_2	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_VERTICAL_CHROMA_COEFFICIENTS_2,              \/*!< VERTICAL_CHROMA_COEFFICIENTS_2                 *\/$/;"	e	enum:__anon463
VDECFW_CMD_VERTICAL_CHROMA_COEFFICIENTS_3	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_VERTICAL_CHROMA_COEFFICIENTS_3,              \/*!< VERTICAL_CHROMA_COEFFICIENTS_3                 *\/$/;"	e	enum:__anon313
VDECFW_CMD_VERTICAL_CHROMA_COEFFICIENTS_3	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_VERTICAL_CHROMA_COEFFICIENTS_3,              \/*!< VERTICAL_CHROMA_COEFFICIENTS_3                 *\/$/;"	e	enum:__anon463
VDECFW_CMD_VERTICAL_LUMA_COEFFICIENTS_0	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_VERTICAL_LUMA_COEFFICIENTS_0,                \/*!< VERTICAL_LUMA_COEFFICIENTS_0                   *\/$/;"	e	enum:__anon313
VDECFW_CMD_VERTICAL_LUMA_COEFFICIENTS_0	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_VERTICAL_LUMA_COEFFICIENTS_0,                \/*!< VERTICAL_LUMA_COEFFICIENTS_0                   *\/$/;"	e	enum:__anon463
VDECFW_CMD_VERTICAL_LUMA_COEFFICIENTS_1	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_VERTICAL_LUMA_COEFFICIENTS_1,                \/*!< VERTICAL_LUMA_COEFFICIENTS_1                   *\/$/;"	e	enum:__anon313
VDECFW_CMD_VERTICAL_LUMA_COEFFICIENTS_1	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_VERTICAL_LUMA_COEFFICIENTS_1,                \/*!< VERTICAL_LUMA_COEFFICIENTS_1                   *\/$/;"	e	enum:__anon463
VDECFW_CMD_VERTICAL_LUMA_COEFFICIENTS_2	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_VERTICAL_LUMA_COEFFICIENTS_2,                \/*!< VERTICAL_LUMA_COEFFICIENTS_2                   *\/$/;"	e	enum:__anon313
VDECFW_CMD_VERTICAL_LUMA_COEFFICIENTS_2	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_VERTICAL_LUMA_COEFFICIENTS_2,                \/*!< VERTICAL_LUMA_COEFFICIENTS_2                   *\/$/;"	e	enum:__anon463
VDECFW_CMD_VERTICAL_LUMA_COEFFICIENTS_3	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_VERTICAL_LUMA_COEFFICIENTS_3,                \/*!< VERTICAL_LUMA_COEFFICIENTS_3                   *\/$/;"	e	enum:__anon313
VDECFW_CMD_VERTICAL_LUMA_COEFFICIENTS_3	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_VERTICAL_LUMA_COEFFICIENTS_3,                \/*!< VERTICAL_LUMA_COEFFICIENTS_3                   *\/$/;"	e	enum:__anon463
VDECFW_CMD_VERTICAL_SCALE_CONTROL	vdec/firmware/include/vdecfw.h	/^    VDECFW_CMD_VERTICAL_SCALE_CONTROL,                      \/*!< VERTICAL_SCALE_CONTROL                         *\/$/;"	e	enum:__anon313
VDECFW_CMD_VERTICAL_SCALE_CONTROL	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CMD_VERTICAL_SCALE_CONTROL,                      \/*!< VERTICAL_SCALE_CONTROL                         *\/$/;"	e	enum:__anon463
VDECFW_CODEC_AVS	vdec/firmware/include/vdecfw.h	/^    VDECFW_CODEC_AVS,       \/\/!< AVS$/;"	e	enum:__anon288
VDECFW_CODEC_AVS	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CODEC_AVS,       \/\/!< AVS$/;"	e	enum:__anon438
VDECFW_CODEC_H264	vdec/firmware/include/vdecfw.h	/^    VDECFW_CODEC_H264 = 0,  \/\/!< H.264, AVC, MVC$/;"	e	enum:__anon288
VDECFW_CODEC_H264	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CODEC_H264 = 0,  \/\/!< H.264, AVC, MVC$/;"	e	enum:__anon438
VDECFW_CODEC_HEVC	vdec/firmware/include/vdecfw.h	/^    VDECFW_CODEC_HEVC,      \/\/!< HEVC\/H265$/;"	e	enum:__anon288
VDECFW_CODEC_HEVC	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CODEC_HEVC,      \/\/!< HEVC\/H265$/;"	e	enum:__anon438
VDECFW_CODEC_JPEG	vdec/firmware/include/vdecfw.h	/^    VDECFW_CODEC_JPEG,      \/\/!< JPEG$/;"	e	enum:__anon288
VDECFW_CODEC_JPEG	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CODEC_JPEG,      \/\/!< JPEG$/;"	e	enum:__anon438
VDECFW_CODEC_MAX	vdec/firmware/include/vdecfw.h	/^    VDECFW_CODEC_MAX,       \/\/!< End Marker$/;"	e	enum:__anon288
VDECFW_CODEC_MAX	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CODEC_MAX,       \/\/!< End Marker$/;"	e	enum:__anon438
VDECFW_CODEC_MPEG2	vdec/firmware/include/vdecfw.h	/^    VDECFW_CODEC_MPEG2,     \/\/!< MPEG2$/;"	e	enum:__anon288
VDECFW_CODEC_MPEG2	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CODEC_MPEG2,     \/\/!< MPEG2$/;"	e	enum:__anon438
VDECFW_CODEC_MPEG4	vdec/firmware/include/vdecfw.h	/^    VDECFW_CODEC_MPEG4,     \/\/!< MPEG4, H.263, DivX, Sorenson$/;"	e	enum:__anon288
VDECFW_CODEC_MPEG4	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CODEC_MPEG4,     \/\/!< MPEG4, H.263, DivX, Sorenson$/;"	e	enum:__anon438
VDECFW_CODEC_RV	vdec/firmware/include/vdecfw.h	/^    VDECFW_CODEC_RV,        \/\/!< RV30, RV40$/;"	e	enum:__anon288
VDECFW_CODEC_RV	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CODEC_RV,        \/\/!< RV30, RV40$/;"	e	enum:__anon438
VDECFW_CODEC_VC1	vdec/firmware/include/vdecfw.h	/^    VDECFW_CODEC_VC1,       \/\/!< VC1 (includes WMV9)$/;"	e	enum:__anon288
VDECFW_CODEC_VC1	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CODEC_VC1,       \/\/!< VC1 (includes WMV9)$/;"	e	enum:__anon438
VDECFW_CODEC_VP6	vdec/firmware/include/vdecfw.h	/^    VDECFW_CODEC_VP6,       \/\/!< VP6$/;"	e	enum:__anon288
VDECFW_CODEC_VP6	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CODEC_VP6,       \/\/!< VP6$/;"	e	enum:__anon438
VDECFW_CODEC_VP8	vdec/firmware/include/vdecfw.h	/^    VDECFW_CODEC_VP8,       \/\/!< VP8$/;"	e	enum:__anon288
VDECFW_CODEC_VP8	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CODEC_VP8,       \/\/!< VP8$/;"	e	enum:__anon438
VDECFW_COMMS_HEADER_SIZE	vdec/firmware/include/vdecfw.h	65;"	d
VDECFW_COMMS_HEADER_SIZE	vdec/firmware/share/vdecfw_shared.h	66;"	d
VDECFW_COMPLETION_COMMS_BUF_SIZE	vdec/firmware/include/vdecfw.h	72;"	d
VDECFW_COMPLETION_COMMS_BUF_SIZE	vdec/firmware/share/vdecfw_shared.h	73;"	d
VDECFW_CONFIG_COREID	vdec/firmware/include/vdecfw.h	/^    VDECFW_CONFIG_COREID,           \/\/!< Core ID when used in multi-core mode$/;"	e	enum:__anon293
VDECFW_CONFIG_COREID	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CONFIG_COREID,           \/\/!< Core ID when used in multi-core mode$/;"	e	enum:__anon443
VDECFW_CONFIG_MAX	vdec/firmware/include/vdecfw.h	/^    VDECFW_CONFIG_MAX,$/;"	e	enum:__anon293
VDECFW_CONFIG_MAX	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CONFIG_MAX,$/;"	e	enum:__anon443
VDECFW_CONFIG_RENDEC	vdec/firmware/include/vdecfw.h	/^    VDECFW_CONFIG_RENDEC = 1,       \/\/!< Rendec base addresses and sizes$/;"	e	enum:__anon293
VDECFW_CONFIG_RENDEC	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CONFIG_RENDEC = 1,       \/\/!< Rendec base addresses and sizes$/;"	e	enum:__anon443
VDECFW_CONFIG_TIMEOUTS	vdec/firmware/include/vdecfw.h	/^    VDECFW_CONFIG_TIMEOUTS,         \/\/!< Watchdog timeouts$/;"	e	enum:__anon293
VDECFW_CONFIG_TIMEOUTS	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CONFIG_TIMEOUTS,         \/\/!< Watchdog timeouts$/;"	e	enum:__anon443
VDECFW_CONTROL_COMMS_BUF_SIZE	vdec/firmware/include/vdecfw.h	68;"	d
VDECFW_CONTROL_COMMS_BUF_SIZE	vdec/firmware/share/vdecfw_shared.h	69;"	d
VDECFW_CONTROL_CRCS	vdec/firmware/include/vdecfw.h	/^    VDECFW_CONTROL_CRCS,            \/\/!< Turn CRC reporting on or off$/;"	e	enum:__anon294
VDECFW_CONTROL_CRCS	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CONTROL_CRCS,            \/\/!< Turn CRC reporting on or off$/;"	e	enum:__anon444
VDECFW_CONTROL_MAX	vdec/firmware/include/vdecfw.h	/^    VDECFW_CONTROL_MAX,$/;"	e	enum:__anon294
VDECFW_CONTROL_MAX	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CONTROL_MAX,$/;"	e	enum:__anon444
VDECFW_CONTROL_PERF	vdec/firmware/include/vdecfw.h	/^    VDECFW_CONTROL_PERF,            \/\/!< Turn performance reporting on or off$/;"	e	enum:__anon294
VDECFW_CONTROL_PERF	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CONTROL_PERF,            \/\/!< Turn performance reporting on or off$/;"	e	enum:__anon444
VDECFW_CONTROL_POST	vdec/firmware/include/vdecfw.h	/^	VDECFW_CONTROL_POST,			\/\/!< Start POST calculation test$/;"	e	enum:__anon294
VDECFW_CONTROL_POST	vdec/firmware/share/vdecfw_shared.h	/^	VDECFW_CONTROL_POST,			\/\/!< Start POST calculation test$/;"	e	enum:__anon444
VDECFW_CONTROL_STOP	vdec/firmware/include/vdecfw.h	/^    VDECFW_CONTROL_STOP = 1,        \/\/!< Stop a stream immediately$/;"	e	enum:__anon294
VDECFW_CONTROL_STOP	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_CONTROL_STOP = 1,        \/\/!< Stop a stream immediately$/;"	e	enum:__anon444
VDECFW_DECODE_COMMS_BUF_SIZE	vdec/firmware/include/vdecfw.h	70;"	d
VDECFW_DECODE_COMMS_BUF_SIZE	vdec/firmware/share/vdecfw_shared.h	71;"	d
VDECFW_ENTDEC_MODE_AVS	vdec/firmware/include/vdecfw.h	/^    VDECFW_ENTDEC_MODE_AVS         = 0x5,    \/\/!< AVS$/;"	e	enum:__anon290
VDECFW_ENTDEC_MODE_AVS	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_ENTDEC_MODE_AVS         = 0x5,    \/\/!< AVS$/;"	e	enum:__anon440
VDECFW_ENTDEC_MODE_EXT_REAL8	vdec/firmware/include/vdecfw.h	/^    VDECFW_ENTDEC_MODE_EXT_REAL8   = 0x0,    \/\/!< RealVideo8, with ENTDEC_[BE|FE]_EXTENDED_MODE bit set$/;"	e	enum:__anon290
VDECFW_ENTDEC_MODE_EXT_REAL8	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_ENTDEC_MODE_EXT_REAL8   = 0x0,    \/\/!< RealVideo8, with ENTDEC_[BE|FE]_EXTENDED_MODE bit set$/;"	e	enum:__anon440
VDECFW_ENTDEC_MODE_EXT_REAL9	vdec/firmware/include/vdecfw.h	/^    VDECFW_ENTDEC_MODE_EXT_REAL9   = 0x1,    \/\/!< RealVideo9, with ENTDEC_[BE|FE]_EXTENDED_MODE bit set$/;"	e	enum:__anon290
VDECFW_ENTDEC_MODE_EXT_REAL9	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_ENTDEC_MODE_EXT_REAL9   = 0x1,    \/\/!< RealVideo9, with ENTDEC_[BE|FE]_EXTENDED_MODE bit set$/;"	e	enum:__anon440
VDECFW_ENTDEC_MODE_EXT_SVC	vdec/firmware/include/vdecfw.h	/^    VDECFW_ENTDEC_MODE_EXT_SVC     = 0x4,    \/\/!< SVC, with ENTDEC_[BE|FE]_EXTENDED_MODE bit set$/;"	e	enum:__anon290
VDECFW_ENTDEC_MODE_EXT_SVC	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_ENTDEC_MODE_EXT_SVC     = 0x4,    \/\/!< SVC, with ENTDEC_[BE|FE]_EXTENDED_MODE bit set$/;"	e	enum:__anon440
VDECFW_ENTDEC_MODE_EXT_VP6	vdec/firmware/include/vdecfw.h	/^    VDECFW_ENTDEC_MODE_EXT_VP6     = 0x2,    \/\/!< VP6, with ENTDEC_[BE|FE]_EXTENDED_MODE bit set$/;"	e	enum:__anon290
VDECFW_ENTDEC_MODE_EXT_VP6	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_ENTDEC_MODE_EXT_VP6     = 0x2,    \/\/!< VP6, with ENTDEC_[BE|FE]_EXTENDED_MODE bit set$/;"	e	enum:__anon440
VDECFW_ENTDEC_MODE_EXT_VP8	vdec/firmware/include/vdecfw.h	/^    VDECFW_ENTDEC_MODE_EXT_VP8     = 0x3,    \/\/!< VP8, with ENTDEC_[BE|FE]_EXTENDED_MODE bit set$/;"	e	enum:__anon290
VDECFW_ENTDEC_MODE_EXT_VP8	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_ENTDEC_MODE_EXT_VP8     = 0x3,    \/\/!< VP8, with ENTDEC_[BE|FE]_EXTENDED_MODE bit set$/;"	e	enum:__anon440
VDECFW_ENTDEC_MODE_H264	vdec/firmware/include/vdecfw.h	/^    VDECFW_ENTDEC_MODE_H264        = 0x1,    \/\/!< H264 (MPEG4\/AVC)$/;"	e	enum:__anon290
VDECFW_ENTDEC_MODE_H264	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_ENTDEC_MODE_H264        = 0x1,    \/\/!< H264 (MPEG4\/AVC)$/;"	e	enum:__anon440
VDECFW_ENTDEC_MODE_JPEG	vdec/firmware/include/vdecfw.h	/^    VDECFW_ENTDEC_MODE_JPEG        = 0x0,    \/\/!< JPEG$/;"	e	enum:__anon290
VDECFW_ENTDEC_MODE_JPEG	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_ENTDEC_MODE_JPEG        = 0x0,    \/\/!< JPEG$/;"	e	enum:__anon440
VDECFW_ENTDEC_MODE_MPEG1	vdec/firmware/include/vdecfw.h	/^    VDECFW_ENTDEC_MODE_MPEG1       = 0x7,    \/\/!< MPEG1$/;"	e	enum:__anon290
VDECFW_ENTDEC_MODE_MPEG1	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_ENTDEC_MODE_MPEG1       = 0x7,    \/\/!< MPEG1$/;"	e	enum:__anon440
VDECFW_ENTDEC_MODE_MPEG2	vdec/firmware/include/vdecfw.h	/^    VDECFW_ENTDEC_MODE_MPEG2       = 0x3,    \/\/!< MPEG2$/;"	e	enum:__anon290
VDECFW_ENTDEC_MODE_MPEG2	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_ENTDEC_MODE_MPEG2       = 0x3,    \/\/!< MPEG2$/;"	e	enum:__anon440
VDECFW_ENTDEC_MODE_MPEG4	vdec/firmware/include/vdecfw.h	/^    VDECFW_ENTDEC_MODE_MPEG4       = 0x4,    \/\/!< MPEG4$/;"	e	enum:__anon290
VDECFW_ENTDEC_MODE_MPEG4	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_ENTDEC_MODE_MPEG4       = 0x4,    \/\/!< MPEG4$/;"	e	enum:__anon440
VDECFW_ENTDEC_MODE_VC1	vdec/firmware/include/vdecfw.h	/^    VDECFW_ENTDEC_MODE_VC1         = 0x2,    \/\/!< VC1$/;"	e	enum:__anon290
VDECFW_ENTDEC_MODE_VC1	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_ENTDEC_MODE_VC1         = 0x2,    \/\/!< VC1$/;"	e	enum:__anon440
VDECFW_ENTDEC_MODE_WMV9	vdec/firmware/include/vdecfw.h	/^    VDECFW_ENTDEC_MODE_WMV9        = 0x6,    \/\/!< WMV9$/;"	e	enum:__anon290
VDECFW_ENTDEC_MODE_WMV9	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_ENTDEC_MODE_WMV9        = 0x6,    \/\/!< WMV9$/;"	e	enum:__anon440
VDECFW_FWACT_BASE_LOADING_BEMOD	vdec/firmware/include/vdecfw.h	/^    VDECFW_FWACT_BASE_LOADING_BEMOD,  \/\/!< Loading Backend module$/;"	e	enum:__anon292
VDECFW_FWACT_BASE_LOADING_BEMOD	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_FWACT_BASE_LOADING_BEMOD,  \/\/!< Loading Backend module$/;"	e	enum:__anon442
VDECFW_FWACT_BASE_LOADING_FEMOD	vdec/firmware/include/vdecfw.h	/^    VDECFW_FWACT_BASE_LOADING_FEMOD,  \/\/!< Loading Frontend module$/;"	e	enum:__anon292
VDECFW_FWACT_BASE_LOADING_FEMOD	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_FWACT_BASE_LOADING_FEMOD,  \/\/!< Loading Frontend module$/;"	e	enum:__anon442
VDECFW_FWACT_BASE_LOADING_PSR	vdec/firmware/include/vdecfw.h	/^    VDECFW_FWACT_BASE_LOADING_PSR,    \/\/!< Loading parser context$/;"	e	enum:__anon292
VDECFW_FWACT_BASE_LOADING_PSR	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_FWACT_BASE_LOADING_PSR,    \/\/!< Loading parser context$/;"	e	enum:__anon442
VDECFW_FWACT_BASE_SAVING_PSR	vdec/firmware/include/vdecfw.h	/^    VDECFW_FWACT_BASE_SAVING_PSR,     \/\/!< Saving parser context$/;"	e	enum:__anon292
VDECFW_FWACT_BASE_SAVING_PSR	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_FWACT_BASE_SAVING_PSR,     \/\/!< Saving parser context$/;"	e	enum:__anon442
VDECFW_FWACT_IDLE	vdec/firmware/include/vdecfw.h	/^    VDECFW_FWACT_IDLE = 1,            \/\/!< Firmware is currently doing nothing$/;"	e	enum:__anon292
VDECFW_FWACT_IDLE	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_FWACT_IDLE = 1,            \/\/!< Firmware is currently doing nothing$/;"	e	enum:__anon442
VDECFW_FWACT_MAX	vdec/firmware/include/vdecfw.h	/^    VDECFW_FWACT_MAX,$/;"	e	enum:__anon292
VDECFW_FWACT_MAX	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_FWACT_MAX,$/;"	e	enum:__anon442
VDECFW_FWACT_PARSER_PM	vdec/firmware/include/vdecfw.h	/^    VDECFW_FWACT_PARSER_PM,           \/\/!< Parser active: picture management$/;"	e	enum:__anon292
VDECFW_FWACT_PARSER_PM	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_FWACT_PARSER_PM,           \/\/!< Parser active: picture management$/;"	e	enum:__anon442
VDECFW_FWACT_PARSER_SLICE	vdec/firmware/include/vdecfw.h	/^    VDECFW_FWACT_PARSER_SLICE,        \/\/!< Parser active: parsing slice$/;"	e	enum:__anon292
VDECFW_FWACT_PARSER_SLICE	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_FWACT_PARSER_SLICE,        \/\/!< Parser active: parsing slice$/;"	e	enum:__anon442
VDECFW_GetBaseFirmware	vdec/firmware/bin/vdecfw_bin.c	/^IMG_RESULT VDECFW_GetBaseFirmware($/;"	f
VDECFW_GetStdFirmware	vdec/firmware/bin/vdecfw_bin.c	/^IMG_RESULT VDECFW_GetStdFirmware($/;"	f
VDECFW_MAX_DP	vdec/firmware/include/vdecfw.h	586;"	d
VDECFW_MAX_DP	vdec/firmware/share/vdecfw_shared.h	587;"	d
VDECFW_MAX_NUM_CORES	vdec/system/vdec/vdec.h	228;"	d
VDECFW_MAX_NUM_PICTURES	vdec/firmware/include/vdecfw.h	83;"	d
VDECFW_MAX_NUM_PICTURES	vdec/firmware/share/vdecfw_shared.h	84;"	d
VDECFW_MAX_NUM_VIEWS	vdec/firmware/include/vdecfw.h	84;"	d
VDECFW_MAX_NUM_VIEWS	vdec/firmware/share/vdecfw_shared.h	85;"	d
VDECFW_MSGFLAG_BATCH_MAX	vdec/firmware/include/vdecfw.h	/^    VDECFW_MSGFLAG_BATCH_MAX,$/;"	e	enum:__anon298
VDECFW_MSGFLAG_BATCH_MAX	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_MSGFLAG_BATCH_MAX,$/;"	e	enum:__anon448
VDECFW_MSGFLAG_BUFFER_LAST_SHIFT	vdec/firmware/include/vdecfw.h	/^    VDECFW_MSGFLAG_BUFFER_LAST_SHIFT = 0,  \/\/!< Buffer is the last for the picture and contains a codec specific end marker$/;"	e	enum:__anon296
VDECFW_MSGFLAG_BUFFER_LAST_SHIFT	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_MSGFLAG_BUFFER_LAST_SHIFT = 0,  \/\/!< Buffer is the last for the picture and contains a codec specific end marker$/;"	e	enum:__anon446
VDECFW_MSGFLAG_BUFFER_MAX	vdec/firmware/include/vdecfw.h	/^    VDECFW_MSGFLAG_BUFFER_MAX,$/;"	e	enum:__anon296
VDECFW_MSGFLAG_BUFFER_MAX	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_MSGFLAG_BUFFER_MAX,$/;"	e	enum:__anon446
VDECFW_MSGFLAG_DECODED_ABORTED_SHIFT	vdec/firmware/include/vdecfw.h	/^    VDECFW_MSGFLAG_DECODED_ABORTED_SHIFT = 0,   \/\/!< Picture was aborted in some way.$/;"	e	enum:__anon299
VDECFW_MSGFLAG_DECODED_ABORTED_SHIFT	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_MSGFLAG_DECODED_ABORTED_SHIFT = 0,   \/\/!< Picture was aborted in some way.$/;"	e	enum:__anon449
VDECFW_MSGFLAG_DECODED_BEERROR_HWWDT_SHIFT	vdec/firmware/include/vdecfw.h	/^    VDECFW_MSGFLAG_DECODED_BEERROR_HWWDT_SHIFT,                     \/\/!< Back-end WDT timeout$/;"	e	enum:__anon300
VDECFW_MSGFLAG_DECODED_BEERROR_HWWDT_SHIFT	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_MSGFLAG_DECODED_BEERROR_HWWDT_SHIFT,                     \/\/!< Back-end WDT timeout$/;"	e	enum:__anon450
VDECFW_MSGFLAG_DECODED_DISCONTINUOUS_SHIFT	vdec/firmware/include/vdecfw.h	/^    VDECFW_MSGFLAG_DECODED_DISCONTINUOUS_SHIFT, \/\/!< Picture contained discontinous macroblocks$/;"	e	enum:__anon299
VDECFW_MSGFLAG_DECODED_DISCONTINUOUS_SHIFT	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_MSGFLAG_DECODED_DISCONTINUOUS_SHIFT, \/\/!< Picture contained discontinous macroblocks$/;"	e	enum:__anon449
VDECFW_MSGFLAG_DECODED_FEERROR_ENTDECERROR_SHIFT	vdec/firmware/include/vdecfw.h	/^    VDECFW_MSGFLAG_DECODED_FEERROR_ENTDECERROR_SHIFT,               \/\/!< Front-end entdec error (VEC_ERROR_DETECTED_ENTDEC)$/;"	e	enum:__anon300
VDECFW_MSGFLAG_DECODED_FEERROR_ENTDECERROR_SHIFT	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_MSGFLAG_DECODED_FEERROR_ENTDECERROR_SHIFT,               \/\/!< Front-end entdec error (VEC_ERROR_DETECTED_ENTDEC)$/;"	e	enum:__anon450
VDECFW_MSGFLAG_DECODED_FEERROR_FW_PARSING_SEQ_ERROR_SHIFT	vdec/firmware/include/vdecfw.h	/^    VDECFW_MSGFLAG_DECODED_FEERROR_FW_PARSING_SEQ_ERROR_SHIFT,      \/\/!< Error in normal firmware sequence (firmware is expected to do certaing things like$/;"	e	enum:__anon300
VDECFW_MSGFLAG_DECODED_FEERROR_FW_PARSING_SEQ_ERROR_SHIFT	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_MSGFLAG_DECODED_FEERROR_FW_PARSING_SEQ_ERROR_SHIFT,      \/\/!< Error in normal firmware sequence (firmware is expected to do certaing things like$/;"	e	enum:__anon450
VDECFW_MSGFLAG_DECODED_FEERROR_HWWDT_SHIFT	vdec/firmware/include/vdecfw.h	/^    VDECFW_MSGFLAG_DECODED_FEERROR_HWWDT_SHIFT,                     \/\/!< Front-end hardware watchdog timeout (FE_WDT_CM0)$/;"	e	enum:__anon300
VDECFW_MSGFLAG_DECODED_FEERROR_HWWDT_SHIFT	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_MSGFLAG_DECODED_FEERROR_HWWDT_SHIFT,                     \/\/!< Front-end hardware watchdog timeout (FE_WDT_CM0)$/;"	e	enum:__anon450
VDECFW_MSGFLAG_DECODED_FEERROR_MAX	vdec/firmware/include/vdecfw.h	/^    VDECFW_MSGFLAG_DECODED_FEERROR_MAX,$/;"	e	enum:__anon300
VDECFW_MSGFLAG_DECODED_FEERROR_MAX	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_MSGFLAG_DECODED_FEERROR_MAX,$/;"	e	enum:__anon450
VDECFW_MSGFLAG_DECODED_FEERROR_PSRFATALSYNTAXERROR_SHIFT	vdec/firmware/include/vdecfw.h	/^    VDECFW_MSGFLAG_DECODED_FEERROR_PSRFATALSYNTAXERROR_SHIFT,       \/\/!< PSR encountered fatal syntax error$/;"	e	enum:__anon300
VDECFW_MSGFLAG_DECODED_FEERROR_PSRFATALSYNTAXERROR_SHIFT	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_MSGFLAG_DECODED_FEERROR_PSRFATALSYNTAXERROR_SHIFT,       \/\/!< PSR encountered fatal syntax error$/;"	e	enum:__anon450
VDECFW_MSGFLAG_DECODED_FEERROR_PSRWDT_SHIFT	vdec/firmware/include/vdecfw.h	/^    VDECFW_MSGFLAG_DECODED_FEERROR_PSRWDT_SHIFT,                    \/\/!< PSR watchdog timeout$/;"	e	enum:__anon300
VDECFW_MSGFLAG_DECODED_FEERROR_PSRWDT_SHIFT	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_MSGFLAG_DECODED_FEERROR_PSRWDT_SHIFT,                    \/\/!< PSR watchdog timeout$/;"	e	enum:__anon450
VDECFW_MSGFLAG_DECODED_FEERROR_SRERROR_FW_PARSING_SHIFT	vdec/firmware/include/vdecfw.h	/^    VDECFW_MSGFLAG_DECODED_FEERROR_SRERROR_FW_PARSING_SHIFT,        \/\/!< Shift-register error while firmware parsing headers$/;"	e	enum:__anon300
VDECFW_MSGFLAG_DECODED_FEERROR_SRERROR_FW_PARSING_SHIFT	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_MSGFLAG_DECODED_FEERROR_SRERROR_FW_PARSING_SHIFT,        \/\/!< Shift-register error while firmware parsing headers$/;"	e	enum:__anon450
VDECFW_MSGFLAG_DECODED_FEERROR_SRERROR_SHIFT	vdec/firmware/include/vdecfw.h	/^    VDECFW_MSGFLAG_DECODED_FEERROR_SRERROR_SHIFT,                   \/\/!< Shift-register error (VEC_ERROR_DETECTED_SR)$/;"	e	enum:__anon300
VDECFW_MSGFLAG_DECODED_FEERROR_SRERROR_SHIFT	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_MSGFLAG_DECODED_FEERROR_SRERROR_SHIFT,                   \/\/!< Shift-register error (VEC_ERROR_DETECTED_SR)$/;"	e	enum:__anon450
VDECFW_MSGFLAG_DECODED_FEERROR_SRUNEXPECTEDEXPGOULOMB_SHIFT	vdec/firmware/include/vdecfw.h	/^    VDECFW_MSGFLAG_DECODED_FEERROR_SRUNEXPECTEDEXPGOULOMB_SHIFT,    \/\/!< SR encountered unexpected exponential goublomb$/;"	e	enum:__anon300
VDECFW_MSGFLAG_DECODED_FEERROR_SRUNEXPECTEDEXPGOULOMB_SHIFT	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_MSGFLAG_DECODED_FEERROR_SRUNEXPECTEDEXPGOULOMB_SHIFT,    \/\/!< SR encountered unexpected exponential goublomb$/;"	e	enum:__anon450
VDECFW_MSGFLAG_DECODED_FEERROR_SRUNEXPECTEDSCPOREOD_SHIFT	vdec/firmware/include/vdecfw.h	/^    VDECFW_MSGFLAG_DECODED_FEERROR_SRUNEXPECTEDSCPOREOD_SHIFT = 0,  \/\/!< SR encountered unexpected SCP or end of data$/;"	e	enum:__anon300
VDECFW_MSGFLAG_DECODED_FEERROR_SRUNEXPECTEDSCPOREOD_SHIFT	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_MSGFLAG_DECODED_FEERROR_SRUNEXPECTEDSCPOREOD_SHIFT = 0,  \/\/!< SR encountered unexpected SCP or end of data$/;"	e	enum:__anon450
VDECFW_MSGFLAG_DECODED_MAX	vdec/firmware/include/vdecfw.h	/^    VDECFW_MSGFLAG_DECODED_MAX,$/;"	e	enum:__anon299
VDECFW_MSGFLAG_DECODED_MAX	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_MSGFLAG_DECODED_MAX,$/;"	e	enum:__anon449
VDECFW_MSGFLAG_DECODED_MISSING_REFERENCES_SHIFT	vdec/firmware/include/vdecfw.h	/^    VDECFW_MSGFLAG_DECODED_MISSING_REFERENCES_SHIFT,                \/\/!< For cases when B frame comes after I without P.$/;"	e	enum:__anon300
VDECFW_MSGFLAG_DECODED_MISSING_REFERENCES_SHIFT	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_MSGFLAG_DECODED_MISSING_REFERENCES_SHIFT,                \/\/!< For cases when B frame comes after I without P.$/;"	e	enum:__anon450
VDECFW_MSGFLAG_FENCE_INT_SHIFT	vdec/firmware/include/vdecfw.h	/^    VDECFW_MSGFLAG_FENCE_INT_SHIFT = 0,  \/\/!< Raise an interrupt for this fence$/;"	e	enum:__anon297
VDECFW_MSGFLAG_FENCE_INT_SHIFT	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_MSGFLAG_FENCE_INT_SHIFT = 0,  \/\/!< Raise an interrupt for this fence$/;"	e	enum:__anon447
VDECFW_MSGFLAG_FENCE_MAX	vdec/firmware/include/vdecfw.h	/^    VDECFW_MSGFLAG_FENCE_MAX,$/;"	e	enum:__anon297
VDECFW_MSGFLAG_FENCE_MAX	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_MSGFLAG_FENCE_MAX,$/;"	e	enum:__anon447
VDECFW_MSGFLAG_PERFORMANCE_FIELDPIC_SHIFT	vdec/firmware/include/vdecfw.h	/^    VDECFW_MSGFLAG_PERFORMANCE_FIELDPIC_SHIFT = 0,   \/\/!< Picture is a field$/;"	e	enum:__anon301
VDECFW_MSGFLAG_PERFORMANCE_FIELDPIC_SHIFT	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_MSGFLAG_PERFORMANCE_FIELDPIC_SHIFT = 0,   \/\/!< Picture is a field$/;"	e	enum:__anon451
VDECFW_MSGFLAG_PERFORMANCE_MAX	vdec/firmware/include/vdecfw.h	/^    VDECFW_MSGFLAG_PERFORMANCE_MAX,$/;"	e	enum:__anon301
VDECFW_MSGFLAG_PERFORMANCE_MAX	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_MSGFLAG_PERFORMANCE_MAX,$/;"	e	enum:__anon451
VDECFW_MSGID_BASE_PADDING	vdec/firmware/include/vdecfw.h	/^    VDECFW_MSGID_BASE_PADDING = 0x01,   \/*!< Host -> FW Padding message$/;"	e	enum:__anon302
VDECFW_MSGID_BASE_PADDING	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_MSGID_BASE_PADDING = 0x01,   \/*!< Host -> FW Padding message$/;"	e	enum:__anon452
VDECFW_MSGID_BATCH	vdec/firmware/include/vdecfw.h	/^    VDECFW_MSGID_BATCH,                 \/*!< Host -> FW Batch message$/;"	e	enum:__anon302
VDECFW_MSGID_BATCH	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_MSGID_BATCH,                 \/*!< Host -> FW Batch message$/;"	e	enum:__anon452
VDECFW_MSGID_BE_PADDING	vdec/firmware/include/vdecfw.h	/^    VDECFW_MSGID_BE_PADDING = 0x80,     \/*!< FW -> Host Padding message$/;"	e	enum:__anon302
VDECFW_MSGID_BE_PADDING	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_MSGID_BE_PADDING = 0x80,     \/*!< FW -> Host Padding message$/;"	e	enum:__anon452
VDECFW_MSGID_BITSTREAM_BUFFER	vdec/firmware/include/vdecfw.h	/^    VDECFW_MSGID_BITSTREAM_BUFFER,      \/*!< Host -> FW Bitstream buffer information$/;"	e	enum:__anon302
VDECFW_MSGID_BITSTREAM_BUFFER	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_MSGID_BITSTREAM_BUFFER,      \/*!< Host -> FW Bitstream buffer information$/;"	e	enum:__anon452
VDECFW_MSGID_COMPLETION_MAX	vdec/firmware/include/vdecfw.h	/^    VDECFW_MSGID_COMPLETION_MAX,$/;"	e	enum:__anon302
VDECFW_MSGID_COMPLETION_MAX	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_MSGID_COMPLETION_MAX,$/;"	e	enum:__anon452
VDECFW_MSGID_COMPLETION_TYPES	vdec/firmware/include/vdecfw.h	545;"	d
VDECFW_MSGID_COMPLETION_TYPES	vdec/firmware/share/vdecfw_shared.h	546;"	d
VDECFW_MSGID_CONTROL_MAX	vdec/firmware/include/vdecfw.h	/^    VDECFW_MSGID_CONTROL_MAX,$/;"	e	enum:__anon302
VDECFW_MSGID_CONTROL_MAX	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_MSGID_CONTROL_MAX,$/;"	e	enum:__anon452
VDECFW_MSGID_CONTROL_TYPES	vdec/firmware/include/vdecfw.h	543;"	d
VDECFW_MSGID_CONTROL_TYPES	vdec/firmware/share/vdecfw_shared.h	544;"	d
VDECFW_MSGID_DECODE_MAX	vdec/firmware/include/vdecfw.h	/^    VDECFW_MSGID_DECODE_MAX,$/;"	e	enum:__anon302
VDECFW_MSGID_DECODE_MAX	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_MSGID_DECODE_MAX,$/;"	e	enum:__anon452
VDECFW_MSGID_DECODE_PICTURE	vdec/firmware/include/vdecfw.h	/^    VDECFW_MSGID_DECODE_PICTURE,        \/*!< Host -> FW Decode message$/;"	e	enum:__anon302
VDECFW_MSGID_DECODE_PICTURE	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_MSGID_DECODE_PICTURE,        \/*!< Host -> FW Decode message$/;"	e	enum:__anon452
VDECFW_MSGID_DECODE_TYPES	vdec/firmware/include/vdecfw.h	544;"	d
VDECFW_MSGID_DECODE_TYPES	vdec/firmware/share/vdecfw_shared.h	545;"	d
VDECFW_MSGID_FENCE	vdec/firmware/include/vdecfw.h	/^    VDECFW_MSGID_FENCE,                 \/*!< Host -> FW Fence message$/;"	e	enum:__anon302
VDECFW_MSGID_FENCE	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_MSGID_FENCE,                 \/*!< Host -> FW Fence message$/;"	e	enum:__anon452
VDECFW_MSGID_FIRMWARE_CONFIG	vdec/firmware/include/vdecfw.h	/^    VDECFW_MSGID_FIRMWARE_CONFIG,       \/*!< Host -> FW Configuration message$/;"	e	enum:__anon302
VDECFW_MSGID_FIRMWARE_CONFIG	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_MSGID_FIRMWARE_CONFIG,       \/*!< Host -> FW Configuration message$/;"	e	enum:__anon452
VDECFW_MSGID_FIRMWARE_CONTROL	vdec/firmware/include/vdecfw.h	/^    VDECFW_MSGID_FIRMWARE_CONTROL,      \/*!< Host -> FW Control message$/;"	e	enum:__anon302
VDECFW_MSGID_FIRMWARE_CONTROL	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_MSGID_FIRMWARE_CONTROL,      \/*!< Host -> FW Control message$/;"	e	enum:__anon452
VDECFW_MSGID_FIRMWARE_INIT	vdec/firmware/include/vdecfw.h	/^    VDECFW_MSGID_FIRMWARE_INIT,         \/*!< Host -> FW Initialisation message$/;"	e	enum:__anon302
VDECFW_MSGID_FIRMWARE_INIT	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_MSGID_FIRMWARE_INIT,         \/*!< Host -> FW Initialisation message$/;"	e	enum:__anon452
VDECFW_MSGID_PIC_CRCS	vdec/firmware/include/vdecfw.h	/^    VDECFW_MSGID_PIC_CRCS,              \/*!< FW -> Host CRC message$/;"	e	enum:__anon302
VDECFW_MSGID_PIC_CRCS	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_MSGID_PIC_CRCS,              \/*!< FW -> Host CRC message$/;"	e	enum:__anon452
VDECFW_MSGID_PIC_DECODED	vdec/firmware/include/vdecfw.h	/^    VDECFW_MSGID_PIC_DECODED,           \/*!< FW -> Host Decoded Picture message$/;"	e	enum:__anon302
VDECFW_MSGID_PIC_DECODED	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_MSGID_PIC_DECODED,           \/*!< FW -> Host Decoded Picture message$/;"	e	enum:__anon452
VDECFW_MSGID_PIC_PERFORMANCE	vdec/firmware/include/vdecfw.h	/^    VDECFW_MSGID_PIC_PERFORMANCE,       \/*!< FW -> Host Performance message$/;"	e	enum:__anon302
VDECFW_MSGID_PIC_PERFORMANCE	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_MSGID_PIC_PERFORMANCE,       \/*!< FW -> Host Performance message$/;"	e	enum:__anon452
VDECFW_MSGID_PIC_POST_RESP	vdec/firmware/include/vdecfw.h	/^	VDECFW_MSGID_PIC_POST_RESP,			\/*!< FW -> Host POST calculation test message *\/$/;"	e	enum:__anon302
VDECFW_MSGID_PIC_POST_RESP	vdec/firmware/share/vdecfw_shared.h	/^	VDECFW_MSGID_PIC_POST_RESP,			\/*!< FW -> Host POST calculation test message *\/$/;"	e	enum:__anon452
VDECFW_MSGID_PSR_PADDING	vdec/firmware/include/vdecfw.h	/^    VDECFW_MSGID_PSR_PADDING = 0x40,    \/*!< Host -> FW Padding message$/;"	e	enum:__anon302
VDECFW_MSGID_PSR_PADDING	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_MSGID_PSR_PADDING = 0x40,    \/*!< Host -> FW Padding message$/;"	e	enum:__anon452
VDECFW_NUM_SCALE_COEFFS	vdec/firmware/include/vdecfw.h	77;"	d
VDECFW_NUM_SCALE_COEFFS	vdec/firmware/share/vdecfw_shared.h	78;"	d
VDECFW_PAGE_TABLE_DIRECTORY_SIZE	vdec/firmware/include/vdecfw.h	74;"	d
VDECFW_PAGE_TABLE_DIRECTORY_SIZE	vdec/firmware/share/vdecfw_shared.h	75;"	d
VDECFW_PLANE_MAX	vdec/firmware/include/vdecfw.h	88;"	d
VDECFW_PLANE_MAX	vdec/firmware/share/vdecfw_shared.h	89;"	d
VDECFW_POST_FIRST_CMD	vdec/firmware/include/vdecfw.h	/^	VDECFW_POST_FIRST_CMD$/;"	e	enum:__anon295
VDECFW_POST_FIRST_CMD	vdec/firmware/share/vdecfw_shared.h	/^	VDECFW_POST_FIRST_CMD$/;"	e	enum:__anon445
VDECFW_POST_FIRST_MSG	vdec/firmware/include/vdecfw.h	/^   ,VDECFW_POST_FIRST_MSG$/;"	e	enum:__anon295
VDECFW_POST_FIRST_MSG	vdec/firmware/share/vdecfw_shared.h	/^   ,VDECFW_POST_FIRST_MSG$/;"	e	enum:__anon445
VDECFW_POST_GET_INIT_RES	vdec/firmware/include/vdecfw.h	/^   ,VDECFW_POST_GET_INIT_RES$/;"	e	enum:__anon295
VDECFW_POST_GET_INIT_RES	vdec/firmware/share/vdecfw_shared.h	/^   ,VDECFW_POST_GET_INIT_RES$/;"	e	enum:__anon445
VDECFW_POST_LAST_CMD	vdec/firmware/include/vdecfw.h	/^   ,VDECFW_POST_LAST_CMD = VDECFW_POST_STOP$/;"	e	enum:__anon295
VDECFW_POST_LAST_CMD	vdec/firmware/share/vdecfw_shared.h	/^   ,VDECFW_POST_LAST_CMD = VDECFW_POST_STOP$/;"	e	enum:__anon445
VDECFW_POST_NO_CMD	vdec/firmware/include/vdecfw.h	/^   ,VDECFW_POST_NO_CMD = VDECFW_POST_FIRST_CMD$/;"	e	enum:__anon295
VDECFW_POST_NO_CMD	vdec/firmware/share/vdecfw_shared.h	/^   ,VDECFW_POST_NO_CMD = VDECFW_POST_FIRST_CMD$/;"	e	enum:__anon445
VDECFW_POST_START_CALC	vdec/firmware/include/vdecfw.h	/^   ,VDECFW_POST_START_CALC$/;"	e	enum:__anon295
VDECFW_POST_START_CALC	vdec/firmware/share/vdecfw_shared.h	/^   ,VDECFW_POST_START_CALC$/;"	e	enum:__anon445
VDECFW_POST_STOP	vdec/firmware/include/vdecfw.h	/^   ,VDECFW_POST_STOP$/;"	e	enum:__anon295
VDECFW_POST_STOP	vdec/firmware/share/vdecfw_shared.h	/^   ,VDECFW_POST_STOP$/;"	e	enum:__anon445
VDECFW_RELOC_SIZE	vdec/firmware/include/vdecfw.h	811;"	d
VDECFW_RELOC_SIZE	vdec/firmware/share/vdecfw_shared.h	812;"	d
VDECFW_SCP_ONLY	vdec/firmware/include/vdecfw.h	/^    VDECFW_SCP_ONLY = 0,            \/\/!< Every NAL is expected to have SCP$/;"	e	enum:__anon289
VDECFW_SCP_ONLY	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_SCP_ONLY = 0,            \/\/!< Every NAL is expected to have SCP$/;"	e	enum:__anon439
VDECFW_SHARED_UINTPTR	vdec/firmware/include/vdecfw.h	/^typedef IMG_UINT32  VDECFW_SHARED_UINTPTR; \/* If FakeMTX is not compiled in 32-bit shared pointers are sufficient. *\/$/;"	t
VDECFW_SHARED_UINTPTR	vdec/firmware/include/vdecfw.h	/^typedef IMG_UINT64  VDECFW_SHARED_UINTPTR; \/* If FakeMTX is compiled in always assume the worst case of having 64-bit shared pointers. *\/$/;"	t
VDECFW_SHARED_UINTPTR	vdec/firmware/share/vdecfw_share.h	/^typedef IMG_UINT32  VDECFW_SHARED_UINTPTR; \/* If FakeMTX is not compiled in 32-bit shared pointers are sufficient. *\/$/;"	t
VDECFW_SHARED_UINTPTR	vdec/firmware/share/vdecfw_share.h	/^typedef IMG_UINT64  VDECFW_SHARED_UINTPTR; \/* If FakeMTX is compiled in always assume the worst case of having 64-bit shared pointers. *\/$/;"	t
VDECFW_SHARED_UINTPTR	vdec/firmware/share/vdecfw_shared.h	/^typedef IMG_UINT32  VDECFW_SHARED_UINTPTR; \/* If FakeMTX is not compiled in 32-bit shared pointers are sufficient. *\/$/;"	t
VDECFW_SHARED_UINTPTR	vdec/firmware/share/vdecfw_shared.h	/^typedef IMG_UINT64  VDECFW_SHARED_UINTPTR; \/* If FakeMTX is compiled in always assume the worst case of having 64-bit shared pointers. *\/$/;"	t
VDECFW_SHARE_64BIT_ALIGNMENT	vdec/firmware/share/vdecfw_share.h	60;"	d
VDECFW_SHARE_DEFAULT_ALIGNMENT	vdec/firmware/share/vdecfw_share.h	59;"	d
VDECFW_SHARE_PTR_ALIGNMENT	vdec/firmware/share/vdecfw_share.h	63;"	d
VDECFW_SHARE_PTR_ALIGNMENT	vdec/firmware/share/vdecfw_share.h	65;"	d
VDECFW_SIZE_DELIMITED_1_ONLY	vdec/firmware/include/vdecfw.h	/^    VDECFW_SIZE_DELIMITED_1_ONLY,   \/\/!< Every NAL is expect to be size delimited with field size 1$/;"	e	enum:__anon289
VDECFW_SIZE_DELIMITED_1_ONLY	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_SIZE_DELIMITED_1_ONLY,   \/\/!< Every NAL is expect to be size delimited with field size 1$/;"	e	enum:__anon439
VDECFW_SIZE_DELIMITED_2_ONLY	vdec/firmware/include/vdecfw.h	/^    VDECFW_SIZE_DELIMITED_2_ONLY,   \/\/!< Every NAL is expect to be size delimited with field size 2$/;"	e	enum:__anon289
VDECFW_SIZE_DELIMITED_2_ONLY	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_SIZE_DELIMITED_2_ONLY,   \/\/!< Every NAL is expect to be size delimited with field size 2$/;"	e	enum:__anon439
VDECFW_SIZE_DELIMITED_4_ONLY	vdec/firmware/include/vdecfw.h	/^    VDECFW_SIZE_DELIMITED_4_ONLY,   \/\/!< Every NAL is expect to be size delimited with field size 4$/;"	e	enum:__anon289
VDECFW_SIZE_DELIMITED_4_ONLY	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_SIZE_DELIMITED_4_ONLY,   \/\/!< Every NAL is expect to be size delimited with field size 4$/;"	e	enum:__anon439
VDECFW_SIZE_SIDEBAND	vdec/firmware/include/vdecfw.h	/^    VDECFW_SIZE_SIDEBAND,           \/\/!< Size of NAL is provided in the picture header$/;"	e	enum:__anon289
VDECFW_SIZE_SIDEBAND	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_SIZE_SIDEBAND,           \/\/!< Size of NAL is provided in the picture header$/;"	e	enum:__anon439
VDECFW_SKIPPED_PICTURE	vdec/firmware/include/vdecfw.h	/^    VDECFW_SKIPPED_PICTURE,         \/\/!< Unit is a skipped picture with no data to process$/;"	e	enum:__anon289
VDECFW_SKIPPED_PICTURE	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_SKIPPED_PICTURE,         \/\/!< Unit is a skipped picture with no data to process$/;"	e	enum:__anon439
VDECFW_UNIT_CONTEXT	vdec/firmware/include/vdecfw.h	/^    VDECFW_UNIT_CONTEXT,$/;"	e	enum:__anon287
VDECFW_UNIT_CONTEXT	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_UNIT_CONTEXT,$/;"	e	enum:__anon437
VDECFW_UNIT_CONTROL	vdec/firmware/include/vdecfw.h	/^    VDECFW_UNIT_CONTROL$/;"	e	enum:__anon287
VDECFW_UNIT_CONTROL	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_UNIT_CONTROL$/;"	e	enum:__anon437
VDECFW_UNIT_HEADER	vdec/firmware/include/vdecfw.h	/^    VDECFW_UNIT_HEADER = 0,$/;"	e	enum:__anon287
VDECFW_UNIT_HEADER	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_UNIT_HEADER = 0,$/;"	e	enum:__anon437
VDECFW_eBufFlagDisplay	vdec/firmware/include/vdecfw.h	/^} VDECFW_eBufFlagDisplay;$/;"	t	typeref:enum:__anon310
VDECFW_eBufFlagDisplay	vdec/firmware/share/vdecfw_shared.h	/^} VDECFW_eBufFlagDisplay;$/;"	t	typeref:enum:__anon460
VDECFW_eCodecType	vdec/firmware/include/vdecfw.h	/^} VDECFW_eCodecType;$/;"	t	typeref:enum:__anon288
VDECFW_eCodecType	vdec/firmware/share/vdecfw_shared.h	/^} VDECFW_eCodecType;$/;"	t	typeref:enum:__anon438
VDECFW_eConfig	vdec/firmware/include/vdecfw.h	/^} VDECFW_eConfig;$/;"	t	typeref:enum:__anon293
VDECFW_eConfig	vdec/firmware/share/vdecfw_shared.h	/^} VDECFW_eConfig;$/;"	t	typeref:enum:__anon443
VDECFW_eControl	vdec/firmware/include/vdecfw.h	/^} VDECFW_eControl;$/;"	t	typeref:enum:__anon294
VDECFW_eControl	vdec/firmware/share/vdecfw_shared.h	/^} VDECFW_eControl;$/;"	t	typeref:enum:__anon444
VDECFW_eFirmwareAction	vdec/firmware/include/vdecfw.h	/^} VDECFW_eFirmwareAction;$/;"	t	typeref:enum:__anon292
VDECFW_eFirmwareAction	vdec/firmware/share/vdecfw_shared.h	/^} VDECFW_eFirmwareAction;$/;"	t	typeref:enum:__anon442
VDECFW_eMessageID	vdec/firmware/include/vdecfw.h	/^} VDECFW_eMessageID;$/;"	t	typeref:enum:__anon302
VDECFW_eMessageID	vdec/firmware/share/vdecfw_shared.h	/^} VDECFW_eMessageID;$/;"	t	typeref:enum:__anon452
VDECFW_eMsgFlagBatch	vdec/firmware/include/vdecfw.h	/^} VDECFW_eMsgFlagBatch;$/;"	t	typeref:enum:__anon298
VDECFW_eMsgFlagBatch	vdec/firmware/share/vdecfw_shared.h	/^} VDECFW_eMsgFlagBatch;$/;"	t	typeref:enum:__anon448
VDECFW_eMsgFlagBuffer	vdec/firmware/include/vdecfw.h	/^} VDECFW_eMsgFlagBuffer;$/;"	t	typeref:enum:__anon296
VDECFW_eMsgFlagBuffer	vdec/firmware/share/vdecfw_shared.h	/^} VDECFW_eMsgFlagBuffer;$/;"	t	typeref:enum:__anon446
VDECFW_eMsgFlagDecoded	vdec/firmware/include/vdecfw.h	/^} VDECFW_eMsgFlagDecoded;$/;"	t	typeref:enum:__anon299
VDECFW_eMsgFlagDecoded	vdec/firmware/share/vdecfw_shared.h	/^} VDECFW_eMsgFlagDecoded;$/;"	t	typeref:enum:__anon449
VDECFW_eMsgFlagDecodedFeError	vdec/firmware/include/vdecfw.h	/^} VDECFW_eMsgFlagDecodedFeError;$/;"	t	typeref:enum:__anon300
VDECFW_eMsgFlagDecodedFeError	vdec/firmware/share/vdecfw_shared.h	/^} VDECFW_eMsgFlagDecodedFeError;$/;"	t	typeref:enum:__anon450
VDECFW_eMsgFlagFence	vdec/firmware/include/vdecfw.h	/^} VDECFW_eMsgFlagFence;$/;"	t	typeref:enum:__anon297
VDECFW_eMsgFlagFence	vdec/firmware/share/vdecfw_shared.h	/^} VDECFW_eMsgFlagFence;$/;"	t	typeref:enum:__anon447
VDECFW_eMsgFlagPerfomance	vdec/firmware/include/vdecfw.h	/^} VDECFW_eMsgFlagPerfomance;$/;"	t	typeref:enum:__anon301
VDECFW_eMsgFlagPerfomance	vdec/firmware/share/vdecfw_shared.h	/^} VDECFW_eMsgFlagPerfomance;$/;"	t	typeref:enum:__anon451
VDECFW_eMsvdxEntDecMode	vdec/firmware/include/vdecfw.h	/^} VDECFW_eMsvdxEntDecMode;$/;"	t	typeref:enum:__anon290
VDECFW_eMsvdxEntDecMode	vdec/firmware/share/vdecfw_shared.h	/^} VDECFW_eMsvdxEntDecMode;$/;"	t	typeref:enum:__anon440
VDECFW_ePOSTCommand	vdec/firmware/include/vdecfw.h	/^} VDECFW_ePOSTCommand;$/;"	t	typeref:enum:__anon295
VDECFW_ePOSTCommand	vdec/firmware/share/vdecfw_shared.h	/^} VDECFW_ePOSTCommand;$/;"	t	typeref:enum:__anon445
VDECFW_eParserMode	vdec/firmware/include/vdecfw.h	/^} VDECFW_eParserMode;$/;"	t	typeref:enum:__anon289
VDECFW_eParserMode	vdec/firmware/share/vdecfw_shared.h	/^} VDECFW_eParserMode;$/;"	t	typeref:enum:__anon439
VDECFW_ePictureCmds	vdec/firmware/include/vdecfw.h	/^} VDECFW_ePictureCmds;$/;"	t	typeref:enum:__anon313
VDECFW_ePictureCmds	vdec/firmware/share/vdecfw_shared.h	/^} VDECFW_ePictureCmds;$/;"	t	typeref:enum:__anon463
VDECFW_eProgressCheckPoint	vdec/firmware/include/vdecfw.h	/^} VDECFW_eProgressCheckPoint;$/;"	t	typeref:enum:__anon291
VDECFW_eProgressCheckPoint	vdec/firmware/share/vdecfw_shared.h	/^} VDECFW_eProgressCheckPoint;$/;"	t	typeref:enum:__anon441
VDECFW_eUnitType	vdec/firmware/include/vdecfw.h	/^} VDECFW_eUnitType;$/;"	t	typeref:enum:__anon287
VDECFW_eUnitType	vdec/firmware/share/vdecfw_shared.h	/^} VDECFW_eUnitType;$/;"	t	typeref:enum:__anon437
VDECFW_sBufferControl	vdec/firmware/include/vdecfw.h	/^} VDECFW_sBufferControl;$/;"	t	typeref:struct:__anon311
VDECFW_sBufferControl	vdec/firmware/share/vdecfw_shared.h	/^} VDECFW_sBufferControl;$/;"	t	typeref:struct:__anon461
VDECFW_sCommsCompletion	vdec/firmware/include/vdecfw.h	/^} VDECFW_sCommsCompletion;$/;"	t	typeref:struct:__anon309
VDECFW_sCommsCompletion	vdec/firmware/share/vdecfw_shared.h	/^} VDECFW_sCommsCompletion;$/;"	t	typeref:struct:__anon459
VDECFW_sCommsControl	vdec/firmware/include/vdecfw.h	/^} VDECFW_sCommsControl;$/;"	t	typeref:struct:__anon307
VDECFW_sCommsControl	vdec/firmware/share/vdecfw_shared.h	/^} VDECFW_sCommsControl;$/;"	t	typeref:struct:__anon457
VDECFW_sCommsDecode	vdec/firmware/include/vdecfw.h	/^} VDECFW_sCommsDecode;$/;"	t	typeref:struct:__anon308
VDECFW_sCommsDecode	vdec/firmware/share/vdecfw_shared.h	/^} VDECFW_sCommsDecode;$/;"	t	typeref:struct:__anon458
VDECFW_sCommsHeader	vdec/firmware/include/vdecfw.h	/^} VDECFW_sCommsHeader;$/;"	t	typeref:struct:__anon306
VDECFW_sCommsHeader	vdec/firmware/share/vdecfw_shared.h	/^} VDECFW_sCommsHeader;$/;"	t	typeref:struct:__anon456
VDECFW_sCoreInitData	vdec/firmware/include/vdecfw.h	/^} VDECFW_sCoreInitData;$/;"	t	typeref:struct:__anon322
VDECFW_sCoreInitData	vdec/firmware/share/vdecfw_shared.h	/^} VDECFW_sCoreInitData;$/;"	t	typeref:struct:__anon472
VDECFW_sFirmwareBinInfo	vdec/firmware/include/vdecfw_bin.h	/^} VDECFW_sFirmwareBinInfo;$/;"	t	typeref:struct:__anon337
VDECFW_sFirmwareState	vdec/firmware/include/vdecfw.h	/^} VDECFW_sFirmwareState;$/;"	t	typeref:struct:__anon303
VDECFW_sFirmwareState	vdec/firmware/share/vdecfw_shared.h	/^} VDECFW_sFirmwareState;$/;"	t	typeref:struct:__anon453
VDECFW_sImageBuffer	vdec/firmware/include/vdecfw.h	/^} VDECFW_sImageBuffer;$/;"	t	typeref:struct:__anon312
VDECFW_sImageBuffer	vdec/firmware/share/vdecfw_shared.h	/^} VDECFW_sImageBuffer;$/;"	t	typeref:struct:__anon462
VDECFW_sMmuConfig	vdec/firmware/include/vdecfw.h	/^} VDECFW_sMmuConfig;$/;"	t	typeref:struct:__anon321
VDECFW_sMmuConfig	vdec/firmware/share/vdecfw_shared.h	/^} VDECFW_sMmuConfig;$/;"	t	typeref:struct:__anon471
VDECFW_sMmuTileConfig	vdec/firmware/include/vdecfw.h	/^} VDECFW_sMmuTileConfig;$/;"	t	typeref:struct:__anon315
VDECFW_sMmuTileConfig	vdec/firmware/share/vdecfw_shared.h	/^} VDECFW_sMmuTileConfig;$/;"	t	typeref:struct:__anon465
VDECFW_sPVDECFirmwareState	vdec/firmware/include/vdecfw.h	/^} VDECFW_sPVDECFirmwareState;$/;"	t	typeref:struct:__anon305
VDECFW_sPVDECFirmwareState	vdec/firmware/share/vdecfw_shared.h	/^} VDECFW_sPVDECFirmwareState;$/;"	t	typeref:struct:__anon455
VDECFW_sPVDECPipeState	vdec/firmware/include/vdecfw.h	/^} VDECFW_sPVDECPipeState;$/;"	t	typeref:struct:__anon304
VDECFW_sPVDECPipeState	vdec/firmware/share/vdecfw_shared.h	/^} VDECFW_sPVDECPipeState;$/;"	t	typeref:struct:__anon454
VDECFW_sPerformanceData	vdec/firmware/include/vdecfw.h	/^} VDECFW_sPerformanceData;$/;"	t	typeref:struct:__anon314
VDECFW_sPerformanceData	vdec/firmware/share/vdecfw_shared.h	/^} VDECFW_sPerformanceData;$/;"	t	typeref:struct:__anon464
VDECFW_sPsrModInfo	vdec/firmware/include/vdecfw.h	/^} VDECFW_sPsrModInfo;$/;"	t	typeref:struct:__anon316
VDECFW_sPsrModInfo	vdec/firmware/share/vdecfw_shared.h	/^} VDECFW_sPsrModInfo;$/;"	t	typeref:struct:__anon466
VDECFW_sRendecConfig	vdec/firmware/include/vdecfw.h	/^} VDECFW_sRendecConfig;$/;"	t	typeref:struct:__anon320
VDECFW_sRendecConfig	vdec/firmware/share/vdecfw_shared.h	/^} VDECFW_sRendecConfig;$/;"	t	typeref:struct:__anon470
VDECFW_sSeqPPSLocations	vdec/firmware/include/vdecfw.h	/^} VDECFW_sSeqPPSLocations;$/;"	t	typeref:struct:__anon323
VDECFW_sSeqPPSLocations	vdec/firmware/share/vdecfw_shared.h	/^} VDECFW_sSeqPPSLocations;$/;"	t	typeref:struct:__anon473
VDECFW_sTransaction	vdec/firmware/include/vdecfw.h	/^} VDECFW_sTransaction;$/;"	t	typeref:struct:__anon317
VDECFW_sTransaction	vdec/firmware/share/vdecfw_shared.h	/^} VDECFW_sTransaction;$/;"	t	typeref:struct:__anon467
VDECFW_sVlcInfo	vdec/firmware/include/vdecfw.h	/^} VDECFW_sVlcInfo;$/;"	t	typeref:struct:__anon319
VDECFW_sVlcInfo	vdec/firmware/share/vdecfw_shared.h	/^} VDECFW_sVlcInfo;$/;"	t	typeref:struct:__anon469
VDECFW_sVlcTableInfo	vdec/firmware/include/vdecfw.h	/^VDECFW_sVlcTableInfo;$/;"	t	typeref:struct:__anon318
VDECFW_sVlcTableInfo	vdec/firmware/share/vdecfw_shared.h	/^VDECFW_sVlcTableInfo;$/;"	t	typeref:struct:__anon468
VDECKM_fnDevRegister	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	/^IMG_RESULT VDECKM_fnDevRegister ($/;"	f
VDECUTILS_GetDisplayRegion	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^IMG_RESULT VDECUTILS_GetDisplayRegion($/;"	f
VDEC_ALIGN_SIZE	vdec/kernel_device/include/vdecdd_utils.h	78;"	d
VDEC_ARRAY_SIZE	vdec/kernel_device/include/vdecdd_utils.h	135;"	d
VDEC_BE_FE_PDUMP_SEM	vdec/system/vdec/vdec.h	56;"	d
VDEC_BE_FE_SYNC_ID	vdec/system/vdec/vdec.h	57;"	d
VDEC_BSTRELEMENT_CODEC_CONFIG	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_BSTRELEMENT_CODEC_CONFIG,                  \/*!< Buffer contains Stream Header\/Codec Config.   *\/$/;"	e	enum:__anon204
VDEC_BSTRELEMENT_MAX	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_BSTRELEMENT_MAX,                           \/*!< Max. bitstream element.                                                    *\/$/;"	e	enum:__anon204
VDEC_BSTRELEMENT_PICTURE_DATA	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_BSTRELEMENT_PICTURE_DATA,                  \/*!< Encoded data (size delimited).                                             *\/$/;"	e	enum:__anon204
VDEC_BSTRELEMENT_UNDEFINED	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_BSTRELEMENT_UNDEFINED = 0,                 \/*!< Bitstream element undefined.                                               *\/$/;"	e	enum:__anon204
VDEC_BSTRELEMENT_UNSPECIFIED	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_BSTRELEMENT_UNSPECIFIED,                   \/*!< Do not know the content of the buffer. Most probably start-code delimited.     *\/$/;"	e	enum:__anon204
VDEC_BSTRFORMAT_DEMUX_BYTESTREAM	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_BSTRFORMAT_DEMUX_BYTESTREAM,           \/*!< Data appears in logical units, like frame boundary and data is expected to be with SCP.    *\/$/;"	e	enum:__anon203
VDEC_BSTRFORMAT_DEMUX_SIZEDELIMITED	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_BSTRFORMAT_DEMUX_SIZEDELIMITED,        \/*!< Data appears in logical units, like frame boundary or NAL units and No SCP is expected.    *\/$/;"	e	enum:__anon203
VDEC_BSTRFORMAT_ELEMENTARY	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_BSTRFORMAT_ELEMENTARY,                 \/*!< Elementary stream (also use for ES-level extracted from simple encapsulation i.e. MPG).    *\/$/;"	e	enum:__anon203
VDEC_BSTRFORMAT_MAX	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_BSTRFORMAT_MAX,                        \/*!< Max. bitstream format.                                                                     *\/$/;"	e	enum:__anon203
VDEC_BSTRFORMAT_UNDEFINED	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_BSTRFORMAT_UNDEFINED = 0,              \/*!< Bitstream format not defined.                                                              *\/$/;"	e	enum:__anon203
VDEC_BUFMAP_TYPE_ID	vdec/apis/vdec/libraries/include/vdec_int.h	62;"	d
VDEC_BUFTYPE_ALL	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_BUFTYPE_ALL,               \/*!< Both bitstream and picture buffers.    *\/$/;"	e	enum:__anon213
VDEC_BUFTYPE_BITSTREAM	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_BUFTYPE_BITSTREAM,         \/*!< Bitstream buffer.                      *\/$/;"	e	enum:__anon213
VDEC_BUFTYPE_MAX	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_BUFTYPE_MAX,               \/*!< Max. buffer type.                      *\/$/;"	e	enum:__anon213
VDEC_BUFTYPE_PICTURE	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_BUFTYPE_PICTURE,           \/*!< Picture buffer.                        *\/$/;"	e	enum:__anon213
VDEC_BZERO	vdec/kernel_device/include/vdecdd_utils.h	132;"	d
VDEC_CODEC_NONE	vdec/firmware/include/vdecfw.h	/^    VDEC_CODEC_NONE = -1,   \/\/!< No codec$/;"	e	enum:__anon288
VDEC_CODEC_NONE	vdec/firmware/share/vdecfw_shared.h	/^    VDEC_CODEC_NONE = -1,   \/\/!< No codec$/;"	e	enum:__anon438
VDEC_CORRECTION_BSPP_CONCEALEDDATA	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_CORRECTION_BSPP_CONCEALEDDATA                  = (1 << 2),     \/*!< concealed the currpted data unit with previous parsed data unit        *\/$/;"	e	enum:__anon207
VDEC_CORRECTION_BSPP_VALIDVALUE	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_CORRECTION_BSPP_VALIDVALUE                     = (1 << 1),     \/*!< Clampped the parsed invalid value in BSPP                              *\/$/;"	e	enum:__anon207
VDEC_CORRECTION_BSPP_VSHREPLACED	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_CORRECTION_BSPP_VSHREPLACED                    = (1 << 0),     \/*!< Applied correction in VSH data by replacing the currpted with previous VSH *\/$/;"	e	enum:__anon207
VDEC_CORRECTION_MAX	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_CORRECTION_MAX                                 = (1 << 3),$/;"	e	enum:__anon207
VDEC_CORRECTION_NONE	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_CORRECTION_NONE                                = (0     ),     \/*!< No Correction applied .                                          *\/$/;"	e	enum:__anon207
VDEC_DMAC_LL_BUFS_COUNT	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext.h	72;"	d
VDEC_ENTDEC_MODE_AVS	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^    VDEC_ENTDEC_MODE_AVS         = 0x5,    \/\/!< AVS$/;"	e	enum:__anon81	file:
VDEC_ENTDEC_MODE_EXT_REAL8	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^    VDEC_ENTDEC_MODE_EXT_REAL8   = 0x0,    \/\/!< RealVideo8, with ENTDEC_[BE|FE]_EXTENDED_MODE bit set$/;"	e	enum:__anon81	file:
VDEC_ENTDEC_MODE_EXT_REAL9	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^    VDEC_ENTDEC_MODE_EXT_REAL9   = 0x1,    \/\/!< RealVideo9, with ENTDEC_[BE|FE]_EXTENDED_MODE bit set$/;"	e	enum:__anon81	file:
VDEC_ENTDEC_MODE_EXT_SVC	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^    VDEC_ENTDEC_MODE_EXT_SVC     = 0x4,    \/\/!< SVC, with ENTDEC_[BE|FE]_EXTENDED_MODE bit set$/;"	e	enum:__anon81	file:
VDEC_ENTDEC_MODE_EXT_VP6	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^    VDEC_ENTDEC_MODE_EXT_VP6     = 0x2,    \/\/!< VP6, with ENTDEC_[BE|FE]_EXTENDED_MODE bit set$/;"	e	enum:__anon81	file:
VDEC_ENTDEC_MODE_EXT_VP8	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^    VDEC_ENTDEC_MODE_EXT_VP8     = 0x3,    \/\/!< VP8, with ENTDEC_[BE|FE]_EXTENDED_MODE bit set$/;"	e	enum:__anon81	file:
VDEC_ENTDEC_MODE_H264	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^    VDEC_ENTDEC_MODE_H264        = 0x1,    \/\/!< H264 (MPEG4\/AVC)$/;"	e	enum:__anon81	file:
VDEC_ENTDEC_MODE_JPEG	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^    VDEC_ENTDEC_MODE_JPEG        = 0x0,    \/\/!< JPEG$/;"	e	enum:__anon81	file:
VDEC_ENTDEC_MODE_MPEG1	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^    VDEC_ENTDEC_MODE_MPEG1       = 0x7,    \/\/!< MPEG1$/;"	e	enum:__anon81	file:
VDEC_ENTDEC_MODE_MPEG2	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^    VDEC_ENTDEC_MODE_MPEG2       = 0x3,    \/\/!< MPEG2$/;"	e	enum:__anon81	file:
VDEC_ENTDEC_MODE_MPEG4	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^    VDEC_ENTDEC_MODE_MPEG4       = 0x4,    \/\/!< MPEG4$/;"	e	enum:__anon81	file:
VDEC_ENTDEC_MODE_VC1	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^    VDEC_ENTDEC_MODE_VC1         = 0x2,    \/\/!< VC1$/;"	e	enum:__anon81	file:
VDEC_ENTDEC_MODE_WMV9	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^    VDEC_ENTDEC_MODE_WMV9        = 0x6,    \/\/!< WMV9$/;"	e	enum:__anon81	file:
VDEC_ERROR_BEHW_TIMEOUT	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_ERROR_BEHW_TIMEOUT                         = (1 << 7),    \/*!< Back-end hardware decoding timeout                             *\/$/;"	e	enum:__anon205
VDEC_ERROR_BSPP	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_ERROR_BSPP                                 = (1 << 0),    \/*!< Error encounter in BSPP component ,                            *\/$/;"	e	enum:__anon205
VDEC_ERROR_FEHW_DECODE	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_ERROR_FEHW_DECODE                          = (1 << 6),    \/*!< Front-end hardware decoding error                              *\/$/;"	e	enum:__anon205
VDEC_ERROR_FEHW_TIMEOUT	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_ERROR_FEHW_TIMEOUT                         = (1 << 5),    \/*!< Front-end hardware decoding timeout                            *\/$/;"	e	enum:__anon205
VDEC_ERROR_HANDLING_IGNORE_ALL	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_ERROR_HANDLING_IGNORE_ALL       = (0   ),  \/*!< Ignore all errors and try to proceed anyway.  *\/$/;"	e	enum:__anon208
VDEC_ERROR_HANDLING_STOP_ON_ALL	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_ERROR_HANDLING_STOP_ON_ALL      = (1<<2),  \/*!< Stop on all errors.$/;"	e	enum:__anon208
VDEC_ERROR_HANDLING_STOP_ON_PICTURE	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_ERROR_HANDLING_STOP_ON_PICTURE  = (1<<1),  \/*!< Stop on picture errors.$/;"	e	enum:__anon208
VDEC_ERROR_HANDLING_STOP_ON_SEQUENCE	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_ERROR_HANDLING_STOP_ON_SEQUENCE = (1<<0),  \/*!< Stop on VSH errors.$/;"	e	enum:__anon208
VDEC_ERROR_MAX	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_ERROR_MAX                                  = (1 << 10),$/;"	e	enum:__anon205
VDEC_ERROR_MISSING_REFERENCES	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_ERROR_MISSING_REFERENCES                   = (1 << 9),    \/*!< Picture may have corruption because of missing references      *\/$/;"	e	enum:__anon205
VDEC_ERROR_NONE	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_ERROR_NONE                                 = (0     ),    \/*!< No error encountered.                                          *\/$/;"	e	enum:__anon205
VDEC_ERROR_PSR_PROCESS_NOT_NORMAL	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_ERROR_PSR_PROCESS_NOT_NORMAL               = (1 << 3),    \/*!< Firmware parser not followed all the required steps            *\/$/;"	e	enum:__anon205
VDEC_ERROR_PSR_SR_ERROR	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_ERROR_PSR_SR_ERROR                         = (1 << 2),    \/*!< Firnware header parsing sr error,                              *\/$/;"	e	enum:__anon205
VDEC_ERROR_PSR_TIMEOUT	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_ERROR_PSR_TIMEOUT                          = (1 << 1),    \/*!< Firmware header parsing timeout                                *\/$/;"	e	enum:__anon205
VDEC_ERROR_SERVICE_TIMER_EXPIRY	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_ERROR_SERVICE_TIMER_EXPIRY                 = (1 << 8),    \/*!< MSVDX Service Time Expiry                                      *\/$/;"	e	enum:__anon205
VDEC_ERROR_SR_ERROR	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_ERROR_SR_ERROR                             = (1 << 4),    \/*!< Hardware Shift Register error                                  *\/$/;"	e	enum:__anon205
VDEC_EVENT_BSTRBUF_EMPTY	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_EVENT_BSTRBUF_EMPTY,           \/*!< Used to pass\/return a bit stream buffers when they are empty.$/;"	e	enum:__anon201
VDEC_EVENT_MAX	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_EVENT_MAX,                     \/*!< Max. events.                                                                           *\/$/;"	e	enum:__anon201
VDEC_EVENT_PICTBUF_FULL	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_EVENT_PICTBUF_FULL,            \/*!< A picture has been decoded.$/;"	e	enum:__anon201
VDEC_EVENT_STREAM_FLUSHED	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_EVENT_STREAM_FLUSHED,          \/*!< The stream has been flushed of all display pictures in response to$/;"	e	enum:__anon201
VDEC_EVENT_STREAM_STOPPED	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_EVENT_STREAM_STOPPED,          \/*!< The stream has stopped decoding in response to reaching a$/;"	e	enum:__anon201
VDEC_FEATURE_AVS	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_FEATURE_AVS,               \/*!< AVS.                                            *\/$/;"	e	enum:__anon199
VDEC_FEATURE_EXTENDED_STRIDES	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_FEATURE_EXTENDED_STRIDES,  \/*!< Supports extended strides.                      *\/$/;"	e	enum:__anon199
VDEC_FEATURE_H264	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_FEATURE_H264,              \/*!< H264.                                           *\/$/;"	e	enum:__anon199
VDEC_FEATURE_HD_DECODE	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_FEATURE_HD_DECODE,         \/*!< Supports HD decode.                             *\/$/;"	e	enum:__anon199
VDEC_FEATURE_HEVC	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_FEATURE_HEVC,              \/*!< HEVC.                                           *\/$/;"	e	enum:__anon199
VDEC_FEATURE_JPEG	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_FEATURE_JPEG,              \/*!< JPEG.                                           *\/$/;"	e	enum:__anon199
VDEC_FEATURE_MAX	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_FEATURE_MAX                \/*!< Max feature ID.                                 *\/$/;"	e	enum:__anon199
VDEC_FEATURE_MPEG2	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_FEATURE_MPEG2,             \/*!< MPEG2 (includes MPEG1).                         *\/$/;"	e	enum:__anon199
VDEC_FEATURE_MPEG4	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_FEATURE_MPEG4,             \/*!< MPEG4 (includes H263 and Sorenson Spark).       *\/$/;"	e	enum:__anon199
VDEC_FEATURE_REAL	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_FEATURE_REAL,              \/*!< RealVideo (RV30 and RV40).                      *\/$/;"	e	enum:__anon199
VDEC_FEATURE_ROTATION	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_FEATURE_ROTATION,          \/*!< Supports Rotation.                              *\/$/;"	e	enum:__anon199
VDEC_FEATURE_SCALING	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_FEATURE_SCALING,           \/*!< Supports scaling.                               *\/$/;"	e	enum:__anon199
VDEC_FEATURE_SCALING_WITH_OOLD	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_FEATURE_SCALING_WITH_OOLD, \/*!< Supports scaling with out-of-loop de-blocking.  *\/$/;"	e	enum:__anon199
VDEC_FEATURE_VC1	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_FEATURE_VC1,               \/*!< VC1 (includes WMV9).                            *\/$/;"	e	enum:__anon199
VDEC_FEATURE_VP6	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_FEATURE_VP6,               \/*!< On2 VP6.                                        *\/$/;"	e	enum:__anon199
VDEC_FEATURE_VP8	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_FEATURE_VP8,               \/*!< On2 VP8.                                        *\/$/;"	e	enum:__anon199
VDEC_H264_MAXIMUMVALUEOFCPB_CNT	vdec/apis/vdec/include/vdec_params.h	67;"	d
VDEC_H264_MAX_SLICE_GROUPMBS	vdec/apis/vdec/include/vdec_params.h	68;"	d
VDEC_H264_MVC_MAX_APP_OP_TID	vdec/apis/vdec/include/vdec_params.h	72;"	d
VDEC_H264_MVC_MAX_LEVELS	vdec/apis/vdec/include/vdec_params.h	71;"	d
VDEC_H264_MVC_MAX_REFS	vdec/apis/vdec/include/vdec_params.h	70;"	d
VDEC_H264_MVC_MAX_TARGET_VIEW	vdec/apis/vdec/include/vdec_params.h	73;"	d
VDEC_H264_MVC_MAX_VIEWS	vdec/apis/vdec/include/vdec_params.h	69;"	d
VDEC_H264_MVC_REF_LIST_ANCHOR_L0	vdec/apis/vdec/include/vdec_params.h	75;"	d
VDEC_H264_MVC_REF_LIST_ANCHOR_L1	vdec/apis/vdec/include/vdec_params.h	76;"	d
VDEC_H264_MVC_REF_LIST_NON_ANCHOR_L0	vdec/apis/vdec/include/vdec_params.h	77;"	d
VDEC_H264_MVC_REF_LIST_NON_ANCHOR_L1	vdec/apis/vdec/include/vdec_params.h	78;"	d
VDEC_IMPORTBUFTYPE_ANDROIDNATIVE	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_IMPORTBUFTYPE_ANDROIDNATIVE,   \/*!< Android native buffer  *\/$/;"	e	enum:__anon217
VDEC_IMPORTBUFTYPE_USERALLOC	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_IMPORTBUFTYPE_USERALLOC,       \/*!< Allocated in user mode *\/$/;"	e	enum:__anon217
VDEC_INITIAL_DEVA_DMA_CMD_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	1713;"	d	file:
VDEC_IS_CHROMA_TYPE_PLANE	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	91;"	d	file:
VDEC_IS_EXTENDED_STRIDE	vdec/kernel_device/include/vdecdd_utils.h	85;"	d
VDEC_IS_LUMA_PLANE	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	89;"	d	file:
VDEC_IS_LUMA_TYPE_PLANE	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	90;"	d	file:
VDEC_MALLOC	vdec/kernel_device/include/vdecdd_utils.h	131;"	d
VDEC_MAX_PANSCAN_WINDOWS	vdec/apis/vdec/include/vdec_api.h	65;"	d
VDEC_MB_DIMENSION	vdec/kernel_device/include/vdecdd_utils.h	72;"	d
VDEC_MSVDX_ASYNC_NORMAL	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^    VDEC_MSVDX_ASYNC_NORMAL,              \/\/!< VDMC and VDEB$/;"	e	enum:__anon62	file:
VDEC_MSVDX_ASYNC_VDEB	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^    VDEC_MSVDX_ASYNC_VDEB,                \/\/!< VDEB only$/;"	e	enum:__anon62	file:
VDEC_MSVDX_ASYNC_VDMC	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^    VDEC_MSVDX_ASYNC_VDMC,                \/\/!< VDMC only$/;"	e	enum:__anon62	file:
VDEC_MSVDX_BUF_ALIGNMENT	vdec/kernel_device/include/vdecdd_utils.h	70;"	d
VDEC_MSVDX_EXT_STRIDE_ALIGNMENT	vdec/kernel_device/include/vdecdd_utils.h	71;"	d
VDEC_MSVDX_PICTBUF_ALIGNMENT	vdec/kernel_device/include/vdecdd_utils.h	66;"	d
VDEC_MSVDX_PICTBUF_ALIGNMENT	vdec/kernel_device/include/vdecdd_utils.h	68;"	d
VDEC_NUM_RENDEC_BUFFERS	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	61;"	d
VDEC_PICT_STATE_DECODED	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_PICT_STATE_DECODED,            \/*!< Picture decoded.                         *\/$/;"	e	enum:__anon214
VDEC_PICT_STATE_MAX	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_PICT_STATE_MAX                 \/*!< Max state.                               *\/$/;"	e	enum:__anon214
VDEC_PICT_STATE_NOT_DECODED	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_PICT_STATE_NOT_DECODED,        \/*!< Not decoded.                             *\/$/;"	e	enum:__anon214
VDEC_PICT_STATE_TERMINATED	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_PICT_STATE_TERMINATED,         \/*!< Picture decode terminated due to error.  *\/$/;"	e	enum:__anon214
VDEC_PLANE_INK_C	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_PLANE_INK_C     = 0,$/;"	e	enum:__anon209
VDEC_PLANE_INK_K	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_PLANE_INK_K     = 3,$/;"	e	enum:__anon209
VDEC_PLANE_INK_M	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_PLANE_INK_M     = 1,$/;"	e	enum:__anon209
VDEC_PLANE_INK_Y	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_PLANE_INK_Y     = 2,$/;"	e	enum:__anon209
VDEC_PLANE_LIGHT_B	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_PLANE_LIGHT_B   = 2,$/;"	e	enum:__anon209
VDEC_PLANE_LIGHT_G	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_PLANE_LIGHT_G   = 1,$/;"	e	enum:__anon209
VDEC_PLANE_LIGHT_R	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_PLANE_LIGHT_R   = 0,$/;"	e	enum:__anon209
VDEC_PLANE_MAX	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_PLANE_MAX       = 4,$/;"	e	enum:__anon209
VDEC_PLANE_VIDEO_A	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_PLANE_VIDEO_A   = 3,   \/\/!< Alpha base address$/;"	e	enum:__anon209
VDEC_PLANE_VIDEO_U	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_PLANE_VIDEO_U   = 1,   \/\/!< Chroma1 base address, Cr, or invalid$/;"	e	enum:__anon209
VDEC_PLANE_VIDEO_UV	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_PLANE_VIDEO_UV  = 1,   \/\/!< Chroma1 base address, Cr,Cb, or invalid$/;"	e	enum:__anon209
VDEC_PLANE_VIDEO_V	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_PLANE_VIDEO_V   = 2,   \/\/!< Chroma2 base address, Cb or invalid$/;"	e	enum:__anon209
VDEC_PLANE_VIDEO_Y	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_PLANE_VIDEO_Y   = 0,   \/\/!< Luma base address for the picture, Y$/;"	e	enum:__anon209
VDEC_PLANE_VIDEO_YUV	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_PLANE_VIDEO_YUV = 0,   \/\/!< Luma base address for the picture, Y,Cr,Cb$/;"	e	enum:__anon209
VDEC_PLAYMODE_MAX	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_PLAYMODE_MAX,                  \/*!< Max. play mode.                                  *\/$/;"	e	enum:__anon210
VDEC_PLAYMODE_NORMAL_DECODE	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_PLAYMODE_NORMAL_DECODE,        \/*!< Normal parse and decode.                         *\/$/;"	e	enum:__anon210
VDEC_PLAYMODE_PARSE_ONLY	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_PLAYMODE_PARSE_ONLY,           \/*!< Parse bitstream ONLY, discard bit stream data.  *\/$/;"	e	enum:__anon210
VDEC_PVDEC_BURST4_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	83;"	d	file:
VDEC_ROTATE_0	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_ROTATE_0 = 0,                  \/*!< Output is generated in the default orientation.  *\/$/;"	e	enum:__anon215
VDEC_ROTATE_180	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_ROTATE_180,                    \/*!< Output is generated rotated 180 degrees.         *\/$/;"	e	enum:__anon215
VDEC_ROTATE_270	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_ROTATE_270,                    \/*!< Output is generated rotated 270 degrees.         *\/$/;"	e	enum:__anon215
VDEC_ROTATE_90	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_ROTATE_90,                     \/*!< Output is generated rotated 90 degrees.          *\/$/;"	e	enum:__anon215
VDEC_ROTATE_MAX	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_ROTATE_MAX                     \/*!< Max. rotation mode.                              *\/$/;"	e	enum:__anon215
VDEC_SINLGE_DEVA_DMA_CMD_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	1714;"	d	file:
VDEC_SIZE_EQ	vdec/kernel_device/include/vdecdd_utils.h	102;"	d
VDEC_SIZE_EZ	vdec/kernel_device/include/vdecdd_utils.h	108;"	d
VDEC_SIZE_GE	vdec/kernel_device/include/vdecdd_utils.h	98;"	d
VDEC_SIZE_GT	vdec/kernel_device/include/vdecdd_utils.h	94;"	d
VDEC_SIZE_LE	vdec/kernel_device/include/vdecdd_utils.h	100;"	d
VDEC_SIZE_LT	vdec/kernel_device/include/vdecdd_utils.h	96;"	d
VDEC_SIZE_NE	vdec/kernel_device/include/vdecdd_utils.h	104;"	d
VDEC_SIZE_NZ	vdec/kernel_device/include/vdecdd_utils.h	106;"	d
VDEC_SIZE_SET	vdec/kernel_device/include/vdecdd_utils.h	111;"	d
VDEC_SIZE_SETH	vdec/kernel_device/include/vdecdd_utils.h	120;"	d
VDEC_SIZE_SETW	vdec/kernel_device/include/vdecdd_utils.h	116;"	d
VDEC_SIZE_ZERO	vdec/kernel_device/include/vdecdd_utils.h	124;"	d
VDEC_STD_AVS	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_STD_AVS,             \/*!< AVS.                                       *\/$/;"	e	enum:__anon202
VDEC_STD_H263	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_STD_H263,            \/*!< H263 (see MPEG4).                          *\/$/;"	e	enum:__anon202
VDEC_STD_H264	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_STD_H264,            \/*!< H264.                                      *\/$/;"	e	enum:__anon202
VDEC_STD_HEVC	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_STD_HEVC,            \/*!< HEVC.                                      *\/$/;"	e	enum:__anon202
VDEC_STD_JPEG	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_STD_JPEG,            \/*!< JPEG.                                      *\/$/;"	e	enum:__anon202
VDEC_STD_MAX	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_STD_MAX,             \/*!< Max. video standard.                       *\/$/;"	e	enum:__anon202
VDEC_STD_MPEG2	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_STD_MPEG2,           \/*!< MPEG2 (includes MPEG1).                    *\/$/;"	e	enum:__anon202
VDEC_STD_MPEG4	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_STD_MPEG4,           \/*!< MPEG4 (includes H263 and Sorenson Spark).  *\/$/;"	e	enum:__anon202
VDEC_STD_REAL	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_STD_REAL,            \/*!< RealVideo (RV30 and RV40).                 *\/$/;"	e	enum:__anon202
VDEC_STD_SORENSON	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_STD_SORENSON,        \/*!< Sorenson Spark (see MPEG4 above)           *\/$/;"	e	enum:__anon202
VDEC_STD_UNDEFINED	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_STD_UNDEFINED = 0,   \/*!< Video standard not defined.                *\/$/;"	e	enum:__anon202
VDEC_STD_VC1	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_STD_VC1,             \/*!< VC1 (includes WMV9).                       *\/$/;"	e	enum:__anon202
VDEC_STD_VP6	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_STD_VP6,             \/*!< On2 VP6.                                   *\/$/;"	e	enum:__anon202
VDEC_STD_VP8	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_STD_VP8,             \/*!< On2 VP8.                                   *\/$/;"	e	enum:__anon202
VDEC_STOPPOINT_CLOSED_GOP	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_STOPPOINT_CLOSED_GOP,              \/*!< Stop at a closed GOP (inc. start of sequence).                                 *\/$/;"	e	enum:__anon211
VDEC_STOPPOINT_MAX	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_STOPPOINT_MAX,                     \/*!< Max. stop point.                                                               *\/$/;"	e	enum:__anon211
VDEC_STOPPOINT_NEW_DISPLAY_RESOLUTION	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_STOPPOINT_NEW_DISPLAY_RESOLUTION,  \/*!< Stop at a change of display resolution (always start of sequence & closed GOP).*\/$/;"	e	enum:__anon211
VDEC_STOPPOINT_NOW	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_STOPPOINT_NOW,                     \/*!< Stop now (immediately).                                                        *\/$/;"	e	enum:__anon211
VDEC_STOPPOINT_PICTURE_END	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_STOPPOINT_PICTURE_END,             \/*!< Stop at end of every picture.                                                  *\/$/;"	e	enum:__anon211
VDEC_STOPPOINT_SEQUENCE_END	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_STOPPOINT_SEQUENCE_END,            \/*!< Stop at end of sequence (if signalled in bitstream).                           *\/$/;"	e	enum:__anon211
VDEC_STOPPOINT_SEQUENCE_START	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_STOPPOINT_SEQUENCE_START,          \/*!< Stop at start of sequence.                                                     *\/$/;"	e	enum:__anon211
VDEC_STOPPOINT_UNDEFINED	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_STOPPOINT_UNDEFINED,               \/*!< No stop point defined. VDEC may still be forced to$/;"	e	enum:__anon211
VDEC_STOPSTATUS_BITSTREAM_ERROR	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_STOPSTATUS_BITSTREAM_ERROR         = (1<<13),  \/*!< Error was encountered while parsing the bitstream. More specific info can be found in the log.     *\/$/;"	e	enum:__anon212
VDEC_STOPSTATUS_CLOSED_GOP	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_STOPSTATUS_CLOSED_GOP              = (1<<1),  \/*!< Closed GOP encountered where subsequent pictures don't refer to previous reference images$/;"	e	enum:__anon212
VDEC_STOPSTATUS_DISPLAY_RESOLUTION_CHANGED	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_STOPSTATUS_DISPLAY_RESOLUTION_CHANGED = (1<<10),\/*!< Frame display resolution has changed.                                                              *\/$/;"	e	enum:__anon212
VDEC_STOPSTATUS_FENCE	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_STOPSTATUS_FENCE                   = (1<<12),  \/*!< Stopped at fence.                                                                                  *\/$/;"	e	enum:__anon212
VDEC_STOPSTATUS_MIN_NUM_PICTBUFS_INCREASED	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_STOPSTATUS_MIN_NUM_PICTBUFS_INCREASED  = (1<<9),$/;"	e	enum:__anon212
VDEC_STOPSTATUS_NO_REFERENCE_IMAGES	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_STOPSTATUS_NO_REFERENCE_IMAGES     = (1<<11),  \/*!< No reference images are held (e.g. after signal of$/;"	e	enum:__anon212
VDEC_STOPSTATUS_OUTPUT_CONFIG_INVALID	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_STOPSTATUS_OUTPUT_CONFIG_INVALID   = (1<<5),   \/*!< Output configuration is not compatible with the stream state. Resubmit a valid configuration$/;"	e	enum:__anon212
VDEC_STOPSTATUS_PICTBUF_CONFIG_INVALID	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_STOPSTATUS_PICTBUF_CONFIG_INVALID  = (1<<6),   \/*!< Picture buffers are not configured properly for normal playback with the current sequence and output$/;"	e	enum:__anon212
VDEC_STOPSTATUS_PICTBUF_NUM_MAPPED_INVALID	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_STOPSTATUS_PICTBUF_NUM_MAPPED_INVALID = (1<<8),\/*!< Sequence requires more image buffers than have been mapped. This will only be signalled if$/;"	e	enum:__anon212
VDEC_STOPSTATUS_PICTBUF_SIZE_INVALID	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_STOPSTATUS_PICTBUF_SIZE_INVALID    = (1<<7),   \/*!< Mapped picture buffers are not large enough to decode the current sequence and output$/;"	e	enum:__anon212
VDEC_STOPSTATUS_PICTURE_END	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_STOPSTATUS_PICTURE_END             = (1<<3),  \/*!< Picture has been decoded.                                                                           *\/$/;"	e	enum:__anon212
VDEC_STOPSTATUS_RECONFIGURE	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_STOPSTATUS_RECONFIGURE             = (1<<4),  \/*!< Reconfiguration of output (picture buffers and\/or transformations) is required due to$/;"	e	enum:__anon212
VDEC_STOPSTATUS_SEMANTICS_ERROR	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_STOPSTATUS_SEMANTICS_ERROR         = (1<<15),  \/*!< Stream units (or data carried by these) are incorrect and cannot be recovered.                     *\/$/;"	e	enum:__anon212
VDEC_STOPSTATUS_SEQUENCE_END	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_STOPSTATUS_SEQUENCE_END            = (1<<2),  \/*!< All pictures from the current sequence have been decoded, displayed and references released.$/;"	e	enum:__anon212
VDEC_STOPSTATUS_SEQUENCE_START	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_STOPSTATUS_SEQUENCE_START          = (1<<0),  \/*!< Start of a new sequence of pictures whose properties match those defined in current sequence$/;"	e	enum:__anon212
VDEC_STOPSTATUS_UNSUPPORTED	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_STOPSTATUS_UNSUPPORTED             = (1<<14),  \/*!< Bitstream has unsupported feature(s)                                                               *\/$/;"	e	enum:__anon212
VDEC_STREAM_TYPE_ID	vdec/apis/vdec/libraries/include/vdec_int.h	61;"	d
VDEC_STRSTATE_MAX	vdec/apis/vdec/libraries/include/vdec_int.h	/^    VDEC_STRSTATE_MAX,             \/*!< Max. stream state.  *\/$/;"	e	enum:__anon240
VDEC_STRSTATE_PLAYING	vdec/apis/vdec/libraries/include/vdec_int.h	/^    VDEC_STRSTATE_PLAYING,         \/*!< Stream playing.     *\/$/;"	e	enum:__anon240
VDEC_STRSTATE_STOPPED	vdec/apis/vdec/libraries/include/vdec_int.h	/^    VDEC_STRSTATE_STOPPED = 0x00,  \/*!< Stream stopped.     *\/$/;"	e	enum:__anon240
VDEC_STRSTATE_STOPPING	vdec/apis/vdec/libraries/include/vdec_int.h	/^    VDEC_STRSTATE_STOPPING,        \/*!< Stream stopping.    *\/$/;"	e	enum:__anon240
VDEC_TS0_256x16	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_TS0_256x16,$/;"	e	enum:__anon216
VDEC_TS1_512x8	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_TS1_512x8,$/;"	e	enum:__anon216
VDEC_TS_MAX	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_TS_MAX,$/;"	e	enum:__anon216
VDEC_TS_NONE	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_TS_NONE = 0,$/;"	e	enum:__anon216
VDEC_WARNING_BSPP_AUX_DATA	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_WARNING_BSPP_AUX_DATA                          = (1 << 0),     \/*!< Error in Auxiliary data Parsing,treated as warning in driver level     *\/$/;"	e	enum:__anon206
VDEC_WARNING_BSPP_DATA_REMAINS	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_WARNING_BSPP_DATA_REMAINS                      = (1 << 1),     \/*!< Error in parsing, more data remains after parsing                      *\/$/;"	e	enum:__anon206
VDEC_WARNING_BSPP_DECODE	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_WARNING_BSPP_DECODE                            = (1 << 3),     \/*!< Error in parsing, parsing error                                        *\/$/;"	e	enum:__anon206
VDEC_WARNING_BSPP_IDR_FRAME_LOSS	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_WARNING_BSPP_IDR_FRAME_LOSS                    = (1 << 5),     \/*!< Error in parsing, IDR frame loss detected                              *\/$/;"	e	enum:__anon206
VDEC_WARNING_BSPP_INVALID_VALUE	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_WARNING_BSPP_INVALID_VALUE                     = (1 << 2),     \/*!< Error in parsing, parsed codeword is invalid                           *\/$/;"	e	enum:__anon206
VDEC_WARNING_BSPP_NONIDR_FRAME_LOSS	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_WARNING_BSPP_NONIDR_FRAME_LOSS                 = (1 << 6),     \/*!< Error in parsing, non IDR frame loss detected                          *\/$/;"	e	enum:__anon206
VDEC_WARNING_BSPP_NO_REF_FRAME	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_WARNING_BSPP_NO_REF_FRAME                      = (1 << 4),     \/*!< Error in parsing, no reference frrame is available for decoding        *\/$/;"	e	enum:__anon206
VDEC_WARNING_MAX	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_WARNING_MAX                                    = (1 << 7),$/;"	e	enum:__anon206
VDEC_WARNING_NONE	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_WARNING_NONE                                   = (0     ),     \/*!< No warning encountered.                                                *\/$/;"	e	enum:__anon206
VDEC_eBstrElementType	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_eBstrElementType;$/;"	t	typeref:enum:__anon204
VDEC_eBstrFormat	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_eBstrFormat;$/;"	t	typeref:enum:__anon203
VDEC_eBufType	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_eBufType;$/;"	t	typeref:enum:__anon213
VDEC_eColourPlanes	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_eColourPlanes;$/;"	t	typeref:enum:__anon209
VDEC_eCorrectionType	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_eCorrectionType;$/;"	t	typeref:enum:__anon207
VDEC_eErrorHandling	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_eErrorHandling;$/;"	t	typeref:enum:__anon208
VDEC_eErrorType	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_eErrorType;$/;"	t	typeref:enum:__anon205
VDEC_eEvent	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_eEvent;$/;"	t	typeref:enum:__anon201
VDEC_eFeature	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_eFeature;$/;"	t	typeref:enum:__anon199
VDEC_eImportBufType	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_eImportBufType;$/;"	t	typeref:enum:__anon217
VDEC_eMsvdxAsyncMode	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^} VDEC_eMsvdxAsyncMode;$/;"	t	typeref:enum:__anon62	file:
VDEC_eMsvdxEntDecMode	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^} VDEC_eMsvdxEntDecMode;$/;"	t	typeref:enum:__anon81	file:
VDEC_ePictState	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_ePictState;$/;"	t	typeref:enum:__anon214
VDEC_ePlayMode	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_ePlayMode;$/;"	t	typeref:enum:__anon210
VDEC_eRotMode	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_eRotMode;$/;"	t	typeref:enum:__anon215
VDEC_eStopFlags	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_eStopFlags;$/;"	t	typeref:enum:__anon212
VDEC_eStopPoint	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_eStopPoint;$/;"	t	typeref:enum:__anon211
VDEC_eStrState	vdec/apis/vdec/libraries/include/vdec_int.h	/^} VDEC_eStrState;$/;"	t	typeref:enum:__anon240
VDEC_eTileScheme	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_eTileScheme;$/;"	t	typeref:enum:__anon216
VDEC_eUnSupportedOutputBufferConfig	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^} VDEC_eUnSupportedOutputBufferConfig;$/;"	t	typeref:enum:__anon32
VDEC_eUnSupportedOutputConfig	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^} VDEC_eUnSupportedOutputConfig;$/;"	t	typeref:enum:__anon31
VDEC_eUnSupportedPictHdr	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^} VDEC_eUnSupportedPictHdr;$/;"	t	typeref:enum:__anon34
VDEC_eUnSupportedSequHdr	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^} VDEC_eUnSupportedSequHdr;$/;"	t	typeref:enum:__anon33
VDEC_eUnSupportedStrConfig	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^} VDEC_eUnSupportedStrConfig;$/;"	t	typeref:enum:__anon30
VDEC_eVidStd	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_eVidStd;$/;"	t	typeref:enum:__anon202
VDEC_eWarningType	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_eWarningType;$/;"	t	typeref:enum:__anon206
VDEC_pfnEventCallback	vdec/apis/vdec/include/vdec_api.h	/^typedef IMG_RESULT ( * VDEC_pfnEventCallback) ($/;"	t
VDEC_sAVSSequHdrInfo	vdec/apis/vdec/include/vdec_params.h	/^} VDEC_sAVSSequHdrInfo;$/;"	t	typeref:struct:__anon191
VDEC_sBitstreamErrorInfo	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_sBitstreamErrorInfo;$/;"	t	typeref:struct:__anon238
VDEC_sBufArrayInfo	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_sBufArrayInfo;$/;"	t	typeref:struct:__anon225
VDEC_sBufInfo	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_sBufInfo;$/;"	t	typeref:struct:__anon224
VDEC_sBufMapInfo	vdec/apis/vdec/libraries/include/vdec_int.h	/^} VDEC_sBufMapInfo;$/;"	t	typeref:struct:__anon242
VDEC_sCodecConfig	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_sCodecConfig;$/;"	t	typeref:struct:__anon232
VDEC_sComSequHdrInfo	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_sComSequHdrInfo;$/;"	t	typeref:struct:__anon231
VDEC_sDecPictAuxInfo	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_sDecPictAuxInfo;$/;"	t	typeref:struct:__anon237
VDEC_sDecPictInfo	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_sDecPictInfo;$/;"	t	typeref:struct:__anon236
VDEC_sDefragmentedBufInfo	vdec/apis/vdec/libraries/include/vdec_int.h	/^} VDEC_sDefragmentedBufInfo;$/;"	t	typeref:struct:__anon243
VDEC_sFeatures	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_sFeatures;$/;"	t	typeref:struct:__anon200
VDEC_sH264PPS	vdec/apis/vdec/include/vdec_params.h	/^} VDEC_sH264PPS;$/;"	t	typeref:struct:__anon195
VDEC_sJPEGDeQuantTableInfo	vdec/firmware/include/jpegfw_data.h	/^} VDEC_sJPEGDeQuantTableInfo;$/;"	t	typeref:struct:__anon260
VDEC_sJPEGDeQuantTableInfo	vdec/firmware/share/jpegfw_data_shared.h	/^} VDEC_sJPEGDeQuantTableInfo;$/;"	t	typeref:struct:__anon499
VDEC_sJPEGHuffmanTableInfo	vdec/firmware/include/jpegfw_data.h	/^} VDEC_sJPEGHuffmanTableInfo;$/;"	t	typeref:struct:__anon259
VDEC_sJPEGHuffmanTableInfo	vdec/firmware/share/jpegfw_data_shared.h	/^} VDEC_sJPEGHuffmanTableInfo;$/;"	t	typeref:struct:__anon498
VDEC_sJPEGPictHdrInfo	vdec/apis/vdec/include/vdec_params.h	/^} VDEC_sJPEGPictHdrInfo;$/;"	t	typeref:struct:__anon198
VDEC_sJPEGSOFComponentHdr	vdec/apis/vdec/include/vdec_params.h	/^} VDEC_sJPEGSOFComponentHdr;$/;"	t	typeref:struct:__anon196
VDEC_sJPEGSOSComponentHdr	vdec/apis/vdec/include/vdec_params.h	/^} VDEC_sJPEGSOSComponentHdr;$/;"	t	typeref:struct:__anon197
VDEC_sJPEGSequHdrInfo	vdec/apis/vdec/include/vdec_params.h	/^} VDEC_sJPEGSequHdrInfo;$/;"	t	typeref:struct:__anon192
VDEC_sPictBufConfig	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_sPictBufConfig;$/;"	t	typeref:struct:__anon223
VDEC_sPictDecoded	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_sPictDecoded;$/;"	t	typeref:struct:__anon234
VDEC_sPictDispInfo	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_sPictDispInfo;$/;"	t	typeref:struct:__anon229
VDEC_sPictHwCrc	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_sPictHwCrc;$/;"	t	typeref:struct:__anon233
VDEC_sPictRendConfig	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_sPictRendConfig;$/;"	t	typeref:struct:__anon228
VDEC_sPictRendInfo	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_sPictRendInfo;$/;"	t	typeref:struct:__anon227
VDEC_sPictSize	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_sPictSize;$/;"	t	typeref:struct:__anon219
VDEC_sPictTagContainer	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_sPictTagContainer;$/;"	t	typeref:struct:__anon235
VDEC_sPlaneInfo	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_sPlaneInfo;$/;"	t	typeref:struct:__anon226
VDEC_sRect	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_sRect;$/;"	t	typeref:struct:__anon220
VDEC_sStopInfo	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_sStopInfo;$/;"	t	typeref:struct:__anon239
VDEC_sStrConfigData	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_sStrConfigData;$/;"	t	typeref:struct:__anon222
VDEC_sStrContext	vdec/apis/vdec/libraries/include/vdec_int.h	/^} VDEC_sStrContext;$/;"	t	typeref:struct:__anon241
VDEC_sStrOutputConfig	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_sStrOutputConfig;$/;"	t	typeref:struct:__anon230
VDEC_sUnSupportedFlags	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^} VDEC_sUnSupportedFlags;$/;"	t	typeref:struct:__anon35
VDEC_sVP6SequHdrInfo	vdec/apis/vdec/include/vdec_params.h	/^} VDEC_sVP6SequHdrInfo;$/;"	t	typeref:struct:__anon193
VDEC_sVP8SequHdrInfo	vdec/apis/vdec/include/vdec_params.h	/^} VDEC_sVP8SequHdrInfo;$/;"	t	typeref:struct:__anon194
VDEC_sVersion	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_sVersion;$/;"	t	typeref:struct:__anon218
VDEC_sWindow	vdec/apis/vdec/include/vdec_api.h	/^} VDEC_sWindow;$/;"	t	typeref:struct:__anon221
VEC4	encode/firmware/topaz_hp/fwlib/include/defs.h	/^} VEC4, *PVEC4;$/;"	t	typeref:struct:tagVEC4
VECTOR	encode/firmware/topaz_hp/fwlib/include/defs.h	/^}VECTOR, *PVECTOR;$/;"	t	typeref:struct:_VECTOR_
VEC_MODE_VP6	vdec/firmware/include/vp6fw_data.h	172;"	d
VEC_MODE_VP6	vdec/firmware/share/vp6fw_data_shared.h	173;"	d
VEC_VLC_TABLE_ADDR_DISCONT	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	123;"	d	file:
VEC_VLC_TABLE_ADDR_PT1_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	122;"	d	file:
VID_HASH_Create	imgvideo/imglib/libraries/talmmu_api/code/hash.c	/^IMG_RESULT VID_HASH_Create($/;"	f
VID_HASH_Delete	imgvideo/imglib/libraries/talmmu_api/code/hash.c	/^IMG_RESULT VID_HASH_Delete (struct sHash * const psHash)$/;"	f
VID_HASH_Dump	imgvideo/imglib/libraries/talmmu_api/code/hash.c	/^IMG_RESULT VID_HASH_Dump(const struct sHash * const psHash)$/;"	f
VID_HASH_Finalise	imgvideo/imglib/libraries/talmmu_api/code/hash.c	/^IMG_RESULT VID_HASH_Finalise (IMG_VOID)$/;"	f
VID_HASH_Initialise	imgvideo/imglib/libraries/talmmu_api/code/hash.c	/^IMG_RESULT VID_HASH_Initialise(IMG_VOID)$/;"	f
VID_HASH_Insert	imgvideo/imglib/libraries/talmmu_api/code/hash.c	/^IMG_RESULT VID_HASH_Insert($/;"	f
VID_HASH_Remove	imgvideo/imglib/libraries/talmmu_api/code/hash.c	/^IMG_RESULT VID_HASH_Remove($/;"	f
VID_RA_Add	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^IMG_RESULT VID_RA_Add(IMG_HANDLE const hArena, $/;"	f
VID_RA_Alloc	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^IMG_RESULT VID_RA_Alloc(IMG_HANDLE const hArena, $/;"	f
VID_RA_Create	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^IMG_RESULT VID_RA_Create(const IMG_CHAR * const pszName,$/;"	f
VID_RA_Delete	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^IMG_RESULT VID_RA_Delete(IMG_HANDLE const hArena)$/;"	f
VID_RA_Finalise	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^IMG_RESULT VID_RA_Finalise(IMG_VOID)$/;"	f
VID_RA_Free	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^IMG_RESULT VID_RA_Free(IMG_HANDLE const hArena, $/;"	f
VID_RA_Initialise	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^IMG_RESULT VID_RA_Initialise(IMG_VOID)$/;"	f
VLC_MAX_CODE_LEN	vdec/firmware/include/vp6fw_data.h	60;"	d
VLC_MAX_CODE_LEN	vdec/firmware/share/vp6fw_data_shared.h	61;"	d
VLC_MAX_DIRECT_WIDTH	vdec/firmware/include/vp6fw_data.h	63;"	d
VLC_MAX_DIRECT_WIDTH	vdec/firmware/share/vp6fw_data_shared.h	64;"	d
VLC_sSymbolCode	vdec/firmware/include/vp6fw_data.h	/^} VLC_sSymbolCode;$/;"	t	typeref:struct:__anon263
VLC_sSymbolCode	vdec/firmware/share/vp6fw_data_shared.h	/^} VLC_sSymbolCode;$/;"	t	typeref:struct:__anon474
VLC_sSymbolStats	vdec/firmware/include/vp6fw_data.h	/^} VLC_sSymbolStats;$/;"	t	typeref:struct:__anon264
VLC_sSymbolStats	vdec/firmware/share/vp6fw_data_shared.h	/^} VLC_sSymbolStats;$/;"	t	typeref:struct:__anon475
VLC_sTableStats	vdec/firmware/include/vp6fw_data.h	/^} VLC_sTableStats;$/;"	t	typeref:struct:__anon265
VLC_sTableStats	vdec/firmware/share/vp6fw_data_shared.h	/^} VLC_sTableStats;$/;"	t	typeref:struct:__anon476
VLR_BE_AREA_BASE_ADDR	vdec/system/vdec/vdec.h	113;"	d
VLR_BE_AREA_CORE_DEPENDENT_ACTUAL_SIZE	vdec/system/vdec/vdec.h	168;"	d
VLR_BE_AREA_CORE_DEPENDENT_ACTUAL_SIZE	vdec/system/vdec/vdec.h	170;"	d
VLR_BE_AREA_CORE_DEPENDENT_PRE5_SIZE	vdec/system/vdec/vdec.h	139;"	d
VLR_BE_AREA_CORE_DEPENDENT_SIZE	vdec/system/vdec/vdec.h	164;"	d
VLR_BE_AREA_CORE_INDEPENDENT_SIZE	vdec/system/vdec/vdec.h	178;"	d
VLR_BE_AREA_SIZE	vdec/system/vdec/vdec.h	181;"	d
VLR_BE_MB_PARAM_BENIGN_VALUE_BASE_ADDR	vdec/system/vdec/vdec.h	175;"	d
VLR_BE_MB_PARAM_BENIGN_VALUE_SIZE	vdec/system/vdec/vdec.h	176;"	d
VLR_BE_VEC_CIRC_BUFF_BASE_ADDR	vdec/system/vdec/vdec.h	144;"	d
VLR_BE_VEC_CIRC_BUFF_PRE5_BASE_ADDR	vdec/system/vdec/vdec.h	119;"	d
VLR_BE_VEC_CIRC_BUFF_PRE5_SIZE	vdec/system/vdec/vdec.h	121;"	d
VLR_BE_VEC_CIRC_BUFF_SIZE	vdec/system/vdec/vdec.h	146;"	d
VLR_BE_VEC_COMMANDS_STORE_BASE_ADDR	vdec/system/vdec/vdec.h	152;"	d
VLR_BE_VEC_COMMANDS_STORE_PRE5_BASE_ADDR	vdec/system/vdec/vdec.h	127;"	d
VLR_BE_VEC_COMMANDS_STORE_PRE5_SIZE	vdec/system/vdec/vdec.h	129;"	d
VLR_BE_VEC_COMMANDS_STORE_SIZE	vdec/system/vdec/vdec.h	154;"	d
VLR_BE_VEC_MPEG4_BE_DATAPARTITION_BASE_ADDR	vdec/system/vdec/vdec.h	148;"	d
VLR_BE_VEC_MPEG4_BE_DATAPARTITION_PRE5_BASE_ADDR	vdec/system/vdec/vdec.h	123;"	d
VLR_BE_VEC_MPEG4_BE_DATAPARTITION_PRE5_SIZE	vdec/system/vdec/vdec.h	125;"	d
VLR_BE_VEC_MPEG4_BE_DATAPARTITION_SIZE	vdec/system/vdec/vdec.h	150;"	d
VLR_BE_VEC_VP6_BE_DP_BUFFER_BASE_ADDR	vdec/system/vdec/vdec.h	156;"	d
VLR_BE_VEC_VP6_BE_DP_BUFFER_PRE5_BASE_ADDR	vdec/system/vdec/vdec.h	131;"	d
VLR_BE_VEC_VP6_BE_DP_BUFFER_PRE5_SIZE	vdec/system/vdec/vdec.h	133;"	d
VLR_BE_VEC_VP6_BE_DP_BUFFER_SIZE	vdec/system/vdec/vdec.h	158;"	d
VLR_BE_VEC_VP8_BE_BASE_ADDR	vdec/system/vdec/vdec.h	160;"	d
VLR_BE_VEC_VP8_BE_PRE5_BASE_ADDR	vdec/system/vdec/vdec.h	135;"	d
VLR_BE_VEC_VP8_BE_PRE5_SIZE	vdec/system/vdec/vdec.h	137;"	d
VLR_BE_VEC_VP8_BE_SIZE	vdec/system/vdec/vdec.h	162;"	d
VLR_COMMS_AREA_BASE_ADDR	vdec/system/vdec/vdec.h	189;"	d
VLR_COMMS_AREA_SIZE	vdec/system/vdec/vdec.h	210;"	d
VLR_COMPLETION_COMMS_AREA_BASE_ADDR	vdec/system/vdec/vdec.h	200;"	d
VLR_COMPLETION_COMMS_AREA_SIZE	vdec/system/vdec/vdec.h	201;"	d
VLR_CONTROL_COMMS_AREA_BASE_ADDR	vdec/system/vdec/vdec.h	197;"	d
VLR_CONTROL_COMMS_AREA_SIZE	vdec/system/vdec/vdec.h	198;"	d
VLR_DECODE_COMMS_AREA_BASE_ADDR	vdec/system/vdec/vdec.h	194;"	d
VLR_DECODE_COMMS_AREA_SIZE	vdec/system/vdec/vdec.h	195;"	d
VLR_FE_AREA_BASE_ADDR	vdec/system/vdec/vdec.h	86;"	d
VLR_FE_AREA_SIZE	vdec/system/vdec/vdec.h	109;"	d
VLR_FE_VEC_MPEG4_FE_DATAPARTITION_BASE_ADDR	vdec/system/vdec/vdec.h	97;"	d
VLR_FE_VEC_MPEG4_FE_DATAPARTITION_SIZE	vdec/system/vdec/vdec.h	98;"	d
VLR_FE_VEC_MPEG4_FE_PARSER_BASE_ADDR	vdec/system/vdec/vdec.h	101;"	d
VLR_FE_VEC_MPEG4_FE_PARSER_SIZE	vdec/system/vdec/vdec.h	102;"	d
VLR_FE_VEC_SGM_BITPLANE_BASE_ADDR	vdec/system/vdec/vdec.h	94;"	d
VLR_FE_VEC_SGM_BITPLANE_SIZE	vdec/system/vdec/vdec.h	95;"	d
VLR_FIRMWARE_STATE_AREA_BASE_ADDR	vdec/system/vdec/vdec.h	206;"	d
VLR_FIRMWARE_STATE_AREA_SIZE	vdec/system/vdec/vdec.h	207;"	d
VLR_PAGE_TABLE_DIRECTORIES_AREA_BASE_ADDR	vdec/system/vdec/vdec.h	203;"	d
VLR_PAGE_TABLE_DIRECTORY_SIZE	vdec/system/vdec/vdec.h	204;"	d
VLR_SIZE	vdec/system/vdec/vdec.h	78;"	d
VP6FW_BLOCK_SIZE	vdec/firmware/include/vp6fw_data.h	138;"	d
VP6FW_BLOCK_SIZE	vdec/firmware/share/vp6fw_data_shared.h	139;"	d
VP6FW_LINE_EQ	vdec/firmware/include/vp6fw_data.h	/^} VP6FW_LINE_EQ;$/;"	t	typeref:struct:__anon267
VP6FW_LINE_EQ	vdec/firmware/share/vp6fw_data_shared.h	/^} VP6FW_LINE_EQ;$/;"	t	typeref:struct:__anon478
VP6FW_sContextData	vdec/firmware/include/vp6fw_data.h	/^} VP6FW_sContextData;$/;"	t	typeref:struct:__anon272
VP6FW_sContextData	vdec/firmware/share/vp6fw_data_shared.h	/^} VP6FW_sContextData;$/;"	t	typeref:struct:__anon483
VP6FW_sHeaderData	vdec/firmware/include/vp6fw_data.h	/^} VP6FW_sHeaderData;$/;"	t	typeref:struct:__anon270
VP6FW_sHeaderData	vdec/firmware/share/vp6fw_data_shared.h	/^} VP6FW_sHeaderData;$/;"	t	typeref:struct:__anon481
VP6FW_sPicture	vdec/firmware/include/vp6fw_data.h	/^} VP6FW_sPicture;$/;"	t	typeref:struct:__anon271
VP6FW_sPicture	vdec/firmware/share/vp6fw_data_shared.h	/^} VP6FW_sPicture;$/;"	t	typeref:struct:__anon482
VP6FW_sVlcCode	vdec/firmware/include/vp6fw_data.h	/^} VP6FW_sVlcCode;$/;"	t	typeref:struct:__anon268
VP6FW_sVlcCode	vdec/firmware/share/vp6fw_data_shared.h	/^} VP6FW_sVlcCode;$/;"	t	typeref:struct:__anon479
VP6_AC_BANDS	vdec/firmware/include/vp6fw_data.h	126;"	d
VP6_AC_BANDS	vdec/firmware/share/vp6fw_data_shared.h	127;"	d
VP6_BE_BUFFER_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	120;"	d
VP6_BE_BUFFER_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	123;"	d
VP6_FE_BUFFER_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	119;"	d
VP6_FE_BUFFER_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	122;"	d
VP6_FRAME_TYPE_I	vdec/firmware/include/vp6fw_data.h	166;"	d
VP6_FRAME_TYPE_I	vdec/firmware/share/vp6fw_data_shared.h	167;"	d
VP6_FRAME_TYPE_P	vdec/firmware/include/vp6fw_data.h	167;"	d
VP6_FRAME_TYPE_P	vdec/firmware/share/vp6fw_data_shared.h	168;"	d
VP6_PIC_BUFFER_OFFSET	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	117;"	d
VP6_PIC_BUFFER_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	116;"	d
VP6_PROFILE_ADVANCED	imgvideo/include/img_profiles_levels.h	165;"	d
VP6_PROFILE_SIMPLE	imgvideo/include/img_profiles_levels.h	164;"	d
VP6_VLC_MAX_NUM_CODES	vdec/firmware/include/vp6fw_data.h	162;"	d
VP6_VLC_MAX_NUM_CODES	vdec/firmware/share/vp6fw_data_shared.h	163;"	d
VP6_VLC_NUM_TABLES	vdec/firmware/include/vp6fw_data.h	163;"	d
VP6_VLC_NUM_TABLES	vdec/firmware/share/vp6fw_data_shared.h	164;"	d
VP6_VLC_TABLE_SPACE	vdec/firmware/include/vp6fw_data.h	164;"	d
VP6_VLC_TABLE_SPACE	vdec/firmware/share/vp6fw_data_shared.h	165;"	d
VP8FW_BINTRAMODES	vdec/firmware/include/vp8fw_data.h	146;"	d
VP8FW_BINTRAMODES	vdec/firmware/share/vp8fw_data_shared.h	147;"	d
VP8FW_BLOCK_TYPES	vdec/firmware/include/vp8fw_data.h	89;"	d
VP8FW_BLOCK_TYPES	vdec/firmware/share/vp8fw_data_shared.h	90;"	d
VP8FW_COEF_BANDS	vdec/firmware/include/vp8fw_data.h	90;"	d
VP8FW_COEF_BANDS	vdec/firmware/share/vp8fw_data_shared.h	91;"	d
VP8FW_COLORSPACE_MAX	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_COLORSPACE_MAX,$/;"	e	enum:__anon358
VP8FW_COLORSPACE_MAX	vdec/firmware/share/vp8fw_data_shared.h	/^    VP8FW_COLORSPACE_MAX,$/;"	e	enum:__anon423
VP8FW_COLORSPACE_YUV_TORGBNOMULDIV	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_COLORSPACE_YUV_TORGBNOMULDIV,$/;"	e	enum:__anon358
VP8FW_COLORSPACE_YUV_TORGBNOMULDIV	vdec/firmware/share/vp8fw_data_shared.h	/^    VP8FW_COLORSPACE_YUV_TORGBNOMULDIV,$/;"	e	enum:__anon423
VP8FW_COLORSPACE_YUV_YCRCBITU	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_COLORSPACE_YUV_YCRCBITU = 0,$/;"	e	enum:__anon358
VP8FW_COLORSPACE_YUV_YCRCBITU	vdec/firmware/share/vp8fw_data_shared.h	/^    VP8FW_COLORSPACE_YUV_YCRCBITU = 0,$/;"	e	enum:__anon423
VP8FW_I_FRAME	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_I_FRAME = 0x01,   \/\/!< I endoded picture - no forward or backward references$/;"	e	enum:__anon349
VP8FW_I_FRAME	vdec/firmware/share/vp8fw_data_shared.h	/^    VP8FW_I_FRAME = 0x01,   \/\/!< I endoded picture - no forward or backward references$/;"	e	enum:__anon414
VP8FW_LEVEL_ALTLOOPFILTER	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_LEVEL_ALTLOOPFILTER,$/;"	e	enum:__anon360
VP8FW_LEVEL_ALTLOOPFILTER	vdec/firmware/share/vp8fw_data_shared.h	/^    VP8FW_LEVEL_ALTLOOPFILTER,$/;"	e	enum:__anon425
VP8FW_LEVEL_ALTQUANT	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_LEVEL_ALTQUANT = 0,$/;"	e	enum:__anon360
VP8FW_LEVEL_ALTQUANT	vdec/firmware/share/vp8fw_data_shared.h	/^    VP8FW_LEVEL_ALTQUANT = 0,$/;"	e	enum:__anon425
VP8FW_LEVEL_MAX	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_LEVEL_MAX$/;"	e	enum:__anon360
VP8FW_LEVEL_MAX	vdec/firmware/share/vp8fw_data_shared.h	/^    VP8FW_LEVEL_MAX$/;"	e	enum:__anon425
VP8FW_MAX_COEF_TOKENS	vdec/firmware/include/vp8fw_data.h	92;"	d
VP8FW_MAX_COEF_TOKENS	vdec/firmware/share/vp8fw_data_shared.h	93;"	d
VP8FW_MAX_ENTROPY_TOKENS	vdec/firmware/include/vp8fw_data.h	93;"	d
VP8FW_MAX_ENTROPY_TOKENS	vdec/firmware/share/vp8fw_data_shared.h	94;"	d
VP8FW_MAX_LOOP_FILTER	vdec/firmware/include/vp8fw_data.h	97;"	d
VP8FW_MAX_LOOP_FILTER	vdec/firmware/share/vp8fw_data_shared.h	98;"	d
VP8FW_MAX_MB_SEGMENTS	vdec/firmware/include/vp8fw_data.h	84;"	d
VP8FW_MAX_MB_SEGMENTS	vdec/firmware/share/vp8fw_data_shared.h	85;"	d
VP8FW_MAX_MODE_LF_DELTAS	vdec/firmware/include/vp8fw_data.h	87;"	d
VP8FW_MAX_MODE_LF_DELTAS	vdec/firmware/share/vp8fw_data_shared.h	88;"	d
VP8FW_MAX_PARTITIONS	vdec/firmware/include/vp8fw_data.h	88;"	d
VP8FW_MAX_PARTITIONS	vdec/firmware/share/vp8fw_data_shared.h	89;"	d
VP8FW_MAX_QINDEX	vdec/firmware/include/vp8fw_data.h	98;"	d
VP8FW_MAX_QINDEX	vdec/firmware/share/vp8fw_data_shared.h	99;"	d
VP8FW_MAX_REF_LF_DELTAS	vdec/firmware/include/vp8fw_data.h	86;"	d
VP8FW_MAX_REF_LF_DELTAS	vdec/firmware/share/vp8fw_data_shared.h	87;"	d
VP8FW_MB_FEATURE_TREE_PROBS	vdec/firmware/include/vp8fw_data.h	85;"	d
VP8FW_MB_FEATURE_TREE_PROBS	vdec/firmware/share/vp8fw_data_shared.h	86;"	d
VP8FW_MB_LVL_MAX	vdec/firmware/include/vp8fw_data.h	94;"	d
VP8FW_MB_LVL_MAX	vdec/firmware/share/vp8fw_data_shared.h	95;"	d
VP8FW_MVREFS	vdec/firmware/include/vp8fw_data.h	173;"	d
VP8FW_MVREFS	vdec/firmware/share/vp8fw_data_shared.h	174;"	d
VP8FW_MV_LONG_WIDTH	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_MV_LONG_WIDTH = 10,       \/* Large MVs have 9 bit magnitudes *\/$/;"	e	enum:__anon352
VP8FW_MV_LONG_WIDTH	vdec/firmware/share/vp8fw_data_shared.h	/^    VP8FW_MV_LONG_WIDTH = 10,       \/* Large MVs have 9 bit magnitudes *\/$/;"	e	enum:__anon417
VP8FW_MV_MAX	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_MV_MAX  = 1023,              \/* max absolute value of a MV component *\/$/;"	e	enum:__anon352
VP8FW_MV_MAX	vdec/firmware/share/vp8fw_data_shared.h	/^    VP8FW_MV_MAX  = 1023,              \/* max absolute value of a MV component *\/$/;"	e	enum:__anon417
VP8FW_MV_NUM_SHORT	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_MV_NUM_SHORT = 8,         \/* magnitudes 0 through 7 *\/$/;"	e	enum:__anon352
VP8FW_MV_NUM_SHORT	vdec/firmware/share/vp8fw_data_shared.h	/^    VP8FW_MV_NUM_SHORT = 8,         \/* magnitudes 0 through 7 *\/$/;"	e	enum:__anon417
VP8FW_MV_PBITS	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_MV_PBITS = VP8FW_MV_PSHORT + VP8FW_MV_NUM_SHORT - 1, \/* mvlong_width long value bits, 2+8-1 = 9 *\/$/;"	e	enum:__anon352
VP8FW_MV_PBITS	vdec/firmware/share/vp8fw_data_shared.h	/^    VP8FW_MV_PBITS = VP8FW_MV_PSHORT + VP8FW_MV_NUM_SHORT - 1, \/* mvlong_width long value bits, 2+8-1 = 9 *\/$/;"	e	enum:__anon417
VP8FW_MV_PCOUNT	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_MV_PCOUNT = VP8FW_MV_PBITS + VP8FW_MV_LONG_WIDTH    \/* (with independent probabilities), 9 + 10 = 19 *\/$/;"	e	enum:__anon352
VP8FW_MV_PCOUNT	vdec/firmware/share/vp8fw_data_shared.h	/^    VP8FW_MV_PCOUNT = VP8FW_MV_PBITS + VP8FW_MV_LONG_WIDTH    \/* (with independent probabilities), 9 + 10 = 19 *\/$/;"	e	enum:__anon417
VP8FW_MV_PIS_SHORT	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_MV_PIS_SHORT = 0,         \/* short (<= 7) vs long (>= 8) *\/$/;"	e	enum:__anon352
VP8FW_MV_PIS_SHORT	vdec/firmware/share/vp8fw_data_shared.h	/^    VP8FW_MV_PIS_SHORT = 0,         \/* short (<= 7) vs long (>= 8) *\/$/;"	e	enum:__anon417
VP8FW_MV_PSHORT	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_MV_PSHORT,               \/* 8 short values = 7-position tree *\/$/;"	e	enum:__anon352
VP8FW_MV_PSHORT	vdec/firmware/share/vp8fw_data_shared.h	/^    VP8FW_MV_PSHORT,               \/* 8 short values = 7-position tree *\/$/;"	e	enum:__anon417
VP8FW_MV_PSIGN	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_MV_PSIGN,                \/* sign for non-zero *\/$/;"	e	enum:__anon352
VP8FW_MV_PSIGN	vdec/firmware/share/vp8fw_data_shared.h	/^    VP8FW_MV_PSIGN,                \/* sign for non-zero *\/$/;"	e	enum:__anon417
VP8FW_MV_VALS	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_MV_VALS = (2 * VP8FW_MV_MAX) + 1,   \/* # possible values "" , ( 2 * 1023 ) + 1  = 2047 *\/$/;"	e	enum:__anon352
VP8FW_MV_VALS	vdec/firmware/share/vp8fw_data_shared.h	/^    VP8FW_MV_VALS = (2 * VP8FW_MV_MAX) + 1,   \/* # possible values "" , ( 2 * 1023 ) + 1  = 2047 *\/$/;"	e	enum:__anon417
VP8FW_NUM_UV_MODES	vdec/firmware/include/vp8fw_data.h	149;"	d
VP8FW_NUM_UV_MODES	vdec/firmware/share/vp8fw_data_shared.h	150;"	d
VP8FW_NUM_Y_MODES	vdec/firmware/include/vp8fw_data.h	150;"	d
VP8FW_NUM_Y_MODES	vdec/firmware/share/vp8fw_data_shared.h	151;"	d
VP8FW_PREV_COEF_CONTEXTS	vdec/firmware/include/vp8fw_data.h	91;"	d
VP8FW_PREV_COEF_CONTEXTS	vdec/firmware/share/vp8fw_data_shared.h	92;"	d
VP8FW_P_FRAME	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_P_FRAME,          \/\/!< P encoded picture - forward references only.$/;"	e	enum:__anon349
VP8FW_P_FRAME	vdec/firmware/share/vp8fw_data_shared.h	/^    VP8FW_P_FRAME,          \/\/!< P encoded picture - forward references only.$/;"	e	enum:__anon414
VP8FW_SEGMENT_ABSDATA	vdec/firmware/include/vp8fw_data.h	96;"	d
VP8FW_SEGMENT_ABSDATA	vdec/firmware/share/vp8fw_data_shared.h	97;"	d
VP8FW_SEGMENT_ALTQ	vdec/firmware/include/vp8fw_data.h	167;"	d
VP8FW_SEGMENT_ALTQ	vdec/firmware/share/vp8fw_data_shared.h	168;"	d
VP8FW_SEGMENT_ALT_LF	vdec/firmware/include/vp8fw_data.h	168;"	d
VP8FW_SEGMENT_ALT_LF	vdec/firmware/share/vp8fw_data_shared.h	169;"	d
VP8FW_SEGMENT_DELTADATA	vdec/firmware/include/vp8fw_data.h	95;"	d
VP8FW_SEGMENT_DELTADATA	vdec/firmware/share/vp8fw_data_shared.h	96;"	d
VP8FW_SKIP_FRAME	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_SKIP_FRAME,       \/\/!< Skipped frame$/;"	e	enum:__anon349
VP8FW_SKIP_FRAME	vdec/firmware/share/vp8fw_data_shared.h	/^    VP8FW_SKIP_FRAME,       \/\/!< Skipped frame$/;"	e	enum:__anon414
VP8FW_SUBMVREFS	vdec/firmware/include/vp8fw_data.h	147;"	d
VP8FW_SUBMVREFS	vdec/firmware/share/vp8fw_data_shared.h	148;"	d
VP8FW_TYPE_BOTTOM	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_TYPE_BOTTOM,     \/\/!< Picture contains the bottom (odd) lines of the frame$/;"	e	enum:__anon348
VP8FW_TYPE_BOTTOM	vdec/firmware/share/vp8fw_data_shared.h	/^    VP8FW_TYPE_BOTTOM,     \/\/!< Picture contains the bottom (odd) lines of the frame$/;"	e	enum:__anon413
VP8FW_TYPE_FRAME	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_TYPE_FRAME,      \/\/!< Picture contains the entire frame$/;"	e	enum:__anon348
VP8FW_TYPE_FRAME	vdec/firmware/share/vp8fw_data_shared.h	/^    VP8FW_TYPE_FRAME,      \/\/!< Picture contains the entire frame$/;"	e	enum:__anon413
VP8FW_TYPE_NONE	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_TYPE_NONE = 0,   \/\/!< No valid picture$/;"	e	enum:__anon348
VP8FW_TYPE_NONE	vdec/firmware/share/vp8fw_data_shared.h	/^    VP8FW_TYPE_NONE = 0,   \/\/!< No valid picture$/;"	e	enum:__anon413
VP8FW_TYPE_PAIR	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_TYPE_PAIR,       \/\/!< Picture contains top and bottom lines of the frame$/;"	e	enum:__anon348
VP8FW_TYPE_PAIR	vdec/firmware/share/vp8fw_data_shared.h	/^    VP8FW_TYPE_PAIR,       \/\/!< Picture contains top and bottom lines of the frame$/;"	e	enum:__anon413
VP8FW_TYPE_TOP	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_TYPE_TOP,        \/\/!< Picture contains the top (even) lines of the frame$/;"	e	enum:__anon348
VP8FW_TYPE_TOP	vdec/firmware/share/vp8fw_data_shared.h	/^    VP8FW_TYPE_TOP,        \/\/!< Picture contains the top (even) lines of the frame$/;"	e	enum:__anon413
VP8FW_UNKNOWN_FRAME	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_UNKNOWN_FRAME,    \/\/!< Unknown picture type$/;"	e	enum:__anon349
VP8FW_UNKNOWN_FRAME	vdec/firmware/share/vp8fw_data_shared.h	/^    VP8FW_UNKNOWN_FRAME,    \/\/!< Unknown picture type$/;"	e	enum:__anon414
VP8FW_UPSCALE_0	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_UPSCALE_0 = 0,$/;"	e	enum:__anon357
VP8FW_UPSCALE_0	vdec/firmware/share/vp8fw_data_shared.h	/^    VP8FW_UPSCALE_0 = 0,$/;"	e	enum:__anon422
VP8FW_UPSCALE_2	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_UPSCALE_2,$/;"	e	enum:__anon357
VP8FW_UPSCALE_2	vdec/firmware/share/vp8fw_data_shared.h	/^    VP8FW_UPSCALE_2,$/;"	e	enum:__anon422
VP8FW_UPSCALE_5_3	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_UPSCALE_5_3,$/;"	e	enum:__anon357
VP8FW_UPSCALE_5_3	vdec/firmware/share/vp8fw_data_shared.h	/^    VP8FW_UPSCALE_5_3,$/;"	e	enum:__anon422
VP8FW_UPSCALE_5_4	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_UPSCALE_5_4,$/;"	e	enum:__anon357
VP8FW_UPSCALE_5_4	vdec/firmware/share/vp8fw_data_shared.h	/^    VP8FW_UPSCALE_5_4,$/;"	e	enum:__anon422
VP8FW_UPSCALE_MAX	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_UPSCALE_MAX$/;"	e	enum:__anon357
VP8FW_UPSCALE_MAX	vdec/firmware/share/vp8fw_data_shared.h	/^    VP8FW_UPSCALE_MAX$/;"	e	enum:__anon422
VP8FW_UVMODES	vdec/firmware/include/vp8fw_data.h	171;"	d
VP8FW_UVMODES	vdec/firmware/share/vp8fw_data_shared.h	172;"	d
VP8FW_YMODES	vdec/firmware/include/vp8fw_data.h	170;"	d
VP8FW_YMODES	vdec/firmware/share/vp8fw_data_shared.h	171;"	d
VP8FW_eBPredictionMode	vdec/firmware/include/vp8fw_data.h	/^} VP8FW_eBPredictionMode;$/;"	t	typeref:enum:__anon350
VP8FW_eBPredictionMode	vdec/firmware/share/vp8fw_data_shared.h	/^} VP8FW_eBPredictionMode;$/;"	t	typeref:enum:__anon415
VP8FW_eColorSpaceType	vdec/firmware/include/vp8fw_data.h	/^} VP8FW_eColorSpaceType;$/;"	t	typeref:enum:__anon358
VP8FW_eColorSpaceType	vdec/firmware/share/vp8fw_data_shared.h	/^} VP8FW_eColorSpaceType;$/;"	t	typeref:enum:__anon423
VP8FW_eEncodingType	vdec/firmware/include/vp8fw_data.h	/^} VP8FW_eEncodingType;$/;"	t	typeref:enum:__anon349
VP8FW_eEncodingType	vdec/firmware/share/vp8fw_data_shared.h	/^} VP8FW_eEncodingType;$/;"	t	typeref:enum:__anon414
VP8FW_eLevelFeatures	vdec/firmware/include/vp8fw_data.h	/^} VP8FW_eLevelFeatures;$/;"	t	typeref:enum:__anon360
VP8FW_eLevelFeatures	vdec/firmware/share/vp8fw_data_shared.h	/^} VP8FW_eLevelFeatures;$/;"	t	typeref:enum:__anon425
VP8FW_eMBPredictionMode	vdec/firmware/include/vp8fw_data.h	/^} VP8FW_eMBPredictionMode;$/;"	t	typeref:enum:__anon351
VP8FW_eMBPredictionMode	vdec/firmware/share/vp8fw_data_shared.h	/^} VP8FW_eMBPredictionMode;$/;"	t	typeref:enum:__anon416
VP8FW_ePictureType	vdec/firmware/include/vp8fw_data.h	/^} VP8FW_ePictureType;$/;"	t	typeref:enum:__anon348
VP8FW_ePictureType	vdec/firmware/share/vp8fw_data_shared.h	/^} VP8FW_ePictureType;$/;"	t	typeref:enum:__anon413
VP8FW_eScalingType	vdec/firmware/include/vp8fw_data.h	/^} VP8FW_eScalingType;$/;"	t	typeref:enum:__anon357
VP8FW_eScalingType	vdec/firmware/share/vp8fw_data_shared.h	/^} VP8FW_eScalingType;$/;"	t	typeref:enum:__anon422
VP8FW_sCachedData	vdec/firmware/include/vp8fw_data.h	/^} VP8FW_sCachedData;$/;"	t	typeref:struct:__anon355
VP8FW_sCachedData	vdec/firmware/share/vp8fw_data_shared.h	/^} VP8FW_sCachedData;$/;"	t	typeref:struct:__anon420
VP8FW_sContextData	vdec/firmware/include/vp8fw_data.h	/^} VP8FW_sContextData;$/;"	t	typeref:struct:__anon361
VP8FW_sContextData	vdec/firmware/share/vp8fw_data_shared.h	/^} VP8FW_sContextData;$/;"	t	typeref:struct:__anon426
VP8FW_sFrameContextData	vdec/firmware/include/vp8fw_data.h	/^} VP8FW_sFrameContextData;$/;"	t	typeref:struct:__anon356
VP8FW_sFrameContextData	vdec/firmware/share/vp8fw_data_shared.h	/^} VP8FW_sFrameContextData;$/;"	t	typeref:struct:__anon421
VP8FW_sHeaderData	vdec/firmware/include/vp8fw_data.h	/^} VP8FW_sHeaderData;$/;"	t	typeref:struct:__anon353
VP8FW_sHeaderData	vdec/firmware/share/vp8fw_data_shared.h	/^} VP8FW_sHeaderData;$/;"	t	typeref:struct:__anon418
VP8FW_sKeyFrameData	vdec/firmware/include/vp8fw_data.h	/^} VP8FW_sKeyFrameData;$/;"	t	typeref:struct:__anon359
VP8FW_sKeyFrameData	vdec/firmware/share/vp8fw_data_shared.h	/^} VP8FW_sKeyFrameData;$/;"	t	typeref:struct:__anon424
VP8FW_sPicture	vdec/firmware/include/vp8fw_data.h	/^} VP8FW_sPicture;$/;"	t	typeref:struct:__anon354
VP8FW_sPicture	vdec/firmware/share/vp8fw_data_shared.h	/^} VP8FW_sPicture;$/;"	t	typeref:struct:__anon419
VP8_BE_BUFFER_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	108;"	d
VP8_BE_BUFFER_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	111;"	d
VP8_FE_BUFFER_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	107;"	d
VP8_FE_BUFFER_SIZE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	110;"	d
VP8_LEVEL_VERSION_0	imgvideo/include/img_profiles_levels.h	183;"	d
VP8_LEVEL_VERSION_1	imgvideo/include/img_profiles_levels.h	184;"	d
VP8_LEVEL_VERSION_2	imgvideo/include/img_profiles_levels.h	185;"	d
VP8_LEVEL_VERSION_3	imgvideo/include/img_profiles_levels.h	186;"	d
VPS_SLOTS	vdec/apis/vdec/include/vdec_api.h	67;"	d
VXDIO_DeInitialise	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io.c	/^VXDIO_DeInitialise($/;"	f
VXDIO_DisableClocks	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io.c	/^VXDIO_DisableClocks($/;"	f
VXDIO_EnableClocks	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io.c	/^VXDIO_EnableClocks($/;"	f
VXDIO_GetCoreState	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io.c	/^VXDIO_GetCoreState($/;"	f
VXDIO_GetHandle	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io.c	/^VXDIO_GetHandle($/;"	f
VXDIO_GetMemSpaceOffset	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io.c	/^VXDIO_GetMemSpaceOffset($/;"	f
VXDIO_GetMemSpacesHandles	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io.c	/^VXDIO_GetMemSpacesHandles(IMG_UINT32          ui32CoreNum,$/;"	f
VXDIO_GetStackUsage	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io.c	/^VXDIO_GetStackUsage($/;"	f
VXDIO_HandleInterrupts	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io.c	/^VXDIO_HandleInterrupts($/;"	f
VXDIO_Initialise	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io.c	/^VXDIO_Initialise($/;"	f
VXDIO_LoadBaseFirmware	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io.c	/^VXDIO_LoadBaseFirmware($/;"	f
VXDIO_MEMSPACE_NAME_MAX	vdec/secure_media/secure_img/libraries/vxd/include/vxd_io.h	71;"	d
VXDIO_MEMSPACE_PREFIX_MAX	vdec/secure_media/secure_img/libraries/vxd/include/vxd_io.h	70;"	d
VXDIO_PDUMPComment	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io.c	/^VXDIO_PDUMPComment($/;"	f
VXDIO_PDUMPDisableCmds	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io.c	/^VXDIO_PDUMPDisableCmds($/;"	f
VXDIO_PDUMPGetDisableCmds	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io.c	/^VXDIO_PDUMPGetDisableCmds($/;"	f
VXDIO_PDUMPLock	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io.c	/^VXDIO_PDUMPLock($/;"	f
VXDIO_PDUMPPollCircBuff	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io.c	/^VXDIO_PDUMPPollCircBuff($/;"	f
VXDIO_PDUMPSync	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io.c	/^VXDIO_PDUMPSync($/;"	f
VXDIO_PDUMPUnLock	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io.c	/^VXDIO_PDUMPUnLock($/;"	f
VXDIO_PDUMPVerifPoll	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io.c	/^VXDIO_PDUMPVerifPoll($/;"	f
VXDIO_POLL_EQUAL	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    VXDIO_POLL_EQUAL,$/;"	e	enum:__anon140
VXDIO_POLL_MAX	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    VXDIO_POLL_MAX$/;"	e	enum:__anon140
VXDIO_POLL_NOT_EQUAL	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    VXDIO_POLL_NOT_EQUAL,$/;"	e	enum:__anon140
VXDIO_Poll	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io.c	/^VXDIO_Poll($/;"	f
VXDIO_PrepareFirmware	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io.c	/^VXDIO_PrepareFirmware($/;"	f
VXDIO_ProcessDebugData	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io.c	/^VXDIO_ProcessDebugData($/;"	f
VXDIO_ReadRegister	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io.c	/^VXDIO_ReadRegister($/;"	f
VXDIO_SendFirmwareMessage	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io.c	/^VXDIO_SendFirmwareMessage($/;"	f
VXDIO_TriggerSim	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io.c	/^VXDIO_TriggerSim($/;"	f
VXDIO_VLRReadWords	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io.c	/^VXDIO_VLRReadWords($/;"	f
VXDIO_VLRWriteWords	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io.c	/^VXDIO_VLRWriteWords($/;"	f
VXDIO_WriteRegister	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io.c	/^VXDIO_WriteRegister($/;"	f
VXDIO_ePollMode	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^} VXDIO_ePollMode;$/;"	t	typeref:enum:__anon140
VXDIO_pfnDeInitialise	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^typedef IMG_RESULT ( * VXDIO_pfnDeInitialise)(IMG_UINT32             ui32CoreNum,$/;"	t
VXDIO_pfnDisableClocks	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^typedef IMG_RESULT ( * VXDIO_pfnDisableClocks)(const IMG_HANDLE hVxdCtx);$/;"	t
VXDIO_pfnEnableClocks	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^typedef IMG_RESULT ( * VXDIO_pfnEnableClocks)(const IMG_HANDLE    hVxdCtx,$/;"	t
VXDIO_pfnGetCoreState	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^typedef IMG_RESULT ( * VXDIO_pfnGetCoreState)(const IMG_HANDLE    hVxdCtx,$/;"	t
VXDIO_pfnHandleInterrupts	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^typedef IMG_RESULT ( * VXDIO_pfnHandleInterrupts)(const IMG_HANDLE    hVxdCtx,$/;"	t
VXDIO_pfnLoadBaseFirmware	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^typedef IMG_RESULT ( * VXDIO_pfnLoadBaseFirmware)(const IMG_HANDLE hVxdCtx);$/;"	t
VXDIO_pfnPDUMPLock	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^typedef IMG_RESULT ( * VXDIO_pfnPDUMPLock)(const IMG_HANDLE    hVxdCtx);$/;"	t
VXDIO_pfnPDUMPSync	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^typedef IMG_RESULT ( * VXDIO_pfnPDUMPSync)(const IMG_HANDLE    hVxdCtx);$/;"	t
VXDIO_pfnPDUMPUnLock	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^typedef IMG_RESULT ( * VXDIO_pfnPDUMPUnLock)(const IMG_HANDLE    hVxdCtx);$/;"	t
VXDIO_pfnPoll	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^typedef IMG_RESULT  ( * VXDIO_pfnPoll)(const IMG_HANDLE hVxdCtx,$/;"	t
VXDIO_pfnPrepareFirmware	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^typedef IMG_RESULT ( * VXDIO_pfnPrepareFirmware)(const IMG_HANDLE     hVxdCtx,$/;"	t
VXDIO_pfnSelectPipe	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^typedef IMG_VOID  ( * VXDIO_pfnSelectPipe)(const IMG_HANDLE hVxdCtx,$/;"	t
VXDIO_pfnSendFirmwareMessage	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^typedef IMG_RESULT ( * VXDIO_pfnSendFirmwareMessage)(const IMG_HANDLE    hVxdCtx,$/;"	t
VXDIO_pfnSetSecRegAccess	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^typedef IMG_VOID    ( * VXDIO_pfnSetSecRegAccess)(const IMG_HANDLE hVxdCtx);$/;"	t
VXDIO_sContext	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^} VXDIO_sContext;$/;"	t	typeref:struct:__anon165
VXDIO_sFunctions	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^} VXDIO_sFunctions;$/;"	t	typeref:struct:__anon164
VXDIO_sHISRMsg	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^} VXDIO_sHISRMsg;$/;"	t	typeref:struct:__anon142
VXDIO_sMTXRamInfo	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^} VXDIO_sMTXRamInfo;$/;"	t	typeref:struct:__anon163
VXDIO_sPtdInfo	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^} VXDIO_sPtdInfo;$/;"	t	typeref:struct:__anon141
VXDIO_sState	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^} VXDIO_sState;$/;"	t	typeref:struct:__anon139
VXD_DEV_MAX	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    VXD_DEV_MAX,                    \/*!< The end marker.            *\/$/;"	e	enum:__anon146
VXD_DEV_MSVDX	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    VXD_DEV_MSVDX = 0,              \/*!< MSVDX device.              *\/$/;"	e	enum:__anon146
VXD_DEV_PVDEC	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    VXD_DEV_PVDEC = 1,              \/*!< PVDEC device.              *\/$/;"	e	enum:__anon146
VXD_eCommsArea	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^} VXD_eCommsArea;$/;"	t	typeref:enum:__anon145
VXD_eDevType	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^} VXD_eDevType;$/;"	t	typeref:enum:__anon146
VXD_sEPRuntimeStatus	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^} VXD_sEPRuntimeStatus;$/;"	t	typeref:struct:__anon135
VXD_sFirmwareState	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^} VXD_sFirmwareState;$/;"	t	typeref:struct:__anon138
VXD_sIntStatus	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^} VXD_sIntStatus;$/;"	t	typeref:struct:__anon144
VXD_sMBCoords	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^} VXD_sMBCoords;$/;"	t	typeref:struct:__anon136
VXD_sMsgQueue	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^} VXD_sMsgQueue;$/;"	t	typeref:struct:__anon143
VXD_sPipeState	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^} VXD_sPipeState;$/;"	t	typeref:struct:__anon137
V_PRED	vdec/firmware/include/vp8fw_data.h	/^    V_PRED,             \/\/ vertical prediction$/;"	e	enum:__anon351
V_PRED	vdec/firmware/share/vp8fw_data_shared.h	/^    V_PRED,             \/\/ vertical prediction$/;"	e	enum:__anon416
WAIT_FOR_SYNC_RETREIS	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	1553;"	d	file:
WAIT_FOR_SYNC_RETREIS	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	1556;"	d	file:
WAIT_FOR_SYNC_TIMEOUT	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	1554;"	d	file:
WAIT_FOR_SYNC_TIMEOUT	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	1557;"	d	file:
WBI_EXPLICIT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	WBI_EXPLICIT,$/;"	e	enum:_WEIGHTED_BIPRED_IDC_
WBI_IMPLICIT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	WBI_IMPLICIT$/;"	e	enum:_WEIGHTED_BIPRED_IDC_
WBI_NONE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	WBI_NONE = 0x0,$/;"	e	enum:_WEIGHTED_BIPRED_IDC_
WB_FIFO_SIZE	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	418;"	d
WEAVE	imgvideo/port_fwrk/include/servicesext.h	/^	WEAVE=0x0,$/;"	e	enum:_OVERLAY_DEINTERLACE_MODE_
WEIGHTED_BIPRED_IDC	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} WEIGHTED_BIPRED_IDC;$/;"	t	typeref:enum:_WEIGHTED_BIPRED_IDC_
WEIGHTED_PREDICTION_VALUES	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^} WEIGHTED_PREDICTION_VALUES;$/;"	t	typeref:struct:__anon543
WRAPPERCONTROL	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_cedarview.h	302;"	d
WRAPPER_CONTROL	encode/configs/target_config.h	257;"	d
WRAPPER_CONTROL	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_atlas.h	302;"	d
WRAPPER_CONTROL	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_default.h	302;"	d
WRAPU_AttachToConnection	imgvideo/kernel_comp/libraries/wrap_utils/code/wrap_utils.c	/^IMG_RESULT WRAPU_AttachToConnection($/;"	f
WRAPU_AttachToConnection_ID	imgvideo/rpc/sysbrg/src/wrap_utils_rpc.h	/^	WRAPU_AttachToConnection_ID,$/;"	e	enum:__anon763
WRAPU_Deinitialise	imgvideo/kernel_comp/libraries/wrap_utils/code/wrap_utils.c	/^IMG_VOID WRAPU_Deinitialise(IMG_VOID)$/;"	f
WRAPU_Deinitialise_ID	imgvideo/rpc/sysbrg/src/wrap_utils_rpc.h	/^	WRAPU_Deinitialise_ID,$/;"	e	enum:__anon763
WRAPU_GetUmMappableAddr	imgvideo/kernel_comp/libraries/wrap_utils/code/wrap_utils.c	/^IMG_RESULT WRAPU_GetUmMappableAddr($/;"	f
WRAPU_GetUmMappableAddr_ID	imgvideo/rpc/sysbrg/src/wrap_utils_rpc.h	/^	WRAPU_GetUmMappableAddr_ID,$/;"	e	enum:__anon763
WRAPU_Initialise	imgvideo/kernel_comp/libraries/wrap_utils/code/wrap_utils.c	/^IMG_RESULT WRAPU_Initialise(IMG_VOID)$/;"	f
WRAPU_Initialise_ID	imgvideo/rpc/sysbrg/src/wrap_utils_rpc.h	/^	WRAPU_Initialise_ID,$/;"	e	enum:__anon763
WRAPU_REGID_REGISTERS	imgvideo/kernel_comp/include/wrap_utils.h	/^    WRAPU_REGID_REGISTERS,   \/\/!< Device registers$/;"	e	enum:__anon825
WRAPU_REGID_SLAVE_PORT	imgvideo/kernel_comp/include/wrap_utils.h	/^    WRAPU_REGID_SLAVE_PORT,  \/\/!< Device slave port$/;"	e	enum:__anon825
WRAPU_dispatch	imgvideo/rpc/sysbrg/src/wrap_utils_server.c	/^IMG_VOID WRAPU_dispatch(SYSBRG_sPacket *psPacket)$/;"	f
WRAPU_eFuncId	imgvideo/rpc/sysbrg/src/wrap_utils_rpc.h	/^} WRAPU_eFuncId;$/;"	t	typeref:enum:__anon763
WRAPU_eRegionId	imgvideo/kernel_comp/include/wrap_utils.h	/^} WRAPU_eRegionId;$/;"	t	typeref:enum:__anon825
WRAPU_sAttachContext	imgvideo/kernel_comp/libraries/wrap_utils/code/wrap_utils.c	/^} WRAPU_sAttachContext;$/;"	t	typeref:struct:__anon832	file:
WRAPU_sCmdMsg	imgvideo/rpc/sysbrg/src/wrap_utils_rpc.h	/^} WRAPU_sCmdMsg;$/;"	t	typeref:struct:__anon764
WRAPU_sRespMsg	imgvideo/rpc/sysbrg/src/wrap_utils_rpc.h	/^} WRAPU_sRespMsg;$/;"	t	typeref:struct:__anon768
WRITE_ACKNOWLEDGE	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	368;"	d	file:
WriteMemRefToMemRef_ID	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^	WriteMemRefToMemRef_ID,$/;"	e	enum:__anon630
XPL_DATA_ITEMS	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^enum XPL_DATA_ITEMS$/;"	g
XPL_TAG_TYPES	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^enum XPL_TAG_TYPES$/;"	g
XPL_TIMING_POINTS	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^enum XPL_TIMING_POINTS$/;"	g
XPL_TIMING_RANGES	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	/^enum XPL_TIMING_RANGES$/;"	g
YUV_COLOUR	encode/firmware/topaz_hp/fwlib/include/defs.h	/^} YUV_COLOUR, *PYUV_COLOUR;$/;"	t	typeref:struct:tagYUV_COLOUR
YUV_TAGGED_COLOUR	encode/firmware/topaz_hp/fwlib/include/defs.h	/^} YUV_TAGGED_COLOUR, *PYUV_TAGGED_COLOUR;$/;"	t	typeref:struct:tagYUV_TAGGED_COLOUR
ZERO4X4	vdec/firmware/include/vp8fw_data.h	/^    ZERO4X4,$/;"	e	enum:__anon350
ZERO4X4	vdec/firmware/share/vp8fw_data_shared.h	/^    ZERO4X4,$/;"	e	enum:__anon415
ZEROMV	vdec/firmware/include/vp8fw_data.h	/^    ZEROMV,$/;"	e	enum:__anon351
ZEROMV	vdec/firmware/share/vp8fw_data_shared.h	/^    ZEROMV,$/;"	e	enum:__anon416
ZERO_RUN_PROB_CASES	vdec/firmware/include/vp6fw_data.h	129;"	d
ZERO_RUN_PROB_CASES	vdec/firmware/share/vp6fw_data_shared.h	130;"	d
ZERO_TOKEN	vdec/firmware/include/vp6fw_data.h	144;"	d
ZERO_TOKEN	vdec/firmware/share/vp6fw_data_shared.h	145;"	d
ZRL_BANDS	vdec/firmware/include/vp6fw_data.h	128;"	d
ZRL_BANDS	vdec/firmware/share/vp6fw_data_shared.h	129;"	d
ZeroRunProbs	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT8 ZeroRunProbs[ZRL_BANDS][ZERO_RUN_PROB_CASES];$/;"	m	struct:__anon272
_ACCUM_PIXEL_FORMAT_	encode/firmware/topaz_hp/fwlib/include/defs.h	/^typedef	struct	_ACCUM_PIXEL_FORMAT_$/;"	s
_ACCUM_PIXEL_FORMAT_FLONG_	encode/firmware/topaz_hp/fwlib/include/defs.h	/^typedef	struct	_ACCUM_PIXEL_FORMAT_FLONG_$/;"	s
_ACCUM_PIXEL_FORMAT_INT32_	encode/firmware/topaz_hp/fwlib/include/defs.h	/^typedef	struct	_ACCUM_PIXEL_FORMAT_INT32_$/;"	s
_ALL_CODEC_CASE	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	413;"	d	file:
_ALL_CODEC_CASE	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	456;"	d	file:
_AVSFW_DATA_H_	vdec/firmware/include/avsfw_data.h	53;"	d
_AVSFW_DATA_H_	vdec/firmware/share/avsfw_data_shared.h	52;"	d
_CODEC_CASE	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	457;"	d	file:
_COREFLAGS_H_	encode/firmware/topaz_hp/fwlib/include/coreflags.h	49;"	d
_DEC_RESOURCES_H_	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.h	49;"	d
_DE_XPLTAGS_H_	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/xpltags.h	48;"	d
_FIXED_POINT_	encode/firmware/topaz_hp/fwlib/include/defs.h	/^typedef struct _FIXED_POINT_$/;"	s
_H264FW_DATA_H_	vdec/firmware/include/h264fw_data.h	53;"	d
_H264FW_DATA_H_	vdec/firmware/share/h264fw_data_shared.h	52;"	d
_HASH_H_	imgvideo/imglib/libraries/talmmu_api/include/hash.h	49;"	d
_HEVCFW_DATA_H_	vdec/firmware/include/hevcfw_data.h	53;"	d
_HEVCFW_DATA_H_	vdec/firmware/share/hevcfw_data_shared.h	52;"	d
_HOST_UTILS_	encode/kernel_device/include/hostutils.h	49;"	d
_IMG_RCMODE_	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^typedef enum _IMG_RCMODE_$/;"	g
_IMG_RC_VCM_MODE_	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^typedef enum _IMG_RC_VCM_MODE_$/;"	g
_IMG_RECT_	imgvideo/port_fwrk/include/servicesext.h	/^typedef struct _IMG_RECT_$/;"	s
_IMG_RECT_16_	imgvideo/port_fwrk/include/servicesext.h	/^typedef struct _IMG_RECT_16_$/;"	s
_IMG_VXE_CSC_SETUP_	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^typedef struct _IMG_VXE_CSC_SETUP_$/;"	s
_IMG_VXE_SCALER_SETUP_	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^typedef struct _IMG_VXE_SCALER_SETUP_$/;"	s
_JPEGFW_DATA_H_	vdec/firmware/include/jpegfw_data.h	53;"	d
_JPEGFW_DATA_H_	vdec/firmware/share/jpegfw_data_shared.h	52;"	d
_LIST_ITEM_	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^typedef struct _LIST_ITEM_$/;"	s
_MEM_REGIONS_	vdec/secure_media/include/secure_defs.h	/^typedef enum _MEM_REGIONS_$/;"	g
_MEM_REGIONS_PVDEC_	vdec/secure_media/include/secure_defs.h	/^typedef enum _MEM_REGIONS_PVDEC_$/;"	g
_MPEG2FW_DATA_H_	vdec/firmware/include/mpeg2fw_data.h	53;"	d
_MPEG2FW_DATA_H_	vdec/firmware/share/mpeg2fw_data_shared.h	52;"	d
_MPEG4FW_DATA_H_	vdec/firmware/include/mpeg4fw_data.h	53;"	d
_MPEG4FW_DATA_H_	vdec/firmware/share/mpeg4fw_data_shared.h	52;"	d
_MSC_VER	imgvideo/secure_media/tal/include/tal_old.h	267;"	d
_MSC_VER	imgvideo/secure_media/tal/include/tal_old.h	277;"	d
_MTX_FWIF_H_	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	49;"	d
_MVC_CODEC_CASE	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	417;"	d	file:
_OVERLAY_DEINTERLACE_MODE_	imgvideo/port_fwrk/include/servicesext.h	/^typedef enum _OVERLAY_DEINTERLACE_MODE_$/;"	g
_PVRSRV_ALPHA_FORMAT_	imgvideo/port_fwrk/include/servicesext.h	/^typedef enum _PVRSRV_ALPHA_FORMAT_ {$/;"	g
_PVRSRV_CLIENT_SYNC_INFO_	imgvideo/port_fwrk/include/servicesext.h	/^typedef struct _PVRSRV_CLIENT_SYNC_INFO_$/;"	s
_PVRSRV_COLOURSPACE_FORMAT_	imgvideo/port_fwrk/include/servicesext.h	/^typedef enum _PVRSRV_COLOURSPACE_FORMAT_ {$/;"	g
_PVRSRV_DEVICE_CLASS_	imgvideo/port_fwrk/include/servicesext.h	/^typedef enum _PVRSRV_DEVICE_CLASS_$/;"	g
_PVRSRV_DEV_POWER_STATE_	imgvideo/port_fwrk/include/servicesext.h	/^typedef enum _PVRSRV_DEV_POWER_STATE_$/;"	g
_PVRSRV_ERROR_	imgvideo/port_fwrk/include/servicesext.h	/^typedef enum _PVRSRV_ERROR_$/;"	g
_PVRSRV_PIXEL_FORMAT_	imgvideo/port_fwrk/include/servicesext.h	/^typedef enum _PVRSRV_PIXEL_FORMAT_ {$/;"	g
_PVRSRV_REGISTRY_INFO_	imgvideo/port_fwrk/include/servicesext.h	/^typedef struct _PVRSRV_REGISTRY_INFO_$/;"	s
_PVRSRV_ROTATION_	imgvideo/port_fwrk/include/servicesext.h	/^typedef enum _PVRSRV_ROTATION_ {$/;"	g
_PVRSRV_SYNC_DATA_	imgvideo/port_fwrk/include/servicesext.h	/^typedef struct _PVRSRV_SYNC_DATA_$/;"	s
_PVRSRV_SYS_POWER_STATE_	imgvideo/port_fwrk/include/servicesext.h	/^typedef enum _PVRSRV_SYS_POWER_STATE_$/;"	g
_RA_H_	imgvideo/imglib/libraries/talmmu_api/include/ra.h	49;"	d
_REALFW_DATA_H_	vdec/firmware/include/realfw_data.h	53;"	d
_REALFW_DATA_H_	vdec/firmware/share/realfw_data_shared.h	52;"	d
_REGCONV_H_img_soc_dmac_regs_h	encode/register_includes/topaz_hp/img_soc_dmac_regs.h	48;"	d
_REGCONV_H_mtx_regs_h	encode/register_includes/topaz_hp/mtx_regs.h	48;"	d
_RGB_	encode/firmware/topaz_hp/fwlib/include/defs.h	/^typedef	struct	_RGB_$/;"	s
_T	imgvideo/port_fwrk/libraries/sysbrg/utils/code/sysbrg_utils.c	59;"	d	file:
_T	imgvideo/port_fwrk/libraries/sysbrg/utils/code/sysbrg_utils.c	63;"	d	file:
_TOPAZSCFWIF_H_	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	49;"	d
_TRE_subTreeSteps	imgvideo/list_utils/src/trees/copysub.c	/^_TRE_subTreeSteps(void *a, void *b, TRE_T * tree)$/;"	f	file:
_VC1FW_DATA_H_	vdec/firmware/include/vc1fw_data.h	53;"	d
_VC1FW_DATA_H_	vdec/firmware/share/vc1fw_data_shared.h	52;"	d
_VDECDD_MMU_DEF_H_	vdec/kernel_device/include/vdecdd_mmu_defs.h	51;"	d
_VDECDD_MMU_H_	vdec/kernel_device/libraries/vdecdd/include/vdecdd_mmu.h	56;"	d
_VDECFW_BIN_H_	vdec/firmware/include/vdecfw_bin.h	49;"	d
_VDECFW_H_	vdec/firmware/include/vdecfw.h	53;"	d
_VDECFW_H_	vdec/firmware/share/vdecfw_shared.h	52;"	d
_VDECFW_SHARE_H_	vdec/firmware/share/vdecfw_share.h	49;"	d
_VDECFW_SHARE_MACROS_H_	vdec/firmware/share/c99/vdecfw_share_macros.h	49;"	d
_VECTOR_	encode/firmware/topaz_hp/fwlib/include/defs.h	/^typedef struct _VECTOR_$/;"	s
_VP6FW_DATA_H_	vdec/firmware/include/vp6fw_data.h	53;"	d
_VP6FW_DATA_H_	vdec/firmware/share/vp6fw_data_shared.h	52;"	d
_VP8FW_DATA_H_	vdec/firmware/include/vp8fw_data.h	53;"	d
_VP8FW_DATA_H_	vdec/firmware/share/vp8fw_data_shared.h	52;"	d
_VXECOMMON_H_	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	49;"	d
_WEIGHTED_BIPRED_IDC_	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^typedef enum _WEIGHTED_BIPRED_IDC_$/;"	g
__ADDR_ALLOC_H__	imgvideo/imglib/libraries/talmmu_api/include/addr_alloc1.h	50;"	d
__API_COMMON_H__	imgvideo/system/include/api_common.h	48;"	d
__BSPP_H__	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	49;"	d
__BSPP_KM_H__	vdec/kernel_device/include/bspp_km.h	49;"	d
__CORE_API_H__	vdec/kernel_device/libraries/vdecdd/include/core_api.h	49;"	d
__DBGEVENT_API_H__	imgvideo/port_fwrk/include/dbgevent_api.h	49;"	d
__DBGEVENT_API_KM_H__	imgvideo/port_fwrk/include/dbgevent_api_km.h	49;"	d
__DBGEVENT_RPC_H__	imgvideo/rpc/sysbrg/src/dbgevent_api_rpc.h	48;"	d
__DBGOPTBRG_RPC_H__	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	48;"	d
__DBGOPT_API_H__	imgvideo/port_fwrk/include/dbgopt_api.h	49;"	d
__DBGOPT_API_KM_H__	imgvideo/port_fwrk/include/dbgopt_api_km.h	49;"	d
__DBGOPT_API_UM_H__	imgvideo/port_fwrk/include/dbgopt_api_um.h	49;"	d
__DECODER_INT_H__	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	49;"	d
__DMAN_API_H__	imgvideo/port_fwrk/include/dman_api.h	49;"	d
__DMAN_API_KM_H__	imgvideo/port_fwrk/include/dman_api_km.h	50;"	d
__DMAN_RPC_H__	imgvideo/rpc/sysbrg/src/dman_api_rpc.h	48;"	d
__DMA_LL_H__	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	49;"	d
__DO_NOT_BRIDGE__	imgvideo/system/include/api_common.h	59;"	d
__HOSTUTILS_RPC_H__	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	48;"	d
__HWCTRL_API_H__	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.h	49;"	d
__HWCTRL_INT_H__	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	49;"	d
__IDGEN_API_H__	imgvideo/port_fwrk/include/idgen_api.h	49;"	d
__IMG_DEFS__	imgvideo/include/img_defs.h	49;"	d
__IMG_ERRORS__	imgvideo/include/img_errors.h	49;"	d
__IMG_PIXFMTS__	imgvideo/include/img_pixfmts.h	48;"	d
__IMG_PROFILES_LEVELS_H	imgvideo/include/img_profiles_levels.h	49;"	d
__IMG_SOC_DMAC_LINKED_LIST_IO2_H__	vdec/regdefs/msvdx/img_soc_dmac_linked_list_io2.h	49;"	d
__IMG_SOC_DMAC_REGS_IO2_H__	vdec/regdefs/msvdx/img_soc_dmac_regs_io2.h	49;"	d
__IMG_STRUCTS__	imgvideo/include/img_structs.h	49;"	d
__IMG_SYSDEFS__	imgvideo/include/linux-kernel/img_sysdefs.h	48;"	d
__IMG_SYSTYPES__	imgvideo/include/linux-kernel/img_systypes.h	49;"	d
__IMG_TYPES__	imgvideo/include/img_types.h	49;"	d
__INCLUDE_ALL_VARIANTS_INC_INCLUDED__	encode/firmware/topaz_hp/fw_binaries/include_all_fw_variants.h	49;"	d
__MEMMGR_RPC_H__	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	48;"	d
__MEM_IO_H__	imgvideo/imglib/libraries/RegDefsUtils/include/mem_io.h	49;"	d
__MMU_H__	imgvideo/imglib/libraries/talmmu_api/include/mmu.h	49;"	d
__MSVDXCTX_H__	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_ctx.h	49;"	d
__MSVDXINT_H__	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	49;"	d
__MSVDXIO_H__	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.h	49;"	d
__MSVDX_BUF_H__	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_buf.h	49;"	d
__MSVDX_CMDS_IO2_H__	vdec/regdefs/msvdx/msvdx_cmds_io2.h	49;"	d
__MSVDX_CORE_REGS_IO2_H__	vdec/regdefs/msvdx/msvdx_core_regs_io2.h	49;"	d
__MSVDX_EXT_H__	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext.h	49;"	d
__MSVDX_EXT_REG_H__	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext_reg.h	49;"	d
__MSVDX_H__	vdec/kernel_device/include/msvdx.h	49;"	d
__MSVDX_MSG_H__	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_msg.h	49;"	d
__MSVDX_MTX_REG_IO2_H__	vdec/regdefs/msvdx/msvdx_mtx_reg_io2.h	49;"	d
__MSVDX_PIN_TEST_REGS_H__	vdec/regdefs/msvdx/msvdx_pin_test_regs.h	49;"	d
__MSVDX_TEST_REG_IO2_H__	vdec/regdefs/msvdx/msvdx_test_reg_io2.h	49;"	d
__MSVDX_VDEB_REG_IO2_H__	vdec/regdefs/msvdx/msvdx_vdeb_reg_io2.h	49;"	d
__MSVDX_VDMC_REG_IO2_H__	vdec/regdefs/msvdx/msvdx_vdmc_reg_io2.h	49;"	d
__MSVDX_VEC_REG_IO2_H__	vdec/regdefs/msvdx/msvdx_vec_reg_io2.h	49;"	d
__MTXIO_H__	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.h	49;"	d
__NULL_DEVICE_KM_H__	vdec/kernel_device/include/null_device_km.h	50;"	d
__PAGE_ALLOCKM_H__	imgvideo/kernel_comp/include/page_alloc_km.h	49;"	d
__PAGE_ALLOC_H__	imgvideo/kernel_comp/include/page_alloc.h	49;"	d
__PALLOC_RPC_H__	imgvideo/rpc/sysbrg/src/page_alloc_rpc.h	48;"	d
__PERFLOG_API_H__	imgvideo/port_fwrk/include/perflog_api.h	49;"	d
__PIXEL_API_H__	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	49;"	d
__PIXEL_API_INTERNALS_H__	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.h	50;"	d
__PMAN_API_H__	imgvideo/port_fwrk/include/pman_api.h	49;"	d
__POOL_API_H__	imgvideo/port_fwrk/include/pool_api.h	49;"	d
__PTR_AND_SIZE__	imgvideo/system/include/api_common.h	62;"	d
__PVDECIO_H__	vdec/secure_media/secure_img/libraries/vxd/code/pvdec_io.h	49;"	d
__REG_IO2_H__	imgvideo/imglib/libraries/RegDefsUtils/include/reg_io2.h	48;"	d
__REPORT_API_H__	imgvideo/port_fwrk/include/report_api.h	49;"	d
__REPORT_LEVELS_H__	imgvideo/port_fwrk/include/report_levels.h	49;"	d
__REPORT_MODULES_H__	imgvideo/port_fwrk/include/report_modules.h	49;"	d
__RMAN_API_H__	imgvideo/port_fwrk/include/rman_api.h	49;"	d
__SCALER_SETUP_H__	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	49;"	d
__SECDEV_H__	vdec/secure_media/secure_img/libraries/device_interface/include/secure_device.h	49;"	d
__SECURE_DEFS_H__	vdec/secure_media/include/secure_defs.h	49;"	d
__SERVICESEXT_H__	imgvideo/port_fwrk/include/servicesext.h	50;"	d
__SET_BASE_FIRMWARE_INFO	vdec/firmware/bin/vdecfw_bin.c	145;"	d	file:
__SET_MOD_FIRMWARE_CTX_TRIMMING_INFO	vdec/firmware/bin/vdecfw_bin.c	164;"	d	file:
__SET_MOD_FIRMWARE_INFO	vdec/firmware/bin/vdecfw_bin.c	185;"	d	file:
__SET_MOD_FIRMWARE_RELOC_INFO	vdec/firmware/bin/vdecfw_bin.c	175;"	d	file:
__SET_MOD_FIRMWARE_RELOC_PACKING_INFO	vdec/firmware/bin/vdecfw_bin.c	170;"	d	file:
__SYSBRG_API_H__	imgvideo/port_fwrk/include/sysbrg_api.h	49;"	d
__SYSBRG_API_KM_H__	imgvideo/port_fwrk/include/sysbrg_api_km.h	49;"	d
__SYSBRG_DRV_H__	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_drv.h	49;"	d
__SYSBRG_PDUMP_H__	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	49;"	d
__SYSBRG_UTILS_H__	imgvideo/port_fwrk/include/sysbrg_utils.h	50;"	d
__SYSDEV_API_KM_H__	imgvideo/port_fwrk/include/sysdev_api_km.h	49;"	d
__SYSDEV_UTILS1_H__	imgvideo/port_fwrk/include/sysdev_utils1.h	50;"	d
__SYSDEV_UTILS_H__	imgvideo/port_fwrk/include/sysdev_utils.h	49;"	d
__SYSENV_API_KM_H__	imgvideo/port_fwrk/include/sysenv_api_km.h	49;"	d
__SYSENV_UTILS_H__	imgvideo/port_fwrk/include/sysenv_utils.h	50;"	d
__SYSMEM_API_KM_H__	imgvideo/port_fwrk/include/sysmem_api_km.h	49;"	d
__SYSMEM_UTILS_H__	imgvideo/port_fwrk/include/sysmem_utils.h	50;"	d
__SYSOS_API_KM_H__	imgvideo/port_fwrk/include/sysos_api_km.h	49;"	d
__SYSTEM_H__	imgvideo/system/include/system.h	49;"	d
__SYS_BRIDGE_APIS__	imgvideo/port_fwrk/libraries/sysbrg/utils/code/sysbrg_utils.c	49;"	d	file:
__SYS_DEVICES__	encode/kernel_device/libraries/topaz_hp/code/topaz_device_km.c	62;"	d	file:
__SYS_DEVICES__	imgvideo/port_fwrk/libraries/sysdev/generic/code/sysdev_api_km.c	48;"	d	file:
__TALMMU_API_H__	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	49;"	d
__TAL_H__	imgvideo/secure_media/tal/include/tal.h	49;"	d
__TAL_OLD_H__	imgvideo/secure_media/tal/include/tal_old.h	52;"	d
__TARGET_CONFIG_H__	encode/configs/target_config.h	50;"	d
__TARGET_H__	imgvideo/secure_media/target/include/target.h	49;"	d
__TOPAZ_DEVICE_H__	encode/kernel_device/include/topaz_device.h	50;"	d
__TOPAZ_DEVICE_KM_H__	encode/kernel_device/include/topaz_device_km.h	50;"	d
__TRANSLATION_API_H__	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.h	49;"	d
__UMISR_API_KM_H__	imgvideo/port_fwrk/include/umisr_api_km.h	49;"	d
__VDECDD_DECODER_H__	vdec/kernel_device/libraries/vdecdd/libcomp/include/decoder.h	49;"	d
__VDECDD_DEFS_H__	vdec/kernel_device/include/vdecdd_defs.h	49;"	d
__VDECDD_DEVIF_H__	vdec/kernel_device/libraries/vdecdd/include/vdecdd_devif.h	49;"	d
__VDECDD_H__	vdec/kernel_device/include/vdecdd.h	49;"	d
__VDECDD_INT_H__	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	49;"	d
__VDECDD_KM_H__	vdec/kernel_device/include/vdecdd_km.h	50;"	d
__VDECDD_PLANT_H__	vdec/kernel_device/libraries/vdecdd/include/plant.h	49;"	d
__VDECDD_RESOURCE_H__	vdec/kernel_device/libraries/vdecdd/include/resource.h	49;"	d
__VDECDD_RPC_H__	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	48;"	d
__VDECDD_SCHEDULER_H__	vdec/kernel_device/libraries/vdecdd/include/scheduler.h	49;"	d
__VDECDD_UTILS_H__	vdec/kernel_device/include/vdecdd_utils.h	49;"	d
__VDECFW_MSG_MEM_IO_H__	vdec/regdefs/msvdx/vdecfw_msg_mem_io.h	49;"	d
__VDEC_API_H__	vdec/apis/vdec/include/vdec_api.h	49;"	d
__VDEC_H__	vdec/system/vdec/vdec.h	49;"	d
__VDEC_INT_H__	vdec/apis/vdec/libraries/include/vdec_int.h	49;"	d
__VDEC_PARAMS_H__	vdec/apis/vdec/include/vdec_params.h	49;"	d
__VXDIO_COMMON_H__	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	49;"	d
__VXDIO_H__	vdec/secure_media/secure_img/libraries/vxd/include/vxd_io.h	49;"	d
__VXD_EXT_H__	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	49;"	d
__WRAPU_RPC_H__	imgvideo/rpc/sysbrg/src/wrap_utils_rpc.h	48;"	d
__WRAP_UTILS_H__	imgvideo/kernel_comp/include/wrap_utils.h	49;"	d
__WRAP_UTILS_KM_H__	imgvideo/kernel_comp/include/wrap_utils_km.h	50;"	d
__apiinternal__	encode/kernel_device/include/apiinternal.h	48;"	d
__exit	encode/kernel_device/libraries/topaz_hp/code/topaz_device_km.c	463;"	d	file:
__func__	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	63;"	d	file:
__func__	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	86;"	d	file:
__init	encode/kernel_device/libraries/topaz_hp/code/topaz_device_km.c	462;"	d	file:
__init	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	85;"	d	file:
__user	imgvideo/kernel_comp/include/page_alloc.h	74;"	d
__user	imgvideo/kernel_comp/include/wrap_utils.h	63;"	d
__user	imgvideo/port_fwrk/include/dbgopt_api.h	68;"	d
__user	imgvideo/port_fwrk/include/dman_api.h	67;"	d
__user	imgvideo/port_fwrk/include/sysbrg_api.h	61;"	d
__user	imgvideo/port_fwrk/include/sysos_api_km.h	66;"	d
__user	vdec/kernel_device/include/bspp_km.h	67;"	d
__user	vdec/kernel_device/include/vdecdd.h	65;"	d
_buffer_type_	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^typedef enum _buffer_type_$/;"	g
_comm_CloseSocket	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^_comm_CloseSocket($/;"	f
_frame_template_type_	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^typedef enum _frame_template_type_$/;"	g
_frame_type_	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^typedef enum _frame_type_$/;"	g
_free_Memory	encode/kernel_device/libraries/topaz_hp/code/memmgr/memmgr_km.c	/^IMG_VOID _free_Memory(IMG_VOID *params)$/;"	f
_pic_mgmt_type_	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^typedef enum _pic_mgmt_type_$/;"	g
_pool_h_	imgvideo/imglib/libraries/talmmu_api/include/pool.h	49;"	d
_trace_h_	imgvideo/imglib/libraries/talmmu_api/include/trace.h	49;"	d
aFrame	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_FRAME *aFrame;          \/\/!< Pointer to start of frame array$/;"	m	struct:__anon519
aOooPicGetMaxNumFns	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^static pfnOooPicGetMaxNum aOooPicGetMaxNumFns[VDEC_STD_MAX - 1] =$/;"	v	file:
aPrevRefFrameNum	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT16      aPrevRefFrameNum[H264FW_MAX_NUM_VIEWS]; \/\/! previous reference frame number for each view$/;"	m	struct:__anon336
aRefPicGetMaxNumFns	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^static pfnRefPicGetMaxNum aRefPicGetMaxNumFns[VDEC_STD_MAX - 1] =$/;"	v	file:
aStopOnStrUnitError	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    scheduler_sStrUnitErrorDesc aStopOnStrUnitError[VDECDD_STRUNIT_MAX];  \/*!< Describes how to behave on errors.     *\/$/;"	m	struct:scheduler_sStreamCtx_tag	file:
aStopOnStrUnitErrorDefault	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^static scheduler_sStrUnitErrorDesc aStopOnStrUnitErrorDefault[VDECDD_STRUNIT_MAX] =$/;"	v	file:
abCurrDeltaPocMsbPresentFlag	vdec/firmware/include/hevcfw_data.h	/^    IMG_BOOL8 abCurrDeltaPocMsbPresentFlag[HEVCFW_MAX_NUM_REF_PICS];$/;"	m	struct:__anon372
abFollDeltaPocMsbPresentFlag	vdec/firmware/include/hevcfw_data.h	/^    IMG_BOOL8 abFollDeltaPocMsbPresentFlag[HEVCFW_MAX_NUM_REF_PICS];$/;"	m	struct:__anon372
abPlanes	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	IMG_BOOL abPlanes[IMG_MAX_NUM_PLANES];			\/*! Booleans indicating which planes are in use. *\/$/;"	m	struct:__anon816
abSupportedStandards	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_BOOL                    abSupportedStandards[VDEC_STD_MAX]; \/*!< Defines if particular standard is supported.               *\/$/;"	m	struct:__anon54	file:
acMmuTypeNames	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^IMG_CHAR acMmuTypeNames[][32] =$/;"	v
acPixelFormatIdcNames	imgvideo/imglib/libraries/pixelapi/code/pixel_api.c	/^IMG_CHAR acPixelFormatIdcNames[][16] =$/;"	v
acPixelFormatName	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	    char	acPixelFormatName [PIXEL_MAX_NAME_LENGTH];$/;"	m	struct:__anon822
acVersion	vdec/kernel_device/include/msvdx.h	/^    IMG_CHAR            acVersion[64];                  \/*!< Deliberately a string since this should not be used outside$/;"	m	struct:MSVDX_sCoreProps_tag
addr	encode/platform/sysdev/sysdev_pci.c	/^		IMG_PHYSADDR addr;$/;"	m	struct:imgpci_prvdata::__anon502	file:
addr	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^	unsigned long           addr;$/;"	m	struct:imgpci_mem
addr	vdec/platform/sysdev/sysdev_cedarview.c	/^        unsigned long addr;$/;"	m	struct:imgpci_prvdata::__anon1	file:
addr	vdec/platform/sysdev/sysdev_fpga.c	/^        IMG_PHYSADDR addr;$/;"	m	struct:imgpci_prvdata::__anon2	file:
addr	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	/^    IMG_PHYSADDR    addr;$/;"	m	struct:pci_mem	file:
addr_CxMalloc1	imgvideo/imglib/libraries/talmmu_api/code/addr_alloc1.c	/^static IMG_RESULT addr_CxMalloc1($/;"	f	file:
addr_alloc_CreateLock	imgvideo/imglib/libraries/talmmu_api/code/addr_alloc1.c	73;"	d	file:
addr_alloc_CreateLock	imgvideo/imglib/libraries/talmmu_api/code/addr_alloc1.c	78;"	d	file:
addr_alloc_CreateLock	imgvideo/imglib/libraries/talmmu_api/code/addr_alloc1.c	84;"	d	file:
addr_alloc_DestroyLock	imgvideo/imglib/libraries/talmmu_api/code/addr_alloc1.c	74;"	d	file:
addr_alloc_DestroyLock	imgvideo/imglib/libraries/talmmu_api/code/addr_alloc1.c	79;"	d	file:
addr_alloc_DestroyLock	imgvideo/imglib/libraries/talmmu_api/code/addr_alloc1.c	85;"	d	file:
addr_alloc_Lock	imgvideo/imglib/libraries/talmmu_api/code/addr_alloc1.c	71;"	d	file:
addr_alloc_Lock	imgvideo/imglib/libraries/talmmu_api/code/addr_alloc1.c	76;"	d	file:
addr_alloc_Lock	imgvideo/imglib/libraries/talmmu_api/code/addr_alloc1.c	82;"	d	file:
addr_alloc_UnLock	imgvideo/imglib/libraries/talmmu_api/code/addr_alloc1.c	72;"	d	file:
addr_alloc_UnLock	imgvideo/imglib/libraries/talmmu_api/code/addr_alloc1.c	77;"	d	file:
addr_alloc_UnLock	imgvideo/imglib/libraries/talmmu_api/code/addr_alloc1.c	83;"	d	file:
addr_clear	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^	struct imgpci_memref	addr_clear;$/;"	m	struct:imgpci_isrparams	typeref:struct:imgpci_isrparams::imgpci_memref
addr_mask	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^	struct imgpci_memref	addr_mask;$/;"	m	struct:imgpci_isrparams	typeref:struct:imgpci_isrparams::imgpci_memref
addr_status	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^	struct imgpci_memref	addr_status;$/;"	m	struct:imgpci_isrparams	typeref:struct:imgpci_isrparams::imgpci_memref
address	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^	struct imgpci_memref	address;	$/;"	m	struct:imgpci_reg32	typeref:struct:imgpci_reg32::imgpci_memref
aeStdToCodec	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^static VDECFW_eCodecType aeStdToCodec[] =$/;"	v	file:
ahHandles	imgvideo/port_fwrk/libraries/idgen/code/idgen_api.c	/^    IMG_HANDLE  ahHandles[1];  \/*!< Array of handles in this block.               *\/$/;"	m	struct:__anon625	file:
ahMemTalHandles	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_HANDLE    ahMemTalHandles[DEV_MMU_PAGE_SIZE\/4];  \/*!< Array of TAL handles for mapped pages.                *\/$/;"	m	struct:__anon814	file:
ahResPool	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.h	/^    IMG_HANDLE              ahResPool[DECODER_RESTYPE_MAX];             \/*!< Resource pool handles.                                     *\/$/;"	m	struct:__anon80
ai32MaxLongTermFrameIdx	vdec/firmware/include/h264fw_data.h	/^    IMG_INT32       ai32MaxLongTermFrameIdx[H264FW_MAX_NUM_VIEWS]; \/\/!< DPB long term reference information$/;"	m	struct:__anon336
ai8DeltasMode	vdec/firmware/include/vp8fw_data.h	/^    IMG_INT8    ai8DeltasMode[VP8FW_MAX_REF_LF_DELTAS];$/;"	m	struct:__anon361
ai8DeltasRef	vdec/firmware/include/vp8fw_data.h	/^    IMG_INT8    ai8DeltasRef[VP8FW_MAX_REF_LF_DELTAS];$/;"	m	struct:__anon361
ai8FeatureData	vdec/firmware/include/vp8fw_data.h	/^    IMG_INT8    ai8FeatureData[VP8FW_LEVEL_MAX][VP8FW_MAX_MB_SEGMENTS];$/;"	m	struct:__anon361
aiPocLtCurr	vdec/firmware/include/hevcfw_data.h	/^    HEVCFW_Poc aiPocLtCurr[HEVCFW_MAX_NUM_REF_PICS];$/;"	m	struct:__anon372
aiPocLtFoll	vdec/firmware/include/hevcfw_data.h	/^    HEVCFW_Poc aiPocLtFoll[HEVCFW_MAX_NUM_REF_PICS];$/;"	m	struct:__anon372
aiPocStCurrAfter	vdec/firmware/include/hevcfw_data.h	/^    HEVCFW_Poc aiPocStCurrAfter[HEVCFW_MAX_NUM_REF_PICS];$/;"	m	struct:__anon372
aiPocStCurrBefore	vdec/firmware/include/hevcfw_data.h	/^    HEVCFW_Poc aiPocStCurrBefore[HEVCFW_MAX_NUM_REF_PICS];$/;"	m	struct:__anon372
aiPocStFoll	vdec/firmware/include/hevcfw_data.h	/^    HEVCFW_Poc aiPocStFoll[HEVCFW_MAX_NUM_REF_PICS];$/;"	m	struct:__anon372
aiRefPicList	vdec/firmware/include/hevcfw_data.h	/^    HEVCFW_DpbIdx aiRefPicList[HEVCFW_NUM_REF_PIC_LISTS][HEVCFW_MAX_NUM_REF_PICS];$/;"	m	struct:__anon373
allocGenericMemory	encode/kernel_device/libraries/topaz_hp/code/memmgr/memmgr_km.c	/^IMG_BOOL allocGenericMemory($/;"	f
allocMemory	encode/kernel_device/libraries/topaz_hp/code/memmgr/memmgr_km.c	/^IMG_BOOL allocMemory($/;"	f
allocNonMMUMemory	encode/kernel_device/libraries/topaz_hp/code/memmgr/memmgr_km.c	/^IMG_BOOL allocNonMMUMemory($/;"	f
alloc_pool	imgvideo/port_fwrk/libraries/sysmem/devif/code/sysmem_api_km.c	/^    IMG_UINT8 *  alloc_pool;$/;"	m	struct:priv_params	file:
allocateMemoryCommon	encode/kernel_device/libraries/topaz_hp/code/memmgr/memmgr_km.c	/^static IMG_BOOL allocateMemoryCommon($/;"	f	file:
allocateMemoryHelper	encode/kernel_device/libraries/topaz_hp/code/memmgr/memmgr_km.c	/^static IMG_BOOL allocateMemoryHelper($/;"	f	file:
amp_enabled_flag	vdec/firmware/include/hevcfw_data.h	/^        unsigned amp_enabled_flag : 1;$/;"	m	struct:__anon363::__anon364
apAboveParams	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		apAboveParams[TOPAZHP_MAX_NUM_PIPES];		\/\/!< Picture level parameters (supplied by driver)$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
apColocated	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		apColocated[MAX_PIC_NODES];$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
apInterViewMV	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		apInterViewMV[2];$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
apMV	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		apMV[MAX_MV];$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
apPicHdrTemplateMem	encode/kernel_device/include/apiinternal.h	/^	struct MEMORY_INFO_TAG* apPicHdrTemplateMem[4];$/;"	m	struct:tag_IMG_VIDEO_CONTEXT	typeref:struct:tag_IMG_VIDEO_CONTEXT::MEMORY_INFO_TAG
apPicHdrTemplates	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		apPicHdrTemplates[4];$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
apReconstructed	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		apReconstructed[MAX_PIC_NODES];$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
apSeqHeader	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		apSeqHeader;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
apSliceParamsTemplateMem	encode/kernel_device/include/apiinternal.h	/^	struct MEMORY_INFO_TAG* apSliceParamsTemplateMem[NUM_SLICE_TYPES];$/;"	m	struct:tag_IMG_VIDEO_CONTEXT	typeref:struct:tag_IMG_VIDEO_CONTEXT::MEMORY_INFO_TAG
apSliceParamsTemplates	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		apSliceParamsTemplates[5];$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
apSrcPhysAddr	encode/kernel_device/include/apiinternal.h	/^	struct MEMORY_INFO_TAG* apSrcPhysAddr;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT	typeref:struct:tag_IMG_VIDEO_CONTEXT::MEMORY_INFO_TAG
apSubSetSeqHeader	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		apSubSetSeqHeader;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
apTmpReconstructed	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		apTmpReconstructed[MAX_PIC_NODES];$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
apWritebackRegions	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		apWritebackRegions[WB_FIFO_SIZE];		\/\/!< Data section$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
apWritebackRegions	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	apWritebackRegions[WB_FIFO_SIZE];$/;"	m	struct:__anon550
apm	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8  apm;                                          \/\/ 1    bslbf$/;"	m	struct:__anon341
apsCodedPackage	encode/kernel_device/include/apiinternal.h	/^	CODED_PACKAGE_HOST	*apsCodedPackage[MAX_CODED_PACKAGES];	\/\/ Collection of coded\/header information$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
apsColocated	encode/kernel_device/include/apiinternal.h	/^	struct MEMORY_INFO_TAG* apsColocated[MAX_PIC_NODES];		\/\/!< Colocated vector stores (2 input and 1 output)$/;"	m	struct:tag_IMG_VIDEO_CONTEXT	typeref:struct:tag_IMG_VIDEO_CONTEXT::MEMORY_INFO_TAG
apsInterViewMV	encode/kernel_device/include/apiinternal.h	/^    struct MEMORY_INFO_TAG* apsInterViewMV[2];					\/\/!< Inter-view vector stores$/;"	m	struct:tag_IMG_VIDEO_CONTEXT	typeref:struct:tag_IMG_VIDEO_CONTEXT::MEMORY_INFO_TAG
apsInternalCodedPackage	encode/kernel_device/include/apiinternal.h	/^	CODED_PACKAGE_HOST *apsInternalCodedPackage[MAX_CODED_PACKAGES];		\/\/ Frames placed in slots when using internal coded frame allocation$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
apsMV	encode/kernel_device/include/apiinternal.h	/^	struct MEMORY_INFO_TAG* apsMV[MAX_MV];						\/\/!< Vector stores$/;"	m	struct:tag_IMG_VIDEO_CONTEXT	typeref:struct:tag_IMG_VIDEO_CONTEXT::MEMORY_INFO_TAG
apsReconPictures	encode/kernel_device/include/apiinternal.h	/^	struct MEMORY_INFO_TAG* apsReconPictures[MAX_PIC_NODES];	\/\/!< Reference pictures (2 input and 1 output)$/;"	m	struct:tag_IMG_VIDEO_CONTEXT	typeref:struct:tag_IMG_VIDEO_CONTEXT::MEMORY_INFO_TAG
apsSliceMap	encode/kernel_device/include/apiinternal.h	/^	IMG_BUFFER   * apsSliceMap[MAX_SOURCE_SLOTS_SL];                      \/\/!< Slice map of the source picture$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
apsSourceSlotBuff	encode/kernel_device/include/apiinternal.h	/^	IMG_FRAME *			apsSourceSlotBuff[MAX_SOURCE_SLOTS_SL];		\/\/!< Source slots$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
apsWBDataInfo	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^                          		 sysbrg_user_pointer apsWBDataInfo;$/;"	m	struct:__anon700::__anon701::__anon702
apsWeightedPredictionMem	encode/kernel_device/include/apiinternal.h	/^	struct MEMORY_INFO_TAG* apsWeightedPredictionMem[MAX_SOURCE_SLOTS_SL];$/;"	m	struct:tag_IMG_VIDEO_CONTEXT	typeref:struct:tag_IMG_VIDEO_CONTEXT::MEMORY_INFO_TAG
apszBTTypeString	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^static const IMG_CHAR * apszBTTypeString[RA_BOUNDARY_TAG_TYPE_MAX+1] =$/;"	v	file:
apszBlockNames	imgvideo/secure_media/target/include/target.h	/^    IMG_CHAR ** apszBlockNames;$/;"	m	struct:__anon576
apszDecodeLevels	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^static IMG_CHAR * apszDecodeLevels[] =$/;"	v	file:
apvPictTagParam	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_VOID              * apvPictTagParam[BSPP_MAX_PICTURES_PER_BUFFER];$/;"	m	struct:__anon186
asAPIInfo	encode/kernel_device/libraries/topaz_hp/code/topaz_device_km.c	/^static SYSBRGKM_sAPIInfo asAPIInfo[] = {$/;"	v	file:
asAPIInfo	imgvideo/port_fwrk/libraries/sysbrg/utils/code/sysbrg_utils.c	/^static SYSBRGKM_sAPIInfo asAPIInfo[] = {$/;"	v	file:
asAPIInfo	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	/^    static SYSBRGKM_sAPIInfo asAPIInfo[] = {$/;"	v	file:
asBufsInfo	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^    MSVDXIO_DmacBufInfo     asBufsInfo[VDEC_DMAC_LL_BUFS_COUNT];  \/*!< Chunks used to upload firmware to MTX  *\/$/;"	m	struct:__anon172	file:
asComms	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.h	/^    MTXIO_sCommsInfo    asComms[MTXIO_AREA_MAX];            \/\/!< Offsets to header elements in comms areas$/;"	m	struct:__anon170
asCoreStatus	vdec/kernel_device/include/vdecdd.h	/^    VDECDD_sCoreStatus      asCoreStatus[VDECDD_MSVDX_CORE_MAX];                  \/*!< Status for each core on the device.                                   *\/$/;"	m	struct:__anon10
asDecPictStatus	vdec/kernel_device/include/vdecdd.h	/^    VDECDD_sDecPictStatus   asDecPictStatus[VDECFW_MAX_NUM_PICTURES];             \/*!< List of currently decoding pictures status'.                          *\/$/;"	m	struct:__anon10
asDevMem	imgvideo/port_fwrk/libraries/sysdev/generic/code/sysdev_api_km.c	/^SYSDEV_DeviceMem	asDevMem[10];$/;"	v
asDevice	encode/configs/target_config.h	/^static TARGET_sDevice asDevice[] =$/;"	v
asDevice	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_atlas.h	/^static TARGET_sDevice asDevice[] = $/;"	v
asDevice	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_cedarview.h	/^static TARGET_sDevice asDevice[] = $/;"	v
asDevice	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_default.h	/^static TARGET_sDevice asDevice[] = $/;"	v
asDpb	vdec/firmware/include/h264fw_data.h	/^    H264FW_sPicture asDpb[H264FW_MAX_DPB_SIZE];     \/\/!< Decoded Picture Buffer$/;"	m	struct:__anon336
asDpb	vdec/firmware/include/vc1fw_data.h	/^     VC1FW_sPicture  asDpb[VC1FW_MAX_DPB_SIZE];      \/\/!< Decoded Picture Buffer$/;"	m	struct:__anon252
asDpb	vdec/firmware/share/h264fw_data_shared.h	/^    H264FW_sPicture asDpb[H264FW_MAX_DPB_SIZE];     \/\/!< Decoded Picture Buffer$/;"	m	struct:__anon496
asDpb	vdec/firmware/share/vc1fw_data_shared.h	/^     VC1FW_sPicture  asDpb[VC1FW_MAX_DPB_SIZE];      \/\/!< Decoded Picture Buffer$/;"	m	struct:__anon407
asElementStream	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	MTX_HEADER_ELEMENT	asElementStream[MAX_HEADERSIZEWORDS - 1];	\/\/!< array of element data$/;"	m	struct:__anon533
asEndBytesBufInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.h	/^    MSVDXIO_sDdBufInfo       asEndBytesBufInfo[VDEC_STD_MAX];           \/*!< End Bytes buffer info.                                     *\/$/;"	m	struct:__anon80
asExtPicturesData	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    BSPP_sPictureData       asExtPicturesData[VDEC_H264_MVC_MAX_VIEWS];         \/*!<non-base view pictures + picture prefix for next frame *\/$/;"	m	struct:__anon187
asExternalBuffers	encode/kernel_device/include/apiinternal.h	/^	EXTERNAL_BUFFER_ASSOC asExternalBuffers[NUM_EXTERNAL_BUFFERS];$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
asFWPPS	vdec/apis/vdec/libraries/include/vdec_int.h	/^	VDEC_sBufArrayInfo      asFWPPS[MAX_PPSS];              \/*!< Array of PPS buffers.                                  *\/$/;"	m	struct:__anon241
asFWSequence	vdec/apis/vdec/libraries/include/vdec_int.h	/^    VDEC_sBufArrayInfo      asFWSequence[MAX_SEQUENCES];    \/*!< Array of Sequence buffers.                             *\/$/;"	m	struct:__anon241
asFwBinModInfo	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext.h	/^    VDECFW_sFirmwareBinInfo  asFwBinModInfo[VDEC_STD_MAX];   \/*!< Firmware module text, data and relocation sections info.  *\/$/;"	m	struct:__anon159
asFwDataBufInfo	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext.h	/^    MSVDXIO_sDdBufInfo       asFwDataBufInfo[VDEC_STD_MAX];  \/*!< Firmware modules data buffer info.                        *\/$/;"	m	struct:__anon159
asFwTextBufInfo	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext.h	/^    MSVDXIO_sDdBufInfo       asFwTextBufInfo[VDEC_STD_MAX];  \/*!< Firmware modules text buffer info.                        *\/$/;"	m	struct:__anon159
asHISRMsg	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    VXDIO_sHISRMsg          asHISRMsg[MSVDX_MAX_LISR_HISR_MSG]; \/*!< Messages passed between LISR and HISR.                         *\/$/;"	m	struct:__anon87	file:
asHorScalerCoeffRegs	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		asHorScalerCoeffRegs[4];$/;"	m	struct:_IMG_VXE_SCALER_SETUP_
asHuffTables	vdec/apis/vdec/include/vdec_params.h	/^    VDEC_sJPEGHuffmanTableInfo  asHuffTables[JPEG_VDEC_TABLE_CLASS_NUM][JPEG_VDEC_MAX_SETS_HUFFMAN_TABLES];        \/*!< Huffman tables                        *\/$/;"	m	struct:__anon198
asIncIdsList	imgvideo/port_fwrk/libraries/idgen/code/idgen_api.c	/^    LST_T *     asIncIdsList;      \/*!< Array of list to hold IDGEN_sHdlId              *\/$/;"	m	struct:__anon623	file:
asIncomingFifo	encode/kernel_device/include/topaz_device.h	/^	IMG_WRITEBACK_MSG	asIncomingFifo[COMM_INCOMING_FIFO_SIZE];$/;"	m	struct:IMG_COMM_SOCKET_tag
asInfoFormats	imgvideo/imglib/libraries/pixelapi/code/pixel_api.c	/^static PIXEL_sPixelInfo asInfoFormats[NUM_OF_FORMATS];$/;"	v	file:
asInterViewPredictionReference	vdec/firmware/include/h264fw_data.h	/^    H264FW_sPicture asInterViewPredictionReference[H264FW_MAX_NUM_VIEWS];    \/\/!< Inter-view reference components - also used as detail of the previous picture for any particular view, can be used to determine complemetary field pairs$/;"	m	struct:__anon336
asInterViewPredictionReference	vdec/firmware/share/h264fw_data_shared.h	/^    H264FW_sPicture asInterViewPredictionReference[H264FW_MAX_NUM_VIEWS];    \/\/!< Inter-view reference components - also used as detail of the previous picture for any particular view, can be used to determine complemetary field pairs$/;"	m	struct:__anon496
asLastDisplayedPicData	vdec/firmware/include/h264fw_data.h	/^    H264FW_sLastPicData     asLastDisplayedPicData[H264FW_MAX_NUM_VIEWS];$/;"	m	struct:__anon336
asLastDisplayedPicData	vdec/firmware/share/h264fw_data_shared.h	/^    H264FW_sLastPicData     asLastDisplayedPicData[H264FW_MAX_NUM_VIEWS];$/;"	m	struct:__anon496
asLastPicData	vdec/firmware/include/h264fw_data.h	/^    H264FW_sLastPicData     asLastPicData[H264FW_MAX_NUM_VIEWS];        \/\/!< previous picture information to detect complementary field pairs$/;"	m	struct:__anon336
asLastPicData	vdec/firmware/share/h264fw_data_shared.h	/^    H264FW_sLastPicData     asLastPicData[H264FW_MAX_NUM_VIEWS];        \/\/!< previous picture information to detect complementary field pairs$/;"	m	struct:__anon496
asMBParamAllocInfo	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^static PLANT_sMBParamAllocInfo asMBParamAllocInfo[VDEC_STD_MAX - 1] =$/;"	v	file:
asMMU_HeapInfo	encode/kernel_device/libraries/topaz_hp/code/topazmmu.c	/^TALMMU_sHeapInfo	asMMU_HeapInfo [HEAP_ID_NO_OF_HEAPS]=$/;"	v
asMemorySpace	encode/configs/target_config.h	/^static TARGET_sMemorySpace asMemorySpace[] =$/;"	v
asMemorySpace	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_atlas.h	/^static const TARGET_sMemorySpace asMemorySpace[] =$/;"	v
asMemorySpace	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_cedarview.h	/^static const TARGET_sMemorySpace asMemorySpace[] =$/;"	v
asMemorySpace	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_default.h	/^static TARGET_sMemorySpace asMemorySpace[] =$/;"	v
asMmuHeaps	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^static const MMU_sHeap asMmuHeaps[MMU_HEAP_MAX] =$/;"	v	file:
asPanScanWindows	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_sWindow        asPanScanWindows[VDEC_MAX_PANSCAN_WINDOWS];     \/*!< Pan Scan windows.                                                          *\/$/;"	m	struct:__anon229
asPictSegList	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    LST_T                   asPictSegList[BSPP_MAX_PICTURES_PER_BUFFER];       \/\/!< Bitstream segments that contain picture data, one for each field (if present in same group of buffers (elements of type #VDECDD_sBitStrSeg).$/;"	m	struct:__anon186
asPictures	vdec/firmware/include/hevcfw_data.h	/^    HEVCFW_sPictureInDpb asPictures[HEVCFW_MAX_DPB_SIZE];$/;"	m	struct:__anon371
asPictures	vdec/firmware/share/hevcfw_data_shared.h	/^    HEVCFW_sPictureInDpb asPictures[HEVCFW_MAX_DPB_SIZE];$/;"	m	struct:__anon397
asPipeState	vdec/firmware/include/vdecfw.h	/^    VDECFW_sPVDECPipeState asPipeState[VDECFW_MAX_DP];$/;"	m	struct:__anon305
asPipeState	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_sPVDECPipeState asPipeState[VDECFW_MAX_DP];$/;"	m	struct:__anon455
asPipeState	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    VXD_sPipeState asPipeState[VDECFW_MAX_DP];                       \/*!< Pipe state array.                                                *\/$/;"	m	struct:__anon138
asPixelFormats	imgvideo/imglib/libraries/pixelapi/code/pixel_api.c	/^static PIXEL_sPixelInfo asPixelFormats[NUM_OF_FORMATS] =$/;"	v	file:
asPlaneInfo	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_sPlaneInfo     asPlaneInfo[VDEC_PLANE_MAX];  \/*!< The array of info about all the picture planes.$/;"	m	struct:__anon227
asPoolDataList	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.h	/^    LST_T                   asPoolDataList[DECODER_RESTYPE_MAX];        \/*!< Resource pool data.                                        *\/$/;"	m	struct:__anon80
asPrePictSegList	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    LST_T                   asPrePictSegList[BSPP_MAX_PICTURES_PER_BUFFER];    \/\/!< Bitstream segments that contain other (non-picture) data before the picture in the buffer (elements of type #VDECDD_sBitStrSeg).$/;"	m	struct:__anon186
asPreviousPocPicData	vdec/firmware/include/h264fw_data.h	/^    H264FW_sPocPictureData  asPreviousPocPicData[H264FW_MAX_NUM_VIEWS]; \/\/!< previous ref pic for type0, previous pic for type1&2$/;"	m	struct:__anon336
asPreviousPocPicData	vdec/firmware/share/h264fw_data_shared.h	/^    H264FW_sPocPictureData  asPreviousPocPicData[H264FW_MAX_NUM_VIEWS]; \/\/!< previous ref pic for type0, previous pic for type1&2$/;"	m	struct:__anon496
asQuantTables	vdec/apis/vdec/include/vdec_params.h	/^    VDEC_sJPEGDeQuantTableInfo  asQuantTables[JPEG_VDEC_MAX_QUANT_TABLES];                                         \/*!< Quantization tables                   *\/$/;"	m	struct:__anon198
asRPRImages	vdec/firmware/include/realfw_data.h	/^    REALFW_RPR_Images  asRPRImages[REALFW_MAX_RPR_IMAGES];$/;"	m	struct:__anon281
asRefPicFIFO	vdec/firmware/include/avsfw_data.h	/^    AVSFW_sRefPicFIFOEntry  asRefPicFIFO[REF_PIC_FIFO_SIZE];   \/*!< AVS reference picture FIFO                                       *\/$/;"	m	struct:__anon257
asRefPicFIFO	vdec/firmware/share/avsfw_data_shared.h	/^    AVSFW_sRefPicFIFOEntry  asRefPicFIFO[REF_PIC_FIFO_SIZE];   \/*!< AVS reference picture FIFO                                       *\/$/;"	m	struct:__anon387
asRendecBufInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.h	/^    MSVDXIO_sDdBufInfo       asRendecBufInfo[VDEC_NUM_RENDEC_BUFFERS];	\/*!< Rendec buffer info.				                        *\/$/;"	m	struct:__anon80
asStRpsList	vdec/firmware/include/hevcfw_data.h	/^    HEVCFW_sShortTermRefPicSet asStRpsList[HEVCFW_MAX_NUM_ST_REF_PIC_SETS];$/;"	m	struct:__anon363
asStRpsList	vdec/firmware/share/hevcfw_data_shared.h	/^    HEVCFW_sShortTermRefPicSet asStRpsList[HEVCFW_MAX_NUM_ST_REF_PIC_SETS];$/;"	m	struct:__anon389
asTiledRegionCB	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	MMU_sTiledRegionCB      asTiledRegionCB[MMU_NUMBER_OF_TILED_REGIONS];$/;"	m	struct:__anon807	file:
asVerScalerCoeffRegs	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		asVerScalerCoeffRegs[4];$/;"	m	struct:_IMG_VXE_SCALER_SETUP_
asVlcCodes	vdec/firmware/include/vp6fw_data.h	/^    VLC_sSymbolCode asVlcCodes[VP6_VLC_MAX_NUM_CODES];$/;"	m	struct:__anon272
asVlcCodes	vdec/firmware/share/vp6fw_data_shared.h	/^    VLC_sSymbolCode asVlcCodes[VP6_VLC_MAX_NUM_CODES];$/;"	m	struct:__anon483
asVlcIdxTableBufInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.h	/^    MSVDXIO_sDdBufInfo       asVlcIdxTableBufInfo[VDEC_STD_MAX];        \/*!< VLC index table buffer info.                               *\/$/;"	m	struct:__anon80
asVlcTableInfo	vdec/firmware/include/vdecfw.h	/^    VDECFW_sVlcTableInfo asVlcTableInfo[12];$/;"	m	struct:__anon319
asVlcTableInfo	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_sVlcTableInfo asVlcTableInfo[12];$/;"	m	struct:__anon469
asVlcTablesBufInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.h	/^    MSVDXIO_sDdBufInfo       asVlcTablesBufInfo[VDEC_STD_MAX];          \/*!< VLC tables buffer info.                                    *\/$/;"	m	struct:__anon80
async_queue	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^	struct fasync_struct	*async_queue;$/;"	m	struct:imgpci_device	typeref:struct:imgpci_device::fasync_struct
attr_addr	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static struct attribute attr_addr =$/;"	v	typeref:struct:attribute	file:
attr_intaddr	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static struct attribute attr_intaddr =$/;"	v	typeref:struct:attribute	file:
attr_size	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static struct attribute attr_size =$/;"	v	typeref:struct:attribute	file:
auData	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	IMG_UINT32	auData[3];$/;"	m	struct:tagGENERIC_COLOUR
aui16AnchorInterViewReferenceIDLX	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT16  aui16AnchorInterViewReferenceIDLX[2][H264FW_MAX_NUM_VIEWS][H264FW_MAX_NUM_MVC_REFS];     \/\/!< anchor reference list$/;"	m	struct:__anon328
aui16ColBd	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT16 aui16ColBd[HEVCFW_MAX_TILE_COLS + 1];$/;"	m	struct:__anon366
aui16ColBd	vdec/firmware/share/hevcfw_data_shared.h	/^    IMG_UINT16 aui16ColBd[HEVCFW_MAX_TILE_COLS + 1];$/;"	m	struct:__anon392
aui16DpbBitmap	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT16      aui16DpbBitmap[H264FW_MAX_NUM_VIEWS];   \/\/! Bitmap of used slots in each view DPB$/;"	m	struct:__anon336
aui16Elements	vdec/firmware/include/jpegfw_data.h	/^    IMG_UINT16  aui16Elements[64];  \/*!<  Qunatisation Value for 8x8 DCT  *\/$/;"	m	struct:__anon260
aui16NonAnchorInterViewReferenceIDLX	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT16  aui16NonAnchorInterViewReferenceIDLX[2][H264FW_MAX_NUM_VIEWS][H264FW_MAX_NUM_MVC_REFS];  \/\/!< nonanchor reference list$/;"	m	struct:__anon328
aui16NumAnchorRefsX	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT16  aui16NumAnchorRefsX[2][H264FW_MAX_NUM_VIEWS];                      \/\/!< number of elements in aui16AnchorInterViewReferenceIndiciesLX[]$/;"	m	struct:__anon328
aui16NumNonAnchorRefsX	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT16  aui16NumNonAnchorRefsX[2][H264FW_MAX_NUM_VIEWS];                   \/\/!< number of elements in aui16NonAnchorInterViewReferenceIndiciesLX[]$/;"	m	struct:__anon328
aui16RCConfigTable6	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT16		aui16RCConfigTable6[27];$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
aui16RCConfigTable7	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT16		aui16RCConfigTable7[27];$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
aui16RowBd	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT16 aui16RowBd[HEVCFW_MAX_TILE_ROWS + 1];$/;"	m	struct:__anon366
aui16RowBd	vdec/firmware/share/hevcfw_data_shared.h	/^    IMG_UINT16 aui16RowBd[HEVCFW_MAX_TILE_ROWS + 1];$/;"	m	struct:__anon392
aui16ViewIds	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT16  aui16ViewIds[H264FW_MAX_NUM_VIEWS];   \/\/!< a Map in order of VOIdx of view_id's$/;"	m	struct:__anon328
aui32BOPNumer	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	IMG_UINT32 aui32BOPNumer[IMG_MAX_NUM_PLANES];	\/*! Per plane numerators for bytes per pixel calculation. *\/$/;"	m	struct:__anon816
aui32BitPlanesBufferBaseAddress	vdec/firmware/include/vc1fw_data.h	/^    IMG_UINT32 aui32BitPlanesBufferBaseAddress[VC1FW_MAX_NUM_BITPLANES]; \/\/!< $/;"	m	struct:__anon248
aui32BitPlanesBufferBaseAddress	vdec/firmware/include/vc1fw_data.h	/^    IMG_UINT32 aui32BitPlanesBufferBaseAddress[VC1FW_MAX_NUM_BITPLANES];$/;"	m	struct:__anon251
aui32BottomComponentOffset	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_UINT32				aui32BottomComponentOffset[3];$/;"	m	struct:__anon518
aui32Buf	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32 aui32Buf[1];   \/\/!< Buffer start.$/;"	m	struct:__anon306
aui32BufRem	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32 aui32BufRem[VDECFW_COMPLETION_COMMS_BUF_SIZE - 1];   \/\/!< Remainder completion message buffer.$/;"	m	struct:__anon309
aui32BufRem	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32 aui32BufRem[VDECFW_CONTROL_COMMS_BUF_SIZE - 1];      \/\/!< Remainder control message buffer.$/;"	m	struct:__anon307
aui32BufRem	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32 aui32BufRem[VDECFW_DECODE_COMMS_BUF_SIZE - 1];       \/\/!< Remainder decode message buffer.$/;"	m	struct:__anon308
aui32BufferSize	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    IMG_UINT32  aui32BufferSize[VDEC_NUM_RENDEC_BUFFERS];      \/*!< Size of Rendec buffer 0 in multiples of 4KB.        *\/$/;"	m	struct:__anon67
aui32ByteOffset	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32      aui32ByteOffset[VDECFW_PLANE_MAX];  \/\/!< Virtual Address of each plane$/;"	m	struct:__anon312
aui32CheckPoint	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32  aui32CheckPoint[VDECFW_CHECKPOINT_MAX]; \/\/!< MessageID at each checkpoint$/;"	m	struct:__anon304
aui32CheckPoint	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32  aui32CheckPoint[VDECFW_CHECKPOINT_MAX]; \/\/!< TransactionID at each checkpoint$/;"	m	struct:__anon303
aui32CheckPoint	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_UINT32     aui32CheckPoint[VDECFW_CHECKPOINT_MAX]; \/*!< Transaction id at each checkpoint.                         *\/$/;"	m	struct:__anon137
aui32ChromaOffset	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32              aui32ChromaOffset[IMG_MAX_NUM_PLANES];  \/*!< Offset (in bytes) to each chroma plane (required when !bPacked).   *\/$/;"	m	struct:__anon223
aui32CmdHorizChromaCoeff	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^    IMG_UINT32  aui32CmdHorizChromaCoeff[VDECFW_NUM_SCALE_COEFFS];  \/\/!< HORIZONTAL_CHROMA_COEFFICIENTS$/;"	m	struct:__anon63	file:
aui32CmdHorizLumaCoeff	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^    IMG_UINT32  aui32CmdHorizLumaCoeff[VDECFW_NUM_SCALE_COEFFS];    \/\/!< HORIZONTAL_LUMA_COEFFICIENTS$/;"	m	struct:__anon63	file:
aui32CmdVertChromaCoeff	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^    IMG_UINT32  aui32CmdVertChromaCoeff[VDECFW_NUM_SCALE_COEFFS];   \/\/!< VERTICAL_CHROMA_COEFFICIENTS$/;"	m	struct:__anon63	file:
aui32CmdVertLumaCoeff	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^    IMG_UINT32  aui32CmdVertLumaCoeff[VDECFW_NUM_SCALE_COEFFS];     \/\/!< VERTICAL_LUMA_COEFFICIENTS$/;"	m	struct:__anon63	file:
aui32ComponentInfo	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_SURF_COMPONENT_INFO	aui32ComponentInfo[3];$/;"	m	struct:__anon518
aui32ComponentOffset	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_UINT32				aui32ComponentOffset[3];$/;"	m	struct:__anon518
aui32ControlMsgHdr	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	/^        IMG_UINT32 aui32ControlMsgHdr[VDECFW_CONTROL_COMMS_BUF_SIZE];$/;"	m	union:__anon167::__anon168	file:
aui32DMACStatus	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_UINT32     aui32DMACStatus[2];                     \/*!< DMAC CNT on SR channels - 2 and 3.                         *\/$/;"	m	struct:__anon137
aui32Data	vdec/firmware/include/vdecfw_bin.h	/^    IMG_UINT32 * aui32Data;                      \/*!< Buffer with firmware data.                          *\/$/;"	m	struct:__anon337
aui32DataReloc	vdec/firmware/include/vdecfw_bin.h	/^    IMG_UINT32 * aui32DataReloc;                 \/*!< Buffer with data section relocation data.           *\/$/;"	m	struct:__anon337
aui32DecodedPicts	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32              aui32DecodedPicts[VDECFW_MAX_NUM_PICTURES];           \/*!< list of retained decoded pictures.                                    *\/$/;"	m	struct:__anon10
aui32DisplayList	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32  aui32DisplayList[VDECFW_MAX_NUM_PICTURES];   \/\/!< List of TransactionIDs indicating buffers ready to display, in display order$/;"	m	struct:__anon311
aui32DpbPicOrderDiff	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT32 aui32DpbPicOrderDiff[HEVCFW_NUM_DPB_DIFF_REGS];$/;"	m	struct:__anon369
aui32FragmentSize	vdec/firmware/include/realfw_data.h	/^    IMG_UINT32  aui32FragmentSize[REALFW_MAX_FRAGMENTS];$/;"	m	struct:__anon282
aui32FragmentSize	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^            IMG_UINT32  aui32FragmentSize[REALFW_MAX_FRAGMENTS];$/;"	m	struct:__anon178::__anon179::__anon180
aui32H264MaxDpbMbs	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^static IMG_UINT32 aui32H264MaxDpbMbs[H264_LEVEL_MAJOR_NUM][H264_LEVEL_MINOR_NUM] =$/;"	v	file:
aui32HNumer	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	IMG_UINT32 aui32HNumer[IMG_MAX_NUM_PLANES];		\/*! Per plane numerators for horizontal pixel sub-sampling calculation. *\/$/;"	m	struct:__anon816
aui32HpCoreRegId	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^static IMG_HANDLE aui32HpCoreRegId[TOPAZHP_MAX_NUM_PIPES];$/;"	v	file:
aui32HuffProbs	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT32 aui32HuffProbs[MAX_ENTROPY_TOKENS];$/;"	m	struct:__anon272
aui32InitialContext	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    IMG_UINT32  aui32InitialContext[6];                        \/*!< Initial context for Rendec.                         *\/$/;"	m	struct:__anon67
aui32LTRefHeader	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		aui32LTRefHeader[MAX_SOURCE_SLOTS_SL];$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
aui32MTXBase_non_oold_multi_Data	vdec/firmware/bin/base_non_oold_multi_bin.c	/^IMG_UINT32 aui32MTXBase_non_oold_multi_Data[] =$/;"	v
aui32MTXBase_non_oold_multi_DataReloc	vdec/firmware/bin/base_non_oold_multi_bin.c	/^IMG_UINT32 aui32MTXBase_non_oold_multi_DataReloc[] =$/;"	v
aui32MTXBase_non_oold_multi_Text	vdec/firmware/bin/base_non_oold_multi_bin.c	/^IMG_UINT32 aui32MTXBase_non_oold_multi_Text[] =$/;"	v
aui32MTXBase_non_oold_multi_TextReloc	vdec/firmware/bin/base_non_oold_multi_bin.c	/^IMG_UINT32 aui32MTXBase_non_oold_multi_TextReloc[] =$/;"	v
aui32MTXBase_non_oold_multi_TextRelocFullAddr	vdec/firmware/bin/base_non_oold_multi_bin.c	/^IMG_UINT32 aui32MTXBase_non_oold_multi_TextRelocFullAddr[] =$/;"	v
aui32MTXParser_non_oold_multi_avs_Data	vdec/firmware/bin/parser_non_oold_multi_avs_bin.c	/^IMG_UINT32 aui32MTXParser_non_oold_multi_avs_Data[] =$/;"	v
aui32MTXParser_non_oold_multi_avs_Text	vdec/firmware/bin/parser_non_oold_multi_avs_bin.c	/^IMG_UINT32 aui32MTXParser_non_oold_multi_avs_Text[] =$/;"	v
aui32MTXParser_non_oold_multi_h264_Data	vdec/firmware/bin/parser_non_oold_multi_h264_bin.c	/^IMG_UINT32 aui32MTXParser_non_oold_multi_h264_Data[] =$/;"	v
aui32MTXParser_non_oold_multi_h264_Text	vdec/firmware/bin/parser_non_oold_multi_h264_bin.c	/^IMG_UINT32 aui32MTXParser_non_oold_multi_h264_Text[] =$/;"	v
aui32MTXParser_non_oold_multi_jpeg_Data	vdec/firmware/bin/parser_non_oold_multi_jpeg_bin.c	/^IMG_UINT32 aui32MTXParser_non_oold_multi_jpeg_Data[] =$/;"	v
aui32MTXParser_non_oold_multi_jpeg_Text	vdec/firmware/bin/parser_non_oold_multi_jpeg_bin.c	/^IMG_UINT32 aui32MTXParser_non_oold_multi_jpeg_Text[] =$/;"	v
aui32MTXParser_non_oold_multi_mpeg2_Data	vdec/firmware/bin/parser_non_oold_multi_mpeg2_bin.c	/^IMG_UINT32 aui32MTXParser_non_oold_multi_mpeg2_Data[] =$/;"	v
aui32MTXParser_non_oold_multi_mpeg2_Text	vdec/firmware/bin/parser_non_oold_multi_mpeg2_bin.c	/^IMG_UINT32 aui32MTXParser_non_oold_multi_mpeg2_Text[] =$/;"	v
aui32MTXParser_non_oold_multi_mpeg4_Data	vdec/firmware/bin/parser_non_oold_multi_mpeg4_bin.c	/^IMG_UINT32 aui32MTXParser_non_oold_multi_mpeg4_Data[] =$/;"	v
aui32MTXParser_non_oold_multi_mpeg4_Text	vdec/firmware/bin/parser_non_oold_multi_mpeg4_bin.c	/^IMG_UINT32 aui32MTXParser_non_oold_multi_mpeg4_Text[] =$/;"	v
aui32MTXParser_non_oold_multi_real_Data	vdec/firmware/bin/parser_non_oold_multi_real_bin.c	/^IMG_UINT32 aui32MTXParser_non_oold_multi_real_Data[] =$/;"	v
aui32MTXParser_non_oold_multi_real_Text	vdec/firmware/bin/parser_non_oold_multi_real_bin.c	/^IMG_UINT32 aui32MTXParser_non_oold_multi_real_Text[] =$/;"	v
aui32MTXParser_non_oold_multi_vc1_Data	vdec/firmware/bin/parser_non_oold_multi_vc1_bin.c	/^IMG_UINT32 aui32MTXParser_non_oold_multi_vc1_Data[] =$/;"	v
aui32MTXParser_non_oold_multi_vc1_Text	vdec/firmware/bin/parser_non_oold_multi_vc1_bin.c	/^IMG_UINT32 aui32MTXParser_non_oold_multi_vc1_Text[] =$/;"	v
aui32MTXParser_non_oold_multi_vp6_Data	vdec/firmware/bin/parser_non_oold_multi_vp6_bin.c	/^IMG_UINT32 aui32MTXParser_non_oold_multi_vp6_Data[] =$/;"	v
aui32MTXParser_non_oold_multi_vp6_Text	vdec/firmware/bin/parser_non_oold_multi_vp6_bin.c	/^IMG_UINT32 aui32MTXParser_non_oold_multi_vp6_Text[] =$/;"	v
aui32MTXParser_non_oold_multi_vp8_Data	vdec/firmware/bin/parser_non_oold_multi_vp8_bin.c	/^IMG_UINT32 aui32MTXParser_non_oold_multi_vp8_Data[] =$/;"	v
aui32MTXParser_non_oold_multi_vp8_Text	vdec/firmware/bin/parser_non_oold_multi_vp8_bin.c	/^IMG_UINT32 aui32MTXParser_non_oold_multi_vp8_Text[] =$/;"	v
aui32MaxHeight	vdec/kernel_device/include/msvdx.h	/^    IMG_UINT32          aui32MaxHeight[VDEC_STD_MAX];   \/*!< Maximum coded frame height (in pixels) for each standard.      *\/$/;"	m	struct:MSVDX_sCoreProps_tag
aui32MaxWidth	vdec/kernel_device/include/msvdx.h	/^    IMG_UINT32          aui32MaxWidth[VDEC_STD_MAX];    \/*!< Maximum coded frame width (in pixels) for each standard.       *\/$/;"	m	struct:MSVDX_sCoreProps_tag
aui32MmuTiling	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32      aui32MmuTiling[MSVDX_CORE_CR_MMU_TILE_NO_ENTRIES];          \/*!< MMU_TILE          *\/$/;"	m	struct:__anon315
aui32MmuTilingExt	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32      aui32MmuTilingExt[MSVDX_CORE_CR_MMU_TILE_EXT_NO_ENTRIES];   \/*!< MMU_TILE_EXT      *\/$/;"	m	struct:__anon315
aui32MsgBuf	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_UINT32  aui32MsgBuf[MSVDX_SIZE_MSG_BUFFER]; \/*!< Message buffer used for messages received from MTX.  *\/$/;"	m	struct:__anon143
aui32MsvdxCodecMode	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^static IMG_UINT32 aui32MsvdxCodecMode[VDEC_STD_MAX] =$/;"	v	file:
aui32NextDisplayItemParent	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32              aui32NextDisplayItemParent[VDECFW_MAX_NUM_PICTURES];  \/*!< List of picture transactions that indicate the corresponding display. *\/$/;"	m	struct:__anon10
aui32NextDisplayItems	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32              aui32NextDisplayItems[VDECFW_MAX_NUM_PICTURES];       \/*!< List of picture transactions pending display.                         *\/$/;"	m	struct:__anon10
aui32NextReleaseItemParent	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32              aui32NextReleaseItemParent[VDECFW_MAX_NUM_PICTURES];  \/*!< List of picture transactions that indicate the corresponding release. *\/$/;"	m	struct:__anon10
aui32NextReleaseItems	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32              aui32NextReleaseItems[VDECFW_MAX_NUM_PICTURES];       \/*!< List of picture transactions pending release.                         *\/$/;"	m	struct:__anon10
aui32PTD	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32      aui32PTD[1];$/;"	m	struct:__anon321
aui32PictCmds	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT32              aui32PictCmds[VDECFW_CMD_MAX];        \/\/!< Output control: rotation, scaling, oold, etc.$/;"	m	struct:__anon332
aui32PictCmds	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32              aui32PictCmds[VDECFW_CMD_MAX];      \/*!<                                                                                                                        *\/$/;"	m	struct:__anon317
aui32PlaneOffsets	vdec/firmware/include/jpegfw_data.h	/^    IMG_UINT32 aui32PlaneOffsets[JPEG_VDEC_PLANE_MAX];                 \/*!< Reference (output) picture base addresses *\/$/;"	m	struct:__anon261
aui32PreloadBufferBaseAddress	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT32              aui32PreloadBufferBaseAddress[H264FW_MAX_PLANES];    \/\/!< Buffers for context preload for colour plane switching (6.x.x)$/;"	m	struct:__anon332
aui32PsrRelocData	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32              aui32PsrRelocData[VDECFW_RELOC_SIZE];  \/*!< Data for text section and data section relocations. We have DataReloc(IMG_UINT32), TextReloc (IMG_UINT32),$/;"	m	struct:__anon316
aui32RCConfig8	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32  aui32RCConfig8;$/;"	m	struct:tag_IMG_BIAS_TABLES
aui32RCConfig9	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32	aui32RCConfig9;$/;"	m	struct:tag_IMG_BIAS_TABLES
aui32RCConfigTable0	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32 aui32RCConfigTable0[53];$/;"	m	struct:tag_IMG_BIAS_TABLES
aui32RCConfigTable4	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32 aui32RCConfigTable4[53];$/;"	m	struct:tag_IMG_BIAS_TABLES
aui32RCConfigTable5	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32 aui32RCConfigTable5[53];$/;"	m	struct:tag_IMG_BIAS_TABLES
aui32RCConfigTable6	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32 aui32RCConfigTable6[53];$/;"	m	struct:tag_IMG_BIAS_TABLES
aui32RCConfigTable7	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32 aui32RCConfigTable7[53];$/;"	m	struct:tag_IMG_BIAS_TABLES
aui32ReleaseList	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32  aui32ReleaseList[VDECFW_MAX_NUM_PICTURES + VDECFW_MAX_NUM_VIEWS];  \/\/!< List of TransactionIDs indicating buffers that are no longer required for reference$/;"	m	struct:__anon311
aui32RendecBufInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    MSVDXIO_sDdBufInfo      aui32RendecBufInfo[VDEC_NUM_RENDEC_BUFFERS];  \/*!< Device virtual address of rendec buffers.            *\/$/;"	m	struct:__anon87	file:
aui32RendecInitialContext	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32      aui32RendecInitialContext[6];       \/*!< VEC_RENDEC_CONTEXT0 - VEC_RENDEC_CONTEXT5  *\/$/;"	m	struct:__anon320
aui32ResourceSize	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.c	/^static const IMG_UINT32 aui32ResourceSize[DECODER_RESTYPE_MAX] =$/;"	v	file:
aui32ScalingLists	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT32 aui32ScalingLists[HEVCFW_SCALING_LISTS_BUFSIZE * 2];$/;"	m	struct:__anon366
aui32ScalingLists	vdec/firmware/share/hevcfw_data_shared.h	/^    IMG_UINT32 aui32ScalingLists[HEVCFW_SCALING_LISTS_BUFSIZE * 2];$/;"	m	struct:__anon392
aui32SliceMap	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		aui32SliceMap[MAX_SOURCE_SLOTS_SL];		\/\/!< Slice map of the source picture$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
aui32Sort	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT32 aui32Sort[MAX_ENTROPY_TOKENS];           \/\/ Canonical (probability) sort order for the leaf nodes$/;"	m	struct:__anon272
aui32SourceSlotPOC	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32			aui32SourceSlotPOC[MAX_SOURCE_SLOTS_SL];	\/\/!< POCs of frames in slots$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
aui32Stride	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32              aui32Stride[IMG_MAX_NUM_PLANES];         \/*!< Image stride (in bytes) of planes, could be different for different planes*\/$/;"	m	struct:__anon223
aui32Text	vdec/firmware/include/vdecfw_bin.h	/^    IMG_UINT32 * aui32Text;                      \/*!< Buffer with firmware text.                          *\/$/;"	m	struct:__anon337
aui32TextReloc	vdec/firmware/include/vdecfw_bin.h	/^    IMG_UINT32 * aui32TextReloc;                 \/*!< Buffer with text section relocation data.           *\/$/;"	m	struct:__anon337
aui32TextRelocFullAddr	vdec/firmware/include/vdecfw_bin.h	/^    IMG_UINT32 * aui32TextRelocFullAddr;         \/*!< Buffer addresses used for text relocation.          *\/$/;"	m	struct:__anon337
aui32Tile256x16RowStride	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^const IMG_UINT32 aui32Tile256x16RowStride[] =$/;"	v
aui32Tile512x8RowStride	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^const IMG_UINT32 aui32Tile512x8RowStride[] =$/;"	v
aui32TopazRegMemSpceId	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^	IMG_HANDLE aui32TopazRegMemSpceId[TOPAZHP_MAX_NUM_PIPES];       \/\/!< Memspace ID for TOPAZ registers$/;"	m	struct:tag_IMG_FW_CONTEXT
aui32VLCRegId	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^static IMG_HANDLE aui32VLCRegId[TOPAZHP_MAX_NUM_PIPES];$/;"	v	file:
aui32VNumer	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	IMG_UINT32 aui32VNumer[IMG_MAX_NUM_PLANES];		\/*! Per plane numerators for vertical pixel sub-sampling calculation. *\/$/;"	m	struct:__anon816
aui32WeightedPredictionVirtAddr	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		aui32WeightedPredictionVirtAddr[MAX_SOURCE_SLOTS_SL];$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
aui3CompletionMsgHdr	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	/^        IMG_UINT32 aui3CompletionMsgHdr[VDECFW_COMPLETION_COMMS_BUF_SIZE];$/;"	m	union:__anon167::__anon168	file:
aui3DecodeMsgHdr	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	/^        IMG_UINT32 aui3DecodeMsgHdr[VDECFW_DECODE_COMMS_BUF_SIZE];$/;"	m	union:__anon167::__anon168	file:
aui8Bits	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT8			aui8Bits;		\/\/!< Raw data to be inserted.$/;"	m	struct:__anon532
aui8Bits	vdec/firmware/include/jpegfw_data.h	/^    IMG_UINT8  aui8Bits[16];     \/*!< number of bits  *\/$/;"	m	struct:__anon259
aui8ChromaIntraQMatrix	vdec/firmware/include/mpeg2fw_data.h	/^    IMG_UINT8  aui8ChromaIntraQMatrix[64];       \/*!< 8X8 chroma intra quantisation matrix in zigzag scanning order      *\/$/;"	m	struct:__anon275
aui8ChromaNonIntraQMatrix	vdec/firmware/include/mpeg2fw_data.h	/^    IMG_UINT8  aui8ChromaNonIntraQMatrix[64];    \/*!< 8X8 chroma non-intra quantisation matrix in zigzag scanning order  *\/$/;"	m	struct:__anon275
aui8ChromaQuantParams	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT8	aui8ChromaQuantParams[QUANT_TABLE_SIZE_BYTES];	\/\/!< Chroma quant params$/;"	m	struct:__anon552
aui8CompletionFenceID	vdec/firmware/include/vdecfw.h	/^    IMG_UINT8  aui8CompletionFenceID[VDECFW_MSGID_COMPLETION_TYPES];$/;"	m	struct:__anon303
aui8CompletionFenceID	vdec/firmware/include/vdecfw.h	/^    IMG_UINT8 aui8CompletionFenceID[VDECFW_MSGID_COMPLETION_TYPES];$/;"	m	struct:__anon305
aui8CompletionFenceID	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    IMG_UINT8  aui8CompletionFenceID[VDECFW_MSGID_COMPLETION_TYPES];  \/*!< FenceID of last message received in the completion message buffer.  *\/$/;"	m	struct:__anon66
aui8CompletionFenceID	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_UINT8 aui8CompletionFenceID[VDECFW_MSGID_COMPLETION_TYPES];  \/*!< FenceID of last message processed in completion message buffer.  *\/$/;"	m	struct:__anon138
aui8ControlFenceID	vdec/firmware/include/vdecfw.h	/^    IMG_UINT8  aui8ControlFenceID[VDECFW_MSGID_CONTROL_TYPES];$/;"	m	struct:__anon303
aui8ControlFenceID	vdec/firmware/include/vdecfw.h	/^    IMG_UINT8 aui8ControlFenceID[VDECFW_MSGID_CONTROL_TYPES];$/;"	m	struct:__anon305
aui8ControlFenceID	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    IMG_UINT8  aui8ControlFenceID[VDECFW_MSGID_CONTROL_TYPES];        \/*!< FenceID of last message sent to the control message buffer.         *\/$/;"	m	struct:__anon66
aui8ControlFenceID	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_UINT8 aui8ControlFenceID[VDECFW_MSGID_CONTROL_TYPES];        \/*!< FenceID of last message processed in control message buffer.     *\/$/;"	m	struct:__anon138
aui8DCT_Coefficients	vdec/firmware/include/vp8fw_data.h	/^    IMG_UINT8               aui8DCT_Coefficients[VP8FW_BLOCK_TYPES][VP8FW_COEF_BANDS][VP8FW_PREV_COEF_CONTEXTS][VP8FW_MAX_COEF_TOKENS-1];$/;"	m	struct:__anon356
aui8DCT_Coefficients	vdec/firmware/include/vp8fw_data.h	/^    IMG_UINT8   aui8DCT_Coefficients[VP8FW_BLOCK_TYPES][VP8FW_COEF_BANDS][VP8FW_PREV_COEF_CONTEXTS][VP8FW_MAX_COEF_TOKENS-1];$/;"	m	struct:__anon361
aui8DecodeFenceID	vdec/firmware/include/vdecfw.h	/^    IMG_UINT8  aui8DecodeFenceID[VDECFW_MSGID_DECODE_TYPES];$/;"	m	struct:__anon303
aui8DecodeFenceID	vdec/firmware/include/vdecfw.h	/^    IMG_UINT8 aui8DecodeFenceID[VDECFW_MSGID_DECODE_TYPES];$/;"	m	struct:__anon305
aui8DecodeFenceID	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    IMG_UINT8  aui8DecodeFenceID[VDECFW_MSGID_DECODE_TYPES];          \/*!< FenceID of last message sent to the decode message buffer.          *\/$/;"	m	struct:__anon66
aui8DecodeFenceID	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_UINT8 aui8DecodeFenceID[VDECFW_MSGID_DECODE_TYPES];          \/*!< FenceID of last message processed in decode message buffer.      *\/$/;"	m	struct:__anon138
aui8DisplayFlags	vdec/firmware/include/vdecfw.h	/^    IMG_UINT8   aui8DisplayFlags[VDECFW_MAX_NUM_PICTURES];   \/\/!< List of flags for each TID in the DisplayList$/;"	m	struct:__anon311
aui8DisplayViewIds	vdec/firmware/include/vdecfw.h	/^    IMG_UINT16  aui8DisplayViewIds[VDECFW_MAX_NUM_PICTURES];$/;"	m	struct:__anon311
aui8EndBytes	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.c	/^static const IMG_UINT8 aui8EndBytes[VDEC_STD_MAX][DECODER_END_BYTES_SIZE] =$/;"	v	file:
aui8FWCompletionMsg	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT8                   aui8FWCompletionMsg[VDECFW_MSGID_COMPLETION_TYPES];     \/*!< Last Completion Message Processed.         *\/$/;"	m	struct:__anon7
aui8FWControlMsg	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT8                   aui8FWControlMsg[VDECFW_MSGID_CONTROL_TYPES];           \/*!< Last Control Message Processed.            *\/$/;"	m	struct:__anon7
aui8FWDecodeMsg	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT8                   aui8FWDecodeMsg[VDECFW_MSGID_DECODE_TYPES];             \/*!< Last Decode Message Processed.             *\/$/;"	m	struct:__anon7
aui8HorizChromaCoeffs	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^    IMG_UINT8       aui8HorizChromaCoeffs[4][16];$/;"	m	struct:__anon94
aui8HorizLumaCoeffs	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^    IMG_UINT8       aui8HorizLumaCoeffs[4][16];$/;"	m	struct:__anon94
aui8HostCompletionMsg	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT8                   aui8HostCompletionMsg[VDECFW_MSGID_COMPLETION_TYPES];     \/*!< Last Completion Message Processed.         *\/$/;"	m	struct:__anon7
aui8HostControlMsg	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT8                   aui8HostControlMsg[VDECFW_MSGID_CONTROL_TYPES];           \/*!< Last Control Message Processed.            *\/$/;"	m	struct:__anon7
aui8HostDecodeMsg	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT8                   aui8HostDecodeMsg[VDECFW_MSGID_DECODE_TYPES];             \/*!< Last Decode Message Processed.             *\/$/;"	m	struct:__anon7
aui8IntraQMatrix	vdec/firmware/include/mpeg2fw_data.h	/^    IMG_UINT8  aui8IntraQMatrix[64];             \/*!< 8X8 intra quantisation matrix in zigzag scanning order             *\/$/;"	m	struct:__anon275
aui8LumaQuantParams	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT8	aui8LumaQuantParams[QUANT_TABLE_SIZE_BYTES];	\/\/!< Luma quant params$/;"	m	struct:__anon552
aui8MTXBase_non_oold_multi_TextRelocType	vdec/firmware/bin/base_non_oold_multi_bin.c	/^IMG_UINT8 aui8MTXBase_non_oold_multi_TextRelocType[] =$/;"	v
aui8MVContext	vdec/firmware/include/vp8fw_data.h	/^    IMG_UINT8               aui8MVContext[2][VP8FW_MV_PCOUNT];$/;"	m	struct:__anon356
aui8MVContext	vdec/firmware/include/vp8fw_data.h	/^    IMG_UINT8   aui8MVContext[2][VP8FW_MV_PCOUNT];$/;"	m	struct:__anon361
aui8NonIntraQMatrix	vdec/firmware/include/mpeg2fw_data.h	/^    IMG_UINT8  aui8NonIntraQMatrix[64];          \/*!< 8X8 non-intra quantisation matrix in zigzag scanning order         *\/$/;"	m	struct:__anon275
aui8NumRefIdxlXActiveMinus1	vdec/apis/vdec/include/vdec_params.h	/^    IMG_UINT8       aui8NumRefIdxlXActiveMinus1[2];         \/*!< num_ref_idx_lX_active_minus1[] + 1         *\/$/;"	m	struct:__anon195
aui8PicOnLevel	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT8		aui8PicOnLevel[MAX_REF_LEVELS];$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
aui8ProbUVPlane	vdec/firmware/include/vp8fw_data.h	/^    IMG_UINT8   aui8ProbUVPlane[3];$/;"	m	struct:__anon361
aui8ProbYPlane	vdec/firmware/include/vp8fw_data.h	/^    IMG_UINT8   aui8ProbYPlane[4];$/;"	m	struct:__anon361
aui8StartCode	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.c	/^static const IMG_UINT8 aui8StartCode[] =$/;"	v	file:
aui8TextRelocType	vdec/firmware/include/vdecfw_bin.h	/^    IMG_UINT8  * aui8TextRelocType;              \/*!< Buffer with types of text section relocations.      *\/$/;"	m	struct:__anon337
aui8Values	vdec/firmware/include/jpegfw_data.h	/^    IMG_UINT8  aui8Values[256];  \/*!< codeword value  *\/$/;"	m	struct:__anon259
aui8VertChromaCoeffs	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^    IMG_UINT8       aui8VertChromaCoeffs[4][16];$/;"	m	struct:__anon94
aui8VertLumaCoeffs	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^    IMG_UINT8       aui8VertLumaCoeffs[4][16];$/;"	m	struct:__anon94
b128ByteInterleave	vdec/apis/vdec/include/vdec_api.h	/^    IMG_BOOL                b128ByteInterleave;                     \/*!< Indicates whether 128-byte interleaving is applied to tiling.      *\/$/;"	m	struct:__anon223
b128ByteInterleave	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_BOOL            b128ByteInterleave;     \/*!< Indicates whether 128-byte interleaving is$/;"	m	struct:__anon41
b16EnableMvc	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_BOOL16		b16EnableMvc;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
b16Hierarchical	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_BOOL16	b16Hierarchical;$/;"	m	struct:__anon520
b16NoSequenceHeaders	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_BOOL16		b16NoSequenceHeaders;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
b2ndFieldOfPair	vdec/firmware/include/vdecfw.h	/^    IMG_BOOL8   b2ndFieldOfPair;                             \/\/!< Set if the current field is a pair to the previous field$/;"	m	struct:__anon311
b36bitMemTwiddle	vdec/firmware/include/vdecfw.h	/^    IMG_BOOL        b36bitMemTwiddle;$/;"	m	struct:__anon321
b4kScalingCoeffs	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            b4kScalingCoeffs;               \/*!<                                                                *\/$/;"	m	struct:MSVDX_sCoreProps_tag
b4x4TransformMBNotAvailable	vdec/firmware/include/h264fw_data.h	/^    IMG_BOOL8   b4x4TransformMBNotAvailable;                \/\/!< Treat CABAC 4:4:4 4x4 transform as not available$/;"	m	struct:__anon329
b4x4TransformMBNotAvailable	vdec/firmware/include/h264fw_data.h	/^    IMG_BOOL8   b4x4TransformMBNotAvailable;            \/\/!< Disable CABAC 4:4:4 4x4 transform as not available$/;"	m	struct:__anon328
b64ByteFixedStrides	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            b64ByteFixedStrides;            \/*!< All fixed strides are 64-byte multiples                        *\/$/;"	m	struct:MSVDX_sCoreProps_tag
b8ArbitrarySO	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_BOOL8		b8ArbitrarySO;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
b8CodedHeaderPerSlice	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_BOOL8		b8CodedHeaderPerSlice;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
b8DisableBitStuffing	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_BOOL8		b8DisableBitStuffing;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
b8FirstPic	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_BOOL8		b8FirstPic;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
b8Hierarchical	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_BOOL8		b8Hierarchical;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
b8InsertHRDparams	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_BOOL8		b8InsertHRDparams;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
b8IsInterlaced	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_BOOL8		b8IsInterlaced;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
b8ReconIsLongTerm	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_BOOL8		b8ReconIsLongTerm;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
b8Ref0IsLongTerm	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_BOOL8		b8Ref0IsLongTerm;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
b8Ref1IsLongTerm	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_BOOL8		b8Ref1IsLongTerm;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
b8TopFieldFirst	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_BOOL8		b8TopFieldFirst;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
b8WeightedPredictionEnabled	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_BOOL8		b8WeightedPredictionEnabled;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
b8bitHighColour	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            b8bitHighColour;                \/*!< 8-bit 4:2:2 and 4:4:4 encoded material supported               *\/$/;"	m	struct:MSVDX_sCoreProps_tag
b8kScalingCoeffs	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            b8kScalingCoeffs;               \/*!<                                                                *\/$/;"	m	struct:MSVDX_sCoreProps_tag
bAPM	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    IMG_BOOL                bAPM;                \/*!< We want to do APM                                     *\/$/;"	m	struct:scheduler_sContext_tag	file:
bAPM	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_BOOL                bAPM;                       \/*!< Indicates whether Active Power Management is enabled$/;"	m	struct:__anon36
bAPM	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_BOOL                    bAPM;                       \/*!< Indicates whether Active Power Management is enabled$/;"	m	struct:__anon57	file:
bAborted	encode/kernel_device/include/apiinternal.h	/^	IMG_BOOL			bAborted;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
bAbsDelta	vdec/firmware/include/vp8fw_data.h	/^    IMG_BOOL    bAbsDelta;$/;"	m	struct:__anon361
bAdvancedProfile	vdec/firmware/include/vc1fw_data.h	/^    IMG_BOOL   bAdvancedProfile;$/;"	m	struct:__anon250
bAllocMBParamBuffers	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^    IMG_BOOL    bAllocMBParamBuffers;   \/*!< Flag to indicate allocation of MB parameters buffers.            *\/$/;"	m	struct:__anon101	file:
bArbitrarySO	encode/kernel_device/include/apiinternal.h	/^	IMG_BOOL	bArbitrarySO;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
bAutoClockGatingSupport	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            bAutoClockGatingSupport;        \/*!< Auto clock-gating supported                                    *\/$/;"	m	struct:MSVDX_sCoreProps_tag
bAutoEncode	encode/kernel_device/include/apiinternal.h	/^	IMG_BOOL		bAutoEncode;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
bAutoSelectPMFlag	vdec/firmware/include/vp6fw_data.h	/^    IMG_BOOL   bAutoSelectPMFlag;$/;"	m	struct:__anon272
bAuxLineBufSupported	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            bAuxLineBufSupported;           \/*!<                                                                *\/$/;"	m	struct:MSVDX_sCoreProps_tag
bAvs	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            bAvs;                           \/*!< AVS supported                                                  *\/$/;"	m	struct:MSVDX_sCoreProps_tag
bBPictures	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_BOOL                   bBPictures;$/;"	m	struct:__anon345
bBUSkipDisable	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^			IMG_BOOL16	bBUSkipDisable;		\/\/!< Disable BU skipping$/;"	m	struct:__anon535::__anon536::__anon538
bBandwidthEfficient	vdec/apis/vdec/include/vdec_api.h	/^    IMG_BOOL            bBandwidthEfficient;    \/*!< Minimises bandwidth at the expense of memory.          *\/$/;"	m	struct:__anon222
bBiCubicOrBiLinearFiltFlag	vdec/firmware/include/vp6fw_data.h	/^    IMG_BOOL   bBiCubicOrBiLinearFiltFlag;$/;"	m	struct:__anon272
bBlocking	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^                          		 IMG_BOOL bBlocking;$/;"	m	struct:__anon700::__anon701::__anon707
bBusy	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_BOOL                    bBusy;                      \/*!< Core busy flag, TRUE when end bytes are expected             *\/$/;"	m	struct:__anon57	file:
bCSim	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_BOOL                bCSim;                      \/*!< Indicates whether we are running against CSIM.             *\/ $/;"	m	struct:__anon36
bCSim	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_ctx.h	/^    IMG_BOOL                bCSim;                  \/*!<                                            *\/$/;"	m	struct:__anon61
bCabacEnabled	encode/kernel_device/include/apiinternal.h	/^	IMG_BOOL	bCabacEnabled;          \/\/!< FLAG to enable Cabac mode$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
bCalcTFrameOnNextBFrame	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_BOOL8   bCalcTFrameOnNextBFrame;$/;"	m	struct:__anon347
bCanSchedule	vdec/kernel_device/include/vdecdd.h	/^    IMG_BOOL             bCanSchedule;                   \/*!< Indicates whether the next unit can be scheduled when playing.$/;"	m	struct:__anon6
bCbShutdown	vdec/apis/vdec/libraries/include/vdec_int.h	/^    IMG_BOOL                bCbShutdown;                    \/*!< IMG_TRUE when shutting down.                           *\/$/;"	m	struct:__anon241
bChromaFormat	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^    IMG_BOOL					bChromaFormat;$/;"	m	struct:__anon820
bChromaUpsample	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            bChromaUpsample;                \/*!<                                                                *\/$/;"	m	struct:MSVDX_sCoreProps_tag
bClampingRequired	vdec/firmware/include/vp8fw_data.h	/^    IMG_BOOL                bClampingRequired;$/;"	m	struct:__anon359
bClientIsWaiting	encode/kernel_device/include/topaz_device.h	/^	IMG_BOOL	bClientIsWaiting;$/;"	m	struct:IMG_COMM_SOCKET_tag
bClocks	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^    IMG_BOOL                bClocks;                    \/*!< Clocks are on\/off for the core.        *\/$/;"	m	struct:__anon165
bClosedGOP	vdec/kernel_device/include/vdecdd.h	/^    IMG_BOOL             bClosedGOP;           \/*!< Sequence header also marks start of closed GOP.                                    *\/$/;"	m	struct:__anon5
bClosedGOP	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_BOOL                bClosedGOP;$/;"	m	struct:__anon187
bCodedAllocInternally	encode/kernel_device/include/apiinternal.h	/^	IMG_BOOL			bCodedAllocInternally;						\/\/ True for internal coded frame allocation$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
bCodedHeaderPerSlice	encode/kernel_device/include/apiinternal.h	/^	IMG_BOOL		bCodedHeaderPerSlice;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
bConfigured	imgvideo/secure_media/target/include/target.h	/^    IMG_BOOL             bConfigured;          \/\/Gets set when the device is configured$/;"	m	struct:__anon563
bConfigured	vdec/kernel_device/include/vdecdd.h	/^    IMG_BOOL             bConfigured;                    \/*!< Stream is currently configured.                                       *\/$/;"	m	struct:__anon6
bConfigured	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_BOOL                    bConfigured;                \/*!< Core is configured.                                          *\/$/;"	m	struct:__anon57	file:
bConstrainedIntraPredFlag	vdec/apis/vdec/include/vdec_params.h	/^    IMG_BOOL        bConstrainedIntraPredFlag;              \/*!< constrained_intra_pred_flag;               *\/$/;"	m	struct:__anon195
bCoreConfigLogged	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^static IMG_BOOL bCoreConfigLogged = IMG_FALSE;$/;"	v	file:
bCoreDump	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_BOOL                bCoreDump;                  \/*!< Indicagtes whether we need to do a core dump when lockup.  *\/$/;"	m	struct:__anon36
bCustomScaling	encode/kernel_device/include/apiinternal.h	/^	IMG_BOOL	bCustomScaling; $/;"	m	struct:tag_IMG_VIDEO_CONTEXT
bDCTTableSwitch	vdec/firmware/include/vc1fw_data.h	/^    IMG_BOOL   bDCTTableSwitch;               \/\/< Labelled as Reserved5 in VC1 specification                                        $/;"	m	struct:__anon249
bDWRFired	vdec/apis/vdec/include/vdec_api.h	/^    IMG_BOOL                    bDWRFired;              \/*!< Signals that DWR fired during the decoding of this picture                                 *\/$/;"	m	struct:__anon234
bDeblockingFilterControlPresentFlag	vdec/apis/vdec/include/vdec_params.h	/^    IMG_BOOL        bDeblockingFilterControlPresentFlag;    \/*!< deblocking_filter_control_present_flag;    *\/$/;"	m	struct:__anon195
bDecode	vdec/kernel_device/include/vdecdd.h	/^    IMG_BOOL             bDecode;              \/*!< Stream unit should be prepared for decode.                                         *\/$/;"	m	struct:__anon5
bDecode	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    IMG_BOOL              bDecode;              \/*!< Stream units are decoded and not skipped.                        *\/$/;"	m	struct:scheduler_sStreamCtx_tag	file:
bDevConfigLogged	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^static IMG_BOOL bDevConfigLogged = IMG_FALSE;$/;"	v	file:
bDevLocated	imgvideo/port_fwrk/include/sysdev_utils.h	/^	IMG_BOOL				bDevLocated;		\/\/!< IMG_TRUE when the device has been located$/;"	m	struct:SYSDEVU_sInfo
bDevLocated	vdec/secure_media/secure_img/libraries/device_interface/include/secure_device.h	/^	IMG_BOOL				    bDevLocated;		\/\/!< IMG_TRUE when the device has been located$/;"	m	struct:__anon190
bDisableBitStuffing	encode/kernel_device/include/apiinternal.h	/^	IMG_BOOL16	bDisableBitStuffing;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
bDisableFrameSkipping	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_BOOL	bDisableFrameSkipping;$/;"	m	struct:__anon520
bDisableMvc	vdec/apis/vdec/include/vdec_api.h	/^    IMG_BOOL            bDisableMvc;            \/*!< If set mvc extension will be ignored.                  *\/$/;"	m	struct:__anon222
bDisableMvc	vdec/firmware/include/h264fw_data.h	/^    IMG_BOOL8   bDisableMvc;                    \/\/!< set to IMG_TRUE to disable MVC$/;"	m	struct:__anon332
bDisableVDMCFilt	vdec/firmware/include/h264fw_data.h	/^    IMG_BOOL8   bDisableVDMCFilt;                           \/\/!< Disable VDMC horizontal\/vertical filtering$/;"	m	struct:__anon329
bDisableVDMCFilt	vdec/firmware/include/h264fw_data.h	/^    IMG_BOOL8   bDisableVDMCFilt;                       \/\/!< Disable VDMC horizontal\/vertical filtering$/;"	m	struct:__anon328
bDisableVcmHardware	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_BOOL16	bDisableVcmHardware; \/\/!< Disable using vcm hardware in RC modes.$/;"	m	struct:__anon535
bDisableVcmHardware	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_BOOL16	bDisableVcmHardware; $/;"	m	struct:__anon520
bDiscardRefs	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^                          		 IMG_BOOL bDiscardRefs;$/;"	m	struct:__anon657::__anon658::__anon673
bDiscardRefs	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    IMG_BOOL               bDiscardRefs;        \/*!< Discard reference pictures.    *\/$/;"	m	struct:__anon115	file:
bDiscontinuousMbs	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_BOOL                    bDiscontinuousMbs;              \/*!< Macroblocks within the picture may not occur in raster-scan order.     *\/$/;"	m	struct:__anon178
bDoOold	vdec/firmware/include/h264fw_data.h	/^    IMG_BOOL8   bDoOold;                        \/\/!< do second pass Intra Deblock on frame$/;"	m	struct:__anon332
bDoSerializedComm	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^                          		 IMG_BOOL bDoSerializedComm;$/;"	m	struct:__anon700::__anon701::__anon704
bDriverHasMtxCtrl	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^	IMG_BOOL16 bDriverHasMtxCtrl;             \/\/!< IMG_TRUE if driver (not DASH) has control of MTX$/;"	m	struct:tag_IMG_FW_CONTEXT
bEmpty	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_BOOL    bEmpty;        \/*!< Indicates whether all the MTX messages were processed.$/;"	m	struct:__anon143
bEmulationPrevention	vdec/firmware/include/vc1fw_data.h	/^    IMG_BOOL bEmulationPrevention;$/;"	m	struct:__anon251
bEmulationPrevention	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_BOOL                    bEmulationPrevention;           \/*!< Emulation prevention bytes are present in picture data.                *\/$/;"	m	struct:__anon178
bEnableAIR	encode/kernel_device/include/apiinternal.h	/^	IMG_BOOL	bEnableAIR;			\/\/!< Enable Adaptive Intra Refresh$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
bEnableHostBias	encode/kernel_device/include/apiinternal.h	/^	IMG_BOOL	bEnableHostBias; $/;"	m	struct:tag_IMG_VIDEO_CONTEXT
bEnableHostQP	encode/kernel_device/include/apiinternal.h	/^	IMG_BOOL	bEnableHostQP;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
bEnableInpCtrl	encode/kernel_device/include/apiinternal.h	/^    IMG_BOOL    bEnableInpCtrl;     \/\/!< Enable Macro-block input control$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
bEnableMvc	encode/kernel_device/include/apiinternal.h	/^    IMG_BOOL        bEnableMvc;         \/\/!< True if MVC is enabled. False by default$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
bEnableScaler	encode/kernel_device/include/apiinternal.h	/^	IMG_BOOL		bEnableScaler;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
bEncoderIdle	encode/kernel_device/include/apiinternal.h	/^	IMG_BOOL			bEncoderIdle;		\/\/!< Indicates that the encoder is waiting for data, Set to true at start of encode$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
bEndOfImageHit	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	IMG_BOOL			bEndOfImageHit;$/;"	m	struct:__anon823
bEntropycodingModeFlag	vdec/apis/vdec/include/vdec_params.h	/^    IMG_BOOL        bEntropycodingModeFlag;                 \/*!< entropy_coding_mode_flag;                  *\/$/;"	m	struct:__anon195
bEnumerated	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_BOOL                    bEnumerated;                \/*!< Indicates whether the core has been enumerated.              *\/$/;"	m	struct:__anon57	file:
bErrorConcealment	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            bErrorConcealment;              \/*!<                                                                *\/$/;"	m	struct:MSVDX_sCoreProps_tag
bErrorHandling	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            bErrorHandling;                 \/*!<                                                                *\/$/;"	m	struct:MSVDX_sCoreProps_tag
bExit	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    IMG_BOOL    bExit;              \/*!< Used to signal the task to exit.  *\/$/;"	m	struct:__anon86	file:
bExtClockGating	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            bExtClockGating;                \/*!< Extended clock-gating support                                  *\/$/;"	m	struct:MSVDX_sCoreProps_tag
bExtDevVirAddr	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_BOOL                 bExtDevVirAddr;      \/*!< IMG_TRUE if Device virtual offset allocated externally (by the user)  *\/$/;"	m	struct:TALMMU_tag_sDevMemHeap	file:
bExtDevVirAddr	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_BOOL                bExtDevVirAddr;       \/*!< IMG_TRUE if Device virtual offset allocated externally (by the user)  *\/$/;"	m	struct:__anon815	file:
bExtendedDifferentialMotionVectorRange	vdec/firmware/include/vc1fw_data.h	/^    IMG_BOOL   bExtendedDifferentialMotionVectorRange;\/\/< 6.2.14 Extended Differential Motion Vector Range Flag (EXTENDED_DMV)      $/;"	m	struct:__anon249
bExtendedMV	vdec/firmware/include/vc1fw_data.h	/^    IMG_BOOL   bExtendedMV;                   \/\/!< 6.2.7 (AP EP)\/J.1.12 Extended Motion Vector Flag (bExtendedMV) (EXTENDED_MV)$/;"	m	struct:__anon249
bExtendedStrides	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            bExtendedStrides;               \/*!< Extended strides (any multiple of 64-byte) supported by core.  *\/$/;"	m	struct:MSVDX_sCoreProps_tag
bFWLogThreadStop	encode/kernel_device/libraries/topaz_hp/code/fwtrace.c	/^static IMG_BOOL bFWLogThreadStop;$/;"	v	file:
bFakeMtx	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_BOOL                bFakeMtx;                   \/*!< Indicates whether fake mtx is used (otherwise real).       *\/$/;"	m	struct:__anon36
bFakeMtx	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_ctx.h	/^    IMG_BOOL                bFakeMtx;               \/*!<                                            *\/$/;"	m	struct:__anon61
bFakeMtx	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^    IMG_BOOL                bFakeMtx;                   \/*!<                                        *\/$/;"	m	struct:__anon165
bFastTTX	vdec/firmware/include/vc1fw_data.h	/^    IMG_BOOL   bFastTTX;$/;"	m	struct:__anon249
bFastUVMC	vdec/firmware/include/vc1fw_data.h	/^    IMG_BOOL   bFastUVMC;                     \/\/< 6.2.6 (AP EP)\/J.1.11 Fast UV Motion Compensation Flag (FASTUVMC)                              $/;"	m	struct:__anon249
bFeatureAVS	vdec/apis/vdec/include/vdec_api.h	/^    IMG_BOOL bFeatureAVS;$/;"	m	struct:__anon200
bFeatureH264	vdec/apis/vdec/include/vdec_api.h	/^    IMG_BOOL bFeatureH264;$/;"	m	struct:__anon200
bFeatureHD	vdec/apis/vdec/include/vdec_api.h	/^    IMG_BOOL bFeatureHD;$/;"	m	struct:__anon200
bFeatureJPEG	vdec/apis/vdec/include/vdec_api.h	/^    IMG_BOOL bFeatureJPEG;$/;"	m	struct:__anon200
bFeatureMPEG2	vdec/apis/vdec/include/vdec_api.h	/^    IMG_BOOL bFeatureMPEG2;$/;"	m	struct:__anon200
bFeatureMPEG4	vdec/apis/vdec/include/vdec_api.h	/^    IMG_BOOL bFeatureMPEG4;$/;"	m	struct:__anon200
bFeatureREAL	vdec/apis/vdec/include/vdec_api.h	/^    IMG_BOOL bFeatureREAL;$/;"	m	struct:__anon200
bFeatureRotation	vdec/apis/vdec/include/vdec_api.h	/^    IMG_BOOL bFeatureRotation;$/;"	m	struct:__anon200
bFeatureScaling	vdec/apis/vdec/include/vdec_api.h	/^    IMG_BOOL bFeatureScaling;$/;"	m	struct:__anon200
bFeatureScalingExtendedStrides	vdec/apis/vdec/include/vdec_api.h	/^    IMG_BOOL bFeatureScalingExtendedStrides;$/;"	m	struct:__anon200
bFeatureScalingWithOOLD	vdec/apis/vdec/include/vdec_api.h	/^    IMG_BOOL bFeatureScalingWithOOLD;$/;"	m	struct:__anon200
bFeatureVC1	vdec/apis/vdec/include/vdec_api.h	/^    IMG_BOOL bFeatureVC1;$/;"	m	struct:__anon200
bFeatureVP6	vdec/apis/vdec/include/vdec_api.h	/^    IMG_BOOL bFeatureVP6;$/;"	m	struct:__anon200
bFeatureVP8	vdec/apis/vdec/include/vdec_api.h	/^    IMG_BOOL bFeatureVP8;$/;"	m	struct:__anon200
bField	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_BOOL                    bField;                         \/*!< Picture is a field as part of a frame.                                 *\/$/;"	m	struct:__anon178
bFieldCoded	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^    IMG_BOOL                    bFieldCoded;            \/\/ Field coded image$/;"	m	struct:__anon90
bFieldCodedMBlocks	vdec/apis/vdec/include/vdec_api.h	/^    IMG_BOOL                bFieldCodedMBlocks;  \/*!< Interlaced macroblocks *may* be present in the sequence                                   *\/$/;"	m	struct:__anon231
bFirstField	vdec/firmware/include/mpeg2fw_data.h	/^    IMG_BOOL                     bFirstField;$/;"	m	struct:__anon277
bFirstFieldReceived	vdec/apis/vdec/include/vdec_api.h	/^    IMG_BOOL                    bFirstFieldReceived;$/;"	m	struct:__anon234
bFirstFieldReceived	vdec/apis/vdec/include/vdec_api.h	/^    IMG_BOOL    bFirstFieldReceived;$/;"	m	struct:__anon233
bFirstFieldReceived	vdec/firmware/include/vdecfw.h	/^    IMG_BOOL bFirstFieldReceived;$/;"	m	struct:__anon314
bFirstFieldReceived	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    IMG_BOOL               bFirstFieldReceived;      \/*!< Flag to indicate whether the first field has been received                             *\/$/;"	m	struct:__anon78
bFirstPicOfSequence	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    IMG_BOOL              bFirstPicOfSequence;$/;"	m	struct:__anon65
bFirstPicOfSequence	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_BOOL                    bFirstPicOfSequence;            \/*!< This picture is the first of the sequence                              *\/$/;"	m	struct:__anon178
bForceOold	vdec/apis/vdec/include/vdec_api.h	/^    IMG_BOOL            bForceOold;         \/*!< Force applying out-of-loop de-blocking.                                *\/$/;"	m	struct:__anon230
bFragmentedData	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_BOOL                    bFragmentedData;                \/*!< Flag to indicate data is span across mulitple buffer.                  *\/$/;"	m	struct:__anon178
bFrameCounter	vdec/firmware/include/vc1fw_data.h	/^    IMG_BOOL   bFrameCounter;                 \/\/< 6.1.10 Frame Counter Flag (TFCNTRFLAG)                                            $/;"	m	struct:__anon249
bFrameInterpolation	vdec/firmware/include/vc1fw_data.h	/^    IMG_BOOL   bFrameInterpolation;           \/\/< 6.1.11\/J.1.20 Frame Interpolation Flag (FINTERPFLAG)                              $/;"	m	struct:__anon249
bFrmSkipDisable	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_BOOL16	bFrmSkipDisable;	\/\/!< Disable Frame skipping	$/;"	m	struct:__anon535
bFullScan	vdec/apis/vdec/include/vdec_api.h	/^    IMG_BOOL            bFullScan;              \/*!< All bitstream data units (e.g. NALs) should be$/;"	m	struct:__anon222
bH264	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            bH264;                          \/*!< H.264 supported                                                *\/$/;"	m	struct:MSVDX_sCoreProps_tag
bH2648x8Transform	encode/kernel_device/include/apiinternal.h	/^	IMG_BOOL	bH2648x8Transform;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
bH264IntraConstrained	encode/kernel_device/include/apiinternal.h	/^	IMG_BOOL	bH264IntraConstrained;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
bHEVC	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            bHEVC;                          \/*!< HEVC supported                                                 *\/$/;"	m	struct:MSVDX_sCoreProps_tag
bHasAlpha	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	IMG_BOOL	bHasAlpha;			   $/;"	m	struct:__anon822
bHdSupport	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            bHdSupport;                     \/*!< High-definition video supported                                *\/$/;"	m	struct:MSVDX_sCoreProps_tag
bHierarchicalMode	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^			IMG_BOOL16	bHierarchicalMode;	\/\/!< Flag indicating Hierarchical B Pic or Flat mode rate control$/;"	m	struct:__anon535::__anon536::__anon537
bHighLatency	encode/kernel_device/include/apiinternal.h	/^	IMG_BOOL		bHighLatency;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
bHorizBilinear	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^    IMG_BOOL  bHorizBilinear;$/;"	m	struct:__anon93
bImageBuffers	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^    IMG_BOOL                bImageBuffers;$/;"	m	struct:__anon130	file:
bImmediateDecode	vdec/apis/vdec/include/vdec_api.h	/^    IMG_BOOL            bImmediateDecode;       \/*!< Signaling to start Decode immediately from next picture.*\/$/;"	m	struct:__anon222
bImported	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_BOOL	bImported;$/;"	m	struct:__anon518
bImported	imgvideo/port_fwrk/include/sysmem_utils.h	/^    IMG_BOOL        bImported;            \/\/!< IMG_TRUE if this is allocation was imported$/;"	m	struct:__anon590
bImprovedErrorConcealment	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            bImprovedErrorConcealment;      \/*!<                                                                *\/$/;"	m	struct:MSVDX_sCoreProps_tag
bInUse	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    IMG_BOOL    bInUse;                                        \/*!< Enable\/Disable use of external memory.              *\/$/;"	m	struct:__anon67
bIncIds	imgvideo/port_fwrk/libraries/idgen/code/idgen_api.c	/^    IMG_BOOL    bIncIds;           \/*!< API needed to return incrementing IDs           *\/$/;"	m	struct:__anon623	file:
bInit	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_BOOL        bInit;$/;"	m	struct:__anon56	file:
bInitConn	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^    IMG_BOOL              bInitConn;            \/\/!< IMG_TRUE for the initialise connection$/;"	m	struct:__anon605	file:
bInitalised	imgvideo/imglib/libraries/talmmu_api/code/addr_alloc1.c	/^static IMG_BOOL bInitalised = IMG_FALSE;    \/*!< Sub-system initialised.				*\/$/;"	v	file:
bInitalised	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^static IMG_BOOL bInitalised = IMG_FALSE;    $/;"	v	file:
bInitialised	encode/kernel_device/include/topaz_device.h	/^	IMG_UINT32				bInitialised;			\/*!< Indicates that the device driver has been initialised *\/$/;"	m	struct:__anon509
bInitialised	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^static IMG_BOOL                bInitialised = IMG_FALSE;   \/*!< Indicates whether component is initialised.  *\/$/;"	v	file:
bInitialised	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    IMG_BOOL                bInitialised;        \/*!< Indicates whether component is initialised.           *\/$/;"	m	struct:scheduler_sContext_tag	file:
bInitialised	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_BOOL                    bInitialised;                       \/*!< Indicates whether component is initialised.                *\/$/;"	m	struct:__anon54	file:
bInitialised	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    IMG_BOOL                bInitialised;           \/*!< Indicates whether the core has been enumerated.                            *\/$/;"	m	struct:__anon87	file:
bInitialised	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_ctx.h	/^    IMG_BOOL                bInitialised;           \/*!<                                            *\/$/;"	m	struct:__anon61
bInitialised	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^    IMG_BOOL                bInitialised;$/;"	m	struct:__anon165
bInitialized	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^	IMG_BOOL16 bInitialized;                  \/\/!< IMG_TRUE if MTX core is initialized$/;"	m	struct:tag_IMG_FW_CONTEXT
bInsertHRDParams	encode/kernel_device/include/apiinternal.h	/^	IMG_BOOL	bInsertHRDParams;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
bInsertSeqHeader	encode/kernel_device/include/apiinternal.h	/^	IMG_BOOL	bInsertSeqHeader;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
bInsufficientData	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	IMG_BOOL			bInsufficientData;$/;"	m	struct:__anon823
bInterlace	vdec/firmware/include/vc1fw_data.h	/^    IMG_BOOL   bInterlace;                    \/\/<                                                                                   $/;"	m	struct:__anon249
bInterlacedFrame	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^            IMG_BOOL   bInterlacedFrame;                        \/*!< VC1 specific picture header information.                               *\/$/;"	m	struct:__anon178::__anon179::__anon181
bInterlacedFrames	vdec/apis/vdec/include/vdec_api.h	/^    IMG_BOOL                bInterlacedFrames;   \/*!< Interlaced frames may be present in the sequence (picture buffer allocation)              *\/$/;"	m	struct:__anon231
bIntraCoded	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_BOOL                    bIntraCoded;                    \/*!< Picture is entirely intra-coded and doesn't use any reference data.$/;"	m	struct:__anon178
bIntraFrmAsClosedGop	vdec/apis/vdec/include/vdec_api.h	/^    IMG_BOOL            bIntraFrmAsClosedGop;   \/*!< To turn on\/off considering I-Frames as ClosedGop boundaries. *\/$/;"	m	struct:__anon222
bIsClone	imgvideo/port_fwrk/libraries/pool/code/pool_api.c	/^    IMG_BOOL            bIsClone;        \/*!< IMG_TRUE if this is a clone of the original resource.          *\/$/;"	m	struct:POOL_tag_sResource	file:
bIsContiguous	imgvideo/kernel_comp/include/page_alloc_km.h	/^	IMG_BOOL 			bIsContiguous;		\/\/!< IMG_TRUE if the allocation is contiguous$/;"	m	struct:__anon828
bIsInterlaced	encode/kernel_device/include/apiinternal.h	/^	IMG_BOOL	bIsInterlaced;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
bIsInterleaved	encode/kernel_device/include/apiinternal.h	/^	IMG_BOOL	bIsInterleaved;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
bIsMpeg2	vdec/firmware/include/mpeg2fw_data.h	/^    IMG_BOOL    bIsMpeg2;             \/*!< Whether MPEG2 or MPEG1 *\/$/;"	m	struct:__anon275
bIsPlanar	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	IMG_BOOL	bIsPlanar;			    $/;"	m	struct:__anon822
bIsPrefix	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_BOOL                bIsPrefix;$/;"	m	struct:__anon186
bIsSerialized	encode/kernel_device/include/topaz_device.h	/^	IMG_BOOL	bIsSerialized;$/;"	m	struct:IMG_COMM_SOCKET_tag
bJpeg	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            bJpeg;                          \/*!< JPEG supported                                                 *\/$/;"	m	struct:MSVDX_sCoreProps_tag
bKernelAlloced	imgvideo/port_fwrk/include/sysbrg_utils.h	/^  IMG_BOOL						bKernelAlloced;	\/\/!< the memory was allocated by the kernel$/;"	m	struct:__anon599
bLastInSequence	vdec/apis/vdec/include/vdec_api.h	/^    IMG_BOOL                bLastInSequence;    \/*!< This is the last displayed image in sequence.$/;"	m	struct:__anon236
bLastIrapNoRaslOutputFlag	vdec/firmware/include/hevcfw_data.h	/^    IMG_BOOL8 bLastIrapNoRaslOutputFlag;$/;"	m	struct:__anon373
bLastPictInSeq	vdec/kernel_device/include/vdecdd.h	/^    IMG_BOOL             bLastPictInSeq;       \/*!< Last picture in a sequence [VDECDD_STRUNIT_PICTURE_START only].                    *\/$/;"	m	struct:__anon5
bLastPictInSeq	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_BOOL              bLastPictInSeq;    \/*!< Last picture in a sequence.                           *\/$/;"	m	struct:__anon48
bLimitNumVectors	encode/kernel_device/include/apiinternal.h	/^	IMG_BOOL16	bLimitNumVectors;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
bLineCounter	encode/kernel_device/include/apiinternal.h	/^	IMG_BOOL		bLineCounter;		\/\/!< Keep track of line counter activation$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
bLockStepDecode	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_BOOL                bLockStepDecode;            \/*!< Indicates that the front-end should not start decoding$/;"	m	struct:__anon36
bLoopFilter	vdec/firmware/include/vc1fw_data.h	/^    IMG_BOOL   bLoopFilter;                   \/\/<                                                                                   $/;"	m	struct:__anon249
bLossless	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            bLossless;                      \/*!<                                                                *\/$/;"	m	struct:MSVDX_sCoreProps_tag
bLowDelay	vdec/apis/vdec/include/vdec_params.h	/^    IMG_BOOL    bLowDelay;             \/*!< if set, sequence does not contain B-pictures.         *\/$/;"	m	struct:__anon191
bLowDelay	vdec/firmware/include/avsfw_data.h	/^    IMG_BOOL            bLowDelay;                  \/*!< if set, sequence does not contain B-pictures.         *\/$/;"	m	struct:__anon256
bLowLatencyMode	vdec/apis/vdec/include/vdec_api.h	/^    IMG_BOOL            bLowLatencyMode;        \/*!< Process each bitstream buffer immediately without $/;"	m	struct:__anon222
bMCAdaptiveRoundingDisable	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_BOOL16		bMCAdaptiveRoundingDisable;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
bMVC	vdec/firmware/include/h264fw_data.h	/^    IMG_BOOL                        bMVC;               \/\/!< Set if stream is MVC$/;"	m	struct:__anon336
bMapped	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_BOOL                bMapped;              \/*!< IMG_TRUE if memory is mapped                                          *\/$/;"	m	struct:__anon815	file:
bMappingOnly	imgvideo/kernel_comp/include/page_alloc.h	/^	IMG_BOOL			bMappingOnly;		\/\/!< IMG_TRUE if this is a mapping rather than an allocation$/;"	m	struct:__anon827
bMappingOnly	imgvideo/kernel_comp/include/page_alloc_km.h	/^	IMG_BOOL			bMappingOnly;		\/\/!< IMG_TRUE if this is a mapping rather than an allocation$/;"	m	struct:__anon828
bMappingOnly	imgvideo/port_fwrk/include/sysmem_utils.h	/^    IMG_BOOL        bMappingOnly;         \/\/!< IMG_TRUE if this is a mapping rather than an allocation$/;"	m	struct:__anon590
bMaster	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_BOOL                    bMaster;                    \/*!< Core is master (controls clocks).                            *\/$/;"	m	struct:__anon57	file:
bMmco5Flag	vdec/firmware/include/h264fw_data.h	/^    IMG_BOOL8   bMmco5Flag;$/;"	m	struct:__anon334
bMonitorBusy	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    IMG_BOOL                bMonitorBusy;$/;"	m	struct:__anon87	file:
bMpeg2	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            bMpeg2;                         \/*!< MPEG2 supported                                                *\/$/;"	m	struct:MSVDX_sCoreProps_tag
bMpeg4	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            bMpeg4;                         \/*!< MPEG4 supported                                                *\/$/;"	m	struct:MSVDX_sCoreProps_tag
bMultiCoreSupport	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            bMultiCoreSupport;              \/*!<                                                                *\/$/;"	m	struct:MSVDX_sCoreProps_tag
bMultiReferenceP	encode/kernel_device/include/apiinternal.h	/^	IMG_BOOL    bMultiReferenceP;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
bMultiResolutions	vdec/firmware/include/vc1fw_data.h	/^    IMG_BOOL   bMultiResolutions;             \/\/< J.1.10 MultiResolution Coding (MULTIRES)                                          $/;"	m	struct:__anon249
bMultiStream	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^            IMG_BOOL    bMultiStream;                        \/*!< VP6 specific frame information.                                      *\/$/;"	m	struct:__anon178::__anon179::__anon183
bNeededForOutput	vdec/firmware/include/h264fw_data.h	/^    IMG_BOOL8           bNeededForOutput;       \/\/!< IMG_FALSE if sent to display, or otherwise not needed for display$/;"	m	struct:__anon333
bNeededForOutput	vdec/firmware/include/hevcfw_data.h	/^    IMG_BOOL8 bNeededForOutput;$/;"	m	struct:__anon370
bNewCacheSettings	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            bNewCacheSettings;              \/*!<                                                                *\/$/;"	m	struct:MSVDX_sCoreProps_tag
bNewOutputConfig	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    IMG_BOOL              bNewOutputConfig;     \/*!< Signaled when playing (decoding) whether the output config$/;"	m	struct:scheduler_sStreamCtx_tag	file:
bNewPicture	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_BOOL                bNewPicture;$/;"	m	struct:__anon187
bNewSequence	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    IMG_BOOL              bNewSequence;         \/*!< New sequence has recently been located (since last picture).     *\/$/;"	m	struct:scheduler_sStreamCtx_tag	file:
bNewSequence	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_BOOL                bNewSequence;$/;"	m	struct:__anon187
bNewSubSequence	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_BOOL                bNewSubSequence;$/;"	m	struct:__anon187
bNewTestRegSpace	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            bNewTestRegSpace;               \/*!< Indicates that test registers are located at REG_MSVDX_TEST_2$/;"	m	struct:MSVDX_sCoreProps_tag
bNoPrevRefsUsed	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    IMG_BOOL              bNoPrevRefsUsed;      \/*!< Signaled at a closed GOP this flag indicates that no previous$/;"	m	struct:scheduler_sStreamCtx_tag	file:
bNoSequenceHeaders	encode/kernel_device/include/apiinternal.h	/^	IMG_BOOL		bNoSequenceHeaders;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
bOldVersion	vdec/firmware/include/vp6fw_data.h	/^    IMG_BOOL   bOldVersion;$/;"	m	struct:__anon272
bOoldFw	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_BOOL                bOoldFw;                    \/*!< Indicates whether out-of-loop firmware should be used.     *\/$/;"	m	struct:__anon36
bOptimisedPerformance	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_BOOL                bOptimisedPerformance;      \/*!< Indicates that performance should be optimised.            *\/$/;"	m	struct:__anon36
bOutputConfigLogged	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    IMG_BOOL              bOutputConfigLogged;  \/*!< Output configuration has been logged for the first (and only time.)*\/$/;"	m	struct:scheduler_sStreamCtx_tag	file:
bOutputConfigSet	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    IMG_BOOL              bOutputConfigSet;$/;"	m	struct:scheduler_sStreamCtx_tag	file:
bOutputReconstructed	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_BOOL8		bOutputReconstructed;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
bOutputReconstructed	encode/kernel_device/include/apiinternal.h	/^	IMG_BOOL	bOutputReconstructed;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
bOverlapTransform	vdec/firmware/include/vc1fw_data.h	/^    IMG_BOOL   bOverlapTransform;             \/\/< 6.2.10 (AP EP)\/J.1.15 Overlapped Transform Flag (OVERLAP)                         $/;"	m	struct:__anon249
bOverrideWrapper	imgvideo/secure_media/target/include/target.h	/^    IMG_BOOL                  bOverrideWrapper;$/;"	m	struct:__anon577
bPacked	vdec/apis/vdec/include/vdec_api.h	/^    IMG_BOOL                bPacked;                                \/*!< Indicates that chroma plane is immediately adjacent to luma plane.$/;"	m	struct:__anon223
bPacked	vdec/apis/vdec/include/vdec_api.h	/^    IMG_BOOL            bPacked;                \/*!< Chroma plane must be adjacent to Luma (no padding or chroma offset).$/;"	m	struct:__anon228
bPageChanges	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_BOOL                 bPageChanges;        \/*!< Indicates whether the MMU must be flushed                             *\/$/;"	m	struct:TALMMU_tag_sDevMemHeap	file:
bPanScanPresent	vdec/firmware/include/vc1fw_data.h	/^    IMG_BOOL   bPanScanPresent;               \/\/< 6.2.3 Pan Scan Present Flag (PANSCAN_FLAG)                                        $/;"	m	struct:__anon249
bPanic	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_BOOL bPanic;                                                 \/*!< Firmware PANIC indicator.                                        *\/$/;"	m	struct:__anon138
bPciCard	imgvideo/secure_media/target/include/target.h	/^    IMG_BOOL                  bPciCard;$/;"	m	struct:__anon577
bPdumpAndRes	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_BOOL                bPdumpAndRes;               \/*!< Indicates that pdumping is enable and we dump image buffers$/;"	m	struct:__anon36
bPerformanceLog	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_BOOL                bPerformanceLog;            \/*!< Indicates that a performance log should be generated.      *\/$/;"	m	struct:__anon36
bPicOrderPresentFlag	vdec/apis/vdec/include/vdec_params.h	/^    IMG_BOOL        bPicOrderPresentFlag;                   \/*!< pic_order_present_flag                     *\/$/;"	m	struct:__anon195
bPicOutputFlag	vdec/firmware/include/hevcfw_data.h	/^    IMG_BOOL8 bPicOutputFlag; \/\/!< PicOutputFlag$/;"	m	struct:__anon369
bPictureReordering	vdec/apis/vdec/include/vdec_api.h	/^    IMG_BOOL                bPictureReordering;  \/*!< Decode and display order may not be the same (i.e. pictures re-ordered for display)       *\/$/;"	m	struct:__anon231
bPictureStructure	vdec/firmware/include/avsfw_data.h	/^    IMG_BOOL            bPictureStructure;$/;"	m	struct:__anon254
bPipePresent	vdec/firmware/include/vdecfw.h	/^    IMG_BOOL    bPipePresent;                           \/\/!< IMG_TRUE if this pipe is available for processing$/;"	m	struct:__anon304
bPipePresent	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_BOOL       bPipePresent;                           \/*!< IMG_TRUE if this pipe is available for processing.         *\/$/;"	m	struct:__anon137
bPopulated	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^	IMG_BOOL16 bPopulated;                  \/\/!< IMG_TRUE if MTX firmware context had been populated with data$/;"	m	struct:tag_IMG_FW_CONTEXT
bPost	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^	IMG_BOOL                bPost;                      \/*!< Indicates whether we need to do POST.                      *\/$/;"	m	struct:__anon36
bPost	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_ctx.h	/^    IMG_BOOL                bPost;                  \/*!< if 1 execute POST                          *\/$/;"	m	struct:__anon61
bPost	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^	IMG_BOOL                bPost;						\/*!< POST test is needed if TRUE            *\/$/;"	m	struct:__anon165
bPostProcessing	vdec/apis/vdec/include/vdec_api.h	/^    IMG_BOOL                bPostProcessing;     \/*!< Out-of-loop post processing (e.g. OOLD, VC-1 range mapping) might be applied to decoded$/;"	m	struct:__anon231
bPostProcessing	vdec/firmware/include/vc1fw_data.h	/^    IMG_BOOL   bPostProcessing;               \/\/< 6.1.5 Postprocessing Flag (POSTPROCFLAG)                                          $/;"	m	struct:__anon249
bPostProcessing	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_BOOL                    bPostProcessing;                \/*!< Post Processing.                                                       *\/$/;"	m	struct:__anon178
bPower	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    volatile IMG_BOOL       bPower;                 \/*!< Indicating whether the core is powered up.                                 *\/$/;"	m	struct:__anon87	file:
bPpsScaling	encode/kernel_device/include/apiinternal.h	/^	IMG_BOOL	bPpsScaling; $/;"	m	struct:tag_IMG_VIDEO_CONTEXT
bPreempt	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_BOOL                   bPreempt;                   \/*!< IMG_TRUE to preempt and cancel callback wait.    *\/$/;"	m	struct:__anon45
bPrevDisplay	vdec/firmware/include/h264fw_data.h	/^    IMG_BOOL    bPrevDisplay;$/;"	m	struct:__anon336
bPrevDisplay	vdec/firmware/include/vc1fw_data.h	/^     IMG_BOOL bPrevDisplay;$/;"	m	struct:__anon252
bPrevHwStateSet	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    IMG_BOOL                bPrevHwStateSet;$/;"	m	struct:__anon87	file:
bPrevRelease	vdec/firmware/include/h264fw_data.h	/^    IMG_BOOL    bPrevRelease;$/;"	m	struct:__anon336
bPrevRelease	vdec/firmware/include/vc1fw_data.h	/^     IMG_BOOL bPrevRelease;$/;"	m	struct:__anon252
bPreviousNotBRNDCTRL	vdec/firmware/include/vc1fw_data.h	/^     IMG_BOOL bPreviousNotBRNDCTRL;$/;"	m	struct:__anon252
bPrintTaskBusy	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    IMG_BOOL                bPrintTaskBusy;$/;"	m	struct:__anon87	file:
bPrintTaskRequestedActive	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    IMG_BOOL                bPrintTaskRequestedActive;$/;"	m	struct:__anon87	file:
bProcessFailed	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_BOOL                bProcessFailed;     \/*!< Defaul: IMG_FALSE, set to IMG_TRUE if we failed to complete the processing     *\/$/;"	m	struct:__anon59	file:
bProcessLostCb	imgvideo/port_fwrk/libraries/pman/code/pman_api.c	/^    IMG_BOOL    bProcessLostCb;     \/\/!< IMG_TRUE when pman_fnProcessLostCb() has been call so process has terminated$/;"	m	struct:PMAN_tag_sProcContext	file:
bProcessed	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_BOOL                bProcessed;         \/*!< Flag to indicate whether decoded picture has been processed.                   *\/$/;"	m	struct:__anon59	file:
bProgressiveSegmentedFrame	vdec/firmware/include/vc1fw_data.h	/^    IMG_BOOL   bProgressiveSegmentedFrame;    \/\/< 6.1.13 Progressive Segmented Frame (PSF)                                          $/;"	m	struct:__anon249
bProgressiveSequence	vdec/apis/vdec/include/vdec_params.h	/^    IMG_BOOL    bProgressiveSequence;  \/*!< if set, sequence does not contain interlaced frames.  *\/$/;"	m	struct:__anon191
bProgressiveSequence	vdec/firmware/include/avsfw_data.h	/^    IMG_BOOL            bProgressiveSequence;       \/*!< if set, sequence does not contain interlaced frames.  *\/$/;"	m	struct:__anon256
bPulldown	vdec/firmware/include/vc1fw_data.h	/^    IMG_BOOL   bPulldown;                     \/\/< 6.1.8 Pulldown Flag (PULLDOWN)                                                    $/;"	m	struct:__anon249
bPvdec	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_BOOL                bPvdec;                     \/*!< Indicates whether PVDEC should be used.                    *\/$/;"	m	struct:__anon36
bQueued	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_BOOL    bQueued;       \/*!< Indicates whether messages have been queued in$/;"	m	struct:__anon143
bRANGEREDFRM	vdec/firmware/include/vc1fw_data.h	/^     IMG_BOOL bRANGEREDFRM;$/;"	m	struct:__anon252
bRCEnable	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_BOOL	bRCEnable;$/;"	m	struct:__anon520
bRNDCTRL	vdec/firmware/include/vc1fw_data.h	/^     IMG_BOOL bRNDCTRL;$/;"	m	struct:__anon252
bRangeMappingChroma	vdec/firmware/include/vc1fw_data.h	/^    IMG_BOOL   bRangeMappingChroma;           \/\/< 6.2.16 Range Mapping Color-Difference Flag (RANGE_MAPUV_FLAG)                                 $/;"	m	struct:__anon249
bRangeMappingLuma	vdec/firmware/include/vc1fw_data.h	/^    IMG_BOOL   bRangeMappingLuma;             \/\/< 6.2.15 Range Mapping Luma Flag (RANGE_MAPY_FLAG)                                              $/;"	m	struct:__anon249
bRangeRedFrm	vdec/firmware/include/vc1fw_data.h	/^    IMG_BOOL bRangeRedFrm;                               \/\/!< Flag to indicate whether range reduction is present within the reference frame$/;"	m	struct:__anon248
bRangeReduction	vdec/firmware/include/vc1fw_data.h	/^    IMG_BOOL   bRangeReduction;               \/\/< J.1.17 Range Reduction Flag (RANGERED) Main profile feature only                  $/;"	m	struct:__anon249
bReal	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            bReal;                          \/*!< Real Video supported                                           *\/$/;"	m	struct:MSVDX_sCoreProps_tag
bRedundantPicCntPresentFlag	vdec/apis/vdec/include/vdec_params.h	/^    IMG_BOOL        bRedundantPicCntPresentFlag;            \/*!< redundant_pic_cnt_present_flag;            *\/$/;"	m	struct:__anon195
bRef1RangeRed	vdec/firmware/include/vc1fw_data.h	/^     IMG_BOOL bRef1RangeRed;$/;"	m	struct:__anon252
bRef2RangeRed	vdec/firmware/include/vc1fw_data.h	/^     IMG_BOOL bRef2RangeRed;$/;"	m	struct:__anon252
bRefFrameDistance	vdec/firmware/include/vc1fw_data.h	/^    IMG_BOOL   bRefFrameDistance;             \/\/< 6.2.4 Reference Frame Distance Flag (REFDIST_FLAG)                                $/;"	m	struct:__anon249
bReference	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_BOOL                    bReference;                     \/*!< Picture might be referenced by subsequent pictures.                    *\/$/;"	m	struct:__anon178
bRepeatFirstField	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32          bRepeatFirstField;                              \/*!< Repeat first field.                                                        *\/$/;"	m	struct:__anon229
bRotationSupport	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            bRotationSupport;               \/*!< Rotation (alternate out-of-loop output) supported              *\/$/;"	m	struct:MSVDX_sCoreProps_tag
bSaveRestore	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^                          		 IMG_BOOL bSaveRestore;$/;"	m	struct:__anon631::__anon632::__anon634
bSaveRestore	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^                          		 IMG_BOOL bSaveRestore;$/;"	m	struct:__anon631::__anon632::__anon635
bScDetectDisable	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^			IMG_BOOL16	bScDetectDisable;	\/\/!< Disable Scene Change detection$/;"	m	struct:__anon535::__anon536::__anon537
bScDetectDisable	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_BOOL	bScDetectDisable;$/;"	m	struct:__anon520
bScale	vdec/apis/vdec/include/vdec_api.h	/^    IMG_BOOL            bScale;             \/*!< Scaling indicator. When set to IMG_TRUE the decoded picture will be$/;"	m	struct:__anon230
bScalingSupport	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            bScalingSupport;                \/*!< Scaling (alternate out-of-loop output) supported               *\/$/;"	m	struct:MSVDX_sCoreProps_tag
bScalingWithOold	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            bScalingWithOold;               \/*!<                                                                *\/$/;"	m	struct:MSVDX_sCoreProps_tag
bSecEnable	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^static IMG_BOOL bSecEnable = IMG_FALSE;$/;"	v	file:
bSecondField	vdec/firmware/include/vc1fw_data.h	/^     IMG_BOOL bSecondField;$/;"	m	struct:__anon252
bSecondField	vdec/firmware/include/vc1fw_data.h	/^    IMG_BOOL bSecondField;                              \/\/!< Flag to indicate if this is the second field (interlaced only)$/;"	m	struct:__anon248
bSecureCtxInput	encode/kernel_device/include/apiinternal.h	/^	IMG_BOOL			bSecureCtxInput;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
bSecureCtxOutput	encode/kernel_device/include/apiinternal.h	/^	IMG_BOOL			bSecureCtxOutput;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
bSecureMemoryAvailable	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_BOOL                bSecureMemoryAvailable;     \/*!< Indicates that we can allocate Secure Memory on the device *\/$/;"	m	struct:__anon36
bSecureStream	vdec/apis/vdec/include/vdec_api.h	/^    IMG_BOOL            bSecureStream;          \/*!< Flag to indicate that the stream needs to get$/;"	m	struct:__anon222
bSecureStream	vdec/firmware/include/vdecfw.h	/^    IMG_BOOL                bSecureStream;                      \/*!< Flag to indicate that the stream needs to ge handled  in secure memory (if available)                                  *\/$/;"	m	struct:__anon317
bSentForDisplay	vdec/firmware/include/avsfw_data.h	/^    IMG_BOOL            bSentForDisplay;            \/*!< Whether picture was already added to display list in picture manager*\/$/;"	m	struct:__anon255
bSentForDisplay	vdec/firmware/include/mpeg2fw_data.h	/^    IMG_BOOL                     bSentForDisplay;      \/*!< Whether picture was already added to display list in$/;"	m	struct:__anon274
bSentForDisplay	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_BOOL             bSentForDisplay;                \/\/!< If this picture has been sent for display$/;"	m	struct:__anon346
bSentForDisplay	vdec/firmware/include/realfw_data.h	/^    IMG_BOOL             bSentForDisplay;          \/\/!< If this picture has been sent for display$/;"	m	struct:__anon283
bSequInfoLogged	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    IMG_BOOL              bSequInfoLogged;      \/*!< Sequence information has been logged for the first (and only time.)*\/$/;"	m	struct:scheduler_sStreamCtx_tag	file:
bSequenceEnd	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_BOOL                bSequenceEnd;$/;"	m	struct:__anon187
bSignalled	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^    IMG_BOOL           bSignalled;  \/\/!< IMG_TRUE when signalled.$/;"	m	struct:__anon615	file:
bSingleStreamFw	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_BOOL                bSingleStreamFw;            \/*!< Indicates whether single-stream firmware should be used.   *\/$/;"	m	struct:__anon36
bSkip	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_BOOL             bSkip;                          \/\/!< Indicate if this is a skip picture.$/;"	m	struct:__anon346
bSliceLevel	encode/kernel_device/include/apiinternal.h	/^	IMG_BOOL		bSliceLevel;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
bSpatialDirect	encode/kernel_device/include/apiinternal.h	/^	IMG_BOOL    bSpatialDirect;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
bSrcAllocInternally	encode/kernel_device/include/apiinternal.h	/^	IMG_BOOL			bSrcAllocInternally;						\/\/!< True for internal source frame allocation$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
bStackUsageTest	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^	IMG_BOOL                bStackUsageTest;            \/*!< Indicates whether we need to do Stack Usage Test.          *\/$/;"	m	struct:__anon36
bStackUsageTest	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_ctx.h	/^    IMG_BOOL                bStackUsageTest;        \/*!< if 1 execute Stack Usage Test              *\/$/;"	m	struct:__anon61
bStackUsageTest	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^	IMG_BOOL                bStackUsageTest;			\/*!< Stack usage test is needed if TRUE     *\/$/;"	m	struct:__anon165
bStop	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    IMG_BOOL             bStop;$/;"	m	struct:__anon134	file:
bStopped	vdec/kernel_device/include/vdecdd.h	/^    IMG_BOOL             bStopped;                       \/*!< Stream is stopped and no more units will be submitted$/;"	m	struct:__anon6
bStopped	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    IMG_BOOL              bStopped;             \/*!< Scheduler is stopped and does not schedule any coded pictures.   *\/$/;"	m	struct:scheduler_sStreamCtx_tag	file:
bStoreFlags	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_BOOL8   bStoreFlags;$/;"	m	struct:__anon347
bStrOutputConfigured	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_BOOL                   bStrOutputConfigured;       \/*!< Indicates if the output\/display configuration$/;"	m	struct:__anon45
bSubDevice	imgvideo/port_fwrk/include/sysdev_api_km.h	/^	IMG_BOOL				bSubDevice;			\/\/!< Used to indicate devices which are a sub-component of some greater$/;"	m	struct:__anon595
bSyncDisconnect	imgvideo/port_fwrk/libraries/pman/code/pman_api.c	/^    IMG_BOOL    bSyncDisconnect;    \/\/!< IMG_TRUE if synchronous call to PMAN_DevDisconnectComplete() from callback$/;"	m	struct:PMAN_tag_sProcContext	file:
bSynchronisationMarker	vdec/firmware/include/vc1fw_data.h	/^    IMG_BOOL   bSynchronisationMarker;        \/\/< J.1.16 Syncmarker Flag (SYNCMARKER) Main profile feature only                     $/;"	m	struct:__anon249
bTFF	vdec/firmware/include/vc1fw_data.h	/^     IMG_BOOL bTFF;$/;"	m	struct:__anon252
bTFF_BWD	vdec/firmware/include/vc1fw_data.h	/^     IMG_BOOL bTFF_BWD;$/;"	m	struct:__anon252
bTFF_FWD	vdec/firmware/include/vc1fw_data.h	/^     IMG_BOOL bTFF_FWD;$/;"	m	struct:__anon252
bTiled	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^    IMG_BOOL                bTiled;             \/\/!< IMG_TRUE if the heap is tiled$/;"	m	struct:__anon795
bTiledRegionDefined	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^    IMG_BOOL                bTiledRegionDefined;$/;"	m	struct:__anon807	file:
bToMemory	encode/kernel_device/include/memmgr_api.h	/^	IMG_BOOL bToMemory);$/;"	v
bToMemory	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^                          		 IMG_BOOL bToMemory;$/;"	m	struct:__anon631::__anon632::__anon639
bTopFieldFirst	encode/kernel_device/include/apiinternal.h	/^	IMG_BOOL	bTopFieldFirst;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
bTopFieldFirst	vdec/apis/vdec/include/vdec_api.h	/^     IMG_BOOL           bTopFieldFirst;                                 \/*!< Top field was first to be decoded.                                         *\/$/;"	m	struct:__anon229
bTopFieldFirst	vdec/firmware/include/vc1fw_data.h	/^    IMG_BOOL bTopFieldFirst;                             \/\/!< Flag to indicate the arrangement of fields within the reference frame$/;"	m	struct:__anon248
bTopFieldFirst	vdec/firmware/include/vdecfw.h	/^    IMG_BOOL8   bTopFieldFirst;                              \/\/!< Set if for a pair we decoded first the top field or if we have only top field$/;"	m	struct:__anon311
bTwoPass	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    IMG_BOOL               bTwoPass;                 \/*!< Flag to indicate whether two passes are required.                                      *\/$/;"	m	struct:__anon78
bTwoPass	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	/^    IMG_BOOL                bTwoPass;$/;"	m	struct:__anon79
bTwoPassFlag	vdec/firmware/include/h264fw_data.h	/^    IMG_BOOL8   bTwoPassFlag;                   \/\/!< set to IMG_FALSE to disable second-pass deblock$/;"	m	struct:__anon332
bUVHeightHalved	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	IMG_BOOL	bUVHeightHalved;	    $/;"	m	struct:__anon822
bUpdateYUV	vdec/apis/vdec/include/vdec_api.h	/^    IMG_BOOL            bUpdateYUV;             \/*!< Update the pixel data from the device memory $/;"	m	struct:__anon222
bUseBuffer	imgvideo/secure_media/target/include/target.h	/^    IMG_BOOL                       bUseBuffer;        \/\/\/Use the socket buffer$/;"	m	struct:TARGET_sDeviceIp_tag
bUseExtendedStrides	vdec/apis/vdec/include/vdec_api.h	/^    IMG_BOOL            bUseExtendedStrides;    \/*!< Force use of extended strides (aligned to 64 bytes) for image$/;"	m	struct:__anon228
bUseGuardBand	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^    IMG_BOOL                bUseGuardBand;$/;"	m	struct:__anon130	file:
bUseLoopFilter	vdec/firmware/include/vp6fw_data.h	/^    IMG_BOOL   bUseLoopFilter;$/;"	m	struct:__anon272
bUseRandomAllocation	imgvideo/imglib/libraries/talmmu_api/include/addr_alloc1.h	/^	IMG_BOOL		bUseRandomAllocation;		\/*!< If set, memory will be allocated in any$/;"	m	struct:__anon788
bUseRandomBlocks	imgvideo/imglib/libraries/talmmu_api/include/addr_alloc1.h	/^	IMG_BOOL		bUseRandomBlocks;			\/*!< If set, memory will be allocated in any$/;"	m	struct:__anon788
bVSTransform	vdec/firmware/include/vc1fw_data.h	/^    IMG_BOOL   bVSTransform;                  \/\/< 6.2.9 (AP EP)\/J.1.14 Variable Sized Transform Flag (VSTRANSFORM)                  $/;"	m	struct:__anon249
bVal	imgvideo/port_fwrk/include/dbgopt_api.h	/^    IMG_BOOL            bVal;$/;"	m	union:__anon601
bVal	imgvideo/port_fwrk/include/dbgopt_api_um.h	/^    IMG_BOOL    bVal;$/;"	m	union:__anon585
bValid	vdec/apis/vdec/include/vdec_api.h	/^    IMG_BOOL bValid;$/;"	m	struct:__anon200
bValid	vdec/firmware/include/hevcfw_data.h	/^    IMG_BOOL8 bValid;$/;"	m	struct:__anon370
bVc1	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            bVc1;                           \/*!< VC-1 supported                                                 *\/$/;"	m	struct:MSVDX_sCoreProps_tag
bVdmcBurst4	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            bVdmcBurst4;                    \/*!<                                                                *\/$/;"	m	struct:MSVDX_sCoreProps_tag
bVertBilinear	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^    IMG_BOOL  bVertBilinear;$/;"	m	struct:__anon93
bVisible	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_BOOL bVisible;$/;"	m	struct:PVRSRV_CURSOR_INFO_TAG
bVp6	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            bVp6;                           \/*!< On2 VP6 supported                                              *\/$/;"	m	struct:MSVDX_sCoreProps_tag
bVp8	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            bVp8;                           \/*!< On2 VP8 supported                                              *\/$/;"	m	struct:MSVDX_sCoreProps_tag
bWeightedPrediction	encode/kernel_device/include/apiinternal.h	/^	IMG_BOOL bWeightedPrediction;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
bWightedPredFlag	vdec/apis/vdec/include/vdec_params.h	/^    IMG_BOOL        bWightedPredFlag;                       \/*!< weighted_pred_flag;                        *\/$/;"	m	struct:__anon195
bWrapperControl	imgvideo/secure_media/target/include/target.h	/^    IMG_BOOL                  bWrapperControl;$/;"	m	struct:__anon577
bX8INTRA	vdec/firmware/include/vc1fw_data.h	/^    IMG_BOOL   bX8INTRA;$/;"	m	struct:__anon249
back	imgvideo/list_utils/include/dq.h	/^    struct DQ_tag *back;$/;"	m	struct:DQ_tag	typeref:struct:DQ_tag::DQ_tag
bar	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^	unsigned long	bar;$/;"	m	struct:imgpci_memref
bit_depth_chroma_minus8	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT8   bit_depth_chroma_minus8;                    \/\/!< syntax element from bitstream - 3 bit$/;"	m	struct:__anon328
bit_depth_chroma_minus8	vdec/firmware/include/hevcfw_data.h	/^        unsigned bit_depth_chroma_minus8 : 3;$/;"	m	struct:__anon363::__anon364
bit_depth_luma_minus8	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT8   bit_depth_luma_minus8;                      \/\/!< syntax element from bitstream - 3 bit$/;"	m	struct:__anon328
bit_depth_luma_minus8	vdec/firmware/include/hevcfw_data.h	/^        unsigned bit_depth_luma_minus8 : 3;$/;"	m	struct:__anon363::__anon364
bool	encode/firmware/topaz_hp/fwlib/include/defs.h	/^typedef unsigned int bool;$/;"	t
bottom_field_flag	vdec/firmware/include/h264fw_data.h	/^    IMG_BOOL8   bottom_field_flag;$/;"	m	struct:__anon334
bufType	imgvideo/rpc/sysbrg/src/page_alloc_rpc.h	/^                          		 PALLOC_eImportBufType bufType;$/;"	m	struct:__anon774::__anon775::__anon778
buf_meta_pair_t	encode/kernel_device/include/apiinternal.h	/^} buf_meta_pair_t ;$/;"	t	typeref:struct:__anon507
buff_fd	imgvideo/rpc/sysbrg/src/page_alloc_rpc.h	/^                          		 IMG_INT32 buff_fd;$/;"	m	struct:__anon774::__anon775::__anon778
buffer	encode/kernel_device/libraries/topaz_hp/code/fwtrace.h	/^	void *buffer;$/;"	m	struct:fwtrace_tracer
bufferHandle	encode/kernel_device/libraries/topaz_hp/code/fwtrace.h	/^	MEMORY_INFO *bufferHandle;$/;"	m	struct:fwtrace_tracer
bufferId	encode/kernel_device/include/memmgr_common.h	/^	IMG_UINT32 bufferId;$/;"	m	struct:MEMORY_INFO_TAG
byte	encode/firmware/topaz_hp/fwlib/include/defs.h	/^typedef unsigned char byte;$/;"	t
cDeviceId	imgvideo/secure_media/target/include/target.h	/^    IMG_CHAR                      cDeviceId;           \/\/Device id$/;"	m	struct:TARGET_sBurnMem_tag
cabac_init_present_flag	vdec/firmware/include/hevcfw_data.h	/^        unsigned cabac_init_present_flag : 1;$/;"	m	struct:__anon366::__anon367
carveout_ops	imgvideo/port_fwrk/libraries/sysmem/carveout/code/sysmem_api_km.c	/^static SYSMEM_Ops carveout_ops = {$/;"	v	file:
carveout_ops	imgvideo/port_fwrk/libraries/sysmem/devif/code/sysmem_api_km.c	/^static SYSMEM_Ops carveout_ops = {$/;"	v	file:
caui32Msvdx64ByteRowStride	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^static const IMG_UINT32  caui32Msvdx64ByteRowStride[] = {$/;"	v	file:
caui32MsvdxJpegRowStride	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^static const IMG_UINT32  caui32MsvdxJpegRowStride[] = {$/;"	v	file:
cdev	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_drv.c	/^    struct cdev        cdev;$/;"	m	struct:sysbrg_device	typeref:struct:sysbrg_device::cdev	file:
checkCoreRevision	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^checkCoreRevision($/;"	f
checkDMAIsRunning	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^IMG_RESULT checkDMAIsRunning($/;"	f
checkMTXStart	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^IMG_RESULT checkMTXStart($/;"	f
chroma_format_idc	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT8   chroma_format_idc;                          \/\/!< syntax element from bitstream - 2 bit$/;"	m	struct:__anon328
chroma_format_idc	vdec/firmware/include/hevcfw_data.h	/^        unsigned chroma_format_idc : 2;$/;"	m	struct:__anon363::__anon364
chroma_log2_weight_denom	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32			chroma_log2_weight_denom;$/;"	m	struct:__anon543
chroma_qp_index_offset	vdec/firmware/include/h264fw_data.h	/^    IMG_INT32   chroma_qp_index_offset;                     \/\/!< syntax element from bitstream               $/;"	m	struct:__anon330
class	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^	struct class *class;$/;"	m	struct:imgpci_class	typeref:struct:imgpci_class::class	file:
coherent_ops	imgvideo/port_fwrk/libraries/sysmem/coherent/code/sysmem_api_km.c	/^static SYSMEM_Ops coherent_ops = {$/;"	v	file:
commRxLock	encode/kernel_device/include/topaz_device.h	/^	IMG_HANDLE				commRxLock;$/;"	m	struct:__anon509
commTxLock	encode/kernel_device/include/topaz_device.h	/^	IMG_HANDLE				commTxLock;$/;"	m	struct:__anon509
comm_AnyAreWaiting	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^comm_AnyAreWaiting(IMG_COMM_SOCKET **sockets)$/;"	f	file:
comm_Deinitialize	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^comm_Deinitialize(IMG_VOID *param)$/;"	f
comm_DispatchIncomingMsgs	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^comm_DispatchIncomingMsgs(IMG_COMM_SOCKET **sockets)$/;"	f
comm_DispatchIncomingMsgs_Wrapper	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^comm_DispatchIncomingMsgs_Wrapper(IMG_VOID *params)$/;"	f
comm_GetConsumer	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^DebugFS_ExportRead(comm_GetConsumer);$/;"	v
comm_GetConsumer	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^comm_GetConsumer(IMG_VOID)$/;"	f
comm_GetProducer	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^DebugFS_ExportRead(comm_GetProducer);$/;"	v
comm_GetProducer	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^comm_GetProducer(IMG_VOID)$/;"	f
comm_IsHWIdle	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^comm_IsHWIdle(IMG_VOID)$/;"	f
comm_IsIdle	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^comm_IsIdle($/;"	f
comm_LoadBias	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^comm_LoadBias($/;"	f
comm_LoadH264Tables	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^comm_LoadH264Tables($/;"	f
comm_LoadTables	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^comm_LoadTables($/;"	f
comm_Lock	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^comm_Lock(TOPAZKM_DevContext *devContext, IMG_UINT32 ui32Flags)$/;"	f	file:
comm_PrepareFirmware	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^IMG_ERRORCODE comm_PrepareFirmware(IMG_FW_CONTEXT *fwCtxt, IMG_CODEC eCodec)$/;"	f
comm_Recv	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^IMG_ERRORCODE comm_Recv(IMG_COMM_SOCKET *psSocket, IMG_WRITEBACK_MSG *msg, IMG_BOOL bBlocking)$/;"	f	file:
comm_Send	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^comm_Send($/;"	f	file:
comm_Serialize_Enter	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^COMM_Serialize_Token comm_Serialize_Enter(IMG_VOID)$/;"	f
comm_Serialize_Enter	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	426;"	d	file:
comm_Serialize_Exit	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^void comm_Serialize_Exit(COMM_Serialize_Token enterToken)$/;"	f
comm_Serialize_Exit	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	427;"	d	file:
comm_SetConsumer	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^comm_SetConsumer($/;"	f
comm_SetProducer	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^comm_SetProducer($/;"	f
comm_Unlock	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^comm_Unlock(TOPAZKM_DevContext *devContext, IMG_UINT32 ui32Flags)$/;"	f	file:
complexity_estimation_disable	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8   complexity_estimation_disable;$/;"	m	struct:__anon342
connData	encode/kernel_device/include/topaz_device.h	/^	TOPAZKM_ConnData *connData;$/;"	m	struct:IMG_COMM_SOCKET_tag
constrained_intra_pred_flag	vdec/firmware/include/h264fw_data.h	/^    IMG_BOOL8   constrained_intra_pred_flag;                \/\/!< syntax element from bitstream - 1 bit$/;"	m	struct:__anon330
constrained_intra_pred_flag	vdec/firmware/include/hevcfw_data.h	/^        unsigned constrained_intra_pred_flag : 1;$/;"	m	struct:__anon366::__anon367
constraint_set_flags	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT8   constraint_set_flags;                       \/\/!< set0--7 flags as they occur in the bitstream (including reserved values)$/;"	m	struct:__anon328
contiguous	imgvideo/port_fwrk/include/sysmem_utils.h	/^    IMG_BOOL contiguous;$/;"	m	struct:SYSMEM_Heap
core_ActivePowerDownDecoder	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^core_ActivePowerDownDecoder($/;"	f	file:
core_CheckDecoderSupport	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^core_CheckDecoderSupport($/;"	f	file:
core_CompCallback	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^static IMG_RESULT core_CompCallback($/;"	f	file:
core_ConnectionCreate	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^static IMG_RESULT core_ConnectionCreate($/;"	f	file:
core_ConnectionDestroy	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^static IMG_RESULT core_ConnectionDestroy($/;"	f	file:
core_DevHwInterrupt	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^static IMG_RESULT core_DevHwInterrupt($/;"	f	file:
core_DevPowerPostS0	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^static IMG_RESULT core_DevPowerPostS0($/;"	f	file:
core_DevPowerPreS5	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^static IMG_RESULT core_DevPowerPreS5($/;"	f	file:
core_DevReplay	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^static IMG_RESULT core_DevReplay($/;"	f	file:
core_DevReset	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^static IMG_RESULT core_DevReset($/;"	f	file:
core_DevSchedule	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^static IMG_RESULT core_DevSchedule($/;"	f	file:
core_DevServiceTimeExpiry	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^static IMG_RESULT core_DevServiceTimeExpiry($/;"	f	file:
core_DevSwInterrupt	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^static IMG_RESULT core_DevSwInterrupt($/;"	f	file:
core_DevSwInterruptPicDiscarded	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^static IMG_RESULT core_DevSwInterruptPicDiscarded($/;"	f	file:
core_GetConnContext	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^core_GetConnContext($/;"	f	file:
core_HandleProcessedUnit	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^static IMG_RESULT core_HandleProcessedUnit($/;"	f	file:
core_IsUnsupported	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^core_IsUnsupported($/;"	f	file:
core_ReconfigureReconPictBuf	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^core_ReconfigureReconPictBuf($/;"	f	file:
core_RemoveStreamMessages	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^static IMG_VOID core_RemoveStreamMessages($/;"	f	file:
core_SendAsyncMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^static IMG_RESULT core_SendAsyncMsg($/;"	f	file:
core_SendEvent	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^static IMG_RESULT core_SendEvent($/;"	f	file:
core_SendSyncMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^static IMG_RESULT core_SendSyncMsg($/;"	f	file:
core_StreamCreate	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^static IMG_RESULT core_StreamCreate($/;"	f	file:
core_StreamDestroy	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^static IMG_RESULT core_StreamDestroy($/;"	f	file:
core_StreamFillPictBuf	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^static IMG_RESULT core_StreamFillPictBuf($/;"	f	file:
core_StreamFlush	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^static IMG_RESULT core_StreamFlush($/;"	f	file:
core_StreamGetStatus	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^static IMG_RESULT core_StreamGetStatus($/;"	f	file:
core_StreamMapBuf	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^static IMG_RESULT core_StreamMapBuf($/;"	f	file:
core_StreamPlay	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^static IMG_RESULT core_StreamPlay($/;"	f	file:
core_StreamReleaseBufs	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^static IMG_RESULT core_StreamReleaseBufs($/;"	f	file:
core_StreamSetBehaviourOnErrors	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^static IMG_RESULT core_StreamSetBehaviourOnErrors($/;"	f	file:
core_StreamSetOutputConfig	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^static IMG_RESULT core_StreamSetOutputConfig($/;"	f	file:
core_StreamSetPictBufConfig	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^static IMG_RESULT core_StreamSetPictBufConfig($/;"	f	file:
core_StreamSignalStopStatus	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^core_StreamSignalStopStatus($/;"	f	file:
core_StreamStop	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^static IMG_RESULT core_StreamStop($/;"	f	file:
core_StreamSubmitUnit	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^static IMG_RESULT core_StreamSubmitUnit($/;"	f	file:
core_StreamUnmapBuf	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^static IMG_RESULT core_StreamUnmapBuf($/;"	f	file:
core_fnFreeMapped	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^static IMG_VOID core_fnFreeMapped ($/;"	f	file:
core_fnFreeStream	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^static IMG_VOID core_fnFreeStream ($/;"	f	file:
count	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^    atomic_t       count;$/;"	m	struct:s_nestlock	file:
cptr	imgvideo/include/img_types.h	/^    compat_uptr_t cptr;$/;"	m	union:sysbrg_user_pointer_struct
cu_qp_delta_enabled_flag	vdec/firmware/include/hevcfw_data.h	/^        unsigned cu_qp_delta_enabled_flag : 1;$/;"	m	struct:__anon366::__anon367
cur_index	imgvideo/port_fwrk/libraries/sysmem/devif/code/sysmem_api_km.c	/^    IMG_UINT32   cur_index;$/;"	m	struct:priv_params	file:
d	encode/firmware/topaz_hp/fwlib/include/defs.h	/^  double d;$/;"	m	union:__anon522
data	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	flong data[4];$/;"	m	struct:tagVEC4
data	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^    void *                 data;$/;"	m	struct:__anon620	file:
data_partitioned	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8   data_partitioned;$/;"	m	struct:__anon342
dbgoptbrg_Clear	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api.c	/^static IMG_VOID dbgoptbrg_Clear($/;"	f	file:
dbgoptbrg_Get	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api.c	/^static IMG_UINT64 dbgoptbrg_Get($/;"	f	file:
dbgoptbrg_Set	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api.c	/^static IMG_RESULT dbgoptbrg_Set($/;"	f	file:
dbgoptkm_DeinitEntry	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api_km.c	/^static IMG_VOID dbgoptkm_DeinitEntry($/;"	f	file:
dbgoptkm_GetEntry	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api_km.c	/^static DBGOPTKM_sOption * dbgoptkm_GetEntry($/;"	f	file:
dbgoptkm_GetKeyBucket	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api_km.c	/^static DBGOPTKM_sKeyBucket * dbgoptkm_GetKeyBucket($/;"	f	file:
dbgoptkm_GetSize	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api_km.c	/^static IMG_SIZE dbgoptkm_GetSize($/;"	f	file:
dbgoptkm_InsertEntry	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api_km.c	/^static IMG_RESULT dbgoptkm_InsertEntry($/;"	f	file:
dbgoptkm_RemoveEntries	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api_km.c	/^static IMG_VOID dbgoptkm_RemoveEntries($/;"	f	file:
dct_coefs	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8  dct_coefs;                                    \/\/ 1    bslbf$/;"	m	struct:__anon341
dct_lines	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8  dct_lines;                                    \/\/ 1    bslbf$/;"	m	struct:__anon341
deblocking_filter_control_present_flag	vdec/firmware/include/h264fw_data.h	/^    IMG_BOOL8   deblocking_filter_control_present_flag;     \/\/!< syntax element from bitstream - 1 bit$/;"	m	struct:__anon330
deblocking_filter_override_enabled_flag	vdec/firmware/include/hevcfw_data.h	/^        unsigned deblocking_filter_override_enabled_flag : 1;$/;"	m	struct:__anon366::__anon367
debug_callback_data	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^} debug_callback_data;$/;"	t	typeref:struct:__anon620	file:
debug_open_callback_t	imgvideo/port_fwrk/include/sysos_api_km.h	/^typedef void (*debug_open_callback_t)($/;"	t
debug_printf_t	imgvideo/port_fwrk/include/sysos_api_km.h	/^typedef int (*debug_printf_t)(void *, const char *, ...);$/;"	t
debug_status_fops	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^static const struct file_operations debug_status_fops = {$/;"	v	typeref:struct:file_operations	file:
debug_status_open	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^static int debug_status_open($/;"	f	file:
debug_status_show	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^static int debug_status_show($/;"	f	file:
debugfile	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^    struct dentry *        debugfile;$/;"	m	struct:__anon620	typeref:struct:__anon620::dentry	file:
dec_resources_fnBufInfoDestructor	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.c	/^static IMG_VOID dec_resources_fnBufInfoDestructor ($/;"	f	file:
decoder_CleanBitStrSegments	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^static IMG_VOID decoder_CleanBitStrSegments($/;"	f	file:
decoder_CoreEnumerate	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^decoder_CoreEnumerate($/;"	f	file:
decoder_CoreGetContext	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^decoder_CoreGetContext($/;"	f	file:
decoder_DecodedPictureDestroy	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^decoder_DecodedPictureDestroy($/;"	f	file:
decoder_DestroyFirmware	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^decoder_DestroyFirmware($/;"	f	file:
decoder_GetCoreAndLoad	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^decoder_GetCoreAndLoad($/;"	f	file:
decoder_GetDecodedPict	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^decoder_GetDecodedPict($/;"	f	file:
decoder_GetDecodedPictOfStream	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^decoder_GetDecodedPictOfStream($/;"	f	file:
decoder_GetFirmware	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^decoder_GetFirmware($/;"	f	file:
decoder_GetRequiredCoreFeatures	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^decoder_GetRequiredCoreFeatures($/;"	f	file:
decoder_IsFakeMTX	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	151;"	d	file:
decoder_KickListService	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^decoder_KickListService($/;"	f	file:
decoder_MmuDeviceCallback	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^decoder_MmuDeviceCallback($/;"	f	file:
decoder_NextPicture	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^decoder_NextPicture($/;"	f	file:
decoder_PictureDecode	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^decoder_PictureDecode($/;"	f	file:
decoder_PictureDecoded	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^decoder_PictureDecoded($/;"	f	file:
decoder_PictureDestroy	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^decoder_PictureDestroy($/;"	f	file:
decoder_PictureDisplay	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^decoder_PictureDisplay($/;"	f	file:
decoder_PictureFinalize	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^decoder_PictureFinalize($/;"	f	file:
decoder_PictureSubmitMoreData	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^decoder_PictureSubmitMoreData($/;"	f	file:
decoder_SavePerfData	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^static IMG_RESULT decoder_SavePerfData($/;"	f	file:
decoder_SavePerfDataField	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^static IMG_RESULT decoder_SavePerfDataField($/;"	f	file:
decoder_SetDeviceConfig	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^static IMG_RESULT decoder_SetDeviceConfig($/;"	f	file:
decoder_SetFeatureFlags	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^decoder_SetFeatureFlags($/;"	f	file:
decoder_StreamDecodeResourceCreate	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^decoder_StreamDecodeResourceCreate($/;"	f	file:
decoder_StreamDecodeResourceDestroy	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^decoder_StreamDecodeResourceDestroy($/;"	f	file:
decoder_StreamDestroy	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^decoder_StreamDestroy($/;"	f	file:
decoder_StreamFlush	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^decoder_StreamFlush($/;"	f	file:
decoder_StreamGetContext	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^decoder_StreamGetContext($/;"	f	file:
decoder_StreamProcessUnit	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^decoder_StreamProcessUnit($/;"	f	file:
decoder_StreamReferenceResourceCreate	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^decoder_StreamReferenceResourceCreate($/;"	f	file:
decoder_StreamReferenceResourceDestroy	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^decoder_StreamReferenceResourceDestroy($/;"	f	file:
decoder_WrapBitStrSegments	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^static IMG_RESULT decoder_WrapBitStrSegments($/;"	f	file:
decoder_WritePerfData	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^decoder_WritePerfData($/;"	f	file:
decres_GetResource	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.c	/^decres_GetResource($/;"	f	file:
decres_GetVlcData	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.c	/^static IMG_RESULT decres_GetVlcData($/;"	f	file:
decres_PackVlcTables	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.c	/^decres_PackVlcTables($/;"	f	file:
decres_uFwHeaders	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.c	/^} decres_uFwHeaders;$/;"	t	typeref:union:__anon70	file:
default_isrparams	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static struct imgpci_isrparams	default_isrparams =$/;"	v	typeref:struct:imgpci_isrparams	file:
define_vop_compl_est_header	vdec/firmware/include/mpeg4fw_data.h	/^    MPEG4FW_sDefineVopComplEstHdr   define_vop_compl_est_header;$/;"	m	struct:__anon342
define_vop_compl_est_header	vdec/firmware/share/mpeg4fw_data_shared.h	/^    MPEG4FW_sDefineVopComplEstHdr   define_vop_compl_est_header;$/;"	m	struct:__anon431
delta_pic_order_always_zero_flag	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT8   delta_pic_order_always_zero_flag;           \/\/!< syntax element from bitstream - 1 bit$/;"	m	struct:__anon328
dependent_slice_segments_enabled_flag	vdec/firmware/include/hevcfw_data.h	/^        unsigned dependent_slice_segments_enabled_flag : 1;$/;"	m	struct:__anon366::__anon367
desc	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^	char *desc;$/;"	m	struct:register_info	file:
destCurrent	imgvideo/list_utils/include/tre.h	/^    void *destCurrent;$/;"	m	struct:TRE_copy_tag
destRoot	imgvideo/list_utils/include/tre.h	/^    void *destRoot;$/;"	m	struct:TRE_copy_tag
dev	encode/platform/sysdev/sysdev_pci.c	/^	SYSDEVU_sInfo *dev;$/;"	m	struct:imgpci_prvdata	file:
dev	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^	struct imgpci_device *dev;$/;"	m	struct:imgpci_listener	typeref:struct:imgpci_listener::imgpci_device	file:
dev	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^	struct device			*dev;$/;"	m	struct:imgpci_device	typeref:struct:imgpci_device::device
dev	vdec/platform/sysdev/sysdev_cedarview.c	/^    SYSDEVU_sInfo *dev;$/;"	m	struct:imgpci_prvdata	file:
dev	vdec/platform/sysdev/sysdev_fpga.c	/^    SYSDEVU_sInfo *dev;$/;"	m	struct:imgpci_prvdata	file:
devContext	encode/kernel_device/include/topaz_device.h	/^	TOPAZKM_DevContext *devContext;$/;"	m	struct:IMG_COMM_SOCKET_tag
deviceSockets	encode/kernel_device/include/topaz_device.h	/^	struct IMG_COMM_SOCKET_tag *deviceSockets[TOPAZHP_MAX_POSSIBLE_STREAMS];$/;"	m	struct:__anon509	typeref:struct:__anon509::IMG_COMM_SOCKET_tag
deviceSockets	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^	IMG_COMM_SOCKET **deviceSockets;$/;"	m	struct:ISRControl	file:
device_detected	encode/platform/sysdev/sysdev_arm_goldfish.c	/^static bool device_detected = IMG_FALSE;$/;"	v	file:
device_detected	encode/platform/sysdev/sysdev_default.c	/^static bool device_detected = IMG_FALSE;$/;"	v	file:
device_detected	encode/platform/sysdev/sysdev_dt.c	/^static bool device_detected = IMG_FALSE;$/;"	v	file:
device_detected	encode/platform/sysdev/sysdev_hisi.c	/^static bool device_detected = IMG_FALSE;$/;"	v	file:
device_detected	vdec/platform/sysdev/sysdev_arm_goldfish.c	/^static IMG_BOOL device_detected = IMG_FALSE;$/;"	v	file:
device_ops	encode/platform/sysdev/sysdev_arm_goldfish.c	/^static struct SYSDEV_ops device_ops = {$/;"	v	typeref:struct:SYSDEV_ops	file:
device_ops	encode/platform/sysdev/sysdev_default.c	/^static struct SYSDEV_ops device_ops = {$/;"	v	typeref:struct:SYSDEV_ops	file:
device_ops	encode/platform/sysdev/sysdev_dt.c	/^static struct SYSDEV_ops device_ops = {$/;"	v	typeref:struct:SYSDEV_ops	file:
device_ops	encode/platform/sysdev/sysdev_hisi.c	/^static struct SYSDEV_ops device_ops = {$/;"	v	typeref:struct:SYSDEV_ops	file:
device_ops	encode/platform/sysdev/sysdev_pci.c	/^struct SYSDEV_ops device_ops = {$/;"	v	typeref:struct:SYSDEV_ops
device_ops	imgvideo/port_fwrk/libraries/sysdev/utils1/devif/code/sysdev_utils1.c	/^static struct SYSDEV_ops device_ops = {$/;"	v	typeref:struct:SYSDEV_ops	file:
device_ops	vdec/platform/sysdev/sysdev_arm_goldfish.c	/^static struct SYSDEV_ops device_ops = {$/;"	v	typeref:struct:SYSDEV_ops	file:
device_ops	vdec/platform/sysdev/sysdev_cedarview.c	/^static struct SYSDEV_ops device_ops = {$/;"	v	typeref:struct:SYSDEV_ops	file:
device_ops	vdec/platform/sysdev/sysdev_fpga.c	/^struct SYSDEV_ops device_ops = {$/;"	v	typeref:struct:SYSDEV_ops
device_ops	vdec/platform/sysdev/sysdev_hisi.c	/^static struct SYSDEV_ops device_ops = {$/;"	v	typeref:struct:SYSDEV_ops	file:
devpaddr_to_paddr	encode/platform/sysdev/sysdev_default.c	/^static IMG_PHYSADDR devpaddr_to_paddr(struct SYSDEVU_sInfo *sysdev, IMG_PHYSADDR devpaddr) {$/;"	f	file:
devpaddr_to_paddr	imgvideo/port_fwrk/include/sysdev_utils.h	/^	IMG_PHYSADDR (*devpaddr_to_paddr)(struct SYSDEVU_sInfo *, IMG_PHYSADDR  paCpuPAddr);$/;"	m	struct:SYSDEV_ops
dflong	encode/firmware/topaz_hp/fwlib/include/defs.h	/^} dflong;$/;"	t	typeref:union:__anon522
diff_cu_qp_delta_depth	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT8 diff_cu_qp_delta_depth;$/;"	m	struct:__anon366
direct_8x8_inference_flag	vdec/firmware/include/h264fw_data.h	/^    IMG_BOOL8   direct_8x8_inference_flag;                  \/\/!< syntax element from bitstream - 1 bit$/;"	m	struct:__anon328
dman_LocateComponentKM	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^static IMG_BOOL dman_LocateComponentKM($/;"	f	file:
dmankm_DisconnectComps	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^static IMG_RESULT dmankm_DisconnectComps($/;"	f	file:
dmankm_fnDevKmHisr	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^static IMG_VOID dmankm_fnDevKmHisr ($/;"	f	file:
dmankm_fnDevKmLisr	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^static IMG_BOOL dmankm_fnDevKmLisr ($/;"	f	file:
dmankm_fnProcessLostCb	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^static IMG_VOID dmankm_fnProcessLostCb ($/;"	f	file:
dq_padding	imgvideo/kernel_comp/include/page_alloc.h	/^	SYSBRG_UINT64			dq_padding[2];				\/\/ \/*!< reserved space for DQ link  (allows the structure to be part of a DQ list).*\/$/;"	m	struct:__anon827
driver_probe	encode/platform/sysdev/sysdev_arm_goldfish.c	/^int driver_probe(struct platform_device *device) {$/;"	f
driver_probe	encode/platform/sysdev/sysdev_default.c	/^int driver_probe(struct platform_device *device) {$/;"	f
driver_probe	encode/platform/sysdev/sysdev_dt.c	/^int driver_probe(struct platform_device *ofdev) {$/;"	f
driver_probe	encode/platform/sysdev/sysdev_hisi.c	/^int driver_probe(struct platform_device *ofdev) {$/;"	f
driver_probe	vdec/platform/sysdev/sysdev_arm_goldfish.c	/^static int driver_probe(struct platform_device *pdev)$/;"	f	file:
driver_probe	vdec/platform/sysdev/sysdev_hisi.c	/^static int driver_probe(struct platform_device *pdev)$/;"	f	file:
eBTType	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^    } eBTType;$/;"	m	struct:sBT	typeref:enum:sBT::__anon803	file:
eBeHwCheckPoint	vdec/kernel_device/include/vdecdd.h	/^    VDECFW_eProgressCheckPoint  eBeHwCheckPoint;        \/*!< Furthest check-point reached by picture in back-end hardware.          *\/$/;"	m	struct:__anon7
eBstrElementType	vdec/kernel_device/include/bspp_km.h	/^    VDEC_eBstrElementType       eBstrElementType;$/;"	m	struct:__anon20
eBstrFormat	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_eBstrFormat    eBstrFormat;            \/*!< Bitstream format.                                      *\/$/;"	m	struct:__anon222
eBufType	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^    PALLOC_eImportBufType      eBufType;      \/*!< Buffer type                    *\/$/;"	m	struct:__anon830	file:
eBufType	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^                          		 VDEC_eBufType eBufType;$/;"	m	struct:__anon657::__anon658::__anon669
eBufType	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^                          		 VDEC_eBufType eBufType;$/;"	m	struct:__anon657::__anon658::__anon674
eBufType	vdec/apis/vdec/libraries/include/vdec_int.h	/^    VDEC_eBufType       eBufType;      \/*!< Buffer type mapped.                          *\/$/;"	m	struct:__anon242
eBufType	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    VDEC_eBufType           eBufType;           \/*!< Buffer type to release.    *\/$/;"	m	struct:__anon116	file:
eBufType	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    VDEC_eBufType           eBufType;        \/*!< Buffer type.                        *\/$/;"	m	struct:__anon110	file:
eBufType	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDEC_eBufType           eBufType;          \/*!< Type of buffer mapped.                       *\/$/;"	m	struct:VDECDD_tag_sDdBufMapInfo
eBufferType	vdec/apis/vdec/include/vdec_api.h	/^    IMG_eBufferType         eBufferType;        \/*!< Buffer type (frame, pair, top, bottom)                *\/$/;"	m	struct:__anon236
eChromaFormatIdc	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^    PIXEL_FormatIdc				eChromaFormatIdc;$/;"	m	struct:__anon820
eChromaInterleaved	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^    PIXEL_eChromaInterleaved	eChromaInterleaved;$/;"	m	struct:__anon820
eCmdId	encode/kernel_device/include/apiinternal.h	/^	MTX_CMD_ID	eCmdId;$/;"	m	struct:__anon504
eCmdId	encode/kernel_device/include/apiinternal.h	/^	MTX_MESSAGE_ID	eCmdId;$/;"	m	struct:__anon503
eCodec	encode/kernel_device/include/topaz_device.h	/^	IMG_CODEC	eCodec;$/;"	m	struct:IMG_COMM_SOCKET_tag
eCodec	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^                          		 IMG_CODEC eCodec;$/;"	m	struct:__anon700::__anon701::__anon703
eCodec	vdec/firmware/include/vdecfw.h	/^    VDECFW_eCodecType       eCodec;                             \/*!< Codec                                                                                                                  *\/$/;"	m	struct:__anon317
eCodecMode	vdec/firmware/include/realfw_data.h	/^    REALFW_eCodecMode  eCodecMode;$/;"	m	struct:__anon281
eCodecType	vdec/firmware/include/mpeg4fw_data.h	/^    MPEG4FW_eCodecType         eCodecType;         \/*!< sequence codec type (mpeg4, h263, sorensons)                    *\/$/;"	m	struct:__anon344
eCodingType	vdec/firmware/include/mpeg4fw_data.h	/^    MPEG4FW_eCodingType  eCodingType;                    \/\/!< Frame type$/;"	m	struct:__anon346
eCodingType	vdec/firmware/include/realfw_data.h	/^    REALFW_ePicType      eCodingType;              \/\/!< Frame type$/;"	m	struct:__anon283
eColorSpace	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_eColorSpaceType   eColorSpace;$/;"	m	struct:__anon359
eColourPixelFormat	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT	eColourPixelFormat;$/;"	m	struct:PVRSRV_CURSOR_SHAPE_TAG
eCscPreset	encode/kernel_device/include/apiinternal.h	/^	IMG_CSC_PRESET	eCscPreset;				\/\/!< Colour space conversion to be performed on the source surface$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
eCurrentStopPoint	vdec/kernel_device/include/vdecdd.h	/^    VDEC_eStopPoint      eCurrentStopPoint;              \/*!< Current stop point for this stream.                                   *\/$/;"	m	struct:__anon6
eCurrentStopPoint	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    VDEC_eStopPoint       eCurrentStopPoint;    \/*!< Current stop point for this stream.                              *\/$/;"	m	struct:scheduler_sStreamCtx_tag	file:
eDdStrState	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_eDdStrState         eDdStrState;                \/*!< Stream state.                                    *\/$/;"	m	struct:__anon45
eDecPictType	vdec/firmware/include/vdecfw.h	/^    IMG_eBufferType eDecPictType;                            \/\/!< Refers to the picture decoded with the current transaction ID (not affected by merge with field of previous transaction ID)$/;"	m	struct:__anon311
eDecodeLevel	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    VDECDD_eDecodeLevel     eDecodeLevel;        \/*!< Level in system to which decoding should take place.  *\/$/;"	m	struct:scheduler_sContext_tag	file:
eDecodeLevel	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_eDecodeLevel     eDecodeLevel;               \/*!< Level in device to which decoding should take place.       *\/$/;"	m	struct:__anon36
eDecodeLevel	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_eDecodeLevel     eDecodeLevel;       \/*!< Indicates how far down stack the decoding takes place. *\/$/;"	m	struct:__anon37
eDecodeLevel	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_ctx.h	/^    VDECDD_eDecodeLevel     eDecodeLevel;           \/*!< Level in device to which decoding should take place.       *\/$/;"	m	struct:__anon61
eDevFlags	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^    TALMMU_eDevFlags        eDevFlags;                  \/\/!< Device flags - bit flags that can be combined$/;"	m	struct:__anon792
eEncodingType	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_eEncodingType             eEncodingType;                  \/\/!< Encoding type$/;"	m	struct:__anon353
eErrScope	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    scheduler_eErrScope  eErrScope;$/;"	m	struct:__anon134	file:
eErrorHandling	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^                          		 VDEC_eErrorHandling eErrorHandling;$/;"	m	struct:__anon657::__anon658::__anon675
eErrorHandling	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    VDEC_eErrorHandling     eErrorHandling;     \/*!< Error handling approach.   *\/$/;"	m	struct:__anon117	file:
eEvent	vdec/kernel_device/include/vdecdd.h	/^    VDECDD_eEvent  eEvent;        \/*!< The #VDECDD_eEvent event.                           *\/$/;"	m	struct:__anon3
eEvent	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    HWCTRL_eEvent    eEvent;   \/*!< HWCTRL event.    *\/$/;"	m	struct:__anon89	file:
eFeHwCheckPoint	vdec/kernel_device/include/vdecdd.h	/^    VDECFW_eProgressCheckPoint  eFeHwCheckPoint;        \/*!< Furthest check-point reached by picture in front-end hardware.         *\/$/;"	m	struct:__anon7
eFeature	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^                          		 VDEC_eFeature eFeature;$/;"	m	struct:__anon657::__anon658::__anon659
eFirmwareAction	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32  eFirmwareAction;                        \/\/!< VDECFW_eFirmwareAction (UINT32 used to guarantee size)$/;"	m	struct:__anon303
eFirmwareAction	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32  eFirmwareAction;                        \/\/!< VDECFW_eFirmwareAction (UINT32 used to guarantee size)$/;"	m	struct:__anon304
eFirmwareAction	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_UINT32     eFirmwareAction;                        \/*!< VDECFW_eFirmwareAction (UINT32 used to guarantee size).    *\/$/;"	m	struct:__anon137
eFormat	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_FORMAT		eFormat;								\/\/!< Pixel format of the source surface$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
eFormat	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_FORMAT				eFormat;$/;"	m	struct:__anon518
eFormat	encode/kernel_device/include/apiinternal.h	/^	IMG_FORMAT		eFormat;				\/\/!< Pixel format of the source surface$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
eFrameType	encode/kernel_device/include/apiinternal.h	/^	IMG_FRAME_TYPE		eFrameType;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
eFuncId	imgvideo/rpc/sysbrg/src/dbgevent_api_rpc.h	/^	DBGEVENT_eFuncId	eFuncId;$/;"	m	struct:__anon650
eFuncId	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^	DBGOPTBRG_eFuncId	eFuncId;$/;"	m	struct:__anon733
eFuncId	imgvideo/rpc/sysbrg/src/dman_api_rpc.h	/^	DMAN_eFuncId	eFuncId;$/;"	m	struct:__anon749
eFuncId	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^	HOSTUTILS_eFuncId	eFuncId;$/;"	m	struct:__anon700
eFuncId	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^	MEMMGR_eFuncId	eFuncId;$/;"	m	struct:__anon631
eFuncId	imgvideo/rpc/sysbrg/src/page_alloc_rpc.h	/^	PALLOC_eFuncId	eFuncId;$/;"	m	struct:__anon774
eFuncId	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^	VDECDD_eFuncId	eFuncId;$/;"	m	struct:__anon657
eFuncId	imgvideo/rpc/sysbrg/src/wrap_utils_rpc.h	/^	WRAPU_eFuncId	eFuncId;$/;"	m	struct:__anon764
eFwCheckPoint	vdec/kernel_device/include/vdecdd.h	/^    VDECFW_eProgressCheckPoint  eFwCheckPoint;          \/*!< Furthest check-point reached by picture in firmware.                   *\/$/;"	m	struct:__anon7
eHeapFlags	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^    TALMMU_eHeapFlags       eHeapFlags;         \/\/!< Heap flags - bit flags that can be combined$/;"	m	struct:__anon795
eHeapId	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^    MMU_eHeapId             eHeapId;$/;"	m	struct:__anon130	file:
eHeapType	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^    TALMMU_eHeapType        eHeapType;          \/\/!< Heap type$/;"	m	struct:__anon795
eHeapType	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^    TALMMU_eHeapType        eHeapType;$/;"	m	struct:__anon130	file:
eInsecurePool	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    SYS_eMemPool            eInsecurePool;      \/*!< Insecure memory pool                                   *\/$/;"	m	struct:__anon37
eInsecurePool	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    SYS_eMemPool                eInsecurePool;$/;"	m	struct:__anon54	file:
eLastStrUnitType	vdec/kernel_device/include/vdecdd.h	/^    VDECDD_eStrUnitType  eLastStrUnitType;               \/*!< Last Stream unit scheduled on Decoder.                                *\/$/;"	m	struct:__anon6
eLoadMethod	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^	MTX_eLoadMethod eLoadMethod;			\/\/!< method used to load this MTX$/;"	m	struct:tag_IMG_FW_CONTEXT
eMMUType	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^    TALMMU_eMMUType         eMMUType;                   \/\/!< MMU Type.$/;"	m	struct:__anon792
eMemAttrib	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    SYS_eMemAttrib           eMemAttrib;          \/*!< Memory attribute                                                      *\/$/;"	m	struct:TALMMU_tag_sDevMemHeap	file:
eMemAttrib	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^	SYS_eMemAttrib				eMemAttrib;					\/\/!< PALLOC memory attribute$/;"	m	union:__anon801
eMemAttrib	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^	SYS_eMemAttrib			eMemAttrib;					\/\/!< Memory attribute$/;"	m	struct:__anon792
eMemAttrib	imgvideo/port_fwrk/include/sysbrg_utils.h	/^  SYS_eMemAttrib				eMemAttrib;		\/\/!< The memory attributes$/;"	m	struct:__anon599
eMemAttrib	imgvideo/port_fwrk/include/sysmem_utils.h	/^    SYS_eMemAttrib  eMemAttrib;           \/\/!< Memory attributes$/;"	m	struct:__anon590
eMemAttrib	imgvideo/rpc/sysbrg/src/page_alloc_rpc.h	/^                          		 SYS_eMemAttrib eMemAttrib;$/;"	m	struct:__anon774::__anon775::__anon777
eMemAttrib	imgvideo/rpc/sysbrg/src/page_alloc_rpc.h	/^                          		 SYS_eMemAttrib eMemAttrib;$/;"	m	struct:__anon774::__anon775::__anon778
eMemAttrib	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    SYS_eMemAttrib  eMemAttrib;         \/\/!< Memory attributes$/;"	m	struct:__anon174
eMemAttrib	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_buf.h	/^    SYS_eMemAttrib  eMemAttrib;			\/\/!< Memory attributes$/;"	m	struct:__anon162
eMemPool	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    SYS_eMemPool             eMemPool;            \/*!< Memory pool                                                           *\/$/;"	m	struct:TALMMU_tag_sDevMemHeap	file:
eMemPool	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^	SYS_eMemPool				eMemPool;					\/\/!< PALLOC memory pool$/;"	m	union:__anon801
eMemPool	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^	SYS_eMemPool			eMemPool;					\/\/!< Memory pool$/;"	m	struct:__anon792
eMemPool	imgvideo/port_fwrk/include/sysmem_utils.h	/^    SYS_eMemPool    eMemPool;             \/\/!< Memory pool$/;"	m	struct:__anon590
eMemPool	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_buf.h	/^    SYS_eMemPool    eMemPool;           \/\/!< Memory pool$/;"	m	struct:__anon162
eMemPoolId	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_buf.h	/^    SYS_eMemPool           eMemPoolId;$/;"	m	struct:__anon161
eMemPoolType	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_buf.h	/^    MSVDXIO_eMemPoolType   eMemPoolType;$/;"	m	struct:__anon161
eMemSpace	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.h	/^    MEM_REGIONS     eMemSpace;              \/\/!< Memory space to use for this comms area$/;"	m	struct:__anon169
eMemSpaceType	imgvideo/secure_media/tal/code/tal.c	/^    TARGET_eMemSpaceType    eMemSpaceType;          \/\/<! Type of memory space$/;"	m	struct:__anon579	file:
eMemoryPacking	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^    PIXEL_eMemoryPacking		eMemoryPacking;$/;"	m	struct:__anon820
eMemorySpaceType	imgvideo/secure_media/target/include/target.h	/^    TARGET_eMemSpaceType      eMemorySpaceType;    \/\/Memory space type$/;"	m	struct:__anon566
eMmuHeapId	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    MMU_eHeapId             eMmuHeapId;        \/*!< VDECDD MMU Heap in which buffers is mapped.  *\/$/;"	m	struct:VDECDD_tag_sDdBufMapInfo
eMmuType	vdec/kernel_device/include/msvdx.h	/^    MMU_eMmuType        eMmuType;                       \/*!< MMU Type                                                       *\/$/;"	m	struct:MSVDX_sCoreProps_tag
eMode	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	PIXEL_eMode			eMode;					\/* Controls how the buffer is	*\/$/;"	m	struct:__anon823
eMsgId	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    CORE_eMsgId             eMsgId;             \/*!< Message id.                                    *\/$/;"	m	struct:__anon128	file:
eNextStrUnitType	vdec/kernel_device/include/vdecdd.h	/^    VDECDD_eStrUnitType  eNextStrUnitType;               \/*!< Stream unit at head of queue.                                         *\/$/;"	m	struct:__anon6
eOpenMode	imgvideo/port_fwrk/include/dman_api.h	/^	DMAN_eOpenMode		                 	eOpenMode,$/;"	v
eOpenMode	imgvideo/rpc/sysbrg/src/dman_api_rpc.h	/^                          		 DMAN_eOpenMode eOpenMode;$/;"	m	struct:__anon749::__anon750::__anon754
eParserMode	vdec/firmware/include/vdecfw.h	/^    VDECFW_eParserMode      eParserMode;                        \/*!< Dictates to the FW parser how the NALs are delimited                                                                   *\/$/;"	m	struct:__anon317
eParserMode	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    VDECFW_eParserMode          eParserMode;                    \/*!< *\/$/;"	m	struct:__anon178
ePicCodingType	vdec/firmware/include/avsfw_data.h	/^    AVSFW_eCodingType   ePicCodingType;             \/*!< Picture coding type (I, P, B) *\/$/;"	m	struct:__anon255
ePicCodingType	vdec/firmware/include/avsfw_data.h	/^    AVSFW_eCodingType   ePicCodingType;$/;"	m	struct:__anon254
ePicCodingType	vdec/firmware/include/mpeg2fw_data.h	/^    MPEG2FW_eCodingType          ePicCodingType;       \/*!< Picture coding type (I, P, B) *\/$/;"	m	struct:__anon274
ePicType	vdec/apis/vdec/include/vdec_api.h	/^    IMG_eBufferType         ePicType;$/;"	m	struct:__anon235
ePictState	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_ePictState         ePictState;         \/*!< Decoded picture state.                                *\/$/;"	m	struct:__anon236
ePictureType	vdec/firmware/include/h264fw_data.h	/^    H264FW_ePictureType ePictureType;           \/\/!< Picture type$/;"	m	struct:__anon333
ePictureType	vdec/firmware/include/h264fw_data.h	/^    H264FW_ePictureType ePictureType;           \/\/!< Picture type$/;"	m	struct:__anon335
ePictureType	vdec/firmware/include/vc1fw_data.h	/^    VC1FW_ePictureType ePictureType;                    \/\/!< Picture type$/;"	m	struct:__anon248
ePixelColourFormat	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.h	/^	IMG_ePixelFormat				ePixelColourFormat;$/;"	m	struct:pixel_tag_sPixelInfoTable
ePixelColourFormat	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	IMG_ePixelFormat	ePixelColourFormat;		\/* The pixel colour format of	*\/$/;"	m	struct:__anon823
ePixelFormat	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^    IMG_ePixelFormat			ePixelFormat;$/;"	m	struct:__anon820
ePixelFormat	vdec/apis/vdec/include/vdec_api.h	/^    IMG_ePixelFormat        ePixelFormat;                           \/*!< Pixel format of picture within buffer.                             *\/$/;"	m	struct:__anon223
ePlayMode	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^                          		 VDEC_ePlayMode ePlayMode;$/;"	m	struct:__anon657::__anon658::__anon665
ePlayMode	vdec/kernel_device/include/vdecdd.h	/^    VDEC_ePlayMode       ePlayMode;                      \/*!< Play mode.                                                            *\/$/;"	m	struct:__anon6
ePlayMode	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    VDEC_ePlayMode          ePlayMode;          \/*!< Play mode.             *\/$/;"	m	struct:__anon107	file:
ePlayMode	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    VDEC_ePlayMode        ePlayMode;            \/*!<                                                                  *\/$/;"	m	struct:scheduler_sStreamCtx_tag	file:
ePlayMode	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDEC_ePlayMode             ePlayMode;                  \/*!< Play mode.                                       *\/$/;"	m	struct:__anon45
eRCMode	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_RCMODE		eRCMode;								\/\/!< RC flavour$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
eRCMode	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_RCMODE	eRCMode;$/;"	m	struct:__anon520
eRCVcmMode	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_RC_VCM_MODE	eRCVcmMode;								\/\/!< RC VCM flavour$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
eRCVcmMode	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_RC_VCM_MODE	eRCVcmMode;$/;"	m	struct:__anon520
eReason	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    VDECDD_eResetReason     eReason;$/;"	m	struct:__anon124	file:
eRefStatusBottom	vdec/firmware/include/h264fw_data.h	/^    H264FW_eReference   eRefStatusBottom;             \/\/!< Reference status of the picture$/;"	m	struct:__anon333
eRefStatusFrame	vdec/firmware/include/h264fw_data.h	/^    H264FW_eReference   eRefStatusFrame;             \/\/!< Reference status of the picture$/;"	m	struct:__anon333
eRefStatusFrame	vdec/firmware/include/h264fw_data.h	/^    H264FW_eReference   eRefStatusFrame;        \/\/!< Reference status of the picture$/;"	m	struct:__anon335
eRefStatusTop	vdec/firmware/include/h264fw_data.h	/^    H264FW_eReference   eRefStatusTop;             \/\/!< Reference status of the picture$/;"	m	struct:__anon333
eRefType	vdec/firmware/include/hevcfw_data.h	/^    HEVCFW_eReferenceType eRefType;$/;"	m	struct:__anon370
eRegionId	imgvideo/rpc/sysbrg/src/wrap_utils_rpc.h	/^                          		 WRAPU_eRegionId eRegionId;$/;"	m	struct:__anon764::__anon765::__anon767
eRotMode	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_eRotMode       eRotMode;           \/*!< Picture orientation.                                                   *\/$/;"	m	struct:__anon230
eScaleHorizontal	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_eScalingType      eScaleHorizontal;$/;"	m	struct:__anon359
eScaleVertical	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_eScalingType      eScaleVertical;$/;"	m	struct:__anon359
eSecureCore	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_ctx.h	/^    IMG_VIDEO_CORE          eSecureCore;            \/*!<                                            *\/$/;"	m	struct:__anon61
eSecurePool	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    SYS_eMemPool            eSecurePool;        \/*!< Secure memory pool                                     *\/$/;"	m	struct:__anon37
eSecurePool	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    SYS_eMemPool                eSecurePool;$/;"	m	struct:__anon54	file:
eSingleStreamStd	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDEC_eVidStd            eSingleStreamStd;           \/*!< Video standard of single-stream firmware.                  *\/$/;"	m	struct:__anon36
eStandard	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_STANDARD	eStandard;								\/\/!< Encoder standard (H264 \/ H263 \/ MPEG4 \/ JPEG)$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
eStandard	encode/kernel_device/include/apiinternal.h	/^	IMG_STANDARD	eStandard;             	\/\/!< Video standard$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
eStandard	encode/kernel_device/include/hostutils_api.h	/^IMG_ERRORCODE COMMKM_LoadBias(SYSBRG_POINTER_ARG(IMG_BIAS_TABLES) psBiasTables, IMG_STANDARD eStandard);$/;"	v
eStandard	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^                          		 IMG_STANDARD eStandard;$/;"	m	struct:__anon700::__anon701::__anon708
eStopPoint	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^                          		 VDEC_eStopPoint eStopPoint;$/;"	m	struct:__anon657::__anon658::__anon665
eStopPoint	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^                          		 VDEC_eStopPoint eStopPoint;$/;"	m	struct:__anon657::__anon658::__anon666
eStopPoint	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    VDEC_eStopPoint         eStopPoint;         \/*!< Stop point.            *\/$/;"	m	struct:__anon107	file:
eStopPoint	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    VDEC_eStopPoint         eStopPoint;         \/*!< Stop point.            *\/$/;"	m	struct:__anon108	file:
eStopPoint	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDEC_eStopPoint            eStopPoint;                 \/*!< Stop point.                                      *\/$/;"	m	struct:__anon45
eStrState	vdec/apis/vdec/libraries/include/vdec_int.h	/^    VDEC_eStrState          eStrState;                      \/*!< Stream state.                                          *\/$/;"	m	struct:__anon241
eStrUnitType	vdec/kernel_device/include/vdecdd.h	/^    VDECDD_eStrUnitType  eStrUnitType;         \/*!< Stream unit type.                                                                  *\/$/;"	m	struct:__anon5
eTemplateType	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_FRAME_TEMPLATE_TYPE	eTemplateType;	\/\/!< Slice header template type$/;"	m	struct:__anon546
eTileScheme	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_eTileScheme        eTileScheme;                            \/*!< Tiling scheme used for rendering picture.                          *\/$/;"	m	struct:__anon223
eTileScheme	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_eTileScheme    eTileScheme;            \/*!< Tiling scheme to use in decoding this buffer. VDEC_TS0_256x16 is most$/;"	m	struct:__anon228
eTileScheme	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDEC_eTileScheme        eTileScheme;                \/*!< tile scheme used for buffer                                *\/$/;"	m	struct:__anon36
eTileScheme	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDEC_eTileScheme    eTileScheme;            \/*!< Tiling scheme declared for the mapped buffers. *\/$/;"	m	struct:__anon41
eTilingScheme	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^    TALMMU_eMMUTilingScheme eTilingScheme;              \/\/!< Tiling Scheme to be used$/;"	m	struct:__anon792
eType	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api_km.c	/^    DBGOPT_eType  eType;   \/*!< Type of the underlying option *\/$/;"	m	struct:__anon611	file:
eType	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^                          		 DBGOPT_eType eType;$/;"	m	struct:__anon733::__anon734::__anon735
eType	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^                          		 DBGOPT_eType eType;$/;"	m	struct:__anon733::__anon734::__anon738
eVidStd	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_eVidStd        eVidStd;                \/*!< The video standard.                                    *\/$/;"	m	struct:__anon222
eVidStd	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^    VDEC_eVidStd                eVidStd;$/;"	m	struct:__anon90
entropy_coding_mode_flag	vdec/firmware/include/h264fw_data.h	/^    IMG_BOOL8   entropy_coding_mode_flag;                   \/\/!< syntax element from bitstream - 1 bit$/;"	m	struct:__anon330
entropy_coding_sync_enabled_flag	vdec/firmware/include/hevcfw_data.h	/^        unsigned entropy_coding_sync_enabled_flag : 1;$/;"	m	struct:__anon366::__anon367
estimation_method	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8  estimation_method;                            \/\/ 2    uimsbf$/;"	m	struct:__anon341
event	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^	atomic_t				event;$/;"	m	struct:imgpci_device
event_count	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^	IMG_INT32 event_count;$/;"	m	struct:imgpci_listener	file:
event_count	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^	unsigned long		event_count;$/;"	m	struct:imgpci_readdata
example_bool	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^static int example_bool = 0;$/;"	v	file:
example_int	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^static int example_int = 0;$/;"	v	file:
example_str	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^static char * example_str = IMG_NULL;$/;"	v	file:
executeRegTest	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^executeRegTest($/;"	f
exit	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^	IMG_BOOL exit;$/;"	m	struct:ISRControl	file:
exit_topaz	encode/kernel_device/libraries/topaz_hp/code/topaz_device_km.c	/^module_exit(exit_topaz);$/;"	v
exit_topaz	encode/kernel_device/libraries/topaz_hp/code/topaz_device_km.c	/^void __exit exit_topaz(void) {$/;"	f
f	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	float f;$/;"	m	union:__anon521
fFrameRate	vdec/apis/vdec/include/vdec_api.h	/^    IMG_FLOAT               fFrameRate;          \/*!< Frame rate fps (frames per second)                                                        *\/$/;"	m	struct:__anon231
fVX	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	float fVX;$/;"	m	struct:_VECTOR_
fVY	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	float fVY;$/;"	m	struct:_VECTOR_
fVZ	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	float fVZ;$/;"	m	struct:_VECTOR_
false	encode/firmware/topaz_hp/fwlib/include/defs.h	186;"	d
findDeviceById	imgvideo/port_fwrk/libraries/sysdev/utils/code/sysdev_utils.c	/^__inline static SYSDEVU_sInfo *findDeviceById(IMG_UINT32 devId) {$/;"	f	file:
findDeviceByName	imgvideo/port_fwrk/libraries/sysdev/utils/code/sysdev_utils.c	/^__inline static SYSDEVU_sInfo *findDeviceByName(IMG_CHAR *devName) {$/;"	f	file:
findHeapById	imgvideo/port_fwrk/libraries/sysmem/utils/code/sysmem_utils.c	/^__inline static SYSMEM_Heap *findHeapById(SYS_eMemPool memId) {$/;"	f	file:
firmwareUploaded	encode/kernel_device/include/topaz_device.h	/^	IMG_CODEC				firmwareUploaded;$/;"	m	struct:__anon509
first	imgvideo/list_utils/include/lst.h	/^    void **first;$/;"	m	struct:__anon560
flValue	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	flong	flValue;$/;"	m	struct:_FIXED_POINT_
flags	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^    unsigned long  flags;$/;"	m	struct:s_nestlock	file:
flong	encode/firmware/topaz_hp/fwlib/include/defs.h	/^} flong;$/;"	t	typeref:union:__anon521
forw_back_mc_q	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8  forw_back_mc_q;                               \/\/ 1    bslbf$/;"	m	struct:__anon341
frameType	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT8			frameType;$/;"	m	struct:__anon543
frame_mbs_only_flag	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT8   frame_mbs_only_flag;                        \/\/!< syntax element from bitstream - 1 bit$/;"	m	struct:__anon328
frame_num	vdec/firmware/include/h264fw_data.h	/^    IMG_INT16   frame_num;$/;"	m	struct:__anon334
free	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^	pallockm_free free;$/;"	m	struct:__anon831	file:
freeDevice	imgvideo/port_fwrk/libraries/sysdev/utils1/devif/code/sysdev_utils1.c	/^static IMG_VOID freeDevice($/;"	f	file:
freeMemory	encode/kernel_device/libraries/topaz_hp/code/memmgr/memmgr_km.c	/^IMG_BOOL freeMemory(MEMORY_INFO **ppMemoryInfo, IMG_BOOL freeMemInfo)$/;"	f
freeMemoryHelper	encode/kernel_device/libraries/topaz_hp/code/memmgr/memmgr_km.c	/^static IMG_BOOL freeMemoryHelper(MEMORY_INFO *pMemInfo)$/;"	f	file:
freeMemoryNonMMU	encode/kernel_device/libraries/topaz_hp/code/memmgr/memmgr_km.c	/^IMG_BOOL freeMemoryNonMMU(MEMORY_INFO **ppMemoryInfo)$/;"	f
free_device	encode/platform/sysdev/sysdev_arm_goldfish.c	/^static void free_device(SYSDEVU_sInfo *dev)$/;"	f	file:
free_device	encode/platform/sysdev/sysdev_default.c	/^static void free_device(SYSDEVU_sInfo *dev)$/;"	f	file:
free_device	encode/platform/sysdev/sysdev_dt.c	/^static void free_device(SYSDEVU_sInfo *dev)$/;"	f	file:
free_device	encode/platform/sysdev/sysdev_hisi.c	/^static void free_device(SYSDEVU_sInfo *dev)$/;"	f	file:
free_device	imgvideo/port_fwrk/include/sysdev_utils.h	/^	IMG_VOID (*free_device)(struct SYSDEVU_sInfo *);$/;"	m	struct:SYSDEV_ops
free_device	vdec/platform/sysdev/sysdev_arm_goldfish.c	/^static IMG_VOID free_device(SYSDEVU_sInfo *psInfo)$/;"	f	file:
free_device	vdec/platform/sysdev/sysdev_cedarview.c	/^static IMG_VOID free_device($/;"	f	file:
free_device	vdec/platform/sysdev/sysdev_fpga.c	/^static void free_device($/;"	f	file:
free_device	vdec/platform/sysdev/sysdev_hisi.c	/^static IMG_VOID free_device(SYSDEVU_sInfo *psInfo)$/;"	f	file:
freq	vdec/firmware/include/vp6fw_data.h	/^    int freq;$/;"	m	struct:__anon269
fwd	imgvideo/list_utils/include/dq.h	/^    struct DQ_tag *fwd;$/;"	m	struct:DQ_tag	typeref:struct:DQ_tag::DQ_tag
fwtrace_create	encode/kernel_device/libraries/topaz_hp/code/fwtrace.c	/^struct fwtrace_tracer *fwtrace_create(void *buffer, unsigned int size) {$/;"	f
fwtrace_create	encode/kernel_device/libraries/topaz_hp/code/fwtrace.c	/^struct fwtrace_tracer *fwtrace_create(void *buffer, unsigned int size, MEMORY_INFO *bufferHandle) {$/;"	f
fwtrace_destroy	encode/kernel_device/libraries/topaz_hp/code/fwtrace.c	/^void fwtrace_destroy(struct fwtrace_tracer *tracer) {$/;"	f
fwtrace_looper	encode/kernel_device/libraries/topaz_hp/code/fwtrace.c	/^static int fwtrace_looper(void *params) {$/;"	f	file:
fwtrace_read	encode/kernel_device/libraries/topaz_hp/code/fwtrace.c	/^static char *fwtrace_read(struct fwtrace_tracer *tracer, char *c) {$/;"	f	file:
fwtrace_start	encode/kernel_device/libraries/topaz_hp/code/fwtrace.c	/^void fwtrace_start(struct fwtrace_tracer *tracer) {$/;"	f
fwtrace_stop	encode/kernel_device/libraries/topaz_hp/code/fwtrace.c	/^void fwtrace_stop(struct fwtrace_tracer *tracer) {$/;"	f
fwtrace_tracer	encode/kernel_device/libraries/topaz_hp/code/fwtrace.h	/^struct fwtrace_tracer {$/;"	s
fx	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^	IMG_FLOAT	fx;$/;"	m	union:__anon824	file:
gDmanKmInitialised	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^static IMG_BOOL			gDmanKmInitialised	= IMG_FALSE;	\/\/!< Indicates where the API has been initialised in kernel mode$/;"	v	file:
gHeaps	imgvideo/port_fwrk/libraries/sysmem/utils/code/sysmem_utils.c	/^static LST_T gHeaps;$/;"	v	file:
gInitialised	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^static  IMG_BOOL gInitialised = IMG_FALSE;$/;"	v	file:
gInitialised	imgvideo/port_fwrk/libraries/pool/code/pool_api.c	/^static IMG_BOOL gInitialised = IMG_FALSE;  \/*!< Indicates where the API has been initialised.  *\/$/;"	v	file:
gInitialised	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^static IMG_BOOL	gInitialised = IMG_FALSE;			\/\/!< Indicates where the API has been initialised$/;"	v	file:
gInitialised	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^static IMG_BOOL    gInitialised = IMG_FALSE;    \/\/!< Indicates where the API has been initialised$/;"	v	file:
gNoHeaps	imgvideo/port_fwrk/libraries/sysmem/utils/code/sysmem_utils.c	/^static IMG_INT32 gNoHeaps;$/;"	v	file:
gSysBrgInitialised	imgvideo/port_fwrk/libraries/sysbrg/utils/code/sysbrg_utils.c	/^IMG_BOOL    gSysBrgInitialised = IMG_FALSE;        \/*!< Indicates where the API has been initialised    *\/$/;"	v
gSysDevInitialised	imgvideo/port_fwrk/libraries/sysdev/utils/code/sysdev_utils.c	/^IMG_BOOL	gSysDevInitialised = IMG_FALSE;		\/*!< Indicates where the API has been initialised	*\/$/;"	v
gSysEnvInitialised	imgvideo/port_fwrk/libraries/sysenv/utils/code/sysenv_utils.c	/^IMG_BOOL    gSysEnvInitialised = IMG_FALSE;        \/*!< Indicates where the API has been initialised    *\/$/;"	v
gSysMemInitialised	imgvideo/port_fwrk/libraries/sysmem/utils/code/sysmem_utils.c	/^static IMG_BOOL	gSysMemInitialised = IMG_FALSE;		\/*!< Indicates where the API has been initialised	*\/$/;"	v	file:
g_MMU_ControlVal	encode/kernel_device/libraries/topaz_hp/code/topazmmu.c	/^IMG_UINT32 	g_MMU_ControlVal;$/;"	v
g_SYSDevHandle	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^IMG_HANDLE g_SYSDevHandle;$/;"	v
g_apsWBDataInfo	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^MEMORY_INFO *g_apsWBDataInfo;								\/\/!< Data section$/;"	v
g_bDoingPdump	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^IMG_BOOL g_bDoingPdump = IMG_FALSE;$/;"	v
g_bUseExtendedAddressing	encode/kernel_device/libraries/topaz_hp/code/topazmmu.c	/^IMG_BOOL g_bUseExtendedAddressing = IMG_FALSE;$/;"	v
g_bUseInterleavedTiling	encode/kernel_device/libraries/topaz_hp/code/topazmmu.c	/^IMG_BOOL g_bUseInterleavedTiling = IMG_FALSE;$/;"	v
g_bUseSecureFwUpload	encode/kernel_device/libraries/topaz_hp/code/topazmmu.c	/^IMG_BOOL g_bUseSecureFwUpload = IMG_FALSE;$/;"	v
g_bUseTiledMemory	encode/kernel_device/libraries/topaz_hp/code/topazmmu.c	/^IMG_BOOL g_bUseTiledMemory = IMG_FALSE;$/;"	v
g_int_count_acked	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^unsigned long g_int_count_acked		= 0;$/;"	v
g_int_count_total	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^unsigned long g_int_count_total		= 0;$/;"	v
g_open_count	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^unsigned long g_read_count =0, g_rw_error_count = 0, g_open_count = 0;$/;"	v
g_read_count	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^unsigned long g_read_count =0, g_rw_error_count = 0, g_open_count = 0;$/;"	v
g_rw_error_count	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^unsigned long g_read_count =0, g_rw_error_count = 0, g_open_count = 0;$/;"	v
g_ui16LoadMethod	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^IMG_UINT16	g_ui16LoadMethod=MTX_LOADMETHOD_DMA;	\/* This is the load method used*\/$/;"	v
g_ui32CoreDes1	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^IMG_UINT32	g_ui32CoreDes1;$/;"	v
g_ui32CoreRev	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^IMG_UINT32	g_ui32CoreRev;$/;"	v
g_ui32MMUTileStride	encode/kernel_device/libraries/topaz_hp/code/topazmmu.c	/^IMG_UINT32 g_ui32MMUTileStride = 0;$/;"	v
g_ui8PipeUsage	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^static IMG_UINT8 g_ui8PipeUsage[TOPAZHP_MAX_NUM_PIPES] = { 0 };$/;"	v	file:
gaPowerInfo	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^static SYSOSKM_sPowerInfo  gaPowerInfo;$/;"	v	file:
gapsBucket	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^static RMAN_sBucket *	gapsBucket[RMAN_CRESID_MAX_BUCKET_INDEX];	\/\/!< Array of pointers to buckets$/;"	v	file:
gaps_in_frame_num_value_allowed_flag	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT8   gaps_in_frame_num_value_allowed_flag;       \/\/!< syntax element from bitstream - 1 bit$/;"	m	struct:__anon328
gapszVideoStandard	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^static char* gapszVideoStandard[VDEC_STD_MAX] =$/;"	v	file:
gasContextCBs	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^static MMU_sContextCB	gasContextCBs[MMU_NUMBER_OF_CONTEXTS];$/;"	v	file:
gasMMUBusWidthsLookup	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^static MMU_sMMUBusWidthInfo gasMMUBusWidthsLookup[MMU_NO_BUS_WIDTHS] =$/;"	v	file:
gasMMUPageSizeLookup	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^static MMU_sMMUPageSizeInfo gasMMUPageSizeLookup[MMU_NO_PAGE_SIZES] = $/;"	v	file:
gasMMUTypesLookup	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^static MMU_sMMUTypeInfo gasMMUTypesLookup[MMU_NO_TYPES] = $/;"	v	file:
gasTilingParamLookup	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^static MMU_sTilingParam gasTilingParamLookup[MMU_NO_TYPES] = $/;"	v	file:
gaui16h264VlcIndexData	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/h264_idx.c	/^IMG_UINT16 gaui16h264VlcIndexData[38][3] = {$/;"	v
gaui16h264VlcTableData	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/h264_vlc.c	/^IMG_UINT16 gaui16h264VlcTableData[] = {$/;"	v
gaui16mpeg2VlcIndexData	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/mpeg2_idx.c	/^const IMG_UINT16 gaui16mpeg2VlcIndexData[7][3] = {$/;"	v
gaui16mpeg2VlcTableData	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/mpeg2_vlc.c	/^IMG_UINT16 gaui16mpeg2VlcTableData[] = {$/;"	v
gaui16mpeg4VlcIndexData	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/mpeg4_idx.c	/^IMG_UINT16 gaui16mpeg4VlcIndexData[17][3] = {$/;"	v
gaui16mpeg4VlcTableData	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/mpeg4_vlc.c	/^IMG_UINT16 gaui16mpeg4VlcTableData[] = {$/;"	v
gaui16realVlcIndexData	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.c	/^IMG_UINT16        gaui16realVlcIndexData[1][3] = {{ 0,0,0 }};$/;"	v
gaui16realVlcTableData	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.c	/^IMG_UINT16        gaui16realVlcTableData[1] = { 0 };$/;"	v
gaui16vc1VlcIndexData	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/vc1_idx.c	/^IMG_UINT16	gaui16vc1VlcIndexData[83][3] = {$/;"	v
gaui16vc1VlcTableData	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/vc1_vlc.c	/^IMG_UINT16 gaui16vc1VlcTableData[] = {$/;"	v
gaui16vp6VlcIndexData	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/vp6_idx.c	/^IMG_UINT16 gaui16vp6VlcIndexData[38][3] = {{ 0,0,0 }};$/;"	v
gaui16vp6VlcTableData	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/vp6_vlc.c	/^IMG_UINT16 gaui16vp6VlcTableData[] = { 0 };$/;"	v
gaui16vp8VlcIndexData	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/vp8_idx.c	/^IMG_UINT16 gaui16vp8VlcIndexData[1][3] = {{ 0,0,0 }};$/;"	v
gaui16vp8VlcTableData	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/vp8_vlc.c	/^IMG_UINT16 gaui16vp8VlcTableData[] = { 0 }; $/;"	v
gaui32VlrOffset	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	/^static const IMG_UINT32 gaui32VlrOffset[MTXIO_AREA_MAX] =$/;"	v	file:
gbConfigLoaded	imgvideo/secure_media/target/code/target.c	/^static IMG_BOOL gbConfigLoaded = IMG_FALSE;            \/\/IMG_TRUE when config loaded$/;"	v	file:
gbConfigured	imgvideo/secure_media/target/code/target.c	/^static IMG_BOOL gbConfigured = IMG_FALSE;            \/\/IMG_TRUE when target configured$/;"	v	file:
gbDevDetected	vdec/platform/sysdev/sysdev_cedarview.c	/^static IMG_BOOL gbDevDetected = 0;$/;"	v	file:
gbDevDetected	vdec/platform/sysdev/sysdev_hisi.c	/^static IMG_BOOL gbDevDetected = IMG_FALSE;$/;"	v	file:
gbDevListInitialised	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^static IMG_BOOL		gbDevListInitialised	= IMG_FALSE;	\/\/!< Indicates whether the device list has been initialised$/;"	v	file:
gbDevMapped	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	/^static IMG_BOOL gbDevMapped = IMG_FALSE;$/;"	v	file:
gbInitialised	imgvideo/imglib/libraries/talmmu_api/code/hash.c	/^static IMG_BOOL gbInitialised = IMG_FALSE;$/;"	v	file:
gbInitialised	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^static IMG_BOOL gbInitialised = IMG_FALSE;$/;"	v	file:
gbInitialised	imgvideo/port_fwrk/libraries/perflog/linux/code/perflog_api.c	/^static IMG_BOOL                      gbInitialised = IMG_FALSE;$/;"	v	file:
gbIsrTaskStarted	imgvideo/port_fwrk/libraries/sysdev/utils1/devif/code/sysdev_utils1.c	/^static IMG_BOOL         gbIsrTaskStarted = IMG_FALSE;  \/\/!< IMG_TRUE when ISR task has been started$/;"	v	file:
gbMMUInitialised	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^static IMG_BOOL			gbMMUInitialised = IMG_FALSE;$/;"	v	file:
gbPmanInitialised	imgvideo/port_fwrk/libraries/pman/code/pman_api.c	/^static IMG_BOOL    gbPmanInitialised = IMG_FALSE;        \/*!< Indicates where the API has been initialised    *\/$/;"	v	file:
gbShutdown	imgvideo/port_fwrk/libraries/sysdev/utils1/devif/code/sysdev_utils1.c	/^static IMG_BOOL         gbShutdown = IMG_FALSE;        \/\/!< IMG_TRUE when shutting down$/;"	v	file:
getKMAddress	encode/kernel_device/libraries/topaz_hp/code/memmgr/memmgr_km.c	/^IMG_PVOID getKMAddress(MEMORY_INFO *pMemoryInfo)$/;"	f
get_ion_client	imgvideo/platform/hisi/ion_client.c	/^struct ion_client *get_ion_client(void)$/;"	f
ghIsrTaskActiveEvent	imgvideo/port_fwrk/libraries/sysdev/utils1/devif/code/sysdev_utils1.c	/^static IMG_HANDLE       ghIsrTaskActiveEvent;          \/\/!< ISR task active$/;"	v	file:
ghIsrTaskCb	imgvideo/port_fwrk/libraries/sysdev/utils1/devif/code/sysdev_utils1.c	/^static IMG_HANDLE       ghIsrTaskCb;                   \/\/!< ISR task control block$/;"	v	file:
ghSharedResMutexHandle	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^static IMG_HANDLE		ghSharedResMutexHandle = IMG_NULL;	\/\/!< Shared resource mutex$/;"	v	file:
globalMutext	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^static IMG_HANDLE globalMutext;$/;"	v	file:
gpsBucketPool	imgvideo/imglib/libraries/talmmu_api/code/hash.c	/^static struct sPool * gpsBucketPool = IMG_NULL;$/;"	v	typeref:struct:sPool	file:
gpsDebugfsRoot	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^static struct dentry *     gpsDebugfsRoot;  \/\/<! root for device debugfs directory$/;"	v	typeref:struct:dentry	file:
gpsGlobalResBucket	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^static RMAN_sBucket *	gpsGlobalResBucket = IMG_NULL;	\/\/!< Global resource bucket$/;"	v	file:
gpsHashpool	imgvideo/imglib/libraries/talmmu_api/code/hash.c	/^static struct sPool * gpsHashpool = IMG_NULL;$/;"	v	typeref:struct:sPool	file:
gpsInfo	encode/platform/sysdev/sysdev_arm_goldfish.c	/^static SYSDEVU_sInfo *gpsInfo = IMG_NULL;$/;"	v	file:
gpsInfo	encode/platform/sysdev/sysdev_default.c	/^static SYSDEVU_sInfo *gpsInfo = IMG_NULL;$/;"	v	file:
gpsInfo	encode/platform/sysdev/sysdev_dt.c	/^static SYSDEVU_sInfo *gpsInfo = IMG_NULL;$/;"	v	file:
gpsInfo	encode/platform/sysdev/sysdev_hisi.c	/^static SYSDEVU_sInfo *gpsInfo = IMG_NULL;$/;"	v	file:
gpsInfo	imgvideo/port_fwrk/libraries/sysdev/utils1/devif/code/sysdev_utils1.c	/^static SYSDEVU_sInfo *  gpsInfo = IMG_NULL;            \/\/!< Pointer to global device info (only one device supported)$/;"	v	file:
gpsInfo	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_default.c	/^static SECURE_sDev *			gpsInfo = IMG_NULL;$/;"	v	file:
gpsInfo	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_hisi.c	/^static SECURE_sDev *			gpsInfo = IMG_NULL;$/;"	v	file:
gpsInfo	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	/^static SECURE_sDev *         gpsInfo = IMG_NULL;$/;"	v	file:
gpsPerfLogDir	imgvideo/port_fwrk/libraries/perflog/linux/code/perflog_api.c	/^static struct dentry                *gpsPerfLogDir = NULL;$/;"	v	typeref:struct:dentry	file:
gpsPoolArena	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^static struct sPool * gpsPoolArena = IMG_NULL;$/;"	v	typeref:struct:sPool	file:
gpsPoolBt	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^static struct sPool * gpsPoolBt = IMG_NULL;$/;"	v	typeref:struct:sPool	file:
gpsSharedResBucket	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^static RMAN_sBucket *	gpsSharedResBucket = IMG_NULL;		\/\/!< Shared resource bucket$/;"	v	file:
gpsUkcDev	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_drv.c	/^static struct sysbrg_device *  gpsUkcDev = NULL;$/;"	v	typeref:struct:sysbrg_device	file:
gpszDevName	vdec/platform/sysdev/sysdev_hisi.c	/^static IMG_CHAR *   gpszDevName = IMG_NULL;$/;"	v	file:
gpszDevName	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_default.c	/^static IMG_CHAR *			    gpszDevName;$/;"	v	file:
gpszDevName	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_hisi.c	/^static IMG_CHAR *			    gpszDevName;$/;"	v	file:
gpszDevName	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	/^static IMG_CHAR *            gpszDevName;$/;"	v	file:
gpvMemory	imgvideo/port_fwrk/libraries/sysdev/utils1/devif/code/sysdev_utils1.c	/^static IMG_VOID *       gpvMemory;                     \/\/!< A pointer to the device memory - IMG_NULL if not defined$/;"	v	file:
gpvMemoryBase	imgvideo/port_fwrk/libraries/sysdev/utils1/devif/code/sysdev_utils1.c	/^static IMG_VOID *       gpvMemoryBase = IMG_NULL;      \/\/!< A pointer to the device memory base$/;"	v	file:
gsActiveEventCnt	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^static atomic_t    gsActiveEventCnt = {.counter=0 };  \/\/!< Count of active event objects$/;"	v	file:
gsActiveHisrCnt	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^static atomic_t    gsActiveHisrCnt  = {.counter=0 };  \/\/!< Count of active HISRs$/;"	v	file:
gsActiveMutexCnt	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^static atomic_t    gsActiveMutexCnt = {.counter=0 };  \/\/!< Count of active mutexes$/;"	v	file:
gsActiveOpenCnt	imgvideo/port_fwrk/libraries/sysdev/generic/code/sysdev_api_km.c	/^static IMG_UINT32	gsActiveOpenCnt = 0 ;	\/\/!< Count of active open$/;"	v	file:
gsActiveOpenCnt	imgvideo/port_fwrk/libraries/sysdev/linux/code/sysdev_api_km.c	/^static atomic_t  gsActiveOpenCnt  = {.counter = 0 };    \/\/!< Count of active open$/;"	v	file:
gsActiveTimerCnt	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^static atomic_t    gsActiveTimerCnt = {.counter=0 };  \/\/!< Count of active timer$/;"	v	file:
gsContext	imgvideo/imglib/libraries/talmmu_api/code/addr_alloc1.c	/^static ADDR_sContext gsContext;              \/*!< Global context.        				*\/$/;"	v	file:
gsDbgOptKmContext	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api_km.c	/^static DBGOPTKM_sContext gsDbgOptKmContext = { 0, {IMG_NULL, IMG_NULL}, {IMG_NULL, IMG_NULL}};$/;"	v	file:
gsDevConfig	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^static VDECDD_sDdDevConfig     gsDevConfig;                \/*!< Device configuration.                        *\/$/;"	v	file:
gsDevList	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^static LST_T		gsDevList;							\/\/!< List of DMANKM_sDevContext structures$/;"	v	file:
gsDevList	imgvideo/port_fwrk/libraries/sysdev/utils/code/sysdev_utils.c	/^static LST_T gsDevList;$/;"	v	file:
gsDevMemTemplateList	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^static  LST_T   gsDevMemTemplateList;       \/*!< List of device memory templates...*\/$/;"	v	file:
gsFreeCnt	imgvideo/port_fwrk/libraries/sysenv/utils/code/sysenv_utils.c	/^IMG_ATOMIC    gsFreeCnt   = ATOMIC_INIT(0);    \/\/!< Count of IMG_FREE's$/;"	v
gsFullInfo	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_default.c	/^static TARGET_sTargetConfig		gsFullInfo;$/;"	v	file:
gsFullInfo	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_hisi.c	/^static TARGET_sTargetConfig		gsFullInfo;$/;"	v	file:
gsFullInfo	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	/^static TARGET_sTargetConfig  gsFullInfo;$/;"	v	file:
gsKernelAPIList	imgvideo/port_fwrk/libraries/sysbrg/utils/code/sysbrg_utils.c	/^static LST_T  gsKernelAPIList;    \/\/!< List of registered APIs$/;"	v	file:
gsListLock	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^static nestlock_t gsListLock;$/;"	v	file:
gsMallocCnt	imgvideo/port_fwrk/libraries/sysenv/utils/code/sysenv_utils.c	/^IMG_ATOMIC    gsMallocCnt = ATOMIC_INIT(0);    \/\/!< Count of IMG_MALLOC's$/;"	v
gsMappableRegList	imgvideo/port_fwrk/libraries/sysbrg/utils/code/sysbrg_utils.c	/^static LST_T  gsMappableRegList;  \/\/!< List of active mappable regions$/;"	v	file:
gsPCIMem	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	/^static struct pci_mem  gsPCIMem [PCI_MAX_REGIONS];$/;"	v	typeref:struct:pci_mem	file:
gsPerfFile	imgvideo/port_fwrk/libraries/perflog/linux/code/perflog_api.c	/^static perflog_FileHandler           gsPerfFile;$/;"	v	file:
gsPoolList	imgvideo/port_fwrk/libraries/pool/code/pool_api.c	/^static LST_T    gsPoolList;                \/*!< List of resource pools.  *\/$/;"	v	file:
gsProcList	imgvideo/port_fwrk/libraries/pman/code/pman_api.c	/^static LST_T  gsProcList;  \/\/!< List of PMAN_sProcContext structures$/;"	v	file:
gsProcLostCbList	imgvideo/port_fwrk/libraries/sysbrg/utils/code/sysbrg_utils.c	/^static LST_T  gsProcLostCbList;   \/\/!< List of active process lost callbacks$/;"	v	file:
gsStrDupCnt	imgvideo/port_fwrk/libraries/sysenv/utils/code/sysenv_utils.c	/^IMG_ATOMIC    gsStrDupCnt = ATOMIC_INIT(0);    \/\/!< Count of IMG_STRDUP's$/;"	v
gsTalDevList	imgvideo/secure_media/tal/code/tal.c	/^static LST_T  gsTalDevList;  \/\/<! List of devices.$/;"	v	file:
gsTargetConfig	encode/configs/target_config.h	/^static TARGET_sTargetConfig gsTargetConfig =$/;"	v
gsTargetConfig	imgvideo/secure_media/target/code/target.c	/^    static TARGET_sTargetConfig gsTargetConfig = {$/;"	v	file:
gsTargetConfig	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_atlas.h	/^static TARGET_sTargetConfig gsTargetConfig =$/;"	v
gsTargetConfig	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_cedarview.h	/^static TARGET_sTargetConfig gsTargetConfig =$/;"	v
gsTargetConfig	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_default.h	/^static TARGET_sTargetConfig gsTargetConfig =$/;"	v
gui16h264VlcTableSize	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/h264_vlc.c	/^const IMG_UINT16 gui16h264VlcTableSize = 544;$/;"	v
gui16mpeg2VlcTableSize	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/mpeg2_vlc.c	/^const IMG_UINT16 gui16mpeg2VlcTableSize = 382;$/;"	v
gui16mpeg4VlcTableSize	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/mpeg4_vlc.c	/^const IMG_UINT16 gui16mpeg4VlcTableSize = 966;$/;"	v
gui16realVlcTableSize	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.c	/^const IMG_UINT16  gui16realVlcTableSize = 1;$/;"	v
gui16vc1VlcTableSize	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/vc1_vlc.c	/^const IMG_UINT16 gui16vc1VlcTableSize = 7045;$/;"	v
gui16vp6VlcTableSize	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/vp6_vlc.c	/^const IMG_UINT16 gui16vp6VlcTableSize = 1;$/;"	v
gui16vp8VlcTableSize	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/vp8_vlc.c	/^const IMG_UINT16 gui16vp8VlcTableSize = 1;$/;"	v
gui32ContextsInUse	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^static IMG_UINT32		gui32ContextsInUse = 0;$/;"	v	file:
gui32InitCnt	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^static IMG_UINT32  gui32InitCnt = 0;            \/\/!< Count of call to SYSOSKM_Initialise() - decremented on call to SYSOSKM_Deinitialise()$/;"	v	file:
gui32KmBuildFlags	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^static IMG_UINT32   gui32KmBuildFlags = SYS_BUILD_FLAGS;$/;"	v	file:
gui32NextDeviceID	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^static IMG_UINT32	gui32NextDeviceID = 0x88000001;		\/\/!< DMAN allocated device ID$/;"	v	file:
gui32NextDeviceId	imgvideo/port_fwrk/libraries/sysdev/utils/code/sysdev_utils.c	/^static IMG_UINT32 gui32NextDeviceId;$/;"	v	file:
gui32NoContext	imgvideo/imglib/libraries/talmmu_api/code/addr_alloc1.c	/^static IMG_UINT32 gui32NoContext = 0;       \/*!< Count of contexts.     				*\/$/;"	v	file:
gui32NoDevices	imgvideo/port_fwrk/libraries/sysdev/utils/code/sysdev_utils.c	/^static IMG_UINT32		gui32NoDevices = 0;			\/*!< No of devices	*\/$/;"	v	file:
gui32NumCores	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^static IMG_UINT32              gui32NumCores;              \/*!< Number of cores on device.                   *\/$/;"	v	file:
gui64DevMemoryBase	imgvideo/port_fwrk/libraries/sysdev/utils1/devif/code/sysdev_utils1.c	/^static IMG_UINT64       gui64DevMemoryBase = 0;        \/\/!< The base address of the device's view of memory$/;"	v	file:
gui64MemSize	imgvideo/port_fwrk/libraries/sysdev/utils1/devif/code/sysdev_utils1.c	/^static IMG_UINT64       gui64MemSize       = 0;        \/\/!< The size of the device memory (0 if not known)$/;"	v	file:
gui8h264VlcIndexSize	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/h264_idx.c	/^const IMG_UINT8	gui8h264VlcIndexSize = 38;$/;"	v
gui8mpeg2VlcIndexSize	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/mpeg2_idx.c	/^const IMG_UINT8 gui8mpeg2VlcIndexSize = 7;$/;"	v
gui8mpeg4VlcIndexSize	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/mpeg4_idx.c	/^const IMG_UINT8 gui8mpeg4VlcIndexSize = 17;$/;"	v
gui8realVlcIndexSize	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.c	/^const IMG_UINT8   gui8realVlcIndexSize = 1;$/;"	v
gui8vc1VlcIndexSize	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/vc1_idx.c	/^const IMG_UINT8	gui8vc1VlcIndexSize = 83;$/;"	v
gui8vp6VlcIndexSize	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/vp6_idx.c	/^const IMG_UINT8	gui8vp6VlcIndexSize = 38;$/;"	v
gui8vp8VlcIndexSize	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/vp8_idx.c	/^const IMG_UINT8	gui8vp8VlcIndexSize = 1;$/;"	v
gvdec_clk	vdec/platform/sysdev/sysdev_hisi.c	/^struct clk *gvdec_clk = NULL;   \/\/j00140427$/;"	v	typeref:struct:clk
gvdec_regulator	vdec/platform/sysdev/sysdev_hisi.c	/^struct regulator_bulk_data gvdec_regulator = {0};$/;"	v	typeref:struct:regulator_bulk_data
gvenc_clk	encode/platform/sysdev/sysdev_hisi.c	/^struct clk *gvenc_clk = NULL;   \/\/j00140427$/;"	v	typeref:struct:clk
gvenc_regulator	encode/platform/sysdev/sysdev_hisi.c	/^struct regulator_bulk_data gvenc_regulator = {0};$/;"	v	typeref:struct:regulator_bulk_data
gzclose	encode/firmware/topaz_hp/fwlib/include/defs.h	95;"	d
gzfgets	encode/firmware/topaz_hp/fwlib/include/defs.h	88;"	d
gzfgets	encode/firmware/topaz_hp/fwlib/include/defs.h	99;"	d
gzfprintf	encode/firmware/topaz_hp/fwlib/include/defs.h	102;"	d
gzfprintf	encode/firmware/topaz_hp/fwlib/include/defs.h	91;"	d
gzfputc	encode/firmware/topaz_hp/fwlib/include/defs.h	101;"	d
gzfputc	encode/firmware/topaz_hp/fwlib/include/defs.h	90;"	d
gzfputs	encode/firmware/topaz_hp/fwlib/include/defs.h	100;"	d
gzfputs	encode/firmware/topaz_hp/fwlib/include/defs.h	89;"	d
gzfread	encode/firmware/topaz_hp/fwlib/include/defs.h	87;"	d
gzfread	encode/firmware/topaz_hp/fwlib/include/defs.h	96;"	d
gzgetc	encode/firmware/topaz_hp/fwlib/include/defs.h	97;"	d
gzopen	encode/firmware/topaz_hp/fwlib/include/defs.h	94;"	d
gzseek	encode/firmware/topaz_hp/fwlib/include/defs.h	98;"	d
h264	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^		} h264;$/;"	m	union:__anon535::__anon536	typeref:struct:__anon535::__anon536::__anon537
h264fw_eConstraintFlag	vdec/firmware/include/h264fw_data.h	/^} h264fw_eConstraintFlag;$/;"	t	typeref:enum:__anon325
h264fw_eConstraintFlag	vdec/firmware/share/h264fw_data_shared.h	/^} h264fw_eConstraintFlag;$/;"	t	typeref:enum:__anon485
hActivatedEvent	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    IMG_HANDLE  hActivatedEvent;    \/*!< Indicates task was activated.     *\/$/;"	m	struct:__anon86	file:
hAltPict	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_HANDLE      hAltPict;$/;"	m	struct:__anon56	file:
hBatchMsgInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_HANDLE      hBatchMsgInfo;$/;"	m	struct:__anon56	file:
hBsppContext	vdec/apis/vdec/libraries/include/vdec_int.h	/^    IMG_HANDLE              hBsppContext;                   \/*!< BSPP context handle.                                   *\/$/;"	m	struct:__anon241
hBufHandle	encode/kernel_device/include/apiinternal.h	/^	buf_meta_pair_t hBufHandle;$/;"	m	struct:__anon508
hBufHandle	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^    IMG_HANDLE           hBufHandle;    \/*!< Handle to specific buffer data *\/$/;"	m	struct:__anon830	file:
hCbTask	vdec/apis/vdec/libraries/include/vdec_int.h	/^    IMG_HANDLE              hCbTask;                        \/*!< Callback task control block.                           *\/$/;"	m	struct:__anon241
hCbTaskActiveEvent	vdec/apis/vdec/libraries/include/vdec_int.h	/^    IMG_HANDLE              hCbTaskActiveEvent;             \/*!< Callback task active.                                  *\/$/;"	m	struct:__anon241
hCoreCtx	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^    IMG_HANDLE              hCoreCtx;                   \/*!< Core specific context                  *\/$/;"	m	struct:__anon165
hCurPictDecRes	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_HANDLE      hCurPictDecRes;$/;"	m	struct:__anon56	file:
hDeactivatedEvent	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    IMG_HANDLE  hDeactivatedEvent;  \/*!< Indicates task was deactivated.   *\/$/;"	m	struct:__anon86	file:
hDecCtx	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    IMG_HANDLE              hDecCtx;             \/*!< Decoder context handle.                               *\/$/;"	m	struct:scheduler_sContext_tag	file:
hDecServiceInt	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    IMG_HANDLE              hDecServiceInt;     \/* Decoder interrupt servicing handle.  *\/$/;"	m	struct:__anon120	file:
hDecServiceInt	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    IMG_HANDLE              hDecServiceInt;     \/* Decoder interrupt servicing handle.  *\/$/;"	m	struct:__anon121	file:
hDecServiceInt	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    IMG_HANDLE              hDecServiceInt;     \/* Decoder interrupt servicing handle.  *\/$/;"	m	struct:__anon122	file:
hDecoderContext	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_HANDLE                 hDecoderContext;            \/*!< Decoder stream context handle .                  *\/$/;"	m	struct:__anon45
hDecoderContext	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_HANDLE              hDecoderContext;    \/*!< Decoder context.                                       *\/$/;"	m	struct:__anon37
hDestroyedEvent	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    IMG_HANDLE              hDestroyedEvent;    \/* Object to signal destroyed event. *\/$/;"	m	struct:__anon106	file:
hDestroyedEvent	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_HANDLE                 hDestroyedEvent;            \/*!< Handle to destroyed event object (only valid when$/;"	m	struct:__anon45
hDevHandle	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^    IMG_HANDLE           hDevHandle;    \/*!< DMAN device handle             *\/$/;"	m	struct:__anon830	file:
hDevHandle	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^    IMG_HANDLE  hDevHandle;     \/*<! Device handle          *\/$/;"	m	struct:__anon829	file:
hDevHandle	imgvideo/kernel_comp/libraries/wrap_utils/code/wrap_utils.c	/^    IMG_HANDLE  hDevHandle;     \/\/<! Device handle$/;"	m	struct:__anon832	file:
hDevHandle	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_HANDLE              hDevHandle;         \/*!< Device handle.                                         *\/$/;"	m	struct:__anon37
hDevHandle	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_HANDLE                  hDevHandle;                         \/*!< Device handle.                                             *\/$/;"	m	struct:__anon54	file:
hDevMemContext	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^    IMG_HANDLE                      hDevMemContext;         \/*!< Handle for MMU context.                *\/$/;"	m	struct:__anon131	file:
hDevMemContext	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^    IMG_HANDLE          hDevMemContext;  \/*!< Handle for MMU context.     *\/$/;"	m	struct:__anon132	file:
hDevMemTemplate	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^    IMG_HANDLE                      hDevMemTemplate;        \/*!< Handle for MMU template.               *\/$/;"	m	struct:__anon131	file:
hDeviceMem	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^			 sysbrg_user_pointer hDeviceMem;$/;"	m	struct:__anon631::__anon632::__anon633
hEventHandle	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    IMG_HANDLE              hEventHandle;       \/*!< Event object for synchronous message.          *\/$/;"	m	struct:__anon128	file:
hEventHandle	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_HANDLE                 hEventHandle;               \/*!< Handle for sync object for callbacks wait        *\/$/;"	m	struct:__anon45
hExtImportHandle	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_HANDLE              hExtImportHandle;     \/*!< The buffer "external import" handle.                                  *\/$/;"	m	struct:__anon815	file:
hExtImportHandle	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_HANDLE              hExtImportHandle;  \/*!< The buffer "external import" handle.         *\/$/;"	m	struct:VDECDD_tag_sDdBufMapInfo
hFWPrintTimerHandle	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    IMG_HANDLE              hFWPrintTimerHandle;$/;"	m	struct:__anon87	file:
hHISRHandle	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^    IMG_HANDLE				hHISRHandle;			\/\/!< HISR handle$/;"	m	struct:__anon604	file:
hHdrInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_HANDLE      hHdrInfo;$/;"	m	struct:__anon56	file:
hHwCtx	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_HANDLE                  hHwCtx;                     \/*!< Hardware control context.                                    *\/$/;"	m	struct:__anon57	file:
hId	imgvideo/port_fwrk/libraries/idgen/code/idgen_api.c	/^    IMG_HANDLE  hId;$/;"	m	struct:__anon624	file:
hIdGenHandle	imgvideo/port_fwrk/libraries/pool/code/pool_api.c	/^    IMG_HANDLE    hIdGenHandle;  \/*!< Id generator context handle.                  *\/$/;"	m	struct:__anon626	file:
hIdGenerator	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^	IMG_HANDLE			hIdGenerator;			\/\/!< Pointer to the resource from which resource ids are to be allocated$/;"	m	struct:__anon629	file:
hImport	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^    IMG_HANDLE hImport;$/;"	m	struct:sArena	file:
hKernelSyncInfo	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_HANDLE					hKernelSyncInfo;$/;"	m	struct:_PVRSRV_CLIENT_SYNC_INFO_
hKernelSyncInfo	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_SID					hKernelSyncInfo;$/;"	m	struct:_PVRSRV_CLIENT_SYNC_INFO_
hMMUTemplate	encode/kernel_device/libraries/topaz_hp/code/topazmmu.c	/^IMG_HANDLE hMMUTemplate = IMG_NULL;$/;"	v
hMappingInfo	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_HANDLE					hMappingInfo;$/;"	m	struct:_PVRSRV_CLIENT_SYNC_INFO_
hMappingInfo	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_SID					hMappingInfo;$/;"	m	struct:_PVRSRV_CLIENT_SYNC_INFO_
hMemAllocator	imgvideo/secure_media/target/include/target.h	/^    IMG_HANDLE           hMemAllocator;        \/\/Handle to the memory allocation context$/;"	m	struct:__anon563
hMemSpace	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_HANDLE               hMemSpace;           \/*!< Memory space ID for memory allocations                                *\/$/;"	m	struct:TALMMU_tag_sDevMemHeap	file:
hMemory	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_buf.h	/^    IMG_HANDLE      hMemory;            \/*!< Handle to device MMU mapping #TALMMU_sMemory                      *\/$/;"	m	struct:__anon162
hMemoryAlloc	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_buf.h	/^    IMG_HANDLE      hMemoryAlloc;       \/*!< Handle to memory allocator                                        *\/$/;"	m	struct:__anon162
hMmuDevHandle	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_HANDLE                  hMmuDevHandle;                      \/*!< VDECDDMMU Device context.                                  *\/$/;"	m	struct:__anon54	file:
hMmuStrHandle	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^    IMG_HANDLE              hMmuStrHandle;         \/*!<                                                                       *\/$/;"	m	struct:__anon100	file:
hMmuStrHandle	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_HANDLE                 hMmuStrHandle;              \/*!< MMU stream handle.                               *\/$/;"	m	struct:__anon45
hMmuStrHandle	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_HANDLE              hMmuStrHandle;              \/*!< VDECDDMMU stream context.                                        *\/$/;"	m	struct:__anon55	file:
hMsgListMutex	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    IMG_HANDLE  hMsgListMutex;      \/*!< Sync list of messages.            *\/$/;"	m	struct:__anon86	file:
hMsvdxIo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_ctx.h	/^    IMG_HANDLE              hMsvdxIo;               \/* Handle to MSVDXIO Context for non-secure no$/;"	m	struct:__anon61
hMsvdxIoCtx	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.h	/^    IMG_HANDLE          hMsvdxIoCtx;$/;"	m	struct:__anon170
hMutex	imgvideo/imglib/libraries/talmmu_api/code/addr_alloc1.c	/^        static IMG_HANDLE hMutex;$/;"	v	file:
hMutexHandle	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^	IMG_HANDLE				hMutexHandle;			\/\/!< For thread-safety			$/;"	m	struct:__anon604	file:
hMutexHandle	imgvideo/port_fwrk/libraries/perflog/linux/code/perflog_api.c	/^    IMG_HANDLE                   hMutexHandle;$/;"	m	struct:__anon622	file:
hMutexHandle	imgvideo/port_fwrk/libraries/pool/code/pool_api.c	/^    IMG_HANDLE    hMutexHandle;  \/*!< Mutex handle.                                 *\/$/;"	m	struct:__anon626	file:
hMutexHandle	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^    IMG_HANDLE			hMutexHandle;			\/\/!< Mutex handle, IMG_NULL of no mutex allocated$/;"	m	struct:RMAN_tag_sResource	file:
hNewMsgSent	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    IMG_HANDLE  hNewMsgSent;        \/*!< New message sent event.           *\/$/;"	m	struct:__anon86	file:
hNextDeviceIdMutex	imgvideo/port_fwrk/libraries/sysdev/utils/code/sysdev_utils.c	/^static IMG_HANDLE hNextDeviceIdMutex;$/;"	v	file:
hPTDirMemSpace	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_HANDLE              hPTDirMemSpace;              \/*!< Memory space ID for page table directory allocations      *\/$/;"	m	struct:__anon812	file:
hPTEntryMemSpace	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_HANDLE              hPTEntryMemSpace;            \/*!< Memory space ID for page table allocations                *\/$/;"	m	struct:__anon812	file:
hPTMemSpace	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_HANDLE               hPTMemSpace;         \/*!< Memory space ID for Page Table allocations                            *\/$/;"	m	struct:TALMMU_tag_sDevMemHeap	file:
hPageDirTalHandle	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_HANDLE               hPageDirTalHandle;   \/\/!< TAL handles for page table directory$/;"	m	struct:__anon813	file:
hPageTableDirectory	encode/kernel_device/libraries/topaz_hp/code/topazmmu.c	/^IMG_HANDLE hPageTableDirectory = IMG_NULL;$/;"	v
hPageTableSysMemHandle	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_HANDLE    hPageTableSysMemHandle;                \/*!< Handles for memory that represents the page table.    *\/$/;"	m	struct:__anon814	file:
hPageTableTalHandle	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_HANDLE    hPageTableTalHandle;                   \/*!< TAL handles for page table.                           *\/$/;"	m	struct:__anon814	file:
hPagesHandle	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^    IMG_HANDLE           hPagesHandle;  \/*!< SYSMEM handle                  *\/$/;"	m	struct:__anon830	file:
hPictHdrInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_HANDLE      hPictHdrInfo;$/;"	m	struct:__anon56	file:
hPictIdGen	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_HANDLE              hPictIdGen;                 \/*!< Picture-based ID generator handle for use with firmware.       *\/$/;"	m	struct:__anon55	file:
hPictRefRes	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_HANDLE      hPictRefRes;$/;"	m	struct:__anon56	file:
hPlantContext	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_HANDLE                 hPlantContext;              \/*!< Plant stream context handle.                     *\/$/;"	m	struct:__anon45
hPrevPictDecRes	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_HANDLE      hPrevPictDecRes;$/;"	m	struct:__anon56	file:
hProcLostCbHandle	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^    IMG_HANDLE				hProcLostCbHandle;		\/\/!< Process lost callback handle$/;"	m	struct:__anon605	file:
hProcLostCbHandle	imgvideo/port_fwrk/libraries/pman/code/pman_api.c	/^    IMG_HANDLE  hProcLostCbHandle;  \/\/!< Process lost callback handle$/;"	m	struct:PMAN_tag_sProcContext	file:
hProcessId	imgvideo/port_fwrk/include/sysbrg_utils.h	/^  IMG_HANDLE					hProcessId;		\/\/!< Process id.$/;"	m	struct:__anon599
hProcessId	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^	IMG_HANDLE				hProcessId;				\/\/!< Process id.$/;"	m	struct:__anon605	file:
hProcessId	imgvideo/port_fwrk/libraries/pman/code/pman_api.c	/^    IMG_HANDLE  hProcessId;         \/\/!< Process id.$/;"	m	struct:PMAN_tag_sProcContext	file:
hProcessId	imgvideo/port_fwrk/libraries/sysbrg/utils/code/sysbrg_utils.c	/^    IMG_HANDLE                 hProcessId;        \/\/!< Process id.$/;"	m	struct:__anon628	file:
hPtdMemSpace	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^    IMG_HANDLE          hPtdMemSpace;$/;"	m	struct:__anon132	file:
hReconPict	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_HANDLE      hReconPict;$/;"	m	struct:__anon56	file:
hRefDeviceMem	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^                          		 sysbrg_user_pointer hRefDeviceMem;$/;"	m	struct:__anon631::__anon632::__anon633
hRegHandle	imgvideo/port_fwrk/include/sysmem_utils.h	/^    IMG_HANDLE      hRegHandle;           \/\/!< Handle to mapping$/;"	m	struct:__anon590
hResBHandle	encode/kernel_device/include/topaz_device.h	/^	IMG_HANDLE				hResBHandle; \/*!< Resource bucket handle *\/$/;"	m	struct:__anon509
hResBHandle	encode/kernel_device/include/topaz_device.h	/^	IMG_HANDLE				hResBHandle; \/*!< Resource bucket handle *\/$/;"	m	struct:__anon510
hResBHandle	encode/kernel_device/include/topaz_device.h	/^	IMG_HANDLE	hResBHandle;$/;"	m	struct:IMG_COMM_SOCKET_tag
hResBHandle	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^    IMG_HANDLE  hResBHandle;    \/*<! Resource bucket handle *\/$/;"	m	struct:__anon829	file:
hResBHandle	imgvideo/kernel_comp/libraries/wrap_utils/code/wrap_utils.c	/^    IMG_HANDLE  hResBHandle;    \/\/<! Resource bucket handle$/;"	m	struct:__anon832	file:
hResBHandle	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^	IMG_HANDLE				hResBHandle;			\/\/!< Resource bucket for connections and attachments$/;"	m	struct:__anon604	file:
hResBHandle	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^    IMG_HANDLE              hResBHandle;            \/\/!< Attachment resource bucket $/;"	m	struct:__anon606	file:
hResBHandle	imgvideo/port_fwrk/libraries/pman/code/pman_api.c	/^    IMG_HANDLE  hResBHandle;        \/\/!< Process resource bucket$/;"	m	struct:PMAN_tag_sProcContext	file:
hResBHandle	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_HANDLE                 hResBHandle;                \/*!< Resource bucket handle for this stream.          *\/$/;"	m	struct:__anon45
hResBHandle	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_HANDLE              hResBHandle;        \/*!< Resource bucket.                           *\/$/;"	m	struct:__anon38
hResHandle	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^	IMG_HANDLE				hResHandle;				\/\/!< Resource handle.$/;"	m	struct:__anon605	file:
hResHandle	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^	IMG_HANDLE				hResHandle;				\/\/!< Resource handle.$/;"	m	struct:__anon606	file:
hResHandle	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_HANDLE                 hResHandle;                 \/*!< Resource handle for this stream.                 *\/$/;"	m	struct:__anon45
hResHandle	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_HANDLE              hResHandle;        \/*!< Resource handle.                             *\/$/;"	m	struct:VDECDD_tag_sDdBufMapInfo
hResource	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    IMG_HANDLE              hResource;$/;"	m	struct:__anon72
hResources	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_HANDLE                  hResources;                 \/*!< Core resources.                                              *\/$/;"	m	struct:__anon57	file:
hSchedulerContext	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_HANDLE                 hSchedulerContext;          \/*!< Scheduler stream context handle.                 *\/$/;"	m	struct:__anon45
hSchedulerContext	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_HANDLE              hSchedulerContext;  \/*!< Scheduler context.                                     *\/$/;"	m	struct:__anon37
hSecure	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_ctx.h	/^    IMG_HANDLE              hSecure;                \/*!< Handle to the secure device.               *\/$/;"	m	struct:__anon61
hStatusDgFile	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_HANDLE                 hStatusDgFile;              \/*!< Handle to status debug file                      *\/$/;"	m	struct:__anon45
hStrAccessMutex	vdec/apis/vdec/libraries/include/vdec_int.h	/^    IMG_HANDLE              hStrAccessMutex;                \/*!< API access mutex.                                      *\/$/;"	m	struct:__anon241
hStrContext	vdec/kernel_device/include/bspp_km.h	/^	IMG_HANDLE                  hStrContext;$/;"	m	struct:__anon17
hStrContext	vdec/kernel_device/include/bspp_km.h	/^	IMG_HANDLE                  hStrContext;$/;"	m	struct:__anon20
hStrContext	vdec/kernel_device/include/bspp_km.h	/^	IMG_HANDLE              hStrContext;$/;"	m	struct:__anon19
hStrContext	vdec/kernel_device/include/bspp_km.h	/^	IMG_HANDLE              hStrContext;$/;"	m	struct:__anon21
hStrContext	vdec/kernel_device/include/bspp_km.h	/^    IMG_HANDLE            hStrContext;$/;"	m	struct:__anon18
hStrIdGen	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_HANDLE                  hStrIdGen;                          \/*!< Stream-based ID generator handle for use with firmware.    *\/$/;"	m	struct:__anon54	file:
hSysDevHandle	encode/kernel_device/include/topaz_device.h	/^	IMG_HANDLE				hSysDevHandle;			\/*!< SYSDEVKN device handle *\/$/;"	m	struct:__anon509
hSysDevHandle	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_HANDLE              hSysDevHandle;               \/*!< Handle for SYSDEV device                                  *\/$/;"	m	struct:__anon812	file:
hSysDevHandle	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^    IMG_HANDLE  hSysDevHandle;  \/*<! SYSDEVKN device handle *\/$/;"	m	struct:__anon829	file:
hSysDevHandle	imgvideo/kernel_comp/libraries/wrap_utils/code/wrap_utils.c	/^    IMG_HANDLE  hSysDevHandle;  \/\/<! SYSDEVKN device handle$/;"	m	struct:__anon832	file:
hSysDevHandle	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^    IMG_HANDLE				hSysDevHandle;			\/\/!< SYSDEVKM device handle$/;"	m	struct:__anon604	file:
hSysDevHandle	imgvideo/secure_media/tal/code/tal.c	/^    IMG_HANDLE  hSysDevHandle;      \/\/<! SYSDEV handle$/;"	m	struct:__anon578	file:
hSysMemHandle	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_HANDLE              hSysMemHandle;        \/*!< Handle to the block of memory                                         *\/$/;"	m	struct:__anon815	file:
hSysMemHandlePageDir	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_HANDLE               hSysMemHandlePageDir;\/\/!< SYSMEM handle$/;"	m	struct:__anon813	file:
hSysRegSpace	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_ctx.h	/^    IMG_HANDLE              hSysRegSpace;           \/*!< This is only for non-secure no bridging$/;"	m	struct:__anon61
hTask	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    IMG_HANDLE  hTask;              \/*!< Task handle.                      *\/$/;"	m	struct:__anon86	file:
hTimerHandle	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    IMG_HANDLE              hTimerHandle;$/;"	m	struct:__anon87	file:
hTopaz_CoreMMUContext	encode/kernel_device/libraries/topaz_hp/code/topazmmu.c	/^} hTopaz_CoreMMUContext = { IMG_NULL, 0};$/;"	v	typeref:struct:Topaz_CoreMMUContext
hTransactionInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_HANDLE      hTransactionInfo;$/;"	m	struct:__anon56	file:
hVxd	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    IMG_HANDLE              hVxd;                   \/*!< Handle to video decoder context.                                           *\/$/;"	m	struct:__anon87	file:
halfpel2	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8  halfpel2;                                     \/\/ 1    bslbf$/;"	m	struct:__anon341
halfpel4	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8  halfpel4;                                     \/\/ 1    bslbf$/;"	m	struct:__anon341
handle	encode/kernel_device/include/apiinternal.h	/^    void* handle;$/;"	m	struct:__anon506
handle	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_drv.h	/^	unsigned long   handle;$/;"	m	struct:sysbrg_region_tag
handle_interrupt	encode/platform/sysdev/sysdev_arm_goldfish.c	/^static irqreturn_t handle_interrupt(int irq, void *dev_id)$/;"	f	file:
handle_interrupt	encode/platform/sysdev/sysdev_default.c	/^static irqreturn_t handle_interrupt(int irq, void *dev_id)$/;"	f	file:
handle_interrupt	encode/platform/sysdev/sysdev_dt.c	/^static irqreturn_t handle_interrupt(int irq, void *dev_id)$/;"	f	file:
handle_interrupt	encode/platform/sysdev/sysdev_hisi.c	/^static irqreturn_t handle_interrupt(int irq, void *dev_id)$/;"	f	file:
handle_resume	encode/platform/sysdev/sysdev_arm_goldfish.c	/^static void handle_resume(SYSDEVU_sInfo *dev, IMG_BOOL forAPM)$/;"	f	file:
handle_resume	encode/platform/sysdev/sysdev_default.c	/^static void handle_resume(SYSDEVU_sInfo *dev, IMG_BOOL forAPM)$/;"	f	file:
handle_resume	encode/platform/sysdev/sysdev_dt.c	/^static void handle_resume(SYSDEVU_sInfo *dev, IMG_BOOL forAPM)$/;"	f	file:
handle_resume	encode/platform/sysdev/sysdev_hisi.c	/^static void handle_resume(SYSDEVU_sInfo *dev, IMG_BOOL forAPM)$/;"	f	file:
handle_resume	vdec/platform/sysdev/sysdev_arm_goldfish.c	/^static IMG_VOID handle_resume(SYSDEVU_sInfo *psInfo, IMG_BOOL forAPM)$/;"	f	file:
handle_resume	vdec/platform/sysdev/sysdev_cedarview.c	/^static IMG_VOID handle_resume($/;"	f	file:
handle_resume	vdec/platform/sysdev/sysdev_hisi.c	/^static IMG_VOID handle_resume(SYSDEVU_sInfo *psInfo, IMG_BOOL forAPM)$/;"	f	file:
handle_suspend	encode/platform/sysdev/sysdev_arm_goldfish.c	/^static void handle_suspend(SYSDEVU_sInfo *dev, IMG_BOOL forAPM)$/;"	f	file:
handle_suspend	encode/platform/sysdev/sysdev_default.c	/^static void handle_suspend(SYSDEVU_sInfo *dev, IMG_BOOL forAPM)$/;"	f	file:
handle_suspend	encode/platform/sysdev/sysdev_dt.c	/^static void handle_suspend(SYSDEVU_sInfo *dev, IMG_BOOL forAPM)$/;"	f	file:
handle_suspend	encode/platform/sysdev/sysdev_hisi.c	/^static void handle_suspend(SYSDEVU_sInfo *dev, IMG_BOOL forAPM)$/;"	f	file:
handle_suspend	vdec/platform/sysdev/sysdev_arm_goldfish.c	/^static IMG_VOID handle_suspend(SYSDEVU_sInfo *psInfo, IMG_BOOL forAPM)$/;"	f	file:
handle_suspend	vdec/platform/sysdev/sysdev_cedarview.c	/^static IMG_VOID handle_suspend($/;"	f	file:
handle_suspend	vdec/platform/sysdev/sysdev_hisi.c	/^static IMG_VOID handle_suspend(SYSDEVU_sInfo *psInfo, IMG_BOOL forAPM)$/;"	f	file:
handler	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^	irqreturn_t (*handler)(int irq, struct imgpci_info *info);$/;"	m	struct:imgpci_info
hash_ChainInsert	imgvideo/imglib/libraries/talmmu_api/code/hash.c	/^static IMG_RESULT hash_ChainInsert($/;"	f	file:
hash_Func	imgvideo/imglib/libraries/talmmu_api/code/hash.c	/^static IMG_UINT32 hash_Func($/;"	f	file:
hash_Rehash	imgvideo/imglib/libraries/talmmu_api/code/hash.c	/^static IMG_RESULT hash_Rehash ($/;"	f	file:
hash_Resize	imgvideo/imglib/libraries/talmmu_api/code/hash.c	/^static IMG_RESULT hash_Resize($/;"	f	file:
heap_ids	encode/kernel_device/libraries/topaz_hp/code/topazmmu.c	/^enum heap_ids$/;"	g	file:
height	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT16  height;  \/\/ fields in H263\/Sorensons headers.$/;"	m	struct:__anon343
hwctrl_CalcMbLoad	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^hwctrl_CalcMbLoad($/;"	f	file:
hwctrl_CalculateLoad	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^hwctrl_CalculateLoad($/;"	f	file:
hwctrl_DumpState	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^hwctrl_DumpState($/;"	f	file:
hwctrl_HwStateIsLockUp	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^hwctrl_HwStateIsLockUp($/;"	f	file:
hwctrl_MTXPrintTask	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^hwctrl_MTXPrintTask($/;"	f	file:
hwctrl_MonitorHwState	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^hwctrl_MonitorHwState($/;"	f	file:
hwctrl_PictureReplay	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^hwctrl_PictureReplay($/;"	f	file:
hwctrl_PowerOn	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^hwctrl_PowerOn($/;"	f	file:
hwctrl_ProcessMTXMsgs	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^hwctrl_ProcessMTXMsgs($/;"	f	file:
hwctrl_SendBatchMessage	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^hwctrl_SendBatchMessage($/;"	f	file:
hwctrl_SendDecodeMessage	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^hwctrl_SendDecodeMessage($/;"	f	file:
hwctrl_SendEvent	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^hwctrl_SendEvent($/;"	f	file:
hwctrl_SendInitMessage	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^hwctrl_SendInitMessage($/;"	f	file:
hwctrl_SendPOSTMessage	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^static IMG_RESULT hwctrl_SendPOSTMessage($/;"	f	file:
hwctrl_SetupDWR	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^hwctrl_SetupDWR($/;"	f	file:
hwctrl_Task	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^hwctrl_Task($/;"	f	file:
i16AIRSkipCnt	encode/kernel_device/include/apiinternal.h	/^	IMG_INT16	i16AIRSkipCnt;		\/\/!< n = Number of MBs to skip in AIR Table between frames, -1 = Random (0 - NumAIRMbs) skip between frames in AIR table$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
i16ColourByteStride	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_INT16			i16ColourByteStride;$/;"	m	struct:PVRSRV_CURSOR_SHAPE_TAG
i16MCAdaptiveRoundingOffsetsDelta	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_INT16		i16MCAdaptiveRoundingOffsetsDelta[AR_DELTA_SIZE][4];$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
i16MaskByteStride	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_INT16  			i16MaskByteStride;$/;"	m	struct:PVRSRV_CURSOR_SHAPE_TAG
i16PicLatencyCount	vdec/firmware/include/hevcfw_data.h	/^    IMG_INT8 i16PicLatencyCount;$/;"	m	struct:__anon370
i16XHot	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_INT16			i16XHot;$/;"	m	struct:PVRSRV_CURSOR_SHAPE_TAG
i16XPos	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_INT16 i16XPos;$/;"	m	struct:PVRSRV_CURSOR_INFO_TAG
i16YHot	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_INT16			i16YHot;$/;"	m	struct:PVRSRV_CURSOR_SHAPE_TAG
i16YPos	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_INT16 i16YPos;$/;"	m	struct:PVRSRV_CURSOR_INFO_TAG
i32AIRThreshold	encode/kernel_device/include/apiinternal.h	/^	IMG_INT32	i32AIRThreshold;	\/\/!< n = SAD Threshold above which a MB is a AIR MB candidate,  -1 = Auto adjusting threshold$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
i32AxIncrement	vdec/firmware/include/realfw_data.h	/^    IMG_INT32 i32AxIncrement;$/;"	m	struct:__anon285
i32AxIncrement	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^    IMG_INT32 i32AxIncrement;$/;"	m	struct:__anon64	file:
i32AxInitial	vdec/firmware/include/realfw_data.h	/^    IMG_INT32 i32AxInitial;$/;"	m	struct:__anon285
i32AxInitial	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^    IMG_INT32 i32AxInitial;$/;"	m	struct:__anon64	file:
i32AyIncrement	vdec/firmware/include/realfw_data.h	/^    IMG_INT32 i32AyIncrement;$/;"	m	struct:__anon285
i32AyIncrement	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^    IMG_INT32 i32AyIncrement;$/;"	m	struct:__anon64	file:
i32AyInitial	vdec/firmware/include/realfw_data.h	/^    IMG_INT32 i32AyInitial;$/;"	m	struct:__anon285
i32AyInitial	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^    IMG_INT32 i32AyInitial;$/;"	m	struct:__anon64	file:
i32BitRate	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_INT32	i32BitRate;			\/\/!< Bit Rate (bps)$/;"	m	struct:__anon535
i32BitsPerBU	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_INT32	i32BitsPerBU;		\/\/!< Bits Per BU$/;"	m	struct:__anon535
i32BitsPerFrm	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_INT32	i32BitsPerFrm;		\/\/!< Bits Per Frame$/;"	m	struct:__anon535
i32BitsPerGOP	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^			IMG_INT32	i32BitsPerGOP;		\/\/!< Bits Per GOP (MP4 only)$/;"	m	struct:__anon535::__anon536::__anon538
i32BitsPerMB	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^			IMG_INT32	i32BitsPerMB;		\/\/!< Bits Per MB$/;"	m	struct:__anon535::__anon536::__anon538
i32BottomFieldOrderCount	vdec/firmware/include/h264fw_data.h	/^    IMG_INT32           i32BottomFieldOrderCount;\/\/!< Bottom field order count for this picture$/;"	m	struct:__anon333
i32BufferSize	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_INT32	i32BufferSize;		\/\/!< Size of Buffer in bits$/;"	m	struct:__anon535
i32BufferSizeFrames	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_INT32	i32BufferSizeFrames;\/\/!< Size of Buffer in frames, to be used in VCM$/;"	m	struct:__anon535
i32CodedPackages	encode/kernel_device/include/apiinternal.h	/^	IMG_INT32		i32CodedPackages;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
i32Field0UOffset	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_INT32				i32Field0UOffset, i32Field1UOffset;$/;"	m	struct:__anon518
i32Field0VOffset	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_INT32				i32Field0VOffset, i32Field1VOffset;$/;"	m	struct:__anon518
i32Field0YOffset	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_INT32				i32Field0YOffset, i32Field1YOffset;$/;"	m	struct:__anon518
i32Field1UOffset	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_INT32				i32Field0UOffset, i32Field1UOffset;$/;"	m	struct:__anon518
i32Field1VOffset	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_INT32				i32Field0VOffset, i32Field1VOffset;$/;"	m	struct:__anon518
i32Field1YOffset	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_INT32				i32Field0YOffset, i32Field1YOffset;$/;"	m	struct:__anon518
i32FrameNumWrap	vdec/firmware/include/h264fw_data.h	/^    IMG_INT32           i32FrameNumWrap;        \/\/!< Short term reference info$/;"	m	struct:__anon333
i32InitialDelay	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_INT32	i32InitialDelay;	\/\/!< Initial Delay of Buffer$/;"	m	struct:__anon535
i32InitialDelay	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_INT32	i32InitialDelay;	$/;"	m	struct:__anon520
i32InitialLevel	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_INT32	i32InitialLevel;	\/\/!< Initial Level of Buffer$/;"	m	struct:__anon535
i32InitialLevel	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_INT32	i32InitialLevel;$/;"	m	struct:__anon520
i32Key	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api_km.c	/^    DBGOPT_i32Key i32Key;$/;"	m	struct:__anon612	file:
i32Key	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^			 DBGOPT_i32Key i32Key;$/;"	m	struct:__anon733::__anon734::__anon738
i32Key	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^			 DBGOPT_i32Key i32Key;$/;"	m	struct:__anon733::__anon734::__anon739
i32Key	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^			 DBGOPT_i32Key i32Key;$/;"	m	struct:__anon733::__anon734::__anon740
i32MVStores	encode/kernel_device/include/apiinternal.h	/^	IMG_INT32		i32MVStores;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
i32MaxPicOrderCntLsb	vdec/firmware/include/hevcfw_data.h	/^    IMG_INT32 i32MaxPicOrderCntLsb;$/;"	m	struct:__anon363
i32MaxPicOrderCntLsb	vdec/firmware/share/hevcfw_data_shared.h	/^    IMG_INT32 i32MaxPicOrderCntLsb;$/;"	m	struct:__anon389
i32NumAIRMBs	encode/kernel_device/include/apiinternal.h	/^	IMG_INT32	i32NumAIRMBs;		\/\/!< n = Max number of AIR MBs per frame, 0 = _ALL_ MBs over threshold will be marked as AIR Intras, -1 = Auto 10%$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
i32PicInitQpMinus26	vdec/apis/vdec/include/vdec_params.h	/^    IMG_INT32       i32PicInitQpMinus26;                    \/*!< pic_init_qp_minus26;                       *\/$/;"	m	struct:__anon195
i32PicInitQsMinus26	vdec/apis/vdec/include/vdec_params.h	/^    IMG_INT32       i32PicInitQsMinus26;                    \/*!< pic_init_qs_minus26;                       *\/$/;"	m	struct:__anon195
i32PicNodes	encode/kernel_device/include/apiinternal.h	/^	IMG_INT32		i32PicNodes;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
i32TopFieldOrderCount	vdec/firmware/include/h264fw_data.h	/^    IMG_INT32           i32TopFieldOrderCount;  \/\/!< Top field order count for this picture$/;"	m	struct:__anon333
i32TransferRate	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^			IMG_INT32	i32TransferRate;	\/\/!< Rate at which bits are sent from encoder to the output after each frame finished encoding$/;"	m	struct:__anon535::__anon536::__anon537
i32UComponentOffset	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_INT32				i32UComponentOffset;$/;"	m	struct:__anon518
i32VComponentOffset	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_INT32				i32VComponentOffset;$/;"	m	struct:__anon518
i32Val	imgvideo/port_fwrk/include/dbgopt_api.h	/^    IMG_INT32           i32Val;$/;"	m	union:__anon601
i32Val	imgvideo/port_fwrk/include/dbgopt_api_um.h	/^    IMG_INT32   i32Val;$/;"	m	union:__anon585
i32YComponentOffset	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_INT32				i32YComponentOffset;$/;"	m	struct:__anon518
i8QCPOffset	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_INT8	i8QCPOffset;$/;"	m	struct:__anon520
i8SliceHeaderSlotNum	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_INT8		i8SliceHeaderSlotNum;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
iFixedPointShift	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^    IMG_UINT8   iFixedPointShift;$/;"	m	struct:__anon92
iHorizChroma	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^    FXDPNT_18p14  iHorizChroma;$/;"	m	struct:__anon91
iHorizLuma	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^    FXDPNT_18p14  iHorizLuma;$/;"	m	struct:__anon91
iHorzPitch	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^    IMG_UINT32  iHorzPitch;$/;"	m	struct:__anon92
iHorzPitchChroma	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^    IMG_UINT32  iHorzPitchChroma;$/;"	m	struct:__anon92
iHorzStartPos	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^    IMG_UINT32  iHorzStartPos;$/;"	m	struct:__anon92
iHorzStartPosChroma	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^    IMG_UINT32  iHorzStartPosChroma;$/;"	m	struct:__anon92
iMaxQP	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_INT16	iMaxQP;$/;"	m	struct:__anon520
iMinQP	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_INT16	iMinQP;$/;"	m	struct:__anon520
iPicOrderCntVal	vdec/firmware/include/hevcfw_data.h	/^    HEVCFW_Poc iPicOrderCntVal; \/\/!< Picture Order Count (frame number)$/;"	m	struct:__anon369
iPrevPicOrderCntLsb	vdec/firmware/include/hevcfw_data.h	/^    HEVCFW_Poc iPrevPicOrderCntLsb;$/;"	m	struct:__anon373
iPrevPicOrderCntMsb	vdec/firmware/include/hevcfw_data.h	/^    HEVCFW_Poc iPrevPicOrderCntMsb;$/;"	m	struct:__anon373
iRefPicSetLtCurr	vdec/firmware/include/hevcfw_data.h	/^    HEVCFW_DpbIdx iRefPicSetLtCurr[HEVCFW_MAX_NUM_REF_PICS];$/;"	m	struct:__anon372
iRefPicSetLtFoll	vdec/firmware/include/hevcfw_data.h	/^    HEVCFW_DpbIdx iRefPicSetLtFoll[HEVCFW_MAX_NUM_REF_PICS];$/;"	m	struct:__anon372
iRefPicSetStCurrAfter	vdec/firmware/include/hevcfw_data.h	/^    HEVCFW_DpbIdx iRefPicSetStCurrAfter[HEVCFW_MAX_NUM_REF_PICS];$/;"	m	struct:__anon372
iRefPicSetStCurrBefore	vdec/firmware/include/hevcfw_data.h	/^    HEVCFW_DpbIdx iRefPicSetStCurrBefore[HEVCFW_MAX_NUM_REF_PICS];$/;"	m	struct:__anon372
iRefPicSetStFoll	vdec/firmware/include/hevcfw_data.h	/^    HEVCFW_DpbIdx iRefPicSetStFoll[HEVCFW_MAX_NUM_REF_PICS];$/;"	m	struct:__anon372
iSlicePicOrderCntLsb	vdec/firmware/include/hevcfw_data.h	/^    HEVCFW_Poc iSlicePicOrderCntLsb; \/\/!< Slice Picture Order Count Lsb$/;"	m	struct:__anon369
iValue	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	IMG_INT64	iValue;$/;"	m	struct:_FIXED_POINT_
iVertChroma	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^    FXDPNT_18p14  iVertChroma;$/;"	m	struct:__anon91
iVertLuma	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^    FXDPNT_18p14  iVertLuma;$/;"	m	struct:__anon91
iVertPitch	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^    IMG_UINT32  iVertPitch;$/;"	m	struct:__anon92
iVertPitchChroma	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^    IMG_UINT32  iVertPitchChroma;$/;"	m	struct:__anon92
iVertStartPos	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^    IMG_UINT32  iVertStartPos;$/;"	m	struct:__anon92
iVertStartPosChroma	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^    IMG_UINT32  iVertStartPosChroma;$/;"	m	struct:__anon92
idgen_FindNextFreeSlot	imgvideo/port_fwrk/libraries/idgen/code/idgen_api.c	/^static IMG_RESULT idgen_FindNextFreeSlot($/;"	f	file:
idgen_GetId	imgvideo/port_fwrk/libraries/idgen/code/idgen_api.c	/^static IDGEN_sId * idgen_GetId($/;"	f	file:
idgen_func	imgvideo/port_fwrk/libraries/idgen/code/idgen_api.c	/^static IMG_UINT32  idgen_func($/;"	f	file:
img_calloc_check	imgvideo/include/img_defs.h	/^static void* img_calloc_check(IMG_SIZE nelem, IMG_SIZE elem_size)$/;"	f
img_calloc_test	imgvideo/include/img_defs.h	/^static void* img_calloc_test(IMG_SIZE nelem, IMG_SIZE elem_size)$/;"	f
img_free_check	imgvideo/include/img_defs.h	/^static void img_free_check(void* ptr)$/;"	f
img_malloc_check	imgvideo/include/img_defs.h	/^static void* img_malloc_check(IMG_SIZE size)$/;"	f
img_malloc_test	imgvideo/include/img_defs.h	/^static void* img_malloc_test(IMG_SIZE size)$/;"	f
img_pci_driver	encode/platform/sysdev/sysdev_pci.c	/^static struct img_pci_driver {$/;"	s	file:
img_pci_driver	encode/platform/sysdev/sysdev_pci.c	/^} img_pci_driver =$/;"	v	typeref:struct:img_pci_driver	file:
img_pci_driver	vdec/platform/sysdev/sysdev_cedarview.c	/^struct img_pci_driver {$/;"	s	file:
img_pci_driver	vdec/platform/sysdev/sysdev_cedarview.c	/^} img_pci_driver =$/;"	v	typeref:struct:img_pci_driver
img_pci_driver	vdec/platform/sysdev/sysdev_fpga.c	/^struct img_pci_driver {$/;"	s	file:
img_pci_driver	vdec/platform/sysdev/sysdev_fpga.c	/^} img_pci_driver =$/;"	v	typeref:struct:img_pci_driver
img_sys_calloc	imgvideo/include/linux-kernel/img_sysdefs.h	/^inline static void* img_sys_calloc(size_t nelem, size_t elem_size, const char *fct, uint32_t line) $/;"	f
img_sys_malloc	imgvideo/include/linux-kernel/img_sysdefs.h	/^inline static void* img_sys_malloc(size_t size, const char *fct, uint32_t line) $/;"	f
img_sys_realloc	imgvideo/include/linux-kernel/img_sysdefs.h	/^inline static void* img_sys_realloc(void *ptr, size_t size, const char *fct, uint32_t line) $/;"	f
img_sys_strdup	imgvideo/include/linux-kernel/img_sysdefs.h	/^inline static char* img_sys_strdup(char *ptr, const char *fct, uint32_t line)$/;"	f
img_test_alloc	imgvideo/include/img_defs.h	/^static int img_test_alloc(void)$/;"	f
img_verifkmalloc	imgvideo/include/linux-kernel/img_sysdefs.h	/^inline static int img_verifkmalloc(size_t size, const char* fct, const char* file, uint32_t line)$/;"	f
imgpci_attr_grp	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static struct attribute_group imgpci_attr_grp =$/;"	v	typeref:struct:attribute_group	file:
imgpci_attrs	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static struct attribute *imgpci_attrs[] =$/;"	v	typeref:struct:attribute	file:
imgpci_class	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static struct imgpci_class$/;"	s	file:
imgpci_class	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^} *imgpci_class;$/;"	v	typeref:struct:imgpci_class	file:
imgpci_class_destroy	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static IMG_VOID imgpci_class_destroy(IMG_VOID)$/;"	f	file:
imgpci_dev	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^	struct imgpci_device	*imgpci_dev;$/;"	m	struct:imgpci_info	typeref:struct:imgpci_info::imgpci_device
imgpci_dev_add_attributes	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static IMG_INT32 imgpci_dev_add_attributes(struct imgpci_device *idev)$/;"	f	file:
imgpci_dev_del_attributes	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static IMG_VOID imgpci_dev_del_attributes(struct imgpci_device *idev)$/;"	f	file:
imgpci_device	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^struct imgpci_device $/;"	s
imgpci_event_notify	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static void imgpci_event_notify(struct imgpci_info *info)$/;"	f	file:
imgpci_fasync	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static IMG_INT32 imgpci_fasync(IMG_INT32 fd, struct file *filep, IMG_INT32 on)$/;"	f	file:
imgpci_find_mem_index	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static int imgpci_find_mem_index(struct vm_area_struct *vma)$/;"	f	file:
imgpci_fops	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static struct file_operations imgpci_fops =$/;"	v	typeref:struct:file_operations	file:
imgpci_fops	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static struct file_operations imgpci_fops;$/;"	v	typeref:struct:file_operations	file:
imgpci_free_minor	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static IMG_VOID imgpci_free_minor(struct imgpci_device *idev)$/;"	f	file:
imgpci_get_minor	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static IMG_INT32 imgpci_get_minor(struct imgpci_device *idev)$/;"	f	file:
imgpci_handler	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static irqreturn_t imgpci_handler(IMG_INT32 irq, struct imgpci_info *info)$/;"	f	file:
imgpci_info	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^struct imgpci_info $/;"	s
imgpci_interrupt	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static irqreturn_t imgpci_interrupt(IMG_INT32 irq, IMG_VOID *dev_id, struct pt_regs *regs)$/;"	f	file:
imgpci_ioctl	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static long imgpci_ioctl(struct file *filep, IMG_UINT32 cmd, unsigned long arg)$/;"	f	file:
imgpci_isrparams	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^struct imgpci_isrparams$/;"	s
imgpci_listener	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^struct imgpci_listener$/;"	s	file:
imgpci_major	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static IMG_INT32 imgpci_major;$/;"	v	file:
imgpci_major_cleanup	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static IMG_VOID imgpci_major_cleanup(IMG_VOID)$/;"	f	file:
imgpci_major_init	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static IMG_INT32 imgpci_major_init(IMG_VOID)$/;"	f	file:
imgpci_mem	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^struct imgpci_mem $/;"	s
imgpci_memref	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^struct imgpci_memref$/;"	s
imgpci_mmap	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static IMG_INT32 imgpci_mmap(struct file *filep, struct vm_area_struct *vma)$/;"	f	file:
imgpci_mmap_physical	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static IMG_INT32 imgpci_mmap_physical(struct vm_area_struct *vma)$/;"	f	file:
imgpci_open	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static IMG_INT32 imgpci_open(struct inode *inode, struct file *filep)$/;"	f	file:
imgpci_pci_ids	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static struct pci_device_id imgpci_pci_ids[] =$/;"	v	typeref:struct:pci_device_id	file:
imgpci_pci_probe	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static IMG_INT32 imgpci_pci_probe(struct pci_dev *dev, const struct pci_device_id *id)$/;"	f	file:
imgpci_pci_remove	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static IMG_VOID imgpci_pci_remove(struct pci_dev *dev)$/;"	f	file:
imgpci_perform_ioctl	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static IMG_INT32 imgpci_perform_ioctl(struct imgpci_info *info,	IMG_UINT32 cmd, unsigned long arg)$/;"	f	file:
imgpci_poll	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static IMG_UINT32 imgpci_poll(struct file *filep, poll_table *wait)$/;"	f	file:
imgpci_prvdata	encode/platform/sysdev/sysdev_pci.c	/^struct imgpci_prvdata {$/;"	s	file:
imgpci_prvdata	vdec/platform/sysdev/sysdev_cedarview.c	/^struct imgpci_prvdata imgpci_prvdata;$/;"	v	typeref:struct:imgpci_prvdata
imgpci_prvdata	vdec/platform/sysdev/sysdev_cedarview.c	/^struct imgpci_prvdata {$/;"	s	file:
imgpci_prvdata	vdec/platform/sysdev/sysdev_fpga.c	/^struct imgpci_prvdata {$/;"	s	file:
imgpci_read	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static ssize_t imgpci_read(struct file *filep, IMG_CHAR __user *buf, size_t count, loff_t *ppos)$/;"	f	file:
imgpci_read32	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static IMG_INT32 imgpci_read32(struct imgpci_info *info, unsigned long bar, unsigned long offset, unsigned long * value)$/;"	f	file:
imgpci_readdata	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^struct imgpci_readdata$/;"	s
imgpci_reg32	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^struct imgpci_reg32$/;"	s
imgpci_register_device	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static IMG_INT32 imgpci_register_device(struct device *parent, struct imgpci_info *info)$/;"	f	file:
imgpci_register_pdump	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^IMG_INT32 imgpci_register_pdump(IMG_VOID)$/;"	f
imgpci_release	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static IMG_INT32 imgpci_release(struct inode *inode, struct file *filep)$/;"	f	file:
imgpci_request_irq	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static IMG_INT32 imgpci_request_irq (struct imgpci_info *info)$/;"	f	file:
imgpci_unregister_device	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static IMG_VOID imgpci_unregister_device(struct imgpci_info *info)$/;"	f	file:
imgpci_unregister_pdump	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^IMG_VOID imgpci_unregister_pdump(IMG_VOID)$/;"	f
imgpci_write32	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static IMG_INT32 imgpci_write32(struct imgpci_info *info, unsigned long bar, unsigned long offset, unsigned long value)$/;"	f	file:
imgsys_acpi_attr_grp	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^static struct attribute_group imgsys_acpi_attr_grp = {$/;"	v	typeref:struct:attribute_group	file:
imgsys_acpi_pdev	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^static struct platform_device *  imgsys_acpi_pdev;$/;"	v	typeref:struct:platform_device	file:
imgsys_acpi_pdriver	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^static struct platform_driver    imgsys_acpi_pdriver = {$/;"	v	typeref:struct:platform_driver	file:
imgsys_acpi_state	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^static const char *  imgsys_acpi_state = NULL;$/;"	v	file:
imgsys_acpi_state_show	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^static ssize_t imgsys_acpi_state_show($/;"	f	file:
imgsys_attrs	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^static struct attribute *imgsys_attrs[] = {$/;"	v	typeref:struct:attribute	file:
imgsys_resume_handler	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^static IMG_INT32 imgsys_resume_handler($/;"	f	file:
imgsys_suspend_handler	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^static IMG_INT32 imgsys_suspend_handler($/;"	f	file:
imgvideo-objs	imgvideo/Makefile	/^imgvideo-objs :=  port_fwrk\/libraries\/dbgevent\/code\/dbgevent_api.o port_fwrk\/libraries\/dbgevent\/code\/dbgevent_api_km.o port_fwrk\/libraries\/dbgopt\/code\/dbgopt_api.o port_fwrk\/libraries\/dbgopt\/code\/dbgopt_api_km.o port_fwrk\/libraries\/dman\/code\/dman_api.o port_fwrk\/libraries\/dman\/code\/dman_api_km.o port_fwrk\/libraries\/pman\/code\/pman_api.o port_fwrk\/libraries\/pool\/code\/pool_api.o port_fwrk\/libraries\/sysbrg\/utils\/code\/sysbrg_utils.o port_fwrk\/libraries\/sysdev\/utils\/code\/sysdev_utils.o port_fwrk\/libraries\/sysenv\/utils\/code\/sysenv_utils.o port_fwrk\/libraries\/sysmem\/utils\/code\/sysmem_utils.o port_fwrk\/libraries\/rman\/code\/rman_api.o port_fwrk\/libraries\/idgen\/code\/idgen_api.o port_fwrk\/libraries\/sysdev\/linux\/code\/sysdev_api_km.o port_fwrk\/libraries\/sysenv\/linux\/code\/sysenv_api_km.o port_fwrk\/libraries\/sysos\/linux\/code\/sysos_api_km.o port_fwrk\/libraries\/sysbrg\/linux\/code\/sysbrg_api_km.o port_fwrk\/libraries\/sysbrg\/linux\/code\/sysbrg_drv.o port_fwrk\/libraries\/perflog\/linux\/code\/perflog_api.o port_fwrk\/libraries\/sysmem\/unified\/code\/sysmem_api_km.o list_utils\/src\/dq\/dq.o list_utils\/src\/lst\/lst.o list_utils\/src\/trees\/addchild.o list_utils\/src\/trees\/addsib.o list_utils\/src\/trees\/copysub.o list_utils\/src\/trees\/finalsib.o list_utils\/src\/trees\/firstchild.o list_utils\/src\/trees\/init.o list_utils\/src\/trees\/isinsub.o list_utils\/src\/trees\/nextsib.o list_utils\/src\/trees\/prevsib.o list_utils\/src\/trees\/remleaf.o list_utils\/src\/trees\/remlsub.o list_utils\/src\/trees\/remsub.o list_utils\/src\/trees\/subnext.o secure_media\/tal\/code\/tal.o secure_media\/target\/code\/target.o kernel_comp\/libraries\/page_alloc\/code\/page_alloc.o kernel_comp\/libraries\/wrap_utils\/code\/wrap_utils.o imglib\/libraries\/talmmu_api\/code\/talmmu_api.o imglib\/libraries\/talmmu_api\/code\/addr_alloc1.o imglib\/libraries\/talmmu_api\/code\/hash.o imglib\/libraries\/talmmu_api\/code\/pool.o imglib\/libraries\/talmmu_api\/code\/ra.o imglib\/libraries\/talmmu_api\/code\/trace.o imglib\/libraries\/pixelapi\/code\/pixel_api.o imglib\/libraries\/pixelapi\/code\/pixel_api_internals.o rpc\/sysbrg\/src\/dbgevent_api_server.o rpc\/sysbrg\/src\/dman_api_server.o rpc\/sysbrg\/src\/dbgopt_api_server.o rpc\/sysbrg\/src\/page_alloc_server.o rpc\/sysbrg\/src\/wrap_utils_server.o$/;"	m
import	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^	pallockm_import import;$/;"	m	struct:__anon831	file:
importer_androidAshMem	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^static pallockm_importer importer_androidAshMem = {$/;"	v	file:
importer_androidNative	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^static pallockm_importer importer_androidNative = {$/;"	v	file:
importer_dmabuf	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^static pallockm_importer importer_dmabuf = {$/;"	v	file:
importer_user	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^static pallockm_importer importer_user = {$/;"	v	file:
info	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^	struct imgpci_info		*info;$/;"	m	struct:imgpci_device	typeref:struct:imgpci_device::imgpci_info
init_imgpci_class	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static IMG_INT32 init_imgpci_class(IMG_VOID)$/;"	f	file:
init_qp_minus26	vdec/firmware/include/hevcfw_data.h	/^    IMG_INT8 init_qp_minus26;$/;"	m	struct:__anon366
init_topaz	encode/kernel_device/libraries/topaz_hp/code/topaz_device_km.c	/^int __init init_topaz(void) {$/;"	f
init_topaz	encode/kernel_device/libraries/topaz_hp/code/topaz_device_km.c	/^module_init(init_topaz);$/;"	v
intDefines	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^	IMG_FW_INT_DEFINES_TABLE intDefines;$/;"	m	struct:tag_IMG_FW_CONTEXT
int_disabled	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^	unsigned long			int_disabled;$/;"	m	struct:imgpci_info
int_mask	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^	unsigned long			int_mask;$/;"	m	struct:imgpci_info
int_status	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^	unsigned long			int_status;$/;"	m	struct:imgpci_info
int_status	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^	unsigned long		int_status;$/;"	m	struct:imgpci_readdata
inter4v_blocks	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8  inter4v_blocks;                               \/\/ 1    bslbf$/;"	m	struct:__anon341
inter_blocks	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8  inter_blocks;                                 \/\/ 1    bslbf$/;"	m	struct:__anon341
inter_cae	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8  inter_cae;                                    \/\/ 1    bslbf$/;"	m	struct:__anon341
interlaced	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8   interlaced;$/;"	m	struct:__anon342
internal_addr	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^	IMG_VOID *              internal_addr;$/;"	m	struct:imgpci_mem
interpolate_mc_q	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8  interpolate_mc_q;                             \/\/ 1    bslbf$/;"	m	struct:__anon341
interrupt_clear_reg	encode/platform/sysdev/sysdev_pci.c	/^static int interrupt_clear_reg = -1;$/;"	v	file:
interrupt_clear_reg	vdec/platform/sysdev/sysdev_fpga.c	/^static int interrupt_clear_reg = -1;$/;"	v	file:
interrupt_enable_reg	encode/platform/sysdev/sysdev_pci.c	/^static int interrupt_enable_reg = -1;$/;"	v	file:
interrupt_enable_reg	vdec/platform/sysdev/sysdev_fpga.c	/^static int interrupt_enable_reg = -1;$/;"	v	file:
interrupt_status_reg	encode/platform/sysdev/sysdev_pci.c	/^static int interrupt_status_reg = -1;$/;"	v	file:
interrupt_status_reg	vdec/platform/sysdev/sysdev_fpga.c	/^static int interrupt_status_reg = -1;$/;"	v	file:
intra_blocks	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8  intra_blocks;                                 \/\/ 1    bslbf$/;"	m	struct:__anon341
intra_cae	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8  intra_cae;                                    \/\/ 1    bslbf$/;"	m	struct:__anon341
intra_quant_mat	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8   intra_quant_mat[64];     \/\/raster scan order$/;"	m	struct:__anon342
ioctl	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^	IMG_INT32               (*ioctl)(struct imgpci_info *info,	IMG_UINT32 cmd, unsigned long arg);	$/;"	m	struct:imgpci_info
ioctl_lock	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^	spinlock_t				ioctl_lock;$/;"	m	struct:imgpci_info
ion_client	imgvideo/platform/hisi/ion_client.c	/^static struct ion_client *ion_client = NULL;$/;"	v	typeref:struct:ion_client	file:
ion_ops	imgvideo/port_fwrk/libraries/sysmem/ion/code/sysmem_api_km.c	/^static SYSMEM_Ops ion_ops = {$/;"	v	file:
irq	encode/platform/sysdev/sysdev_pci.c	/^	int irq;$/;"	m	struct:imgpci_prvdata	file:
irq	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^	long                    irq;$/;"	m	struct:imgpci_info
irq	vdec/platform/sysdev/sysdev_cedarview.c	/^    int irq;$/;"	m	struct:imgpci_prvdata	file:
irq	vdec/platform/sysdev/sysdev_fpga.c	/^    int irq;$/;"	m	struct:imgpci_prvdata	file:
irq_enabled	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^	unsigned long			irq_enabled;$/;"	m	struct:imgpci_info
irq_flags	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^	unsigned long           irq_flags;$/;"	m	struct:imgpci_info
isrEvent	encode/kernel_device/include/topaz_device.h	/^	IMG_HANDLE	isrEvent;$/;"	m	struct:IMG_COMM_SOCKET_tag
isr_control	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^} isr_control = {$/;"	v	typeref:struct:ISRControl
isrparams	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^	struct imgpci_isrparams	isrparams;$/;"	m	struct:imgpci_info	typeref:struct:imgpci_info::imgpci_isrparams
km_addr	encode/platform/sysdev/sysdev_pci.c	/^		void __iomem *km_addr;$/;"	m	struct:imgpci_prvdata::__anon502	file:
km_addr	vdec/platform/sysdev/sysdev_cedarview.c	/^        void __iomem *km_addr;$/;"	m	struct:imgpci_prvdata::__anon1	file:
km_addr	vdec/platform/sysdev/sysdev_fpga.c	/^        void __iomem *km_addr;$/;"	m	struct:imgpci_prvdata::__anon2	file:
kobj	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^	struct kobject          kobj;$/;"	m	struct:imgpci_mem	typeref:struct:imgpci_mem::kobject
kobj	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	/^    struct kobject  kobj;$/;"	m	struct:pci_mem	typeref:struct:pci_mem::kobject	file:
kref	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^	struct kref kref;$/;"	m	struct:imgpci_class	typeref:struct:imgpci_class::kref	file:
l	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	IMG_UINT32 l;$/;"	m	union:__anon521
l	encode/firmware/topaz_hp/fwlib/include/defs.h	/^  IMG_UINT32 l[2];$/;"	m	union:__anon522
lDeviceItem	imgvideo/secure_media/target/include/target.h	/^    LST_T                     lDeviceItem;          \/\/List of device items$/;"	m	struct:__anon577
lMemorySpaceItem	imgvideo/secure_media/target/include/target.h	/^    LST_T                     lMemorySpaceItem;     \/\/List of memspace items$/;"	m	struct:__anon577
lPdumpCtx	imgvideo/secure_media/target/include/target.h	/^    LST_T                     lPdumpCtx;            \/\/List of pdump contexts only used with test config files$/;"	m	struct:__anon577
last	imgvideo/list_utils/include/lst.h	/^    void **last;$/;"	m	struct:__anon560
length	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^	IMG_UINT32 length;$/;"	m	struct:tag_IMG_FW_INT_DEFINES_TABLE
level_idc	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT8   level_idc;                                  \/\/!< syntax element from bitstream - 8 bit$/;"	m	struct:__anon328
listener	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_drv.c	/^struct listener$/;"	s	file:
lists_modification_present_flag	vdec/firmware/include/hevcfw_data.h	/^        unsigned lists_modification_present_flag : 1;$/;"	m	struct:__anon366::__anon367
local_driver	encode/platform/sysdev/sysdev_arm_goldfish.c	/^static struct platform_driver local_driver = {$/;"	v	typeref:struct:platform_driver	file:
local_driver	encode/platform/sysdev/sysdev_default.c	/^static struct platform_driver local_driver = {$/;"	v	typeref:struct:platform_driver	file:
local_driver	encode/platform/sysdev/sysdev_dt.c	/^static struct platform_driver local_driver = {$/;"	v	typeref:struct:platform_driver	file:
local_driver	encode/platform/sysdev/sysdev_hisi.c	/^static struct platform_driver local_driver = {$/;"	v	typeref:struct:platform_driver	file:
local_driver	vdec/platform/sysdev/sysdev_arm_goldfish.c	/^static struct platform_driver local_driver = {$/;"	v	typeref:struct:platform_driver	file:
local_driver	vdec/platform/sysdev/sysdev_hisi.c	/^static struct platform_driver local_driver = {$/;"	v	typeref:struct:platform_driver	file:
lock	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^    spinlock_t     lock;$/;"	m	struct:s_nestlock	file:
log2_diff_max_min_luma_coding_block_size	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT8 log2_diff_max_min_luma_coding_block_size;$/;"	m	struct:__anon363
log2_diff_max_min_pcm_luma_coding_block_size	vdec/firmware/include/hevcfw_data.h	/^        unsigned log2_diff_max_min_pcm_luma_coding_block_size : 2;$/;"	m	struct:__anon363::__anon364
log2_diff_max_min_transform_block_size	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT8 log2_diff_max_min_transform_block_size;$/;"	m	struct:__anon363
log2_max_frame_num	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT8   log2_max_frame_num;                         \/\/!< syntax element from bitstream - 4+ bit$/;"	m	struct:__anon328
log2_max_pic_order_cnt_lsb	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT8   log2_max_pic_order_cnt_lsb;                 \/\/!< syntax element from bitstream - 4+ bit$/;"	m	struct:__anon328
log2_max_pic_order_cnt_lsb_minus4	vdec/firmware/include/hevcfw_data.h	/^        unsigned log2_max_pic_order_cnt_lsb_minus4 : 4;$/;"	m	struct:__anon363::__anon364
log2_min_luma_coding_block_size_minus3	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT8 log2_min_luma_coding_block_size_minus3;$/;"	m	struct:__anon363
log2_min_pcm_luma_coding_block_size_minus3	vdec/firmware/include/hevcfw_data.h	/^        unsigned log2_min_pcm_luma_coding_block_size_minus3 : 2;$/;"	m	struct:__anon363::__anon364
log2_min_transform_block_size_minus2	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT8 log2_min_transform_block_size_minus2;$/;"	m	struct:__anon363
log2_parallel_merge_level_minus2	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT8 log2_parallel_merge_level_minus2;$/;"	m	struct:__anon366
long_term_ref_pics_present_flag	vdec/firmware/include/hevcfw_data.h	/^        unsigned long_term_ref_pics_present_flag : 1;$/;"	m	struct:__anon363::__anon364
loop_filter_across_tiles_enabled_flag	vdec/firmware/include/hevcfw_data.h	/^        unsigned loop_filter_across_tiles_enabled_flag : 1;$/;"	m	struct:__anon366::__anon367
lst_padding	vdec/apis/vdec/libraries/include/vdec_int.h	/^    SYSBRG_UINT64   lst_padding[2];                         \/*!< Reserved space for LST_LINK link  (allows the structure to be part of a LST).*\/$/;"	m	struct:__anon242
lst_padding	vdec/kernel_device/include/vdecdd.h	/^    SYSBRG_UINT64   lst_padding[2];				\/\/*!< Reserved space for LST_LINK link  (allows the structure to be part of a LST).*\/                                      *\/$/;"	m	struct:__anon5
lst_padding	vdec/kernel_device/include/vdecdd.h	/^    SYSBRG_UINT64   lst_padding[2];				\/\/*!< Reserved space for LST_LINK link  (allows the structure to be part of a LST).*\/$/;"	m	struct:__anon3
lst_padding	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    SYSBRG_UINT64   lst_padding[2];                         \/*!< Reserved space for LST_LINK link  (allows the structure to be part of a LST).*\/$/;"	m	struct:__anon176
lt_ref_pic_poc_lsb_sps	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT16 lt_ref_pic_poc_lsb_sps[HEVCFW_MAX_NUM_LT_REF_PICS];$/;"	m	struct:__anon363
luma_log2_weight_denom	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32			luma_log2_weight_denom;$/;"	m	struct:__anon543
maint	imgvideo/port_fwrk/libraries/sysmem/unified/code/sysmem_api_km.c	/^typedef void (*maint)(struct device *dev, dma_addr_t addr, size_t size, enum dma_data_direction dir);$/;"	t	file:
make_sysbrg_pointer_from_num	imgvideo/include/img_types.h	148;"	d
make_sysbrg_pointer_from_ptr	imgvideo/include/img_types.h	/^static inline sysbrg_user_pointer make_sysbrg_pointer_from_ptr(void *ptr)$/;"	f
map_attr_kset	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^	struct kset 			map_attr_kset;$/;"	m	struct:imgpci_device	typeref:struct:imgpci_device::kset
map_attr_ops	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static struct sysfs_ops map_attr_ops =$/;"	v	typeref:struct:sysfs_ops	file:
map_attr_release	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static void map_attr_release(struct kobject *kobj)$/;"	f	file:
map_attr_show	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static ssize_t map_attr_show(struct kobject *kobj, struct attribute *attr, char *buf)$/;"	f	file:
map_attr_type	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static struct kobj_type map_attr_type =$/;"	v	typeref:struct:kobj_type	file:
map_attrs	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static struct attribute* map_attrs[] =$/;"	v	typeref:struct:attribute	file:
max_dec_frame_buffering	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT8   max_dec_frame_buffering;                    \/\/!< From VUI\/MVC SEI, 0 indicates not set, any actual 0 value will be inferred by the firmware$/;"	m	struct:__anon328
max_kmalloc_size	imgvideo/port_fwrk/include/sysmem_api_km.h	/^static size_t max_kmalloc_size = 8192;	\/\/ arbitrary size boundary: 2 pages$/;"	v
max_num_ref_frames	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT8   max_num_ref_frames;                         \/\/!< syntax element from bitstream - 5 bit$/;"	m	struct:__anon328
max_transform_hierarchy_depth_inter	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT8 max_transform_hierarchy_depth_inter;$/;"	m	struct:__anon363
max_transform_hierarchy_depth_intra	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT8 max_transform_hierarchy_depth_intra;$/;"	m	struct:__anon363
maxmapsizeMB	vdec/platform/sysdev/sysdev_fpga.c	/^static ulong maxmapsizeMB = (sizeof(void*) == 4) ? 256 : 1024;$/;"	v	file:
mb_adaptive_frame_field_flag	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT8   mb_adaptive_frame_field_flag;               \/\/!< syntax element from bitstream - 1 bit$/;"	m	struct:__anon328
mem	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^	struct imgpci_mem       mem[MAX_IMGPCI_MAPS];$/;"	m	struct:imgpci_info	typeref:struct:imgpci_info::imgpci_mem
memId	imgvideo/port_fwrk/include/sysmem_utils.h	/^    SYS_eMemPool memId;$/;"	m	struct:SYSMEM_Heap
memInfo	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^			 sysbrg_user_pointer memInfo;$/;"	m	struct:__anon631::__anon632::__anon638
memInfo	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^                          		 sysbrg_user_pointer memInfo;$/;"	m	struct:__anon631::__anon632::__anon637
memerrinj_config	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_drv.c	/^char *  memerrinj_config = NULL;$/;"	v
memerrinj_dir	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_drv.c	/^char *  memerrinj_dir = "\/tmp";$/;"	v
memmap	encode/platform/sysdev/sysdev_pci.c	/^	} memmap[3];$/;"	m	struct:imgpci_prvdata	typeref:struct:imgpci_prvdata::__anon502	file:
memmap	vdec/platform/sysdev/sysdev_cedarview.c	/^    } memmap[2];$/;"	m	struct:imgpci_prvdata	typeref:struct:imgpci_prvdata::__anon1	file:
memmap	vdec/platform/sysdev/sysdev_fpga.c	/^    } memmap[3];$/;"	m	struct:imgpci_prvdata	typeref:struct:imgpci_prvdata::__anon2	file:
memmappedio_DeviceAttach	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_default.c	/^static IMG_RESULT memmappedio_DeviceAttach($/;"	f	file:
memmappedio_DeviceAttach	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_hisi.c	/^static IMG_RESULT memmappedio_DeviceAttach($/;"	f	file:
meta	encode/kernel_device/include/apiinternal.h	/^	video_metadata_t meta;$/;"	m	struct:__anon507
metadataBufferType	encode/kernel_device/include/apiinternal.h	/^    int metadataBufferType;$/;"	m	struct:__anon506
minor	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^	IMG_INT32    			minor;$/;"	m	struct:imgpci_device
mmu_Callback	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^static IMG_RESULT mmu_Callback($/;"	f	file:
mmu_DevMemContextCreate	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^static IMG_RESULT mmu_DevMemContextCreate($/;"	f	file:
mmu_ErrorOutput	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^IMG_VOID mmu_ErrorOutput(IMG_UINT32 ui32MMUId, IMG_UINT64 ui64VirtAddr)$/;"	f
mmu_GetContext	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^MMU_sContextCB* mmu_GetContext(IMG_UINT32 ui32MMUId)$/;"	f
mmu_GetPCEntry	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^IMG_UINT32 mmu_GetPCEntry(IMG_UINT32 ui32MMUId, IMG_UINT64 ui64VirtAddr, IMG_PUINT64 pui64PCEntry)$/;"	f
mmu_GetPageDirEntry	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^IMG_UINT32 mmu_GetPageDirEntry(IMG_UINT32 ui32MMUId, IMG_UINT64 ui64VirtAddr, IMG_UINT64 ui64PCEntry, IMG_PUINT64 pui64PageDirEntry)$/;"	f
mmu_GetPageSize	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^IMG_UINT32 mmu_GetPageSize ($/;"	f
mmu_GetPageSizeId	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^IMG_INT32 mmu_GetPageSizeId ($/;"	f
mmu_GetPageTableEntry	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^IMG_UINT32 mmu_GetPageTableEntry(IMG_UINT32 ui32MMUId, IMG_UINT64 ui64VirtAddr, IMG_UINT64 ui64PDEntry, IMG_PUINT64 pui64PageTableEntry)$/;"	f
mmu_GetTileRegion	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^IMG_INT32 mmu_GetTileRegion($/;"	f
mmu_Malloc	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^static IMG_RESULT mmu_Malloc($/;"	f	file:
mmu_PrintTable	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^IMG_VOID mmu_PrintTable(IMG_UINT32 ui32MMUId, IMG_UINT64 ui64PhysAddr, IMG_UINT32 ui32PageSize, IMG_UINT32 ui32EntrySize, FILE* hErrorFile)$/;"	f
mode	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	} mode;$/;"	m	struct:__anon535	typeref:union:__anon535::__anon536
module_irq	encode/platform/sysdev/sysdev_arm_goldfish.c	/^static int module_irq = -1;$/;"	v	file:
module_irq	encode/platform/sysdev/sysdev_default.c	/^static int module_irq = -1;$/;"	v	file:
module_irq	encode/platform/sysdev/sysdev_dt.c	/^static int module_irq = -1;$/;"	v	file:
module_irq	encode/platform/sysdev/sysdev_hisi.c	/^static int module_irq = -1;$/;"	v	file:
module_irq	vdec/platform/sysdev/sysdev_arm_goldfish.c	/^static int module_irq = -1;$/;"	v	file:
module_irq	vdec/platform/sysdev/sysdev_hisi.c	/^static int module_irq = -1;$/;"	v	file:
module_reg_base	encode/platform/sysdev/sysdev_arm_goldfish.c	/^static IMG_PHYSADDR module_reg_base = 0;$/;"	v	file:
module_reg_base	encode/platform/sysdev/sysdev_default.c	/^static IMG_PHYSADDR module_reg_base = 0;$/;"	v	file:
module_reg_base	encode/platform/sysdev/sysdev_dt.c	/^static IMG_PHYSADDR module_reg_base = 0;$/;"	v	file:
module_reg_base	encode/platform/sysdev/sysdev_hisi.c	/^static IMG_PHYSADDR module_reg_base = 0;$/;"	v	file:
module_reg_size	encode/platform/sysdev/sysdev_arm_goldfish.c	/^static unsigned int module_reg_size = 0;$/;"	v	file:
module_reg_size	encode/platform/sysdev/sysdev_default.c	/^static unsigned int module_reg_size = 0;$/;"	v	file:
module_reg_size	encode/platform/sysdev/sysdev_dt.c	/^static unsigned int module_reg_size = 0;$/;"	v	file:
module_reg_size	encode/platform/sysdev/sysdev_hisi.c	/^static unsigned int module_reg_size = 0;$/;"	v	file:
motion_compensation_complexity_disable	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8  motion_compensation_complexity_disable;       \/\/ 1    bslbf$/;"	m	struct:__anon341
msg_eCmdId	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^                          		 MTX_CMD_ID msg_eCmdId;$/;"	m	struct:__anon700::__anon701::__anon706
msg_pCommandDataBuf	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^                          		 sysbrg_user_pointer msg_pCommandDataBuf;$/;"	m	struct:__anon700::__anon701::__anon706
msg_ui32Data	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^                          		 IMG_UINT32 msg_ui32Data;$/;"	m	struct:__anon700::__anon701::__anon706
msvdx_CheckInterruptFunc	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^msvdx_CheckInterruptFunc($/;"	f	file:
msvdx_CoreReset	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^msvdx_CoreReset($/;"	f	file:
msvdx_DumpRegSpace	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^msvdx_DumpRegSpace($/;"	f	file:
msvdx_GetCoreInit	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^msvdx_GetCoreInit($/;"	f	file:
msvdx_GetCoreProperties	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^msvdx_GetCoreProperties($/;"	f	file:
msvdx_GetProfile	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^msvdx_GetProfile($/;"	f	file:
msvdx_Poll	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^msvdx_Poll($/;"	f	file:
msvdx_PollPdump	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^msvdx_PollPdump($/;"	f	file:
msvdx_RtmWriteRead	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^msvdx_RtmWriteRead($/;"	f	file:
msvdx_SetMTXBreakTrap	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^msvdx_SetMTXBreakTrap($/;"	f	file:
msvdxio_AddTransferBlock	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^msvdxio_AddTransferBlock($/;"	f	file:
msvdxio_AuthenticateFirmware	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^msvdxio_AuthenticateFirmware($/;"	f	file:
msvdxio_DMAMTX	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^msvdxio_DMAMTX($/;"	f	file:
msvdxio_GetCommonFunctions	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^msvdxio_GetCommonFunctions($/;"	f	file:
msvdxio_MTXFillStack	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^msvdxio_MTXFillStack($/;"	f	file:
msvdxio_MTXGetRamInfo	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^msvdxio_MTXGetRamInfo($/;"	f	file:
msvdxio_MTXReadWords	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^msvdxio_MTXReadWords($/;"	f	file:
msvdxio_MTXWriteWords	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^msvdxio_MTXWriteWords($/;"	f	file:
msvdxio_PackFwPsrInfo	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^msvdxio_PackFwPsrInfo($/;"	f	file:
msvdxio_PrepareFirmware	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^msvdxio_PrepareFirmware($/;"	f	file:
msvdxio_WaitForMTX	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^msvdxio_WaitForMTX($/;"	f	file:
msvdxio_startDMA	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^msvdxio_startDMA($/;"	f	file:
mtx_dmacTransfer	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	/^mtx_dmacTransfer($/;"	f
mtx_getMTXControlFromDash	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	/^mtx_getMTXControlFromDash($/;"	f	file:
mtx_readCoreReg	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	/^mtx_readCoreReg($/;"	f	file:
mtx_readCoreReg	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^mtx_readCoreReg($/;"	f	file:
mtx_regIfUpload	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	/^mtx_regIfUpload($/;"	f	file:
mtx_releaseMTXControlFromDash	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	/^mtx_releaseMTXControlFromDash($/;"	f
mtx_selectFirmwareBuild	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	/^mtx_selectFirmwareBuild($/;"	f	file:
mtx_setTarget	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	/^mtx_setTarget($/;"	f
mtx_uploadfw	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	/^mtx_uploadfw($/;"	f	file:
mtx_writeCoreReg	encode/kernel_device/libraries/topaz_hp/code/MTX_FwIF.c	/^mtx_writeCoreReg($/;"	f	file:
mtxio_commsAreaGet	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	/^mtxio_commsAreaGet($/;"	f	file:
mtxio_commsAreaSet	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	/^mtxio_commsAreaSet($/;"	f	file:
mtxio_commsReadWords	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	/^mtxio_commsReadWords($/;"	f	file:
mtxio_commsWriteWords	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	/^mtxio_commsWriteWords($/;"	f	file:
mtxio_copyMessageData	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	/^mtxio_copyMessageData($/;"	f	file:
mtxio_fnTimer	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	/^mtxio_fnTimer($/;"	f	file:
mtxio_waitForCommsSpace	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.c	/^mtxio_waitForCommsSpace($/;"	f	file:
nU	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	IMG_INT32	nY, nU, nV;$/;"	m	struct:tagYUV_COLOUR
nU	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	IMG_INT32	nY, nU, nV;$/;"	m	struct:tagYUV_TAGGED_COLOUR
nV	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	IMG_INT32	nY, nU, nV;$/;"	m	struct:tagYUV_COLOUR
nV	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	IMG_INT32	nY, nU, nV;$/;"	m	struct:tagYUV_TAGGED_COLOUR
nY	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	IMG_INT32	nY, nU, nV;$/;"	m	struct:tagYUV_COLOUR
nY	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	IMG_INT32	nY, nU, nV;$/;"	m	struct:tagYUV_TAGGED_COLOUR
name	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^	IMG_CHAR *				name;$/;"	m	struct:imgpci_info
name	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^                          		 sysbrg_user_pointer name;$/;"	m	struct:__anon700::__anon701::__anon709
names	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^	IMG_CHAR** names;$/;"	m	struct:tag_IMG_FW_INT_DEFINES_TABLE
namespace	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^	char *namespace;$/;"	m	struct:register_info	file:
nestlock_init	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^static void nestlock_init($/;"	f	file:
nestlock_t	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^} nestlock_t;$/;"	t	typeref:struct:s_nestlock	file:
newpred_enable	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8   newpred_enable;$/;"	m	struct:__anon342
next	imgvideo/list_utils/include/tre.h	/^    void *next;$/;"	m	struct:TRE_linkage_tag
next	vdec/firmware/include/vp6fw_data.h	/^    int next;$/;"	m	struct:__anon269
no_of_sprite_warping_points	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8   no_of_sprite_warping_points;$/;"	m	struct:__anon342
no_update	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8  no_update;                                    \/\/ 1    bslbf$/;"	m	struct:__anon341
nonintra_quant_mat	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8   nonintra_quant_mat[64];  \/\/raster scan order$/;"	m	struct:__anon342
not_coded_blocks	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8  not_coded_blocks;                             \/\/ 1    bslbf$/;"	m	struct:__anon341
npages	imgvideo/port_fwrk/libraries/sysmem/devif/code/sysmem_api_km.c	/^    IMG_UINT32   npages;$/;"	m	struct:priv_params	file:
npm	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8  npm;                                          \/\/ 1    bslbf$/;"	m	struct:__anon341
null_device	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	/^static SYSDEVU_sInfo null_device = {IMG_NULL, SYS_DEVICE("NULL", NULL, IMG_FALSE)};$/;"	v	file:
nullkm_fnDevConnect	vdec/kernel_device/libraries/null/code/null_device_km.c	/^static IMG_RESULT nullkm_fnDevConnect ($/;"	f	file:
nullkm_fnDevDeinit	vdec/kernel_device/libraries/null/code/null_device_km.c	/^static IMG_VOID nullkm_fnDevDeinit ($/;"	f	file:
nullkm_fnDevDisconnect	vdec/kernel_device/libraries/null/code/null_device_km.c	/^static IMG_RESULT nullkm_fnDevDisconnect ($/;"	f	file:
nullkm_fnDevInit	vdec/kernel_device/libraries/null/code/null_device_km.c	/^static IMG_RESULT nullkm_fnDevInit ($/;"	f	file:
num_extra_slice_header_bits	vdec/firmware/include/hevcfw_data.h	/^        unsigned num_extra_slice_header_bits : 3;$/;"	m	struct:__anon363::__anon364
num_extra_slice_header_bits	vdec/firmware/include/hevcfw_data.h	/^        unsigned num_extra_slice_header_bits : 3;$/;"	m	struct:__anon366::__anon367
num_long_term_ref_pics_sps	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT8 num_long_term_ref_pics_sps;$/;"	m	struct:__anon363
num_ref_frames_in_pic_order_cnt_cycle	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT8   num_ref_frames_in_pic_order_cnt_cycle;      \/\/!< syntax element from bitstream - 8 bit$/;"	m	struct:__anon328
num_ref_idx_l0_default_active_minus1	vdec/firmware/include/hevcfw_data.h	/^        unsigned num_ref_idx_l0_default_active_minus1 : 4;$/;"	m	struct:__anon366::__anon367
num_ref_idx_l1_default_active_minus1	vdec/firmware/include/hevcfw_data.h	/^        unsigned num_ref_idx_l1_default_active_minus1 : 4;$/;"	m	struct:__anon366::__anon367
num_ref_lX_active_minus1	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT8   num_ref_lX_active_minus1[H264FW_MAX_REFPIC_LISTS]; \/\/!< syntax element from bitstream - 5 bit each$/;"	m	struct:__anon330
num_reorder_frames	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT8   num_reorder_frames;                         \/\/!< From VUI information$/;"	m	struct:__anon328
num_short_term_ref_pic_sets	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT8 num_short_term_ref_pic_sets;$/;"	m	struct:__anon363
num_slice_groups_minus1	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT8   num_slice_groups_minus1;                    \/\/!< syntax element from bitstream - 3 bit$/;"	m	struct:__anon330
num_tile_columns_minus1	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT8 num_tile_columns_minus1;$/;"	m	struct:__anon366
num_tile_rows_minus1	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT8 num_tile_rows_minus1;$/;"	m	struct:__anon366
obj-y	encode/Makefile	/^obj-y := topazkm.o$/;"	m
obj-y	imgvideo/Makefile	/^obj-y := imgvideo.o$/;"	m
obj-y	vdec/Makefile	/^obj-y := vdecdd.o$/;"	m
obmc_disable	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8   obmc_disable;$/;"	m	struct:__anon342
offset	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_INT32			offset[3][2];$/;"	m	struct:__anon543
offset	encode/kernel_device/include/apiinternal.h	/^    int offset;$/;"	m	struct:__anon506
offset	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^	int offset;$/;"	m	struct:register_info	file:
offset	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^	unsigned long	offset;$/;"	m	struct:imgpci_memref
offset_for_non_ref_pic	vdec/firmware/include/h264fw_data.h	/^    IMG_INT32   offset_for_non_ref_pic;                     \/\/!< syntax element from bitstream - 32 bit$/;"	m	struct:__anon328
offset_for_ref_frame	vdec/firmware/include/h264fw_data.h	/^    IMG_INT32   offset_for_ref_frame[H264FW_MAX_CYCLE_REF_FRAMES];\/\/!< syntax element from bitstream - 32 bit each$/;"	m	struct:__anon328
offset_for_top_to_bottom_field	vdec/firmware/include/h264fw_data.h	/^    IMG_INT32   offset_for_top_to_bottom_field;             \/\/!< syntax element from bitstream - 32 bit$/;"	m	struct:__anon328
oldProt_s	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^static pgprot_t oldProt_s;$/;"	v	file:
opaque	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8  opaque;                                       \/\/ 1    bslbf$/;"	m	struct:__anon341
open_callback	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^    debug_open_callback_t  open_callback;$/;"	m	struct:__anon620	file:
open_lock	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_drv.c	/^    struct mutex       open_lock;$/;"	m	struct:sysbrg_device	typeref:struct:sysbrg_device::mutex	file:
ops	imgvideo/port_fwrk/include/sysdev_utils.h	/^	struct SYSDEV_ops		*ops;$/;"	m	struct:SYSDEVU_sInfo	typeref:struct:SYSDEVU_sInfo::SYSDEV_ops
ops	imgvideo/port_fwrk/include/sysmem_utils.h	/^    SYSMEM_Ops *ops;$/;"	m	struct:SYSMEM_Heap
other	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^		} other;$/;"	m	union:__anon535::__anon536	typeref:struct:__anon535::__anon536::__anon538
output_flag_present_flag	vdec/firmware/include/hevcfw_data.h	/^        unsigned output_flag_present_flag : 1;$/;"	m	struct:__anon366::__anon367
owner	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^	struct module			*owner;$/;"	m	struct:imgpci_device	typeref:struct:imgpci_device::module
pAUDHeaderMem	encode/kernel_device/include/apiinternal.h	/^	struct MEMORY_INFO_TAG* pAUDHeaderMem;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT	typeref:struct:tag_IMG_VIDEO_CONTEXT::MEMORY_INFO_TAG
pBuffer	encode/kernel_device/include/apiinternal.h	/^	void *pBuffer;$/;"	m	struct:__anon507
pCallbackParameter	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_VOID *              pCallbackParameter;          \/*!< PClient callback data                                     *\/$/;"	m	struct:__anon812	file:
pCommandDataBuf	encode/kernel_device/include/apiinternal.h	/^	MEMORY_INFO		* pCommandDataBuf;$/;"	m	struct:__anon503
pCommandDataBuf	encode/kernel_device/include/apiinternal.h	/^	MEMORY_INFO * pCommandDataBuf;$/;"	m	struct:__anon504
pDataInfo	encode/kernel_device/include/apiinternal.h	/^	MEMORY_INFO *	pDataInfo;		\/\/!< Data section$/;"	m	struct:tag_HIGH_CMD_FIFO_ELEMENT
pDefaultFormat	imgvideo/imglib/libraries/pixelapi/code/pixel_api.c	/^static PIXEL_sPixelInfo *pDefaultFormat = NULL;$/;"	v	file:
pDeviceInterface	imgvideo/secure_media/target/include/target.h	/^    IMG_VOID *                     pDeviceInterface;  \/\/Pointer to Device Interface Class$/;"	m	struct:TARGET_sDeviceIp_tag
pDeviceInterface	imgvideo/secure_media/target/include/target.h	/^    IMG_VOID *                     pDeviceInterface;  \/\/Pointer to Device Interface Class$/;"	m	struct:TARGET_sDirectIF_tag
pFirstPassOutBestMultipassParamAddr	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		pFirstPassOutBestMultipassParamAddr[MAX_SOURCE_SLOTS_SL];	\/\/!< Selectable Output Best MV Parameters data of the First Pass$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
pFirstPassOutParamAddr	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		pFirstPassOutParamAddr[MAX_SOURCE_SLOTS_SL];				\/\/!< Output Parameters of the First Pass$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
pFlatGopStruct	encode/kernel_device/include/apiinternal.h	/^	struct MEMORY_INFO_TAG* pFlatGopStruct;                          	\/\/!< Flat MiniGop structure$/;"	m	struct:tag_IMG_VIDEO_CONTEXT	typeref:struct:tag_IMG_VIDEO_CONTEXT::MEMORY_INFO_TAG
pHierarGopStruct	encode/kernel_device/include/apiinternal.h	/^	struct MEMORY_INFO_TAG* pHierarGopStruct;                           \/\/!< Hierarchical MiniGop structure$/;"	m	struct:tag_IMG_VIDEO_CONTEXT	typeref:struct:tag_IMG_VIDEO_CONTEXT::MEMORY_INFO_TAG
pLtRefHeader	encode/kernel_device/include/apiinternal.h	/^	struct MEMORY_INFO_TAG* pLtRefHeader[MAX_SOURCE_SLOTS_SL];$/;"	m	struct:tag_IMG_VIDEO_CONTEXT	typeref:struct:tag_IMG_VIDEO_CONTEXT::MEMORY_INFO_TAG
pMBCtrlInParamsAddr	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		pMBCtrlInParamsAddr[MAX_SOURCE_SLOTS_SL];					\/\/!< Input Parameters to the second pass$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
pMVSettingsBTable	encode/kernel_device/include/apiinternal.h	/^	struct MEMORY_INFO_TAG* pMVSettingsBTable;						\/\/!< three colocated vector stores (2 input and 1 output)$/;"	m	struct:tag_IMG_VIDEO_CONTEXT	typeref:struct:tag_IMG_VIDEO_CONTEXT::MEMORY_INFO_TAG
pMVSettingsHierarchical	encode/kernel_device/include/apiinternal.h	/^	struct MEMORY_INFO_TAG* pMVSettingsHierarchical;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT	typeref:struct:tag_IMG_VIDEO_CONTEXT::MEMORY_INFO_TAG
pMemInfo	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	struct MEMORY_INFO_TAG *	pMemInfo;				\/\/!< Pointer to the memory handle for the buffer$/;"	m	struct:__anon514	typeref:struct:__anon514::MEMORY_INFO_TAG
pMemInfo	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^			 sysbrg_user_pointer pMemInfo;$/;"	m	struct:__anon631::__anon632::__anon636
pMemoryInfo	encode/kernel_device/include/apiinternal.h	/^	MEMORY_INFO *pMemoryInfo;$/;"	m	struct:__anon508
pMemoryInfo	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^			 sysbrg_user_pointer pMemoryInfo;$/;"	m	struct:__anon631::__anon632::__anon639
pMsg	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^                          		 sysbrg_user_pointer pMsg;$/;"	m	struct:__anon700::__anon701::__anon707
pPrivate	imgvideo/port_fwrk/include/sysdev_utils.h	/^	IMG_VOID *pPrivate;$/;"	m	struct:SYSDEVU_sInfo
pSEIBufferingPeriodHeaderMem	encode/kernel_device/include/apiinternal.h	/^	struct MEMORY_INFO_TAG* pSEIBufferingPeriodHeaderMem;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT	typeref:struct:tag_IMG_VIDEO_CONTEXT::MEMORY_INFO_TAG
pSEIBufferingPeriodTemplate	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		pSEIBufferingPeriodTemplate;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
pSEIPictureTimingHeaderMem	encode/kernel_device/include/apiinternal.h	/^	struct MEMORY_INFO_TAG* pSEIPictureTimingHeaderMem;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT	typeref:struct:tag_IMG_VIDEO_CONTEXT::MEMORY_INFO_TAG
pSEIPictureTimingTemplate	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		pSEIPictureTimingTemplate;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
pSeqHeaderMem	encode/kernel_device/include/apiinternal.h	/^	struct MEMORY_INFO_TAG* pSeqHeaderMem;                          \/\/!< Partially coded Sequence header$/;"	m	struct:tag_IMG_VIDEO_CONTEXT	typeref:struct:tag_IMG_VIDEO_CONTEXT::MEMORY_INFO_TAG
pSubSetSeqHeaderMem	encode/kernel_device/include/apiinternal.h	/^	struct MEMORY_INFO_TAG* pSubSetSeqHeaderMem;                    \/\/!< Partially coded Subset sequence header for H264 mvc$/;"	m	struct:tag_IMG_VIDEO_CONTEXT	typeref:struct:tag_IMG_VIDEO_CONTEXT::MEMORY_INFO_TAG
pSysMem	imgvideo/port_fwrk/include/sysbrg_utils.h	/^  SYSMEMU_sPages *              pSysMem;        \/\/!< Pointer to associated sysmem struct$/;"	m	struct:__anon599
p_flush_tlb_mm	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^static void (*p_flush_tlb_mm)(struct mm_struct *mm);$/;"	v	file:
p_flush_tlb_mm_range	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^static void (*p_flush_tlb_mm_range)(struct mm_struct *mm, unsigned long start,$/;"	v	file:
paCodedBuffer	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_CODED_BUFFER *paCodedBuffer[MAX_CODED_BUFFERS_PER_PACKAGE]; \/\/ Array of pointers to buffers$/;"	m	struct:__anon516
paCpuPhysAddr	imgvideo/port_fwrk/include/sysbrg_utils.h	/^  IMG_PHYSADDR                    paCpuPhysAddr;  \/\/!< The Cpu Physical address$/;"	m	struct:__anon599
paCpuPhysAddrMemBase	imgvideo/port_fwrk/libraries/sysdev/linux/code/sysdev_api_km.c	/^    IMG_PHYSADDR paCpuPhysAddrMemBase;  \/\/!< CPU physical address of device memory$/;"	m	struct:__anon610	file:
paPhysMemBase	imgvideo/port_fwrk/include/sysdev_utils.h	/^	IMG_PHYSADDR			paPhysMemBase;$/;"	m	struct:SYSDEVU_sInfo
paPhysMemory	imgvideo/port_fwrk/libraries/sysdev/generic/code/sysdev_api_km.c	/^	IMG_PHYSADDR		paPhysMemory;					\/*!< Pointer to Physical Memory	*\/$/;"	m	struct:__anon609	file:
paPhysRegBase	imgvideo/port_fwrk/include/sysdev_utils.h	/^	IMG_PHYSADDR 			paPhysRegBase;	\/\/!< A pointer to the device registers physical address (or mappable to user mode) - IMG_NULL if not defined$/;"	m	struct:SYSDEVU_sInfo
paPhysRegBase	vdec/secure_media/secure_img/libraries/device_interface/include/secure_device.h	/^	IMG_PHYSADDR 		        paPhysRegBase;	    \/\/!< A pointer to the device registers physical address (or mappable to user mode) - IMG_NULL if not defined$/;"	m	struct:__anon190
padding	imgvideo/include/img_types.h	/^    SYSBRG_UINT64 padding;$/;"	m	union:sysbrg_user_pointer_struct
paddr_to_devpaddr	encode/platform/sysdev/sysdev_default.c	/^static IMG_PHYSADDR paddr_to_devpaddr(struct SYSDEVU_sInfo *sysdev, IMG_PHYSADDR paddr) {$/;"	f	file:
paddr_to_devpaddr	encode/platform/sysdev/sysdev_pci.c	/^static IMG_PHYSADDR paddr_to_devpaddr(struct SYSDEVU_sInfo *sysdev, IMG_PHYSADDR paddr) {$/;"	f	file:
paddr_to_devpaddr	imgvideo/port_fwrk/include/sysdev_utils.h	/^	IMG_PHYSADDR (*paddr_to_devpaddr)(struct SYSDEVU_sInfo *, IMG_PHYSADDR  paCpuPAddr);$/;"	m	struct:SYSDEV_ops
paddr_to_devpaddr	imgvideo/port_fwrk/libraries/sysdev/utils1/devif/code/sysdev_utils1.c	/^static IMG_PHYSADDR paddr_to_devpaddr(struct SYSDEVU_sInfo *psSysDev, IMG_PHYSADDR paCpuPAddr) {$/;"	f	file:
paddr_to_devpaddr	vdec/platform/sysdev/sysdev_fpga.c	/^static IMG_PHYSADDR paddr_to_devpaddr(struct SYSDEVU_sInfo *sysdev, IMG_PHYSADDR paddr) {$/;"	f	file:
pahMemSpace	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^    IMG_HANDLE            * pahMemSpace;                \/*!< Array of mem spaces handles            *\/$/;"	m	struct:__anon165
palloc_GetIONPages	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc_ion.c	/^IMG_RESULT palloc_GetIONPages(SYS_eMemPool eMemPool, int buff_fd, IMG_UINT uiSize,$/;"	f
palloc_ReleaseIONBuf	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc_ion.c	/^IMG_RESULT palloc_ReleaseIONBuf(IMG_HANDLE hBuf, IMG_PVOID pvKernAddr)$/;"	f
palloc_fnCompAttach	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^static IMG_RESULT palloc_fnCompAttach($/;"	f	file:
palloc_fnCompConnect	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^static IMG_RESULT palloc_fnCompConnect ($/;"	f	file:
palloc_fnCompDisconnect	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^static IMG_RESULT palloc_fnCompDisconnect ($/;"	f	file:
palloc_fnFree	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^static IMG_VOID palloc_fnFree($/;"	f	file:
pallockm_AndroidAshMemImport	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^static IMG_RESULT pallockm_AndroidAshMemImport($/;"	f	file:
pallockm_AndroidNativeFree	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^static IMG_RESULT pallockm_AndroidNativeFree($/;"	f	file:
pallockm_AndroidNativeImport	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^static IMG_RESULT pallockm_AndroidNativeImport($/;"	f	file:
pallockm_DMABUFFree	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^static IMG_RESULT pallockm_DMABUFFree($/;"	f	file:
pallockm_DMABUFImport	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^static IMG_RESULT pallockm_DMABUFImport($/;"	f	file:
pallockm_UserAllocFree	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^static IMG_RESULT pallockm_UserAllocFree($/;"	f	file:
pallockm_UserAllocImport	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^static IMG_RESULT pallockm_UserAllocImport($/;"	f	file:
pallockm_free	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^typedef IMG_RESULT (*pallockm_free)(PALLOC_sKmAlloc *psKmAlloc, IMG_UINT numPages);$/;"	t	file:
pallockm_import	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^typedef IMG_RESULT (*pallockm_import)($/;"	t	file:
pallockm_importer	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^} pallockm_importer;$/;"	t	typeref:struct:__anon831	file:
pallockm_importers	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^static pallockm_importer *pallockm_importers[PALLOC_IMPORTBUFTYPE_MAX] = {$/;"	v	file:
parent	imgvideo/list_utils/include/tre.h	/^    void *parent;$/;"	m	struct:TRE_linkage_tag
pasDevMemHeap	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    TALMMU_sDevMemHeap *     pasDevMemHeap[TALMMU_MAX_DEVICE_HEAPS]; \/\/!< Array of heap pointers$/;"	m	struct:__anon813	file:
pasDevMemHeap	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    TALMMU_sDevMemHeap *    pasDevMemHeap[TALMMU_MAX_DEVICE_HEAPS]; \/*!< Array of heap pointers                         *\/$/;"	m	struct:__anon812	file:
pasDevices	imgvideo/secure_media/target/include/target.h	/^    TARGET_sDevice *          pasDevices;$/;"	m	struct:__anon577
pasGencBuffers	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_sDdBufMapInfo  * pasGencBuffers[4];    \/*!< GENC buffers *\/$/;"	m	struct:__anon47
pasGencBuffers	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_sDdBufMapInfo *pasGencBuffers[4];    \/*!< GENC buffers *\/$/;"	m	struct:__anon46
pasMemSpces	imgvideo/secure_media/target/include/target.h	/^    TARGET_sMemorySpace *     pasMemSpces;$/;"	m	struct:__anon577
pasPageTable	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    TALMMU_sPageTable **     pasPageTable;        \/*!< Pointer to an array of page table structures.                         *\/$/;"	m	struct:TALMMU_tag_sDevMemHeap	file:
paui8HorizChroma	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^    IMG_UINT8       (*paui8HorizChroma)[16];$/;"	m	struct:__anon94
paui8HorizLuma	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^    IMG_UINT8       (*paui8HorizLuma)[16];$/;"	m	struct:__anon94
paui8VertChroma	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^    IMG_UINT8       (*paui8VertChroma)[16];$/;"	m	struct:__anon94
paui8VertLuma	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^    IMG_UINT8       (*paui8VertLuma)[16];$/;"	m	struct:__anon94
pbSupported	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^                          		 sysbrg_user_pointer pbSupported;$/;"	m	struct:__anon657::__anon658::__anon659
pcBuffer	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^                          		 sysbrg_user_pointer pcBuffer;$/;"	m	struct:__anon631::__anon632::__anon639
pci_DisableInterrupts	vdec/platform/sysdev/sysdev_cedarview.c	/^static IMG_VOID pci_DisableInterrupts($/;"	f	file:
pci_EnableInterrupts	vdec/platform/sysdev/sysdev_cedarview.c	/^static IMG_RESULT pci_EnableInterrupts($/;"	f	file:
pci_IrqHandler	vdec/platform/sysdev/sysdev_cedarview.c	/^static irqreturn_t pci_IrqHandler($/;"	f	file:
pci_PciManualProbe	vdec/platform/sysdev/sysdev_cedarview.c	/^static int pci_PciManualProbe ($/;"	f	file:
pci_PciProbeCb	vdec/platform/sysdev/sysdev_cedarview.c	/^static int pci_PciProbeCb ($/;"	f	file:
pci_PciRemoveCb	vdec/platform/sysdev/sysdev_cedarview.c	/^static void pci_PciRemoveCb($/;"	f	file:
pci_dev	encode/platform/sysdev/sysdev_pci.c	/^	struct pci_dev *pci_dev;$/;"	m	struct:img_pci_driver	typeref:struct:img_pci_driver::pci_dev	file:
pci_dev	encode/platform/sysdev/sysdev_pci.c	/^	struct pci_dev *pci_dev;$/;"	m	struct:imgpci_prvdata	typeref:struct:imgpci_prvdata::pci_dev	file:
pci_dev	vdec/platform/sysdev/sysdev_cedarview.c	/^    struct pci_dev *pci_dev;$/;"	m	struct:img_pci_driver	typeref:struct:img_pci_driver::pci_dev	file:
pci_dev	vdec/platform/sysdev/sysdev_cedarview.c	/^    struct pci_dev *pci_dev;$/;"	m	struct:imgpci_prvdata	typeref:struct:imgpci_prvdata::pci_dev	file:
pci_dev	vdec/platform/sysdev/sysdev_fpga.c	/^    struct pci_dev *pci_dev;$/;"	m	struct:img_pci_driver	typeref:struct:img_pci_driver::pci_dev	file:
pci_dev	vdec/platform/sysdev/sysdev_fpga.c	/^    struct pci_dev *pci_dev;$/;"	m	struct:imgpci_prvdata	typeref:struct:imgpci_prvdata::pci_dev	file:
pci_driver	encode/platform/sysdev/sysdev_pci.c	/^	struct pci_driver pci_driver;$/;"	m	struct:img_pci_driver	typeref:struct:img_pci_driver::pci_driver	file:
pci_driver	vdec/platform/sysdev/sysdev_cedarview.c	/^    struct pci_driver pci_driver;$/;"	m	struct:img_pci_driver	typeref:struct:img_pci_driver::pci_driver	file:
pci_driver	vdec/platform/sysdev/sysdev_fpga.c	/^    struct pci_driver pci_driver;$/;"	m	struct:img_pci_driver	typeref:struct:img_pci_driver::pci_driver	file:
pci_freedev	encode/platform/sysdev/sysdev_pci.c	/^static void pci_freedev(SYSDEVU_sInfo *dev)$/;"	f	file:
pci_isrcb	encode/platform/sysdev/sysdev_pci.c	/^static irqreturn_t pci_isrcb(int irq, void *dev_id$/;"	f	file:
pci_isrcb	vdec/platform/sysdev/sysdev_fpga.c	/^static irqreturn_t pci_isrcb($/;"	f	file:
pci_mem	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	/^struct pci_mem$/;"	s	file:
pci_pci_ids	encode/platform/sysdev/sysdev_pci.c	/^static DEFINE_PCI_DEVICE_TABLE(pci_pci_ids) =$/;"	v	file:
pci_pci_ids	vdec/platform/sysdev/sysdev_cedarview.c	/^static struct pci_device_id pci_pci_ids[] =$/;"	v	typeref:struct:pci_device_id	file:
pci_pci_ids	vdec/platform/sysdev/sysdev_fpga.c	/^static DEFINE_PCI_DEVICE_TABLE(pci_pci_ids) =$/;"	v	file:
pciio_DeviceAttach	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	/^static IMG_RESULT pciio_DeviceAttach($/;"	f	file:
pciio_PciDetectDevice	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	/^static IMG_RESULT pciio_PciDetectDevice(SECDEV_eMapArea eArea)$/;"	f	file:
pciio_RemapResources	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	/^static IMG_VOID * pciio_RemapResources(IMG_VOID *dev, IMG_UINT32 ui32Bar)$/;"	f	file:
pciio_UnmapResources	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	/^static IMG_VOID pciio_UnmapResources(IMG_UINT32 ui32Bar)$/;"	f	file:
pciprobe_func	encode/platform/sysdev/sysdev_pci.c	/^static int pciprobe_func(struct pci_dev *dev, const struct pci_device_id *id) {$/;"	f	file:
pciprobe_func	vdec/platform/sysdev/sysdev_fpga.c	/^static int pciprobe_func($/;"	f	file:
pciremove_func	encode/platform/sysdev/sysdev_pci.c	/^static void pciremove_func(struct pci_dev *dev) {$/;"	f	file:
pciremove_func	vdec/platform/sysdev/sysdev_fpga.c	/^static void pciremove_func($/;"	f	file:
pcm_enabled_flag	vdec/firmware/include/hevcfw_data.h	/^        unsigned pcm_enabled_flag : 1;$/;"	m	struct:__anon363::__anon364
pcm_loop_filter_disabled_flag	vdec/firmware/include/hevcfw_data.h	/^        unsigned pcm_loop_filter_disabled_flag : 1;$/;"	m	struct:__anon363::__anon364
pcm_sample_bit_depth_chroma_minus1	vdec/firmware/include/hevcfw_data.h	/^        unsigned pcm_sample_bit_depth_chroma_minus1 : 4;$/;"	m	struct:__anon363::__anon364
pcm_sample_bit_depth_luma_minus1	vdec/firmware/include/hevcfw_data.h	/^        unsigned pcm_sample_bit_depth_luma_minus1 : 4;$/;"	m	struct:__anon363::__anon364
peType	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^                          		 sysbrg_user_pointer peType;$/;"	m	struct:__anon733::__anon734::__anon736
peType	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^                          		 sysbrg_user_pointer peType;$/;"	m	struct:__anon733::__anon734::__anon739
perflog_Buffer	imgvideo/port_fwrk/libraries/perflog/linux/code/perflog_api.c	/^} perflog_Buffer;$/;"	t	typeref:struct:__anon621	file:
perflog_CleanFile	imgvideo/port_fwrk/libraries/perflog/linux/code/perflog_api.c	/^static IMG_RESULT perflog_CleanFile(perflog_FileHandler *pFileHandler)$/;"	f	file:
perflog_CreateBuffer	imgvideo/port_fwrk/libraries/perflog/linux/code/perflog_api.c	/^static IMG_RESULT perflog_CreateBuffer(perflog_Buffer **ppsBuffer, IMG_SIZE stBuffSize)$/;"	f	file:
perflog_DeinitialiseFile	imgvideo/port_fwrk/libraries/perflog/linux/code/perflog_api.c	/^static IMG_VOID perflog_DeinitialiseFile($/;"	f	file:
perflog_DestroyBuffer	imgvideo/port_fwrk/libraries/perflog/linux/code/perflog_api.c	/^static IMG_VOID perflog_DestroyBuffer(perflog_Buffer *psBuffer)$/;"	f	file:
perflog_FileHandler	imgvideo/port_fwrk/libraries/perflog/linux/code/perflog_api.c	/^} perflog_FileHandler;$/;"	t	typeref:struct:__anon622	file:
perflog_FileOps	imgvideo/port_fwrk/libraries/perflog/linux/code/perflog_api.c	/^static struct file_operations perflog_FileOps = {$/;"	v	typeref:struct:file_operations	file:
perflog_InitialiseFile	imgvideo/port_fwrk/libraries/perflog/linux/code/perflog_api.c	/^static IMG_RESULT perflog_InitialiseFile($/;"	f	file:
perflog_SeqOps	imgvideo/port_fwrk/libraries/perflog/linux/code/perflog_api.c	/^static struct seq_operations perflog_SeqOps = {$/;"	v	typeref:struct:seq_operations	file:
perflog_WriteFile	imgvideo/port_fwrk/libraries/perflog/linux/code/perflog_api.c	/^static IMG_RESULT perflog_WriteFile(perflog_FileHandler *pFileHandler, IMG_UINT64 uiMsg)$/;"	f	file:
perflog_next	imgvideo/port_fwrk/libraries/perflog/linux/code/perflog_api.c	/^static void *perflog_next(struct seq_file *s, void *buffer, loff_t *pos)$/;"	f	file:
perflog_open	imgvideo/port_fwrk/libraries/perflog/linux/code/perflog_api.c	/^static int perflog_open(struct inode *inode, struct file *file)$/;"	f	file:
perflog_show	imgvideo/port_fwrk/libraries/perflog/linux/code/perflog_api.c	/^static int perflog_show(struct seq_file *s, void *buffer)$/;"	f	file:
perflog_start	imgvideo/port_fwrk/libraries/perflog/linux/code/perflog_api.c	/^static void *perflog_start(struct seq_file *s, loff_t *pos)$/;"	f	file:
perflog_stop	imgvideo/port_fwrk/libraries/perflog/linux/code/perflog_api.c	/^static void perflog_stop(struct seq_file *s, void *buffer)$/;"	f	file:
pfnCompAttach	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^    DMANKM_pfnCompAttach   pfnCompAttach;         \/\/!< Pointer to component attach function - used for cross check$/;"	m	struct:__anon606	file:
pfnCompCallback	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^static VDECDD_pfnCompCallback  pfnCompCallback;            \/*!< Callback from component to return output.    *\/$/;"	v	file:
pfnCompCallback	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    VDECDD_pfnCompCallback  pfnCompCallback;     \/*!< Callback from component to return output.             *\/$/;"	m	struct:scheduler_sContext_tag	file:
pfnCompCallback	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    VDECDD_pfnCompCallback      pfnCompCallback;                    \/*!< Callback from component to return output.                  *\/$/;"	m	struct:__anon54	file:
pfnCompConnect	imgvideo/port_fwrk/include/dman_api_km.h	/^    DMANKM_pfnCompConnect    pfnCompConnect;    \/\/!< Resource allocator connect \/ open function.$/;"	m	struct:DMANKM_tag_sCompAttach
pfnCompDisconnect	imgvideo/port_fwrk/include/dman_api_km.h	/^    DMANKM_pfnCompDisconnect pfnCompDisconnect; \/\/!< Resource allocator disconnect \/ close function.$/;"	m	struct:DMANKM_tag_sCompAttach
pfnDeInitialise	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    HWCTRL_pfnDeInitialise            pfnDeInitialise;$/;"	m	struct:__anon68
pfnDeInitialise	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^    VXDIO_pfnDeInitialise           pfnDeInitialise;$/;"	m	struct:__anon164
pfnDestroy	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    HWCTRL_pfnDestroy                 pfnDestroy;$/;"	m	struct:__anon68
pfnDestructor	imgvideo/port_fwrk/libraries/pool/code/pool_api.c	/^    POOL_pfnDestructor  pfnDestructor;   \/*!< Pointer to destructor function.                                *\/$/;"	m	struct:POOL_tag_sResource	file:
pfnDevConnect	imgvideo/port_fwrk/include/dman_api_km.h	/^    DMANKM_fnDevConnect		  pfnDevConnect;      \/\/!< Device connect \/ open function.$/;"	m	struct:DMANKM_tag_sDevRegister
pfnDevDeinit	imgvideo/port_fwrk/include/dman_api_km.h	/^    DMANKM_pfnDevDeinit		  pfnDevDeinit;		  \/\/!< Device deinitialise function.$/;"	m	struct:DMANKM_tag_sDevRegister
pfnDevDisconnect	imgvideo/port_fwrk/include/dman_api_km.h	/^    DMANKM_pfnDevDisconnect   pfnDevDisconnect;   \/\/!< Device disconnect \/ close function.$/;"	m	struct:DMANKM_tag_sDevRegister
pfnDevInit	imgvideo/port_fwrk/include/dman_api_km.h	/^    DMANKM_pfnDevInit		  pfnDevInit;		  \/\/!< Device initailise function.$/;"	m	struct:DMANKM_tag_sDevRegister
pfnDevKmHisr	imgvideo/port_fwrk/include/dman_api_km.h	/^    DMANKM_pfnDevKmHisr		  pfnDevKmHisr;		  \/\/!< Device Kernel Mode HISR function.$/;"	m	struct:DMANKM_tag_sDevRegister
pfnDevKmHisr	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^    SYSOSKM_pfnDevKmHisr       pfnDevKmHisr;  \/\/!< Pointer to HISR callback$/;"	m	struct:__anon618	file:
pfnDevKmHisr	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^    SYSOSKM_pfnDevKmHisr  pfnDevKmHisr;  \/\/!< Pointer to HISR callback$/;"	m	struct:__anon617	file:
pfnDevKmLisr	imgvideo/port_fwrk/include/dman_api_km.h	/^    DMANKM_pfnDevKmLisr		  pfnDevKmLisr;		  \/\/!< Device Kernel Mode LISR function.$/;"	m	struct:DMANKM_tag_sDevRegister
pfnDevKmLisr	imgvideo/port_fwrk/include/sysdev_utils.h	/^	SYSDEVKM_pfnDevKmLisr	pfnDevKmLisr;		\/\/!< Pointer to any registered Kernel Mode LISR callback$/;"	m	struct:SYSDEVU_sInfo
pfnDevKmLisr	vdec/secure_media/secure_img/libraries/device_interface/include/secure_device.h	/^	SECDEV_pfnDevKmLisr			pfnDevKmLisr;		\/\/!< Pointer to any registered Kernel Mode LISR callback$/;"	m	struct:__anon190
pfnDevPowerPostS0	imgvideo/port_fwrk/include/dman_api_km.h	/^	DMANKM_pfnDevPowerPostS0  pfnDevPowerPostS0;  \/\/!< Device pre S0 function.$/;"	m	struct:DMANKM_tag_sDevRegister
pfnDevPowerPreS5	imgvideo/port_fwrk/include/dman_api_km.h	/^	DMANKM_pfnDevPowerPreS5	  pfnDevPowerPreS5;	  \/\/!< Device pre S5 function.$/;"	m	struct:DMANKM_tag_sDevRegister
pfnDevRegister	imgvideo/port_fwrk/include/sysdev_api_km.h	/^	DMANKM_pfnDevRegister	pfnDevRegister;		\/\/!< Registration function$/;"	m	struct:__anon595
pfnDevRegister	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^    DMANKM_pfnDevRegister  pfnDevRegister;     \/\/!< Device registration function$/;"	m	struct:__anon604	file:
pfnDeviceCallback	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^    VDECDDMMU_pfnDeviceCallback     pfnDeviceCallback;      \/*!< Pointer to device callback function.   *\/$/;"	m	struct:__anon131	file:
pfnDisableClocks	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^    VXDIO_pfnDisableClocks          pfnDisableClocks;$/;"	m	struct:__anon164
pfnDispatcher	imgvideo/port_fwrk/include/sysbrg_api_km.h	/^	SYSBRGKM_pfnDispatcher		pfnDispatcher;	\/\/!< A pointer to the API dispatcher function\/$/;"	m	struct:__anon597
pfnDumpRegisters	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    HWCTRL_pfnDumpRegisters           pfnDumpRegisters;$/;"	m	struct:__anon68
pfnEnableClocks	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^    VXDIO_pfnEnableClocks           pfnEnableClocks;$/;"	m	struct:__anon164
pfnEventCallback	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    TALMMU_pfnEventCallback pfnEventCallback;            \/*!< Pointer to event callback function                        *\/$/;"	m	struct:__anon812	file:
pfnEventCallback	vdec/apis/vdec/libraries/include/vdec_int.h	/^    VDEC_pfnEventCallback   pfnEventCallback;               \/*!< Pointer to the stream callback function.               *\/$/;"	m	struct:__anon241
pfnFlushMmuCache	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    HWCTRL_pfnFlushMmuCache           pfnFlushMmuCache;$/;"	m	struct:__anon68
pfnFree	imgvideo/port_fwrk/libraries/pool/code/pool_api.c	/^    POOL_pfnFree  pfnFree;       \/*!< Pool free callback function.                  *\/$/;"	m	struct:__anon626	file:
pfnFree	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^	RMAN_pfnFree		pfnFree;				\/\/!< Pointer to free callback function$/;"	m	struct:RMAN_tag_sResource	file:
pfnGetBatchMessage	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    HWCTRL_pfnGetBatchMessage         pfnGetBatchMessage;$/;"	m	struct:__anon68
pfnGetCoreState	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    HWCTRL_pfnGetCoreState            pfnGetCoreState;$/;"	m	struct:__anon68
pfnGetCoreState	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^    VXDIO_pfnGetCoreState           pfnGetCoreState;$/;"	m	struct:__anon164
pfnGetDecodeMessage	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    HWCTRL_pfnGetDecodeMessage        pfnGetDecodeMessage;$/;"	m	struct:__anon68
pfnGetEndBytesMessage	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    HWCTRL_pfnGetEndBytesMessage      pfnGetEndBytesMessage;$/;"	m	struct:__anon68
pfnGetFragmentMessage	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    HWCTRL_pfnGetFragmentMessage      pfnGetFragmentMessage;$/;"	m	struct:__anon68
pfnGetInitMessage	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    HWCTRL_pfnGetInitMessage          pfnGetInitMessage;$/;"	m	struct:__anon68
pfnGetIntStatus	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    HWCTRL_pfnGetIntStatus            pfnGetIntStatus;$/;"	m	struct:__anon68
pfnGetRegsOffsets	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    HWCTRL_pfnGetRegsOffsets          pfnGetRegsOffsets;$/;"	m	struct:__anon68
pfnHandleInt	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    HWCTRL_pfnHandleInt               pfnHandleInt;$/;"	m	struct:__anon68
pfnHandleInterrupts	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^    VXDIO_pfnHandleInterrupts       pfnHandleInterrupts;$/;"	m	struct:__anon164
pfnImportAlloc	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^    IMG_RESULT(* pfnImportAlloc)( $/;"	m	struct:sArena	file:
pfnImportFree	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^    IMG_RESULT(* pfnImportFree)($/;"	m	struct:sArena	file:
pfnInitialise	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    HWCTRL_pfnInitialise              pfnInitialise;$/;"	m	struct:__anon68
pfnKmPowerEvent	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^    SYSOSKM_pfnKmPowerEvent  pfnKmPowerEvent;$/;"	m	struct:__anon619	file:
pfnLoadBaseFirmware	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^    VXDIO_pfnLoadBaseFirmware       pfnLoadBaseFirmware;$/;"	m	struct:__anon164
pfnOooPicGetMaxNum	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^typedef IMG_RESULT (*pfnOooPicGetMaxNum)($/;"	t	file:
pfnPDUMPLock	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    HWCTRL_pfnPDULPLock               pfnPDUMPLock;$/;"	m	struct:__anon68
pfnPDUMPLock	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^    VXDIO_pfnPDUMPLock              pfnPDUMPLock;$/;"	m	struct:__anon164
pfnPDUMPSync	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    HWCTRL_pfnPDULPSync               pfnPDUMPSync;$/;"	m	struct:__anon68
pfnPDUMPSync	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^    VXDIO_pfnPDUMPSync              pfnPDUMPSync;$/;"	m	struct:__anon164
pfnPDUMPUnLock	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^    VXDIO_pfnPDUMPUnLock            pfnPDUMPUnLock;$/;"	m	struct:__anon164
pfnPDUMPUnlock	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    HWCTRL_pfnPDULPUnlock             pfnPDUMPUnlock;$/;"	m	struct:__anon68
pfnPoll	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^    VXDIO_pfnPoll                   pfnPoll;$/;"	m	struct:__anon164
pfnPrepareFirmware	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    HWCTRL_pfnPrepareFirmware         pfnPrepareFirmware;$/;"	m	struct:__anon68
pfnPrepareFirmware	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^    VXDIO_pfnPrepareFirmware        pfnPrepareFirmware;$/;"	m	struct:__anon164
pfnProcessLostCb	imgvideo/port_fwrk/libraries/pman/code/pman_api.c	/^    PMAN_pfnProcessLostCb  pfnProcessLostCb;  \/\/!< Process lost callback function.$/;"	m	struct:__anon627	file:
pfnProcessLostCb	imgvideo/port_fwrk/libraries/sysbrg/utils/code/sysbrg_utils.c	/^    SYSBRGKM_pfnProcessLostCb  pfnProcessLostCb;  \/\/!< Process lost callback function.$/;"	m	struct:__anon628	file:
pfnProcessMessage	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    HWCTRL_pfnProcessMessage          pfnProcessMessage;$/;"	m	struct:__anon68
pfnReadLookup	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	MMU_pfnReadMem			pfnReadLookup;$/;"	m	struct:__anon807	file:
pfnReadPage	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	MMU_pfnReadMem			pfnReadPage;$/;"	m	struct:__anon807	file:
pfnReadVLR	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    HWCTRL_pfnReadVLR                 pfnReadVLR;$/;"	m	struct:__anon68
pfnRefPicGetMaxNum	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^typedef IMG_RESULT (*pfnRefPicGetMaxNum)($/;"	t	file:
pfnReturnMsg	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    HWCTRL_pfnReturnMsg               pfnReturnMsg;$/;"	m	struct:__anon68
pfnSecRegAccess	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^    VXDIO_pfnSetSecRegAccess        pfnSecRegAccess;$/;"	m	struct:__anon164
pfnSelectPipe	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^    VXDIO_pfnSelectPipe             pfnSelectPipe;$/;"	m	struct:__anon164
pfnSendFirmwareMessage	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    HWCTRL_pfnSendFirmwareMessage     pfnSendFirmwareMessage;$/;"	m	struct:__anon68
pfnSendFirmwareMessage	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^    VXDIO_pfnSendFirmwareMessage    pfnSendFirmwareMessage;$/;"	m	struct:__anon164
pfnTimer	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^    SYSOSKM_pfnTimer   pfnTimer;   \/\/!< Pointer to timer callback$/;"	m	struct:__anon616	file:
pfnTwiddlerFunction	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	pixel_pfnMemoryTwiddlerFunction	pfnTwiddlerFunction;$/;"	m	struct:__anon823
pfnWriteVLR	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    HWCTRL_pfnWriteVLR                pfnWriteVLR;$/;"	m	struct:__anon68
phArena	imgvideo/imglib/libraries/talmmu_api/include/addr_alloc1.h	/^	IMG_HANDLE	        phArena;			\/*!< Used internally by the ADDR API...$/;"	m	struct:ADDR_tag_sRegion
phStrContext	vdec/kernel_device/include/bspp_km.h	/^    IMG_HANDLE            * phStrContext;$/;"	m	struct:__anon16
pic_height_in_luma_samples	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT16 pic_height_in_luma_samples;$/;"	m	struct:__anon363
pic_height_in_map_units_minus1	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT32  pic_height_in_map_units_minus1;             \/\/!< syntax element from bitstream$/;"	m	struct:__anon328
pic_init_qp	vdec/firmware/include/h264fw_data.h	/^    IMG_INT8    pic_init_qp;                                \/\/!< 26 + syntax element from bitstream - 7 bit$/;"	m	struct:__anon330
pic_order_cnt_lsb	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT16  pic_order_cnt_lsb;$/;"	m	struct:__anon334
pic_order_cnt_type	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT8   pic_order_cnt_type;                         \/\/!< syntax element from bitstream - 2 bit$/;"	m	struct:__anon328
pic_order_present_flag	vdec/firmware/include/h264fw_data.h	/^    IMG_BOOL8   pic_order_present_flag;                     \/\/!< syntax element from bitstream - 1 bit$/;"	m	struct:__anon330
pic_width_in_luma_samples	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT16 pic_width_in_luma_samples;$/;"	m	struct:__anon363
pic_width_in_mbs_minus1	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT32  pic_width_in_mbs_minus1;                    \/\/!< syntax element from bitstream$/;"	m	struct:__anon328
pid	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_drv.c	/^    IMG_HANDLE pid;$/;"	m	struct:listener	file:
pixel_Block411PL12YVU8	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_Block411PL12YVU8($/;"	f	file:
pixel_Block420PL12YUV8And422PL12YUV8	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_Block420PL12YUV8And422PL12YUV8($/;"	f	file:
pixel_Block420PL12YUV8_A8And422PL12YUV8_A8	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_Block420PL12YUV8_A8And422PL12YUV8_A8($/;"	f	file:
pixel_Block420PL12YVU8And422PL12YVU8	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_Block420PL12YVU8And422PL12YVU8($/;"	f	file:
pixel_BlockA4	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_BlockA4($/;"	f	file:
pixel_BlockA8	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_BlockA8($/;"	f	file:
pixel_BlockABGR8888	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_BlockABGR8888($/;"	f	file:
pixel_BlockARGB4444	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_BlockARGB4444($/;"	f	file:
pixel_BlockARGB8332	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_BlockARGB8332($/;"	f	file:
pixel_BlockARGB8888	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_BlockARGB8888($/;"	f	file:
pixel_BlockAYUV2101010	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_BlockAYUV2101010($/;"	f	file:
pixel_BlockAYUV4444	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_BlockAYUV4444($/;"	f	file:
pixel_BlockAYUV8888	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_BlockAYUV8888($/;"	f	file:
pixel_BlockBGRA8888	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_BlockBGRA8888($/;"	f	file:
pixel_BlockCLUT	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_BlockCLUT($/;"	f	file:
pixel_BlockCVBS10	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_BlockCVBS10($/;"	f	file:
pixel_BlockF16	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^	pixel_BlockF16($/;"	f	file:
pixel_BlockF32	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^	pixel_BlockF32($/;"	f	file:
pixel_BlockL16	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_BlockL16($/;"	f	file:
pixel_BlockL32	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_BlockL32($/;"	f	file:
pixel_BlockNextBOPs	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_BlockNextBOPs($/;"	f
pixel_BlockPL12IMC2	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_BlockPL12IMC2($/;"	f	file:
pixel_BlockPL12Y10	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_BlockPL12Y10($/;"	f	file:
pixel_BlockPL12Y8	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_BlockPL12Y8($/;"	f	file:
pixel_BlockPL12YV12	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_BlockPL12YV12(    $/;"	f	file:
pixel_BlockPL8YUV8	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_BlockPL8YUV8(    $/;"	f	file:
pixel_BlockRGB332	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_BlockRGB332($/;"	f	file:
pixel_BlockRGB555AndARGB1555	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_BlockRGB555AndARGB1555($/;"	f	file:
pixel_BlockRGB565	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_BlockRGB565($/;"	f	file:
pixel_BlockUYVY8888	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_BlockUYVY8888($/;"	f	file:
pixel_BlockVYAUYA8888	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_BlockVYAUYA8888($/;"	f	file:
pixel_BlockVYUY8888	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_BlockVYUY8888($/;"	f	file:
pixel_BlockYUV101010	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_BlockYUV101010($/;"	f	file:
pixel_BlockYUYV8888	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_BlockYUYV8888($/;"	f	file:
pixel_BlockYVYU8888	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_BlockYVYU8888($/;"	f	file:
pixel_Deblock411PL12YVU8	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_Deblock411PL12YVU8($/;"	f	file:
pixel_Deblock42XPL12YUV10	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_Deblock42XPL12YUV10($/;"	f	file:
pixel_Deblock42XPL12YUV8	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_Deblock42XPL12YUV8($/;"	f	file:
pixel_Deblock42XPL12YUV8_A8	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_Deblock42XPL12YUV8_A8($/;"	f	file:
pixel_Deblock42XPL12YVU10	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_Deblock42XPL12YVU10($/;"	f	file:
pixel_Deblock42XPL12YVU8	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_Deblock42XPL12YVU8($/;"	f	file:
pixel_Deblock42XPL8YUV10	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_Deblock42XPL8YUV10($/;"	f	file:
pixel_Deblock42XPL8YUV8	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_Deblock42XPL8YUV8($/;"	f	file:
pixel_Deblock42XPL8YVU8	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^static IS_NOT_USED IMG_VOID pixel_Deblock42XPL8YVU8($/;"	f	file:
pixel_DeblockA4	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_DeblockA4($/;"	f	file:
pixel_DeblockA8	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_DeblockA8($/;"	f	file:
pixel_DeblockABGR8888	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_DeblockABGR8888($/;"	f	file:
pixel_DeblockARGB4444	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_DeblockARGB4444($/;"	f	file:
pixel_DeblockARGB8332	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_DeblockARGB8332($/;"	f	file:
pixel_DeblockARGB8888	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_DeblockARGB8888($/;"	f	file:
pixel_DeblockAYUV2101010	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_DeblockAYUV2101010($/;"	f	file:
pixel_DeblockAYUV4444	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_DeblockAYUV4444($/;"	f	file:
pixel_DeblockAYUV8888	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_DeblockAYUV8888($/;"	f	file:
pixel_DeblockBGRA8888	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_DeblockBGRA8888($/;"	f	file:
pixel_DeblockCLUT	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_DeblockCLUT($/;"	f	file:
pixel_DeblockCVBS10	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_DeblockCVBS10($/;"	f	file:
pixel_DeblockF16	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^	pixel_DeblockF16($/;"	f	file:
pixel_DeblockF32	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^	pixel_DeblockF32($/;"	f	file:
pixel_DeblockL16	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_DeblockL16($/;"	f	file:
pixel_DeblockL32	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_DeblockL32($/;"	f	file:
pixel_DeblockNextBOPs	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_DeblockNextBOPs($/;"	f
pixel_DeblockPL12IMC2	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_DeblockPL12IMC2($/;"	f	file:
pixel_DeblockPL12Y10	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_DeblockPL12Y10($/;"	f	file:
pixel_DeblockPL12Y8	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_DeblockPL12Y8($/;"	f	file:
pixel_DeblockPL12YV12	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_DeblockPL12YV12(    $/;"	f	file:
pixel_DeblockRGB332	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_DeblockRGB332($/;"	f	file:
pixel_DeblockRGB555AndARGB1555	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_DeblockRGB555AndARGB1555($/;"	f	file:
pixel_DeblockRGB565	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_DeblockRGB565($/;"	f	file:
pixel_DeblockRGB8	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^static IS_NOT_USED IMG_VOID pixel_DeblockRGB8($/;"	f	file:
pixel_DeblockRGB888	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_DeblockRGB888($/;"	f	file:
pixel_DeblockUYVY101010	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_DeblockUYVY101010($/;"	f	file:
pixel_DeblockUYVY8888	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_DeblockUYVY8888($/;"	f	file:
pixel_DeblockVYAUYA8888	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_DeblockVYAUYA8888($/;"	f	file:
pixel_DeblockVYUY8888	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_DeblockVYUY8888($/;"	f	file:
pixel_DeblockYUV101010	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_DeblockYUV101010($/;"	f	file:
pixel_DeblockYUYV8888	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_DeblockYUYV8888($/;"	f	file:
pixel_DeblockYVYU8888	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_DeblockYVYU8888($/;"	f	file:
pixel_GetInternalPixelInfo	imgvideo/imglib/libraries/pixelapi/code/pixel_api.c	/^static IMG_RESULT pixel_GetInternalPixelInfo($/;"	f	file:
pixel_GetPixel	imgvideo/imglib/libraries/pixelapi/code/pixel_api.c	/^pixel_GetPixel($/;"	f	file:
pixel_GetPixelInfoFromPixelColourFormat	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^pixel_sPixelInfoTable *	pixel_GetPixelInfoFromPixelColourFormat ( IMG_ePixelFormat	ePixelColourFormat )$/;"	f
pixel_InitSearch	imgvideo/imglib/libraries/pixelapi/code/pixel_api.c	/^static IMG_VOID pixel_InitSearch(IMG_VOID)$/;"	f	file:
pixel_PixelInfoDefaults	imgvideo/imglib/libraries/pixelapi/code/pixel_api.c	/^static IMG_VOID pixel_PixelInfoDefaults($/;"	f	file:
pixel_SearchFormat	imgvideo/imglib/libraries/pixelapi/code/pixel_api.c	/^static PIXEL_sPixelInfo* pixel_SearchFormat($/;"	f	file:
pixel_YUVGetDescriptor	imgvideo/imglib/libraries/pixelapi/code/pixel_api.c	/^static IMG_RESULT pixel_YUVGetDescriptor($/;"	f	file:
pixel_pfnMemoryTwiddlerFunction	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^typedef IMG_VOID * (*pixel_pfnMemoryTwiddlerFunction)(IMG_VOID *);$/;"	t
pixel_sPixelInfoTable	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.h	/^}	pixel_sPixelInfoTable;$/;"	t	typeref:struct:pixel_tag_sPixelInfoTable
pixel_tag_sPixelInfoTable	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.h	/^typedef struct pixel_tag_sPixelInfoTable$/;"	s
pixelformat	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT		pixelformat;$/;"	m	struct:DISPLAY_FORMAT_TAG
pixelformat	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT		pixelformat;$/;"	m	struct:DISPLAY_MODE_INFO_TAG
pixelformat	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT		pixelformat;$/;"	m	struct:DISPLAY_SURF_ATTRIBUTES_TAG
pixelformat	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_PIXEL_FORMAT	pixelformat;$/;"	m	struct:BUFFER_INFO_TAG
plant_AdditionalBufsGetSize	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^static IMG_RESULT plant_AdditionalBufsGetSize($/;"	f	file:
plant_DoResourceRealloc	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^static IMG_BOOL plant_DoResourceRealloc($/;"	f	file:
plant_FreePictureResource	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^static IMG_RESULT plant_FreePictureResource($/;"	f	file:
plant_FreeSequenceResource	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^static IMG_VOID plant_FreeSequenceResource($/;"	f	file:
plant_IsStreamResourceSuitable	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^static IMG_BOOL plant_IsStreamResourceSuitable($/;"	f	file:
plant_PictResGetInfo	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^static IMG_RESULT plant_PictResGetInfo($/;"	f	file:
plant_PrintBufferConfig	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^plant_PrintBufferConfig($/;"	f	file:
plant_ReattachPictBuf	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^plant_ReattachPictBuf($/;"	f	file:
plant_StreamDestroy	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^static IMG_RESULT plant_StreamDestroy($/;"	f	file:
plant_StreamGetContext	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^static PLANT_sStreamContext * plant_StreamGetContext($/;"	f	file:
plant_StreamResourceDeprecate	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^static IMG_RESULT plant_StreamResourceDeprecate($/;"	f	file:
plant_StreamResourceDestroy	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^static IMG_RESULT plant_StreamResourceDestroy($/;"	f	file:
plant_UseDisplayAsRecon	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^plant_UseDisplayAsRecon($/;"	f	file:
pman_FreeProcContext	imgvideo/port_fwrk/libraries/pman/code/pman_api.c	/^static IMG_VOID pman_FreeProcContext ($/;"	f	file:
pman_fnProcessLostCb	imgvideo/port_fwrk/libraries/pman/code/pman_api.c	/^static IMG_VOID pman_fnProcessLostCb ($/;"	f	file:
pool	imgvideo/port_fwrk/libraries/sysmem/carveout/code/sysmem_api_km.c	/^    struct gen_pool *pool;$/;"	m	struct:priv_params	typeref:struct:priv_params::gen_pool	file:
power_on	vdec/platform/sysdev/sysdev_hisi.c	/^void power_on(int isDec)$/;"	f
ppMemInfo	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^                          		 sysbrg_user_pointer ppMemInfo;$/;"	m	struct:__anon631::__anon632::__anon634
ppMemInfo	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^                          		 sysbrg_user_pointer ppMemInfo;$/;"	m	struct:__anon631::__anon632::__anon635
ppaPAddr	imgvideo/kernel_comp/include/page_alloc_km.h	/^	IMG_PHYSADDR *			ppaPAddr; 		\/\/!< Array of CPU Physical page addresses of the allocation$/;"	m	struct:__anon828
ppaPhysAddr	imgvideo/port_fwrk/include/sysmem_utils.h	/^    IMG_PHYSADDR *  ppaPhysAddr;            \/\/!< Array with physical addresses of the pages$/;"	m	struct:__anon590
ppaPhysAddr	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_PHYSADDR *  ppaPhysAddr;        \/*!< Array with physical addresses of the pages (assumed linear)       *\/$/;"	m	struct:__anon174
ppaPhysAddr	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_buf.h	/^    IMG_PHYSADDR *  ppaPhysAddr;			\/*!< Array with physical addresses of the pages (assumed linear)       *\/$/;"	m	struct:__anon162
ppsDdConnContext	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    VDECDD_sDdConnContext    ** ppsDdConnContext;    \/* Connection context (managed by caller).    *\/$/;"	m	struct:__anon103	file:
ppsTable	imgvideo/imglib/libraries/talmmu_api/code/hash.c	/^	struct sBucket ** ppsTable;$/;"	m	struct:sHash	typeref:struct:sHash::sBucket	file:
pps_beta_offset_div2	vdec/firmware/include/hevcfw_data.h	/^    IMG_INT8 pps_beta_offset_div2;$/;"	m	struct:__anon366
pps_cb_qp_offset	vdec/firmware/include/hevcfw_data.h	/^    IMG_INT8 pps_cb_qp_offset;$/;"	m	struct:__anon366
pps_cr_qp_offset	vdec/firmware/include/hevcfw_data.h	/^    IMG_INT8 pps_cr_qp_offset;$/;"	m	struct:__anon366
pps_deblocking_filter_disabled_flag	vdec/firmware/include/hevcfw_data.h	/^        unsigned pps_deblocking_filter_disabled_flag : 1;$/;"	m	struct:__anon366::__anon367
pps_loop_filter_accross_slices_enabled_flag	vdec/firmware/include/hevcfw_data.h	/^        unsigned pps_loop_filter_accross_slices_enabled_flag : 1;$/;"	m	struct:__anon366::__anon367
pps_loop_filter_across_slices_enabled_flag	vdec/firmware/include/hevcfw_data.h	/^        unsigned pps_loop_filter_across_slices_enabled_flag : 1;$/;"	m	struct:__anon366::__anon367
pps_pic_parameter_set_id	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT8 pps_pic_parameter_set_id;$/;"	m	struct:__anon366
pps_slice_chroma_qp_offsets_present_flag	vdec/firmware/include/hevcfw_data.h	/^        unsigned pps_slice_chroma_qp_offsets_present_flag : 1;$/;"	m	struct:__anon366::__anon367
pps_tc_offset_div2	vdec/firmware/include/hevcfw_data.h	/^    IMG_INT8 pps_tc_offset_div2;$/;"	m	struct:__anon366
priv	imgvideo/port_fwrk/include/sysmem_utils.h	/^    IMG_VOID *priv;$/;"	m	struct:SYSMEM_Heap
priv	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^	IMG_VOID *              priv;$/;"	m	struct:imgpci_info
priv_params	imgvideo/port_fwrk/libraries/sysmem/carveout/code/sysmem_api_km.c	/^struct priv_params {$/;"	s	file:
priv_params	imgvideo/port_fwrk/libraries/sysmem/devif/code/sysmem_api_km.c	/^struct priv_params {$/;"	s	file:
private_max	imgvideo/imglib/libraries/talmmu_api/code/hash.c	54;"	d	file:
probMode	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT8 probMode[3][MAX_MODES][MAX_MODES];  \/\/ combines probMode and probModeSame (in probMode[i][j][9])$/;"	m	struct:__anon272
probXmitted	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT8 probXmitted[3][2][MAX_MODES];     \/\/ not sent$/;"	m	struct:__anon272
profile_idc	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT8   profile_idc;                                \/\/!< syntax element from bitstream - 8 bit$/;"	m	struct:__anon328
psAboveParams	encode/kernel_device/include/apiinternal.h	/^	struct MEMORY_INFO_TAG* psAboveParams[TOPAZHP_MAX_NUM_PIPES];  \/\/!< Picture level parameters (supplied by driver)$/;"	m	struct:tag_IMG_VIDEO_CONTEXT	typeref:struct:tag_IMG_VIDEO_CONTEXT::MEMORY_INFO_TAG
psAltPict	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    VDECDD_sDdPictBuf    * psAltPict;                \/*!< Pointer to "Alternative Picture Buffer" memory structure.                              *\/$/;"	m	struct:__anon78
psAltPict	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	/^    VDECDD_sDdPictBuf     * psAltPict;$/;"	m	struct:__anon79
psAuxLineBufInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    MSVDXIO_sDdBufInfo   * psAuxLineBufInfo;         \/*!< Pointer to "Aux Line Buffer" memory structure.                                         *\/$/;"	m	struct:__anon78
psAuxLineBufInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	/^    MSVDXIO_sDdBufInfo    * psAuxLineBufInfo;$/;"	m	struct:__anon79
psBEBufInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    MSVDXIO_sDdBufInfo   * psBEBufInfo;              \/*!< Pointer to "BE Buffer" memory structure.                                               *\/$/;"	m	struct:__anon78
psBEBufInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	/^    MSVDXIO_sDdBufInfo    * psBEBufInfo;$/;"	m	struct:__anon79
psBTHeadFree	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^    struct sBT * psBTHeadFree[FREE_TABLE_LIMIT];$/;"	m	struct:sArena	typeref:struct:sArena::sBT	file:
psBTHeadSegment	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^    struct sBT * psBTHeadSegment;$/;"	m	struct:sArena	typeref:struct:sArena::sBT	file:
psBTNextFree	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^    struct sBT * psBTNextFree;$/;"	m	struct:sBT	typeref:struct:sBT::sBT	file:
psBTNextSegment	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^    struct sBT * psBTNextSegment;$/;"	m	struct:sBT	typeref:struct:sBT::sBT	file:
psBTPrevFree	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^    struct sBT * psBTPrevFree;$/;"	m	struct:sBT	typeref:struct:sBT::sBT	file:
psBTPrevSegment	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^    struct sBT * psBTPrevSegment;$/;"	m	struct:sBT	typeref:struct:sBT::sBT	file:
psBTTailSegment	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^    struct sBT * psBTTailSegment;$/;"	m	struct:sArena	typeref:struct:sArena::sBT	file:
psBatchMsgBufInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    MSVDXIO_sDdBufInfo  * psBatchMsgBufInfo;$/;"	m	struct:__anon65
psBatchMsgInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    RES_sResInfo         * psBatchMsgInfo;           \/*!< Pointer to buffer that is used to hold the batch message                               *\/$/;"	m	struct:__anon78
psBiasTables	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^			 sysbrg_user_pointer psBiasTables;$/;"	m	struct:__anon700::__anon701::__anon708
psBiasTables	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^                          		 sysbrg_user_pointer psBiasTables;$/;"	m	struct:__anon700::__anon701::__anon704
psBitStrSeg	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    BSPP_sBitStrSeg * psBitStrSeg;$/;"	m	struct:__anon76
psBucket	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^	RMAN_sBucket *		psBucket;				\/\/!< Pointer to the bucket$/;"	m	struct:RMAN_tag_sResource	file:
psBufInfo	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^                          		 sysbrg_user_pointer psBufInfo;$/;"	m	struct:__anon657::__anon658::__anon669
psBufInfo	vdec/apis/vdec/libraries/include/vdec_int.h	/^    VDEC_sBufInfo *     psBufInfo;     \/*!< Pointer to client #VDEC_sBufInfo structure.  *\/$/;"	m	struct:__anon242
psBufInfo	vdec/apis/vdec/libraries/include/vdec_int.h	/^    VDEC_sBufInfo*       psBufInfo;      \/*!< Buffer info.         *\/$/;"	m	struct:__anon243
psBuffers	imgvideo/imglib/libraries/talmmu_api/code/pool.c	/^    struct sBuffer * psBuffers;$/;"	m	struct:sPool	typeref:struct:sPool::sBuffer	file:
psBurnMem	imgvideo/secure_media/target/include/target.h	/^    TARGET_sBurnMem *         psBurnMem;$/;"	m	struct:__anon577
psCallBackInfo	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^                          		 sysbrg_user_pointer psCallBackInfo;$/;"	m	struct:__anon657::__anon658::__anon663
psCodePackageFWBuffer	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_BUFFER *psCodePackageFWBuffer;$/;"	m	struct:__anon515
psCodecConfig	vdec/kernel_device/include/bspp_km.h	/^    const VDEC_sCodecConfig   * psCodecConfig;$/;"	m	struct:__anon17
psCodedPackageFW	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	CODED_PACKAGE_DMA_INFO * psCodedPackageFW;$/;"	m	struct:__anon515
psComSequHdrInfo	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^                          		 sysbrg_user_pointer psComSequHdrInfo;$/;"	m	struct:__anon657::__anon658::__anon668
psComSequHdrInfo	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    const VDEC_sComSequHdrInfo  * psComSequHdrInfo;     \/*!< Pointer to common sequence header information.         *\/$/;"	m	struct:__anon43
psCommonCtx	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^    VXDIO_sContext        * psCommonCtx;                          \/*!< Handle to common video device context. *\/$/;"	m	struct:__anon172	file:
psConfig	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.c	/^    SCALER_sConfig            * psConfig;$/;"	m	struct:__anon95	file:
psConnContext	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^	DMANKM_sConnContext *	psConnContext;			\/\/!< Pointer to connection context				$/;"	m	struct:__anon606	file:
psContiguousBufInfo	vdec/kernel_device/include/bspp_km.h	/^    const BSPP_sDdBufInfo * psContiguousBufInfo;$/;"	m	struct:__anon21
psCoreProps	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^    const MSVDX_sCoreProps     * psCoreProps;$/;"	m	struct:__anon90
psCurFePictDecRes	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    DECODER_sPictDecRes *   psCurFePictDecRes;          \/*!< Pointer to device resource of current front-end picture.                                *\/$/;"	m	struct:__anon55	file:
psCurPictDecRes	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    DECODER_sPictDecRes  * psCurPictDecRes;          \/*!< Pointer to device resource for current picture (inc. fw context).                      *\/$/;"	m	struct:__anon78
psCurrentPicture	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    DECODER_sDecPict *      psCurrentPicture;           \/*!< Pointer to current front-end picture being processed.                                   *\/$/;"	m	struct:__anon55	file:
psCustomQuant	encode/kernel_device/include/apiinternal.h	/^	struct MEMORY_INFO_TAG* psCustomQuant[2];				\/\/!< Custom quantization values$/;"	m	struct:tag_IMG_VIDEO_CONTEXT	typeref:struct:tag_IMG_VIDEO_CONTEXT::MEMORY_INFO_TAG
psCustomQuantRegs4x4Q	encode/kernel_device/include/apiinternal.h	/^	struct MEMORY_INFO_TAG* psCustomQuantRegs4x4Q[2];		\/\/!< Custom quantization register values for 4x4 Q$/;"	m	struct:tag_IMG_VIDEO_CONTEXT	typeref:struct:tag_IMG_VIDEO_CONTEXT::MEMORY_INFO_TAG
psCustomQuantRegs4x4Sp	encode/kernel_device/include/apiinternal.h	/^	struct MEMORY_INFO_TAG* psCustomQuantRegs4x4Sp[2];		\/\/!< Custom quantization register values for 4x4 Sp$/;"	m	struct:tag_IMG_VIDEO_CONTEXT	typeref:struct:tag_IMG_VIDEO_CONTEXT::MEMORY_INFO_TAG
psCustomQuantRegs8x8Q	encode/kernel_device/include/apiinternal.h	/^	struct MEMORY_INFO_TAG* psCustomQuantRegs8x8Q[2];		\/\/!< Custom quantization register values for 8x8 Q$/;"	m	struct:tag_IMG_VIDEO_CONTEXT	typeref:struct:tag_IMG_VIDEO_CONTEXT::MEMORY_INFO_TAG
psCustomQuantRegs8x8Sp	encode/kernel_device/include/apiinternal.h	/^	struct MEMORY_INFO_TAG* psCustomQuantRegs8x8Sp[2];		\/\/!< Custom quantization register values for 8x8 Sp$/;"	m	struct:tag_IMG_VIDEO_CONTEXT	typeref:struct:tag_IMG_VIDEO_CONTEXT::MEMORY_INFO_TAG
psDP0Buf	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_sDdBufMapInfo *  psDP0Buf;      \/*!< MPEG4 Data Partition0                                              *\/$/;"	m	struct:__anon47
psDP1Buf	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_sDdBufMapInfo *  psDP1Buf;      \/*!< MPEG4 Data Partition1                                              *\/$/;"	m	struct:__anon47
psDashIF	imgvideo/secure_media/target/include/target.h	/^    TARGET_sDashIF *          psDashIF;$/;"	m	struct:__anon577
psDdBufInfo	vdec/kernel_device/include/bspp_km.h	/^    const BSPP_sDdBufInfo     * psDdBufInfo;$/;"	m	struct:__anon20
psDdBufInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    MSVDXIO_sDdBufInfo    * psDdBufInfo;$/;"	m	struct:__anon72
psDdConnContext	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_sDdConnContext *    psDdConnContext;            \/*!< Connection context.                              *\/$/;"	m	struct:__anon45
psDdDevContext	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_sDdDevContext *  psDdDevContext;     \/*!< Device context.                            *\/$/;"	m	struct:__anon38
psDdPictBuf	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_sDdPictBuf *     psDdPictBuf;   \/*!< Auxiliary picture buffer. Needed if display buffer is not used$/;"	m	struct:__anon47
psDdStrContext	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_sDdStrContext *  psDdStrContext;    \/*!< Pointer to stream context.                   *\/$/;"	m	struct:VDECDD_tag_sDdBufMapInfo
psDecCoreCtx	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    DECODER_sCoreContext    * psDecCoreCtx;     \/*!< Pointer to core where stream unit is decoded.                  *\/$/;"	m	struct:__anon58	file:
psDecCtx	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    DECODER_sContext          * psDecCtx;                   \/*!< Pointer to Decoder context.                                    *\/$/;"	m	struct:__anon57	file:
psDecCtx	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    DECODER_sContext *      psDecCtx;                   \/*!< Pointer to Decoder context.                                    *\/$/;"	m	struct:__anon55	file:
psDecPict	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    DECODER_sDecPict        * psDecPict;        \/*!< Pointer to decoding picture                                    *\/$/;"	m	struct:__anon58	file:
psDecPictInfo	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDEC_sDecPictInfo *   psDecPictInfo;     \/*!< Decoded picture data.                                 *\/$/;"	m	struct:__anon48
psDecStrCtx	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    IMG_VOID             * psDecStrCtx;              \/*!< Decoder stream context structure.                                                      *\/$/;"	m	struct:__anon78
psDefaultRegion	imgvideo/imglib/libraries/talmmu_api/include/addr_alloc1.h	/^    ADDR_sRegion *	psDefaultRegion;			\/*!< Pointer the default region.			*\/$/;"	m	struct:__anon788
psDevConfig	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    const VDECDD_sDdDevConfig * psDevConfig;                        \/*!< Device configuration.                                      *\/$/;"	m	struct:__anon54	file:
psDevContext	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^	DMANKM_sDevContext *	psDevContext;			\/\/!< Pointer to device context	$/;"	m	struct:__anon605	file:
psDevContext	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^    MMU_sDevContext *   psDevContext;    \/*!< Pointer to device context.  *\/$/;"	m	struct:__anon132	file:
psDevMemContext	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    TALMMU_sDevMemContext * psDevMemContext;      \/*!< Context through which memory was mapped                               *\/$/;"	m	struct:__anon815	file:
psDevMemHeap	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    TALMMU_sDevMemHeap *    psDevMemHeap;         \/*!< Heap from which it was allocated                                      *\/$/;"	m	struct:__anon815	file:
psDevMemTemplate	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    TALMMU_sDevMemTemplate * psDevMemTemplate;    \/*!< Pointer to device memory template                                     *\/$/;"	m	struct:TALMMU_tag_sDevMemHeap	file:
psDevMemTemplate	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    TALMMU_sDevMemTemplate * psDevMemTemplate;    \/\/!< Pointer to device template$/;"	m	struct:__anon813	file:
psDevice	imgvideo/secure_media/target/include/target.h	/^    TARGET_sDevice *          psDevice;            \/\/Information about the relevant device$/;"	m	struct:__anon566
psDeviceIp	imgvideo/secure_media/target/include/target.h	/^    TARGET_sDeviceIp *        psDeviceIp;$/;"	m	struct:__anon577
psDirectIF	imgvideo/secure_media/target/include/target.h	/^    TARGET_sDirectIF *        psDirectIF;$/;"	m	struct:__anon577
psDispPictBuf	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    const VDECDD_sDdPictBuf     * psDispPictBuf;        \/*!< Pointer to display picture buffer information.         *\/$/;"	m	struct:__anon43
psEndBytesBufInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    MSVDXIO_sDdBufInfo   * psEndBytesBufInfo;        \/*!< Pointer to "End Bytes Buffer" memory structure.                                        *\/$/;"	m	struct:__anon78
psFEBufInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    MSVDXIO_sDdBufInfo   * psFEBufInfo;              \/*!< Pointer to "FE Buffer" memory structure.                                               *\/$/;"	m	struct:__anon78
psFEBufInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	/^    MSVDXIO_sDdBufInfo    * psFEBufInfo;$/;"	m	struct:__anon79
psFWPPS	vdec/kernel_device/include/bspp_km.h	/^    BSPP_sDdBufInfo       * psFWPPS;    $/;"	m	struct:__anon16
psFWSequence	vdec/kernel_device/include/bspp_km.h	/^	BSPP_sDdBufInfo       * psFWSequence;$/;"	m	struct:__anon16
psFeature	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^                          		 sysbrg_user_pointer psFeature;$/;"	m	struct:__anon657::__anon658::__anon660
psFile	imgvideo/port_fwrk/libraries/perflog/linux/code/perflog_api.c	/^    struct dentry               *psFile;$/;"	m	struct:__anon622	typeref:struct:__anon622::dentry	file:
psFirstFieldFwMsg	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    DECODER_sFwMessage    * psFirstFieldFwMsg;  \/*!< Pointer to firmware decoded information.                                       *\/$/;"	m	struct:__anon59	file:
psFirstFieldFwMsg	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    DECODER_sFwMessage   * psFirstFieldFwMsg;        \/*!< Debug                                                                                  *\/$/;"	m	struct:__anon78
psFrame	encode/kernel_device/include/apiinternal.h	/^	IMG_FRAME *psFrame;$/;"	m	struct:__anon508
psGencFragmentBuffer	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_sDdBufMapInfo  * psGencFragmentBuffer; \/*!< GENC fragment buffer *\/$/;"	m	struct:__anon47
psHash	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^    struct sHash * psHash;$/;"	m	struct:sArena	typeref:struct:sArena::sHash	file:
psHdrInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    RES_sResInfo         * psHdrInfo;                \/*!< Pointer to FW "Header Data Structure" memory structure.                                *\/$/;"	m	struct:__anon78
psHeaderBuffer	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_BUFFER *psHeaderBuffer;$/;"	m	struct:__anon516
psHevcInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    RES_sResInfo         * psHevcInfo;               \/*!< Pointer to additional HEVC buffer  memory structure.                                   *\/$/;"	m	struct:__anon78
psHwCtx	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    HWCTRL_sHwCtx *  psHwCtx;  \/*!< HWCTRL context.  *\/$/;"	m	struct:__anon89	file:
psInLoopPixelInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.c	/^    PIXEL_sPixelInfo          *  psInLoopPixelInfo;$/;"	m	struct:__anon95	file:
psInPixelInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^    PIXEL_sPixelInfo          * psInPixelInfo;$/;"	m	struct:__anon90
psInternalSourceFrames	encode/kernel_device/include/apiinternal.h	/^	IMG_FRAME_ARRAY		*psInternalSourceFrames;					\/\/!< Frames placed in slots when using internal source frame allocation$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
psIntraBufInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    MSVDXIO_sDdBufInfo   * psIntraBufInfo;           \/*!< Pointer to "Intra Buffer" memory structure.                                            *\/$/;"	m	struct:__anon78
psIntraBufInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	/^    MSVDXIO_sDdBufInfo    * psIntraBufInfo;$/;"	m	struct:__anon79
psLastBePictDecRes	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    DECODER_sPictDecRes *   psLastBePictDecRes;         \/*!< Pointer to device resource of newest decoded back-end picture$/;"	m	struct:__anon55	file:
psMBParamBuf	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_sDdBufMapInfo *  psMBParamBuf;  \/*!< MB Parameter buffer.                                               *\/$/;"	m	struct:__anon47
psMTXContextDataCopy	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^	struct MEMORY_INFO_TAG* psMTXContextDataCopy[TOPAZHP_MAX_POSSIBLE_STREAMS];  \/\/!< Copy of MTX Context Data during hibernate$/;"	m	struct:tag_IMG_FW_CONTEXT	typeref:struct:tag_IMG_FW_CONTEXT::MEMORY_INFO_TAG
psMTXRegCopy	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^	IMG_UINT32 *psMTXRegCopy;				\/\/!< Copy of MTX Register block during hibernate$/;"	m	struct:tag_IMG_FW_CONTEXT
psMsg	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^    SYSOSKM_sHisrMsg           psMsg;         \/\/!< work queue message$/;"	m	struct:__anon618	file:
psMsgQueue	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    VXD_sMsgQueue   *  psMsgQueue;$/;"	m	struct:__anon144
psMtxEncContextMem	encode/kernel_device/include/apiinternal.h	/^	struct MEMORY_INFO_TAG* psMtxEncContextMem;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT	typeref:struct:tag_IMG_VIDEO_CONTEXT::MEMORY_INFO_TAG
psName	imgvideo/secure_media/target/include/target.h	/^    TARGET_sName *            psName;$/;"	m	struct:__anon577
psNext	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	struct _LIST_ITEM_ *psNext;		\/\/!< Next item in the list$/;"	m	struct:_LIST_ITEM_	typeref:struct:_LIST_ITEM_::_LIST_ITEM_
psNext	imgvideo/imglib/libraries/talmmu_api/code/hash.c	/^	struct sBucket * psNext;$/;"	m	struct:sBucket	typeref:struct:sBucket::sBucket	file:
psNext	imgvideo/imglib/libraries/talmmu_api/code/pool.c	/^    struct sBuffer * psNext;$/;"	m	struct:sBuffer	typeref:struct:sBuffer::sBuffer	file:
psNext	imgvideo/imglib/libraries/talmmu_api/code/pool.c	/^    struct sObject * psNext;$/;"	m	struct:sObject	typeref:struct:sObject::sObject	file:
psNext	imgvideo/secure_media/target/include/target.h	/^    struct TARGET_sBurnMem_tag *  psNext;              \/\/Pointer to next element in the list$/;"	m	struct:TARGET_sBurnMem_tag	typeref:struct:TARGET_sBurnMem_tag::TARGET_sBurnMem_tag
psNext	imgvideo/secure_media/target/include/target.h	/^    struct TARGET_sDashIF_tag *  psNext;          \/\/Pointer to next element in the list$/;"	m	struct:TARGET_sDashIF_tag	typeref:struct:TARGET_sDashIF_tag::TARGET_sDashIF_tag
psNext	imgvideo/secure_media/target/include/target.h	/^    struct TARGET_sDeviceIp_tag *  psNext;            \/\/Pointer to next element in the list$/;"	m	struct:TARGET_sDeviceIp_tag	typeref:struct:TARGET_sDeviceIp_tag::TARGET_sDeviceIp_tag
psNext	imgvideo/secure_media/target/include/target.h	/^    struct TARGET_sDirectIF_tag *  psNext;            \/\/Pointer to next element in the list$/;"	m	struct:TARGET_sDirectIF_tag	typeref:struct:TARGET_sDirectIF_tag::TARGET_sDirectIF_tag
psNext	imgvideo/secure_media/target/include/target.h	/^    struct TARGET_sName_tag *  psNext;          \/\/Pointer to next in the list$/;"	m	struct:TARGET_sName_tag	typeref:struct:TARGET_sName_tag::TARGET_sName_tag
psNext	imgvideo/secure_media/target/include/target.h	/^    struct TARGET_sPDumpIF_tag *  psNext;              \/\/Pointer to next element in the list$/;"	m	struct:TARGET_sPDumpIF_tag	typeref:struct:TARGET_sPDumpIF_tag::TARGET_sPDumpIF_tag
psNext	imgvideo/secure_media/target/include/target.h	/^    struct TARGET_sPciDevice_tag *  psNext;         \/\/Pointer to next element in the list$/;"	m	struct:TARGET_sPciDevice_tag	typeref:struct:TARGET_sPciDevice_tag::TARGET_sPciDevice_tag
psNext	imgvideo/secure_media/target/include/target.h	/^    struct TARGET_sPciInterface_tag *  psNext;               \/\/Pointer to next element in the list$/;"	m	struct:TARGET_sPciInterface_tag	typeref:struct:TARGET_sPciInterface_tag::TARGET_sPciInterface_tag
psNext	imgvideo/secure_media/target/include/target.h	/^    struct TARGET_sPciMemory_tag *  psNext;         \/\/Pointer to next element in the list$/;"	m	struct:TARGET_sPciMemory_tag	typeref:struct:TARGET_sPciMemory_tag::TARGET_sPciMemory_tag
psNext	imgvideo/secure_media/target/include/target.h	/^    struct TARGET_sPostIF_tag *  psNext;              \/\/Pointer to next element in the list$/;"	m	struct:TARGET_sPostIF_tag	typeref:struct:TARGET_sPostIF_tag::TARGET_sPostIF_tag
psNext	imgvideo/secure_media/target/include/target.h	/^    struct TARGET_sSubDevice_tag *  psNext;               \/\/Pointer to next sub-device$/;"	m	struct:TARGET_sSubDevice_tag	typeref:struct:TARGET_sSubDevice_tag::TARGET_sSubDevice_tag
psNextRegion	imgvideo/imglib/libraries/talmmu_api/include/addr_alloc1.h	/^	ADDR_sRegion *		psNextRegion;		\/*!< Used internally by the ADDR API...$/;"	m	struct:ADDR_tag_sRegion
psObjects	imgvideo/imglib/libraries/talmmu_api/code/pool.c	/^    struct sObject * psObjects;$/;"	m	struct:sPool	typeref:struct:sPool::sObject	file:
psOrigResource	imgvideo/port_fwrk/libraries/pool/code/pool_api.c	/^    POOL_sResource *    psOrigResource;  \/*!< Pointer to the original resource.                              *\/$/;"	m	struct:POOL_tag_sResource	file:
psOutLoopPixelInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.c	/^    const PIXEL_sPixelInfo    *  psOutLoopPixelInfo;$/;"	m	struct:__anon95	file:
psOutPixelInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^    const PIXEL_sPixelInfo    * psOutPixelInfo;$/;"	m	struct:__anon90
psOutputConfig	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    const VDEC_sStrOutputConfig * psOutputConfig;       \/*!< Pointer to output configuration information.           *\/$/;"	m	struct:__anon43
psPDumpIF	imgvideo/secure_media/target/include/target.h	/^    TARGET_sPDumpIF *         psPDumpIF;$/;"	m	struct:__anon577
psParentDevice	imgvideo/secure_media/target/include/target.h	/^    struct TARGET_sDeviceIp_tag *  psParentDevice;    \/\/Parent Device Name, parent socket on which to start this device$/;"	m	struct:TARGET_sDeviceIp_tag	typeref:struct:TARGET_sDeviceIp_tag::TARGET_sDeviceIp_tag
psParentDevice	imgvideo/secure_media/target/include/target.h	/^    struct TARGET_sDirectIF_tag *  psParentDevice;    \/\/Parent Device Info Struct$/;"	m	struct:TARGET_sDirectIF_tag	typeref:struct:TARGET_sDirectIF_tag::TARGET_sDirectIF_tag
psPatchedReconBuffer	encode/kernel_device/include/apiinternal.h	/^	struct MEMORY_INFO_TAG * psPatchedReconBuffer;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT	typeref:struct:tag_IMG_VIDEO_CONTEXT::MEMORY_INFO_TAG
psPciCard	imgvideo/secure_media/target/include/target.h	/^    TARGET_sPciCard *                  psPciCard;            \/\/PCI card info structure$/;"	m	struct:TARGET_sPciInterface_tag
psPciCard	imgvideo/secure_media/target/include/target.h	/^    TARGET_sPciCard *         psPciCard;$/;"	m	struct:__anon577
psPciDevice	imgvideo/secure_media/target/include/target.h	/^    TARGET_sPciDevice *                psPciDevice;          \/\/PCI device base information$/;"	m	struct:TARGET_sPciInterface_tag
psPciDevice	imgvideo/secure_media/target/include/target.h	/^    TARGET_sPciDevice *       psPciDevice;$/;"	m	struct:__anon577
psPciInterface	imgvideo/secure_media/target/include/target.h	/^    TARGET_sPciInterface *    psPciInterface;$/;"	m	struct:__anon577
psPciMemory	imgvideo/secure_media/target/include/target.h	/^    TARGET_sPciMemory *                psPciMemory;          \/\/PCI memory base information$/;"	m	struct:TARGET_sPciInterface_tag
psPciMemory	imgvideo/secure_media/target/include/target.h	/^    TARGET_sPciMemory *       psPciMemory;$/;"	m	struct:__anon577
psPictBuf	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^    VDECDD_sDdPictBuf   * psPictBuf;        \/\/ Pointer to aux picture buffer.$/;"	m	struct:__anon99	file:
psPictBuf	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_sDdBufMapInfo *  psPictBuf;          \/*!< Picture buffer information.                *\/$/;"	m	struct:__anon42
psPictBufConfig	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^                          		 sysbrg_user_pointer psPictBufConfig;$/;"	m	struct:__anon657::__anon658::__anon671
psPictBufConfig	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    VDEC_sPictBufConfig   *  psPictBufConfig;    \/*!< Picture buffer configuration.         *\/$/;"	m	struct:__anon113	file:
psPictHdrInfo	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    const BSPP_sPictHdrInfo     * psPictHdrInfo;        \/*!< Pointer to picture header information.                 *\/$/;"	m	struct:__anon43
psPictHdrInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    BSPP_sPictHdrInfo    * psPictHdrInfo;            \/*!< Pointer to picture header information.                                                 *\/$/;"	m	struct:__anon78
psPictRefRes	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    DECODER_sPictRefRes   * psPictRefRes;       \/*!< Pointer to stream resource used for picture.                                   *\/$/;"	m	struct:__anon59	file:
psPictRefRes	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    DECODER_sPictRefRes  * psPictRefRes;             \/*!< Pointer to stream resource for current picture.                                        *\/$/;"	m	struct:__anon78
psPictResInt	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^    VDECDD_sPictResInt  * psPictResInt;      \/\/ Pointer to internal resource which owns aux picture buffer.$/;"	m	struct:__anon99	file:
psPictResInt	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_sPictResInt *  psPictResInt;      \/*!< Internal picture resources.                           *\/$/;"	m	struct:__anon48
psPicture	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    VDECDD_sPicture       * psPicture;          \/*!< Pointer to decoded picture.                                                    *\/$/;"	m	struct:__anon59	file:
psPostIF	imgvideo/secure_media/target/include/target.h	/^    TARGET_sPostIF *          psPostIF;$/;"	m	struct:__anon577
psPreParsedData	vdec/kernel_device/include/bspp_km.h	/^    BSPP_sPreParsedData   * psPreParsedData;$/;"	m	struct:__anon21
psPrevFePictDecRes	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    DECODER_sPictDecRes *   psPrevFePictDecRes;         \/*!< Pointer to device resource of previous front-end picture.                               *\/$/;"	m	struct:__anon55	file:
psPrevPictDecRes	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    DECODER_sPictDecRes  * psPrevPictDecRes;         \/*!< Pointer to device resource for previous picture (inc. fw context).                     *\/$/;"	m	struct:__anon78
psProcContext	imgvideo/port_fwrk/libraries/pman/code/pman_api.c	/^    PMAN_sProcContext *    psProcContext;     \/\/!< Pointer to PMAN_sProcContext structure.$/;"	m	struct:__anon627	file:
psPsrModInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    MSVDXIO_sDdBufInfo  * psPsrModInfo;$/;"	m	struct:__anon65
psPvdecFwCtx	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    MSVDXIO_sDdBufInfo  * psPvdecFwCtx;$/;"	m	struct:__anon65
psReconBuffer	encode/kernel_device/include/apiinternal.h	/^	struct MEMORY_INFO_TAG * psReconBuffer;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT	typeref:struct:tag_IMG_VIDEO_CONTEXT::MEMORY_INFO_TAG
psReconPict	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    VDECDD_sDdPictBuf    * psReconPict;              \/*!< Pointer to "Reconstructed Picture Buffer" memory structure.                            *\/$/;"	m	struct:__anon78
psReconPict	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.h	/^    VDECDD_sDdPictBuf     * psReconPict;$/;"	m	struct:__anon79
psRefFame	encode/kernel_device/include/apiinternal.h	/^	LIST_ITEM *			psRefFame;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
psRegions	imgvideo/imglib/libraries/talmmu_api/include/addr_alloc1.h	/^    ADDR_sRegion *	psRegions;				    \/*!< Pointer the first region in the list.	*\/$/;"	m	struct:__anon788
psResPool	imgvideo/port_fwrk/libraries/pool/code/pool_api.c	/^    POOL_sResPool *     psResPool;       \/*!< Pointer to resource pool.                                      *\/$/;"	m	struct:POOL_tag_sResource	file:
psSchCtx	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    scheduler_sContext *  psSchCtx;             \/*!< Scheduler context.                                               *\/$/;"	m	struct:scheduler_sStreamCtx_tag	file:
psSecondFieldFwMsg	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    DECODER_sFwMessage    * psSecondFieldFwMsg; \/*!< Pointer to firmware decoded information.                                       *\/$/;"	m	struct:__anon59	file:
psSecondFieldFwMsg	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    DECODER_sFwMessage   * psSecondFieldFwMsg;       \/*!< Debug                                                                                  *\/$/;"	m	struct:__anon78
psSegments	vdec/kernel_device/include/bspp_km.h	/^    LST_T                 * psSegments;$/;"	m	struct:__anon21
psSeqResInt	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_sSeqResInt     * psSeqResInt;          \/*!< Sequence resources (GENC buffers) *\/$/;"	m	struct:__anon47
psSharedResource	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^	RMAN_sResource *	psSharedResource;		\/\/!< Pointer to shared resource - only valid for shared resources$/;"	m	struct:RMAN_tag_sResource	file:
psStartCodeBufInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    MSVDXIO_sDdBufInfo   * psStartCodeBufInfo;       \/*!< Pointer to "Start Code Buffer" memory structure.                                       *\/$/;"	m	struct:__anon78
psStartCodeBufInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    MSVDXIO_sDdBufInfo  * psStartCodeBufInfo;$/;"	m	struct:__anon65
psStopInfo	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^                          		 sysbrg_user_pointer psStopInfo;$/;"	m	struct:__anon657::__anon658::__anon667
psStrConfigData	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^			 sysbrg_user_pointer psStrConfigData;$/;"	m	struct:__anon657::__anon658::__anon661
psStrConfigData	vdec/kernel_device/include/bspp_km.h	/^    VDEC_sStrConfigData   * psStrConfigData;$/;"	m	struct:__anon16
psStrOutputConfig	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^                          		 sysbrg_user_pointer psStrOutputConfig;$/;"	m	struct:__anon657::__anon658::__anon671
psStrOutputConfig	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    VDEC_sStrOutputConfig *  psStrOutputConfig;  \/*!< Stream output configuration.  *\/$/;"	m	struct:__anon113	file:
psStrPtdBufInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    MSVDXIO_sDdBufInfo   * psStrPtdBufInfo;          \/*!< Pointer to memory structure which holds Stream Page Table Directory address.           *\/$/;"	m	struct:__anon78
psStrPtdBufInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    MSVDXIO_sDdBufInfo  * psStrPtdBufInfo;$/;"	m	struct:__anon65
psStrStatus	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^                          		 sysbrg_user_pointer psStrStatus;$/;"	m	struct:__anon657::__anon658::__anon676
psStrStatus	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    VDECDD_sStrStatus *     psStrStatus;        \/*!< Stream status to populate. *\/$/;"	m	struct:__anon118	file:
psStrUnit	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^                          		 sysbrg_user_pointer psStrUnit;$/;"	m	struct:__anon657::__anon658::__anon677
psStrUnit	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    VDECDD_sStrUnit      * psStrUnit;       \/*!< Stream unit.     *\/$/;"	m	struct:__anon112	file:
psStrUnit	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    VDECDD_sStrUnit         * psStrUnit;        \/*!< Pointer to stream unit.                                        *\/$/;"	m	struct:__anon58	file:
psSubDevice	imgvideo/secure_media/target/include/target.h	/^    IMG_VOID*                    psSubDevice;         \/\/Info on devif on which to call$/;"	m	struct:TARGET_sPostIF_tag
psSubDevice	imgvideo/secure_media/target/include/target.h	/^    TARGET_sSubDevice *  psSubDevice;          \/\/Sub-Device list$/;"	m	struct:__anon563
psSyncData	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_SYNC_DATA		*psSyncData;$/;"	m	struct:_PVRSRV_CLIENT_SYNC_INFO_
psSysDev	vdec/platform/sysdev/sysdev_arm_goldfish.c	/^static SYSDEVU_sInfo * psSysDev;$/;"	v	file:
psSysDev	vdec/platform/sysdev/sysdev_hisi.c	/^static SYSDEVU_sInfo *  psSysDev = IMG_NULL;$/;"	v	file:
psTALMMU_sGuardBandOptions	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^}TALMMU_sGuardBandOptions, *psTALMMU_sGuardBandOptions;$/;"	t	typeref:struct:__anon800
psTalDevInfo	imgvideo/secure_media/tal/code/tal.c	/^    TAL_sDeviceInfo       * psTalDevInfo;           \/\/<! Pointer to the device$/;"	m	struct:__anon579	file:
psTaskInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    HWCTRL_sTaskInfo      * psTaskInfo;             \/*!< Pointer to task data.                                                      *\/$/;"	m	struct:__anon87	file:
psTransactionBufInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    MSVDXIO_sDdBufInfo  * psTransactionBufInfo;$/;"	m	struct:__anon65
psTransactionInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    RES_sResInfo         * psTransactionInfo;        \/*!< Pointer to FW "Transaction Data Structure" (#VDECFW_sTransaction) memory structure.    *\/$/;"	m	struct:__anon78
psUPlaneBuffer	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_BUFFER *			psUPlaneBuffer;						\/\/!< pointer to the image buffer$/;"	m	struct:__anon518
psUmAlloc	imgvideo/rpc/sysbrg/src/page_alloc_rpc.h	/^                          		 sysbrg_user_pointer psUmAlloc;$/;"	m	struct:__anon774::__anon775::__anon777
psUmAlloc	imgvideo/rpc/sysbrg/src/page_alloc_rpc.h	/^                          		 sysbrg_user_pointer psUmAlloc;$/;"	m	struct:__anon774::__anon775::__anon778
psVPlaneBuffer	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_BUFFER *			psVPlaneBuffer;						\/\/!< pointer to the image buffer$/;"	m	struct:__anon518
psVal	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^                          		 sysbrg_user_pointer psVal;$/;"	m	struct:__anon733::__anon734::__anon736
psVal	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^                          		 sysbrg_user_pointer psVal;$/;"	m	struct:__anon733::__anon734::__anon739
psVlcIdxTableBufInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    MSVDXIO_sDdBufInfo   * psVlcIdxTableBufInfo;     \/*!< Pointer to "VLC Index Table Buffer" memory structure.                                  *\/$/;"	m	struct:__anon78
psVlcTablesBufInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    MSVDXIO_sDdBufInfo   * psVlcTablesBufInfo;       \/*!< Pointer to "VLC Tables Buffer" memory structure.                                       *\/$/;"	m	struct:__anon78
psWorkQueue	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^    struct workqueue_struct *  psWorkQueue;   \/\/!< Work Queue$/;"	m	struct:__anon618	typeref:struct:__anon618::workqueue_struct	file:
psWrapperControl	imgvideo/secure_media/target/include/target.h	/^    TARGET_sWrapperControl *  psWrapperControl;$/;"	m	struct:__anon577
psYPlaneBuffer	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_BUFFER *			psYPlaneBuffer;						\/\/!< pointer to the image buffer$/;"	m	struct:__anon518
pscIntDefineNames	encode/firmware/topaz_hp/fw_binaries/include_all_fw_variants.h	/^    IMG_CHAR   **pscIntDefineNames;$/;"	m	struct:IMG_COMPILED_FW_BIN_RECORD
pstart	imgvideo/port_fwrk/libraries/sysmem/carveout/code/sysmem_api_km.c	/^    IMG_PHYSADDR   pstart;$/;"	m	struct:priv_params	file:
pstart	imgvideo/port_fwrk/libraries/sysmem/devif/code/sysmem_api_km.c	/^    IMG_PHYSADDR pstart;$/;"	m	struct:priv_params	file:
pszBuf	imgvideo/port_fwrk/include/servicesext.h	/^    IMG_CHAR*		pszBuf;$/;"	m	struct:_PVRSRV_REGISTRY_INFO_
pszCommandFile	imgvideo/secure_media/target/include/target.h	/^    IMG_CHAR *                    pszCommandFile;      \/\/File sharing pdump commands$/;"	m	struct:TARGET_sPDumpIF_tag
pszCompName	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^	IMG_CHAR *				pszCompName;			\/\/!< Resource allocator name					$/;"	m	struct:__anon606	file:
pszConfigFile	imgvideo/secure_media/target/include/target.h	/^    IMG_CHAR *                pszConfigFile;$/;"	m	struct:__anon577
pszContextName	imgvideo/secure_media/target/include/target.h	/^    IMG_CHAR * pszContextName;$/;"	m	struct:__anon576
pszDashName	imgvideo/secure_media/target/include/target.h	/^    IMG_CHAR *                   pszDashName;     \/\/Dash Name$/;"	m	struct:TARGET_sDashIF_tag
pszDevName	imgvideo/rpc/sysbrg/src/dman_api_rpc.h	/^			 sysbrg_user_pointer pszDevName;$/;"	m	struct:__anon749::__anon750::__anon754
pszDeviceName	encode/kernel_device/include/topaz_device.h	/^	IMG_CHAR *				pszDeviceName;			\/*!< Device name. *\/$/;"	m	struct:__anon509
pszDeviceName	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^    IMG_CHAR *              pszDeviceName;				\/\/!< Pointer to device name$/;"	m	struct:__anon792
pszDeviceName	imgvideo/port_fwrk/include/sysdev_api_km.h	/^	IMG_CHAR *				pszDeviceName;		\/\/!< The device name$/;"	m	struct:__anon595
pszDeviceName	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^	IMG_CHAR *				pszDeviceName;			\/\/!< Device name					$/;"	m	struct:__anon604	file:
pszDeviceName	imgvideo/secure_media/tal/code/tal.c	/^    IMG_CHAR *  pszDeviceName;      \/\/<! Device name$/;"	m	struct:__anon578	file:
pszDeviceName	imgvideo/secure_media/target/include/target.h	/^    IMG_CHAR *                      pszDeviceName;  \/\/Device Name$/;"	m	struct:TARGET_sPciMemory_tag
pszDeviceName	imgvideo/secure_media/target/include/target.h	/^    IMG_CHAR *                      pszDeviceName;  \/\/Device name$/;"	m	struct:TARGET_sPciDevice_tag
pszDeviceName	imgvideo/secure_media/target/include/target.h	/^    IMG_CHAR *                     pszDeviceName;     \/\/Device Name$/;"	m	struct:TARGET_sDeviceIp_tag
pszDeviceName	imgvideo/secure_media/target/include/target.h	/^    IMG_CHAR *                     pszDeviceName;     \/\/Device name$/;"	m	struct:TARGET_sDirectIF_tag
pszDeviceName	imgvideo/secure_media/target/include/target.h	/^    IMG_CHAR *                    pszDeviceName;       \/\/Device name$/;"	m	struct:TARGET_sBurnMem_tag
pszDeviceName	imgvideo/secure_media/target/include/target.h	/^    IMG_CHAR *                    pszDeviceName;       \/\/Device name$/;"	m	struct:TARGET_sPDumpIF_tag
pszDeviceName	imgvideo/secure_media/target/include/target.h	/^    IMG_CHAR *                   pszDeviceName;       \/\/Device name$/;"	m	struct:TARGET_sPostIF_tag
pszDeviceName	imgvideo/secure_media/target/include/target.h	/^    IMG_CHAR *                   pszDeviceName;   \/\/Device name$/;"	m	struct:TARGET_sDashIF_tag
pszDeviceName	imgvideo/secure_media/target/include/target.h	/^    IMG_CHAR *                 pszDeviceName;   \/\/Device name$/;"	m	struct:TARGET_sName_tag
pszDeviceName	imgvideo/secure_media/target/include/target.h	/^    IMG_CHAR *           pszDeviceName;        \/\/Device name$/;"	m	struct:__anon563
pszDeviceName	vdec/secure_media/secure_img/libraries/device_interface/include/secure_device.h	/^	IMG_CHAR *					pszDeviceName;		\/\/!< The device name$/;"	m	struct:__anon190
pszDriverVersion	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^static IMG_CHAR *pszDriverVersion="Driver Version:Local Driver Build";$/;"	v	file:
pszGetSubDev	imgvideo/secure_media/target/include/target.h	/^    IMG_CHAR *                pszGetSubDev;$/;"	m	struct:__anon577
pszInputDirectory	imgvideo/secure_media/target/include/target.h	/^    IMG_CHAR *                    pszInputDirectory;   \/\/Directory in which files being read should be$/;"	m	struct:TARGET_sPDumpIF_tag
pszKey	imgvideo/port_fwrk/include/servicesext.h	/^    IMG_CHAR*		pszKey;$/;"	m	struct:_PVRSRV_REGISTRY_INFO_
pszMemArenaName	imgvideo/secure_media/target/include/target.h	/^    IMG_CHAR *           pszMemArenaName;      \/\/Name of the memory arena to which the$/;"	m	struct:__anon563
pszMemBaseName	imgvideo/secure_media/target/include/target.h	/^    IMG_CHAR *                 pszMemBaseName;  \/\/Memory Basename (used in RTL Select Vector)$/;"	m	struct:TARGET_sName_tag
pszMemName	imgvideo/secure_media/target/include/target.h	/^    IMG_CHAR *                      pszMemName;           \/\/Memory Sub-Device Name$/;"	m	struct:TARGET_sSubDevice_tag
pszMemSpace	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^    IMG_CHAR              * pszMemSpace;$/;"	m	struct:__anon130	file:
pszMemSpaceName	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^    IMG_CHAR *              pszMemSpaceName;    \/\/!< Name of the memory space for memory allocations$/;"	m	struct:__anon795
pszMemSpaceName	imgvideo/secure_media/tal/code/tal.c	/^    IMG_CHAR              * pszMemSpaceName;        \/\/<! Memory space name flags$/;"	m	struct:__anon579	file:
pszMemorySpaceName	imgvideo/secure_media/target/include/target.h	/^    IMG_CHAR *                pszMemorySpaceName;  \/\/Memory space name$/;"	m	struct:__anon566
pszModuleName	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_drv.c	/^static const IMG_CHAR *  pszModuleName = IMGSYSBRG_MODULE_NAME;$/;"	v	file:
pszName	imgvideo/imglib/libraries/talmmu_api/code/pool.c	/^    IMG_CHAR * pszName;$/;"	m	struct:sPool	file:
pszName	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^    IMG_CHAR * pszName;$/;"	m	struct:sArena	file:
pszName	imgvideo/imglib/libraries/talmmu_api/include/addr_alloc1.h	/^	IMG_CHAR *			pszName;			\/*!< A pointer to a sring containing the name of the region.$/;"	m	struct:ADDR_tag_sRegion
pszName	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api_km.c	/^    IMG_CHAR *    pszName; \/*!< Name of the option *\/$/;"	m	struct:__anon611	file:
pszName	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^    IMG_CHAR              * pszName;$/;"	m	struct:__anon130	file:
pszOutputDirectory	imgvideo/secure_media/target/include/target.h	/^    IMG_CHAR *                    pszOutputDirectory;  \/\/Directory in which files being written should be$/;"	m	struct:TARGET_sPDumpIF_tag
pszPageDirMemSpaceName	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^    IMG_CHAR *              pszPageDirMemSpaceName;		\/\/!< Name of the memory space for page directory allocations$/;"	m	struct:__anon792
pszPageTableMemSpaceName	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^    IMG_CHAR *              pszPageTableMemSpaceName;	\/\/!< Name of the memory space for page table allocations$/;"	m	struct:__anon792
pszPciInterfaceName	imgvideo/secure_media/target/include/target.h	/^    IMG_CHAR *                         pszPciInterfaceName;  \/\/PCI Interface name$/;"	m	struct:TARGET_sPciInterface_tag
pszRegBaseName	imgvideo/secure_media/target/include/target.h	/^    IMG_CHAR *                 pszRegBaseName;  \/\/Register Basename (used in RTL Select Vector)$/;"	m	struct:TARGET_sName_tag
pszRegName	imgvideo/secure_media/target/include/target.h	/^    IMG_CHAR *                      pszRegName;           \/\/Register Sub-Device Name$/;"	m	struct:TARGET_sSubDevice_tag
pszRemoteName	imgvideo/secure_media/target/include/target.h	/^    IMG_CHAR *                     pszRemoteName;     \/\/Remote Machine, Host Name (Alternative to IP address)$/;"	m	struct:TARGET_sDeviceIp_tag
pszResName	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^	IMG_CHAR *			pszResName;				\/\/!< Resource name, IMG_NULL if no name$/;"	m	struct:RMAN_tag_sResource	file:
pszReturnData	imgvideo/secure_media/target/include/target.h	/^    IMG_CHAR *                    pszReturnData;       \/\/File for returned data\/$/;"	m	struct:TARGET_sPDumpIF_tag
pszSendData	imgvideo/secure_media/target/include/target.h	/^    IMG_CHAR *                    pszSendData;         \/\/File for transfer of data between device and host$/;"	m	struct:TARGET_sPDumpIF_tag
pszVal	imgvideo/port_fwrk/include/dbgopt_api_um.h	/^    IMG_CHAR*   pszVal;$/;"	m	union:__anon585
pszValue	imgvideo/port_fwrk/include/servicesext.h	/^    IMG_CHAR*		pszValue;$/;"	m	struct:_PVRSRV_REGISTRY_INFO_
ptd_phys_addr	encode/kernel_device/libraries/topaz_hp/code/memmgr/memmgr_km.c	/^	IMG_UINT32 ptd_phys_addr;$/;"	m	struct:Topaz_CoreMMUContext	file:
ptd_phys_addr	encode/kernel_device/libraries/topaz_hp/code/topazmmu.c	/^	IMG_UINT32 ptd_phys_addr;$/;"	m	struct:Topaz_CoreMMUContext	file:
ptr	imgvideo/include/img_types.h	/^    void * ptr;$/;"	m	union:sysbrg_user_pointer_struct
pui32AttachId	imgvideo/rpc/sysbrg/src/page_alloc_rpc.h	/^                          		 sysbrg_user_pointer pui32AttachId;$/;"	m	struct:__anon774::__anon775::__anon776
pui32AttachId	imgvideo/rpc/sysbrg/src/wrap_utils_rpc.h	/^                          		 sysbrg_user_pointer pui32AttachId;$/;"	m	struct:__anon764::__anon765::__anon766
pui32BufMapId	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^                          		 sysbrg_user_pointer pui32BufMapId;$/;"	m	struct:__anon657::__anon658::__anon669
pui32BufMapId	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    IMG_UINT32            * pui32BufMapId;    \/*!< Buffer map id.                      *\/$/;"	m	struct:__anon110	file:
pui32ConnId	imgvideo/rpc/sysbrg/src/dman_api_rpc.h	/^                          		 sysbrg_user_pointer pui32ConnId;$/;"	m	struct:__anon749::__anon750::__anon754
pui32ConnId	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    IMG_UINT32            * pui32ConnId;        \/* Connection ID.     *\/$/;"	m	struct:__anon106	file:
pui32Data	encode/firmware/topaz_hp/fw_binaries/include_all_fw_variants.h	/^    IMG_UINT32 *pui32Text, *pui32Data;$/;"	m	struct:IMG_COMPILED_FW_BIN_RECORD
pui32Data	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^    IMG_UINT32 *pui32Data;        \/* Host data buffer. *\/$/;"	m	struct:__anon171	file:
pui32Data	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext.h	/^    IMG_UINT32 *  pui32Data;$/;"	m	struct:__anon158
pui32DataDeloc	encode/firmware/topaz_hp/fw_binaries/include_all_fw_variants.h	/^    IMG_UINT32 *pui32TextReloc, *pui32DataDeloc;$/;"	m	struct:IMG_COMPILED_FW_BIN_RECORD
pui32DataReloc	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext.h	/^    IMG_UINT32 *  pui32DataReloc;$/;"	m	struct:__anon158
pui32DeviceId	imgvideo/rpc/sysbrg/src/dman_api_rpc.h	/^                          		 sysbrg_user_pointer pui32DeviceId;$/;"	m	struct:__anon749::__anon750::__anon752
pui32IntDefines	encode/firmware/topaz_hp/fw_binaries/include_all_fw_variants.h	/^    IMG_UINT32 *pui32IntDefines;$/;"	m	struct:IMG_COMPILED_FW_BIN_RECORD
pui32KmBuildFlags	imgvideo/rpc/sysbrg/src/dman_api_rpc.h	/^			 sysbrg_user_pointer pui32KmBuildFlags;$/;"	m	struct:__anon749::__anon750::__anon753
pui32KmMemBase	imgvideo/port_fwrk/include/sysdev_utils.h	/^	IMG_UINT32 *			pui32KmMemBase;$/;"	m	struct:SYSDEVU_sInfo
pui32KmRegBase	imgvideo/port_fwrk/include/sysdev_utils.h	/^	IMG_UINT32 *			pui32KmRegBase;		\/\/!< A pointer to the device register base in kernel mode - IMG_NULL if not defined$/;"	m	struct:SYSDEVU_sInfo
pui32MTXTOPAZFWData	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^	IMG_UINT32 *pui32MTXTOPAZFWData;        \/\/!< Pointer to MTX Firmware Data Section$/;"	m	struct:tag_IMG_FW_CONTEXT
pui32MTXTOPAZFWText	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^	IMG_UINT32 *pui32MTXTOPAZFWText;        \/\/!< Pointer to MTX Firmware Text Section$/;"	m	struct:tag_IMG_FW_CONTEXT
pui32NumPipes	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^                          		 sysbrg_user_pointer pui32NumPipes;$/;"	m	struct:__anon700::__anon701::__anon702
pui32PageDir	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_UINT32 *             pui32PageDir;        \/\/!< Pointer to memory that represents the page table directory$/;"	m	struct:__anon813	file:
pui32PageTable	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_UINT32 *  pui32PageTable;                        \/*!< Pointer to memory that represents the page table.     *\/$/;"	m	struct:__anon814	file:
pui32RefCount	vdec/kernel_device/libraries/vdecdd/code/resource.c	/^    IMG_UINT32 *  pui32RefCount;$/;"	m	struct:RESOURCE_sListElem_tag	file:
pui32RegionSize	imgvideo/rpc/sysbrg/src/wrap_utils_rpc.h	/^                          		 sysbrg_user_pointer pui32RegionSize;$/;"	m	struct:__anon764::__anon765::__anon767
pui32RegisterSpace	imgvideo/secure_media/tal/code/tal.c	/^    IMG_UINT32            * pui32RegisterSpace;     \/\/<! Pointer to register base$/;"	m	struct:__anon579	file:
pui32StrId	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^                          		 sysbrg_user_pointer pui32StrId;$/;"	m	struct:__anon657::__anon658::__anon661
pui32StrId	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    IMG_UINT32             * pui32StrId;       \/*!< Stream id.                           *\/$/;"	m	struct:__anon105	file:
pui32Text	encode/firmware/topaz_hp/fw_binaries/include_all_fw_variants.h	/^    IMG_UINT32 *pui32Text, *pui32Data;$/;"	m	struct:IMG_COMPILED_FW_BIN_RECORD
pui32Text	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext.h	/^    IMG_UINT32 *  pui32Text;$/;"	m	struct:__anon158
pui32TextReloc	encode/firmware/topaz_hp/fw_binaries/include_all_fw_variants.h	/^    IMG_UINT32 *pui32TextReloc, *pui32DataDeloc;$/;"	m	struct:IMG_COMPILED_FW_BIN_RECORD
pui32TextReloc	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext.h	/^    IMG_UINT32 *  pui32TextReloc;$/;"	m	struct:__anon158
pui32TextRelocFullAddr	encode/firmware/topaz_hp/fw_binaries/include_all_fw_variants.h	/^    IMG_UINT32 *pui32TextRelocFullAddr, *pui32TextRelocType;$/;"	m	struct:IMG_COMPILED_FW_BIN_RECORD
pui32TextRelocFullAddr	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext.h	/^    IMG_UINT32 *  pui32TextRelocFullAddr;$/;"	m	struct:__anon158
pui32TextRelocType	encode/firmware/topaz_hp/fw_binaries/include_all_fw_variants.h	/^    IMG_UINT32 *pui32TextRelocFullAddr, *pui32TextRelocType;$/;"	m	struct:IMG_COMPILED_FW_BIN_RECORD
pui32WritebackVal	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^                          		 sysbrg_user_pointer pui32WritebackVal;$/;"	m	struct:__anon700::__anon701::__anon706
pui64Buffer	imgvideo/port_fwrk/libraries/perflog/linux/code/perflog_api.c	/^    IMG_UINT64                  *pui64Buffer;$/;"	m	struct:__anon621	file:
pui64DevMemoryBase	imgvideo/port_fwrk/include/sysdev_utils.h	/^	IMG_UINT64				pui64DevMemoryBase;$/;"	m	struct:SYSDEVU_sInfo
pui64KmAddr	imgvideo/rpc/sysbrg/src/wrap_utils_rpc.h	/^                          		 sysbrg_user_pointer pui64KmAddr;$/;"	m	struct:__anon764::__anon765::__anon767
pui8TextRelocType	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext.h	/^    IMG_UINT8 *   pui8TextRelocType;$/;"	m	struct:__anon158
pvAlphaBufAddr	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	IMG_UINT8 *			pvAlphaBufAddr;$/;"	m	struct:__anon823
pvAlphaBufBaseAddr	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^    IMG_UINT8 *         pvAlphaBufBaseAddr;		\/* The byte address of the		*\/$/;"	m	struct:__anon823
pvBufCbParam	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^                          		 sysbrg_user_pointer pvBufCbParam;$/;"	m	struct:__anon657::__anon658::__anon669
pvBufCbParam	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    IMG_VOID *              pvBufCbParam;    \/*!< A pointer to client specific data.  *\/$/;"	m	struct:__anon110	file:
pvBufCbParam	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_VOID *              pvBufCbParam;      \/*!< A pointer to client specific data.           *\/$/;"	m	struct:VDECDD_tag_sDdBufMapInfo
pvCallbackParameter	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^    IMG_VOID                      * pvCallbackParameter;    \/*!< Pointer to device callback parameter.  *\/$/;"	m	struct:__anon131	file:
pvCmdData	imgvideo/port_fwrk/include/sysbrg_api.h	/^    sysbrg_user_pointer	pvCmdData;			\/\/!< A pointer to the command data (arguments)$/;"	m	struct:__anon586
pvColour	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_VOID*			pvColour;$/;"	m	struct:PVRSRV_CURSOR_SHAPE_TAG
pvCompAttachmentData	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^    IMG_VOID *             pvCompAttachmentData;  \/\/!< Pointer to resource allocator specific data$/;"	m	struct:__anon606	file:
pvCompInitUserData	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^static IMG_VOID *              pvCompInitUserData;         \/*!< Callback user data from component.           *\/$/;"	v	file:
pvCompInitUserData	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    IMG_VOID *              pvCompInitUserData;  \/*!< Callback user data from component.                    *\/$/;"	m	struct:scheduler_sContext_tag	file:
pvCompInitUserData	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_VOID *                  pvCompInitUserData;                 \/*!< Callback user data from component.                         *\/$/;"	m	struct:__anon54	file:
pvCompInitUserData	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    IMG_VOID *              pvCompInitUserData;$/;"	m	struct:__anon87	file:
pvCpuKmAddr	imgvideo/port_fwrk/include/sysmem_utils.h	/^    IMG_VOID *      pvCpuKmAddr;          \/\/!< CPU kernel mode address$/;"	m	struct:__anon590
pvCpuKmAddrMemBase	imgvideo/port_fwrk/libraries/sysdev/linux/code/sysdev_api_km.c	/^    IMG_VOID *  pvCpuKmAddrMemBase;    \/\/!< Kernel mode CPU address of device memory$/;"	m	struct:__anon610	file:
pvCpuLinearAddr	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_VOID *              pvCpuLinearAddr;      \/*!< CPU linear address                                                    *\/$/;"	m	struct:__anon815	file:
pvCpuLinearAddr	vdec/apis/vdec/libraries/include/vdec_int.h	/^    IMG_VOID *  pvCpuLinearAddr;  \/*!< CPU linear address of the buffer.  *\/$/;"	m	struct:__anon244
pvCpuNonAlignedAddr	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_VOID *              pvCpuNonAlignedAddr;  \/*!< CPU non-aligned linear address                                        *\/$/;"	m	struct:__anon815	file:
pvCpuVirt	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_VOID *      pvCpuVirt;          \/*!< The CPU virtual address  (mapped into the local cpu MMU)          *\/$/;"	m	struct:__anon174
pvCpuVirt	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_buf.h	/^    IMG_VOID *      pvCpuVirt;          \/*!< The CPU virtual address  (mapped into the local cpu MMU)          *\/$/;"	m	struct:__anon162
pvData	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_VOID *pvData;				\/\/!< pointer to list item data$/;"	m	struct:_LIST_ITEM_
pvData	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.c	/^    IMG_VOID      * pvData;$/;"	m	struct:__anon69	file:
pvDecCore	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    IMG_VOID *              pvDecCore;$/;"	m	struct:__anon87	file:
pvDetileBuffer	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_VOID *              pvDetileBuffer;       \/*! Alternate buffer for de-tiling                                         *\/$/;"	m	struct:__anon815	file:
pvDevConnectionData	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^	IMG_VOID *				pvDevConnectionData;	\/\/!< Pointer to device connection data		$/;"	m	struct:__anon605	file:
pvDevGlobalData	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^	IMG_VOID *				pvDevGlobalData;		\/\/!< Pointer to device global data	$/;"	m	struct:__anon604	file:
pvDevInstanceData	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^	IMG_VOID *				pvDevInstanceData;		\/\/!< Pointer to device instance data	$/;"	m	struct:__anon604	file:
pvImplData	imgvideo/port_fwrk/include/sysmem_utils.h	/^    IMG_VOID *      pvImplData;           \/\/!< Pointer that holds data specific to sysmem implementation$/;"	m	struct:__anon590
pvIndexTable	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.c	/^    IMG_VOID      * pvIndexTable;$/;"	m	struct:__anon69	file:
pvItem	vdec/kernel_device/libraries/vdecdd/code/resource.c	/^    IMG_VOID *    pvItem;$/;"	m	struct:RESOURCE_sListElem_tag	file:
pvKmAddr	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	/^    void __iomem *  pvKmAddr;$/;"	m	struct:pci_mem	file:
pvKmMemory	imgvideo/port_fwrk/libraries/sysdev/generic/code/sysdev_api_km.c	/^	IMG_VOID *		pvKmMemory;						\/*!< Pointer to Device Memory	*\/$/;"	m	struct:__anon609	file:
pvKmRegBase	imgvideo/secure_media/target/include/target.h	/^    IMG_VOID *           pvKmRegBase;          \/\/CPU virtual address of register base $/;"	m	struct:__anon563
pvKmRegBase	vdec/secure_media/secure_img/libraries/device_interface/include/secure_device.h	/^	IMG_VOID *  		        pvKmRegBase;		\/\/!< A pointer to the device register base in kernel mode - IMG_NULL if not defined$/;"	m	struct:__anon190
pvLineAlphaBufAddr	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^    IMG_UINT8 *         pvLineAlphaBufAddr;$/;"	m	struct:__anon823
pvLineUVBufAddr	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^    IMG_UINT8 *         pvLineUVBufAddr;$/;"	m	struct:__anon823
pvLineVBufAddr	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^    IMG_UINT8 *         pvLineVBufAddr;$/;"	m	struct:__anon823
pvLineYBufAddr	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^    IMG_UINT8 *         pvLineYBufAddr;$/;"	m	struct:__anon823
pvLocParam	imgvideo/port_fwrk/include/sysdev_utils.h	/^	IMG_VOID *				pvLocParam;			\/\/!< Pointer used to retains "located" information$/;"	m	struct:SYSDEVU_sInfo
pvLocParam	vdec/secure_media/secure_img/libraries/device_interface/include/secure_device.h	/^	IMG_VOID *				    pvLocParam;			\/\/!< Pointer used to retains "located" information$/;"	m	struct:__anon190
pvMask	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_VOID*   		pvMask;$/;"	m	struct:PVRSRV_CURSOR_SHAPE_TAG
pvParam	imgvideo/port_fwrk/include/sysdev_utils.h	/^	IMG_VOID *              pvParam;			\/\/!< Pointer to be passed to the Kernel Mode LISR callback$/;"	m	struct:SYSDEVU_sInfo
pvParam	imgvideo/port_fwrk/libraries/pman/code/pman_api.c	/^    IMG_VOID *             pvParam;           \/\/!< Callback parameter$/;"	m	struct:__anon627	file:
pvParam	imgvideo/port_fwrk/libraries/pool/code/pool_api.c	/^    IMG_VOID *          pvParam;         \/*!< Resource pvParam.                                              *\/$/;"	m	struct:POOL_tag_sResource	file:
pvParam	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^    IMG_VOID *          pvParam;				\/\/!< IMG_VOID * parameter$/;"	m	struct:RMAN_tag_sResource	file:
pvParam	imgvideo/port_fwrk/libraries/sysbrg/utils/code/sysbrg_utils.c	/^    IMG_VOID *                 pvParam;           \/\/!< Callback parameter.$/;"	m	struct:__anon628	file:
pvParam	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^    IMG_VOID *                 pvParam;       \/\/!< Callback parameter$/;"	m	struct:__anon618	file:
pvParam	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^    IMG_VOID *               pvParam;$/;"	m	struct:__anon619	file:
pvParam	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^    IMG_VOID *            pvParam;       \/\/!< Callback parameter$/;"	m	struct:__anon617	file:
pvParam	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^    IMG_VOID *         pvParam;    \/\/!< Callback parameter$/;"	m	struct:__anon616	file:
pvParam	vdec/secure_media/secure_img/libraries/device_interface/include/secure_device.h	/^	IMG_VOID *                  pvParam;			\/\/!< Pointer to be passed to the Kernel Mode LISR callback$/;"	m	struct:__anon190
pvPictTagParam	vdec/apis/vdec/include/vdec_api.h	/^    SYSBRG_UINT64           pvPictTagParam;$/;"	m	struct:__anon235
pvPictTagParam	vdec/kernel_device/include/bspp_km.h	/^    IMG_VOID                  * pvPictTagParam;$/;"	m	struct:__anon20
pvRef	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^    IMG_VOID * pvRef;$/;"	m	struct:sBT	file:
pvRegCpuKmAddr	imgvideo/secure_media/tal/code/tal.c	/^    IMG_VOID *  pvRegCpuKmAddr;     \/\/<! Register block address$/;"	m	struct:__anon578	file:
pvRespData	imgvideo/port_fwrk/include/sysbrg_api.h	/^    sysbrg_user_pointer pvRespData;			\/\/!< A pointer to the response data$/;"	m	struct:__anon586
pvSideBandInfo	vdec/apis/vdec/include/vdec_api.h	/^    SYSBRG_UINT64           pvSideBandInfo;$/;"	m	struct:__anon235
pvStrCbParam	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^                          		 sysbrg_user_pointer pvStrCbParam;$/;"	m	struct:__anon657::__anon658::__anon661
pvStrCbParam	vdec/apis/vdec/libraries/include/vdec_int.h	/^    IMG_VOID *              pvStrCbParam;                   \/*!< Callback client defined stream data                    *\/$/;"	m	struct:__anon241
pvStrCbParam	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    IMG_VOID *               pvStrCbParam;     \/*!< Callback client defined stream data  *\/$/;"	m	struct:__anon105	file:
pvStrCbParam	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_VOID *                 pvStrCbParam;               \/*!< Callback client define stream data.              *\/$/;"	m	struct:__anon45
pvStreamUserData	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    IMG_VOID *            pvStreamUserData;     \/*!< User data for this stream.                                       *\/$/;"	m	struct:scheduler_sStreamCtx_tag	file:
pvUVBufAddr	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	IMG_UINT8 *			pvUVBufAddr;$/;"	m	struct:__anon823
pvUVBufBaseAddr	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^    IMG_UINT8 *         pvUVBufBaseAddr;		\/* The byte address of the		*\/$/;"	m	struct:__anon823
pvUserData	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^    IMG_VOID *              pvUserData;            \/*!< Callback user data from component.                                    *\/$/;"	m	struct:__anon100	file:
pvUserData	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_VOID *              pvUserData;                 \/*!< Callback user data from component.                             *\/$/;"	m	struct:__anon55	file:
pvUserIntData	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_VOID *              pvUserIntData;              \/*!< User data associated with interrupt handling.                  *\/$/;"	m	struct:__anon55	file:
pvVBufAddr	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	IMG_UINT8 *			pvVBufAddr;$/;"	m	struct:__anon823
pvVBufBaseAddr	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^    IMG_UINT8 *         pvVBufBaseAddr;		   \/* The byte address of the V		*\/$/;"	m	struct:__anon823
pvVal	imgvideo/port_fwrk/include/dbgopt_api_um.h	/^    IMG_VOID *  pvVal;$/;"	m	struct:__anon584
pvYBufAddr	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	IMG_UINT8 *			pvYBufAddr;$/;"	m	struct:__anon823
pvYBufBaseAddr	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	IMG_UINT8 *         pvYBufBaseAddr;			\/* The byte address of the		*\/$/;"	m	struct:__anon823
qpprime_y_zero_transform_bypass_flag	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT8   qpprime_y_zero_transform_bypass_flag;       \/\/!< syntax element from bitstream$/;"	m	struct:__anon328
quant_precision	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8   quant_precision;$/;"	m	struct:__anon342
quant_type	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8   quant_type;$/;"	m	struct:__anon342
quantum	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^    size_t quantum;$/;"	m	struct:sArena	file:
quarter_sample	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8   quarter_sample;$/;"	m	struct:__anon342
quarterpel	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8  quarterpel;                                   \/\/ 1    bslbf$/;"	m	struct:__anon341
ra_AttemptAllocAligned	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^static IMG_RESULT ra_AttemptAllocAligned($/;"	f	file:
ra_AttemptRandomAllocAligned	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^static IMG_RESULT ra_AttemptRandomAllocAligned($/;"	f	file:
ra_BuildBT	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^static struct sBT * ra_BuildBT($/;"	f	file:
ra_BuildSpanMarker	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^static struct sBT * ra_BuildSpanMarker(IMG_UINT64 ui64Base)$/;"	f	file:
ra_Dump	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^IMG_VOID ra_Dump(struct sArena * psArena)$/;"	f
ra_Dump	imgvideo/imglib/libraries/talmmu_api/code/ra.c	186;"	d	file:
ra_FreeBT	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^static IMG_VOID ra_FreeBT($/;"	f	file:
ra_FreeListInsert	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^static IMG_VOID ra_FreeListInsert($/;"	f	file:
ra_FreeListRemove	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^static IMG_VOID ra_FreeListRemove($/;"	f	file:
ra_InsertResource	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^static IMG_RESULT ra_InsertResource($/;"	f	file:
ra_InsertResourceSpan	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^static struct sBT * ra_InsertResourceSpan($/;"	f	file:
ra_Log2	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^static IMG_UINT32 ra_Log2(IMG_UINT64 ui64Value)$/;"	f	file:
ra_RequestAllocFail	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^static IMG_RESULT ra_RequestAllocFail($/;"	f	file:
ra_SegmentListInsert	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^static IMG_VOID ra_SegmentListInsert($/;"	f	file:
ra_SegmentListInsertAfter	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^static IMG_VOID ra_SegmentListInsertAfter($/;"	f	file:
ra_SegmentListRemove	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^static IMG_VOID ra_SegmentListRemove($/;"	f	file:
ra_SegmentSplit	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^static struct sBT * ra_SegmentSplit($/;"	f	file:
ra_Stats	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^IMG_VOID ra_Stats(struct sArena * psArena)$/;"	f
ra_Stats	imgvideo/imglib/libraries/talmmu_api/code/ra.c	192;"	d	file:
rcMode	encode/firmware/topaz_hp/fw_binaries/include_all_fw_variants.h	/^    IMG_CHAR   *sFormat, *rcMode;$/;"	m	struct:IMG_COMPILED_FW_BIN_RECORD
read_lock	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^	spinlock_t				read_lock;$/;"	m	struct:imgpci_info
readreg32	encode/platform/sysdev/sysdev_pci.c	/^static unsigned int readreg32(struct pci_dev *dev, int bar, unsigned long offset)$/;"	f	file:
readreg32	vdec/platform/sysdev/sysdev_cedarview.c	/^static unsigned int readreg32(struct pci_dev *dev, int bar, unsigned long offset)$/;"	f	file:
readreg32	vdec/platform/sysdev/sysdev_fpga.c	/^static unsigned int readreg32($/;"	f	file:
reduced_resolution_vop_enable	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8   reduced_resolution_vop_enable;$/;"	m	struct:__anon342
redundant_pic_cnt_present_flag	vdec/firmware/include/h264fw_data.h	/^    IMG_BOOL8   redundant_pic_cnt_present_flag;             \/\/!< syntax element from bitstream - 1 bit$/;"	m	struct:__anon330
reg_base_addr	encode/platform/sysdev/sysdev_arm_goldfish.c	/^static void *reg_base_addr;$/;"	v	file:
reg_base_addr	encode/platform/sysdev/sysdev_default.c	/^static void *reg_base_addr;$/;"	v	file:
reg_base_addr	encode/platform/sysdev/sysdev_dt.c	/^static void* reg_base_addr;$/;"	v	file:
reg_base_addr	encode/platform/sysdev/sysdev_hisi.c	/^static void* reg_base_addr;$/;"	v	file:
region	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_drv.h	/^	unsigned long	region;$/;"	m	struct:sysbrg_region_tag
register_info	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^struct register_info {$/;"	s	file:
release_imgpci_class	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static IMG_VOID release_imgpci_class(struct kref *kref)$/;"	f	file:
release_ion_client	imgvideo/platform/hisi/ion_client.c	/^void release_ion_client(void) {$/;"	f
reset_all	encode/platform/sysdev/sysdev_pci.c	/^static void reset_all(struct pci_dev *dev)$/;"	f	file:
reset_all	vdec/platform/sysdev/sysdev_fpga.c	/^static void reset_all($/;"	f	file:
resume_device	imgvideo/port_fwrk/include/sysdev_utils.h	/^	IMG_VOID (*resume_device)(struct SYSDEVU_sInfo *, IMG_BOOL forAPM);$/;"	m	struct:SYSDEV_ops
resync_marker_disable	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8   resync_marker_disable;$/;"	m	struct:__anon342
reversible_vlc	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8   reversible_vlc;$/;"	m	struct:__anon342
rman_CloneResourceHandle	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^static IMG_RESULT rman_CloneResourceHandle($/;"	f	file:
rman_FreeResource	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^static IMG_VOID rman_FreeResource($/;"	f	file:
rman_GetResource	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^static IMG_VOID * rman_GetResource($/;"	f	file:
root	imgvideo/list_utils/include/tre.h	/^    void *root;$/;"	m	struct:TRE_tag
root_dir	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^IMG_HANDLE root_dir;$/;"	v
rpc_filename	encode/kernel_device/include/hostutils_api.h	55;"	d
rpc_filename	encode/kernel_device/include/memmgr_api.h	54;"	d
rpc_filename	imgvideo/kernel_comp/include/page_alloc.h	63;"	d
rpc_filename	imgvideo/kernel_comp/include/wrap_utils.h	68;"	d
rpc_filename	imgvideo/port_fwrk/include/dbgevent_api.h	61;"	d
rpc_filename	imgvideo/port_fwrk/include/dbgopt_api.h	63;"	d
rpc_filename	imgvideo/port_fwrk/include/dman_api.h	62;"	d
rpc_filename	vdec/kernel_device/include/bspp_km.h	72;"	d
rpc_filename	vdec/kernel_device/include/vdecdd.h	70;"	d
rpc_prefix	encode/kernel_device/include/hostutils_api.h	54;"	d
rpc_prefix	encode/kernel_device/include/memmgr_api.h	53;"	d
rpc_prefix	imgvideo/kernel_comp/include/page_alloc.h	62;"	d
rpc_prefix	imgvideo/kernel_comp/include/wrap_utils.h	67;"	d
rpc_prefix	imgvideo/port_fwrk/include/dbgevent_api.h	60;"	d
rpc_prefix	imgvideo/port_fwrk/include/dbgopt_api.h	62;"	d
rpc_prefix	imgvideo/port_fwrk/include/dman_api.h	61;"	d
rpc_prefix	vdec/kernel_device/include/bspp_km.h	71;"	d
rpc_prefix	vdec/kernel_device/include/vdecdd.h	69;"	d
sAVSContext	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    AVSFW_sContextData   sAVSContext;$/;"	m	union:__anon53	file:
sAVSHeader	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.c	/^    AVSFW_sHeaderData  sAVSHeader;$/;"	m	union:__anon70	file:
sAVSSequHdrInfo	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^        VDEC_sAVSSequHdrInfo    sAVSSequHdrInfo;    \/*!< AVS specific sequence header information.     *\/$/;"	m	union:__anon184::__anon185
sActResList	imgvideo/port_fwrk/libraries/pool/code/pool_api.c	/^    LST_T         sActResList;   \/*!< List of active resource structures.           *\/$/;"	m	struct:__anon626	file:
sAllFirmwareBinaries	encode/firmware/topaz_hp/fw_binaries/include_all_fw_variants.h	/^struct IMG_COMPILED_FW_BIN_RECORD *sAllFirmwareBinaries[] = {$/;"	v	typeref:struct:IMG_COMPILED_FW_BIN_RECORD
sAllocInfo	imgvideo/kernel_comp/libraries/page_alloc/code/page_alloc.c	/^    PALLOCKM_sAllocInfo  sAllocInfo;    \/*!< Allocation information         *\/$/;"	m	struct:__anon830	file:
sAltPic	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_sPicture  sAltPic;$/;"	m	struct:__anon355
sAltPic	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_sPicture  sAltPic;$/;"	m	struct:__anon361
sAltPic	vdec/firmware/share/vp8fw_data_shared.h	/^    VP8FW_sPicture  sAltPic;$/;"	m	struct:__anon420
sAltPic	vdec/firmware/share/vp8fw_data_shared.h	/^    VP8FW_sPicture  sAltPic;$/;"	m	struct:__anon426
sAlternate	vdec/firmware/include/avsfw_data.h	/^    VDECFW_sImageBuffer sAlternate;                 \/*!< buffer base addresses for alternate output            *\/$/;"	m	struct:__anon256
sAlternate	vdec/firmware/include/h264fw_data.h	/^    VDECFW_sImageBuffer     sAlternate;  \/\/!< buffer base addresses for alternate output$/;"	m	struct:__anon332
sAlternate	vdec/firmware/include/h264fw_data.h	/^    VDECFW_sImageBuffer sAlternate;             \/\/!< Secondary (alternative) picture buffers$/;"	m	struct:__anon333
sAlternate	vdec/firmware/include/hevcfw_data.h	/^    VDECFW_sImageBuffer sAlternate; \/\/!< Secondary (alternative) picture buffers$/;"	m	struct:__anon369
sAlternate	vdec/firmware/include/hevcfw_data.h	/^    VDECFW_sImageBuffer sAlternate; \/\/!< buffer base addresses for alternate output$/;"	m	struct:__anon365
sAlternate	vdec/firmware/include/mpeg2fw_data.h	/^    VDECFW_sImageBuffer         sAlternate;             \/\/!< buffer base addresses for alternate output$/;"	m	struct:__anon276
sAlternate	vdec/firmware/include/mpeg4fw_data.h	/^    VDECFW_sImageBuffer        sAlternate;                     \/\/!< buffer base addresses for alternate output$/;"	m	struct:__anon345
sAlternate	vdec/firmware/include/mpeg4fw_data.h	/^    VDECFW_sImageBuffer  sAlternate;                     \/\/!< buffer base addresses for alternate output$/;"	m	struct:__anon346
sAlternate	vdec/firmware/include/realfw_data.h	/^    VDECFW_sImageBuffer    sAlternate;               \/\/!< buffer base addresses for alternate output$/;"	m	struct:__anon284
sAlternate	vdec/firmware/include/realfw_data.h	/^    VDECFW_sImageBuffer  sAlternate;               \/\/!< buffer base addresses for alternate output$/;"	m	struct:__anon283
sAlternate	vdec/firmware/include/vc1fw_data.h	/^    VDECFW_sImageBuffer         sAlternate;         \/\/!< buffer base addresses for alternate output$/;"	m	struct:__anon251
sAlternate	vdec/firmware/include/vc1fw_data.h	/^    VDECFW_sImageBuffer sAlternate;                     \/\/!< Secondary (alternative) picture buffers$/;"	m	struct:__anon248
sAlternate	vdec/firmware/include/vp6fw_data.h	/^    VDECFW_sImageBuffer        sAlternate;                     \/\/!< buffer base addresses for alternate output$/;"	m	struct:__anon270
sAlternate	vdec/firmware/include/vp6fw_data.h	/^    VDECFW_sImageBuffer sAlternate;                                 \/\/!< Secondary (alternative) picture buffers$/;"	m	struct:__anon271
sAlternate	vdec/firmware/include/vp8fw_data.h	/^    VDECFW_sImageBuffer				sAlternate;						\/\/!< buffer base addresses for alternate output$/;"	m	struct:__anon353
sAlternate	vdec/firmware/include/vp8fw_data.h	/^    VDECFW_sImageBuffer sAlternate;                                 \/\/!< Secondary (alternative) picture buffers$/;"	m	struct:__anon354
sAlternate	vdec/firmware/share/avsfw_data_shared.h	/^    VDECFW_sImageBuffer sAlternate;                 \/*!< buffer base addresses for alternate output            *\/$/;"	m	struct:__anon386
sAlternate	vdec/firmware/share/h264fw_data_shared.h	/^    VDECFW_sImageBuffer     sAlternate;  \/\/!< buffer base addresses for alternate output$/;"	m	struct:__anon492
sAlternate	vdec/firmware/share/h264fw_data_shared.h	/^    VDECFW_sImageBuffer sAlternate;             \/\/!< Secondary (alternative) picture buffers$/;"	m	struct:__anon493
sAlternate	vdec/firmware/share/hevcfw_data_shared.h	/^    VDECFW_sImageBuffer sAlternate; \/\/!< Secondary (alternative) picture buffers$/;"	m	struct:__anon395
sAlternate	vdec/firmware/share/hevcfw_data_shared.h	/^    VDECFW_sImageBuffer sAlternate; \/\/!< buffer base addresses for alternate output$/;"	m	struct:__anon391
sAlternate	vdec/firmware/share/mpeg2fw_data_shared.h	/^    VDECFW_sImageBuffer         sAlternate;             \/\/!< buffer base addresses for alternate output$/;"	m	struct:__anon411
sAlternate	vdec/firmware/share/mpeg4fw_data_shared.h	/^    VDECFW_sImageBuffer        sAlternate;                     \/\/!< buffer base addresses for alternate output$/;"	m	struct:__anon434
sAlternate	vdec/firmware/share/mpeg4fw_data_shared.h	/^    VDECFW_sImageBuffer  sAlternate;                     \/\/!< buffer base addresses for alternate output$/;"	m	struct:__anon435
sAlternate	vdec/firmware/share/realfw_data_shared.h	/^    VDECFW_sImageBuffer    sAlternate;               \/\/!< buffer base addresses for alternate output$/;"	m	struct:__anon380
sAlternate	vdec/firmware/share/realfw_data_shared.h	/^    VDECFW_sImageBuffer  sAlternate;               \/\/!< buffer base addresses for alternate output$/;"	m	struct:__anon379
sAlternate	vdec/firmware/share/vc1fw_data_shared.h	/^    VDECFW_sImageBuffer         sAlternate;         \/\/!< buffer base addresses for alternate output$/;"	m	struct:__anon406
sAlternate	vdec/firmware/share/vc1fw_data_shared.h	/^    VDECFW_sImageBuffer sAlternate;                     \/\/!< Secondary (alternative) picture buffers$/;"	m	struct:__anon403
sAlternate	vdec/firmware/share/vp6fw_data_shared.h	/^    VDECFW_sImageBuffer        sAlternate;                     \/\/!< buffer base addresses for alternate output$/;"	m	struct:__anon481
sAlternate	vdec/firmware/share/vp6fw_data_shared.h	/^    VDECFW_sImageBuffer sAlternate;                                 \/\/!< Secondary (alternative) picture buffers$/;"	m	struct:__anon482
sAlternate	vdec/firmware/share/vp8fw_data_shared.h	/^    VDECFW_sImageBuffer				sAlternate;						\/\/!< buffer base addresses for alternate output$/;"	m	struct:__anon418
sAlternate	vdec/firmware/share/vp8fw_data_shared.h	/^    VDECFW_sImageBuffer sAlternate;                                 \/\/!< Secondary (alternative) picture buffers$/;"	m	struct:__anon419
sAlternative	vdec/firmware/include/h264fw_data.h	/^    VDECFW_sImageBuffer sAlternative;$/;"	m	struct:__anon335
sAlternative	vdec/firmware/share/h264fw_data_shared.h	/^    VDECFW_sImageBuffer sAlternative;$/;"	m	struct:__anon495
sArena	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^struct sArena$/;"	s	file:
sAttachList	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^    LST_T                 sAttachList;          \/\/!< List of DMANKM_sAttachContext structures associated with this connection$/;"	m	struct:__anon605	file:
sAuxLineBufInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.h	/^    MSVDXIO_sDdBufInfo       sAuxLineBufInfo;                           \/*!< Auxiliary line buffer info.                                *\/$/;"	m	struct:__anon80
sAuxPictBufConfig	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^    VDEC_sPictBufConfig sAuxPictBufConfig;   \/*!< Aux Picture buffer configuration.                                                     *\/$/;"	m	struct:__anon97	file:
sAuxPictRendInfo	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^    VDEC_sPictRendInfo  sAuxPictRendInfo;    \/*!< The size and structure of currently allocated auxiliary picture buffers (if in use). 0 otherwise.  *\/$/;"	m	struct:__anon97	file:
sBEBufInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.h	/^    MSVDXIO_sDdBufInfo       sBEBufInfo;                                \/*!< Common BE buffer, to be reused by all standards, allocated $/;"	m	struct:__anon80
sBT	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^struct sBT$/;"	s	file:
sBeMb	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    VXD_sMBCoords  sBeMb;                                  \/*!< Last processed MB in back-end hardware.                    *\/$/;"	m	struct:__anon137
sBiasTables	encode/kernel_device/include/apiinternal.h	/^	IMG_BIAS_TABLES	sBiasTables;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
sBitStrSegList	vdec/kernel_device/include/vdecdd.h	/^    SYSBRG_UINT64        sBitStrSegList[2];                \/*!< List of bitstream segments (#VDECDD_sBitStrSeg) containing bit stream data.        *\/$/;"	m	struct:__anon5
sBitstreamErrorInfo	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_sBitstreamErrorInfo    sBitstreamErrorInfo;  \/*!< Bitstream error flags.$/;"	m	struct:__anon239
sBucket	imgvideo/imglib/libraries/talmmu_api/code/hash.c	/^struct sBucket$/;"	s	file:
sBufConfig	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDEC_sPictBufConfig     sBufConfig;         \/*!< Picture buffer configuration.              *\/$/;"	m	struct:__anon42
sBufInfo	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_sBufInfo   sBufInfo;            \/*!< Buffer info (cointainer)              *\/$/;"	m	struct:__anon225
sBufInfo	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    VDEC_sBufInfo           sBufInfo;        \/*!< Buffer info.                        *\/$/;"	m	struct:__anon110	file:
sBufMapList	vdec/apis/vdec/libraries/include/vdec_int.h	/^    LST_T                   sBufMapList;                    \/*!< List of buffer map structures. See #VDEC_sBufMapInfo.  *\/$/;"	m	struct:__anon241
sBufVal	imgvideo/port_fwrk/include/dbgopt_api.h	/^    } sBufVal;$/;"	m	union:__anon601	typeref:struct:__anon601::__anon602
sBufVal	imgvideo/port_fwrk/include/dbgopt_api_um.h	/^    DBGOPT_sBuf sBufVal;$/;"	m	union:__anon585
sBuffer	imgvideo/imglib/libraries/talmmu_api/code/pool.c	/^struct sBuffer$/;"	s	file:
sBufferList	imgvideo/port_fwrk/libraries/perflog/linux/code/perflog_api.c	/^    LST_T                        sBufferList;$/;"	m	struct:__anon622	file:
sBurnMem	encode/configs/target_config.h	/^static TARGET_sBurnMem sBurnMem =$/;"	v
sBurnMem	imgvideo/secure_media/target/include/target.h	/^        TARGET_sBurnMem     sBurnMem;        \/\/Burnmem Interface Information$/;"	m	union:__anon572::__anon573
sBurnMem	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_atlas.h	/^static TARGET_sBurnMem sBurnMem =$/;"	v
sBurnMem	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_cedarview.h	/^static TARGET_sBurnMem sBurnMem =$/;"	v
sBurnMem	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_default.h	/^static TARGET_sBurnMem sBurnMem =$/;"	v
sCOMMKM_CloseSocketCmd	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^		} sCOMMKM_CloseSocketCmd;$/;"	m	union:__anon700::__anon701	typeref:struct:__anon700::__anon701::__anon705
sCOMMKM_CloseSocketResp	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^		} sCOMMKM_CloseSocketResp;$/;"	m	union:__anon716::__anon717	typeref:struct:__anon716::__anon717::__anon721
sCOMMKM_GetFwConfigIntCmd	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^		} sCOMMKM_GetFwConfigIntCmd;$/;"	m	union:__anon700::__anon701	typeref:struct:__anon700::__anon701::__anon709
sCOMMKM_GetFwConfigIntResp	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^		} sCOMMKM_GetFwConfigIntResp;$/;"	m	union:__anon716::__anon717	typeref:struct:__anon716::__anon717::__anon725
sCOMMKM_InitializeCmd	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^		} sCOMMKM_InitializeCmd;$/;"	m	union:__anon700::__anon701	typeref:struct:__anon700::__anon701::__anon702
sCOMMKM_InitializeResp	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^		} sCOMMKM_InitializeResp;$/;"	m	union:__anon716::__anon717	typeref:struct:__anon716::__anon717::__anon718
sCOMMKM_IsIdleCmd	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^		} sCOMMKM_IsIdleCmd;$/;"	m	union:__anon700::__anon701	typeref:struct:__anon700::__anon701::__anon712
sCOMMKM_IsIdleResp	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^		} sCOMMKM_IsIdleResp;$/;"	m	union:__anon716::__anon717	typeref:struct:__anon716::__anon717::__anon727
sCOMMKM_LoadBiasCmd	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^		} sCOMMKM_LoadBiasCmd;$/;"	m	union:__anon700::__anon701	typeref:struct:__anon700::__anon701::__anon708
sCOMMKM_LoadBiasResp	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^		} sCOMMKM_LoadBiasResp;$/;"	m	union:__anon716::__anon717	typeref:struct:__anon716::__anon717::__anon724
sCOMMKM_OpenSocketCmd	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^		} sCOMMKM_OpenSocketCmd;$/;"	m	union:__anon700::__anon701	typeref:struct:__anon700::__anon701::__anon703
sCOMMKM_OpenSocketResp	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^		} sCOMMKM_OpenSocketResp;$/;"	m	union:__anon716::__anon717	typeref:struct:__anon716::__anon717::__anon719
sCOMMKM_RecvCmd	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^		} sCOMMKM_RecvCmd;$/;"	m	union:__anon700::__anon701	typeref:struct:__anon700::__anon701::__anon707
sCOMMKM_RecvResp	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^		} sCOMMKM_RecvResp;$/;"	m	union:__anon716::__anon717	typeref:struct:__anon716::__anon717::__anon723
sCOMMKM_SendCmd	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^		} sCOMMKM_SendCmd;$/;"	m	union:__anon700::__anon701	typeref:struct:__anon700::__anon701::__anon706
sCOMMKM_SendResp	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^		} sCOMMKM_SendResp;$/;"	m	union:__anon716::__anon717	typeref:struct:__anon716::__anon717::__anon722
sCOMMKM_SetupSocketCmd	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^		} sCOMMKM_SetupSocketCmd;$/;"	m	union:__anon700::__anon701	typeref:struct:__anon700::__anon701::__anon704
sCOMMKM_SetupSocketResp	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^		} sCOMMKM_SetupSocketResp;$/;"	m	union:__anon716::__anon717	typeref:struct:__anon716::__anon717::__anon720
sCOMM_GetPipeUsageCmd	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^		} sCOMM_GetPipeUsageCmd;$/;"	m	union:__anon700::__anon701	typeref:struct:__anon700::__anon701::__anon710
sCOMM_GetPipeUsageResp	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^		} sCOMM_GetPipeUsageResp;$/;"	m	union:__anon716::__anon717	typeref:struct:__anon716::__anon717::__anon726
sCOMM_SetPipeUsageCmd	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^		} sCOMM_SetPipeUsageCmd;$/;"	m	union:__anon700::__anon701	typeref:struct:__anon700::__anon701::__anon711
sCloneResList	imgvideo/port_fwrk/libraries/pool/code/pool_api.c	/^    LST_T               sCloneResList;   \/*!< List of cloned resource structures. ONLY used on the original  *\/$/;"	m	struct:POOL_tag_sResource	file:
sCmd	imgvideo/rpc/sysbrg/src/dbgevent_api_rpc.h	/^	} sCmd;$/;"	m	struct:__anon650	typeref:union:__anon650::__anon651
sCmd	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^	} sCmd;$/;"	m	struct:__anon733	typeref:union:__anon733::__anon734
sCmd	imgvideo/rpc/sysbrg/src/dman_api_rpc.h	/^	} sCmd;$/;"	m	struct:__anon749	typeref:union:__anon749::__anon750
sCmd	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^	} sCmd;$/;"	m	struct:__anon700	typeref:union:__anon700::__anon701
sCmd	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^	} sCmd;$/;"	m	struct:__anon631	typeref:union:__anon631::__anon632
sCmd	imgvideo/rpc/sysbrg/src/page_alloc_rpc.h	/^	} sCmd;$/;"	m	struct:__anon774	typeref:union:__anon774::__anon775
sCmd	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^	} sCmd;$/;"	m	struct:__anon657	typeref:union:__anon657::__anon658
sCmd	imgvideo/rpc/sysbrg/src/wrap_utils_rpc.h	/^	} sCmd;$/;"	m	struct:__anon764	typeref:union:__anon764::__anon765
sCodedFrameSize	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    VDEC_sPictSize              sCodedFrameSize;                \/*!< Size of coded frame as specified in the bitstream.                     *\/$/;"	m	struct:__anon178
sCodedPictSize	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_sPictSize      sCodedPictSize;         \/*!< Coded picture dimensions (original orientation, 0 degrees) for which$/;"	m	struct:__anon228
sCodedPictSize	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^    VDEC_sPictSize          sCodedPictSize;        \/*!< Coded picture size of last reconfiguration.                           *\/$/;"	m	struct:__anon100	file:
sCoeffs	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.c	/^    SCALER_sCoeffs              sCoeffs;$/;"	m	struct:__anon95	file:
sComSequHdrInfo	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    VDEC_sComSequHdrInfo  sComSequHdrInfo;      \/*!< Latest sequence header information.                              *\/$/;"	m	struct:scheduler_sStreamCtx_tag	file:
sComSequHdrInfo	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDEC_sComSequHdrInfo       sComSequHdrInfo;            \/*!< Latest VSH.                                      *\/$/;"	m	struct:__anon45
sComSequHdrInfo	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    VDEC_sComSequHdrInfo    sComSequHdrInfo;    \/*!< Common sequence header information.    INSECURE MEMORY HOST *\/$/;"	m	struct:__anon184
sCompAttach	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^	DMANKM_sCompAttach		sCompAttach;			\/\/!< Component attach information		$/;"	m	struct:__anon606	file:
sConfig	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^    VDEC_sStrConfigData     sConfig;               \/*!< Global stream configuration.                                          *\/$/;"	m	struct:__anon100	file:
sConfig	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    VDEC_sStrConfigData     sConfig;                    \/*!< Global configuration.                                          *\/$/;"	m	struct:__anon55	file:
sConnList	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^	LST_T					sConnList;				\/\/!< List of DMANKM_sConnContext structures associated with this device$/;"	m	struct:__anon604	file:
sConnList	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    LST_T                   sConnList;          \/*!< List of connections.                                   *\/$/;"	m	struct:__anon37
sContext	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    ADDR_sContext            sContext;            \/*!< Address context structure                                             *\/$/;"	m	struct:TALMMU_tag_sDevMemHeap	file:
sCoreFuncs	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^    VXDIO_sFunctions        sCoreFuncs;                 \/*!< Core specific functions.               *\/$/;"	m	struct:__anon165
sCoreList	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    LST_T                       sCoreList;                          \/*!< List of core context structures.                           *\/$/;"	m	struct:__anon54	file:
sCoreMsgList	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    LST_T                   sCoreMsgList;       \/*!< List of pending core messages.                         *\/$/;"	m	struct:__anon37
sCoreProps	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    MSVDX_sCoreProps            sCoreProps;$/;"	m	struct:__anon57	file:
sCoreState	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.h	/^    VXDIO_sState            sCoreState;$/;"	m	struct:__anon52
sCreateConnectionMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^        CORE_sCreateConnectionMsg            sCreateConnectionMsg;            \/*!< CORE_ConnectionCreate() message.            *\/$/;"	m	union:__anon128::__anon129	file:
sCsCSetup	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_VXE_CSC_SETUP	sCsCSetup;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
sCurrentPic	vdec/firmware/include/vc1fw_data.h	/^     VC1FW_sPicture sCurrentPic;$/;"	m	struct:__anon252
sCurrentPic	vdec/firmware/share/vc1fw_data_shared.h	/^     VC1FW_sPicture sCurrentPic;$/;"	m	struct:__anon407
sCursorShape	imgvideo/port_fwrk/include/servicesext.h	/^	PVRSRV_CURSOR_SHAPE sCursorShape;$/;"	m	struct:PVRSRV_CURSOR_INFO_TAG
sDBGEVENT_SimulateResumeResp	imgvideo/rpc/sysbrg/src/dbgevent_api_rpc.h	/^		} sDBGEVENT_SimulateResumeResp;$/;"	m	union:__anon652::__anon653	typeref:struct:__anon652::__anon653::__anon655
sDBGEVENT_SimulateSuspendResp	imgvideo/rpc/sysbrg/src/dbgevent_api_rpc.h	/^		} sDBGEVENT_SimulateSuspendResp;$/;"	m	union:__anon652::__anon653	typeref:struct:__anon652::__anon653::__anon654
sDBGOPTBRG_ClearCmd	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^		} sDBGOPTBRG_ClearCmd;$/;"	m	union:__anon733::__anon734	typeref:struct:__anon733::__anon734::__anon737
sDBGOPTBRG_ClearWithKeyCmd	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^		} sDBGOPTBRG_ClearWithKeyCmd;$/;"	m	union:__anon733::__anon734	typeref:struct:__anon733::__anon734::__anon740
sDBGOPTBRG_GetCmd	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^		} sDBGOPTBRG_GetCmd;$/;"	m	union:__anon733::__anon734	typeref:struct:__anon733::__anon734::__anon736
sDBGOPTBRG_GetResp	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^		} sDBGOPTBRG_GetResp;$/;"	m	union:__anon741::__anon742	typeref:struct:__anon741::__anon742::__anon745
sDBGOPTBRG_GetWithKeyCmd	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^		} sDBGOPTBRG_GetWithKeyCmd;$/;"	m	union:__anon733::__anon734	typeref:struct:__anon733::__anon734::__anon739
sDBGOPTBRG_GetWithKeyResp	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^		} sDBGOPTBRG_GetWithKeyResp;$/;"	m	union:__anon741::__anon742	typeref:struct:__anon741::__anon742::__anon747
sDBGOPTBRG_InitialiseResp	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^		} sDBGOPTBRG_InitialiseResp;$/;"	m	union:__anon741::__anon742	typeref:struct:__anon741::__anon742::__anon743
sDBGOPTBRG_SetCmd	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^		} sDBGOPTBRG_SetCmd;$/;"	m	union:__anon733::__anon734	typeref:struct:__anon733::__anon734::__anon735
sDBGOPTBRG_SetResp	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^		} sDBGOPTBRG_SetResp;$/;"	m	union:__anon741::__anon742	typeref:struct:__anon741::__anon742::__anon744
sDBGOPTBRG_SetWithKeyCmd	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^		} sDBGOPTBRG_SetWithKeyCmd;$/;"	m	union:__anon733::__anon734	typeref:struct:__anon733::__anon734::__anon738
sDBGOPTBRG_SetWithKeyResp	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^		} sDBGOPTBRG_SetWithKeyResp;$/;"	m	union:__anon741::__anon742	typeref:struct:__anon741::__anon742::__anon746
sDMAN_CloseDeviceCmd	imgvideo/rpc/sysbrg/src/dman_api_rpc.h	/^		} sDMAN_CloseDeviceCmd;$/;"	m	union:__anon749::__anon750	typeref:struct:__anon749::__anon750::__anon751
sDMAN_CloseDeviceResp	imgvideo/rpc/sysbrg/src/dman_api_rpc.h	/^		} sDMAN_CloseDeviceResp;$/;"	m	union:__anon755::__anon756	typeref:struct:__anon755::__anon756::__anon759
sDMAN_DeinitialiseResp	imgvideo/rpc/sysbrg/src/dman_api_rpc.h	/^		} sDMAN_DeinitialiseResp;$/;"	m	union:__anon755::__anon756	typeref:struct:__anon755::__anon756::__anon758
sDMAN_GetDeviceIdCmd	imgvideo/rpc/sysbrg/src/dman_api_rpc.h	/^		} sDMAN_GetDeviceIdCmd;$/;"	m	union:__anon749::__anon750	typeref:struct:__anon749::__anon750::__anon752
sDMAN_GetDeviceIdResp	imgvideo/rpc/sysbrg/src/dman_api_rpc.h	/^		} sDMAN_GetDeviceIdResp;$/;"	m	union:__anon755::__anon756	typeref:struct:__anon755::__anon756::__anon760
sDMAN_GetKmBuildFlagsCmd	imgvideo/rpc/sysbrg/src/dman_api_rpc.h	/^		} sDMAN_GetKmBuildFlagsCmd;$/;"	m	union:__anon749::__anon750	typeref:struct:__anon749::__anon750::__anon753
sDMAN_GetKmBuildFlagsResp	imgvideo/rpc/sysbrg/src/dman_api_rpc.h	/^		} sDMAN_GetKmBuildFlagsResp;$/;"	m	union:__anon755::__anon756	typeref:struct:__anon755::__anon756::__anon761
sDMAN_InitialiseResp	imgvideo/rpc/sysbrg/src/dman_api_rpc.h	/^		} sDMAN_InitialiseResp;$/;"	m	union:__anon755::__anon756	typeref:struct:__anon755::__anon756::__anon757
sDMAN_OpenDevice1Cmd	imgvideo/rpc/sysbrg/src/dman_api_rpc.h	/^		} sDMAN_OpenDevice1Cmd;$/;"	m	union:__anon749::__anon750	typeref:struct:__anon749::__anon750::__anon754
sDMAN_OpenDevice1Resp	imgvideo/rpc/sysbrg/src/dman_api_rpc.h	/^		} sDMAN_OpenDevice1Resp;$/;"	m	union:__anon755::__anon756	typeref:struct:__anon755::__anon756::__anon762
sDashIF	encode/configs/target_config.h	/^static TARGET_sDashIF sDashIF =$/;"	v
sDashIF	imgvideo/secure_media/target/include/target.h	/^        TARGET_sDashIF      sDashIF;         \/\/DASH Interface Information$/;"	m	union:__anon572::__anon573
sDashIF	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_atlas.h	/^static TARGET_sDashIF sDashIF =$/;"	v
sDashIF	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_cedarview.h	/^static TARGET_sDashIF sDashIF =$/;"	v
sDashIF	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_default.h	/^static TARGET_sDashIF sDashIF =$/;"	v
sDdBufInfo	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    MSVDXIO_sDdBufInfo      sDdBufInfo;        \/*!< Buffer info for this mapping.                *\/$/;"	m	struct:VDECDD_tag_sDdBufMapInfo
sDdBufInfo	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    BSPP_sDdBufInfo   sDdBufInfo;        \/*!< Buffer info (cointainer)              *\/$/;"	m	struct:__anon175
sDdSequenceSPS	vdec/firmware/include/vc1fw_data.h	/^    VC1FW_sDdSequenceSPS sDdSequenceSPS;    \/\/!< HW specific Sequence Parameter Set data$/;"	m	struct:__anon251
sDdSequenceSPS	vdec/firmware/share/vc1fw_data_shared.h	/^    VC1FW_sDdSequenceSPS sDdSequenceSPS;    \/\/!< HW specific Sequence Parameter Set data$/;"	m	struct:__anon406
sDecPictAuxInfo	vdec/kernel_device/include/vdecdd.h	/^        VDEC_sDecPictAuxInfo    sDecPictAuxInfo;$/;"	m	union:__anon3::__anon4
sDecPictAuxInfo	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDEC_sDecPictAuxInfo  sDecPictAuxInfo;$/;"	m	struct:__anon48
sDecPictInfo	vdec/kernel_device/include/vdecdd.h	/^        VDEC_sDecPictInfo       sDecPictInfo;$/;"	m	union:__anon3::__anon4
sDecPictSegList	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    LST_T                  sDecPictSegList;          \/*!< List of segments (DECODER_sDecPictSeg) for the current picture                         *\/$/;"	m	struct:__anon78
sDecResList	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    LST_T                   sDecResList;                \/*!< List of decode resources allocated per core\/stream.                                    *\/$/;"	m	struct:__anon55	file:
sDecStatus	vdec/kernel_device/include/vdecdd.h	/^    VDECDD_sDecStrStatus  sDecStatus;  \/*!< Decoder stream status.    *\/$/;"	m	struct:__anon11
sDecStrStatus	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    VDECDD_sDecStrStatus    sDecStrStatus;              \/*!< Stream status.                                                                         *\/$/;"	m	struct:__anon55	file:
sDefragFreeBstrBufList	vdec/apis/vdec/libraries/include/vdec_int.h	/^    LST_T                   sDefragFreeBstrBufList;         \/*!< List of Free Defragmented bitstream buffers - belongs to $/;"	m	struct:__anon241
sDefragUsedBstrBufList	vdec/apis/vdec/libraries/include/vdec_int.h	/^    LST_T                   sDefragUsedBstrBufList;         \/*!< List of Free Defragmented bitstream buffers - belongs to $/;"	m	struct:__anon241
sDestroyConnectionMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^        CORE_sDestroyConnectionMsg           sDestroyConnectionMsg;           \/*!< CORE_ConnectionDestroy() message.           *\/$/;"	m	union:__anon128::__anon129	file:
sDevConfig	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    VDECDD_sDdDevConfig     sDevConfig;             \/*!< Device configuration.                                                      *\/$/;"	m	struct:__anon87	file:
sDevHwInterruptMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^        CORE_sDevHwInterruptMsg              sDevHwInterruptMsg;              \/*!< CORE_DevHwInterrupt() message.              *\/$/;"	m	union:__anon128::__anon129	file:
sDevInfo	imgvideo/port_fwrk/include/sysdev_utils.h	/^	SYSDEVKM_sDevInfo		sDevInfo;			\/\/!< #SYS_DEVICE defined part of device info$/;"	m	struct:SYSDEVU_sInfo
sDevMemContextList	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    LST_T                   sDevMemContextList;          \/*!< List of device memory context created from this template  *\/$/;"	m	struct:__anon812	file:
sDevMemInfo	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    TALMMU_sDevMemInfo      sDevMemInfo;                 \/*!< Copy of the device info structure                         *\/$/;"	m	struct:__anon812	file:
sDevPowerPostS0Msg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^        CORE_sDevPowerPostS0Msg              sDevPowerPostS0Msg;              \/*!< CORE_DevPowerPostS0() message.              *\/$/;"	m	union:__anon128::__anon129	file:
sDevPowerPreS5Msg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^        CORE_sDevPowerPreS5Msg               sDevPowerPreS5Msg;               \/*!< CORE_DevPowerPreS5() message.               *\/$/;"	m	union:__anon128::__anon129	file:
sDevPtdBufInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    MSVDXIO_sDdBufInfo      sDevPtdBufInfo;                               \/*!< Buffer to hold device Page Table directory address.  *\/$/;"	m	struct:__anon87	file:
sDevRegister	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^    DMANKM_sDevRegister    sDevRegister;       \/\/!< Device registration information$/;"	m	struct:__anon604	file:
sDevReplayMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^        CORE_sDevReplayMsg                   sDevReplayMsg;                   \/*!< CORE_DevReplay() message.                   *\/$/;"	m	union:__anon128::__anon129	file:
sDevReset	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^        CORE_sDevReset                       sDevReset;                       \/*!< CORE_DevReset() message.                    *\/$/;"	m	union:__anon128::__anon129	file:
sDevScheduleMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^        CORE_sDevScheduleMsg                 sDevScheduleMsg;                 \/*!< CORE_DevSchedule() message.                 *\/$/;"	m	union:__anon128::__anon129	file:
sDevServiceTimeExpiryMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^        CORE_sDevServiceTimeExpiryMsg        sDevServiceTimeExpiryMsg;        \/*!< CORE_DevSericeTimeExpiry() message.         *\/$/;"	m	union:__anon128::__anon129	file:
sDevSwInterruptMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^        CORE_sDevSwInterruptMsg              sDevSwInterruptMsg;              \/*!< CORE_DevSwInterrupt() message.              *\/$/;"	m	union:__anon128::__anon129	file:
sDevSwInterruptPicDiscardedMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^        CORE_sDevSwInterruptPicDiscardedMsg  sDevSwInterruptPicDiscardedMsg;  \/*!< CORE_DevSwInterruptPicDiscarded() message.  *\/$/;"	m	union:__anon128::__anon129	file:
sDevice	imgvideo/secure_media/target/include/target.h	/^    TARGET_sDevice  sDevice;$/;"	m	struct:__anon574
sDeviceIp	encode/configs/target_config.h	/^static TARGET_sDeviceIp sDeviceIp =$/;"	v
sDeviceIp	imgvideo/secure_media/target/include/target.h	/^        TARGET_sDeviceIp    sDeviceIp;       \/\/IP Interface Information$/;"	m	union:__anon572::__anon573
sDeviceIp	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_atlas.h	/^static TARGET_sDeviceIp sDeviceIp =$/;"	v
sDeviceIp	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_cedarview.h	/^static TARGET_sDeviceIp sDeviceIp =$/;"	v
sDeviceIp	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_default.h	/^static TARGET_sDeviceIp sDeviceIp =$/;"	v
sDims	imgvideo/port_fwrk/include/servicesext.h	/^	DISPLAY_DIMS			sDims;$/;"	m	struct:DISPLAY_MODE_INFO_TAG
sDims	imgvideo/port_fwrk/include/servicesext.h	/^	DISPLAY_DIMS			sDims;$/;"	m	struct:DISPLAY_SURF_ATTRIBUTES_TAG
sDirectIF	encode/configs/target_config.h	/^static TARGET_sDirectIF sDirectIF =$/;"	v
sDirectIF	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_atlas.h	/^static TARGET_sDirectIF sDirectIF =$/;"	v
sDirectIF	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_cedarview.h	/^static TARGET_sDirectIF sDirectIF =$/;"	v
sDirectIF	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_default.h	/^static TARGET_sDirectIF sDirectIF =$/;"	v
sDispInfo	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_sPictDispInfo      sDispInfo;          \/*!< Display information for decoded image.                 *\/$/;"	m	struct:__anon236
sDispInfo	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    VDEC_sPictDispInfo          sDispInfo;                      \/*!< Display information for picture                                        *\/$/;"	m	struct:__anon178
sDispPictBuf	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    VDECDD_sDdPictBuf     sDispPictBuf;         \/*!< Picture buffer layout to use for decoding.                       *\/$/;"	m	struct:scheduler_sStreamCtx_tag	file:
sDispPictBuf	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_sDdPictBuf          sDispPictBuf;               \/*!< Template for display picture buffer. All mapped$/;"	m	struct:__anon45
sDispRegion	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_sRect          sDispRegion;                                    \/*!< Region to display within buffer which is equivalent to calling$/;"	m	struct:__anon229
sDisplayPictBuf	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_sDdPictBuf     sDisplayPictBuf;   \/*!< Picture buffer from client used for display.          *\/$/;"	m	struct:__anon48
sDmaLLBufInfo	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext.h	/^    MSVDXIO_sDdBufInfo       sDmaLLBufInfo;                  \/*!< DMA linked list buffer info.                              *\/$/;"	m	struct:__anon159
sDpb	vdec/firmware/include/hevcfw_data.h	/^    HEVCFW_sDecodedPictureBuffer sDpb;$/;"	m	struct:__anon373
sDpb	vdec/firmware/share/hevcfw_data_shared.h	/^    HEVCFW_sDecodedPictureBuffer sDpb;$/;"	m	struct:__anon399
sEPRuntimeStatus	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    VXD_sEPRuntimeStatus   sEPRuntimeStatus;  \/*!< Embedded processor runtime status.  *\/$/;"	m	struct:__anon139
sEnableClocksArgs	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_ctx.h	/^    VXD_sEnableClocksArgs   sEnableClocksArgs;      \/*!<                                            *\/$/;"	m	struct:__anon61
sEncDispRegion	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_sRect          sEncDispRegion;                                 \/*!< Region specified in encoded bitstream to crop coded picture for display.   *\/$/;"	m	struct:__anon229
sEncodePicSignal	encode/kernel_device/include/apiinternal.h	/^	IMG_HANDLE		sEncodePicSignal;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
sEventCbList	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    LST_T                      sEventCbList;               \/*!< List of event callback.                          *\/$/;"	m	struct:__anon45
sExtSequHdrInfo	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    BSPP_sSequHdrInfo       sExtSequHdrInfo;$/;"	m	struct:__anon187
sFEBufInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.h	/^    MSVDXIO_sDdBufInfo       sFEBufInfo;                                \/*!< Common FE buffer, to be reused by all standards, allocated $/;"	m	struct:__anon80
sFWPPS	vdec/apis/vdec/libraries/include/vdec_int.h	/^    VDEC_sBufArrayInfo      sFWPPS;                          \/*!< Array of PPS buffers.                                  *\/$/;"	m	struct:__anon241
sFWSequence	vdec/apis/vdec/libraries/include/vdec_int.h	/^    VDEC_sBufArrayInfo      sFWSequence;                    \/*!< Array of Sequence buffers.                             *\/$/;"	m	struct:__anon241
sFeMb	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    VXD_sMBCoords  sFeMb;                                  \/*!< Last processed MB in front-end hardware.                   *\/$/;"	m	struct:__anon137
sFilter	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.c	/^    SCALER_sFilter              sFilter;$/;"	m	struct:__anon95	file:
sFirstFieldTagContainer	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_sPictTagContainer  sFirstFieldTagContainer; \/*!< A pointer to client specific data, First Field.$/;"	m	struct:__anon236
sFirstPassOutBestMultipassParamBuf	encode/kernel_device/include/apiinternal.h	/^	IMG_BUFFER	sFirstPassOutBestMultipassParamBuf[MAX_SOURCE_SLOTS_SL];  \/\/!< Output Selectable Best MV Parameters of the First Pass$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
sFirstPassOutParamBuf	encode/kernel_device/include/apiinternal.h	/^    IMG_BUFFER   sFirstPassOutParamBuf[MAX_SOURCE_SLOTS_SL];              \/\/!< Output Parameters of the First Pass$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
sFormat	encode/firmware/topaz_hp/fw_binaries/include_all_fw_variants.h	/^    IMG_CHAR   *sFormat, *rcMode;$/;"	m	struct:IMG_COMPILED_FW_BIN_RECORD
sFrameContext	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_sFrameContextData         sFrameContext;              \/\/!< Current Frame Context$/;"	m	struct:__anon361
sFrameContext	vdec/firmware/share/vp8fw_data_shared.h	/^    VP8FW_sFrameContextData         sFrameContext;              \/\/!< Current Frame Context$/;"	m	struct:__anon426
sFrameSize	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_sPictSize          sFrameSize;          \/*!< Frame size for the sequence as defined in the bitstream without any alignment.$/;"	m	struct:__anon231
sFreeMsgList	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    LST_T       sFreeMsgList;  \/*!< Free HISR messages of type MSVDXIO_sHISRMsg.                              *\/$/;"	m	struct:__anon143
sFreeResList	imgvideo/port_fwrk/libraries/pool/code/pool_api.c	/^    LST_T         sFreeResList;  \/*!< List of free resource structures.             *\/$/;"	m	struct:__anon626	file:
sFw	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    MSVDXIO_sFw                 sFw;$/;"	m	struct:__anon54	file:
sFw	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^    MSVDXIO_sFw             sFw;                                  \/*!< Buffers dedicated for firmware.        *\/$/;"	m	struct:__anon172	file:
sFwBaseBinInfo	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext.h	/^    VDECFW_sFirmwareBinInfo  sFwBaseBinInfo;                 \/*!< Firmware base text, data and relocation sections info.    *\/$/;"	m	struct:__anon159
sFwBaseBufInfo	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext.h	/^    MSVDXIO_sDdBufInfo       sFwBaseBufInfo;                 \/*!< Firmware base text and data buffer info.                  *\/$/;"	m	struct:__anon159
sFwCtrlBuf	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    MSVDXIO_sDdBufInfo       sFwCtrlBuf;$/;"	m	struct:__anon75
sFwCtxBuf	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    MSVDXIO_sDdBufInfo      sFwCtxBuf;                  \/*!< FW context buffer (share state with next picture in stream).   *\/$/;"	m	struct:__anon74
sFwCtxt	encode/kernel_device/include/topaz_device.h	/^	IMG_FW_CONTEXT			sFwCtxt;$/;"	m	struct:__anon509
sFwMsgArgs	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_ctx.h	/^    VXD_sSendFwMsgArgs      sFwMsgArgs;             \/*!<                                            *\/$/;"	m	struct:__anon61
sFwMsgStatus	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.h	/^    HWCTRL_sMsgStatus       sFwMsgStatus;       \/*!< MTX Message Status    - Read from FW           *\/$/;"	m	struct:__anon52
sFwState	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    VXD_sFirmwareState     sFwState;          \/*!< Firmware state.                     *\/$/;"	m	struct:__anon139
sGoldenPic	vdec/firmware/include/vp6fw_data.h	/^    VP6FW_sPicture  sGoldenPic;$/;"	m	struct:__anon272
sGoldenPic	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_sPicture  sGoldenPic;$/;"	m	struct:__anon355
sGoldenPic	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_sPicture  sGoldenPic;$/;"	m	struct:__anon361
sGoldenPic	vdec/firmware/share/vp6fw_data_shared.h	/^    VP6FW_sPicture  sGoldenPic;$/;"	m	struct:__anon483
sGoldenPic	vdec/firmware/share/vp8fw_data_shared.h	/^    VP8FW_sPicture  sGoldenPic;$/;"	m	struct:__anon420
sGoldenPic	vdec/firmware/share/vp8fw_data_shared.h	/^    VP8FW_sPicture  sGoldenPic;$/;"	m	struct:__anon426
sGuardBandOpt	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^	TALMMU_sGuardBandOptions	sGuardBandOpt;				\/\/!< Guardband parameters$/;"	m	union:__anon801
sH264Context	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    H264FW_sContextData   sH264Context;$/;"	m	union:__anon53	file:
sH264FwPicturePS	vdec/apis/vdec/include/vdec_params.h	/^    H264FW_sPicturePS sH264FwPicturePS;               \/*!< Syntax elements from PPS                *\/$/;"	m	struct:__anon195
sH264Header	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.c	/^    H264FW_sHeaderData  sH264Header;$/;"	m	union:__anon70	file:
sH264SgmBuf	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    MSVDXIO_sDdBufInfo      sH264SgmBuf;                \/*!< H.264 SGM buffer.                                              *\/$/;"	m	struct:__anon74
sHEVCContext	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    HEVCFW_sContextData  sHEVCContext;$/;"	m	union:__anon53	file:
sHash	imgvideo/imglib/libraries/talmmu_api/code/hash.c	/^struct sHash $/;"	s	file:
sHdlBlkList	imgvideo/port_fwrk/libraries/idgen/code/idgen_api.c	/^    LST_T       sHdlBlkList;       \/*!< List of handle block structures.                *\/$/;"	m	struct:__anon623	file:
sHeader	vdec/firmware/include/vdecfw.h	/^    VDECFW_sCommsHeader sHeader;    \/\/!< Header and start of completion message buffer.$/;"	m	struct:__anon309
sHeader	vdec/firmware/include/vdecfw.h	/^    VDECFW_sCommsHeader sHeader;    \/\/!< Header and start of control message buffer.$/;"	m	struct:__anon307
sHeader	vdec/firmware/include/vdecfw.h	/^    VDECFW_sCommsHeader sHeader;    \/\/!< Header and start of decode message buffer.$/;"	m	struct:__anon308
sHeader	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_sCommsHeader sHeader;    \/\/!< Header and start of completion message buffer.$/;"	m	struct:__anon459
sHeader	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_sCommsHeader sHeader;    \/\/!< Header and start of control message buffer.$/;"	m	struct:__anon457
sHeader	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_sCommsHeader sHeader;    \/\/!< Header and start of decode message buffer.$/;"	m	struct:__anon458
sHeapInfo	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    TALMMU_sHeapInfo         sHeapInfo;           \/*!< Copy of the heap info structure                                       *\/$/;"	m	struct:TALMMU_tag_sDevMemHeap	file:
sHeapInfo	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^static TALMMU_sHeapInfo sHeapInfo =$/;"	v	file:
sHostMsgStatus	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    HWCTRL_sMsgStatus       sHostMsgStatus;         \/*!< Video decoder  message status.                                             *\/$/;"	m	struct:__anon87	file:
sHostMsgStatus	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.h	/^    HWCTRL_sMsgStatus       sHostMsgStatus;     \/*!< MTX Message Status    - Inside HWctrl          *\/$/;"	m	struct:__anon52
sHwMsgList	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    LST_T                   sHwMsgList;         \/*!< List of core messages pre-allocated for alerting the$/;"	m	struct:__anon37
sIMG_COMPILED_ALL_CODECS_FW_ALL_pipes_2_contexts_8_hwconfig_1	encode/firmware/topaz_hp/fw_binaries/ALL_CODECS_FW_ALL_pipes_2_contexts_8_hwconfig_1_bin.c	/^struct IMG_COMPILED_FW_BIN_RECORD sIMG_COMPILED_ALL_CODECS_FW_ALL_pipes_2_contexts_8_hwconfig_1 = {$/;"	v	typeref:struct:IMG_COMPILED_FW_BIN_RECORD
sIMG_COMPILED_H264MVC_FW_CBR_pipes_2_contexts_2_hwconfig_0	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_CBR_pipes_2_contexts_2_hwconfig_0_bin.c	/^struct IMG_COMPILED_FW_BIN_RECORD sIMG_COMPILED_H264MVC_FW_CBR_pipes_2_contexts_2_hwconfig_0 = {$/;"	v	typeref:struct:IMG_COMPILED_FW_BIN_RECORD
sIMG_COMPILED_H264MVC_FW_CBR_pipes_4_contexts_2_hwconfig_0	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_CBR_pipes_4_contexts_2_hwconfig_0_bin.c	/^struct IMG_COMPILED_FW_BIN_RECORD sIMG_COMPILED_H264MVC_FW_CBR_pipes_4_contexts_2_hwconfig_0 = {$/;"	v	typeref:struct:IMG_COMPILED_FW_BIN_RECORD
sIMG_COMPILED_H264MVC_FW_NO_RC_pipes_2_contexts_2_hwconfig_0	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_NO_RC_pipes_2_contexts_2_hwconfig_0_bin.c	/^struct IMG_COMPILED_FW_BIN_RECORD sIMG_COMPILED_H264MVC_FW_NO_RC_pipes_2_contexts_2_hwconfig_0 = {$/;"	v	typeref:struct:IMG_COMPILED_FW_BIN_RECORD
sIMG_COMPILED_H264MVC_FW_NO_RC_pipes_4_contexts_2_hwconfig_0	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_bin.c	/^struct IMG_COMPILED_FW_BIN_RECORD sIMG_COMPILED_H264MVC_FW_NO_RC_pipes_4_contexts_2_hwconfig_0 = {$/;"	v	typeref:struct:IMG_COMPILED_FW_BIN_RECORD
sIMG_COMPILED_H264MVC_FW_VBR_pipes_2_contexts_2_hwconfig_0	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_VBR_pipes_2_contexts_2_hwconfig_0_bin.c	/^struct IMG_COMPILED_FW_BIN_RECORD sIMG_COMPILED_H264MVC_FW_VBR_pipes_2_contexts_2_hwconfig_0 = {$/;"	v	typeref:struct:IMG_COMPILED_FW_BIN_RECORD
sIMG_COMPILED_H264MVC_FW_VBR_pipes_4_contexts_2_hwconfig_0	encode/firmware/topaz_hp/fw_binaries/H264MVC_FW_VBR_pipes_4_contexts_2_hwconfig_0_bin.c	/^struct IMG_COMPILED_FW_BIN_RECORD sIMG_COMPILED_H264MVC_FW_VBR_pipes_4_contexts_2_hwconfig_0 = {$/;"	v	typeref:struct:IMG_COMPILED_FW_BIN_RECORD
sIMG_COMPILED_H264_FW_ALL_pipes_2_contexts_2_hwconfig_0	encode/firmware/topaz_hp/fw_binaries/H264_FW_ALL_pipes_2_contexts_2_hwconfig_0_bin.c	/^struct IMG_COMPILED_FW_BIN_RECORD sIMG_COMPILED_H264_FW_ALL_pipes_2_contexts_2_hwconfig_0 = {$/;"	v	typeref:struct:IMG_COMPILED_FW_BIN_RECORD
sIMG_COMPILED_H264_FW_ALL_pipes_3_contexts_3_hwconfig_0	encode/firmware/topaz_hp/fw_binaries/H264_FW_ALL_pipes_3_contexts_3_hwconfig_0_bin.c	/^struct IMG_COMPILED_FW_BIN_RECORD sIMG_COMPILED_H264_FW_ALL_pipes_3_contexts_3_hwconfig_0 = {$/;"	v	typeref:struct:IMG_COMPILED_FW_BIN_RECORD
sIMG_COMPILED_H264_FW_ALL_pipes_4_contexts_2_hwconfig_0	encode/firmware/topaz_hp/fw_binaries/H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_bin.c	/^struct IMG_COMPILED_FW_BIN_RECORD sIMG_COMPILED_H264_FW_ALL_pipes_4_contexts_2_hwconfig_0 = {$/;"	v	typeref:struct:IMG_COMPILED_FW_BIN_RECORD
sIMG_COMPILED_JPEG_FW_NO_RC_pipes_4_contexts_2_hwconfig_0	encode/firmware/topaz_hp/fw_binaries/JPEG_FW_NO_RC_pipes_4_contexts_2_hwconfig_0_bin.c	/^struct IMG_COMPILED_FW_BIN_RECORD sIMG_COMPILED_JPEG_FW_NO_RC_pipes_4_contexts_2_hwconfig_0 = {$/;"	v	typeref:struct:IMG_COMPILED_FW_BIN_RECORD
sIMG_COMPILED_JPEG_H264_FW_ALL_pipes_4_contexts_2_hwconfig_0	encode/firmware/topaz_hp/fw_binaries/JPEG_H264_FW_ALL_pipes_4_contexts_2_hwconfig_0_bin.c	/^struct IMG_COMPILED_FW_BIN_RECORD sIMG_COMPILED_JPEG_H264_FW_ALL_pipes_4_contexts_2_hwconfig_0 = {$/;"	v	typeref:struct:IMG_COMPILED_FW_BIN_RECORD
sIMG_COMPILED_LEGACY_VIDEO_FW_ALL_pipes_4_contexts_2_hwconfig_0	encode/firmware/topaz_hp/fw_binaries/LEGACY_VIDEO_FW_ALL_pipes_4_contexts_2_hwconfig_0_bin.c	/^struct IMG_COMPILED_FW_BIN_RECORD sIMG_COMPILED_LEGACY_VIDEO_FW_ALL_pipes_4_contexts_2_hwconfig_0 = {$/;"	v	typeref:struct:IMG_COMPILED_FW_BIN_RECORD
sInParams	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IN_RC_PARAMS	sInParams;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
sInParams	encode/kernel_device/include/apiinternal.h	/^	IN_RC_PARAMS	sInParams;				\/\/!< Rate control parameters$/;"	m	struct:__anon505
sInfo	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.h	/^	PIXEL_sInfo						sInfo;$/;"	m	struct:pixel_tag_sPixelInfoTable
sIntStatus	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    VXD_sIntStatus          sIntStatus;$/;"	m	struct:__anon87	file:
sIntraBufInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.h	/^    MSVDXIO_sDdBufInfo       sIntraBufInfo;                             \/*!< Intra buffer info.                                         *\/$/;"	m	struct:__anon80
sJPEGContext	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    JPEGFW_sContextData  sJPEGContext;$/;"	m	union:__anon53	file:
sJPEGHeader	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.c	/^    JPEGFW_sHeaderData sJPEGHeader;$/;"	m	union:__anon70	file:
sJPEGPictHdrInfo	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^        VDEC_sJPEGPictHdrInfo   sJPEGPictHdrInfo;               \/*!< JPEG specific picture header information.                              *\/$/;"	m	union:__anon178::__anon179
sJPEGSequHdrInfo	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^        VDEC_sJPEGSequHdrInfo   sJPEGSequHdrInfo;   \/*!< JPEG specific sequence header information.    *\/$/;"	m	union:__anon184::__anon185
sKeyFrame	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_sKeyFrameData             sKeyFrame;                  \/\/!< I-Frame only data$/;"	m	struct:__anon361
sKeyFrame	vdec/firmware/share/vp8fw_data_shared.h	/^    VP8FW_sKeyFrameData             sKeyFrame;                  \/\/!< I-Frame only data$/;"	m	struct:__anon426
sLasRes	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    DECODER_sLastResSubmitted   sLasRes;$/;"	m	struct:__anon57	file:
sLastAlternative	vdec/firmware/include/avsfw_data.h	/^    VDECFW_sImageBuffer     sLastAlternative;                  \/*!< Last alternative decode buffer base addresses                    *\/$/;"	m	struct:__anon257
sLastAlternative	vdec/firmware/include/mpeg2fw_data.h	/^    VDECFW_sImageBuffer          sLastAlternative;$/;"	m	struct:__anon277
sLastAlternative	vdec/firmware/include/vc1fw_data.h	/^     VDECFW_sImageBuffer          sLastAlternative;$/;"	m	struct:__anon252
sLastAlternative	vdec/firmware/share/avsfw_data_shared.h	/^    VDECFW_sImageBuffer     sLastAlternative;                  \/*!< Last alternative decode buffer base addresses                    *\/$/;"	m	struct:__anon387
sLastAlternative	vdec/firmware/share/mpeg2fw_data_shared.h	/^    VDECFW_sImageBuffer          sLastAlternative;$/;"	m	struct:__anon412
sLastAlternative	vdec/firmware/share/vc1fw_data_shared.h	/^     VDECFW_sImageBuffer          sLastAlternative;$/;"	m	struct:__anon407
sLastBField	vdec/firmware/include/mpeg2fw_data.h	/^    MPEG2FW_sPicture             sLastBField;          \/* If last field was of B type we keep it here $/;"	m	struct:__anon277
sLastBField	vdec/firmware/share/mpeg2fw_data_shared.h	/^    MPEG2FW_sPicture             sLastBField;          \/* If last field was of B type we keep it here $/;"	m	struct:__anon412
sLastPic	vdec/firmware/include/vp6fw_data.h	/^    VP6FW_sPicture  sLastPic;$/;"	m	struct:__anon272
sLastPic	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_sPicture  sLastPic;$/;"	m	struct:__anon355
sLastPic	vdec/firmware/include/vp8fw_data.h	/^    VP8FW_sPicture  sLastPic;$/;"	m	struct:__anon361
sLastPic	vdec/firmware/share/vp6fw_data_shared.h	/^    VP6FW_sPicture  sLastPic;$/;"	m	struct:__anon483
sLastPic	vdec/firmware/share/vp8fw_data_shared.h	/^    VP8FW_sPicture  sLastPic;$/;"	m	struct:__anon420
sLastPic	vdec/firmware/share/vp8fw_data_shared.h	/^    VP8FW_sPicture  sLastPic;$/;"	m	struct:__anon426
sLastPrimary	vdec/firmware/include/avsfw_data.h	/^    VDECFW_sImageBuffer     sLastPrimary;                      \/*!< Last primary decode buffer base addresses                        *\/$/;"	m	struct:__anon257
sLastPrimary	vdec/firmware/include/mpeg2fw_data.h	/^    VDECFW_sImageBuffer          sLastPrimary;$/;"	m	struct:__anon277
sLastPrimary	vdec/firmware/include/vc1fw_data.h	/^     VDECFW_sImageBuffer          sLastPrimary;$/;"	m	struct:__anon252
sLastPrimary	vdec/firmware/share/avsfw_data_shared.h	/^    VDECFW_sImageBuffer     sLastPrimary;                      \/*!< Last primary decode buffer base addresses                        *\/$/;"	m	struct:__anon387
sLastPrimary	vdec/firmware/share/mpeg2fw_data_shared.h	/^    VDECFW_sImageBuffer          sLastPrimary;$/;"	m	struct:__anon412
sLastPrimary	vdec/firmware/share/vc1fw_data_shared.h	/^     VDECFW_sImageBuffer          sLastPrimary;$/;"	m	struct:__anon407
sList	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    LST_T                    sList;               \/*!< List item                                                             *\/$/;"	m	struct:TALMMU_tag_sDevMemHeap	file:
sList	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    LST_T                    sList;               \/\/!< List item$/;"	m	struct:__anon813	file:
sList	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    LST_T                   sList;                       \/*!< List item                                                 *\/$/;"	m	struct:__anon812	file:
sList	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    LST_T                   sList;                \/*!< List item                                                             *\/$/;"	m	struct:__anon815	file:
sLock	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	LOCK_STATUS					sLock;                  \/\/!< Lock status for the buffer$/;"	m	struct:__anon514
sMBCtrlInParamsBuf	encode/kernel_device/include/apiinternal.h	/^    IMG_BUFFER   sMBCtrlInParamsBuf[MAX_SOURCE_SLOTS_SL];                 \/\/!< Input Parameters to the second pass$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
sMMU_DeviceMemoryInfo	encode/kernel_device/libraries/topaz_hp/code/topazmmu.c	/^TALMMU_sDevMemInfo	sMMU_DeviceMemoryInfo = {$/;"	v
sMPEG2Context	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    MPEG2FW_sContextData sMPEG2Context;$/;"	m	union:__anon53	file:
sMPEG2Header	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.c	/^    MPEG2FW_sHeaderData sMPEG2Header;$/;"	m	union:__anon70	file:
sMPEG4Context	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    MPEG4FW_sContextData  sMPEG4Context;$/;"	m	union:__anon53	file:
sMPEG4FEVLRBackup	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    MSVDXIO_sDdBufInfo      sMPEG4FEVLRBackup;          \/*!< MPEG4 FE Buffer to backup not coded flags from VLR.            *\/$/;"	m	struct:__anon74
sMPEG4Header	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.c	/^    MPEG4FW_sHeaderData sMPEG4Header;$/;"	m	union:__anon70	file:
sMPEG4SequHdrInfo	vdec/firmware/include/mpeg4fw_data.h	/^    MPEG4FW_sSequHdrInfo         sMPEG4SequHdrInfo;   \/\/!< Sequence Information$/;"	m	struct:__anon347
sMPEG4SequHdrInfo	vdec/firmware/share/mpeg4fw_data_shared.h	/^    MPEG4FW_sSequHdrInfo         sMPEG4SequHdrInfo;   \/\/!< Sequence Information$/;"	m	struct:__anon436
sMTXInfo	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	CODED_INFO sMTXInfo;$/;"	m	struct:__anon516
sMTXRamInfo	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^    VXDIO_sMTXRamInfo       sMTXRamInfo;                \/*!<                                        *\/$/;"	m	struct:__anon165
sMTXSwInfo	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^    MSVDXIO_sMTXSwInfo      sMTXSwInfo;                           \/*!< Firmware parts.                        *\/$/;"	m	struct:__anon172	file:
sMVSettingsIdr	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_MV_SETTINGS	sMVSettingsIdr;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
sMVSettingsIdr	encode/kernel_device/include/apiinternal.h	/^	IMG_MV_SETTINGS sMVSettingsIdr;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
sMVSettingsNonB	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_MV_SETTINGS	sMVSettingsNonB[MAX_BFRAMES + 1];$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
sMVSettingsNonB	encode/kernel_device/include/apiinternal.h	/^	IMG_MV_SETTINGS sMVSettingsNonB[MAX_BFRAMES + 1];$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
sMapBufInfo	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDECDD_sMapBufInfo         sMapBufInfo;                \/*!< Information about mapped output buffers.         *\/$/;"	m	struct:__anon45
sMaxFrameSize	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_sPictSize          sMaxFrameSize;       \/*!< Maximum frame size for the sequence. Individual frames may differ in size but none$/;"	m	struct:__anon231
sMemPool	imgvideo/port_fwrk/include/sysdev_utils.h	/^	SYS_eMemPool			sMemPool;$/;"	m	struct:SYSDEVU_sInfo
sMemSpaceList	imgvideo/secure_media/tal/code/tal.c	/^    LST_T       sMemSpaceList;      \/\/<! List of memory spaces$/;"	m	struct:__anon578	file:
sMemoryList	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    LST_T                    sMemoryList;         \/*!< List of memory allocations                                            *\/$/;"	m	struct:TALMMU_tag_sDevMemHeap	file:
sMemoryRegion	imgvideo/secure_media/target/include/target.h	/^        TARGET_sMemoryRegion  sMemoryRegion;       \/\/Device memory region info$/;"	m	union:__anon566::__anon567
sMemorySpace	imgvideo/secure_media/target/include/target.h	/^    TARGET_sMemorySpace  sMemorySpace;$/;"	m	struct:__anon575
sMmuConfig	vdec/firmware/include/vdecfw.h	/^    VDECFW_sMmuConfig           sMmuConfig;$/;"	m	struct:__anon322
sMmuConfig	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_sMmuConfig           sMmuConfig;$/;"	m	struct:__anon472
sMmuTileConfig	vdec/firmware/include/vdecfw.h	/^    VDECFW_sMmuTileConfig   sMmuTileConfig;                     \/*!< MMU Tile config comes down with each transaction.                                                                      *\/$/;"	m	struct:__anon317
sMmuTileConfig	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_sMmuTileConfig   sMmuTileConfig;                     \/*!< MMU Tile config comes down with each transaction.                                                                      *\/$/;"	m	struct:__anon467
sMsgContext	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^    MTXIO_sContext          sMsgContext;                          \/*!< MTXIO specific data.                   *\/$/;"	m	struct:__anon172	file:
sMsgList	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    LST_T       sMsgList;           \/*!< List of messages.                 *\/$/;"	m	struct:__anon86	file:
sMsgQueue	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    VXD_sMsgQueue           sMsgQueue;              \/*!< The queue of firmware messages.                                            *\/$/;"	m	struct:__anon87	file:
sMutex	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^    struct mutex  sMutex;            \/\/!< Linux mutex.$/;"	m	struct:__anon614	typeref:struct:__anon614::mutex	file:
sName	encode/configs/target_config.h	/^static TARGET_sName sName =$/;"	v
sName	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_atlas.h	/^static TARGET_sName sName =$/;"	v
sName	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_cedarview.h	/^static TARGET_sName sName =$/;"	v
sName	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_default.h	/^static TARGET_sName sName =$/;"	v
sNewMsgList	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    LST_T       sNewMsgList;   \/*!< New HISR messages of type MSVDXIO_sHISRMsg.                               *\/$/;"	m	struct:__anon143
sNewRefPic	vdec/firmware/include/avsfw_data.h	/^    AVSFW_sPicture          sNewRefPic;                        \/*!< First reference picture (AVS requires up to 2 reference pictures *\/$/;"	m	struct:__anon257
sNewRefPic	vdec/firmware/include/mpeg2fw_data.h	/^    MPEG2FW_sPicture             sNewRefPic;           \/*!< First reference picture (MPEG2 requires up to 2$/;"	m	struct:__anon277
sNewRefPic	vdec/firmware/include/mpeg4fw_data.h	/^    MPEG4FW_sPicture  sNewRefPic;$/;"	m	struct:__anon347
sNewRefPic	vdec/firmware/include/realfw_data.h	/^    REALFW_sPicture         sNewRefPic;$/;"	m	struct:__anon286
sNewRefPic	vdec/firmware/include/vc1fw_data.h	/^     VC1FW_sPicture sNewRefPic;$/;"	m	struct:__anon252
sNewRefPic	vdec/firmware/share/avsfw_data_shared.h	/^    AVSFW_sPicture          sNewRefPic;                        \/*!< First reference picture (AVS requires up to 2 reference pictures *\/$/;"	m	struct:__anon387
sNewRefPic	vdec/firmware/share/mpeg2fw_data_shared.h	/^    MPEG2FW_sPicture             sNewRefPic;           \/*!< First reference picture (MPEG2 requires up to 2$/;"	m	struct:__anon412
sNewRefPic	vdec/firmware/share/mpeg4fw_data_shared.h	/^    MPEG4FW_sPicture  sNewRefPic;$/;"	m	struct:__anon436
sNewRefPic	vdec/firmware/share/realfw_data_shared.h	/^    REALFW_sPicture         sNewRefPic;$/;"	m	struct:__anon382
sNewRefPic	vdec/firmware/share/vc1fw_data_shared.h	/^     VC1FW_sPicture sNewRefPic;$/;"	m	struct:__anon407
sObject	imgvideo/imglib/libraries/talmmu_api/code/pool.c	/^struct sObject$/;"	s	file:
sOldPictResList	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^    LST_T                   sOldPictResList;       \/*!< List of picture resources that are allocated for this stream but no$/;"	m	struct:__anon100	file:
sOldRefPic	vdec/firmware/include/avsfw_data.h	/^    AVSFW_sPicture          sOldRefPic;                        \/*!< Second reference picture                                         *\/$/;"	m	struct:__anon257
sOldRefPic	vdec/firmware/include/mpeg2fw_data.h	/^    MPEG2FW_sPicture             sOldRefPic;           \/*!< Second reference picture *\/$/;"	m	struct:__anon277
sOldRefPic	vdec/firmware/include/mpeg4fw_data.h	/^    MPEG4FW_sPicture  sOldRefPic;$/;"	m	struct:__anon347
sOldRefPic	vdec/firmware/include/realfw_data.h	/^    REALFW_sPicture         sOldRefPic;$/;"	m	struct:__anon286
sOldRefPic	vdec/firmware/include/vc1fw_data.h	/^     VC1FW_sPicture sOldRefPic;$/;"	m	struct:__anon252
sOldRefPic	vdec/firmware/share/avsfw_data_shared.h	/^    AVSFW_sPicture          sOldRefPic;                        \/*!< Second reference picture                                         *\/$/;"	m	struct:__anon387
sOldRefPic	vdec/firmware/share/mpeg2fw_data_shared.h	/^    MPEG2FW_sPicture             sOldRefPic;           \/*!< Second reference picture *\/$/;"	m	struct:__anon412
sOldRefPic	vdec/firmware/share/mpeg4fw_data_shared.h	/^    MPEG4FW_sPicture  sOldRefPic;$/;"	m	struct:__anon436
sOldRefPic	vdec/firmware/share/realfw_data_shared.h	/^    REALFW_sPicture         sOldRefPic;$/;"	m	struct:__anon382
sOldRefPic	vdec/firmware/share/vc1fw_data_shared.h	/^     VC1FW_sPicture sOldRefPic;$/;"	m	struct:__anon407
sOldSeqResList	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^    LST_T                   sOldSeqResList;        \/*!< List of sequence resources that are allocated for this stream but no$/;"	m	struct:__anon100	file:
sOptKeyedList	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api_km.c	/^    LST_T      sOptKeyedList;  \/*!< Keyed options list *\/$/;"	m	struct:__anon613	file:
sOptList	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api_km.c	/^    LST_T      sOptList;       \/*!< Regular options list *\/$/;"	m	struct:__anon613	file:
sOptions	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api_km.c	/^    LST_T         sOptions;$/;"	m	struct:__anon612	file:
sOrigDisplayRegion	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_sRect              sOrigDisplayRegion;  \/*!< Region to display within buffer                                                           *\/$/;"	m	struct:__anon231
sOutputConfig	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_sStrOutputConfig   sOutputConfig;      \/*!< Output properties of decoded image.                    *\/$/;"	m	struct:__anon236
sOutputConfig	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    VDEC_sStrOutputConfig sOutputConfig;        \/*!< Output configuration to use for decoding.                        *\/$/;"	m	struct:scheduler_sStreamCtx_tag	file:
sOutputConfig	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDEC_sStrOutputConfig      sOutputConfig;              \/*!< Latest output configuration.                     *\/$/;"	m	struct:__anon45
sOutputConfig	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDEC_sStrOutputConfig sOutputConfig;     \/*!< Stream output configuration to be applied to picture. *\/$/;"	m	struct:__anon48
sPALLOC_Alloc1Cmd	imgvideo/rpc/sysbrg/src/page_alloc_rpc.h	/^		} sPALLOC_Alloc1Cmd;$/;"	m	union:__anon774::__anon775	typeref:struct:__anon774::__anon775::__anon777
sPALLOC_Alloc1Resp	imgvideo/rpc/sysbrg/src/page_alloc_rpc.h	/^		} sPALLOC_Alloc1Resp;$/;"	m	union:__anon780::__anon781	typeref:struct:__anon780::__anon781::__anon784
sPALLOC_AttachToConnectionCmd	imgvideo/rpc/sysbrg/src/page_alloc_rpc.h	/^		} sPALLOC_AttachToConnectionCmd;$/;"	m	union:__anon774::__anon775	typeref:struct:__anon774::__anon775::__anon776
sPALLOC_AttachToConnectionResp	imgvideo/rpc/sysbrg/src/page_alloc_rpc.h	/^		} sPALLOC_AttachToConnectionResp;$/;"	m	union:__anon780::__anon781	typeref:struct:__anon780::__anon781::__anon782
sPALLOC_Free1Cmd	imgvideo/rpc/sysbrg/src/page_alloc_rpc.h	/^		} sPALLOC_Free1Cmd;$/;"	m	union:__anon774::__anon775	typeref:struct:__anon774::__anon775::__anon779
sPALLOC_Free1Resp	imgvideo/rpc/sysbrg/src/page_alloc_rpc.h	/^		} sPALLOC_Free1Resp;$/;"	m	union:__anon780::__anon781	typeref:struct:__anon780::__anon781::__anon786
sPALLOC_Import1Cmd	imgvideo/rpc/sysbrg/src/page_alloc_rpc.h	/^		} sPALLOC_Import1Cmd;$/;"	m	union:__anon774::__anon775	typeref:struct:__anon774::__anon775::__anon778
sPALLOC_Import1Resp	imgvideo/rpc/sysbrg/src/page_alloc_rpc.h	/^		} sPALLOC_Import1Resp;$/;"	m	union:__anon780::__anon781	typeref:struct:__anon780::__anon781::__anon785
sPALLOC_Initialise1Resp	imgvideo/rpc/sysbrg/src/page_alloc_rpc.h	/^		} sPALLOC_Initialise1Resp;$/;"	m	union:__anon780::__anon781	typeref:struct:__anon780::__anon781::__anon783
sPDumpIF	encode/configs/target_config.h	/^static TARGET_sPDumpIF sPDumpIF =$/;"	v
sPDumpIF	imgvideo/secure_media/target/include/target.h	/^        TARGET_sPDumpIF     sPDumpIF;        \/\/PDUMP1 Interface Information$/;"	m	union:__anon572::__anon573
sPDumpIF	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_atlas.h	/^static TARGET_sPDumpIF sPDumpIF =$/;"	v
sPDumpIF	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_cedarview.h	/^static TARGET_sPDumpIF sPDumpIF =$/;"	v
sPDumpIF	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_default.h	/^static TARGET_sPDumpIF sPDumpIF =$/;"	v
sPPS	vdec/firmware/include/h264fw_data.h	/^    H264FW_sPicturePS               sPPS;               \/\/!< Picture Parameter Set data$/;"	m	struct:__anon336
sPPS	vdec/firmware/share/h264fw_data_shared.h	/^    H264FW_sPicturePS               sPPS;               \/\/!< Picture Parameter Set data$/;"	m	struct:__anon496
sParams	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.c	/^    SCALER_sParams              sParams;$/;"	m	struct:__anon95	file:
sPci	imgvideo/secure_media/target/include/target.h	/^        TARGET_sPci         sPci;            \/\/PCI Interface Information$/;"	m	union:__anon572::__anon573
sPciCard	encode/configs/target_config.h	/^static TARGET_sPciCard sPciCard =$/;"	v
sPciCard	imgvideo/secure_media/target/include/target.h	/^    TARGET_sPciCard     sPciCard;     \/\/PCI Card info$/;"	m	struct:__anon571
sPciCard	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_atlas.h	/^static TARGET_sPciCard sPciCard =$/;"	v
sPciCard	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_cedarview.h	/^static TARGET_sPciCard sPciCard =$/;"	v
sPciCard	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_default.h	/^static TARGET_sPciCard sPciCard =$/;"	v
sPciDevice	encode/configs/target_config.h	/^static TARGET_sPciDevice sPciDevice =$/;"	v
sPciDevice	imgvideo/secure_media/target/include/target.h	/^    TARGET_sPciDevice  sPciDevice;         \/\/PCI Device Information$/;"	m	struct:__anon569
sPciDevice	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_atlas.h	/^static TARGET_sPciDevice sPciDevice =$/;"	v
sPciDevice	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_cedarview.h	/^static TARGET_sPciDevice sPciDevice =$/;"	v
sPciDevice	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_default.h	/^static TARGET_sPciDevice sPciDevice =$/;"	v
sPciInterface	encode/configs/target_config.h	/^static TARGET_sPciInterface sPciInterface =$/;"	v
sPciInterface	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_atlas.h	/^static TARGET_sPciInterface sPciInterface =$/;"	v
sPciInterface	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_cedarview.h	/^static TARGET_sPciInterface sPciInterface =$/;"	v
sPciInterface	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_default.h	/^static TARGET_sPciInterface sPciInterface =$/;"	v
sPciMemory	encode/configs/target_config.h	/^static TARGET_sPciMemory sPciMemory =$/;"	v
sPciMemory	imgvideo/secure_media/target/include/target.h	/^    TARGET_sPciMemory  sPciMemory;         \/\/PCI Memory Information$/;"	m	struct:__anon569
sPciMemory	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_atlas.h	/^static TARGET_sPciMemory sPciMemory =$/;"	v
sPciMemory	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_cedarview.h	/^static TARGET_sPciMemory sPciMemory =$/;"	v
sPciMemory	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_default.h	/^static TARGET_sPciMemory sPciMemory =$/;"	v
sPendPictList	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    LST_T                   sPendPictList;          \/*!< List of pictures that are being decoded on this core.                      *\/$/;"	m	struct:__anon87	file:
sPendStrUnitList	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    LST_T                   sPendStrUnitList;           \/*!< List of pictures that are pending decode complete (in-flight).                         *\/$/;"	m	struct:__anon55	file:
sPerformanceData	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    VDECFW_sPerformanceData     sPerformanceData;$/;"	m	struct:__anon73
sPicHdrInfo	vdec/firmware/include/realfw_data.h	/^    REALFW_sPictureHeader  sPicHdrInfo;              \/\/!< Picture level info$/;"	m	struct:__anon284
sPicHdrInfo	vdec/firmware/share/realfw_data_shared.h	/^    REALFW_sPictureHeader  sPicHdrInfo;              \/\/!< Picture level info$/;"	m	struct:__anon380
sPicParams	encode/kernel_device/include/apiinternal.h	/^	PIC_PARAMS sPicParams;  \/\/!< Picture level parameters (supplied by driver)$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
sPictAuxData	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    BSPP_sPictData              sPictAuxData;                   \/*!< Picture auxiliary data (e.g. H.264 SPS\/PPS).                           *\/$/;"	m	struct:__anon178
sPictBufConfig	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_sPictBufConfig sPictBufConfig; \/*!< Picture buffer configuration (only used by for images)             *\/$/;"	m	struct:__anon224
sPictBufList	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^    LST_T                   sPictBufList;          \/*!< List of picture buffers that have been removed from active internal resources.  *\/$/;"	m	struct:__anon100	file:
sPictBufferList	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    LST_T                 sPictBufferList;      \/*!< List of picture buffers.                                         *\/$/;"	m	struct:scheduler_sStreamCtx_tag	file:
sPictDecoded	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    VDEC_sPictDecoded           sPictDecoded;$/;"	m	struct:__anon73
sPictHdrInfo	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    BSPP_sPictHdrInfo       sPictHdrInfo;$/;"	m	struct:__anon186
sPictHwCrc	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_sPictHwCrc         sPictHwCrc;         \/*!< VXD hardware signatures for this picture.              *\/$/;"	m	struct:__anon235
sPictHwCrc	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    VDEC_sPictHwCrc             sPictHwCrc;$/;"	m	struct:__anon73
sPictResInfo	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^    PLANT_sPictResInfo      sPictResInfo;          \/*!< Current picture resource info.                                        *\/$/;"	m	struct:__anon100	file:
sPictResList	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^    LST_T                   sPictResList;          \/*!< List of active picture resources that are allocated for this stream.  *\/$/;"	m	struct:__anon100	file:
sPictResList	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    LST_T                 sPictResList;         \/*!< List of auxiliary picture resources.                             *\/$/;"	m	struct:scheduler_sStreamCtx_tag	file:
sPictSgmData	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    BSPP_sPictData              sPictSgmData;                   \/*!< Slice group-map data.                                                  *\/$/;"	m	struct:__anon178
sPicture	vdec/firmware/include/hevcfw_data.h	/^    HEVCFW_sPicture sPicture;$/;"	m	struct:__anon370
sPicture	vdec/firmware/share/hevcfw_data_shared.h	/^    HEVCFW_sPicture sPicture;$/;"	m	struct:__anon396
sPictureData	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    BSPP_sPictureData       sPictureData;$/;"	m	struct:__anon187
sPid	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^    pid_t         sPid;              \/\/!< process id owning the mutex (or 0)$/;"	m	struct:__anon614	file:
sPitch	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.c	/^    SCALER_sPitch               sPitch;$/;"	m	struct:__anon95	file:
sPixelInfo	vdec/apis/vdec/include/vdec_api.h	/^    PIXEL_sPixelInfo        sPixelInfo;          \/*!< Pixel format information for all coded frames in the sequence (picture buffer allocation) *\/$/;"	m	struct:__anon231
sPixelInfo	vdec/apis/vdec/include/vdec_api.h	/^    PIXEL_sPixelInfo    sPixelInfo;         \/*!< Pixel format information.                                              *\/$/;"	m	struct:__anon230
sPool	imgvideo/imglib/libraries/talmmu_api/code/pool.c	/^struct sPool$/;"	s	file:
sPostIF	encode/configs/target_config.h	/^static TARGET_sPostIF sPostIF =$/;"	v
sPostIF	imgvideo/secure_media/target/include/target.h	/^        TARGET_sPostIF      sPostIF;         \/\/Post Interface Information$/;"	m	union:__anon572::__anon573
sPostIF	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_atlas.h	/^static TARGET_sPostIF sPostIF =$/;"	v
sPostIF	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_cedarview.h	/^static TARGET_sPostIF sPostIF =$/;"	v
sPostIF	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_default.h	/^static TARGET_sPostIF sPostIF =$/;"	v
sPps	vdec/firmware/include/hevcfw_data.h	/^    HEVCFW_sPicturePS sPps;$/;"	m	struct:__anon373
sPps	vdec/firmware/share/hevcfw_data_shared.h	/^    HEVCFW_sPicturePS sPps;$/;"	m	struct:__anon399
sPrevComSequHdrInfo	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDEC_sComSequHdrInfo       sPrevComSequHdrInfo;        \/*!< Previous VSH (for error handling).               *\/$/;"	m	struct:__anon45
sPrevIntensityCompensation	vdec/firmware/include/vc1fw_data.h	/^     VC1FW_sIntensityCompensation sPrevIntensityCompensation;$/;"	m	struct:__anon252
sPrevIntensityCompensation	vdec/firmware/share/vc1fw_data_shared.h	/^     VC1FW_sIntensityCompensation sPrevIntensityCompensation;$/;"	m	struct:__anon407
sPrevPictHdrInfo	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    BSPP_sPictHdrInfo          sPrevPictHdrInfo;           \/*!< Previous picture header (for error handling).    *\/$/;"	m	struct:__anon45
sPrevState	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    HWCTRL_sState           sPrevState;$/;"	m	struct:__anon87	file:
sPrimary	vdec/firmware/include/avsfw_data.h	/^    VDECFW_sImageBuffer sPrimary;                   \/*!< Primary decode buffer base addresses                  *\/$/;"	m	struct:__anon256
sPrimary	vdec/firmware/include/avsfw_data.h	/^    VDECFW_sImageBuffer sPrimary;                   \/*!< Primary decode buffer base addresses *\/$/;"	m	struct:__anon255
sPrimary	vdec/firmware/include/h264fw_data.h	/^    VDECFW_sImageBuffer     sPrimary;     \/\/!< Primary decode buffer base addresses$/;"	m	struct:__anon332
sPrimary	vdec/firmware/include/h264fw_data.h	/^    VDECFW_sImageBuffer sPrimary;               \/\/!< Primary (reconstructed) picture buffers$/;"	m	struct:__anon333
sPrimary	vdec/firmware/include/h264fw_data.h	/^    VDECFW_sImageBuffer sPrimary;$/;"	m	struct:__anon335
sPrimary	vdec/firmware/include/hevcfw_data.h	/^    VDECFW_sImageBuffer sPrimary; \/\/!< Primary (reconstructed) picture buffers$/;"	m	struct:__anon369
sPrimary	vdec/firmware/include/hevcfw_data.h	/^    VDECFW_sImageBuffer sPrimary; \/\/!< Primary decode buffer base addresses$/;"	m	struct:__anon365
sPrimary	vdec/firmware/include/jpegfw_data.h	/^    VDECFW_sImageBuffer                sPrimary;                       \/*!< Primary decode buffer base addresses *\/$/;"	m	struct:__anon261
sPrimary	vdec/firmware/include/mpeg2fw_data.h	/^    VDECFW_sImageBuffer          sPrimary;             \/*!< Primary decode buffer base addresses *\/$/;"	m	struct:__anon274
sPrimary	vdec/firmware/include/mpeg2fw_data.h	/^    VDECFW_sImageBuffer         sPrimary;               \/*!< Primary decode buffer base addresses *\/$/;"	m	struct:__anon276
sPrimary	vdec/firmware/include/mpeg4fw_data.h	/^    VDECFW_sImageBuffer        sPrimary;                       \/\/!< Primary decode buffer base addresses$/;"	m	struct:__anon345
sPrimary	vdec/firmware/include/mpeg4fw_data.h	/^    VDECFW_sImageBuffer  sPrimary;                       \/\/!< Primary decode buffer base addresses$/;"	m	struct:__anon346
sPrimary	vdec/firmware/include/realfw_data.h	/^    VDECFW_sImageBuffer    sPrimary;                 \/\/!< Primary decode buffer base addresses$/;"	m	struct:__anon284
sPrimary	vdec/firmware/include/realfw_data.h	/^    VDECFW_sImageBuffer  sPrimary;                 \/\/!< Primary decode buffer base addresses$/;"	m	struct:__anon283
sPrimary	vdec/firmware/include/vc1fw_data.h	/^    VDECFW_sImageBuffer         sPrimary;           \/\/!< Primary decode buffer base addresses$/;"	m	struct:__anon251
sPrimary	vdec/firmware/include/vc1fw_data.h	/^    VDECFW_sImageBuffer sPrimary;                       \/\/!< Primary (reconstructed) picture buffers$/;"	m	struct:__anon248
sPrimary	vdec/firmware/include/vp6fw_data.h	/^    VDECFW_sImageBuffer        sPrimary;                       \/\/!< Primary decode buffer base addresses$/;"	m	struct:__anon270
sPrimary	vdec/firmware/include/vp6fw_data.h	/^    VDECFW_sImageBuffer sPrimary;                                   \/\/!< Primary (reconstructed) picture buffers$/;"	m	struct:__anon271
sPrimary	vdec/firmware/include/vp8fw_data.h	/^    VDECFW_sImageBuffer				sPrimary;						\/\/!< Primary decode buffer base addresses$/;"	m	struct:__anon353
sPrimary	vdec/firmware/include/vp8fw_data.h	/^    VDECFW_sImageBuffer sPrimary;                                   \/\/!< Primary (reconstructed) picture buffers$/;"	m	struct:__anon354
sPrimary	vdec/firmware/share/avsfw_data_shared.h	/^    VDECFW_sImageBuffer sPrimary;                   \/*!< Primary decode buffer base addresses                  *\/$/;"	m	struct:__anon386
sPrimary	vdec/firmware/share/avsfw_data_shared.h	/^    VDECFW_sImageBuffer sPrimary;                   \/*!< Primary decode buffer base addresses *\/$/;"	m	struct:__anon385
sPrimary	vdec/firmware/share/h264fw_data_shared.h	/^    VDECFW_sImageBuffer     sPrimary;     \/\/!< Primary decode buffer base addresses$/;"	m	struct:__anon492
sPrimary	vdec/firmware/share/h264fw_data_shared.h	/^    VDECFW_sImageBuffer sPrimary;               \/\/!< Primary (reconstructed) picture buffers$/;"	m	struct:__anon493
sPrimary	vdec/firmware/share/h264fw_data_shared.h	/^    VDECFW_sImageBuffer sPrimary;$/;"	m	struct:__anon495
sPrimary	vdec/firmware/share/hevcfw_data_shared.h	/^    VDECFW_sImageBuffer sPrimary; \/\/!< Primary (reconstructed) picture buffers$/;"	m	struct:__anon395
sPrimary	vdec/firmware/share/hevcfw_data_shared.h	/^    VDECFW_sImageBuffer sPrimary; \/\/!< Primary decode buffer base addresses$/;"	m	struct:__anon391
sPrimary	vdec/firmware/share/jpegfw_data_shared.h	/^    VDECFW_sImageBuffer                sPrimary;                       \/*!< Primary decode buffer base addresses *\/$/;"	m	struct:__anon500
sPrimary	vdec/firmware/share/mpeg2fw_data_shared.h	/^    VDECFW_sImageBuffer          sPrimary;             \/*!< Primary decode buffer base addresses *\/$/;"	m	struct:__anon409
sPrimary	vdec/firmware/share/mpeg2fw_data_shared.h	/^    VDECFW_sImageBuffer         sPrimary;               \/*!< Primary decode buffer base addresses *\/$/;"	m	struct:__anon411
sPrimary	vdec/firmware/share/mpeg4fw_data_shared.h	/^    VDECFW_sImageBuffer        sPrimary;                       \/\/!< Primary decode buffer base addresses$/;"	m	struct:__anon434
sPrimary	vdec/firmware/share/mpeg4fw_data_shared.h	/^    VDECFW_sImageBuffer  sPrimary;                       \/\/!< Primary decode buffer base addresses$/;"	m	struct:__anon435
sPrimary	vdec/firmware/share/realfw_data_shared.h	/^    VDECFW_sImageBuffer    sPrimary;                 \/\/!< Primary decode buffer base addresses$/;"	m	struct:__anon380
sPrimary	vdec/firmware/share/realfw_data_shared.h	/^    VDECFW_sImageBuffer  sPrimary;                 \/\/!< Primary decode buffer base addresses$/;"	m	struct:__anon379
sPrimary	vdec/firmware/share/vc1fw_data_shared.h	/^    VDECFW_sImageBuffer         sPrimary;           \/\/!< Primary decode buffer base addresses$/;"	m	struct:__anon406
sPrimary	vdec/firmware/share/vc1fw_data_shared.h	/^    VDECFW_sImageBuffer sPrimary;                       \/\/!< Primary (reconstructed) picture buffers$/;"	m	struct:__anon403
sPrimary	vdec/firmware/share/vp6fw_data_shared.h	/^    VDECFW_sImageBuffer        sPrimary;                       \/\/!< Primary decode buffer base addresses$/;"	m	struct:__anon481
sPrimary	vdec/firmware/share/vp6fw_data_shared.h	/^    VDECFW_sImageBuffer sPrimary;                                   \/\/!< Primary (reconstructed) picture buffers$/;"	m	struct:__anon482
sPrimary	vdec/firmware/share/vp8fw_data_shared.h	/^    VDECFW_sImageBuffer				sPrimary;						\/\/!< Primary decode buffer base addresses$/;"	m	struct:__anon418
sPrimary	vdec/firmware/share/vp8fw_data_shared.h	/^    VDECFW_sImageBuffer sPrimary;                                   \/\/!< Primary (reconstructed) picture buffers$/;"	m	struct:__anon419
sProcLostCbList	imgvideo/port_fwrk/libraries/pman/code/pman_api.c	/^    LST_T       sProcLostCbList;    \/\/!< List of PMAN_sProcLostCb structures$/;"	m	struct:PMAN_tag_sProcContext	file:
sProps	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_ctx.h	/^    MSVDX_sCoreProps        sProps;                 \/*!< MSVDX core properties.                     *\/$/;"	m	struct:__anon61
sPsrModInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    MSVDXIO_sDdBufInfo      sPsrModInfo;$/;"	m	struct:__anon87	file:
sPsrModInfo	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext.h	/^    MSVDXIO_sDdBufInfo       sPsrModInfo;                    \/*!< Parser Module buffer info.                                *\/$/;"	m	struct:__anon159
sPtdBufInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    MSVDXIO_sDdBufInfo          sPtdBufInfo;                        \/*!< Buffer to hold device Page Table directory address.        *\/$/;"	m	struct:__anon54	file:
sPtdBufInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    MSVDXIO_sDdBufInfo      sPtdBufInfo;                \/*!< Information for buffer which contains stream PTD phys address.                         *\/$/;"	m	struct:__anon55	file:
sPtdInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    VXDIO_sPtdInfo              sPtdInfo;                           \/*!< Base address of PTD related informations.                   *\/$/;"	m	struct:__anon54	file:
sPtdInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_ctx.h	/^    VXDIO_sPtdInfo          sPtdInfo;               \/*!< Pointer to memory structure which holds$/;"	m	struct:__anon61
sPvdecFwCtxBuf	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    MSVDXIO_sDdBufInfo      sPvdecFwCtxBuf;             \/*!< Additional PVDEC FW context buffer.                            *\/$/;"	m	struct:__anon74
sRCParams	encode/kernel_device/include/apiinternal.h	/^	IMG_RC_PARAMS		sRCParams;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
sREALContext	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    REALFW_sContextData  sREALContext;$/;"	m	union:__anon53	file:
sREALHeader	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.c	/^    REALFW_sHeaderData sREALHeader;$/;"	m	union:__anon70	file:
sReadOpsCompleteDevVAddr	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_DEV_VIRTADDR		sReadOpsCompleteDevVAddr;$/;"	m	struct:_PVRSRV_CLIENT_SYNC_INFO_
sRealExtraPictHdrInfo	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^        } sRealExtraPictHdrInfo;$/;"	m	union:__anon178::__anon179	typeref:struct:__anon178::__anon179::__anon180
sReconPictBuf	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^    VDECDD_sDdPictBuf       sReconPictBuf;         \/*!< Reconstructed picture buffer.                                         *\/$/;"	m	struct:__anon100	file:
sRefResList	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    LST_T                   sRefResList;                \/*!< List of buffer control structures.                                                     *\/$/;"	m	struct:__anon55	file:
sRegions	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    ADDR_sRegion             sRegions;            \/*!< Region structure                                                      *\/$/;"	m	struct:TALMMU_tag_sDevMemHeap	file:
sRegister	imgvideo/secure_media/target/include/target.h	/^        TARGET_sRegister      sRegister;           \/\/Device register info$/;"	m	union:__anon566::__anon567
sRendInfo	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_sPictRendInfo      sRendInfo;          \/*!< Picture buffer decoded information structure.          *\/$/;"	m	struct:__anon236
sRendInfo	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDEC_sPictRendInfo      sRendInfo;          \/*!< Picture buffer structure information.      *\/$/;"	m	struct:__anon42
sRendPictSize	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_sPictSize      sRendPictSize;                \/*!< The maximum picture dimensions supported by this render region.  *\/$/;"	m	struct:__anon227
sRendec	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_ctx.h	/^    HWCTRL_sRendec          sRendec;                \/*!<                                            *\/$/;"	m	struct:__anon61
sRendecConfig	vdec/firmware/include/vdecfw.h	/^    VDECFW_sRendecConfig        sRendecConfig;$/;"	m	struct:__anon322
sRendecConfig	vdec/firmware/share/vdecfw_shared.h	/^    VDECFW_sRendecConfig        sRendecConfig;$/;"	m	struct:__anon472
sResList	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^	DQ_T				sResList;				\/\/!< List of active resource structures$/;"	m	struct:__anon629	file:
sResp	imgvideo/rpc/sysbrg/src/dbgevent_api_rpc.h	/^	} sResp;$/;"	m	struct:__anon652	typeref:union:__anon652::__anon653
sResp	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^	} sResp;$/;"	m	struct:__anon741	typeref:union:__anon741::__anon742
sResp	imgvideo/rpc/sysbrg/src/dman_api_rpc.h	/^	} sResp;$/;"	m	struct:__anon755	typeref:union:__anon755::__anon756
sResp	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^	} sResp;$/;"	m	struct:__anon716	typeref:union:__anon716::__anon717
sResp	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^	} sResp;$/;"	m	struct:__anon640	typeref:union:__anon640::__anon641
sResp	imgvideo/rpc/sysbrg/src/page_alloc_rpc.h	/^	} sResp;$/;"	m	struct:__anon780	typeref:union:__anon780::__anon781
sResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^	} sResp;$/;"	m	struct:__anon678	typeref:union:__anon678::__anon679
sResp	imgvideo/rpc/sysbrg/src/wrap_utils_rpc.h	/^	} sResp;$/;"	m	struct:__anon768	typeref:union:__anon768::__anon769
sRps	vdec/firmware/include/hevcfw_data.h	/^    HEVCFW_sReferencePictureSet sRps;$/;"	m	struct:__anon373
sRps	vdec/firmware/share/hevcfw_data_shared.h	/^    HEVCFW_sReferencePictureSet sRps;$/;"	m	struct:__anon399
sSHSequence	vdec/firmware/include/mpeg4fw_data.h	/^    MPEG4FW_sSHSequenceInfo    sSHSequence;        \/*!< short header mpeg4 variant sequence information                 *\/$/;"	m	struct:__anon344
sSHSequence	vdec/firmware/share/mpeg4fw_data_shared.h	/^    MPEG4FW_sSHSequenceInfo    sSHSequence;        \/*!< short header mpeg4 variant sequence information                 *\/$/;"	m	struct:__anon433
sSOFComp	vdec/apis/vdec/include/vdec_params.h	/^    VDEC_sJPEGSOFComponentHdr   sSOFComp[JPEG_VDEC_MAX_COMPONENTS];                                                \/*!< Start of frame component header       *\/$/;"	m	struct:__anon198
sSOSComp	vdec/apis/vdec/include/vdec_params.h	/^    VDEC_sJPEGSOSComponentHdr   sSOSComp[JPEG_VDEC_MAX_COMPONENTS];                                                \/*!< Start of Scan component header        *\/$/;"	m	struct:__anon198
sSPS	vdec/firmware/include/h264fw_data.h	/^    H264FW_sSequencePS              sSPS;               \/\/!< Sequence Parameter Set data$/;"	m	struct:__anon336
sSPS	vdec/firmware/include/vc1fw_data.h	/^     VC1FW_sSequencePS sSPS; \/\/!< Sequence Parameter Set data;$/;"	m	struct:__anon252
sSPS	vdec/firmware/share/h264fw_data_shared.h	/^    H264FW_sSequencePS              sSPS;               \/\/!< Sequence Parameter Set data$/;"	m	struct:__anon496
sSPS	vdec/firmware/share/vc1fw_data_shared.h	/^     VC1FW_sSequencePS sSPS; \/\/!< Sequence Parameter Set data;$/;"	m	struct:__anon407
sScaledPictSize	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_sPictSize      sScaledPictSize;    \/*!< Scaled picture size. Only relevant if #bScale is set to IMG_TRUE.      *\/$/;"	m	struct:__anon230
sScalerSetup	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_VXE_SCALER_SETUP sScalerSetup;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
sSchStatus	vdec/kernel_device/include/vdecdd.h	/^    VDECDD_sSchStrStatus  sSchStatus;  \/*!< Scheduler stream status.  *\/$/;"	m	struct:__anon11
sSchStatus	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    VDECDD_sSchStrStatus  sSchStatus;           \/*!< Scheduler status.                                                *\/$/;"	m	struct:scheduler_sStreamCtx_tag	file:
sSecondFieldTagContainer	vdec/apis/vdec/include/vdec_api.h	/^    VDEC_sPictTagContainer  sSecondFieldTagContainer; \/*!< A pointer to client specific data, Second Field.$/;"	m	struct:__anon236
sSecondPPS	vdec/firmware/include/h264fw_data.h	/^    H264FW_sPicturePS               sSecondPPS;         \/\/!< Picture Parameter Set data for second field when in the same buffer$/;"	m	struct:__anon336
sSecondPPS	vdec/firmware/share/h264fw_data_shared.h	/^    H264FW_sPicturePS               sSecondPPS;         \/\/!< Picture Parameter Set data for second field when in the same buffer$/;"	m	struct:__anon496
sSecondPictAuxData	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    BSPP_sPictData              sSecondPictAuxData;             \/*!< Picture auxiliary data (e.g. H.264 SPS\/PPS).                           *\/$/;"	m	struct:__anon178
sSeqHdrInfo	vdec/firmware/include/realfw_data.h	/^    REALFW_sSequenceHeader  sSeqHdrInfo;                 \/\/!< Sequence level info$/;"	m	struct:__anon286
sSeqHdrInfo	vdec/firmware/share/realfw_data_shared.h	/^    REALFW_sSequenceHeader  sSeqHdrInfo;                 \/\/!< Sequence level info$/;"	m	struct:__anon382
sSeqResInfo	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^    PLANT_sSeqResInfo       sSeqResInfo;           \/*!< Current sequence resource info.                                       *\/$/;"	m	struct:__anon100	file:
sSeqResList	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^    LST_T                   sSeqResList;           \/*!< List of active sequence resources that are allocated for this stream. *\/$/;"	m	struct:__anon100	file:
sSequHdrInfo	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    BSPP_sSequHdrInfo       sSequHdrInfo;$/;"	m	struct:__anon187
sSequHdrList	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    LST_T                 sSequHdrList;         \/*!< List of sequence header information.                             *\/$/;"	m	struct:scheduler_sStreamCtx_tag	file:
sSequenceInfo	vdec/firmware/include/mpeg2fw_data.h	/^    MPEG2FW_sSequenceInfo        sSequenceInfo;        \/*!< Sequence header information. *\/$/;"	m	struct:__anon277
sSequenceInfo	vdec/firmware/share/mpeg2fw_data_shared.h	/^    MPEG2FW_sSequenceInfo        sSequenceInfo;        \/*!< Sequence header information. *\/$/;"	m	struct:__anon412
sSliceHdrTmpl	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	MTX_HEADER_PARAMS sSliceHdrTmpl;		\/\/!< Template of corresponding slice header$/;"	m	struct:__anon546
sSps	vdec/firmware/include/hevcfw_data.h	/^    HEVCFW_sSequencePS sSps;$/;"	m	struct:__anon373
sSps	vdec/firmware/share/hevcfw_data_shared.h	/^    HEVCFW_sSequencePS sSps;$/;"	m	struct:__anon399
sStartCodeBufInfo	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.h	/^    MSVDXIO_sDdBufInfo       sStartCodeBufInfo;							\/*!< Start code buffer info.									*\/$/;"	m	struct:__anon80
sState	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    HWCTRL_sState           sState;                 \/*!< Current HWCTRL state. In core context because it is too big for stack.     *\/$/;"	m	struct:__anon87	file:
sStopInfo	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    VDEC_sStopInfo        sStopInfo;            \/*!< Current status of stop flags (see #VDEC_eStopFlags)$/;"	m	struct:scheduler_sStreamCtx_tag	file:
sStopInfo	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDEC_sStopInfo             sStopInfo;                  \/*!< Latest stop info.                                *\/$/;"	m	struct:__anon45
sStorParams	vdec/firmware/include/vc1fw_data.h	/^     VC1FW_sICStorage sStorParams[2][2];                       \/\/!< IC parameters stored ready to calculate parameters for subsequent pictures$/;"	m	struct:__anon252
sStorParams	vdec/firmware/share/vc1fw_data_shared.h	/^     VC1FW_sICStorage sStorParams[2][2];                       \/\/!< IC parameters stored ready to calculate parameters for subsequent pictures$/;"	m	struct:__anon407
sStrConfigData	vdec/apis/vdec/libraries/include/vdec_int.h	/^    VDEC_sStrConfigData     sStrConfigData;                 \/*!< Stream config data.                                    *\/$/;"	m	struct:__anon241
sStrConfigData	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    VDEC_sStrConfigData      sStrConfigData;   \/*!< Config data.                         *\/$/;"	m	struct:__anon105	file:
sStrConfigData	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDEC_sStrConfigData        sStrConfigData;             \/*!< Stream configuration data.                       *\/$/;"	m	struct:__anon45
sStrCtxList	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    LST_T                   sStrCtxList;         \/*!< List of stream contexts.                              *\/$/;"	m	struct:scheduler_sContext_tag	file:
sStrDecdPictList	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    DQ_T                    sStrDecdPictList;           \/*!< Doubly linked-list of decoded pictures, held by the firmware.                          *\/$/;"	m	struct:__anon55	file:
sStrList	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^    LST_T                           sStrList;               \/*!< List of streams.                       *\/$/;"	m	struct:__anon131	file:
sStrName	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^			 DBGOPT_sStrWithLen sStrName;$/;"	m	struct:__anon733::__anon734::__anon735
sStrName	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^			 DBGOPT_sStrWithLen sStrName;$/;"	m	struct:__anon733::__anon734::__anon736
sStrName	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^			 DBGOPT_sStrWithLen sStrName;$/;"	m	struct:__anon733::__anon734::__anon737
sStrName	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^                          		 DBGOPT_sStrWithLen sStrName;$/;"	m	struct:__anon733::__anon734::__anon738
sStrName	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^                          		 DBGOPT_sStrWithLen sStrName;$/;"	m	struct:__anon733::__anon734::__anon739
sStrName	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^                          		 DBGOPT_sStrWithLen sStrName;$/;"	m	struct:__anon733::__anon734::__anon740
sStrUnitList	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    LST_T                 sStrUnitList;         \/*!< Queue of stream units to be processed.                           *\/$/;"	m	struct:scheduler_sStreamCtx_tag	file:
sStrVal	imgvideo/port_fwrk/include/dbgopt_api.h	/^    DBGOPT_sStrWithLen  sStrVal;$/;"	m	union:__anon601
sStreamConfig	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    VDEC_sStrConfigData   sStreamConfig;        \/*!< Stream configuration.                                            *\/$/;"	m	struct:scheduler_sStreamCtx_tag	file:
sStreamCreateMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^        CORE_sStreamCreateMsg                sStreamCreateMsg;                \/*!< CORE_StreamCreate() message.                *\/$/;"	m	union:__anon128::__anon129	file:
sStreamDestroyMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^        CORE_sStreamDestroyMsg               sStreamDestroyMsg;               \/*!< CORE_StreamDestroy() message.               *\/$/;"	m	union:__anon128::__anon129	file:
sStreamFillPictBufMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^        CORE_sStreamFillPictBufMsg           sStreamFillPictBufMsg;           \/*!< CORE_StreamFillPictBuf() message.           *\/$/;"	m	union:__anon128::__anon129	file:
sStreamFlushMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^        CORE_sStreamFlushMsg                 sStreamFlushMsg;                 \/*!< CORE_StreamFlush() message.                 *\/$/;"	m	union:__anon128::__anon129	file:
sStreamGetStatusMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^        CORE_sStreamGetStatusMsg             sStreamGetStatusMsg;             \/*!< CORE_StreamGetStatus() message.             *\/$/;"	m	union:__anon128::__anon129	file:
sStreamGetStopFlagsMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^        CORE_sStreamGetStopFlagsMsg          sStreamGetStopFlagsMsg;          \/*!< CORE_StreamGetStopFlags() message.          *\/$/;"	m	union:__anon128::__anon129	file:
sStreamList	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^static LST_T                   sStreamList;                \/*!< List of stream context structures.           *\/$/;"	v	file:
sStreamList	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    LST_T                   sStreamList;        \/*!< List of streams.                           *\/$/;"	m	struct:__anon38
sStreamList	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    LST_T                       sStreamList;                        \/*!< List of stream context structures.                         *\/$/;"	m	struct:__anon54	file:
sStreamMapBufMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^        CORE_sStreamMapBufMsg                sStreamMapBufMsg;                \/*!< CORE_StreamMapBuf() message.                *\/$/;"	m	union:__anon128::__anon129	file:
sStreamPlayMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^        CORE_sStreamPlayMsg                  sStreamPlayMsg;                  \/*!< CORE_StreamPlay() message.                  *\/$/;"	m	union:__anon128::__anon129	file:
sStreamReleaseBufsMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^        CORE_sStreamReleaseBufsMsg           sStreamReleaseBufsMsg;           \/*!< CORE_StreamReleaseBufs() message.           *\/$/;"	m	union:__anon128::__anon129	file:
sStreamSetBehaviourOnErrorsMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^        CORE_sStreamSetBehaviourOnErrorsMsg  sStreamSetBehaviourOnErrorsMsg;  \/*!< CORE_StreamSetBehaviourOnErrors() message.  *\/$/;"	m	union:__anon128::__anon129	file:
sStreamSetOutputConfigMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^        CORE_sStreamSetOutputConfigMsg       sStreamSetOutputConfigMsg;       \/*!< CORE_StreamSetOutputConfig() message.       *\/$/;"	m	union:__anon128::__anon129	file:
sStreamStopMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^        CORE_sStreamStopMsg                  sStreamStopMsg;                  \/*!< CORE_StreamStop() message.                  *\/$/;"	m	union:__anon128::__anon129	file:
sStreamSubmitUnitMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^        CORE_sStreamSubmitUnitMsg            sStreamSubmitUnitMsg;            \/*!< CORE_StreamSubmitUnit() message.            *\/$/;"	m	union:__anon128::__anon129	file:
sStreamUnmapBufMsg	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^        CORE_sStreamUnmapBufMsg              sStreamUnmapBufMsg;              \/*!< CORE_StreamUnmapBuf() message.              *\/$/;"	m	union:__anon128::__anon129	file:
sTOPAZKM_GetCoreDes1Resp	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^		} sTOPAZKM_GetCoreDes1Resp;$/;"	m	union:__anon716::__anon717	typeref:struct:__anon716::__anon717::__anon729
sTOPAZKM_GetCoreRevResp	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^		} sTOPAZKM_GetCoreRevResp;$/;"	m	union:__anon716::__anon717	typeref:struct:__anon716::__anon717::__anon730
sTOPAZKM_GetNumPipesResp	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^		} sTOPAZKM_GetNumPipesResp;$/;"	m	union:__anon716::__anon717	typeref:struct:__anon716::__anon717::__anon731
sTOPAZKM_IsIdleCmd	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^		} sTOPAZKM_IsIdleCmd;$/;"	m	union:__anon700::__anon701	typeref:struct:__anon700::__anon701::__anon713
sTOPAZKM_IsIdleResp	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^		} sTOPAZKM_IsIdleResp;$/;"	m	union:__anon716::__anon717	typeref:struct:__anon716::__anon717::__anon728
sTOPAZKM_MMCopyTiledBufferCmd	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^		} sTOPAZKM_MMCopyTiledBufferCmd;$/;"	m	union:__anon631::__anon632	typeref:struct:__anon631::__anon632::__anon639
sTOPAZKM_MMCopyTiledBufferResp	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^		} sTOPAZKM_MMCopyTiledBufferResp;$/;"	m	union:__anon640::__anon641	typeref:struct:__anon640::__anon641::__anon648
sTOPAZKM_MMUFlushMMUTableCacheResp	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^		} sTOPAZKM_MMUFlushMMUTableCacheResp;$/;"	m	union:__anon640::__anon641	typeref:struct:__anon640::__anon641::__anon645
sTOPAZKM_MMUMAllocateHeapDeviceMemoryCmd	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^		} sTOPAZKM_MMUMAllocateHeapDeviceMemoryCmd;$/;"	m	union:__anon631::__anon632	typeref:struct:__anon631::__anon632::__anon634
sTOPAZKM_MMUMAllocateHeapDeviceMemoryResp	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^		} sTOPAZKM_MMUMAllocateHeapDeviceMemoryResp;$/;"	m	union:__anon640::__anon641	typeref:struct:__anon640::__anon641::__anon642
sTOPAZKM_MMUMFreeDeviceMemoryCmd	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^		} sTOPAZKM_MMUMFreeDeviceMemoryCmd;$/;"	m	union:__anon631::__anon632	typeref:struct:__anon631::__anon632::__anon636
sTOPAZKM_MMUMFreeDeviceMemoryResp	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^		} sTOPAZKM_MMUMFreeDeviceMemoryResp;$/;"	m	union:__anon640::__anon641	typeref:struct:__anon640::__anon641::__anon644
sTOPAZKM_MapExternalCmd	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^		} sTOPAZKM_MapExternalCmd;$/;"	m	union:__anon631::__anon632	typeref:struct:__anon631::__anon632::__anon637
sTOPAZKM_MapExternalResp	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^		} sTOPAZKM_MapExternalResp;$/;"	m	union:__anon640::__anon641	typeref:struct:__anon640::__anon641::__anon646
sTOPAZKM_ResumeCmd	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^		} sTOPAZKM_ResumeCmd;$/;"	m	union:__anon700::__anon701	typeref:struct:__anon700::__anon701::__anon715
sTOPAZKM_StreamMMUMAllocateHeapDeviceMemoryCmd	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^		} sTOPAZKM_StreamMMUMAllocateHeapDeviceMemoryCmd;$/;"	m	union:__anon631::__anon632	typeref:struct:__anon631::__anon632::__anon635
sTOPAZKM_StreamMMUMAllocateHeapDeviceMemoryResp	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^		} sTOPAZKM_StreamMMUMAllocateHeapDeviceMemoryResp;$/;"	m	union:__anon640::__anon641	typeref:struct:__anon640::__anon641::__anon643
sTOPAZKM_SuspendCmd	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^		} sTOPAZKM_SuspendCmd;$/;"	m	union:__anon700::__anon701	typeref:struct:__anon700::__anon701::__anon714
sTOPAZKM_UnMapExternalCmd	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^		} sTOPAZKM_UnMapExternalCmd;$/;"	m	union:__anon631::__anon632	typeref:struct:__anon631::__anon632::__anon638
sTOPAZKM_UnMapExternalResp	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^		} sTOPAZKM_UnMapExternalResp;$/;"	m	union:__anon640::__anon641	typeref:struct:__anon640::__anon641::__anon647
sTimer	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^    struct timer_list  sTimer;     \/\/!< Linux timer.$/;"	m	struct:__anon616	typeref:struct:__anon616::timer_list	file:
sUnSupportedFlags	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    VDEC_sUnSupportedFlags        sUnSupportedFlags;    \/*!< Flags to indicate unsupported features\/state.          *\/$/;"	m	struct:__anon43
sVC1Context	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    VC1FW_sContextData   sVC1Context;$/;"	m	union:__anon53	file:
sVC1Header	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.c	/^    VC1FW_sHeaderData sVC1Header;$/;"	m	union:__anon70	file:
sVC1PictHdrInfo	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^        } sVC1PictHdrInfo;$/;"	m	union:__anon178::__anon179	typeref:struct:__anon178::__anon179::__anon181
sVDECDD_GetCallbackEventCmd	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^		} sVDECDD_GetCallbackEventCmd;$/;"	m	union:__anon657::__anon658	typeref:struct:__anon657::__anon658::__anon663
sVDECDD_GetCallbackEventResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^		} sVDECDD_GetCallbackEventResp;$/;"	m	union:__anon678::__anon679	typeref:struct:__anon678::__anon679::__anon684
sVDECDD_IsSupportedFeatureCmd	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^		} sVDECDD_IsSupportedFeatureCmd;$/;"	m	union:__anon657::__anon658	typeref:struct:__anon657::__anon658::__anon659
sVDECDD_IsSupportedFeatureResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^		} sVDECDD_IsSupportedFeatureResp;$/;"	m	union:__anon678::__anon679	typeref:struct:__anon678::__anon679::__anon680
sVDECDD_PreemptCallbackEventCmd	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^		} sVDECDD_PreemptCallbackEventCmd;$/;"	m	union:__anon657::__anon658	typeref:struct:__anon657::__anon658::__anon664
sVDECDD_PreemptCallbackEventResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^		} sVDECDD_PreemptCallbackEventResp;$/;"	m	union:__anon678::__anon679	typeref:struct:__anon678::__anon679::__anon685
sVDECDD_StreamCreateCmd	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^		} sVDECDD_StreamCreateCmd;$/;"	m	union:__anon657::__anon658	typeref:struct:__anon657::__anon658::__anon661
sVDECDD_StreamCreateResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^		} sVDECDD_StreamCreateResp;$/;"	m	union:__anon678::__anon679	typeref:struct:__anon678::__anon679::__anon682
sVDECDD_StreamDestroyCmd	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^		} sVDECDD_StreamDestroyCmd;$/;"	m	union:__anon657::__anon658	typeref:struct:__anon657::__anon658::__anon662
sVDECDD_StreamDestroyResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^		} sVDECDD_StreamDestroyResp;$/;"	m	union:__anon678::__anon679	typeref:struct:__anon678::__anon679::__anon683
sVDECDD_StreamFillPictBufCmd	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^		} sVDECDD_StreamFillPictBufCmd;$/;"	m	union:__anon657::__anon658	typeref:struct:__anon657::__anon658::__anon672
sVDECDD_StreamFillPictBufResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^		} sVDECDD_StreamFillPictBufResp;$/;"	m	union:__anon678::__anon679	typeref:struct:__anon678::__anon679::__anon693
sVDECDD_StreamFlushCmd	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^		} sVDECDD_StreamFlushCmd;$/;"	m	union:__anon657::__anon658	typeref:struct:__anon657::__anon658::__anon673
sVDECDD_StreamFlushResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^		} sVDECDD_StreamFlushResp;$/;"	m	union:__anon678::__anon679	typeref:struct:__anon678::__anon679::__anon694
sVDECDD_StreamGetSequHdrInfoCmd	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^		} sVDECDD_StreamGetSequHdrInfoCmd;$/;"	m	union:__anon657::__anon658	typeref:struct:__anon657::__anon658::__anon668
sVDECDD_StreamGetSequHdrInfoResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^		} sVDECDD_StreamGetSequHdrInfoResp;$/;"	m	union:__anon678::__anon679	typeref:struct:__anon678::__anon679::__anon689
sVDECDD_StreamGetStatusCmd	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^		} sVDECDD_StreamGetStatusCmd;$/;"	m	union:__anon657::__anon658	typeref:struct:__anon657::__anon658::__anon676
sVDECDD_StreamGetStatusResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^		} sVDECDD_StreamGetStatusResp;$/;"	m	union:__anon678::__anon679	typeref:struct:__anon678::__anon679::__anon697
sVDECDD_StreamGetStopInfoCmd	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^		} sVDECDD_StreamGetStopInfoCmd;$/;"	m	union:__anon657::__anon658	typeref:struct:__anon657::__anon658::__anon667
sVDECDD_StreamGetStopInfoResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^		} sVDECDD_StreamGetStopInfoResp;$/;"	m	union:__anon678::__anon679	typeref:struct:__anon678::__anon679::__anon688
sVDECDD_StreamMapBufCmd	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^		} sVDECDD_StreamMapBufCmd;$/;"	m	union:__anon657::__anon658	typeref:struct:__anon657::__anon658::__anon669
sVDECDD_StreamMapBufResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^		} sVDECDD_StreamMapBufResp;$/;"	m	union:__anon678::__anon679	typeref:struct:__anon678::__anon679::__anon690
sVDECDD_StreamPlayCmd	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^		} sVDECDD_StreamPlayCmd;$/;"	m	union:__anon657::__anon658	typeref:struct:__anon657::__anon658::__anon665
sVDECDD_StreamPlayResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^		} sVDECDD_StreamPlayResp;$/;"	m	union:__anon678::__anon679	typeref:struct:__anon678::__anon679::__anon686
sVDECDD_StreamReleaseBufsCmd	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^		} sVDECDD_StreamReleaseBufsCmd;$/;"	m	union:__anon657::__anon658	typeref:struct:__anon657::__anon658::__anon674
sVDECDD_StreamReleaseBufsResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^		} sVDECDD_StreamReleaseBufsResp;$/;"	m	union:__anon678::__anon679	typeref:struct:__anon678::__anon679::__anon695
sVDECDD_StreamSetBehaviourOnErrorsCmd	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^		} sVDECDD_StreamSetBehaviourOnErrorsCmd;$/;"	m	union:__anon657::__anon658	typeref:struct:__anon657::__anon658::__anon675
sVDECDD_StreamSetBehaviourOnErrorsResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^		} sVDECDD_StreamSetBehaviourOnErrorsResp;$/;"	m	union:__anon678::__anon679	typeref:struct:__anon678::__anon679::__anon696
sVDECDD_StreamSetOutputConfigCmd	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^		} sVDECDD_StreamSetOutputConfigCmd;$/;"	m	union:__anon657::__anon658	typeref:struct:__anon657::__anon658::__anon671
sVDECDD_StreamSetOutputConfigResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^		} sVDECDD_StreamSetOutputConfigResp;$/;"	m	union:__anon678::__anon679	typeref:struct:__anon678::__anon679::__anon692
sVDECDD_StreamStopCmd	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^		} sVDECDD_StreamStopCmd;$/;"	m	union:__anon657::__anon658	typeref:struct:__anon657::__anon658::__anon666
sVDECDD_StreamStopResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^		} sVDECDD_StreamStopResp;$/;"	m	union:__anon678::__anon679	typeref:struct:__anon678::__anon679::__anon687
sVDECDD_StreamSubmitUnitCmd	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^		} sVDECDD_StreamSubmitUnitCmd;$/;"	m	union:__anon657::__anon658	typeref:struct:__anon657::__anon658::__anon677
sVDECDD_StreamSubmitUnitResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^		} sVDECDD_StreamSubmitUnitResp;$/;"	m	union:__anon678::__anon679	typeref:struct:__anon678::__anon679::__anon698
sVDECDD_StreamUnmapBufCmd	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^		} sVDECDD_StreamUnmapBufCmd;$/;"	m	union:__anon657::__anon658	typeref:struct:__anon657::__anon658::__anon670
sVDECDD_StreamUnmapBufResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^		} sVDECDD_StreamUnmapBufResp;$/;"	m	union:__anon678::__anon679	typeref:struct:__anon678::__anon679::__anon691
sVDECDD_SupportedFeaturesCmd	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^		} sVDECDD_SupportedFeaturesCmd;$/;"	m	union:__anon657::__anon658	typeref:struct:__anon657::__anon658::__anon660
sVDECDD_SupportedFeaturesResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^		} sVDECDD_SupportedFeaturesResp;$/;"	m	union:__anon678::__anon679	typeref:struct:__anon678::__anon679::__anon681
sVP6Context	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    VP6FW_sContextData  sVP6Context;$/;"	m	union:__anon53	file:
sVP6Header	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.c	/^    VP6FW_sHeaderData sVP6Header;$/;"	m	union:__anon70	file:
sVP6PictHdrInfo	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^        } sVP6PictHdrInfo;$/;"	m	union:__anon178::__anon179	typeref:struct:__anon178::__anon179::__anon183
sVP6SequHdrInfo	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^        VDEC_sVP6SequHdrInfo    sVP6SequHdrInfo;    \/*!< VP6specific sequence header information.      *\/$/;"	m	union:__anon184::__anon185
sVP8Context	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    VP8FW_sContextData  sVP8Context;$/;"	m	union:__anon53	file:
sVP8Header	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.c	/^    VP8FW_sHeaderData sVP8Header;$/;"	m	union:__anon70	file:
sVP8PictHdrInfo	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^        } sVP8PictHdrInfo;$/;"	m	union:__anon178::__anon179	typeref:struct:__anon178::__anon179::__anon182
sVal	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^                          		 DBGOPT_sValueBrg sVal;$/;"	m	struct:__anon733::__anon734::__anon735
sVal	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^                          		 DBGOPT_sValueBrg sVal;$/;"	m	struct:__anon733::__anon734::__anon738
sValue	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api_km.c	/^    DBGOPT_sValue sValue;  \/*!< Union which holds the value of the option *\/$/;"	m	struct:__anon611	file:
sVideoObjectLayer	vdec/firmware/include/mpeg4fw_data.h	/^    MPEG4FW_sVideoObjectLayer  sVideoObjectLayer;  \/*!< video object layer header information needed by mpeg4 firmware  *\/$/;"	m	struct:__anon344
sVideoObjectLayer	vdec/firmware/share/mpeg4fw_data_shared.h	/^    MPEG4FW_sVideoObjectLayer  sVideoObjectLayer;  \/*!< video object layer header information needed by mpeg4 firmware  *\/$/;"	m	struct:__anon433
sVxdFuncs	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    HWCTRL_sFunctions       sVxdFuncs;              \/*!< Low level video decoder routines.                                          *\/$/;"	m	struct:__anon87	file:
sWRAPU_AttachToConnectionCmd	imgvideo/rpc/sysbrg/src/wrap_utils_rpc.h	/^		} sWRAPU_AttachToConnectionCmd;$/;"	m	union:__anon764::__anon765	typeref:struct:__anon764::__anon765::__anon766
sWRAPU_AttachToConnectionResp	imgvideo/rpc/sysbrg/src/wrap_utils_rpc.h	/^		} sWRAPU_AttachToConnectionResp;$/;"	m	union:__anon768::__anon769	typeref:struct:__anon768::__anon769::__anon771
sWRAPU_GetUmMappableAddrCmd	imgvideo/rpc/sysbrg/src/wrap_utils_rpc.h	/^		} sWRAPU_GetUmMappableAddrCmd;$/;"	m	union:__anon764::__anon765	typeref:struct:__anon764::__anon765::__anon767
sWRAPU_GetUmMappableAddrResp	imgvideo/rpc/sysbrg/src/wrap_utils_rpc.h	/^		} sWRAPU_GetUmMappableAddrResp;$/;"	m	union:__anon768::__anon769	typeref:struct:__anon768::__anon769::__anon772
sWRAPU_InitialiseResp	imgvideo/rpc/sysbrg/src/wrap_utils_rpc.h	/^		} sWRAPU_InitialiseResp;$/;"	m	union:__anon768::__anon769	typeref:struct:__anon768::__anon769::__anon770
sWork	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^    struct work_struct    sWork;         \/\/!< Linux work structure - MUST be at the start of this structure.$/;"	m	struct:__anon617	typeref:struct:__anon617::work_struct	file:
sWraperControl	imgvideo/secure_media/target/include/target.h	/^    TARGET_sWrapperControl  sWraperControl;  \/\/Wrapper control info$/;"	m	struct:__anon572
sWrappedPci	imgvideo/secure_media/target/include/target.h	/^    TARGET_sWrappedPci  sWrappedPci;  \/\/PCI Wrapper info$/;"	m	struct:__anon571
sWrapperControl	encode/configs/target_config.h	/^static TARGET_sWrapperControl sWrapperControl =$/;"	v
sWrapperControl	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_atlas.h	/^static TARGET_sWrapperControl sWrapperControl = $/;"	v
sWrapperControl	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_cedarview.h	/^static TARGET_sWrapperControl sWrapperControl = $/;"	v
sWrapperControl	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_default.h	/^static TARGET_sWrapperControl sWrapperControl = $/;"	v
sWriteMemRefToMemRefCmd	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^		} sWriteMemRefToMemRefCmd;$/;"	m	union:__anon631::__anon632	typeref:struct:__anon631::__anon632::__anon633
sWriteOpsCompleteDevVAddr	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_DEV_VIRTADDR		sWriteOpsCompleteDevVAddr;$/;"	m	struct:_PVRSRV_CLIENT_SYNC_INFO_
s_nestlock	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^typedef struct s_nestlock$/;"	s	file:
sadct	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8  sadct;                                        \/\/ 1    bslbf$/;"	m	struct:__anon341
sample_adaptive_offset_enabled_flag	vdec/firmware/include/hevcfw_data.h	/^        unsigned sample_adaptive_offset_enabled_flag : 1;$/;"	m	struct:__anon363::__anon364
scaler_ApplyRestrictions	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^scaler_ApplyRestrictions($/;"	f	file:
scaler_CalcCoeff	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.c	/^scaler_CalcCoeff($/;"	f	file:
scaler_CalcCoeffsSyncFunc	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.c	/^scaler_CalcCoeffsSyncFunc($/;"	f	file:
scaler_CalcParams	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.c	/^scaler_CalcParams($/;"	f	file:
scaler_CalculateScalerCoeffsBessi0	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.c	/^scaler_CalculateScalerCoeffsBessi0($/;"	f	file:
scaler_GetCoeff	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.c	/^scaler_GetCoeff($/;"	f	file:
scaler_GetFilterType	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.c	/^scaler_GetFilterType($/;"	f	file:
scaling_list_enabled_flag	vdec/firmware/include/hevcfw_data.h	/^        unsigned scaling_list_enabled_flag : 1;$/;"	m	struct:__anon363::__anon364
scaling_list_enabled_flag	vdec/firmware/include/hevcfw_data.h	/^        unsigned scaling_list_enabled_flag : 1;$/;"	m	struct:__anon366::__anon367
scheduler_FreeStreamUnit	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^scheduler_FreeStreamUnit($/;"	f	file:
scheduler_GetResourceAvailability	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^scheduler_GetResourceAvailability($/;"	f	file:
scheduler_PictureAttachResources	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^scheduler_PictureAttachResources($/;"	f	file:
scheduler_PicturePrepare	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^scheduler_PicturePrepare($/;"	f	file:
scheduler_PrepareToPlay	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^scheduler_PrepareToPlay($/;"	f	file:
scheduler_ReconfigureReconPictBufs	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^scheduler_ReconfigureReconPictBufs($/;"	f	file:
scheduler_SetActiveStopFlags	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^scheduler_SetActiveStopFlags($/;"	f	file:
scheduler_SetStopInfo	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^scheduler_SetStopInfo($/;"	f	file:
scheduler_StoreState	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^scheduler_StoreState($/;"	f	file:
scheduler_StreamStop	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^scheduler_StreamStop($/;"	f	file:
scheduler_ValidateNewPicture	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^scheduler_ValidateNewPicture($/;"	f	file:
scheduler_ValidateNewSequence	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^scheduler_ValidateNewSequence($/;"	f	file:
scheduler_eErrScope	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^} scheduler_eErrScope;$/;"	t	typeref:enum:__anon133	file:
scheduler_sContext	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^} scheduler_sContext;$/;"	t	typeref:struct:scheduler_sContext_tag	file:
scheduler_sContext_tag	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^typedef struct scheduler_sContext_tag$/;"	s	file:
scheduler_sStrUnitErrorDesc	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^} scheduler_sStrUnitErrorDesc;$/;"	t	typeref:struct:__anon134	file:
scheduler_sStreamCtx	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^} scheduler_sStreamCtx;$/;"	t	typeref:struct:scheduler_sStreamCtx_tag	file:
scheduler_sStreamCtx_tag	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^typedef struct scheduler_sStreamCtx_tag$/;"	s	file:
second_chroma_qp_index_offset	vdec/firmware/include/h264fw_data.h	/^    IMG_INT32   second_chroma_qp_index_offset;              \/\/!< syntax element from bitstream $/;"	m	struct:__anon330
secureMemPool	imgvideo/port_fwrk/include/sysdev_utils.h	/^	SYS_eMemPool			secureMemPool;$/;"	m	struct:SYSDEVU_sInfo
separate_colour_plane_flag	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT8   separate_colour_plane_flag;                 \/\/!< syntax element from bitstream - 1 bit$/;"	m	struct:__anon328
separate_colour_plane_flag	vdec/firmware/include/hevcfw_data.h	/^        unsigned separate_colour_plane_flag : 1;$/;"	m	struct:__anon363::__anon364
shape_complexity_estimation_disable	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8  shape_complexity_estimation_disable;          \/\/ 1    bslbf$/;"	m	struct:__anon341
shiftmmu	encode/kernel_device/libraries/topaz_hp/code/topazmmu.c	376;"	d	file:
show_event	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static ssize_t show_event(struct device *dev, struct device_attribute *attr, char *buf)$/;"	f	file:
show_fpga_release	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static ssize_t show_fpga_release(struct device *dev, struct device_attribute *attr, char *buf)$/;"	f	file:
show_intstate	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static ssize_t show_intstate(struct device *dev, struct device_attribute *attr, char *buf)$/;"	f	file:
show_msvdx_core_rev	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static ssize_t show_msvdx_core_rev(struct device *dev, struct device_attribute *attr, char *buf)$/;"	f	file:
show_name	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static ssize_t show_name(struct device *dev, struct device_attribute *attr, char *buf)$/;"	f	file:
show_version	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.c	/^static ssize_t show_version(struct device *dev, struct device_attribute *attr, char *buf)$/;"	f	file:
sign_data_hiding_enabled_flag	vdec/firmware/include/hevcfw_data.h	/^        unsigned sign_data_hiding_enabled_flag : 1;$/;"	m	struct:__anon366::__anon367
size	encode/kernel_device/libraries/topaz_hp/code/fwtrace.h	/^	unsigned int size;$/;"	m	struct:fwtrace_tracer
size	encode/platform/sysdev/sysdev_pci.c	/^		unsigned long size;$/;"	m	struct:imgpci_prvdata::__anon502	file:
size	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_drv.h	/^	unsigned long	size;$/;"	m	struct:sysbrg_region_tag
size	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^	unsigned long           size;$/;"	m	struct:imgpci_mem
size	imgvideo/port_fwrk/libraries/sysmem/carveout/code/sysmem_api_km.c	/^    IMG_UINT32   size;$/;"	m	struct:priv_params	file:
size	imgvideo/port_fwrk/libraries/sysmem/devif/code/sysmem_api_km.c	/^    IMG_UINT32   size;$/;"	m	struct:priv_params	file:
size	vdec/platform/sysdev/sysdev_cedarview.c	/^        unsigned long size;$/;"	m	struct:imgpci_prvdata::__anon1	file:
size	vdec/platform/sysdev/sysdev_fpga.c	/^        unsigned long size;$/;"	m	struct:imgpci_prvdata::__anon2	file:
size	vdec/secure_media/secure_img/libraries/device_interface/code/secdev_pci.c	/^    unsigned long   size;$/;"	m	struct:pci_mem	file:
slice_group_change_rate_minus1	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT16  slice_group_change_rate_minus1;             \/\/!< syntax element from bitstream - 13 bit$/;"	m	struct:__anon330
slice_group_map_type	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT8   slice_group_map_type;                       \/\/!< syntax element from bitstream - 3 bit$/;"	m	struct:__anon330
slice_segment_header_extension_present_flag	vdec/firmware/include/hevcfw_data.h	/^        unsigned slice_segment_header_extension_present_flag : 1;$/;"	m	struct:__anon366::__anon367
sn	vdec/firmware/include/vp6fw_data.h	/^    sortnode sn[MAX_ENTROPY_TOKENS+MAX_ENTROPY_TOKENS-1];$/;"	m	struct:__anon272
snprintf	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api_km.c	60;"	d	file:
snprintf	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	84;"	d
sortnode	vdec/firmware/include/vp6fw_data.h	/^} sortnode;$/;"	t	typeref:struct:__anon269
sortnode	vdec/firmware/share/vp6fw_data_shared.h	/^} sortnode;$/;"	t	typeref:struct:__anon480
sourceCurrent	imgvideo/list_utils/include/tre.h	/^    void *sourceCurrent;$/;"	m	struct:TRE_copy_tag
sourcePrev	imgvideo/list_utils/include/tre.h	/^    void *sourcePrev;$/;"	m	struct:TRE_copy_tag
sourceRoot	imgvideo/list_utils/include/tre.h	/^    void *sourceRoot;$/;"	m	struct:TRE_copy_tag
sourceTree	imgvideo/list_utils/include/tre.h	/^    void *sourceTree;$/;"	m	struct:TRE_copy_tag
sprite_enable	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8   sprite_enable;$/;"	m	struct:__anon342
sprite_warping_accuracy	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8   sprite_warping_accuracy;$/;"	m	struct:__anon342
sps_max_dec_pic_buffering_minus1	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT8 sps_max_dec_pic_buffering_minus1[HEVCFW_MAX_NUM_SUBLAYERS];$/;"	m	struct:__anon363
sps_max_latency_increase_plus1	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT32 sps_max_latency_increase_plus1[HEVCFW_MAX_NUM_SUBLAYERS];$/;"	m	struct:__anon363
sps_max_num_reorder_pics	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT8 sps_max_num_reorder_pics[HEVCFW_MAX_NUM_SUBLAYERS];$/;"	m	struct:__anon363
sps_max_sub_layers_minus1	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT8 sps_max_sub_layers_minus1;$/;"	m	struct:__anon363
sps_temporal_mvp_enabled_flag	vdec/firmware/include/hevcfw_data.h	/^        unsigned sps_temporal_mvp_enabled_flag : 1;$/;"	m	struct:__anon363::__anon364
stBufferSize	imgvideo/port_fwrk/libraries/perflog/linux/code/perflog_api.c	/^    IMG_SIZE                     stBufferSize;$/;"	m	struct:__anon621	file:
stIter	imgvideo/port_fwrk/libraries/perflog/linux/code/perflog_api.c	/^    IMG_SIZE                     stIter;$/;"	m	struct:__anon621	file:
stLen	imgvideo/port_fwrk/include/dbgopt_api.h	/^    SYSBRG_UINT64 stLen;$/;"	m	struct:__anon600
stSize	imgvideo/port_fwrk/include/dbgopt_api.h	/^        SYSBRG_UINT64 stSize;$/;"	m	struct:__anon601::__anon602
stSize	imgvideo/port_fwrk/include/dbgopt_api_um.h	/^    IMG_SIZE  stSize;$/;"	m	struct:__anon584
startISRThread	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^static IMG_VOID startISRThread(IMG_COMM_SOCKET **deviceSockets)$/;"	f	file:
status_open_callback	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^static void status_open_callback(void *data, debug_printf_t p_printf, void *print_data)$/;"	f	file:
stopISRThread	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^static IMG_VOID stopISRThread()$/;"	f	file:
strong_intra_smoothing_enabled_flag	vdec/firmware/include/hevcfw_data.h	/^        unsigned strong_intra_smoothing_enabled_flag : 1;$/;"	m	struct:__anon363::__anon364
subRoot	imgvideo/list_utils/include/tre.h	/^    void *subRoot;$/;"	m	struct:TRE_copy_tag
suspend_device	imgvideo/port_fwrk/include/sysdev_utils.h	/^	IMG_VOID (*suspend_device)(struct SYSDEVU_sInfo *, IMG_BOOL forAPM);$/;"	m	struct:SYSDEV_ops
sysbrg_class	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_drv.c	/^static struct class *  sysbrg_class;$/;"	v	typeref:struct:class	file:
sysbrg_device	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_drv.c	/^struct sysbrg_device$/;"	s	file:
sysbrg_devices	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_drv.c	/^static unsigned char           sysbrg_devices[SYSBRG_MAX_MINORS];$/;"	v	file:
sysbrg_exit	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_drv.c	/^module_exit(sysbrg_exit);$/;"	v
sysbrg_exit	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_drv.c	/^static void __exit sysbrg_exit(void)$/;"	f	file:
sysbrg_file_ops	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_drv.c	/^static struct file_operations sysbrg_file_ops =$/;"	v	typeref:struct:file_operations	file:
sysbrg_get_free	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_drv.c	/^static unsigned int sysbrg_get_free(void)$/;"	f	file:
sysbrg_init	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_drv.c	/^module_init(sysbrg_init);$/;"	v
sysbrg_init	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_drv.c	/^static int __init sysbrg_init(void)$/;"	f	file:
sysbrg_ioctl	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_drv.c	/^static long sysbrg_ioctl($/;"	f	file:
sysbrg_major	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_drv.c	/^static int             sysbrg_major;$/;"	v	file:
sysbrg_mmap	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_drv.c	/^static int sysbrg_mmap($/;"	f	file:
sysbrg_open	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_drv.c	/^static int sysbrg_open($/;"	f	file:
sysbrg_region	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_drv.h	/^} sysbrg_region;$/;"	t	typeref:struct:sysbrg_region_tag
sysbrg_region_tag	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_drv.h	/^typedef struct sysbrg_region_tag$/;"	s
sysbrg_release	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_drv.c	/^static int sysbrg_release($/;"	f	file:
sysbrg_remove	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_drv.c	/^static void  sysbrg_remove(void)$/;"	f	file:
sysbrg_setup_cdev	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_drv.c	/^static int sysbrg_setup_cdev(void)$/;"	f	file:
sysbrg_show_version	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_drv.c	/^static ssize_t sysbrg_show_version(struct class *cls, struct class_attribute * attr, char *buf)$/;"	f	file:
sysbrg_user_pointer	imgvideo/include/img_types.h	/^typedef void * sysbrg_user_pointer;$/;"	t
sysbrg_user_pointer	imgvideo/include/img_types.h	/^} sysbrg_user_pointer;$/;"	t	typeref:union:sysbrg_user_pointer_struct
sysbrg_user_pointer_struct	imgvideo/include/img_types.h	/^typedef union sysbrg_user_pointer_struct {$/;"	u
sysdev_IsrTask	imgvideo/port_fwrk/libraries/sysdev/utils1/devif/code/sysdev_utils1.c	/^static void sysdev_IsrTask(void * pvParams)$/;"	f	file:
sysos_wait_queue	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^DECLARE_WAIT_QUEUE_HEAD (sysos_wait_queue);$/;"	v
sysoskm_RegisterDevices	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^static IMG_RESULT sysoskm_RegisterDevices(IMG_VOID)$/;"	f	file:
sysoskm_fnHisrCb	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^static IMG_VOID sysoskm_fnHisrCb($/;"	f	file:
sysoskm_fnTimer	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^static IMG_VOID sysoskm_fnTimer($/;"	f	file:
sysoskm_setPTE	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^static inline void sysoskm_setPTE($/;"	f	file:
sysoskm_setPTE_UC	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^static inline pgprot_t sysoskm_setPTE_UC($/;"	f	file:
szDeviceName	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_CHAR			szDeviceName[MAX_BUFFER_DEVICE_NAME_SIZE];$/;"	m	struct:BUFFER_INFO_TAG
szDisplayName	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_CHAR	szDisplayName[MAX_DISPLAY_NAME_SIZE];$/;"	m	struct:DISPLAY_INFO_TAG
szFWTraceCommandString	encode/kernel_device/libraries/topaz_hp/code/fwtrace.c	/^static char szFWTraceCommandString[][38]=$/;"	v	file:
szNameSize	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^                          		 SYSBRG_UINT64 szNameSize;$/;"	m	struct:__anon700::__anon701::__anon709
szVdecDeviceName	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_atlas.h	/^static IMG_CHAR szVdecDeviceName[] = "VDEC";$/;"	v
szVdecDeviceName	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_cedarview.h	/^static IMG_CHAR szVdecDeviceName[] = "VDEC";$/;"	v
szVdecDeviceName	vdec/secure_media/secure_img/libraries/vxd/include/vxd/vxd_default.h	/^static IMG_CHAR szVdecDeviceName[] = "VDEC";$/;"	v
tagGENERIC_COLOUR	encode/firmware/topaz_hp/fwlib/include/defs.h	/^typedef struct tagGENERIC_COLOUR$/;"	s
tagRGBA_COLOUR	encode/firmware/topaz_hp/fwlib/include/defs.h	/^typedef struct tagRGBA_COLOUR$/;"	s
tagRGBA_TAGGED_COLOUR	encode/firmware/topaz_hp/fwlib/include/defs.h	/^typedef struct tagRGBA_TAGGED_COLOUR$/;"	s
tagVEC4	encode/firmware/topaz_hp/fwlib/include/defs.h	/^typedef struct tagVEC4$/;"	s
tagYUV_COLOUR	encode/firmware/topaz_hp/fwlib/include/defs.h	/^typedef struct tagYUV_COLOUR$/;"	s
tagYUV_TAGGED_COLOUR	encode/firmware/topaz_hp/fwlib/include/defs.h	/^typedef struct tagYUV_TAGGED_COLOUR$/;"	s
tag_HIGH_CMD_FIFO_ELEMENT	encode/kernel_device/include/apiinternal.h	/^typedef struct tag_HIGH_CMD_FIFO_ELEMENT$/;"	s
tag_IMG_BIAS_TABLES	encode/kernel_device/include/apiinternal.h	/^typedef struct tag_IMG_BIAS_TABLES$/;"	s
tag_IMG_FW_CONTEXT	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^typedef struct tag_IMG_FW_CONTEXT$/;"	s
tag_IMG_FW_INT_DEFINES_TABLE	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^typedef struct tag_IMG_FW_INT_DEFINES_TABLE$/;"	s
tag_IMG_MTX_VIDEO_CONTEXT	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^typedef struct tag_IMG_MTX_VIDEO_CONTEXT$/;"	s
tag_IMG_MV_SETTINGS	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^typedef struct tag_IMG_MV_SETTINGS$/;"	s
tag_IMG_PICMGMT_CUSTOM_QUANT_DATA	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^typedef struct tag_IMG_PICMGMT_CUSTOM_QUANT_DATA$/;"	s
tag_IMG_PICMGMT_RC_UPDATE_DATA	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^typedef struct tag_IMG_PICMGMT_RC_UPDATE_DATA$/;"	s
tag_IMG_SOURCE_BUFFER_PARAMS	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^typedef struct tag_IMG_SOURCE_BUFFER_PARAMS$/;"	s
tag_IMG_VIDEO_CONTEXT	encode/kernel_device/include/apiinternal.h	/^typedef struct tag_IMG_VIDEO_CONTEXT$/;"	s
tag_IMG_WRITEBACK_MSG	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^typedef struct tag_IMG_WRITEBACK_MSG$/;"	s
tal_MemSpaceUnRegister	imgvideo/secure_media/tal/code/tal.c	/^tal_MemSpaceUnRegister($/;"	f	file:
tal_Sleep	imgvideo/secure_media/tal/code/tal.c	/^static IMG_VOID tal_Sleep(IMG_UINT32 ui32uSec)$/;"	f	file:
tal_fnFree	imgvideo/secure_media/tal/code/tal.c	/^tal_fnFree($/;"	f	file:
talmmu_CopyMemRegion	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^static IMG_RESULT talmmu_CopyMemRegion($/;"	f	file:
talmmu_CreateHeap	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^static IMG_RESULT talmmu_CreateHeap($/;"	f	file:
talmmu_DevMemFree	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^static IMG_RESULT talmmu_DevMemFree($/;"	f	file:
talmmu_DevMemHeapDestroy	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^static IMG_VOID talmmu_DevMemHeapDestroy($/;"	f	file:
talmmu_DevMemMalloc	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^static IMG_RESULT talmmu_DevMemMalloc($/;"	f	file:
talmmu_DevMemMallocNonMap	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^static IMG_RESULT talmmu_DevMemMallocNonMap($/;"	f	file:
talmmu_DisableInt	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	102;"	d	file:
talmmu_DisableInt	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	84;"	d	file:
talmmu_DisableInt	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	93;"	d	file:
talmmu_EnableInt	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	103;"	d	file:
talmmu_EnableInt	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	85;"	d	file:
talmmu_EnableInt	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	94;"	d	file:
talmmu_EnableInt1	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^static IMG_VOID talmmu_EnableInt1(IMG_UINT32 sOldIntMask)$/;"	f	file:
talmmu_MakePageDirEntryInvalid	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^static IMG_VOID talmmu_MakePageDirEntryInvalid($/;"	f	file:
talmmu_MakePageDirEntryValid	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^static IMG_UINT32 talmmu_MakePageDirEntryValid($/;"	f	file:
talmmu_MakePageTableEntryInvalid	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^static IMG_RESULT talmmu_MakePageTableEntryInvalid($/;"	f	file:
talmmu_MakePageTableEntryValid	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^static IMG_RESULT talmmu_MakePageTableEntryValid($/;"	f	file:
talmmu_NextHighestPowerOfTwo	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^static IMG_UINT32 talmmu_NextHighestPowerOfTwo (IMG_UINT32 k)$/;"	f	file:
talmmu_ProcessCopy	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^static IMG_RESULT talmmu_ProcessCopy ($/;"	f	file:
talmmu_ProcessExtBuffer	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^static IMG_RESULT talmmu_ProcessExtBuffer ($/;"	f	file:
talmmu_ProcessGetDevPhysAddr	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^IMG_RESULT talmmu_ProcessGetDevPhysAddr ($/;"	f
talmmu_ProcessMapAttrib	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^static IMG_RESULT talmmu_ProcessMapAttrib ($/;"	f	file:
talmmu_ProcessMemMap	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^static IMG_RESULT talmmu_ProcessMemMap ($/;"	f	file:
talmmu_ProcessMemUnmap	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^static IMG_RESULT talmmu_ProcessMemUnmap ($/;"	f	file:
talmmu_ProcessMemoryRegion	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^static IMG_RESULT talmmu_ProcessMemoryRegion($/;"	f	file:
talmmu_WhatPowerOfTwoIsThis	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^static IMG_UINT32 talmmu_WhatPowerOfTwoIsThis (IMG_UINT32 k)$/;"	f	file:
talmmu_pfnProcessFunc	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^typedef IMG_RESULT ( * talmmu_pfnProcessFunc) ($/;"	t	file:
target_FindDirectIF	imgvideo/secure_media/target/code/target.c	/^static TARGET_sDirectIF * target_FindDirectIF(const IMG_CHAR * const pszDeviceName)$/;"	f	file:
target_FindName	imgvideo/secure_media/target/code/target.c	/^static IS_NOT_USED TARGET_sName * target_FindName(const IMG_CHAR * const pszDeviceName)$/;"	f	file:
target_FindSocketDevice	imgvideo/secure_media/target/code/target.c	/^static TARGET_sDeviceIp * target_FindSocketDevice(const IMG_CHAR * const pszDeviceName)$/;"	f	file:
target_LoadConfig	imgvideo/secure_media/target/code/target.c	/^static IMG_RESULT target_LoadConfig(TARGET_sTargetConfig * psTargetConfig)$/;"	f	file:
task	encode/kernel_device/libraries/topaz_hp/code/fwtrace.h	/^	struct task_struct *task;$/;"	m	struct:fwtrace_tracer	typeref:struct:fwtrace_tracer::task_struct
test_ctrl_reg	encode/platform/sysdev/sysdev_pci.c	/^static int test_ctrl_reg = -1;$/;"	v	file:
test_ctrl_reg	vdec/platform/sysdev/sysdev_fpga.c	/^static int test_ctrl_reg = -1;$/;"	v	file:
texture_complexity_estimation_set_1_disable	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8  texture_complexity_estimation_set_1_disable;  \/\/ 1    bslbf$/;"	m	struct:__anon341
texture_complexity_estimation_set_2_disable	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8  texture_complexity_estimation_set_2_disable;  \/\/ 1    bslbf$/;"	m	struct:__anon341
tileSensetive	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^                          		 IMG_BOOL tileSensetive;$/;"	m	struct:__anon631::__anon632::__anon634
tileSensetive	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^                          		 IMG_BOOL tileSensetive;$/;"	m	struct:__anon631::__anon632::__anon635
tiles_enabled_flag	vdec/firmware/include/hevcfw_data.h	/^        unsigned tiles_enabled_flag : 1;$/;"	m	struct:__anon366::__anon367
tip	imgvideo/list_utils/include/tre.h	/^    void *tip;$/;"	m	struct:TRE_tag
topaz_GetMulticoreRegId	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^IMG_HANDLE topaz_GetMulticoreRegId(IMG_VOID)$/;"	f
topaz_SetupFirmware	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^topaz_SetupFirmware($/;"	f
topaz_device	encode/kernel_device/libraries/topaz_hp/code/topaz_device_km.c	/^SYSDEVU_sInfo topaz_device = { 0, SYS_DEVICE("TOPAZ", TOPAZ, IMG_FALSE)};$/;"	v
topazdd_Deinitialise	encode/kernel_device/libraries/topaz_hp/code/topaz_device_km.c	/^IMG_VOID topazdd_Deinitialise($/;"	f
topazdd_Initialise	encode/kernel_device/libraries/topaz_hp/code/topaz_device_km.c	/^IMG_RESULT topazdd_Initialise($/;"	f
topazdd_IntClear	encode/kernel_device/libraries/topaz_hp/code/topaz_device_km.c	/^static IMG_VOID	topazdd_IntClear($/;"	f	file:
topazdd_IntDisable	encode/kernel_device/libraries/topaz_hp/code/topaz_device_km.c	/^static IMG_VOID	topazdd_IntDisable($/;"	f	file:
topazdd_IntEnable	encode/kernel_device/libraries/topaz_hp/code/topaz_device_km.c	/^static IMG_VOID	topazdd_IntEnable($/;"	f	file:
topazhp_registers	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^static struct register_info topazhp_registers[] = {$/;"	v	typeref:struct:register_info	file:
topazkm-objs	encode/Makefile	/^topazkm-objs :=  platform\/sysdev\/sysdev_hisi.o kernel_device\/libraries\/topaz_hp\/code\/memmgr\/memmgr_km.o kernel_device\/libraries\/topaz_hp\/code\/hostutils.o kernel_device\/libraries\/topaz_hp\/code\/fwtrace.o kernel_device\/libraries\/topaz_hp\/code\/MTX_FwIF.o kernel_device\/libraries\/topaz_hp\/code\/topazmmu.o kernel_device\/libraries\/topaz_hp\/code\/topaz_device_km.o ..\/imgvideo\/rpc\/sysbrg\/src\/memmgr_api_server.o ..\/imgvideo\/rpc\/sysbrg\/src\/hostutils_api_server.o$/;"	m
topazkm_dumpall	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^DebugFS_ExportRead(topazkm_dumpall);$/;"	v
topazkm_dumpall	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^topazkm_dumpall()$/;"	f
topazkm_fnDevConnect	encode/kernel_device/libraries/topaz_hp/code/topaz_device_km.c	/^static IMG_RESULT topazkm_fnDevConnect ($/;"	f	file:
topazkm_fnDevDeinit	encode/kernel_device/libraries/topaz_hp/code/topaz_device_km.c	/^static IMG_VOID topazkm_fnDevDeinit ($/;"	f	file:
topazkm_fnDevDisconnect	encode/kernel_device/libraries/topaz_hp/code/topaz_device_km.c	/^static IMG_RESULT topazkm_fnDevDisconnect ($/;"	f	file:
topazkm_fnDevInit	encode/kernel_device/libraries/topaz_hp/code/topaz_device_km.c	/^static IMG_RESULT topazkm_fnDevInit ($/;"	f	file:
topazkm_fnDevKmHisr	encode/kernel_device/libraries/topaz_hp/code/topaz_device_km.c	/^static IMG_VOID topazkm_fnDevKmHisr ($/;"	f	file:
topazkm_fnDevKmLisr	encode/kernel_device/libraries/topaz_hp/code/topaz_device_km.c	/^static IMG_BOOL topazkm_fnDevKmLisr ($/;"	f	file:
topazkm_pfnDevPowerPostS0	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^IMG_VOID topazkm_pfnDevPowerPostS0(IMG_HANDLE hDevHandle, IMG_VOID *pvDevInstanceData) {$/;"	f
topazkm_pfnDevPowerPreS5	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^IMG_VOID topazkm_pfnDevPowerPreS5(IMG_HANDLE hDevHandle, IMG_VOID *pvDevInstanceData){$/;"	f
topazkm_pfnWaitOnSync	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^IMG_BOOL topazkm_pfnWaitOnSync(IMG_COMM_SOCKET *psSocket, IMG_UINT32 ui32WriteBackVal)$/;"	f
trace	imgvideo/imglib/libraries/talmmu_api/include/trace.h	56;"	d
trace	imgvideo/imglib/libraries/talmmu_api/include/trace.h	58;"	d
trace_	imgvideo/imglib/libraries/talmmu_api/code/trace.c	/^trace_ (char *format, ...)$/;"	f
trace_buffer	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^static MEMORY_INFO *trace_buffer = IMG_NULL;$/;"	v	file:
tracer	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^struct fwtrace_tracer *tracer = IMG_NULL;$/;"	v	typeref:struct:fwtrace_tracer
transform_8x8_mode_flag	vdec/firmware/include/h264fw_data.h	/^    IMG_BOOL8   transform_8x8_mode_flag;                    \/\/!< syntax element from bitstream - 1 bit$/;"	m	struct:__anon330
transform_skip_enabled_flag	vdec/firmware/include/hevcfw_data.h	/^        unsigned transform_skip_enabled_flag : 1;$/;"	m	struct:__anon366::__anon367
translation_AVSHeader	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^static IMG_RESULT translation_AVSHeader($/;"	f	file:
translation_GetBeControl	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^static IMG_UINT32 translation_GetBeControl($/;"	f	file:
translation_GetCodec	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^static IMG_RESULT translation_GetCodec($/;"	f	file:
translation_GetCtxLoadAddr	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^translation_GetCtxLoadAddr($/;"	f	file:
translation_GetFeControl	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^static IMG_UINT32 translation_GetFeControl($/;"	f	file:
translation_GetPPSHdr	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^translation_GetPPSHdr($/;"	f	file:
translation_GetSecondPPSHdr	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^translation_GetSecondPPSHdr($/;"	f	file:
translation_GetSeqHdr	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^translation_GetSeqHdr($/;"	f	file:
translation_H264Header	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^static IMG_RESULT translation_H264Header($/;"	f	file:
translation_HEVCHeader	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^static IMG_RESULT translation_HEVCHeader($/;"	f	file:
translation_JPEGHeader	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^static IMG_RESULT translation_JPEGHeader($/;"	f	file:
translation_MPEG2Header	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^static IMG_RESULT translation_MPEG2Header($/;"	f	file:
translation_MPEG4Header	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^static IMG_RESULT translation_MPEG4Header($/;"	f	file:
translation_PvdecAddDmaTransfers	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^static IMG_RESULT translation_PvdecAddDmaTransfers($/;"	f	file:
translation_PvdecSetupCommands	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^static IMG_RESULT translation_PvdecSetupCommands($/;"	f	file:
translation_PvdecSetupCtrlHdr	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^translation_PvdecSetupCtrlHdr($/;"	f	file:
translation_PvdecSetupHEVCCommands	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^static IMG_RESULT translation_PvdecSetupHEVCCommands($/;"	f	file:
translation_PvdecSetupVP6AddParams	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^translation_PvdecSetupVP6AddParams($/;"	f	file:
translation_PvdecSetupVP8AddParams	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^translation_PvdecSetupVP8AddParams($/;"	f	file:
translation_PvdecSetupVdecExt	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^translation_PvdecSetupVdecExt($/;"	f	file:
translation_PvdecSetupVlcDma	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^static IMG_RESULT translation_PvdecSetupVlcDma($/;"	f	file:
translation_PvdecSetupVlcTables	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^static IMG_RESULT translation_PvdecSetupVlcTables($/;"	f	file:
translation_RealFragStartSegmentsCreate	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^static IMG_RESULT translation_RealFragStartSegmentsCreate($/;"	f	file:
translation_RealHeader	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^static IMG_RESULT translation_RealHeader($/;"	f	file:
translation_SetBuffer	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^static IMG_RESULT translation_SetBuffer($/;"	f	file:
translation_SetupStdHeader	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^translation_SetupStdHeader($/;"	f	file:
translation_VC1Header	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^static IMG_RESULT translation_VC1Header($/;"	f	file:
translation_VP6Header	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^static IMG_RESULT translation_VP6Header($/;"	f	file:
translation_VP8Header	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^static IMG_RESULT translation_VP8Header($/;"	f	file:
translation_getCtxSize	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/translation_api.c	/^static IMG_UINT32 translation_getCtxSize(VDEC_eVidStd eVidStd)$/;"	f	file:
transparent	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8  transparent;                                  \/\/ 1    bslbf$/;"	m	struct:__anon341
transquant_bypass_enabled_flag	vdec/firmware/include/hevcfw_data.h	/^        unsigned transquant_bypass_enabled_flag : 1;$/;"	m	struct:__anon366::__anon367
true	encode/firmware/topaz_hp/fwlib/include/defs.h	182;"	d
uA	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	IMG_UINT32	uA;$/;"	m	struct:tagGENERIC_COLOUR
uA	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	IMG_UINT32	uA;$/;"	m	struct:tagRGBA_COLOUR
uA	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	IMG_UINT32	uA;$/;"	m	struct:tagYUV_COLOUR
uA	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	IMG_UINT32	uA;$/;"	m	struct:tagYUV_TAGGED_COLOUR
uA	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	IMG_UINT32	uR, uG, uB, uA;$/;"	m	struct:tagRGBA_TAGGED_COLOUR
uB	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	IMG_UINT32	uR, uG, uB, uA;$/;"	m	struct:tagRGBA_TAGGED_COLOUR
uB	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	IMG_UINT32	uR, uG, uB;$/;"	m	struct:tagRGBA_COLOUR
uChunksPerMb	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32 uChunksPerMb;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
uG	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	IMG_UINT32	uR, uG, uB, uA;$/;"	m	struct:tagRGBA_TAGGED_COLOUR
uG	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	IMG_UINT32	uR, uG, uB;$/;"	m	struct:tagRGBA_COLOUR
uMBspS	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32		uMBspS;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
uMaxChunks	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32 uMaxChunks;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
uPriorityChunks	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32 uPriorityChunks;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
uR	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	IMG_UINT32	uR, uG, uB, uA;$/;"	m	struct:tagRGBA_TAGGED_COLOUR
uR	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	IMG_UINT32	uR, uG, uB;$/;"	m	struct:tagRGBA_COLOUR
uRCCfsMaxMarginPerc	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		uRCCfsMaxMarginPerc;					\/\/!< RC VCM maximum frame size percentage allowed to exceed in CFS$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
uRCCfsMaxMarginPerc	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_UINT32	uRCCfsMaxMarginPerc;$/;"	m	struct:__anon520
uTag	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	IMG_UINT32	uTag;$/;"	m	struct:tagRGBA_TAGGED_COLOUR
uTag	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	IMG_UINT32	uTag;$/;"	m	struct:tagYUV_TAGGED_COLOUR
uTag	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	IMG_UINT8	uTag;			\/* used for carrying sideband information e.g. which plane this pixel came from *\/$/;"	m	struct:tagGENERIC_COLOUR
ui16AvQPVal	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^			IMG_UINT16	ui16AvQPVal;		\/\/!< Average QP in Current Picture$/;"	m	struct:__anon535::__anon536::__anon538
ui16BFrames	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT16	ui16BFrames;		\/\/!< B frame frequency   $/;"	m	struct:__anon535
ui16BFrames	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_UINT16	ui16BFrames;$/;"	m	struct:__anon520
ui16BUPerFrm	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT16	ui16BUPerFrm;		\/\/!< Number of BUs Per Frame$/;"	m	struct:__anon535
ui16BufferHeight	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT16		ui16BufferHeight;       \/\/!< input buffer width$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui16BufferStrideBytes	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT16		ui16BufferStrideBytes;        \/\/!< input buffer stride$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui16CQPOffset	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT16		ui16CQPOffset;							\/\/!< Chroma QP offset to use (when PPS id = 0) $/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui16Code	vdec/firmware/include/jpegfw_data.h	/^    IMG_UINT16 ui16Code;$/;"	m	struct:__anon258
ui16Code	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT16 ui16Code;    \/\/ VLC code with valid data in top-most bits$/;"	m	struct:__anon263
ui16CodedHeight	vdec/firmware/include/vc1fw_data.h	/^    IMG_UINT16 ui16CodedHeight;$/;"	m	struct:__anon251
ui16CodedWidth	vdec/firmware/include/vc1fw_data.h	/^    IMG_UINT16 ui16CodedWidth;$/;"	m	struct:__anon251
ui16CropBottom	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT16		ui16CropBottom;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui16CropLeft	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT16		ui16CropLeft;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui16CropRight	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT16		ui16CropRight;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui16CropTop	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT16		ui16CropTop;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui16DataInterleaveStatus	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT16		ui16DataInterleaveStatus;			\/\/!< Source component interleave status (0, C_INTERLEAVE, LC_UVINTERLEAVE or LC_VUINTERLEAVE)$/;"	m	struct:__anon549
ui16DpbLongtermFlags	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT16 ui16DpbLongtermFlags; \/\/!< information about long-term pictures$/;"	m	struct:__anon369
ui16FrameHeight	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT16		ui16FrameHeight;        \/\/!< target output height$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui16FrameHeight	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^                          		 IMG_UINT16 ui16FrameHeight;$/;"	m	struct:__anon700::__anon701::__anon704
ui16Height	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_UINT16			ui16Height;$/;"	m	struct:PVRSRV_CURSOR_SHAPE_TAG
ui16HorizontalSize	vdec/firmware/include/avsfw_data.h	/^    IMG_UINT16          ui16HorizontalSize;         \/*!< Horizontal size                                       *\/$/;"	m	struct:__anon256
ui16ImageHeight	vdec/firmware/include/realfw_data.h	/^    IMG_UINT16  ui16ImageHeight;$/;"	m	struct:__anon280
ui16ImageWidth	vdec/firmware/include/realfw_data.h	/^    IMG_UINT16  ui16ImageWidth;$/;"	m	struct:__anon280
ui16Interval	vdec/apis/vdec/include/vdec_params.h	/^    IMG_UINT16                  ui16Interval;                                                                      \/*!< Number of MCU in the restart interval *\/$/;"	m	struct:__anon198
ui16IntraPeriod	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT16	ui16IntraPeriod;	\/\/!< Intra frame frequency$/;"	m	struct:__anon535
ui16KickSize	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT16		ui16KickSize;							\/\/!< Number of Macroblocks per kick$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui16KicksPerBU	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT16		ui16KicksPerBU;							\/\/!< Number of kicks per BU$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui16KicksPerPicture	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT16		ui16KicksPerPicture;					\/\/!< Number of kicks per picture$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui16MBPerRow	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT16	ui16MBPerRow;		\/\/!< Number of MBs Per Row$/;"	m	struct:__anon535
ui16MCAdaptiveRoundingOffsets	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT16		ui16MCAdaptiveRoundingOffsets[AR_REG_SIZE][4];$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui16MVCViewIdx	encode/kernel_device/include/apiinternal.h	/^    IMG_UINT16      ui16MVCViewIdx;     \/\/!< View Idx of this MVC view$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui16MvcViewIdx	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT16		ui16MvcViewIdx;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui16MyInitQP	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^			IMG_UINT16	ui16MyInitQP;		\/\/!< Initial Quantizer$/;"	m	struct:__anon535::__anon536::__anon538
ui16NumSlices	vdec/firmware/include/vdecfw.h	/^    IMG_UINT16 ui16NumSlices;           \/\/!< Number of slices in the picture$/;"	m	struct:__anon314
ui16PicHeightInCtbsY	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT16 ui16PicHeightInCtbsY;$/;"	m	struct:__anon363
ui16PicHeightInCtbsY	vdec/firmware/share/hevcfw_data_shared.h	/^    IMG_UINT16 ui16PicHeightInCtbsY;$/;"	m	struct:__anon389
ui16PicWidthInCtbsY	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT16 ui16PicWidthInCtbsY;$/;"	m	struct:__anon363
ui16PicWidthInCtbsY	vdec/firmware/share/hevcfw_data_shared.h	/^    IMG_UINT16 ui16PicWidthInCtbsY;$/;"	m	struct:__anon389
ui16PictureHeight	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT16		ui16PictureHeight;      \/\/!< target output height$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui16SliceGroupChangeRateMinus1	vdec/apis/vdec/include/vdec_params.h	/^    IMG_UINT16      ui16SliceGroupChangeRateMinus1;         \/*!< slice_group_change_rate_minus1             *\/$/;"	m	struct:__anon195
ui16SourceFrameHeight	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT16		ui16SourceFrameHeight;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui16SourceWidth	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT16		ui16SourceWidth;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui16SrcUVStrideBytes	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_UINT16				ui16SrcYStrideBytes, ui16SrcUVStrideBytes;$/;"	m	struct:__anon518
ui16SrcYStrideBytes	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_UINT16				ui16SrcYStrideBytes, ui16SrcUVStrideBytes;$/;"	m	struct:__anon518
ui16TemporalRef	vdec/firmware/include/realfw_data.h	/^    IMG_UINT16           ui16TemporalRef;          \/\/!< Temporal reference$/;"	m	struct:__anon283
ui16UnroundedFrameHeight	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT16		ui16UnroundedFrameHeight;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui16UnroundedWidth	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT16		ui16UnroundedWidth;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui16VerticalSize	vdec/firmware/include/avsfw_data.h	/^    IMG_UINT16          ui16VerticalSize;           \/*!< Vertical size                                         *\/$/;"	m	struct:__anon256
ui16ViewID	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT16              ui16ViewID;         \/*!< View id of current picture                             *\/$/;"	m	struct:__anon236
ui16ViewId	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT16          ui16ViewId;             \/\/!< MVC view_id$/;"	m	struct:__anon333
ui16VlcConsecutiveTables	vdec/firmware/include/vdecfw.h	/^    IMG_UINT16 ui16VlcConsecutiveTables;$/;"	m	struct:__anon318
ui16VlcTablesOffset	vdec/firmware/include/vdecfw.h	/^    IMG_UINT16 ui16VlcTablesOffset;$/;"	m	struct:__anon318
ui16Width	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT16		ui16Width;              \/\/!< target output width$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui16Width	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_UINT16			ui16Width;$/;"	m	struct:PVRSRV_CURSOR_SHAPE_TAG
ui16Width	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^                          		 IMG_UINT16 ui16Width;$/;"	m	struct:__anon700::__anon701::__anon704
ui16_B_MbCnt	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT16	ui16_B_MbCnt;		\/\/!< Number of MBs coded as B-macroblocks in this slice$/;"	m	struct:__anon554
ui16_IPCM_MbCnt	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT16	ui16_IPCM_MbCnt;	\/\/!< Number of macroblocks coded as IPCM in this slice$/;"	m	struct:__anon554
ui16_I_MbCnt	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT16	ui16_I_MbCnt;		\/\/!< Number of MBs coded as I-macroblocks in this slice$/;"	m	struct:__anon554
ui16_P_MbCnt	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT16	ui16_P_MbCnt;		\/\/!< Number of MBs coded as P-macroblocks in this slice$/;"	m	struct:__anon554
ui16_Skip_MbCnt	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT16	ui16_Skip_MbCnt;	\/\/!< Number of MBs coded as skipped in this slice$/;"	m	struct:__anon554
ui16lastSlicePictureHeight	vdec/firmware/include/realfw_data.h	/^    IMG_UINT16              ui16lastSlicePictureHeight;$/;"	m	struct:__anon286
ui16lastSlicePictureWidth	vdec/firmware/include/realfw_data.h	/^    IMG_UINT16              ui16lastSlicePictureWidth;$/;"	m	struct:__anon286
ui32APIId	imgvideo/port_fwrk/include/sysbrg_api.h	/^    IMG_UINT32          ui32APIId;			\/\/!< The Id of the target API$/;"	m	struct:__anon586
ui32APIId	imgvideo/port_fwrk/include/sysbrg_api_km.h	/^	IMG_UINT32					ui32APIId;		\/\/!< API Id number\/$/;"	m	struct:__anon597
ui32AccessControl	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^	IMG_UINT32 ui32AccessControl;           \/\/!< Use to get read\/write access to MTX$/;"	m	struct:tag_IMG_FW_CONTEXT
ui32AckReceived	encode/kernel_device/include/topaz_device.h	/^	IMG_UINT32	ui32AckReceived;$/;"	m	struct:IMG_COMM_SOCKET_tag
ui32ActiveStopFlags	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    IMG_UINT32            ui32ActiveStopFlags;  \/*!< Active status flags to trigger stop.                             *\/$/;"	m	struct:scheduler_sStreamCtx_tag	file:
ui32Addr	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^    IMG_UINT32 ui32Addr;          \/* Byte offset into MTX memory (starts at 0). *\/$/;"	m	struct:__anon171	file:
ui32Alignment	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_UINT32              ui32Alignment;        \/*!< Alignment                                                             *\/$/;"	m	struct:__anon815	file:
ui32Alignment	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^                          		 IMG_UINT32 ui32Alignment;$/;"	m	struct:__anon631::__anon632::__anon634
ui32Alignment	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^                          		 IMG_UINT32 ui32Alignment;$/;"	m	struct:__anon631::__anon632::__anon635
ui32Alignment	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^                          		 IMG_UINT32 ui32Alignment;$/;"	m	struct:__anon631::__anon632::__anon637
ui32AllFirmwareBinariesCount	encode/firmware/topaz_hp/fw_binaries/include_all_fw_variants.h	/^IMG_UINT32 ui32AllFirmwareBinariesCount = 13;$/;"	v
ui32AllocId	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_UINT32              ui32AllocId;          \/*!< PALLOC allocation Id                                                  *\/$/;"	m	struct:__anon815	file:
ui32AllocId	imgvideo/kernel_comp/include/page_alloc.h	/^	IMG_UINT32 			ui32AllocId;		\/\/!< Allocation ID returned by malloc$/;"	m	struct:__anon827
ui32AllocId	imgvideo/rpc/sysbrg/src/page_alloc_rpc.h	/^			 IMG_UINT32 ui32AllocId;$/;"	m	struct:__anon774::__anon775::__anon779
ui32AllocId	vdec/apis/vdec/libraries/include/vdec_int.h	/^    IMG_UINT32  ui32AllocId;      \/*!< The allocation Id.                 *\/$/;"	m	struct:__anon244
ui32Alpha	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^    IMG_UINT32          ui32Alpha[PIXEL_MAX_YUV_COMPONENTS];$/;"	m	struct:__anon823
ui32AlphaBufSize	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	IMG_UINT32			ui32AlphaBufSize;			\/* Size of above buffer			*\/$/;"	m	struct:__anon823
ui32AlphaBytesInBOP	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	IMG_UINT32	ui32AlphaBytesInBOP;$/;"	m	struct:__anon822
ui32ArraySize	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_UINT32 ui32ArraySize;   \/\/!< Number of frames in array$/;"	m	struct:__anon519
ui32AspectRatioDen	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32              ui32AspectRatioDen;  \/*!< Aspect ratio denominator (height)                                                         *\/$/;"	m	struct:__anon231
ui32AspectRatioNum	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32              ui32AspectRatioNum;  \/*!< Aspect ratio numerator (width)                                                            *\/$/;"	m	struct:__anon231
ui32AttachId	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^	IMG_UINT32				ui32AttachId;				\/\/!< PALLOC attachment Id	$/;"	m	struct:__anon792
ui32AttachId	imgvideo/kernel_comp/include/page_alloc.h	/^	IMG_UINT32 			ui32AttachId;		\/\/!< Attachment id used for malloc$/;"	m	struct:__anon827
ui32AttachId	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^	IMG_UINT32				ui32AttachId;			\/\/!< Attachment id.$/;"	m	struct:__anon606	file:
ui32AttachId	imgvideo/rpc/sysbrg/src/page_alloc_rpc.h	/^			 IMG_UINT32 ui32AttachId;$/;"	m	struct:__anon774::__anon775::__anon777
ui32AttachId	imgvideo/rpc/sysbrg/src/page_alloc_rpc.h	/^			 IMG_UINT32 ui32AttachId;$/;"	m	struct:__anon774::__anon775::__anon778
ui32AttachId	imgvideo/rpc/sysbrg/src/wrap_utils_rpc.h	/^			 IMG_UINT32 ui32AttachId;$/;"	m	struct:__anon764::__anon765::__anon767
ui32AttachId	vdec/apis/vdec/libraries/include/vdec_int.h	/^    IMG_UINT32  ui32AttachId;     \/*!< PALLOC Attachment id.              *\/$/;"	m	struct:__anon244
ui32Avail	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32           ui32Avail;                      \/*!< Last known resource availability (see #SCHEDULER_eAvailablility).     *\/$/;"	m	struct:__anon6
ui32Avail	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    IMG_UINT32            ui32Avail;            \/*!< Resource availability last time we could not schedule.           *\/$/;"	m	struct:scheduler_sStreamCtx_tag	file:
ui32AvailLoad	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    IMG_UINT32            ui32AvailLoad;        \/*!< Loading of available core that supports current picture.         *\/$/;"	m	struct:scheduler_sStreamCtx_tag	file:
ui32AvailLoad	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_UINT32 ui32AvailLoad;       \/*!< Load value of least loaded core able to decode picture$/;"	m	struct:__anon44
ui32BESlices	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32  ui32BESlices;                           \/\/!< Number of BE Slices processed for the last picture in BE$/;"	m	struct:__anon303
ui32BESlices	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32  ui32BESlices;                           \/\/!< Number of BE Slices processed for the last picture in BE$/;"	m	struct:__anon304
ui32BFrameCount	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32BFrameCount;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui32BOPDenom	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	IMG_UINT32 ui32BOPDenom;						\/*! Common denominator for bytes per pixel calculation. *\/$/;"	m	struct:__anon816
ui32BUSize	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_UINT32	ui32BUSize;					\/\/!< Basic unit size$/;"	m	struct:__anon520
ui32BackIC	vdec/firmware/include/vc1fw_data.h	/^    IMG_UINT32 ui32BackIC;$/;"	m	struct:__anon246
ui32BackLumScale	vdec/firmware/include/vc1fw_data.h	/^    IMG_UINT32 ui32BackLumScale;$/;"	m	struct:__anon246
ui32BackLumShift	vdec/firmware/include/vc1fw_data.h	/^    IMG_UINT32 ui32BackLumShift;$/;"	m	struct:__anon246
ui32Bar	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32                      ui32Bar;        \/\/PCI Bar Number$/;"	m	struct:TARGET_sPciDevice_tag
ui32Bar	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32                      ui32Bar;        \/\/PCI Bar Number$/;"	m	struct:TARGET_sPciMemory_tag
ui32BaseAddressAlignment	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^	IMG_UINT32	ui32BaseAddressAlignment;$/;"	m	struct:__anon797
ui32BaseDevVirtAddr	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^    IMG_UINT32              ui32BaseDevVirtAddr;\/\/!< Base device virtual address$/;"	m	struct:__anon795
ui32BbvBufferSize	vdec/apis/vdec/include/vdec_params.h	/^    IMG_UINT32  ui32BbvBufferSize;     \/*!< BBV buffer size                                       *\/$/;"	m	struct:__anon191
ui32BbvBufferSize	vdec/firmware/include/avsfw_data.h	/^    IMG_UINT32          ui32BbvBufferSize;          \/*!< BBV buffer size                                       *\/$/;"	m	struct:__anon256
ui32Be1sliceDone	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32 ui32Be1sliceDone;        \/\/!< Timestamp$/;"	m	struct:__anon314
ui32BeMbX	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32                  ui32BeMbX;              \/*!< Last processed MB X in back-end hardware.                              *\/$/;"	m	struct:__anon7
ui32BeMbY	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32                  ui32BeMbY;              \/*!< Last processed MB Y in back-end hardware.                              *\/$/;"	m	struct:__anon7
ui32BePictureComplete	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32 ui32BePictureComplete;   \/\/!< Timestamp$/;"	m	struct:__anon314
ui32BePictureStarted	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32 ui32BePictureStarted;    \/\/!< Timestamp$/;"	m	struct:__anon314
ui32BeSlices	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_UINT32     ui32BeSlices;                           \/*!< Number of BE slices processed for the last picture in BE.  *\/$/;"	m	struct:__anon137
ui32BeSyncTransactionId	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32              ui32BeSyncTransactionId;            \/*!<                                                                                                                        *\/$/;"	m	struct:__anon317
ui32BeSyncTransactionId	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    IMG_UINT32             ui32BeSyncTransactionId;$/;"	m	struct:__anon78
ui32BeWdt	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32              ui32BeWdt;                          \/*!< BE watchdog timeout value.                                                                                             *\/$/;"	m	struct:__anon317
ui32BeWdtPeriod	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_UINT32              ui32BeWdtPeriod;            \/*!< Back-end hardware watchdog timeout period (clocks?)        *\/$/;"	m	struct:__anon36
ui32BeWdtPeriod	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    IMG_UINT32             ui32BeWdtPeriod;          \/*!< Back-end hardware watchdog timeout period (cycles?)                                    *\/$/;"	m	struct:__anon78
ui32BitDepthC	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^    IMG_UINT32					ui32BitDepthC;$/;"	m	struct:__anon820
ui32BitDepthY	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^    IMG_UINT32					ui32BitDepthY;$/;"	m	struct:__anon820
ui32BitRate	vdec/firmware/include/avsfw_data.h	/^    IMG_UINT32          ui32BitRate;                \/*!< Stream bit rate                                       *\/$/;"	m	struct:__anon256
ui32BitStrSegFlag	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_UINT32              ui32BitStrSegFlag;  \/*!< Bitstream segment type.                              *\/$/;"	m	struct:__anon176
ui32Bitrate	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32              ui32Bitrate;         \/*!< Bitrate in kbps (kilo-bits per second)                                                    *\/$/;"	m	struct:__anon231
ui32BitsPerFrame	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32BitsPerFrame;		\/\/!< Number of bits in a frame$/;"	m	struct:tag_IMG_PICMGMT_RC_UPDATE_DATA
ui32BitsPerSecond	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_UINT32	ui32BitsPerSecond;			\/\/!< Bit rate$/;"	m	struct:__anon520
ui32BlkSize	imgvideo/port_fwrk/libraries/idgen/code/idgen_api.c	/^    IMG_UINT32  ui32BlkSize;       \/*!< The number of handle per block. In case of$/;"	m	struct:__anon623	file:
ui32BottomBitsMask	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	IMG_UINT32 ui32BottomBitsMask;$/;"	m	struct:MMU_sTilingParam_tag	file:
ui32BottomBitsShift	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	IMG_UINT32 ui32BottomBitsShift;$/;"	m	struct:MMU_sTilingParam_tag	file:
ui32Branch	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT32   ui32Branch;          \/\/ branch value: 0 or 1$/;"	m	struct:__anon268
ui32Branch	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT32   ui32Branch;          \/\/ branch value: 0 or 1$/;"	m	struct:__anon269
ui32BucketIndex	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^	IMG_UINT32			ui32BucketIndex;		\/\/!< Bucket index$/;"	m	struct:__anon629	file:
ui32BufElementNum	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32  ui32BufElementNum;       \/*!< How many elements are in this buffer  *\/$/;"	m	struct:__anon225
ui32BufElementSize	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32  ui32BufElementSize;      \/*!< Size of each element                  *\/$/;"	m	struct:__anon225
ui32BufElementSize	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_UINT32  ui32BufElementSize;      \/*!< Size of each element                  *\/$/;"	m	struct:__anon175
ui32BufLen	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^			 IMG_UINT32 ui32BufLen;$/;"	m	struct:__anon631::__anon632::__anon637
ui32BufLineNo	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^    IMG_UINT32          ui32BufLineNo;$/;"	m	struct:__anon823
ui32BufMapId	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^			 IMG_UINT32 ui32BufMapId;$/;"	m	struct:__anon657::__anon658::__anon670
ui32BufMapId	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^			 IMG_UINT32 ui32BufMapId;$/;"	m	struct:__anon657::__anon658::__anon672
ui32BufMapId	vdec/apis/vdec/libraries/include/vdec_int.h	/^    IMG_UINT32          ui32BufMapId;  \/*!< The map Id.                                  *\/$/;"	m	struct:__anon242
ui32BufMapId	vdec/kernel_device/include/bspp_km.h	/^	IMG_UINT32                  ui32BufMapId;$/;"	m	struct:__anon20
ui32BufMapId	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    IMG_UINT32              ui32BufMapId;  \/*!< Buffer map ID.            *\/$/;"	m	struct:__anon111	file:
ui32BufMapId	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    IMG_UINT32              ui32BufMapId;  \/*!< Buffer map ID.            *\/$/;"	m	struct:__anon114	file:
ui32BufMapId	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_UINT32              ui32BufMapId;       \/*!< Buffer ID to be used in kernel                   *\/$/;"	m	struct:__anon184
ui32BufMapId	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_UINT32              ui32BufMapId;       \/*!< Buffer mapping ID.                                   *\/$/;"	m	struct:__anon176
ui32BufMapId	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_UINT32      ui32BufMapId;$/;"	m	struct:__anon174
ui32BufMapId	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_UINT32  ui32BufMapId;   \/*!< Buffer ID to use inside kernel #MSVDXIO_sDdBufInfo             *\/$/;"	m	struct:__anon177
ui32BufOffset	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_UINT32              ui32BufOffset;       \/*!< Buffer Offeset to be used in kernel                   *\/$/;"	m	struct:__anon184
ui32BufOffset	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_UINT32  ui32BufOffset;           \/*!< Offset for each element               *\/$/;"	m	struct:__anon175
ui32BufOffset	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_UINT32  ui32BufOffset;  \/*!< Buffer offset (for packed device buffers, e.g. PPS)            *\/$/;"	m	struct:__anon177
ui32BufOffset	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.h	/^    IMG_UINT32      ui32BufOffset;          \/\/!< Offset to buffer start$/;"	m	struct:__anon169
ui32BufPixelNo	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^    IMG_UINT32          ui32BufPixelNo;$/;"	m	struct:__anon823
ui32BufSize	imgvideo/port_fwrk/include/servicesext.h	/^    IMG_UINT32		ui32BufSize;$/;"	m	struct:_PVRSRV_REGISTRY_INFO_
ui32BufSize	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32              ui32BufSize;                            \/*!< Buffer size (in bytes).                                            *\/$/;"	m	struct:__anon223
ui32BufSize	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32  ui32BufSize;            \/*!< The size of the buffer (in bytes).  *\/$/;"	m	struct:__anon224
ui32BufSize	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32 ui32BufSize;   \/\/!< Buffer size (in 32-bit words)$/;"	m	struct:__anon306
ui32BufSize	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_UINT32          ui32BufSize;            \/*!< Size (in bytes) of mapped output buffer.       *\/$/;"	m	struct:__anon41
ui32BufSize	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_UINT32      ui32BufSize;        \/*!< The size of the buffer (in bytes).                                *\/$/;"	m	struct:__anon174
ui32BufSize	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_buf.h	/^    IMG_UINT32      ui32BufSize;        \/*!< The size of the buffer (in bytes).                                *\/$/;"	m	struct:__anon162
ui32Buff2Offset	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^            IMG_UINT32  ui32Buff2Offset;$/;"	m	struct:__anon178::__anon179::__anon183
ui32BufferCount	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_UINT32 			ui32BufferCount;$/;"	m	struct:BUFFER_INFO_TAG
ui32BufferDeviceID	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_UINT32			ui32BufferDeviceID;$/;"	m	struct:BUFFER_INFO_TAG
ui32BufferSize	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_UINT32	ui32BufferSize;$/;"	m	struct:__anon520
ui32BufferSize	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32                   ui32BufferSize;      \/\/Size of Command and Read buffers$/;"	m	struct:TARGET_sPostIF_tag
ui32BuffersStatusReg	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32 ui32BuffersStatusReg;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui32Build	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32  ui32Build;              \/*!< The build number.                         *\/$/;"	m	struct:__anon218
ui32BusWidth	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	IMG_UINT32				ui32BusWidth;$/;"	m	struct:__anon807	file:
ui32BusWidth	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	IMG_UINT32 ui32BusWidth;				\/\/<! The bus width in bits$/;"	m	struct:__anon810	file:
ui32BusWidth	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	IMG_UINT32 ui32BusWidth;$/;"	m	struct:__anon809	file:
ui32ByteInPageMask	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_UINT32              ui32ByteInPageMask;          \/*!< Mask to extract byte-within-page                          *\/$/;"	m	struct:__anon812	file:
ui32ByteStride	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_UINT32			ui32ByteStride;$/;"	m	struct:BUFFER_INFO_TAG
ui32ByteStride	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_UINT32	ui32ByteStride;$/;"	m	struct:DISPLAY_DIMS_TAG
ui32BytesEncoded	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32BytesEncoded;	\/\/!<$/;"	m	struct:__anon553
ui32BytesToEncode	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32BytesToEncode;	\/\/!<$/;"	m	struct:__anon553
ui32BytesUsed	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32BytesUsed;		\/\/!<$/;"	m	struct:__anon553
ui32BytesWritten	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32BytesWritten;	\/\/!< Bytes in this coded buffer excluding this header$/;"	m	struct:__anon554
ui32BytesWritten	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_UINT32					ui32BytesWritten;       \/\/!< Number of bytes written into buffer$/;"	m	struct:__anon514
ui32CabacBinFlex	encode/kernel_device/include/apiinternal.h	/^    IMG_UINT32  ui32CabacBinFlex;       \/\/!< Max Flex-Limit, the Topaz-HW will encode MB as IPCM after (BinLimit+BinFlex)$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui32CabacBinLimit	encode/kernel_device/include/apiinternal.h	/^    IMG_UINT32  ui32CabacBinLimit;      \/\/!< Min Bin Limit after which the Topaz hardware would encode MB as IPCM$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui32Chroma2Alter	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT32          ui32Chroma2Alter;$/;"	m	struct:__anon335
ui32Chroma2Recon	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT32          ui32Chroma2Recon;$/;"	m	struct:__anon335
ui32ChromaAlter	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT32          ui32ChromaAlter;$/;"	m	struct:__anon335
ui32ChromaRecon	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT32          ui32ChromaRecon;$/;"	m	struct:__anon335
ui32CmdBufferSize	vdec/kernel_device/include/msvdx.h	/^    IMG_UINT32          ui32CmdBufferSize;              \/*!< Size (in words) of back-end command FIFO                       *\/$/;"	m	struct:MSVDX_sCoreProps_tag
ui32CmdWord	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32 ui32CmdWord;$/;"	m	struct:tag_IMG_WRITEBACK_MSG
ui32CmdWord	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32		ui32CmdWord;	\/\/!< Command word (Command type, Priority, etc.)$/;"	m	struct:tag_HIGH_CMD_FIFO_ELEMENT
ui32CntConn	imgvideo/port_fwrk/libraries/pman/code/pman_api.c	/^    IMG_UINT32  ui32CntConn;        \/\/!< Count of connections.$/;"	m	struct:PMAN_tag_sProcContext	file:
ui32Code	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT32  ui32Code;$/;"	m	struct:__anon269
ui32CodecLevel	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32              ui32CodecLevel;      \/*!< Codec level as encoded in the bitstream                                                   *\/$/;"	m	struct:__anon231
ui32CodecProfile	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32              ui32CodecProfile;    \/*!< Codec profile as encoded in the bitstream                                                 *\/$/;"	m	struct:__anon231
ui32CodedBuffer_Info	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32 ui32CodedBuffer_Info; \/\/ Combined field Host->MTX = IsLinkedList, list segment (CB memory) size, number of list segments per coded buffer$/;"	m	struct:__anon555
ui32CodedHeaderAddr	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32 ui32CodedHeaderAddr;$/;"	m	struct:__anon555
ui32CodedHeight	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32              ui32CodedHeight;                        \/*!< Coded frame height (in lines) of picture in *decoded* orientation. *\/$/;"	m	struct:__anon223
ui32CodedMemAddr	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32 ui32CodedMemAddr[MAX_CODED_BUFFERS_PER_PACKAGE_FW];$/;"	m	struct:__anon555
ui32CodedPackageConsumedIdx	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^		IMG_UINT32	ui32CodedPackageConsumedIdx;$/;"	m	union:tag_IMG_WRITEBACK_MSG::__anon544
ui32CodedWidth	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32              ui32CodedWidth;                         \/*!< Coded frame width (in pixels) of picture in *decoded* orientation. *\/$/;"	m	struct:__anon223
ui32CommsRegId	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^static IMG_HANDLE ui32CommsRegId;$/;"	v	file:
ui32ComponentCount	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_UINT32				ui32ComponentCount;					\/\/!< number of colour components used$/;"	m	struct:__anon518
ui32ComponentsInScan	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32ComponentsInScan;				\/\/!< Number of components$/;"	m	struct:__anon549
ui32ConnCnt	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^	IMG_UINT32				ui32ConnCnt;			\/\/!< Count of connections			$/;"	m	struct:__anon604	file:
ui32ConnFlags	imgvideo/port_fwrk/include/dman_api_km.h	/^    IMG_UINT32                ui32ConnFlags;      \/\/!< Connection flags - see #DMANKM_eConnFlags (default #DMAN_CFLAG_EXCLUSIVE).$/;"	m	struct:DMANKM_tag_sDevRegister
ui32ConnId	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^	IMG_UINT32				ui32ConnId;				\/\/!< Connection id.$/;"	m	struct:__anon605	file:
ui32ConnId	imgvideo/rpc/sysbrg/src/dman_api_rpc.h	/^			 IMG_UINT32 ui32ConnId;$/;"	m	struct:__anon749::__anon750::__anon751
ui32ConnId	imgvideo/rpc/sysbrg/src/dman_api_rpc.h	/^			 IMG_UINT32 ui32ConnId;$/;"	m	struct:__anon749::__anon750::__anon752
ui32ConnId	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^			 IMG_UINT32 ui32ConnId;$/;"	m	struct:__anon700::__anon701::__anon702
ui32ConnId	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^			 IMG_UINT32 ui32ConnId;$/;"	m	struct:__anon700::__anon701::__anon703
ui32ConnId	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^			 IMG_UINT32 ui32ConnId;$/;"	m	struct:__anon700::__anon701::__anon709
ui32ConnId	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^			 IMG_UINT32 ui32ConnId;$/;"	m	struct:__anon700::__anon701::__anon714
ui32ConnId	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^			 IMG_UINT32 ui32ConnId;$/;"	m	struct:__anon700::__anon701::__anon715
ui32ConnId	imgvideo/rpc/sysbrg/src/page_alloc_rpc.h	/^			 IMG_UINT32 ui32ConnId;$/;"	m	struct:__anon774::__anon775::__anon776
ui32ConnId	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^			 IMG_UINT32 ui32ConnId;$/;"	m	struct:__anon657::__anon658::__anon659
ui32ConnId	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^			 IMG_UINT32 ui32ConnId;$/;"	m	struct:__anon657::__anon658::__anon660
ui32ConnId	imgvideo/rpc/sysbrg/src/wrap_utils_rpc.h	/^			 IMG_UINT32 ui32ConnId;$/;"	m	struct:__anon764::__anon765::__anon766
ui32ConnId	imgvideo/secure_media/tal/code/tal.c	/^    IMG_UINT32  ui32ConnId;         \/\/<! Connection id$/;"	m	struct:__anon578	file:
ui32ConnId	vdec/apis/vdec/libraries/include/vdec_int.h	/^    IMG_UINT32  ui32ConnId;       \/*!< VDECDD Connection id.              *\/$/;"	m	struct:__anon244
ui32ConnId	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    IMG_UINT32                  ui32ConnId;        \/* Connection ID.     *\/$/;"	m	struct:__anon104	file:
ui32ConnId	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    IMG_UINT32               ui32ConnId;       \/*!< Connection ID.                       *\/$/;"	m	struct:__anon105	file:
ui32ConnId	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_UINT32              ui32ConnId;         \/*!< Connection Id.                             *\/$/;"	m	struct:__anon38
ui32ContextId	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^    IMG_UINT32                      ui32ContextId;$/;"	m	struct:__anon131	file:
ui32ContextId	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^    IMG_UINT32          ui32ContextId;   \/*!< MMU context Id.             *\/$/;"	m	struct:__anon132	file:
ui32ContiguousBufMapId	vdec/kernel_device/include/bspp_km.h	/^    IMG_UINT32              ui32ContiguousBufMapId;$/;"	m	struct:__anon21
ui32CoreId	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^static IMG_UINT32  ui32CoreId;    \/*!< VXD Core ID.                    *\/$/;"	v	file:
ui32CoreNum	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    IMG_UINT32              ui32CoreNum;$/;"	m	struct:__anon123	file:
ui32CoreNum	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    IMG_UINT32              ui32CoreNum;$/;"	m	struct:__anon124	file:
ui32CoreNum	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    IMG_UINT32              ui32CoreNum;$/;"	m	struct:__anon125	file:
ui32CoreNum	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_UINT32                  ui32CoreNum;                \/*!< Core identifier.                                             *\/$/;"	m	struct:__anon57	file:
ui32CoreNum	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    IMG_UINT32              ui32CoreNum;$/;"	m	struct:__anon87	file:
ui32CoreNum	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_ctx.h	/^    IMG_UINT32              ui32CoreNum;            \/*!<                                            *\/$/;"	m	struct:__anon61
ui32CorrectionFlags	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32           ui32CorrectionFlags;  \/*!< Flags word to indicate correction in parsing\/decoding - see #VDEC_eCorrectionType. *\/$/;"	m	struct:__anon5
ui32CorrectionFlags	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_UINT32              ui32CorrectionFlags;    \/*!< Flags word to indicate correction in parsing\/decoding - see #VDEC_eCorrectionType. *\/\/\/ Error\/warning\/correction flags?$/;"	m	struct:__anon187
ui32Count	imgvideo/imglib/libraries/talmmu_api/code/hash.c	/^	IMG_UINT32 ui32Count;$/;"	m	struct:sHash	file:
ui32CrcShiftRegFE	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32  ui32CrcShiftRegFE;      \/*!< VEC FE shift register CRC                                                 *\/$/;"	m	struct:__anon233
ui32CrcVdmcPixRecon	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32  ui32CrcVdmcPixRecon;    \/*!< VDMC Pixel Reconstruction CRC (VDEB_VDMC_PIXEL_RECONSTRUCTION_SIGNATURE)  *\/$/;"	m	struct:__anon233
ui32CrcVecCommand	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32  ui32CrcVecCommand;      \/*!< VEC Command CRC (VEC_COMMAND_SIGNATURE)                                   *\/$/;"	m	struct:__anon233
ui32CrcVecIxform	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32  ui32CrcVecIxform;       \/*!< VEC Inverse Transform CRC (VDEB_VEC_IXFORM_SIGNATURE)                     *\/$/;"	m	struct:__anon233
ui32CscOutputClip	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32CscOutputClip[2];$/;"	m	struct:_IMG_VXE_CSC_SETUP_
ui32CscSourceCbCr	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32CscSourceCbCr[3];$/;"	m	struct:_IMG_VXE_CSC_SETUP_
ui32CscSourceY	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32CscSourceY[3];$/;"	m	struct:_IMG_VXE_CSC_SETUP_
ui32CtrlAllocBytes	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    IMG_UINT32             ui32CtrlAllocBytes;       \/*!< Control allocation size in bytes.                                                      *\/$/;"	m	struct:__anon78
ui32CtrlAllocBytes	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    IMG_UINT32            ui32CtrlAllocBytes;$/;"	m	struct:__anon65
ui32CtrlSize	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32              ui32CtrlSize;                       \/*!< Size of the buffer control data in bytes.                                                                              *\/$/;"	m	struct:__anon317
ui32CtxSize	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32              ui32CtxSize;                        \/*!< Size of the parser context data in bytes.                                                                              *\/$/;"	m	struct:__anon317
ui32CumulativePics	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_UINT32                  ui32CumulativePics;         \/*!<                                                              *\/$/;"	m	struct:__anon57	file:
ui32CurLLElem	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^    IMG_UINT32              ui32CurLLElem;                        \/*!< Current upload chunk.                  *\/$/;"	m	struct:__anon172	file:
ui32CurrPicID	vdec/firmware/include/avsfw_data.h	/^    IMG_UINT32              ui32CurrPicID;                     \/*!< Current picture ID                                               *\/$/;"	m	struct:__anon257
ui32CurrentPictureBaseAddress	vdec/firmware/include/vp8fw_data.h	/^    IMG_UINT32  ui32CurrentPictureBaseAddress;                  \/\/!< Used for storing current picture parameters$/;"	m	struct:__anon361
ui32CurrentPictureBaseAddress	vdec/firmware/include/vp8fw_data.h	/^    IMG_UINT32  ui32CurrentPictureBaseAddress;  \/\/!< Used for storing current picture parameters$/;"	m	struct:__anon353
ui32CurrentTime	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT32  ui32CurrentTime;$/;"	m	struct:__anon347
ui32CursorHeight	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_UINT16	ui32CursorHeight;$/;"	m	struct:DISPLAY_INFO_TAG
ui32CursorWidth	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_UINT16	ui32CursorWidth;$/;"	m	struct:DISPLAY_INFO_TAG
ui32DCTBaseAddress	vdec/firmware/include/vp8fw_data.h	/^    IMG_UINT32  ui32DCTBaseAddress;                             \/\/!< DCT DMA Address for MPC$/;"	m	struct:__anon361
ui32DCTBaseAddress	vdec/firmware/include/vp8fw_data.h	/^    IMG_UINT32  ui32DCTBaseAddress;             \/\/!< DCT DMA Address for MPC$/;"	m	struct:__anon353
ui32DMACStatus	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32                  ui32DMACStatus;         \/*!< DMAC CNT on channel DMA_CHANNEL_SR1 (channel 2)                        *\/$/;"	m	struct:__anon7
ui32DMAWord_0	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_UINT32  ui32DMAWord_0;      \/*!< Word 0 of DMA linked-list. *\/$/;"	m	struct:__anon60	file:
ui32DMAWord_0	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    IMG_UINT32  ui32DMAWord_0;      \/*!< Word 0 of DMA linked-list. *\/$/;"	m	struct:__anon157
ui32DMAWord_1	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_UINT32  ui32DMAWord_1;      \/*!< Word 1 of DMA linked-list. *\/$/;"	m	struct:__anon60	file:
ui32DMAWord_1	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    IMG_UINT32  ui32DMAWord_1;      \/*!< Word 1 of DMA linked-list. *\/$/;"	m	struct:__anon157
ui32DMAWord_2	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_UINT32  ui32DMAWord_2;      \/*!< Word 2 of DMA linked-list. *\/$/;"	m	struct:__anon60	file:
ui32DMAWord_2	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    IMG_UINT32  ui32DMAWord_2;      \/*!< Word 2 of DMA linked-list. *\/$/;"	m	struct:__anon157
ui32DMAWord_3	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_UINT32  ui32DMAWord_3;      \/*!< Word 3 of DMA linked-list. *\/$/;"	m	struct:__anon60	file:
ui32DMAWord_3	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    IMG_UINT32  ui32DMAWord_3;      \/*!< Word 3 of DMA linked-list. *\/$/;"	m	struct:__anon157
ui32DMAWord_4	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_UINT32  ui32DMAWord_4;      \/*!< Word 4 of DMA linked-list. *\/$/;"	m	struct:__anon60	file:
ui32DMAWord_4	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    IMG_UINT32  ui32DMAWord_4;      \/*!< Word 4 of DMA linked-list. *\/$/;"	m	struct:__anon157
ui32DMAWord_5	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_UINT32  ui32DMAWord_5;      \/*!< Word 5 of DMA linked-list. *\/$/;"	m	struct:__anon60	file:
ui32DMAWord_5	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    IMG_UINT32  ui32DMAWord_5;      \/*!< Word 5 of DMA linked-list. *\/$/;"	m	struct:__anon157
ui32DMAWord_6	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_UINT32  ui32DMAWord_6;      \/*!< Word 6 of DMA linked-list. *\/$/;"	m	struct:__anon60	file:
ui32DMAWord_6	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    IMG_UINT32  ui32DMAWord_6;      \/*!< Word 6 of DMA linked-list. *\/$/;"	m	struct:__anon157
ui32DMAWord_7	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_UINT32  ui32DMAWord_7;      \/*!< Word 7 of DMA linked-list. *\/$/;"	m	struct:__anon60	file:
ui32DMAWord_7	vdec/secure_media/secure_img/libraries/vxd/include/dma_ll.h	/^    IMG_UINT32  ui32DMAWord_7;      \/*!< Word 7 of DMA linked-list. *\/$/;"	m	struct:__anon157
ui32DMA_COUNT	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32  ui32DMA_COUNT[3];            \/*!< DMAC Count Registers           *\/$/;"	m	struct:__anon9
ui32DMA_COUNT	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_UINT32  ui32DMA_COUNT[3];$/;"	m	struct:__anon135
ui32DMA_PERIPHERAL_ADDR	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32  ui32DMA_PERIPHERAL_ADDR[3];  \/*!< DMAC Peripheral addr Registers *\/$/;"	m	struct:__anon9
ui32DMA_PERIPHERAL_ADDR	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_UINT32  ui32DMA_PERIPHERAL_ADDR[3];$/;"	m	struct:__anon135
ui32DMA_SETUP	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32  ui32DMA_SETUP[3];            \/*!< DMAC Setup Registers           *\/$/;"	m	struct:__anon9
ui32DMA_SETUP	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_UINT32  ui32DMA_SETUP[3];$/;"	m	struct:__anon135
ui32DPBufSize	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^    IMG_UINT32         ui32DPBufSize;        \/*!< Size of Data Partition MPEG4 Buffer *\/$/;"	m	struct:__anon97	file:
ui32DWRRetry	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.h	/^    IMG_UINT32              ui32DWRRetry;       \/*!< Retry count of device watch timer.             *\/$/;"	m	struct:__anon52
ui32Data	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^			IMG_UINT32	ui32Data;$/;"	m	struct:tag_IMG_WRITEBACK_MSG::__anon544::__anon545
ui32Data	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32		ui32Data;$/;"	m	struct:__anon503
ui32Data	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32	ui32Data;$/;"	m	struct:__anon504
ui32DataAddr	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext.h	/^    IMG_UINT32    ui32DataAddr;$/;"	m	struct:__anon158
ui32DataByteOffset	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_UINT32              ui32DataByteOffset; \/*!< A byte offset from the start of this buffer to$/;"	m	struct:__anon176
ui32DataOrigin	encode/firmware/topaz_hp/fw_binaries/include_all_fw_variants.h	/^    IMG_UINT32 ui32DataOrigin, ui32TextOrigin;$/;"	m	struct:IMG_COMPILED_FW_BIN_RECORD
ui32DataOrigin	vdec/firmware/include/vdecfw_bin.h	/^    IMG_UINT32   ui32DataOrigin;                 \/*!< Address for which firmware data was linked.         *\/$/;"	m	struct:__anon337
ui32DataOrigin	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext.h	/^    IMG_UINT32    ui32DataOrigin;$/;"	m	struct:__anon158
ui32DataPartition0BaseAddress	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT32                 ui32DataPartition0BaseAddress;  \/\/!< Used for storing phase 0 parameters when decoding a Data Partitioned stream$/;"	m	struct:__anon345
ui32DataPartition0BaseAddress	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT32           ui32DataPartition0BaseAddress;  \/\/!< Used for storing phase 0 parameters when decoding a Data Partitioned stream$/;"	m	struct:__anon346
ui32DataPartition1BaseAddress	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT32                 ui32DataPartition1BaseAddress;  \/\/!< Used for storing phase 1 parameters when decoding a Data Partitioned stream$/;"	m	struct:__anon345
ui32DataPartition1BaseAddress	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT32           ui32DataPartition1BaseAddress;  \/\/!< Used for storing phase 1 parameters when decoding a Data Partitioned stream$/;"	m	struct:__anon346
ui32DataRelocSize	encode/firmware/topaz_hp/fw_binaries/include_all_fw_variants.h	/^    IMG_UINT32 ui32TextRelocSize, ui32DataRelocSize;$/;"	m	struct:IMG_COMPILED_FW_BIN_RECORD
ui32DataRelocSize	vdec/firmware/include/vdecfw_bin.h	/^    IMG_UINT32   ui32DataRelocSize;              \/*!< Size of data relocation buffer.                     *\/$/;"	m	struct:__anon337
ui32DataRelocSize	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext.h	/^    IMG_UINT32    ui32DataRelocSize;$/;"	m	struct:__anon158
ui32DataSize	encode/firmware/topaz_hp/fw_binaries/include_all_fw_variants.h	/^    IMG_UINT32 ui32TextSize, ui32DataSize;$/;"	m	struct:IMG_COMPILED_FW_BIN_RECORD
ui32DataSize	vdec/firmware/include/vdecfw_bin.h	/^    IMG_UINT32   ui32DataSize;                   \/*!< Size of firmware data buffer.                       *\/$/;"	m	struct:__anon337
ui32DataSize	vdec/kernel_device/include/bspp_km.h	/^    IMG_UINT32                  ui32DataSize;$/;"	m	struct:__anon20
ui32DataSize	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_UINT32              ui32DataSize;       \/*!< The amount of bit stream data (in bytes)$/;"	m	struct:__anon176
ui32DataSize	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext.h	/^    IMG_UINT32    ui32DataSize;$/;"	m	struct:__anon158
ui32DeblockCtrl	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32DeblockCtrl;						\/\/!< Value for the CR_DB_DISABLE_DEBLOCK_IDC register$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui32DebugCRCs	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32DebugCRCs;							\/\/!< Send debug information from Register CRCs to Host with the coded buffer$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui32DebugCRCs	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32		ui32DebugCRCs;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui32DebugTransferAcknowledged	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32  ui32DebugTransferAcknowledged;$/;"	m	struct:__anon303
ui32DebugTransferData1	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32  ui32DebugTransferData1;$/;"	m	struct:__anon303
ui32DebugTransferRequest	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32  ui32DebugTransferRequest;$/;"	m	struct:__anon303
ui32DecodeId	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32              ui32DecodeId;       \/*!< Picture id according to decode order.                  *\/$/;"	m	struct:__anon236
ui32DecodeStartSize	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    IMG_UINT32  ui32DecodeStartSize;                           \/*!< Threshold in bytes before Rendec starts processing. *\/$/;"	m	struct:__anon67
ui32DefaultHeight	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32          ui32DefaultHeight;          \/*!< Default frame height.      *\/$/;"	m	struct:__anon232
ui32DefaultWidth	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32          ui32DefaultWidth;           \/*!< Default frame width.       *\/$/;"	m	struct:__anon232
ui32Delay	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^    IMG_UINT32         ui32Delay;  \/\/!< Delay - in jiffies$/;"	m	struct:__anon616	file:
ui32DevCookie	imgvideo/port_fwrk/include/servicesext.h	/^    IMG_UINT32		ui32DevCookie;$/;"	m	struct:_PVRSRV_REGISTRY_INFO_
ui32DevFlags	imgvideo/port_fwrk/include/dman_api_km.h	/^	IMG_UINT32				  ui32DevFlags;		  \/\/!< Device flags - see #DMANKM_eDevFlags (default zero)$/;"	m	struct:DMANKM_tag_sDevRegister
ui32DevFlags	imgvideo/secure_media/tal/code/tal.c	/^    IMG_UINT32  ui32DevFlags;       \/\/<! Device flags$/;"	m	struct:__anon578	file:
ui32DevFlags	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32           ui32DevFlags;         \/\/Device Flags$/;"	m	struct:__anon563
ui32DevIRQ	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_UINT32		ui32DevIRQ;$/;"	m	struct:ACCESS_INFO_TAG
ui32DevMemoryBase	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32         ui32DevMemoryBase;  \/\/Base address of the device's view of memory$/;"	m	struct:__anon569
ui32DevNameSize	imgvideo/port_fwrk/include/dman_api.h	/^	IMG_UINT32                              ui32DevNameSize,$/;"	v
ui32DevNameSize	imgvideo/rpc/sysbrg/src/dman_api_rpc.h	/^                          		 IMG_UINT32 ui32DevNameSize;$/;"	m	struct:__anon749::__anon750::__anon754
ui32DevNum	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32                ui32DevNum;$/;"	m	struct:__anon577
ui32DevVirt	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_buf.h	/^    IMG_UINT32      ui32DevVirt;        \/*!< Device virtual address (pages mapped into IMG H\/W MMU)            *\/$/;"	m	struct:__anon162
ui32DevVirtOffset	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_UINT32              ui32DevVirtOffset;    \/*!< Device virtual offset of allocation                                   *\/$/;"	m	struct:__anon815	file:
ui32DeviceBase	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32                   ui32DeviceBase;  \/\/Base Address of Device(Regs)$/;"	m	struct:TARGET_sDashIF_tag
ui32DeviceId	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^    IMG_UINT32              ui32DeviceId;				\/\/!< Device id.$/;"	m	struct:__anon792
ui32DeviceId	imgvideo/kernel_comp/include/page_alloc.h	/^	IMG_UINT32			ui32DeviceId;		\/\/<! DMAN Device Id$/;"	m	struct:__anon827
ui32DeviceId	imgvideo/port_fwrk/include/sysdev_utils.h	/^	IMG_UINT32				ui32DeviceId;$/;"	m	struct:SYSDEVU_sInfo
ui32DeviceId	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^	IMG_UINT32				ui32DeviceId;			\/\/!< DMAN allocated device ID.$/;"	m	struct:__anon604	file:
ui32DeviceId	imgvideo/port_fwrk/libraries/sysdev/generic/code/sysdev_api_km.c	/^	IMG_UINT32			ui32DeviceId;			\/\/!< The device ID.$/;"	m	struct:__anon608	file:
ui32DeviceId	imgvideo/port_fwrk/libraries/sysdev/linux/code/sysdev_api_km.c	/^    IMG_UINT32  ui32DeviceId;          \/\/!< The device ID.$/;"	m	struct:__anon610	file:
ui32DeviceId	imgvideo/secure_media/tal/code/tal.c	/^    IMG_UINT32  ui32DeviceId;       \/\/<! Device id$/;"	m	struct:__anon578	file:
ui32DeviceId	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32                   ui32DeviceId;        \/\/Device Id needed for the reg_io api$/;"	m	struct:TARGET_sPostIF_tag
ui32DeviceId	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32      ui32DeviceId;       \/\/Device ID$/;"	m	struct:__anon568
ui32DeviceSize	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32                   ui32DeviceSize;  \/\/Size of Device$/;"	m	struct:TARGET_sDashIF_tag
ui32DisplayIdx	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_UINT32              ui32DisplayIdx;     \/*!< Index within buffer control of next display picture.                           *\/$/;"	m	struct:__anon59	file:
ui32DisplayListLength	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32  ui32DisplayListLength;                       \/\/!< Number of TransactionIDs in aui32DisplayList$/;"	m	struct:__anon311
ui32DisplayPics	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32              ui32DisplayPics;                                      \/*!< Number of pictures pending display (up to VDECFW_MAX_NUM_PICTURES).   *\/$/;"	m	struct:__anon10
ui32DmacRegId	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^static IMG_HANDLE ui32DmacRegId;$/;"	v	file:
ui32DpbFullness	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT32      ui32DpbFullness;                \/\/!< Number of pictures in DPB$/;"	m	struct:__anon336
ui32DpbSize	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT32      ui32DpbSize;                    \/\/!< DPB size$/;"	m	struct:__anon336
ui32Dummy	vdec/firmware/include/jpegfw_data.h	/^    IMG_UINT32       ui32Dummy;$/;"	m	struct:__anon262
ui32DwrJPEGRetry	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_UINT32              ui32DwrJPEGRetry;           \/*!< Retry count of device watchdog for JPEG.                   *\/$/;"	m	struct:__anon36
ui32DwrPeriod	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_UINT32              ui32DwrPeriod;              \/*!< Device watch timeout period (in ms).                       *\/$/;"	m	struct:__anon36
ui32Elements	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32			ui32Elements;								\/\/!< Number of header elements$/;"	m	struct:__anon533
ui32EncodePicProcessing	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32	ui32EncodePicProcessing;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui32EncodeRequested	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32			ui32EncodeRequested;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui32EncodeSent	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32			ui32EncodeSent;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui32EntdecStarted	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32 ui32EntdecStarted;       \/\/!< Timestamp$/;"	m	struct:__anon314
ui32EntropyOffset	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    IMG_UINT32 ui32EntropyOffset;$/;"	m	struct:__anon77
ui32Error	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32                  ui32Error;            \/*!< Result code for any error.                                            *\/$/;"	m	struct:__anon239
ui32ErrorFlags	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32              ui32ErrorFlags;     \/*!< Flags word to indicate error in parsing and$/;"	m	struct:__anon236
ui32ErrorFlags	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32           ui32ErrorFlags;       \/*!< Flags word to indicate error in parsing\/decoding - see #VDEC_eErrorType.           *\/$/;"	m	struct:__anon5
ui32ErrorFlags	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_UINT32              ui32ErrorFlags;         \/*!< Flags word to indicate error in parsing\/decoding - see #VDEC_eErrorType.           *\/$/;"	m	struct:__anon187
ui32ExportCount	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^    IMG_UINT32 ui32ExportCount;$/;"	m	struct:sArena	file:
ui32ExtImportId	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32  ui32ExtImportId;       \/*!< The buffer "external import" id.                                    *\/$/;"	m	struct:__anon224
ui32ExtraData	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^			IMG_UINT32	ui32ExtraData;$/;"	m	struct:tag_IMG_WRITEBACK_MSG::__anon544::__anon545
ui32ExtraFeedback	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32ExtraFeedback;	\/\/!< Extra feedback word for this coded buffers$/;"	m	struct:__anon554
ui32FBMemAvailable	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_UINT32		ui32FBMemAvailable;			\/* size of usable FB memory *\/$/;"	m	struct:ACCESS_INFO_TAG
ui32FBPhysBaseAddress	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_UINT32  	ui32FBPhysBaseAddress;$/;"	m	struct:ACCESS_INFO_TAG
ui32FCode	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32	ui32FCode;			    \/\/!< value only used in MPEG4$/;"	m	struct:tag_IMG_BIAS_TABLES
ui32FEError	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32                  ui32FEError;            \/*!< Flags to indicate presence of detected errors during the decoding of this picture$/;"	m	struct:__anon234
ui32FEParserVLRBufferLoad	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT32                 ui32FEParserVLRBufferLoad;      \/\/!< Addr to load FE parser not_coded bits between pictures$/;"	m	struct:__anon345
ui32FEParserVLRBufferLoad	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT32           ui32FEParserVLRBufferLoad;      \/\/!< Addr to load FE parser not_coded bits between pictures$/;"	m	struct:__anon346
ui32FEParserVLRBufferSave	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT32                 ui32FEParserVLRBufferSave;      \/\/!< Addr to save FE parser not_coded bits between pictures$/;"	m	struct:__anon345
ui32FEParserVLRBufferSave	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT32           ui32FEParserVLRBufferSave;      \/\/!< Addr to save FE parser not_coded bits between pictures$/;"	m	struct:__anon346
ui32FESlices	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32  ui32FESlices;                           \/\/!< Number of FE Slices processed for the last picture in FE$/;"	m	struct:__anon303
ui32FESlices	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32  ui32FESlices;                           \/\/!< Number of FE Slices processed for the last picture in FE$/;"	m	struct:__anon304
ui32Fe1sliceDone	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32 ui32Fe1sliceDone;        \/\/!< Timestamp$/;"	m	struct:__anon314
ui32FeIntStatus	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_UINT32     ui32FeIntStatus;                        \/*!< Decoding pipe front-end interrupt status.                  *\/$/;"	m	struct:__anon137
ui32FeMbX	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32                  ui32FeMbX;              \/*!< Last processed MB X in front-end hardware.                             *\/$/;"	m	struct:__anon7
ui32FeMbY	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32                  ui32FeMbY;              \/*!< Last processed MB Y in front-end hardware.                             *\/$/;"	m	struct:__anon7
ui32FePictureComplete	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32 ui32FePictureComplete;   \/\/!< Timestamp$/;"	m	struct:__anon314
ui32FeSlices	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_UINT32     ui32FeSlices;                           \/*!< Number of FE slices processed for the last picture in FE.  *\/$/;"	m	struct:__anon137
ui32FeSyncTransactionId	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32              ui32FeSyncTransactionId;            \/*!<                                                                                                                        *\/$/;"	m	struct:__anon317
ui32FeSyncTransactionId	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    IMG_UINT32             ui32FeSyncTransactionId;$/;"	m	struct:__anon78
ui32FeWdt	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32              ui32FeWdt;                          \/*!< FE watchdog timeout value.                                                                                             *\/$/;"	m	struct:__anon317
ui32FeWdtPeriod	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_UINT32              ui32FeWdtPeriod;            \/*!< Front-end hardware watchdog timeout period (clocks?)       *\/$/;"	m	struct:__anon36
ui32FeWdtPeriod	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    IMG_UINT32             ui32FeWdtPeriod;          \/*!< Front-end hardware watchdog timeout period (cycles?)                                   *\/$/;"	m	struct:__anon78
ui32Features	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32              ui32Features;                                         \/*!< Features of the stream (last picture decoded) as defined$/;"	m	struct:__anon10
ui32Features	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32           ui32Features;                   \/*!< Features of the stream (last picture decoded) as defined$/;"	m	struct:__anon6
ui32Features	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32           ui32Features;         \/*!< Features of the stream as defined by #VDECDD_eCoreFeatureFlags.                    *\/$/;"	m	struct:__anon5
ui32Features	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_UINT32                    ui32Features;         \/*!< Stream features of any current unsuccessful picture$/;"	m	struct:__anon43
ui32Features	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_UINT32 ui32Features;        \/*!< Features of the picture that is next to be scheduled.      *\/$/;"	m	struct:__anon44
ui32Features	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_UINT32                  ui32Features;               \/*!< Core feature flags - see #VDECDD_eCoreFeatureFlags.          *\/$/;"	m	struct:__anon57	file:
ui32Feedback	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32Feedback;		\/\/!< Feedback word for this coded buffers$/;"	m	struct:__anon554
ui32FenceValue	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32  ui32FenceValue;                         \/\/!< Value in the FENCE field of the FENCEMSG$/;"	m	struct:__anon303
ui32FenceValue	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32  ui32FenceValue;                         \/\/!< Value in the FENCE field of the FENCEMSG$/;"	m	struct:__anon304
ui32FenceValue	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_UINT32     ui32FenceValue;                         \/*!< Value in the FENCE field of the FENCEMSG.                  *\/$/;"	m	struct:__anon137
ui32FieldsAsFrameDecodes	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32              ui32FieldsAsFrameDecodes;                             \/*!< Total number of images host thought frames while field pair           *\/$/;"	m	struct:__anon10
ui32FirmwareReady	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32 ui32FirmwareReady;       \/\/!< Timestamp$/;"	m	struct:__anon314
ui32FirmwareSaved	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32 ui32FirmwareSaved;       \/\/!< Timestamp$/;"	m	struct:__anon314
ui32First32NotCodedFlags	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT32  ui32First32NotCodedFlags;$/;"	m	struct:__anon347
ui32FirstPartSize	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^            IMG_UINT32  ui32FirstPartSize;                        \/*!< VP8 specific frame information.                                      *\/$/;"	m	struct:__anon178::__anon179::__anon182
ui32FirstPartitionBaseAddress	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT32  ui32FirstPartitionBaseAddress;  \/\/!< Used for storing first partition parameters$/;"	m	struct:__anon270
ui32FirstPartitionBaseAddress	vdec/firmware/include/vp8fw_data.h	/^    IMG_UINT32  ui32FirstPartitionBaseAddress;                  \/\/!< Used for storing first partition parameters$/;"	m	struct:__anon361
ui32FirstPartitionBaseAddress	vdec/firmware/include/vp8fw_data.h	/^    IMG_UINT32  ui32FirstPartitionBaseAddress;  \/\/!< Used for storing first partition parameters$/;"	m	struct:__anon353
ui32FirstPicFlags	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32FirstPicFlags;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui32FirstPicFlags	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32  ui32FirstPicFlags;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui32Flags	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32Flags;					\/\/!< Flags for slice encode$/;"	m	struct:__anon546
ui32Flags	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32		ui32Flags;				\/\/!< Picture parameter flags$/;"	m	struct:__anon505
ui32Flags	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_UINT32			ui32Flags;$/;"	m	struct:BUFFER_INFO_TAG
ui32Flags	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_UINT32 ui32Flags;$/;"	m	struct:PVRSRV_CURSOR_INFO_TAG
ui32Flags	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32  ui32Flags;                 \/\/Wrapper flags$/;"	m	struct:__anon570
ui32FlatGopStruct	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32FlatGopStruct;						\/\/!< Address of Flat MiniGop structure$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui32FlushAtFrame	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32			ui32FlushAtFrame;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui32FlushedAtFrame	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32			ui32FlushedAtFrame;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui32FormatsMask	encode/firmware/topaz_hp/fw_binaries/include_all_fw_variants.h	/^    IMG_UINT32 ui32FormatsMask, ui32HwConfig;$/;"	m	struct:IMG_COMPILED_FW_BIN_RECORD
ui32FourCC	vdec/apis/vdec/include/vdec_params.h	/^    IMG_UINT32  ui32FourCC;   \/*!< FourCC of Codec.  *\/$/;"	m	struct:__anon194
ui32FrameCount	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32			ui32FrameCount;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui32FrameHeight	vdec/firmware/include/vp8fw_data.h	/^    IMG_UINT32              ui32FrameHeight;$/;"	m	struct:__anon359
ui32FrameLength	vdec/firmware/include/vp8fw_data.h	/^    IMG_UINT32  ui32FrameLength;                \/\/!< Frame Length from the container$/;"	m	struct:__anon353
ui32FrameNum	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT32          ui32FrameNum;           \/\/!< Frame Number$/;"	m	struct:__anon333
ui32FrameNum	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT32          ui32FrameNum;           \/\/!< Frame Number$/;"	m	struct:__anon335
ui32FrameRate	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_UINT32	ui32FrameRate;$/;"	m	struct:__anon520
ui32FrameRateDen	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32              ui32FrameRateDen;    \/*!< Frame rate denominator                                                        *\/$/;"	m	struct:__anon231
ui32FrameRateNum	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32              ui32FrameRateNum;    \/*!< Frame rate numerator                                                        *\/$/;"	m	struct:__anon231
ui32FrameSize	vdec/firmware/include/vc1fw_data.h	/^    IMG_UINT32 ui32FrameSize;$/;"	m	struct:__anon251
ui32FrameSize	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT32  ui32FrameSize;$/;"	m	struct:__anon270
ui32FrameWidth	vdec/firmware/include/vp8fw_data.h	/^    IMG_UINT32              ui32FrameWidth;$/;"	m	struct:__anon359
ui32FramesEncoded	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32			ui32FramesEncoded;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui32FreeSegmentCount	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^    IMG_UINT32 ui32FreeSegmentCount;$/;"	m	struct:sArena	file:
ui32FreeSlot	imgvideo/port_fwrk/libraries/idgen/code/idgen_api.c	/^    IMG_UINT32  ui32FreeSlot;      \/*!< Next free slot.                                 *\/$/;"	m	struct:__anon623	file:
ui32Fullness	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT32 ui32Fullness;$/;"	m	struct:__anon371
ui32FutureRefTime	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT32  ui32FutureRefTime;$/;"	m	struct:__anon347
ui32GencBufferSize	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^    IMG_UINT32         ui32GencBufferSize;   \/*!< Size of GEN buffers for HEVC *\/$/;"	m	struct:__anon98	file:
ui32GencFragmentBufferSize	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^    IMG_UINT32         ui32GencFragmentBufferSize; \/*!< Size of GENC fragment buffer for HEVC *\/$/;"	m	struct:__anon97	file:
ui32GetDataChecksum	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^ui32GetDataChecksum($/;"	f	file:
ui32GroupId	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^static IMG_UINT32  ui32GroupId;   \/*!< IMG Group ID.                   *\/$/;"	v	file:
ui32Grow	imgvideo/imglib/libraries/talmmu_api/code/pool.c	/^    IMG_UINT32 ui32Grow;$/;"	m	struct:sPool	file:
ui32Gtframe	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT32  ui32Gtframe;$/;"	m	struct:__anon347
ui32GuardBand	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_UINT32               ui32GuardBand;       \/*!< Size of heap guard band                                               *\/$/;"	m	struct:TALMMU_tag_sDevMemHeap	file:
ui32GuardBand	imgvideo/imglib/libraries/talmmu_api/include/addr_alloc1.h	/^	IMG_UINT32			ui32GuardBand;		\/*!< The size of any guard band to be used.  Guard bands$/;"	m	struct:ADDR_tag_sRegion
ui32GuardBand	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^	IMG_UINT32 ui32GuardBand;$/;"	m	struct:__anon800
ui32H264CompControl	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32H264CompControl;					\/\/!< Value to use for H264CompControl register$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui32H264CompIntraPredModes	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32H264CompIntraPredModes;				\/\/!< Value to use for H264CompIntraPredMode register$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui32HDenom	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	IMG_UINT32 ui32HDenom;							\/*! Common denominator for horizontal pixel sub-sampling calculation. *\/$/;"	m	struct:__anon816
ui32Heap	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^                          		 IMG_UINT32 ui32Heap;$/;"	m	struct:__anon631::__anon632::__anon634
ui32Heap	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^                          		 IMG_UINT32 ui32Heap;$/;"	m	struct:__anon631::__anon632::__anon635
ui32Heap	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^                          		 IMG_UINT32 ui32Heap;$/;"	m	struct:__anon631::__anon632::__anon637
ui32HeapAlignment	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_UINT32              ui32HeapAlignment;           \/*!< Heap alignment                                            *\/$/;"	m	struct:__anon812	file:
ui32HeapId	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^    IMG_UINT32              ui32HeapId;         \/\/!< Heap id.$/;"	m	struct:__anon795
ui32Height	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32Height;		\/\/!< Height of avaliable data in plane.  shall be a minumum of one MCU high$/;"	m	struct:__anon548
ui32Height	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_UINT32				ui32Height;							\/\/!< height of picture in pBuffer$/;"	m	struct:__anon518
ui32Height	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_UINT32	ui32Height;$/;"	m	struct:__anon517
ui32Height	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_UINT32			ui32Height;$/;"	m	struct:BUFFER_INFO_TAG
ui32Height	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_UINT32	ui32Height;$/;"	m	struct:DISPLAY_DIMS_TAG
ui32Height	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32      ui32Height;                 \/*!< Height (in 1\/16th lines) of rectangle.                            *\/$/;"	m	struct:__anon221
ui32Height	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32      ui32Height;                 \/*!< Height (in lines) of rectangle.                            *\/$/;"	m	struct:__anon220
ui32Height	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32  ui32Height;  \/*!< The picture height (in lines).  *\/$/;"	m	struct:__anon219
ui32Height	vdec/firmware/include/mpeg2fw_data.h	/^    IMG_UINT32  ui32Height;$/;"	m	struct:__anon275
ui32Height	vdec/firmware/include/realfw_data.h	/^    IMG_UINT32           ui32Height;$/;"	m	struct:__anon283
ui32Height	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32  ui32Height;                                  \/\/!< Picture height (used by REAL)$/;"	m	struct:__anon311
ui32HeightBlocks	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32HeightBlocks;	\/\/!< Height in pixels, shall be a multiple of 8$/;"	m	struct:__anon547
ui32HierarGopStruct	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32HierarGopStruct;					\/\/!< Address of hierarchical MiniGop structure$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui32HighCmdCount	encode/kernel_device/include/topaz_device.h	/^	IMG_UINT32	ui32HighCmdCount;              	\/\/!< count of high-priority commands sent to TOPAZ$/;"	m	struct:IMG_COMM_SOCKET_tag
ui32HostTargetCycleRatio	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32  ui32HostTargetCycleRatio;  \/\/Host\/Target cycle ratio$/;"	m	struct:__anon570
ui32HostTargetRatio	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32           ui32HostTargetRatio;  \/\/Ratio between host and target clock speeds$/;"	m	struct:__anon563
ui32HwConfig	encode/firmware/topaz_hp/fw_binaries/include_all_fw_variants.h	/^    IMG_UINT32 ui32FormatsMask, ui32HwConfig;$/;"	m	struct:IMG_COMPILED_FW_BIN_RECORD
ui32HwNumPipes	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^	IMG_UINT32 ui32HwNumPipes;				\/\/!< Number of pipes available in hardware$/;"	m	struct:tag_IMG_FW_CONTEXT
ui32HwTileStride	vdec/kernel_device/include/vdecdd_mmu_defs.h	/^    IMG_UINT32              ui32HwTileStride;   \/\/!< Hardware tile stride value$/;"	m	struct:__anon15
ui32ID	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_UINT32 			ui32ID;$/;"	m	struct:PVRSRV_RESOURCE_TAG
ui32IPCM_0_Config	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32IPCM_0_Config;						\/\/!< Value to use for IPCM_0 Config register$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui32IPCM_1_Config	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32IPCM_1_Config;						\/\/!< Value to use for IPCM_1 Config register$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui32IPEControl	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32IPEControl;				\/\/!< Value to use for IPEControl register$/;"	m	struct:__anon546
ui32IPEControl	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32	ui32IPEControl;         \/\/!< common bits IPE control register for entire picture $/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui32IPEVectorClipping	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32IPEVectorClipping;					\/\/!< Value to use for IPEVectorClipping register$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui32Id	vdec/kernel_device/libraries/vdecdd/code/resource.c	/^    IMG_UINT32    ui32Id;$/;"	m	struct:RESOURCE_sListElem_tag	file:
ui32Id	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_UINT32  ui32Id;         \/*!< Data identifier.                                               *\/$/;"	m	struct:__anon177
ui32IdForHWCrcCheck	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32              ui32IdForHWCrcCheck;\/*!< Picture id used for indexing inside the HWCrc file.$/;"	m	struct:__anon236
ui32IdrPeriod	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32IdrPeriod;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui32IdrPeriod	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32	ui32IdrPeriod;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui32IfType	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32              ui32IfType;      \/\/Derived from the wrapper flags$/;"	m	struct:__anon572
ui32ImageHeight	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	IMG_UINT32          ui32ImageHeight;		\/* Image height in pixels.		*\/$/;"	m	struct:__anon823
ui32ImageWidth	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	IMG_UINT32			ui32ImageWidth;			\/* Image width in pixels.		*\/$/;"	m	struct:__anon823
ui32ImportCount	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^    IMG_UINT32 ui32ImportCount;$/;"	m	struct:sArena	file:
ui32IncId	imgvideo/port_fwrk/libraries/idgen/code/idgen_api.c	/^    IMG_UINT32  ui32IncId;  \/*!< Incrementing ID returned                                     *\/$/;"	m	struct:__anon624	file:
ui32IncNumber	imgvideo/port_fwrk/libraries/idgen/code/idgen_api.c	/^    IMG_UINT32  ui32IncNumber;     \/*!< Latest ID given back                            *\/$/;"	m	struct:__anon623	file:
ui32IncomingFifo_Consumer	encode/kernel_device/include/topaz_device.h	/^	IMG_UINT32	ui32IncomingFifo_Consumer;$/;"	m	struct:IMG_COMM_SOCKET_tag
ui32IncomingFifo_Producer	encode/kernel_device/include/topaz_device.h	/^	IMG_UINT32	ui32IncomingFifo_Producer;$/;"	m	struct:IMG_COMM_SOCKET_tag
ui32IndexInPageTableMask	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_UINT32              ui32IndexInPageTableMask;    \/*!< Mask to extract index-within-page-table                   *\/$/;"	m	struct:__anon812	file:
ui32InitCnt	imgvideo/port_fwrk/libraries/dbgopt/code/dbgopt_api_km.c	/^    IMG_UINT32 ui32InitCnt;    \/*!< Initialization marker\/counter *\/$/;"	m	struct:__anon613	file:
ui32InitialCPBremovaldelayoffset	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32InitialCPBremovaldelayoffset;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui32InitialOpcode	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT32 ui32InitialOpcode;$/;"	m	struct:__anon265
ui32InitialQpB	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_UINT32	ui32InitialQpB;				\/\/!< Initial QP B frames (only field used by JPEG)$/;"	m	struct:__anon520
ui32InitialQpI	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_UINT32	ui32InitialQpI;				\/\/!< Initial QP I frames (only field used by JPEG)$/;"	m	struct:__anon520
ui32InitialQpP	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_UINT32	ui32InitialQpP;				\/\/!< Initial QP P frames (only field used by JPEG)$/;"	m	struct:__anon520
ui32InitialWidth	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT32 ui32InitialWidth;$/;"	m	struct:__anon265
ui32InputCmdWord	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32		ui32InputCmdWord;$/;"	m	struct:__anon503
ui32InputScalerControl	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32InputScalerControl;$/;"	m	struct:_IMG_VXE_SCALER_SETUP_
ui32IntDefineCount	encode/firmware/topaz_hp/fw_binaries/include_all_fw_variants.h	/^    IMG_UINT32 ui32IntDefineCount;$/;"	m	struct:IMG_COMPILED_FW_BIN_RECORD
ui32IntRegNum	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^    IMG_UINT32          ui32IntRegNum;$/;"	m	struct:__anon132	file:
ui32IntRev	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^static IMG_UINT32  ui32IntRev;    \/*!< VXD internal revision.          *\/$/;"	v	file:
ui32IntStatus	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_UINT32     ui32IntStatus;                          \/*!< Decoding pipe interrupt status.                            *\/$/;"	m	struct:__anon137
ui32InternalImageHeight	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	IMG_UINT32          ui32InternalImageHeight;$/;"	m	struct:__anon823
ui32InternalYImageStride	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	IMG_UINT32			ui32InternalYImageStride;$/;"	m	struct:__anon823
ui32InterruptNum	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32  ui32InterruptNum;  \/\/The interrupt number$/;"	m	struct:__anon564
ui32IntraCnt	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32	ui32IntraCnt;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui32IntraFreq	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_UINT32	ui32IntraFreq;$/;"	m	struct:__anon520
ui32IntraLoopCnt	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32IntraLoopCnt;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui32IntraPredModes	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32			ui32IntraPredModes;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui32IpAddr1	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32                     ui32IpAddr1;       \/\/IP address 1$/;"	m	struct:TARGET_sDeviceIp_tag
ui32IpAddr2	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32                     ui32IpAddr2;       \/\/IP address 2$/;"	m	struct:TARGET_sDeviceIp_tag
ui32IpAddr3	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32                     ui32IpAddr3;       \/\/IP address 3$/;"	m	struct:TARGET_sDeviceIp_tag
ui32IpAddr4	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32                     ui32IpAddr4;       \/\/IP address 4$/;"	m	struct:TARGET_sDeviceIp_tag
ui32JMCOMP_RCReg_0	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32JMCOMP_RCReg_0;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui32JMCOMP_RCReg_1	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32JMCOMP_RCReg_1;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui32KickSize	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32	ui32KickSize;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui32KicksPerBU	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32  ui32KicksPerBU;  $/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui32LRITC_Cache_Chunk_Config	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32LRITC_Cache_Chunk_Config;			\/\/!< Value to use for LRITC_Cache_Chunk_Config register$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui32LastChroma2Alter	vdec/firmware/include/mpeg2fw_data.h	/^    IMG_UINT32                   ui32LastChroma2Alter;$/;"	m	struct:__anon277
ui32LastChroma2Alter	vdec/firmware/include/vc1fw_data.h	/^     IMG_UINT32 ui32LastChroma2Alter;$/;"	m	struct:__anon252
ui32LastChroma2Recon	vdec/firmware/include/mpeg2fw_data.h	/^    IMG_UINT32                   ui32LastChroma2Recon;$/;"	m	struct:__anon277
ui32LastChroma2Recon	vdec/firmware/include/vc1fw_data.h	/^     IMG_UINT32 ui32LastChroma2Recon;$/;"	m	struct:__anon252
ui32LastChromaAlter	vdec/firmware/include/avsfw_data.h	/^    IMG_UINT32              ui32LastChromaAlter;               \/*!< Last Chroma picture alternative address                          *\/$/;"	m	struct:__anon257
ui32LastChromaAlter	vdec/firmware/include/mpeg2fw_data.h	/^    IMG_UINT32                   ui32LastChromaAlter;$/;"	m	struct:__anon277
ui32LastChromaAlter	vdec/firmware/include/vc1fw_data.h	/^     IMG_UINT32 ui32LastChromaAlter;$/;"	m	struct:__anon252
ui32LastChromaRecon	vdec/firmware/include/avsfw_data.h	/^    IMG_UINT32              ui32LastChromaRecon;               \/*!< Last Chroma picture base address                                 *\/$/;"	m	struct:__anon257
ui32LastChromaRecon	vdec/firmware/include/mpeg2fw_data.h	/^    IMG_UINT32                   ui32LastChromaRecon;$/;"	m	struct:__anon277
ui32LastChromaRecon	vdec/firmware/include/vc1fw_data.h	/^     IMG_UINT32 ui32LastChromaRecon;$/;"	m	struct:__anon252
ui32LastFeTransactionId	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_UINT32              ui32LastFeTransactionId;    \/*!< Transaction ID of last picture on stream.                                              *\/$/;"	m	struct:__anon55	file:
ui32LastLumaAlter	vdec/firmware/include/avsfw_data.h	/^    IMG_UINT32              ui32LastLumaAlter;                 \/*!< Last Luma picture alternative address                            *\/$/;"	m	struct:__anon257
ui32LastLumaAlter	vdec/firmware/include/mpeg2fw_data.h	/^    IMG_UINT32                   ui32LastLumaAlter;$/;"	m	struct:__anon277
ui32LastLumaAlter	vdec/firmware/include/vc1fw_data.h	/^     IMG_UINT32 ui32LastLumaAlter;$/;"	m	struct:__anon252
ui32LastLumaRecon	vdec/firmware/include/avsfw_data.h	/^    IMG_UINT32              ui32LastLumaRecon;                 \/*!< Last Luma picture base address                                   *\/$/;"	m	struct:__anon257
ui32LastLumaRecon	vdec/firmware/include/mpeg2fw_data.h	/^    IMG_UINT32                   ui32LastLumaRecon;$/;"	m	struct:__anon277
ui32LastLumaRecon	vdec/firmware/include/vc1fw_data.h	/^     IMG_UINT32 ui32LastLumaRecon;$/;"	m	struct:__anon252
ui32LastMbParamsBaseAddress	vdec/firmware/include/avsfw_data.h	/^    IMG_UINT32              ui32LastMbParamsBaseAddress;       \/*!< Last Macroblock parameters base address for the picture          *\/$/;"	m	struct:__anon257
ui32LastMbParamsBaseAddress	vdec/firmware/include/vc1fw_data.h	/^     IMG_UINT32 ui32LastMbParamsBaseAddress;$/;"	m	struct:__anon252
ui32LastMbParamsSize	vdec/firmware/include/vc1fw_data.h	/^     IMG_UINT32 ui32LastMbParamsSize;$/;"	m	struct:__anon252
ui32LastOpDumpVal	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_UINT32					ui32LastOpDumpVal;$/;"	m	struct:_PVRSRV_SYNC_DATA_
ui32LastReadOpDumpVal	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_UINT32					ui32LastReadOpDumpVal;$/;"	m	struct:_PVRSRV_SYNC_DATA_
ui32LastSync	encode/kernel_device/include/topaz_device.h	/^	IMG_UINT32	ui32LastSync;					\/\/!< Last sync value sent$/;"	m	struct:IMG_COMM_SOCKET_tag
ui32Latency	vdec/kernel_device/include/msvdx.h	/^    IMG_BOOL            ui32Latency;                    \/*!<                                                                *\/$/;"	m	struct:MSVDX_sCoreProps_tag
ui32LeftOffset	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32      ui32LeftOffset;             \/*!< Offset (in 1\/16th pixels) from origin (0,0) to left of rectangle. *\/$/;"	m	struct:__anon221
ui32LeftOffset	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32      ui32LeftOffset;             \/*!< Offset (in pixels) from origin (0,0) to left of rectangle. *\/$/;"	m	struct:__anon220
ui32Len	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT32  ui32Len;$/;"	m	struct:__anon269
ui32LineNo	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32                ui32LineNo;$/;"	m	struct:__anon577
ui32LiveSegmentCount	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^    IMG_UINT32 ui32LiveSegmentCount;$/;"	m	struct:sArena	file:
ui32Load	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    IMG_UINT32              ui32Load;               \/*!< Metric to indicate the fullness of the core.                               *\/$/;"	m	struct:__anon87	file:
ui32Lock	imgvideo/port_fwrk/include/servicesext.h	/^	volatile IMG_UINT32 ui32Lock;$/;"	m	struct:PVRSRV_RESOURCE_TAG
ui32LongTermFrameIdx	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT32          ui32LongTermFrameIdx;   \/\/!< long term reference number - should be 8-bit$/;"	m	struct:__anon333
ui32LowCmdCount	encode/kernel_device/include/topaz_device.h	/^	IMG_UINT32	ui32LowCmdCount;               	\/\/!< count of low-priority commands sent to TOPAZ$/;"	m	struct:IMG_COMM_SOCKET_tag
ui32LumScale1	vdec/firmware/include/vc1fw_data.h	/^    IMG_UINT32 ui32LumScale1;$/;"	m	struct:__anon246
ui32LumScale2	vdec/firmware/include/vc1fw_data.h	/^    IMG_UINT32 ui32LumScale2;$/;"	m	struct:__anon246
ui32LumShift1	vdec/firmware/include/vc1fw_data.h	/^    IMG_UINT32 ui32LumShift1;$/;"	m	struct:__anon246
ui32LumShift2	vdec/firmware/include/vc1fw_data.h	/^    IMG_UINT32 ui32LumShift2;$/;"	m	struct:__anon246
ui32LumaAlter	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT32          ui32LumaAlter;$/;"	m	struct:__anon335
ui32LumaRecon	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT32          ui32LumaRecon;$/;"	m	struct:__anon335
ui32MBBufInfo	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT32  ui32MBBufInfo;                  $/;"	m	struct:__anon332
ui32MBHostCtrl	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32MBHostCtrl;							\/\/!< Value to use for MB_HOST_CONTROL register$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui32MBParamSize	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^    IMG_UINT32  ui32MBParamSize;        \/*!< Number of bytes required for each MB parameters data.            *\/$/;"	m	struct:__anon101	file:
ui32MBParamsBufSize	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^    IMG_UINT32         ui32MBParamsBufSize;  \/*!< The size of currently allocated MB parameters buffers (if in use). 0 otherwise.      *\/$/;"	m	struct:__anon97	file:
ui32MBPerBU	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32MBPerBU;		\/\/!< Number of MBs Per BU$/;"	m	struct:__anon535
ui32MBPerFrm	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32MBPerFrm;		\/\/!< Number of MBs Per Frame$/;"	m	struct:__anon535
ui32MCUCntAndResetFlag	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32MCUCntAndResetFlag;			\/\/!< [32:2] Number of MCU's to encode or decode, [1] Reset predictors (1=Reset, 0=No Reset)$/;"	m	struct:__anon551
ui32MCUPositionOfScanAndIndex	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32MCUPositionOfScanAndIndex;	\/\/!< Scan start position in MCUs$/;"	m	struct:__anon551
ui32MMUTileStride	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^                          		 IMG_UINT32 ui32MMUTileStride;$/;"	m	struct:__anon700::__anon701::__anon702
ui32MMUType	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	IMG_UINT32				ui32MMUType;$/;"	m	struct:__anon807	file:
ui32MTXBankSize	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^    IMG_UINT32 ui32MTXBankSize;$/;"	m	struct:__anon163
ui32MTXBase_non_oold_multi_DataOrigin	vdec/firmware/bin/base_non_oold_multi_bin.c	/^IMG_UINT32 ui32MTXBase_non_oold_multi_DataOrigin = 0x82885070;$/;"	v
ui32MTXBase_non_oold_multi_DataRelocSize	vdec/firmware/bin/base_non_oold_multi_bin.c	/^IMG_UINT32 ui32MTXBase_non_oold_multi_DataRelocSize = 0;$/;"	v
ui32MTXBase_non_oold_multi_DataSize	vdec/firmware/bin/base_non_oold_multi_bin.c	/^IMG_UINT32 ui32MTXBase_non_oold_multi_DataSize = 1402;$/;"	v
ui32MTXBase_non_oold_multi_TextOrigin	vdec/firmware/bin/base_non_oold_multi_bin.c	/^IMG_UINT32 ui32MTXBase_non_oold_multi_TextOrigin = 0x80900000;$/;"	v
ui32MTXBase_non_oold_multi_TextRelocSize	vdec/firmware/bin/base_non_oold_multi_bin.c	/^IMG_UINT32 ui32MTXBase_non_oold_multi_TextRelocSize = 0;$/;"	v
ui32MTXBase_non_oold_multi_TextSize	vdec/firmware/bin/base_non_oold_multi_bin.c	/^IMG_UINT32 ui32MTXBase_non_oold_multi_TextSize = 5147;$/;"	v
ui32MTXParser_non_oold_multi_avs_CtxSize	vdec/firmware/bin/parser_non_oold_multi_avs_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_avs_CtxSize = 239;$/;"	v
ui32MTXParser_non_oold_multi_avs_DataOrigin	vdec/firmware/bin/parser_non_oold_multi_avs_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_avs_DataOrigin = 0x8288ca00;$/;"	v
ui32MTXParser_non_oold_multi_avs_DataSize	vdec/firmware/bin/parser_non_oold_multi_avs_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_avs_DataSize = 17;$/;"	v
ui32MTXParser_non_oold_multi_avs_PackedRelocInfoSize	vdec/firmware/bin/parser_non_oold_multi_avs_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_avs_PackedRelocInfoSize = 6;$/;"	v
ui32MTXParser_non_oold_multi_avs_TextOrigin	vdec/firmware/bin/parser_non_oold_multi_avs_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_avs_TextOrigin = 0x8090f000;$/;"	v
ui32MTXParser_non_oold_multi_avs_TextSize	vdec/firmware/bin/parser_non_oold_multi_avs_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_avs_TextSize = 1287;$/;"	v
ui32MTXParser_non_oold_multi_h264_CtxSize	vdec/firmware/bin/parser_non_oold_multi_h264_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_h264_CtxSize = 3234;$/;"	v
ui32MTXParser_non_oold_multi_h264_DataOrigin	vdec/firmware/bin/parser_non_oold_multi_h264_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_h264_DataOrigin = 0x8288ca00;$/;"	v
ui32MTXParser_non_oold_multi_h264_DataSize	vdec/firmware/bin/parser_non_oold_multi_h264_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_h264_DataSize = 115;$/;"	v
ui32MTXParser_non_oold_multi_h264_PackedRelocInfoSize	vdec/firmware/bin/parser_non_oold_multi_h264_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_h264_PackedRelocInfoSize = 13;$/;"	v
ui32MTXParser_non_oold_multi_h264_TextOrigin	vdec/firmware/bin/parser_non_oold_multi_h264_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_h264_TextOrigin = 0x8090f000;$/;"	v
ui32MTXParser_non_oold_multi_h264_TextSize	vdec/firmware/bin/parser_non_oold_multi_h264_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_h264_TextSize = 5191;$/;"	v
ui32MTXParser_non_oold_multi_jpeg_CtxSize	vdec/firmware/bin/parser_non_oold_multi_jpeg_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_jpeg_CtxSize = 1577;$/;"	v
ui32MTXParser_non_oold_multi_jpeg_DataOrigin	vdec/firmware/bin/parser_non_oold_multi_jpeg_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_jpeg_DataOrigin = 0x8288ca00;$/;"	v
ui32MTXParser_non_oold_multi_jpeg_DataSize	vdec/firmware/bin/parser_non_oold_multi_jpeg_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_jpeg_DataSize = 37;$/;"	v
ui32MTXParser_non_oold_multi_jpeg_PackedRelocInfoSize	vdec/firmware/bin/parser_non_oold_multi_jpeg_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_jpeg_PackedRelocInfoSize = 7;$/;"	v
ui32MTXParser_non_oold_multi_jpeg_TextOrigin	vdec/firmware/bin/parser_non_oold_multi_jpeg_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_jpeg_TextOrigin = 0x8090f000;$/;"	v
ui32MTXParser_non_oold_multi_jpeg_TextSize	vdec/firmware/bin/parser_non_oold_multi_jpeg_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_jpeg_TextSize = 1425;$/;"	v
ui32MTXParser_non_oold_multi_mpeg2_CtxSize	vdec/firmware/bin/parser_non_oold_multi_mpeg2_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_mpeg2_CtxSize = 263;$/;"	v
ui32MTXParser_non_oold_multi_mpeg2_DataOrigin	vdec/firmware/bin/parser_non_oold_multi_mpeg2_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_mpeg2_DataOrigin = 0x8288ca00;$/;"	v
ui32MTXParser_non_oold_multi_mpeg2_DataSize	vdec/firmware/bin/parser_non_oold_multi_mpeg2_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_mpeg2_DataSize = 30;$/;"	v
ui32MTXParser_non_oold_multi_mpeg2_PackedRelocInfoSize	vdec/firmware/bin/parser_non_oold_multi_mpeg2_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_mpeg2_PackedRelocInfoSize = 6;$/;"	v
ui32MTXParser_non_oold_multi_mpeg2_TextOrigin	vdec/firmware/bin/parser_non_oold_multi_mpeg2_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_mpeg2_TextOrigin = 0x8090f000;$/;"	v
ui32MTXParser_non_oold_multi_mpeg2_TextSize	vdec/firmware/bin/parser_non_oold_multi_mpeg2_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_mpeg2_TextSize = 1057;$/;"	v
ui32MTXParser_non_oold_multi_mpeg4_CtxSize	vdec/firmware/bin/parser_non_oold_multi_mpeg4_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_mpeg4_CtxSize = 327;$/;"	v
ui32MTXParser_non_oold_multi_mpeg4_DataOrigin	vdec/firmware/bin/parser_non_oold_multi_mpeg4_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_mpeg4_DataOrigin = 0x8288ca00;$/;"	v
ui32MTXParser_non_oold_multi_mpeg4_DataSize	vdec/firmware/bin/parser_non_oold_multi_mpeg4_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_mpeg4_DataSize = 46;$/;"	v
ui32MTXParser_non_oold_multi_mpeg4_PackedRelocInfoSize	vdec/firmware/bin/parser_non_oold_multi_mpeg4_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_mpeg4_PackedRelocInfoSize = 7;$/;"	v
ui32MTXParser_non_oold_multi_mpeg4_TextOrigin	vdec/firmware/bin/parser_non_oold_multi_mpeg4_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_mpeg4_TextOrigin = 0x8090f000;$/;"	v
ui32MTXParser_non_oold_multi_mpeg4_TextSize	vdec/firmware/bin/parser_non_oold_multi_mpeg4_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_mpeg4_TextSize = 2720;$/;"	v
ui32MTXParser_non_oold_multi_real_CtxSize	vdec/firmware/bin/parser_non_oold_multi_real_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_real_CtxSize = 751;$/;"	v
ui32MTXParser_non_oold_multi_real_DataOrigin	vdec/firmware/bin/parser_non_oold_multi_real_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_real_DataOrigin = 0x8288ca00;$/;"	v
ui32MTXParser_non_oold_multi_real_DataSize	vdec/firmware/bin/parser_non_oold_multi_real_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_real_DataSize = 103;$/;"	v
ui32MTXParser_non_oold_multi_real_PackedRelocInfoSize	vdec/firmware/bin/parser_non_oold_multi_real_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_real_PackedRelocInfoSize = 8;$/;"	v
ui32MTXParser_non_oold_multi_real_TextOrigin	vdec/firmware/bin/parser_non_oold_multi_real_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_real_TextOrigin = 0x8090f000;$/;"	v
ui32MTXParser_non_oold_multi_real_TextSize	vdec/firmware/bin/parser_non_oold_multi_real_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_real_TextSize = 2068;$/;"	v
ui32MTXParser_non_oold_multi_vc1_CtxSize	vdec/firmware/bin/parser_non_oold_multi_vc1_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_vc1_CtxSize = 443;$/;"	v
ui32MTXParser_non_oold_multi_vc1_DataOrigin	vdec/firmware/bin/parser_non_oold_multi_vc1_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_vc1_DataOrigin = 0x8288ca00;$/;"	v
ui32MTXParser_non_oold_multi_vc1_DataSize	vdec/firmware/bin/parser_non_oold_multi_vc1_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_vc1_DataSize = 92;$/;"	v
ui32MTXParser_non_oold_multi_vc1_PackedRelocInfoSize	vdec/firmware/bin/parser_non_oold_multi_vc1_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_vc1_PackedRelocInfoSize = 9;$/;"	v
ui32MTXParser_non_oold_multi_vc1_TextOrigin	vdec/firmware/bin/parser_non_oold_multi_vc1_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_vc1_TextOrigin = 0x8090f000;$/;"	v
ui32MTXParser_non_oold_multi_vc1_TextSize	vdec/firmware/bin/parser_non_oold_multi_vc1_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_vc1_TextSize = 4737;$/;"	v
ui32MTXParser_non_oold_multi_vp6_CtxSize	vdec/firmware/bin/parser_non_oold_multi_vp6_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_vp6_CtxSize = 1332;$/;"	v
ui32MTXParser_non_oold_multi_vp6_DataOrigin	vdec/firmware/bin/parser_non_oold_multi_vp6_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_vp6_DataOrigin = 0x8288ca00;$/;"	v
ui32MTXParser_non_oold_multi_vp6_DataSize	vdec/firmware/bin/parser_non_oold_multi_vp6_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_vp6_DataSize = 612;$/;"	v
ui32MTXParser_non_oold_multi_vp6_PackedRelocInfoSize	vdec/firmware/bin/parser_non_oold_multi_vp6_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_vp6_PackedRelocInfoSize = 7;$/;"	v
ui32MTXParser_non_oold_multi_vp6_TextOrigin	vdec/firmware/bin/parser_non_oold_multi_vp6_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_vp6_TextOrigin = 0x8090f000;$/;"	v
ui32MTXParser_non_oold_multi_vp6_TextSize	vdec/firmware/bin/parser_non_oold_multi_vp6_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_vp6_TextSize = 2294;$/;"	v
ui32MTXParser_non_oold_multi_vp8_CtxSize	vdec/firmware/bin/parser_non_oold_multi_vp8_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_vp8_CtxSize = 1050;$/;"	v
ui32MTXParser_non_oold_multi_vp8_DataOrigin	vdec/firmware/bin/parser_non_oold_multi_vp8_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_vp8_DataOrigin = 0x8288ca00;$/;"	v
ui32MTXParser_non_oold_multi_vp8_DataSize	vdec/firmware/bin/parser_non_oold_multi_vp8_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_vp8_DataSize = 873;$/;"	v
ui32MTXParser_non_oold_multi_vp8_PackedRelocInfoSize	vdec/firmware/bin/parser_non_oold_multi_vp8_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_vp8_PackedRelocInfoSize = 44;$/;"	v
ui32MTXParser_non_oold_multi_vp8_TextOrigin	vdec/firmware/bin/parser_non_oold_multi_vp8_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_vp8_TextOrigin = 0x8090f000;$/;"	v
ui32MTXParser_non_oold_multi_vp8_TextSize	vdec/firmware/bin/parser_non_oold_multi_vp8_bin.c	/^IMG_UINT32 ui32MTXParser_non_oold_multi_vp8_TextSize = 1982;$/;"	v
ui32MTXRamMask	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^    IMG_UINT32 ui32MTXRamMask;$/;"	m	struct:__anon163
ui32MTXRamSize	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^    IMG_UINT32 ui32MTXRamSize;$/;"	m	struct:__anon163
ui32MTXTOPAZFWDataOrigin	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^	IMG_UINT32 ui32MTXTOPAZFWDataOrigin;  \/\/!< Offset to location of Data section$/;"	m	struct:tag_IMG_FW_CONTEXT
ui32MTXTOPAZFWDataSize	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^	IMG_UINT32 ui32MTXTOPAZFWDataSize;      \/\/!< Size of MTX Firmware Data Section in words$/;"	m	struct:tag_IMG_FW_CONTEXT
ui32MTXTOPAZFWTextSize	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^	IMG_UINT32 ui32MTXTOPAZFWTextSize;      \/\/!< Size of MTX Firmware Text Section in words$/;"	m	struct:tag_IMG_FW_CONTEXT
ui32MTX_A0FrP	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32  ui32MTX_A0FrP;               \/*!< MTX Frame Pointer              *\/$/;"	m	struct:__anon9
ui32MTX_A0FrP	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_UINT32  ui32MTX_A0FrP;$/;"	m	struct:__anon135
ui32MTX_A0StP	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32  ui32MTX_A0StP;               \/*!< MTX Stack Pointer              *\/$/;"	m	struct:__anon9
ui32MTX_A0StP	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_UINT32  ui32MTX_A0StP;$/;"	m	struct:__anon135
ui32MTX_ENABLE	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32  ui32MTX_ENABLE;              \/*!< MTX Enable Register            *\/$/;"	m	struct:__anon9
ui32MTX_ENABLE	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_UINT32  ui32MTX_ENABLE;$/;"	m	struct:__anon135
ui32MTX_FAULT0	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32  ui32MTX_FAULT0;              \/*!< MTX Fault0 Register            *\/$/;"	m	struct:__anon9
ui32MTX_FAULT0	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_UINT32  ui32MTX_FAULT0;$/;"	m	struct:__anon135
ui32MTX_PC	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32  ui32MTX_PC;                  \/*!< MTX Program Counter            *\/$/;"	m	struct:__anon9
ui32MTX_PC	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_UINT32  ui32MTX_PC;$/;"	m	struct:__anon135
ui32MTX_PCX	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32  ui32MTX_PCX;                 \/*!< MTX Program Counter X          *\/$/;"	m	struct:__anon9
ui32MTX_PCX	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_UINT32  ui32MTX_PCX;$/;"	m	struct:__anon135
ui32MTX_STATUS_BITS	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32  ui32MTX_STATUS_BITS;         \/*!< MTX Status Register            *\/$/;"	m	struct:__anon9
ui32MTX_STATUS_BITS	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_UINT32  ui32MTX_STATUS_BITS;$/;"	m	struct:__anon135
ui32MVCalc_Below	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32MVCalc_Below;$/;"	m	struct:tag_IMG_MV_SETTINGS
ui32MVCalc_Colocated	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32MVCalc_Colocated;$/;"	m	struct:tag_IMG_MV_SETTINGS
ui32MVCalc_Config	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32MVCalc_Config;$/;"	m	struct:tag_IMG_MV_SETTINGS
ui32MVClip_Config	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32MVClip_Config;						\/\/!< Value to use for MVClip_Config  register$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui32MVSettingsBTable	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32MVSettingsBTable;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui32MVSettingsHierarchical	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32MVSettingsHierarchical;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui32MaintRev	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^static IMG_UINT32  ui32MaintRev;  \/*!< VXD Core maintenance revision.  *\/$/;"	v	file:
ui32MajRev	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^static IMG_UINT32  ui32MajRev;    \/*!< VXD Core major revision.        *\/$/;"	v	file:
ui32Major	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32  ui32Major;              \/*!< The major part of the version number.     *\/$/;"	m	struct:__anon218
ui32ManglerFuncIdExt	encode/kernel_device/include/memmgr_api.h	/^    IMG_UINT32                      ui32ManglerFuncIdExt,$/;"	v
ui32ManglerFuncIdExt	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^                          		 IMG_UINT32 ui32ManglerFuncIdExt;$/;"	m	struct:__anon631::__anon632::__anon633
ui32MaxBitDepthChroma	vdec/kernel_device/include/msvdx.h	/^    IMG_UINT32          ui32MaxBitDepthChroma;          \/*!<                                                                *\/$/;"	m	struct:MSVDX_sCoreProps_tag
ui32MaxBitDepthLuma	vdec/kernel_device/include/msvdx.h	/^    IMG_UINT32          ui32MaxBitDepthLuma;            \/*!<                                                                *\/$/;"	m	struct:MSVDX_sCoreProps_tag
ui32MaxBufferMultClockDivBitrate	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32MaxBufferMultClockDivBitrate;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui32MaxFrmRepeat	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32          ui32MaxFrmRepeat;                               \/*!< Maximum number of times the frame can be repeated.                         *\/$/;"	m	struct:__anon229
ui32MaxId	imgvideo/port_fwrk/libraries/idgen/code/idgen_api.c	/^    IMG_UINT32  ui32MaxId;         \/*!< Max ID - set by IDGEN_CreateContext().          *\/$/;"	m	struct:__anon623	file:
ui32MaxIndex	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^    IMG_UINT32 ui32MaxIndex;$/;"	m	struct:sArena	file:
ui32MaxLen	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT32 ui32MaxLen;$/;"	m	struct:__anon264
ui32MaxMbs	vdec/kernel_device/include/msvdx.h	/^    IMG_UINT32          ui32MaxMbs;                     \/*!< Maximum number of MBs in coded frame (H.264 only).             *\/$/;"	m	struct:MSVDX_sCoreProps_tag
ui32MaxNumBstrBuf	vdec/apis/vdec/libraries/include/vdec_int.h	/^    IMG_UINT32              ui32MaxNumBstrBuf;              \/*!< Maximum number of bitstream buffers in use.            *\/$/;"	m	struct:__anon241
ui32MaxReorderPicts	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32              ui32MaxReorderPicts; \/*!< Indicates the maximum number of re-ordered pictures (H.264 Only). This value will be used$/;"	m	struct:__anon231
ui32MaxSlotPlus1	imgvideo/port_fwrk/libraries/idgen/code/idgen_api.c	/^    IMG_UINT32  ui32MaxSlotPlus1;  \/*!< Max slot+1 for which we have allocated blocks.  *\/$/;"	m	struct:__anon623	file:
ui32MaxSwapChainBuffers	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_UINT32 ui32MaxSwapChainBuffers;$/;"	m	struct:DISPLAY_INFO_TAG
ui32MaxSwapChains	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_UINT32 ui32MaxSwapChains;$/;"	m	struct:DISPLAY_INFO_TAG
ui32MaxSwapInterval	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_UINT32 ui32MaxSwapInterval;$/;"	m	struct:DISPLAY_INFO_TAG
ui32MbFlagsBaseAddress	vdec/firmware/include/vp8fw_data.h	/^    IMG_UINT32  ui32MbFlagsBaseAddress;                         \/\/!< Macroblock Flags base address for the picture$/;"	m	struct:__anon361
ui32MbFlagsBaseAddress	vdec/firmware/include/vp8fw_data.h	/^    IMG_UINT32  ui32MbFlagsBaseAddress;         \/\/!< Macroblock Flags base address for the picture$/;"	m	struct:__anon353
ui32MbHeight	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT32 ui32MbHeight;$/;"	m	struct:__anon272
ui32MbHeight	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^    IMG_UINT32                  ui32MbHeight;           \/\/ Height of reconstructed image in pixels (rounded up to nearest MB)$/;"	m	struct:__anon90
ui32MbParamsBaseAddress	vdec/firmware/include/avsfw_data.h	/^    IMG_UINT32          ui32MbParamsBaseAddress;    \/*!< Macroblock parameters base address for the picture    *\/$/;"	m	struct:__anon256
ui32MbParamsBaseAddress	vdec/firmware/include/avsfw_data.h	/^    IMG_UINT32          ui32MbParamsBaseAddress;    \/*!< Macroblock parameters base address for the picture *\/$/;"	m	struct:__anon255
ui32MbParamsBaseAddress	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT32              ui32MbParamsBaseAddress;\/\/!< Macroblock parameters base address for the picture$/;"	m	struct:__anon332
ui32MbParamsBaseAddress	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT32          ui32MbParamsBaseAddress;$/;"	m	struct:__anon335
ui32MbParamsBaseAddress	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT32          ui32MbParamsBaseAddress;\/\/!< Macroblock parameters base address for the picture$/;"	m	struct:__anon333
ui32MbParamsBaseAddress	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT32                 ui32MbParamsBaseAddress;        \/\/!< Macroblock parameters base address for the picture$/;"	m	struct:__anon345
ui32MbParamsBaseAddress	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT32           ui32MbParamsBaseAddress;        \/\/!< Macroblock parameters base address for the picture$/;"	m	struct:__anon346
ui32MbParamsBaseAddress	vdec/firmware/include/realfw_data.h	/^    IMG_UINT32             ui32MbParamsBaseAddress;  \/\/!< Macroblock parameters base address for the picture$/;"	m	struct:__anon284
ui32MbParamsBaseAddress	vdec/firmware/include/realfw_data.h	/^    IMG_UINT32           ui32MbParamsBaseAddress;  \/\/!< Macroblock parameters base address for the picture$/;"	m	struct:__anon283
ui32MbParamsBaseAddress	vdec/firmware/include/vc1fw_data.h	/^    IMG_UINT32 ui32MbParamsBaseAddress;                 \/\/!< Macroblock parameters base address for the picture$/;"	m	struct:__anon248
ui32MbParamsBaseAddress	vdec/firmware/include/vc1fw_data.h	/^    IMG_UINT32 ui32MbParamsBaseAddress;$/;"	m	struct:__anon251
ui32MbParamsSize	vdec/firmware/include/vc1fw_data.h	/^    IMG_UINT32 ui32MbParamsSize;                        \/\/!< Macroblock parameters buffer size$/;"	m	struct:__anon248
ui32MbParamsSize	vdec/firmware/include/vc1fw_data.h	/^    IMG_UINT32 ui32MbParamsSize;$/;"	m	struct:__anon251
ui32MbWidth	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT32 ui32MbWidth;$/;"	m	struct:__anon272
ui32MbWidth	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^    IMG_UINT32                  ui32MbWidth;            \/\/ Width of reconstructed image in pixels (rounded up to nearest MB)$/;"	m	struct:__anon90
ui32MemBar	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32                   ui32MemBar;          \/\/PCI Bar of Memory Bus$/;"	m	struct:TARGET_sPostIF_tag
ui32MemBaseAddr	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32                   ui32MemBaseAddr;     \/\/Address offset of Memory$/;"	m	struct:TARGET_sPostIF_tag
ui32MemSize	imgvideo/port_fwrk/include/sysdev_utils.h	/^	IMG_UINT32 				ui32MemSize;$/;"	m	struct:SYSDEVU_sInfo
ui32MemSize	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32                    ui32MemSize;         \/\/Memory size$/;"	m	struct:TARGET_sBurnMem_tag
ui32MemSpaceCount	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io_common.h	/^    IMG_UINT32              ui32MemSpaceCount;          \/*!< Count of mem spaces in pahMemSpace     *\/$/;"	m	struct:__anon165
ui32MemSpceNum	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32                ui32MemSpceNum;$/;"	m	struct:__anon577
ui32MemStartOffset	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32                    ui32MemStartOffset;  \/\/Memory start offset$/;"	m	struct:TARGET_sBurnMem_tag
ui32MemoryBase	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32                   ui32MemoryBase;  \/\/Base Address of Memory$/;"	m	struct:TARGET_sDashIF_tag
ui32MemorySize	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32                   ui32MemorySize;  \/\/Memory Size$/;"	m	struct:TARGET_sDashIF_tag
ui32MemoryStallingMax	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_UINT32              ui32MemoryStallingMax;      \/*!< Maximum memory stalling latency.                           *\/$/;"	m	struct:__anon36
ui32MemoryStallingMin	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_UINT32              ui32MemoryStallingMin;      \/*!< Minimum memory stalling latency.                           *\/$/;"	m	struct:__anon36
ui32MemoryStallingRatio	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_UINT32              ui32MemoryStallingRatio;    \/*!< Integer from 0 to 10 to represent the percentage of$/;"	m	struct:__anon36
ui32MinAvailLoad	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32              ui32MinAvailLoad;                                     \/*!< Min load value of available cores.                                    *\/$/;"	m	struct:__anon10
ui32MinAvailLoad	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32           ui32MinAvailLoad;               \/*!< Min load value of available cores.                                    *\/$/;"	m	struct:__anon6
ui32MinHeight	vdec/kernel_device/include/msvdx.h	/^    IMG_UINT32          ui32MinHeight;                  \/*!< Minimum coded frame height (in pixels).                        *\/$/;"	m	struct:MSVDX_sCoreProps_tag
ui32MinLen	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT32 ui32MinLen;$/;"	m	struct:__anon264
ui32MinLoad	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32              ui32MinLoad;                                          \/*!< Min load value of suitable (meets features) cores.                    *\/$/;"	m	struct:__anon10
ui32MinLoad	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32           ui32MinLoad;                    \/*!< Min load value of suitable (meets features) cores.                    *\/$/;"	m	struct:__anon6
ui32MinLoad	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    IMG_UINT32            ui32MinLoad;          \/*!< Min loading of core that supports current picture.               *\/$/;"	m	struct:scheduler_sStreamCtx_tag	file:
ui32MinLoad	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_UINT32 ui32MinLoad;         \/*!< Load value of least loaded core able to decode picture.    *\/$/;"	m	struct:__anon44
ui32MinPicBufNum	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32              ui32MinPicBufNum;    \/*!< Minimum number of picture buffers required for decoding a non-conformant stream           *\/$/;"	m	struct:__anon231
ui32MinRev	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/msvdx_int.c	/^static IMG_UINT32  ui32MinRev;    \/*!< VXD Core minor revision.        *\/$/;"	v	file:
ui32MinSwapInterval	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_UINT32 ui32MinSwapInterval;$/;"	m	struct:DISPLAY_INFO_TAG
ui32MinWidth	vdec/kernel_device/include/msvdx.h	/^    IMG_UINT32          ui32MinWidth;                   \/*!< Minimum coded frame width (in pixels).                         *\/$/;"	m	struct:MSVDX_sCoreProps_tag
ui32MinimumSize	imgvideo/imglib/libraries/talmmu_api/code/hash.c	/^	IMG_UINT32 ui32MinimumSize;$/;"	m	struct:sHash	file:
ui32Minor	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32  ui32Minor;              \/*!< The minor part of the version number.     *\/$/;"	m	struct:__anon218
ui32MmuContextId	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_UINT32               ui32MmuContextId;    \/\/!< The MMU context id used with TAL_MmuSetContext()$/;"	m	struct:__anon813	file:
ui32MmuControl2	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32      ui32MmuControl2;                                            \/*!< MMU_CONTROL2      *\/$/;"	m	struct:__anon321
ui32MmuFlags	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^                          		 IMG_UINT32 ui32MmuFlags;$/;"	m	struct:__anon700::__anon701::__anon702
ui32ModuloBaseDecd	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT32  ui32ModuloBaseDecd;$/;"	m	struct:__anon347
ui32ModuloBaseDisp	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT32  ui32ModuloBaseDisp;$/;"	m	struct:__anon347
ui32MsgIndex	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_UINT32  ui32MsgIndex;    \/*!< Message index into aui32MsgBuffer.       *\/$/;"	m	struct:__anon142
ui32MsgSize	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_UINT32  ui32MsgSize;     \/*!< Size of the message.                     *\/$/;"	m	struct:__anon142
ui32MsgsSent	encode/kernel_device/include/topaz_device.h	/^	IMG_UINT32	ui32MsgsSent;$/;"	m	struct:IMG_COMM_SOCKET_tag
ui32MtxBankSize	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^	IMG_UINT32 ui32MtxBankSize;             \/\/!< Size of MTX RAM banks$/;"	m	struct:tag_IMG_FW_CONTEXT
ui32MtxClkFreqkHz	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^	IMG_UINT32 ui32MtxClkFreqkHz;			\/\/!< Clock frequency of MTX in kHz$/;"	m	struct:tag_IMG_FW_CONTEXT
ui32MtxDebugVal	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^	IMG_UINT32 ui32MtxDebugVal;             \/\/!< Value in MTX Debug register (for RAM config)$/;"	m	struct:tag_IMG_FW_CONTEXT
ui32MtxRamSize	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^	IMG_UINT32 ui32MtxRamSize;              \/\/!< Size of MTX RAM$/;"	m	struct:tag_IMG_FW_CONTEXT
ui32MtxRegMemSpceId	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^	IMG_HANDLE ui32MtxRegMemSpceId;         \/\/!< Memspace ID for MTX registers$/;"	m	struct:tag_IMG_FW_CONTEXT
ui32MultiCoreMemSpaceId	encode/kernel_device/include/topaz_device.h	/^	IMG_HANDLE				ui32MultiCoreMemSpaceId;$/;"	m	struct:__anon509
ui32NestingCount	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^    IMG_UINT32    ui32NestingCount;  \/\/!< reentrant locking$/;"	m	struct:__anon614	file:
ui32NewWriteIndex	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_UINT32  ui32NewWriteIndex;  \/*!< New write index after message processed.  *\/$/;"	m	struct:__anon142
ui32NextContextId	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^    IMG_UINT32                      ui32NextContextId;$/;"	m	struct:__anon131	file:
ui32NextDecPictId	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_UINT32              ui32NextDecPictId;          \/*!< Serial number (incrementing) of next decoded picture (order) which needs processing .  *\/$/;"	m	struct:__anon55	file:
ui32NextIdx	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT32   ui32NextIdx;         \/\/ pointer to next node$/;"	m	struct:__anon268
ui32NextIdx	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT32   ui32NextIdx;         \/\/ pointer to next node$/;"	m	struct:__anon269
ui32NextPictIdExpected	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_UINT32              ui32NextPictIdExpected;     \/*!< Serial number of the next picture expected to come up (from fw) as decoded *\/$/;"	m	struct:__anon55	file:
ui32NextRecon	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32			ui32NextRecon;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui32NextSlice	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32		ui32NextSlice;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui32NoBEDWT	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32                  ui32NoBEDWT;            \/*!< No of BEWDT events                                                                         *\/$/;"	m	struct:__anon234
ui32NoContexts	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_UINT32              ui32NoContexts;              \/*!< Number of active contexts                                 *\/$/;"	m	struct:__anon812	file:
ui32NoHeaps	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_UINT32               ui32NoHeaps;         \/\/!< Number of heaps$/;"	m	struct:__anon813	file:
ui32NoHeaps	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_UINT32              ui32NoHeaps;                 \/*!< Number of heaps                                           *\/$/;"	m	struct:__anon812	file:
ui32NoOfPageTables	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_UINT32               ui32NoOfPageTables;  \/*!< No. of page tables for this heap                                      *\/$/;"	m	struct:TALMMU_tag_sDevMemHeap	file:
ui32NoOfPages	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_UINT32               ui32NoOfPages;       \/*!< No. of pages in this heap                                             *\/$/;"	m	struct:TALMMU_tag_sDevMemHeap	file:
ui32NoPlanes	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^    IMG_UINT32					ui32NoPlanes;$/;"	m	struct:__anon820
ui32NoRegions	imgvideo/imglib/libraries/talmmu_api/include/addr_alloc1.h	/^	IMG_UINT32		ui32NoRegions;				\/*!< Number of regions currently available (including default) *\/$/;"	m	struct:__anon788
ui32NonFirstPicFlags	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32NonFirstPicFlags;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui32NonFirstPicFlags	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32  ui32NonFirstPicFlags;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui32NumAvailImageBuffers	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32           ui32NumAvailImageBuffers;       \/*!< Number of available image buffers.                                    *\/$/;"	m	struct:__anon6
ui32NumAvailInternalResources	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32           ui32NumAvailInternalResources;  \/*!< Number of available internal resources.                               *\/$/;"	m	struct:__anon6
ui32NumBufs	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_UINT32          ui32NumBufs;            \/*!< Number of buffers mapped into the device.      *\/$/;"	m	struct:__anon41
ui32NumBufsInGroup	vdec/apis/vdec/libraries/include/vdec_int.h	/^    IMG_UINT32              ui32NumBufsInGroup;             \/*!< Number of buffers in group to be pre-parsed.           *\/    $/;"	m	struct:__anon241
ui32NumCodes	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT32 ui32NumCodes;$/;"	m	struct:__anon264
ui32NumContexts	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^	IMG_UINT32 ui32NumContexts;				\/\/!< Number of contexts supported by firmware$/;"	m	struct:tag_IMG_FW_CONTEXT
ui32NumCores	vdec/kernel_device/include/msvdx.h	/^    IMG_UINT32          ui32NumCores;                   \/*!< Number of cores for concurrent decoding (master only)          *\/$/;"	m	struct:MSVDX_sCoreProps_tag
ui32NumCores	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_UINT32                  ui32NumCores;                       \/*!< Number of cores on device.                                 *\/$/;"	m	struct:__anon54	file:
ui32NumDecRes	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_UINT32              ui32NumDecRes;              \/*!< Maximum number of simultaneously decoding pictures.                                    *\/$/;"	m	struct:__anon55	file:
ui32NumEntries	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.c	/^    IMG_UINT32      ui32NumEntries;$/;"	m	struct:__anon69	file:
ui32NumExtPictures	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_UINT32              ui32NumExtPictures;$/;"	m	struct:__anon187
ui32NumFragments	vdec/firmware/include/realfw_data.h	/^    IMG_UINT32  ui32NumFragments;$/;"	m	struct:__anon282
ui32NumFreeSlots	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_api.c	/^    IMG_UINT32              ui32NumFreeSlots;       \/*!< Number of front-end decoding slots (in pictures).                          *\/$/;"	m	struct:__anon87	file:
ui32NumImageBuffers	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32           ui32NumImageBuffers;            \/*!< Number of mapped image buffers.                                       *\/$/;"	m	struct:__anon6
ui32NumInternalResources	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32           ui32NumInternalResources;       \/*!< Number of internal resources mapped.                                  *\/$/;"	m	struct:__anon6
ui32NumMBX	vdec/firmware/include/vc1fw_data.h	/^     IMG_UINT32 ui32NumMBX;                             \/\/!< number of MBs across picture width$/;"	m	struct:__anon252
ui32NumMBY	vdec/firmware/include/vc1fw_data.h	/^     IMG_UINT32 ui32NumMBY;                             \/\/!< number of MBs in picture height$/;"	m	struct:__anon252
ui32NumOfCoresInit	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^static IMG_UINT32 ui32NumOfCoresInit = 0;$/;"	v	file:
ui32NumOfCoresInit	vdec/secure_media/secure_img/libraries/vxd/code/vxd_io.c	/^static IMG_UINT32 ui32NumOfCoresInit = 0;$/;"	v	file:
ui32NumOfFragments	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^            IMG_UINT32  ui32NumOfFragments;$/;"	m	struct:__anon178::__anon179::__anon180
ui32NumPanScanWindows	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32          ui32NumPanScanWindows;                          \/*!< Number of Pan Scan Windows in frame.                                       *\/$/;"	m	struct:__anon229
ui32NumPict	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32           ui32NumPict;                    \/*!< Number of pictures ready for scheduling.                              *\/$/;"	m	struct:__anon6
ui32NumPictDecoded	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32              ui32NumPictDecoded;                                   \/*!< Number of pictures decoded and held for reference\/display.            *\/$/;"	m	struct:__anon10
ui32NumPictDecoding	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32              ui32NumPictDecoding;                                  \/*!< Number of pictures pending decode.                                    *\/$/;"	m	struct:__anon10
ui32NumPipes	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^	IMG_UINT32 ui32NumPipes;				\/\/!< Number of pipes supported by firmware$/;"	m	struct:tag_IMG_FW_CONTEXT
ui32NumRefRes	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_UINT32              ui32NumRefRes;              \/*!< Maximum number of active pictures in stream.                                           *\/$/;"	m	struct:__anon55	file:
ui32NumSlotsPerCore	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_UINT32              ui32NumSlotsPerCore;        \/*!< The number of decoding slots per core, which defines the$/;"	m	struct:__anon36
ui32NumStreams	vdec/kernel_device/include/msvdx.h	/^    IMG_UINT32          ui32NumStreams;                 \/*!< Number of shift registers for concurrent parsing of streams    *\/$/;"	m	struct:MSVDX_sCoreProps_tag
ui32NumTables	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/dec_resources.c	/^    IMG_UINT32      ui32NumTables;$/;"	m	struct:__anon69	file:
ui32NumViews	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32              ui32NumViews;        \/*!< Number of views                                                                           *\/$/;"	m	struct:__anon231
ui32OEMFlags	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_UINT32				ui32OEMFlags;$/;"	m	struct:DISPLAY_MODE_INFO_TAG
ui32Offset	encode/kernel_device/include/memmgr_api.h	/^	IMG_UINT32 ui32Offset,$/;"	v
ui32Offset	encode/kernel_device/include/memmgr_api.h	/^    IMG_UINT32                      ui32Offset,$/;"	v
ui32Offset	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^                          		 IMG_UINT32 ui32Offset;$/;"	m	struct:__anon631::__anon632::__anon633
ui32Offset	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^                          		 IMG_UINT32 ui32Offset;$/;"	m	struct:__anon631::__anon632::__anon639
ui32Offset	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32                      ui32Offset;     \/\/PCI offset$/;"	m	struct:TARGET_sPciDevice_tag
ui32Offset	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32                      ui32Offset;     \/\/PCI offset$/;"	m	struct:TARGET_sPciMemory_tag
ui32Offset	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32  ui32Offset;  \/*!< The offset of the plane within the buffer (in bytes).  *\/$/;"	m	struct:__anon226
ui32OpenCnt	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^	IMG_UINT32				ui32OpenCnt;			\/\/!< Open count$/;"	m	struct:__anon605	file:
ui32OperatingMode	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    IMG_UINT32             ui32OperatingMode;$/;"	m	struct:__anon78
ui32OperatingMode	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    IMG_UINT32            ui32OperatingMode;$/;"	m	struct:__anon65
ui32OtherError	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32  ui32OtherError;     \/*!< Error in parsing other bitstream units.            *\/$/;"	m	struct:__anon238
ui32OutputBufConfig	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_UINT32 ui32OutputBufConfig;     \/*!< Unsupported output buffer configuration    *\/$/;"	m	struct:__anon35
ui32OverallocateMbNum	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^    IMG_UINT32  ui32OverallocateMbNum;  \/*!< (BRN26832) Number of MBs to overallocate MB parameters buffers.  *\/$/;"	m	struct:__anon101	file:
ui32OverrideIf	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32                ui32OverrideIf;$/;"	m	struct:__anon577
ui32PCEntrySize	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	IMG_UINT32 ui32PCEntrySize;				\/\/!< Size in bytes of the PC Entry$/;"	m	struct:__anon810	file:
ui32PDE_PTShift	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	IMG_UINT32 ui32PDE_PTShift;				\/\/!< Shift for the PT in the Page Directory Entry$/;"	m	struct:__anon810	file:
ui32PDEntrySize	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	IMG_UINT32 ui32PDEntrySize;				\/\/!< Size in bytes of the PD Entry$/;"	m	struct:__anon810	file:
ui32PPSId	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32  ui32PPSId;$/;"	m	struct:__anon237
ui32PPSId	vdec/kernel_device/include/bspp_km.h	/^    IMG_UINT32              ui32PPSId;$/;"	m	struct:__anon19
ui32PPSId	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_UINT32              ui32PPSId;$/;"	m	struct:__anon188
ui32PPSInfoSize	vdec/firmware/include/vdecfw.h	/^        IMG_UINT32              ui32PPSInfoSize;$/;"	m	struct:__anon323
ui32PSRWdt	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32              ui32PSRWdt;                         \/*!< Parser watchdog timeout value.                                                                                         *\/$/;"	m	struct:__anon317
ui32PSRWdtPeriod	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_UINT32              ui32PSRWdtPeriod;           \/*!< Parser hardware watchdog timeout period (mtx clocks)       *\/$/;"	m	struct:__anon36
ui32PSRWdtPeriod	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    IMG_UINT32             ui32PSRWdtPeriod;         \/*!< Parser hardware watchdog timeout period (mtx clocks)                                   *\/$/;"	m	struct:__anon78
ui32PTE_PageShift	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	IMG_UINT32 ui32PTE_PageShift;			\/\/!< Shift for the Page in the Page Table Entry$/;"	m	struct:__anon810	file:
ui32PTEntrySize	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	IMG_UINT32 ui32PTEntrySize;				\/\/!< Size in bytes of the PT Entry$/;"	m	struct:__anon810	file:
ui32PackedRelocInfoSize	vdec/firmware/include/vdecfw_bin.h	/^    IMG_UINT32   ui32PackedRelocInfoSize;        \/*!< Size of packed relocation data.                     *\/$/;"	m	struct:__anon337
ui32Padding	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32 ui32Padding[16 - MAX_CODED_BUFFERS_PER_PACKAGE_FW - 2];$/;"	m	struct:__anon555
ui32PageDirAllocId	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_UINT32               ui32PageDirAllocId;  \/\/!< PALLOC allocation Id$/;"	m	struct:__anon813	file:
ui32PageDirNoShift	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_UINT32              ui32PageDirNoShift;          \/*!< Bits to shift right to page table directory entry number  *\/$/;"	m	struct:__anon812	file:
ui32PageNoShift	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_UINT32              ui32PageNoShift;             \/*!< Bits to shift right to obtain page number                 *\/$/;"	m	struct:__anon812	file:
ui32PageSize	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	IMG_UINT32 ui32PageSize;$/;"	m	struct:__anon808	file:
ui32PageSize	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^	IMG_UINT32  			ui32PageSize;				\/\/!< Page size (in bytes)$/;"	m	struct:__anon792
ui32PageSizeIdShift	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	IMG_UINT32 ui32PageSizeIdShift;			\/\/<! Shift for the Page Size Id from the PD$/;"	m	struct:__anon810	file:
ui32PageTableAllocId	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_UINT32    ui32PageTableAllocId;                  \/*!< PALLOC Ids to memory that represents the page table.  *\/$/;"	m	struct:__anon814	file:
ui32PageTableDirAlignment	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^	IMG_UINT32				ui32PageTableDirAlignment;	\/\/!< Page Table Directory Alignment (in bytes - must be multiple of Page size)$/;"	m	struct:__anon792
ui32PageTableEntriesPerPage	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_UINT32              ui32PageTableEntriesPerPage; \/*!< Page table entries\/page                                   *\/$/;"	m	struct:__anon812	file:
ui32PageTableNoShift	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_UINT32              ui32PageTableNoShift;        \/*!< Bits to shift right for page table number                 *\/$/;"	m	struct:__anon812	file:
ui32PageTableRefCount	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_UINT32    ui32PageTableRefCount;                 \/*!< Page table reference count for page table.            *\/$/;"	m	struct:__anon814	file:
ui32PallocID	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32 ui32PallocID;$/;"	m	struct:__anon508
ui32PallocId	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^                          		 IMG_UINT32 ui32PallocId;$/;"	m	struct:__anon631::__anon632::__anon637
ui32PastRefTime	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT32  ui32PastRefTime;$/;"	m	struct:__anon347
ui32PatchedReconAddress	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32PatchedReconAddress;				\/\/!< Reconstructed address to allow host picture management$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui32PatchedRef0Address	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32PatchedRef0Address;					\/\/!< Reference 0 address to allow host picture management$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui32PatchedRef1Address	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32PatchedRef1Address;					\/\/!< Reference 1 address to allow host picture management$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui32Pending	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_UINT32         ui32Pending;$/;"	m	struct:__anon144
ui32PhysAddr	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32PhysAddr;	\/\/!< Physical address Component plane in shared memory$/;"	m	struct:__anon548
ui32PhysAddrUPlane_Field0	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32PhysAddrUPlane_Field0;	\/\/!< Source pic phys addr (U plane, Field 0)$/;"	m	struct:tag_IMG_SOURCE_BUFFER_PARAMS
ui32PhysAddrUPlane_Field1	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32PhysAddrUPlane_Field1;	\/\/!< Source pic phys addr (U plane, Field 1)$/;"	m	struct:tag_IMG_SOURCE_BUFFER_PARAMS
ui32PhysAddrVPlane_Field0	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32PhysAddrVPlane_Field0;	\/\/!< Source pic phys addr (V plane, Field 0)$/;"	m	struct:tag_IMG_SOURCE_BUFFER_PARAMS
ui32PhysAddrVPlane_Field1	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32PhysAddrVPlane_Field1;	\/\/!< Source pic phys addr (V plane, Field 1)$/;"	m	struct:tag_IMG_SOURCE_BUFFER_PARAMS
ui32PhysAddrYPlane_Field0	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32PhysAddrYPlane_Field0;	\/\/!< Source pic phys addr (Y plane, Field 0)$/;"	m	struct:tag_IMG_SOURCE_BUFFER_PARAMS
ui32PhysAddrYPlane_Field1	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32PhysAddrYPlane_Field1;	\/\/!< Source pic phys addr (Y plane, Field 1)$/;"	m	struct:tag_IMG_SOURCE_BUFFER_PARAMS
ui32PhysHeight	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_UINT32	ui32PhysHeight;$/;"	m	struct:__anon517
ui32PhysWidth	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_UINT32	ui32PhysWidth;$/;"	m	struct:__anon517
ui32PhysicalHeightmm	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_UINT32 ui32PhysicalHeightmm;$/;"	m	struct:DISPLAY_INFO_TAG
ui32PhysicalWidthmm	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_UINT32 ui32PhysicalWidthmm;$/;"	m	struct:DISPLAY_INFO_TAG
ui32PicCount	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT32 ui32PicCount;$/;"	m	struct:__anon373
ui32PicDataSize	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_UINT32                  ui32PicDataSize;                \/*!< Total size of picture data which is going to be submitted.             *\/$/;"	m	struct:__anon178
ui32PicRowStrideBytes	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32PicRowStrideBytes;						\/\/!< Strides of source Y data and chroma data$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui32PicSizeInCtbsY	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT32 ui32PicSizeInCtbsY;$/;"	m	struct:__anon363
ui32PicSizeInCtbsY	vdec/firmware/share/hevcfw_data_shared.h	/^    IMG_UINT32 ui32PicSizeInCtbsY;$/;"	m	struct:__anon389
ui32PicmanComplete	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32 ui32PicmanComplete;      \/\/!< Timestamp$/;"	m	struct:__anon314
ui32PictHdr	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_UINT32 ui32PictHdr;             \/*!< Unsupported picture header                 *\/$/;"	m	struct:__anon35
ui32PictId	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_UINT32            ui32PictId;        \/*!< Unique and incrementing stream-based picture ID.      *\/$/;"	m	struct:__anon48
ui32PictResNum	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^    IMG_UINT32         ui32PictResNum;       \/*!< The number of picture resources that are allocated for this stream.                  *\/$/;"	m	struct:__anon97	file:
ui32PictureError	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32  ui32PictureError;   \/*!< Error in parsing picture related bitstream units.  *\/$/;"	m	struct:__anon238
ui32PictureHeightInMbs	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32PictureHeightInMbs;					\/\/!< target output height$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui32PictureStarted	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32 ui32PictureStarted;      \/\/!< Timestamp$/;"	m	struct:__anon314
ui32Pipes	encode/firmware/topaz_hp/fw_binaries/include_all_fw_variants.h	/^    IMG_UINT32 ui32Pipes;$/;"	m	struct:IMG_COMPILED_FW_BIN_RECORD
ui32PixelIndex	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	IMG_UINT32          ui32PixelIndex;$/;"	m	struct:__anon823
ui32PixelsInBOP	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	IMG_UINT32	ui32PixelsInBOP;$/;"	m	struct:__anon822
ui32PortId	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32                     ui32PortId;        \/\/Port ID$/;"	m	struct:TARGET_sDeviceIp_tag
ui32PostedIfOffset	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32                   ui32PostedIfOffset;  \/\/Address offset of posted IF registers$/;"	m	struct:TARGET_sPostIF_tag
ui32PredCombControl	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32PredCombControl;					\/\/!< Value to use for Predictor combiner register$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui32PredCombControl	encode/kernel_device/include/apiinternal.h	/^    IMG_UINT32  ui32PredCombControl;    \/\/!< common bits of Predictor-combiner control register for entire picture$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui32PredictionFilterAlpha	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT32 ui32PredictionFilterAlpha;$/;"	m	struct:__anon272
ui32PredictionFilterMvSizeThresh	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT32 ui32PredictionFilterMvSizeThresh;$/;"	m	struct:__anon272
ui32PredictionFilterVarThresh	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT32 ui32PredictionFilterVarThresh;$/;"	m	struct:__anon272
ui32PrevIC	vdec/firmware/include/vc1fw_data.h	/^    IMG_UINT32 ui32PrevIC;$/;"	m	struct:__anon246
ui32PrevLumScale	vdec/firmware/include/vc1fw_data.h	/^    IMG_UINT32 ui32PrevLumScale;$/;"	m	struct:__anon246
ui32PrevLumShift	vdec/firmware/include/vc1fw_data.h	/^    IMG_UINT32 ui32PrevLumShift;$/;"	m	struct:__anon246
ui32PrevPicID	vdec/firmware/include/avsfw_data.h	/^    IMG_UINT32              ui32PrevPicID;                     \/*!< Previous picture ID                                              *\/$/;"	m	struct:__anon257
ui32PreviousREFDIST	vdec/firmware/include/vc1fw_data.h	/^     IMG_UINT32 ui32PreviousREFDIST;$/;"	m	struct:__anon252
ui32Probability	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT32   ui32Probability;$/;"	m	struct:__anon268
ui32Profile	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT32                 ui32Profile;                    \/\/!< Video Standard Profile, see img_profiles_levels.h$/;"	m	struct:__anon345
ui32PsrCtxSize	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32              ui32PsrCtxSize;                     \/*!< Size of Parser context in bytes.                                                                                          *\/$/;"	m	struct:__anon316
ui32PsrCtxSize	vdec/firmware/include/vdecfw_bin.h	/^    IMG_UINT32   ui32PsrCtxSize;                 \/*!< Size of parser context.                             *\/$/;"	m	struct:__anon337
ui32PsrDataAddr	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32              ui32PsrDataAddr;                    \/*!< Address where to load module data.                                                                                     *\/$/;"	m	struct:__anon316
ui32PsrDataOrig	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32              ui32PsrDataOrig;                    \/*!< Original address for which module data was linked.                                                                     *\/$/;"	m	struct:__anon316
ui32PsrDataRelocSize	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32              ui32PsrDataRelocSize;               \/*!< Size of Parser relocation data in words.                                                                               *\/$/;"	m	struct:__anon316
ui32PsrDataSize	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32              ui32PsrDataSize;                    \/*!< Size of Parser data in bytes.                                                                                          *\/$/;"	m	struct:__anon316
ui32PsrHdrSize	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32              ui32PsrHdrSize;                     \/*!< Size of the parser picture header in bytes.                                                                            *\/$/;"	m	struct:__anon317
ui32PsrPackedRelocInfoSize	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32              ui32PsrPackedRelocInfoSize;         \/*!< Size of Parser packed relocation information in bytes.                                                                                          *\/$/;"	m	struct:__anon316
ui32PsrTextAddr	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32              ui32PsrTextAddr;                    \/*!< Address where to load module text.                                                                                     *\/$/;"	m	struct:__anon316
ui32PsrTextOrig	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32              ui32PsrTextOrig;                    \/*!< Original address for which module text was linked.                                                                     *\/$/;"	m	struct:__anon316
ui32PsrTextRelocSize	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32              ui32PsrTextRelocSize;               \/*!< Size of Parser relocation data in words.                                                                               *\/$/;"	m	struct:__anon316
ui32PsrTextSize	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32              ui32PsrTextSize;                    \/*!< Size of Parser code in bytes.                                                                                          *\/$/;"	m	struct:__anon316
ui32PtdPhysAddr	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^    IMG_UINT32          ui32PtdPhysAddr;$/;"	m	struct:__anon132	file:
ui32PtdPhysAddr	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_UINT32  ui32PtdPhysAddr;  \/*!< Page table directory's physical address                  *\/$/;"	m	struct:__anon141
ui32RCScaleFactor	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^			IMG_UINT32	ui32RCScaleFactor;	\/\/!< Constant used in rate control = (GopSize\/(BufferSize-InitialLevel))*256$/;"	m	struct:__anon535::__anon536::__anon537
ui32RdIndex	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32 ui32RdIndex;   \/\/!< Buffer read index (in 32-bit words)$/;"	m	struct:__anon306
ui32RdIndexOffset	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.h	/^    IMG_UINT32      ui32RdIndexOffset;      \/\/!< Offset to read index$/;"	m	struct:__anon169
ui32ReadIdx	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_UINT32  ui32ReadIdx;   \/*!< Read index into host copy message buffer.                                 *\/$/;"	m	struct:__anon143
ui32ReadOpsComplete	imgvideo/port_fwrk/include/servicesext.h	/^	volatile IMG_UINT32			ui32ReadOpsComplete;$/;"	m	struct:_PVRSRV_SYNC_DATA_
ui32ReadOpsPending	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_UINT32					ui32ReadOpsPending;$/;"	m	struct:_PVRSRV_SYNC_DATA_
ui32ReconHeight	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^    IMG_UINT32                  ui32ReconHeight;        \/\/ Height of reconstructed image (without rounding)$/;"	m	struct:__anon90
ui32ReconPOC	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32			ui32ReconPOC;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui32ReconWidth	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^    IMG_UINT32                  ui32ReconWidth;         \/\/ Width of reconstructed image (without rounding)$/;"	m	struct:__anon90
ui32RefCnt	imgvideo/port_fwrk/libraries/pool/code/pool_api.c	/^    IMG_UINT32          ui32RefCnt;      \/*!< Reference count.  ONLY used on the original.                   *\/$/;"	m	struct:POOL_tag_sResource	file:
ui32RefCount	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_UINT32              ui32RefCount;  \/*!< Reference counter (number of users) of these picture resources.$/;"	m	struct:__anon47
ui32RefCount	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_UINT32 ui32RefCount;  \/*!< Ref. counter (number of users) of sequence resources$/;"	m	struct:__anon46
ui32RefCount	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    IMG_UINT32              ui32RefCount;$/;"	m	struct:__anon74
ui32RefCount	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    IMG_UINT32              ui32RefCount;$/;"	m	struct:__anon75
ui32RefCount	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_UINT32              ui32RefCount;       \/*!< Reference count for sequence header.  *\/$/;"	m	struct:__anon184
ui32RefCount	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_buf.h	/^    IMG_UINT32      ui32RefCount;       \/*!< Reference count (number of users).                                *\/$/;"	m	struct:__anon162
ui32RefOffset	encode/kernel_device/include/memmgr_api.h	/^    IMG_UINT32                      ui32RefOffset$/;"	v
ui32RefOffset	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^                          		 IMG_UINT32 ui32RefOffset;$/;"	m	struct:__anon631::__anon632::__anon633
ui32ReferenceCnt	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^	IMG_UINT32			ui32ReferenceCnt;		\/\/!< Reference count - only used with the shared resource$/;"	m	struct:RMAN_tag_sResource	file:
ui32ReferenceFrameDistance	vdec/firmware/include/vc1fw_data.h	/^    IMG_UINT32 ui32ReferenceFrameDistance;               \/\/!< Reference frame distance$/;"	m	struct:__anon248
ui32RefreshHZ	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_UINT32				ui32RefreshHZ;$/;"	m	struct:DISPLAY_MODE_INFO_TAG
ui32RegBEINTRA8x8	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT32  ui32RegBEINTRA8x8;                          \/\/!< Value of CR_VEC_H264_BE_INTRA_8x8$/;"	m	struct:__anon329
ui32RegBar	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32                   ui32RegBar;          \/\/PCI Bar of Register Bus$/;"	m	struct:TARGET_sPostIF_tag
ui32RegBaseAddr	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32                   ui32RegBaseAddr;     \/\/Address offset of Registers$/;"	m	struct:TARGET_sPostIF_tag
ui32RegEntdecBEControl	vdec/firmware/include/vc1fw_data.h	/^    IMG_UINT32 ui32RegEntdecBEControl;$/;"	m	struct:__anon250
ui32RegEntdecControl	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT32  ui32RegEntdecControl;                       \/\/!< Value for CR_VEC_ENTDEC_FE_CONTROL$/;"	m	struct:__anon329
ui32RegEntdecFEControl	vdec/firmware/include/vc1fw_data.h	/^    IMG_UINT32 ui32RegEntdecFEControl;$/;"	m	struct:__anon250
ui32RegFECABAC444	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT32  ui32RegFECABAC444;                          \/\/!< Value of CR_VEC_H264_FE_CABAC444	$/;"	m	struct:__anon329
ui32RegPps0	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT32  ui32RegPps0;                                \/\/!< Value for CR_VEC_H264_FE_PPS0 & CR_VEC_H264_BE_PPS0 combined$/;"	m	struct:__anon331
ui32RegSize	imgvideo/port_fwrk/include/sysdev_utils.h	/^	IMG_UINT32 				ui32RegSize;		\/\/!< The size of the register block (0 if not known)$/;"	m	struct:SYSDEVU_sInfo
ui32RegSize	imgvideo/secure_media/tal/code/tal.c	/^    IMG_UINT32  ui32RegSize;        \/\/<! Size of register block$/;"	m	struct:__anon578	file:
ui32RegSize	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32                      ui32RegSize;          \/\/Register Sub-Device Size$/;"	m	struct:TARGET_sSubDevice_tag
ui32RegSize	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32           ui32RegSize;          \/\/Register base$/;"	m	struct:__anon563
ui32RegSize	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32  ui32RegSize;       \/\/Size of device register block$/;"	m	struct:__anon564
ui32RegSize	vdec/secure_media/secure_img/libraries/device_interface/include/secure_device.h	/^	IMG_UINT32 				    ui32RegSize;		\/\/!< The size of the register block (0 if not known)$/;"	m	struct:__anon190
ui32RegSps0	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT32  ui32RegSps0;                                \/\/!< Value for CR_VEC_H264_FE_SPS0 & CR_VEC_H264_BE_SPS0 combined$/;"	m	struct:__anon329
ui32RegVecControl2	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32                  ui32RegVecControl2;                 \/*!< CR_VEC_CONTROL_2 *\/$/;"	m	struct:__anon322
ui32RegVecRendecBufferSize	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32      ui32RegVecRendecBufferSize;         \/*!< VEC_RENDEC_BUFFER_SIZE                     *\/$/;"	m	struct:__anon320
ui32RegVecRendecControl0	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32      ui32RegVecRendecControl0;           \/*!< VEC_RENDEC_CONTROL0                        *\/$/;"	m	struct:__anon320
ui32RegVecRendecControl1	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32      ui32RegVecRendecControl1;           \/*!< VEC_RENDEC_CONTROL1                        *\/$/;"	m	struct:__anon320
ui32Regs4x4Q	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32Regs4x4Q;		\/\/!< Address of custom quantization register values for 4x4 Q$/;"	m	struct:tag_IMG_PICMGMT_CUSTOM_QUANT_DATA
ui32Regs4x4Sp	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32Regs4x4Sp;		\/\/!< Address of custom quantization register values for 4x4 Sp$/;"	m	struct:tag_IMG_PICMGMT_CUSTOM_QUANT_DATA
ui32Regs8x8Q	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32Regs8x8Q;		\/\/!< Address of custom quantization register values for 8x8 Q$/;"	m	struct:tag_IMG_PICMGMT_CUSTOM_QUANT_DATA
ui32Regs8x8Sp	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32Regs8x8Sp;		\/\/!< Address of custom quantization register values for 8x8 Sp$/;"	m	struct:tag_IMG_PICMGMT_CUSTOM_QUANT_DATA
ui32ReleaseIdx	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_UINT32              ui32ReleaseIdx;     \/*!< Index within buffer control of next release picture.                           *\/$/;"	m	struct:__anon59	file:
ui32ReleaseListLength	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32  ui32ReleaseListLength;                       \/\/!< Number of TransactionIDs in aui32ReleaseList$/;"	m	struct:__anon311
ui32ReleasePics	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32              ui32ReleasePics;                                      \/*!< Number of pictures pending release (up to VDECFW_MAX_NUM_PICTURES).   *\/$/;"	m	struct:__anon10
ui32RendecBufferBaseAddr0	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32      ui32RendecBufferBaseAddr0;          \/*!< VEC_RENDEC_BASE_ADDR0                      *\/$/;"	m	struct:__anon320
ui32RendecBufferBaseAddr1	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32      ui32RendecBufferBaseAddr1;          \/*!< VEC_RENDEC_BASE_ADDR1                      *\/$/;"	m	struct:__anon320
ui32RendecSize	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_UINT32              ui32RendecSize;             \/*!< Size of rendec buffer (in bytes).                          *\/$/;"	m	struct:__anon36
ui32RenderedSize	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32          ui32RenderedSize;             \/*!< The total size of pictures rendered area (in bytes).$/;"	m	struct:__anon227
ui32Requestor	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_UINT32         ui32Requestor;$/;"	m	struct:__anon144
ui32ResCnt	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^	IMG_UINT32			ui32ResCnt;				\/\/!< Count of resources in the bucket$/;"	m	struct:__anon629	file:
ui32ResId	imgvideo/port_fwrk/libraries/pool/code/pool_api.c	/^    IMG_UINT32          ui32ResId;       \/*!< Resource id.                                                   *\/$/;"	m	struct:POOL_tag_sResource	file:
ui32ResId	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^	IMG_UINT32			ui32ResId;				\/\/!< Resource Id.$/;"	m	struct:RMAN_tag_sResource	file:
ui32Reserved	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32Reserved;							\/\/!< Reserved$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui32Reserved3	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32Reserved3;		\/\/!<$/;"	m	struct:__anon553
ui32ResourceId	encode/kernel_device/include/topaz_device.h	/^	IMG_UINT32	ui32ResourceId;$/;"	m	struct:IMG_COMM_SOCKET_tag
ui32Result	vdec/kernel_device/include/vdecdd.h	/^        IMG_RESULT              ui32Result;$/;"	m	union:__anon3::__anon4
ui32Result	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    IMG_UINT32              ui32Result;         \/*!< Result if message is handled synchronously     *\/$/;"	m	struct:__anon128	file:
ui32Revision	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32  ui32Revision;           \/*!< The revision part of the version number.  *\/$/;"	m	struct:__anon218
ui32Rotation	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_UINT32 ui32Rotation;$/;"	m	struct:PVRSRV_CURSOR_INFO_TAG
ui32RoundedBufferHeight	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^	IMG_UINT32	ui32RoundedBufferHeight;$/;"	m	struct:__anon797
ui32RoundedLineStride	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^	IMG_UINT32	ui32RoundedLineStride;$/;"	m	struct:__anon797
ui32SPEMvdClipRange	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32SPEMvdClipRange;					\/\/!< Value to use for SPEMvdClipRange register$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui32ScaleHeight	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32  ui32ScaleHeight;                              \/\/!< Scaled Picture Height (used by REAL)$/;"	m	struct:__anon311
ui32ScaleHeight	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^    IMG_UINT32                  ui32ScaleHeight;        \/\/ Height of scaled image (without rounding)$/;"	m	struct:__anon90
ui32ScaleWidth	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32  ui32ScaleWidth;                              \/\/!< Scaled Picture Width (used by REAL)$/;"	m	struct:__anon311
ui32ScaleWidth	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/scaler_setup.h	/^    IMG_UINT32                  ui32ScaleWidth;         \/\/ Width of scaled image (without rounding)$/;"	m	struct:__anon90
ui32ScalerControl	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32ScalerControl;$/;"	m	struct:_IMG_VXE_SCALER_SETUP_
ui32ScalerCropReg	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32ScalerCropReg;$/;"	m	struct:_IMG_VXE_SCALER_SETUP_
ui32ScalerInputSizeReg	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32ScalerInputSizeReg;$/;"	m	struct:_IMG_VXE_SCALER_SETUP_
ui32ScalerPitchReg	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32ScalerPitchReg;$/;"	m	struct:_IMG_VXE_SCALER_SETUP_
ui32ScalingPrecision	vdec/kernel_device/include/msvdx.h	/^    IMG_UINT32          ui32ScalingPrecision;           \/*!<                                                                *\/$/;"	m	struct:MSVDX_sCoreProps_tag
ui32SecondPPSId	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32  ui32SecondPPSId;$/;"	m	struct:__anon237
ui32SecondPPSId	vdec/kernel_device/include/bspp_km.h	/^    IMG_UINT32              ui32SecondPPSId;$/;"	m	struct:__anon19
ui32SecondPPSId	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_UINT32              ui32SecondPPSId;$/;"	m	struct:__anon188
ui32SecondPPSInfoSize	vdec/firmware/include/vdecfw.h	/^        IMG_UINT32              ui32SecondPPSInfoSize;$/;"	m	struct:__anon323
ui32SecureIOControl	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32SecureIOControl;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui32SegmentIDBaseAddress	vdec/firmware/include/vp8fw_data.h	/^    IMG_UINT32  ui32SegmentIDBaseAddress;                       \/\/!< Used for storing segmentID parameters$/;"	m	struct:__anon361
ui32SegmentIDBaseAddress	vdec/firmware/include/vp8fw_data.h	/^    IMG_UINT32  ui32SegmentIDBaseAddress;       \/\/!< Used for storing segmentID parameters$/;"	m	struct:__anon353
ui32SeqConfig	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32SeqConfig;				\/\/!< Value to use for Sequencer Config register$/;"	m	struct:__anon546
ui32SeqConfigInit	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32	ui32SeqConfigInit;$/;"	m	struct:tag_IMG_BIAS_TABLES
ui32SeqFlags	vdec/firmware/include/realfw_data.h	/^    IMG_UINT32         ui32SeqFlags;$/;"	m	struct:__anon281
ui32SeqHdrId	vdec/firmware/include/mpeg2fw_data.h	/^    IMG_UINT32                   ui32SeqHdrId;         \/*!< Current sequence header ID -- used to detect new sequence header *\/$/;"	m	struct:__anon277
ui32SeqHdrId	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32           ui32SeqHdrId;         \/*!< Sequence header identifier.                                                        *\/$/;"	m	struct:__anon5
ui32SequHdr	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_UINT32 ui32SequHdr;             \/*!< Unsupported sequence header                *\/$/;"	m	struct:__anon35
ui32SequHdrId	vdec/kernel_device/include/bspp_km.h	/^    IMG_UINT32              ui32SequHdrId;$/;"	m	struct:__anon19
ui32SequHdrId	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_UINT32              ui32SequHdrId;      \/*!< Sequence header Id.                    INSECURE MEMORY HOST *\/$/;"	m	struct:__anon184
ui32SequHdrId	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_UINT32              ui32SequHdrId;$/;"	m	struct:__anon186
ui32SequHdrId	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_UINT32              ui32SequHdrId;$/;"	m	struct:__anon188
ui32SequenceError	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32  ui32SequenceError;  \/*!< Error in parsing sequence related bitstream units. *\/$/;"	m	struct:__anon238
ui32SequenceHdrId	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32  ui32SequenceHdrId;$/;"	m	struct:__anon237
ui32SequenceInfoSize	vdec/firmware/include/vdecfw.h	/^        IMG_UINT32              ui32SequenceInfoSize;$/;"	m	struct:__anon323
ui32Size	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_UINT32					ui32Size;               \/\/!< Size in bytes of the buffer$/;"	m	struct:__anon514
ui32Size	encode/kernel_device/include/memmgr_api.h	/^	IMG_UINT32 ui32Size,$/;"	v
ui32Size	encode/kernel_device/include/memmgr_common.h	/^	IMG_UINT32	ui32Size;$/;"	m	struct:MEMORY_INFO_TAG
ui32Size	imgvideo/imglib/libraries/talmmu_api/code/hash.c	/^	IMG_UINT32 ui32Size;	$/;"	m	struct:sHash	file:
ui32Size	imgvideo/imglib/libraries/talmmu_api/code/pool.c	/^    IMG_UINT32 ui32Size;$/;"	m	struct:sPool	file:
ui32Size	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_UINT32              ui32Size;             \/*!< Size                                                                  *\/$/;"	m	struct:__anon815	file:
ui32Size	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^    IMG_UINT32              ui32Size;           \/\/!< size (in bytes)$/;"	m	struct:__anon795
ui32Size	imgvideo/kernel_comp/include/page_alloc.h	/^	IMG_UINT32			ui32Size;			\/\/!< Size of allocation (in bytes)$/;"	m	struct:__anon827
ui32Size	imgvideo/kernel_comp/include/page_alloc_km.h	/^	IMG_UINT32 			ui32Size;			\/\/!< The size of the allocation (in bytes)$/;"	m	struct:__anon828
ui32Size	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_UINT32		ui32Size;$/;"	m	struct:ACCESS_INFO_TAG
ui32Size	imgvideo/port_fwrk/include/sysbrg_utils.h	/^  IMG_UINT32					ui32Size;		\/\/!< The size of the region$/;"	m	struct:__anon599
ui32Size	imgvideo/port_fwrk/include/sysmem_utils.h	/^    IMG_UINT32      ui32Size;             \/\/!< Size of allocation$/;"	m	struct:__anon590
ui32Size	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^			 IMG_UINT32 ui32Size;$/;"	m	struct:__anon631::__anon632::__anon634
ui32Size	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^                          		 IMG_UINT32 ui32Size;$/;"	m	struct:__anon631::__anon632::__anon635
ui32Size	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^                          		 IMG_UINT32 ui32Size;$/;"	m	struct:__anon631::__anon632::__anon639
ui32Size	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32                      ui32Size;       \/\/PCI Size$/;"	m	struct:TARGET_sPciDevice_tag
ui32Size	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32                      ui32Size;       \/\/PCI size$/;"	m	struct:TARGET_sPciMemory_tag
ui32Size	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32  ui32Size;    \/*!< The size the plane (in bytes).                         *\/$/;"	m	struct:__anon226
ui32Size	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT32 ui32Size;$/;"	m	struct:__anon265
ui32Size	vdec/kernel_device/include/vdecdd_mmu_defs.h	/^    IMG_UINT32              ui32Size;           \/\/!< Size of heap (in bytes)$/;"	m	struct:__anon15
ui32Size	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^    IMG_UINT32              ui32Size;$/;"	m	struct:__anon130	file:
ui32Size	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_UINT32  ui32Size;       \/*!< Size (in bytes) of data.                                       *\/$/;"	m	struct:__anon177
ui32Size	vdec/secure_media/secure_img/libraries/vxd/code/msvdx_io.c	/^    IMG_UINT32 ui32Size;          \/* Number of 32-bit words to transfer. *\/$/;"	m	struct:__anon171	file:
ui32Size	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.h	/^    IMG_UINT32      ui32Size;               \/\/!< Size of cyclic buffer (in 32-bit words)$/;"	m	struct:__anon169
ui32SizeOffset	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.h	/^    IMG_UINT32      ui32SizeOffset;         \/\/!< Offset to size field$/;"	m	struct:__anon169
ui32SizevParam	imgvideo/port_fwrk/libraries/pool/code/pool_api.c	/^    IMG_UINT32          ui32SizevParam;  \/*!< Size of pvParam data (in bytes).                               *\/$/;"	m	struct:POOL_tag_sResource	file:
ui32SkipCodedInterIntra	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32SkipCodedInterIntra;				\/\/!< Value for the CR_DB_DISABLE_DEBLOCK_IDC register$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui32SliceByteLimit	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_UINT32	ui32SliceByteLimit;$/;"	m	struct:__anon520
ui32SliceConfig	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32SliceConfig;			\/\/!< Value to use for Slice Config register$/;"	m	struct:__anon546
ui32SliceGroupMapBaseAddress	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT32  ui32SliceGroupMapBaseAddress;   \/\/!< Base address of active slice group map$/;"	m	struct:__anon332
ui32SliceMBLimit	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_UINT32	ui32SliceMBLimit;$/;"	m	struct:__anon520
ui32SliceSegmentCount	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT32 ui32SliceSegmentCount;$/;"	m	struct:__anon373
ui32SockId	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^			 IMG_UINT32 ui32SockId;$/;"	m	struct:__anon700::__anon701::__anon704
ui32SockId	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^			 IMG_UINT32 ui32SockId;$/;"	m	struct:__anon700::__anon701::__anon705
ui32SockId	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^			 IMG_UINT32 ui32SockId;$/;"	m	struct:__anon700::__anon701::__anon706
ui32SockId	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^			 IMG_UINT32 ui32SockId;$/;"	m	struct:__anon700::__anon701::__anon707
ui32SockId	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^			 IMG_UINT32 ui32SockId;$/;"	m	struct:__anon700::__anon701::__anon712
ui32SockId	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^			 IMG_UINT32 ui32SockId;$/;"	m	struct:__anon700::__anon701::__anon713
ui32SockId	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^                          		 sysbrg_user_pointer ui32SockId;$/;"	m	struct:__anon700::__anon701::__anon703
ui32SpanCount	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^    IMG_UINT32 ui32SpanCount;$/;"	m	struct:sArena	file:
ui32SpsMaxLatencyPictures	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT32 ui32SpsMaxLatencyPictures[HEVCFW_MAX_NUM_SUBLAYERS];$/;"	m	struct:__anon363
ui32SpsMaxLatencyPictures	vdec/firmware/share/hevcfw_data_shared.h	/^    IMG_UINT32 ui32SpsMaxLatencyPictures[HEVCFW_MAX_NUM_SUBLAYERS];$/;"	m	struct:__anon389
ui32SrDmaBurstSize	vdec/kernel_device/include/msvdx.h	/^    IMG_UINT32          ui32SrDmaBurstSize;             \/*!< Burst size (in bytes)                                          *\/$/;"	m	struct:MSVDX_sCoreProps_tag
ui32StartOffset	vdec/kernel_device/include/vdecdd_mmu_defs.h	/^    IMG_UINT32              ui32StartOffset;    \/\/!< Start offset in VM to heap$/;"	m	struct:__anon15
ui32StartOffset	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^    IMG_UINT32              ui32StartOffset;$/;"	m	struct:__anon130	file:
ui32Step	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_UINT32	ui32Step;$/;"	m	struct:__anon517
ui32StopFlags	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32                  ui32StopFlags;        \/*!< Stopped status flags as defined in #VDEC_eStopFlags.                  *\/$/;"	m	struct:__anon239
ui32StopFlags	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32           ui32StopFlags;                  \/*!< Indicates any specific reason for the stop.                           *\/$/;"	m	struct:__anon6
ui32StopFlags	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_UINT32                    ui32StopFlags;        \/*!< Stop flags set as a result of the support check.       *\/$/;"	m	struct:__anon43
ui32StopPointQual	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^                          		 IMG_UINT32 ui32StopPointQual;$/;"	m	struct:__anon657::__anon658::__anon665
ui32StopPointQual	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^                          		 IMG_UINT32 ui32StopPointQual;$/;"	m	struct:__anon657::__anon658::__anon666
ui32StopPointQual	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    IMG_UINT32              ui32StopPointQual;  \/*!< Stop point qualifier.  *\/$/;"	m	struct:__anon107	file:
ui32StopPointQual	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    IMG_UINT32              ui32StopPointQual;  \/*!< Stop point qualifier.  *\/$/;"	m	struct:__anon108	file:
ui32StopPointQual	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_UINT32                 ui32StopPointQual;          \/*!< Stop point qualifier.                            *\/$/;"	m	struct:__anon45
ui32StrConfig	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_UINT32 ui32StrConfig;           \/*!< Unsupported stream configuration           *\/$/;"	m	struct:__anon35
ui32StrId	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^			 IMG_UINT32 ui32StrId;$/;"	m	struct:__anon657::__anon658::__anon662
ui32StrId	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^			 IMG_UINT32 ui32StrId;$/;"	m	struct:__anon657::__anon658::__anon663
ui32StrId	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^			 IMG_UINT32 ui32StrId;$/;"	m	struct:__anon657::__anon658::__anon664
ui32StrId	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^			 IMG_UINT32 ui32StrId;$/;"	m	struct:__anon657::__anon658::__anon665
ui32StrId	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^			 IMG_UINT32 ui32StrId;$/;"	m	struct:__anon657::__anon658::__anon666
ui32StrId	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^			 IMG_UINT32 ui32StrId;$/;"	m	struct:__anon657::__anon658::__anon667
ui32StrId	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^			 IMG_UINT32 ui32StrId;$/;"	m	struct:__anon657::__anon658::__anon668
ui32StrId	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^			 IMG_UINT32 ui32StrId;$/;"	m	struct:__anon657::__anon658::__anon669
ui32StrId	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^			 IMG_UINT32 ui32StrId;$/;"	m	struct:__anon657::__anon658::__anon671
ui32StrId	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^			 IMG_UINT32 ui32StrId;$/;"	m	struct:__anon657::__anon658::__anon673
ui32StrId	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^			 IMG_UINT32 ui32StrId;$/;"	m	struct:__anon657::__anon658::__anon674
ui32StrId	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^			 IMG_UINT32 ui32StrId;$/;"	m	struct:__anon657::__anon658::__anon675
ui32StrId	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^			 IMG_UINT32 ui32StrId;$/;"	m	struct:__anon657::__anon658::__anon676
ui32StrId	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^			 IMG_UINT32 ui32StrId;$/;"	m	struct:__anon657::__anon658::__anon677
ui32StrId	vdec/apis/vdec/libraries/include/vdec_int.h	/^    IMG_UINT32             ui32StrId;            \/*!< VDECDD stream id.                                      *\/$/;"	m	struct:__anon241
ui32StrId	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    IMG_UINT32              ui32StrId;          \/*!< Stream context.                                *\/$/;"	m	struct:__anon128	file:
ui32StrId	vdec/kernel_device/libraries/vdecdd/code/scheduler.c	/^    IMG_UINT32            ui32StrId;$/;"	m	struct:scheduler_sStreamCtx_tag	file:
ui32StrId	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_UINT32                 ui32StrId;                  \/*!< Stream ID.                                       *\/$/;"	m	struct:__anon45
ui32StrId	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_UINT32              ui32StrId;                  \/*!< Stream Id used with firmware.                                  *\/$/;"	m	struct:__anon55	file:
ui32StrOutputConfig	vdec/kernel_device/libraries/vdecdd/include/vdecdd_int.h	/^    IMG_UINT32 ui32StrOutputConfig;     \/*!< Unsupported output configuration           *\/$/;"	m	struct:__anon35
ui32StreamId	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^			 IMG_UINT32 ui32StreamId;$/;"	m	struct:__anon631::__anon632::__anon635
ui32StreamId	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32              ui32StreamId;                       \/*!< Unique identifier for the current stream                                                                               *\/$/;"	m	struct:__anon317
ui32Stride	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32Stride;		\/\/!< Stride of source plane *\/$/;"	m	struct:__anon548
ui32Stride	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32  ui32Stride;  \/*!< The stride the plane (in bytes).                       *\/$/;"	m	struct:__anon226
ui32SupportedCodecs	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^	IMG_UINT32 ui32SupportedCodecs;         \/\/!< Codec mask$/;"	m	struct:tag_IMG_FW_CONTEXT
ui32Symbol	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT32   ui32Symbol;$/;"	m	struct:__anon268
ui32Symbol	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT32  ui32Symbol;$/;"	m	struct:__anon269
ui32SyncComplete	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32 ui32SyncComplete;        \/\/!< Timestamp$/;"	m	struct:__anon314
ui32SyncStart	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32 ui32SyncStart;           \/\/!< Timestamp$/;"	m	struct:__anon314
ui32SysMemId	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^static IMG_HANDLE ui32SysMemId;$/;"	v	file:
ui32SysPhysBaseAddress	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_UINT32  	ui32SysPhysBaseAddress;$/;"	m	struct:ACCESS_INFO_TAG
ui32SysSize	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_UINT32		ui32SysSize;$/;"	m	struct:ACCESS_INFO_TAG
ui32TBD	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    IMG_UINT32  ui32TBD;    \/*!< x*\/$/;"	m	struct:__anon109	file:
ui32TBD	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    IMG_UINT32  ui32TBD;    \/*!< x*\/$/;"	m	struct:__anon119	file:
ui32TBD	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    IMG_UINT32  ui32TBD;    \/*!< x*\/$/;"	m	struct:__anon126	file:
ui32TBD	vdec/kernel_device/libraries/vdecdd/code/core_api.c	/^    IMG_UINT32  ui32TBD;    \/*!< x*\/$/;"	m	struct:__anon127	file:
ui32TBD	vdec/kernel_device/libraries/vdecdd/code/plant.c	/^    IMG_UINT32 ui32TBD;   \/\/!< TDB.$/;"	m	struct:__anon96	file:
ui32TableA	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32TableA;							\/\/!< Quantisation table for Luma component$/;"	m	struct:__anon549
ui32TemporalOutAddr	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT32 ui32TemporalOutAddr; \/\/!< address of buffer for temporal mv params$/;"	m	struct:__anon365
ui32TemporalOutAddr	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT32 ui32TemporalOutAddr; \/\/!< address of buffer for temporal mv params$/;"	m	struct:__anon369
ui32TemporalOutAddr	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    IMG_UINT32             ui32TemporalOutAddr;      \/*!< Holds address of temporal mvp outout                                                   *\/$/;"	m	struct:__anon78
ui32TestRegId	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^static IMG_HANDLE ui32TestRegId;$/;"	v	file:
ui32TextAddr	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext.h	/^    IMG_UINT32    ui32TextAddr;$/;"	m	struct:__anon158
ui32TextBufSize	vdec/firmware/include/vdecfw_bin.h	/^    IMG_UINT32   ui32TextBufSize;                \/*!< Size of firmware text buffer.                       *\/$/;"	m	struct:__anon337
ui32TextBufSize	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext.h	/^    IMG_UINT32    ui32TextBufSize;$/;"	m	struct:__anon158
ui32TextDmaSize	vdec/firmware/include/vdecfw_bin.h	/^    IMG_UINT32   ui32TextDmaSize;                \/*!< Size of firmware text buffer to be DMA'ed$/;"	m	struct:__anon337
ui32TextDmaSize	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext.h	/^    IMG_UINT32    ui32TextDmaSize;$/;"	m	struct:__anon158
ui32TextOrigin	encode/firmware/topaz_hp/fw_binaries/include_all_fw_variants.h	/^    IMG_UINT32 ui32DataOrigin, ui32TextOrigin;$/;"	m	struct:IMG_COMPILED_FW_BIN_RECORD
ui32TextOrigin	vdec/firmware/include/vdecfw_bin.h	/^    IMG_UINT32   ui32TextOrigin;                 \/*!< Address for which firmware text was linked.         *\/$/;"	m	struct:__anon337
ui32TextOrigin	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext.h	/^    IMG_UINT32    ui32TextOrigin;$/;"	m	struct:__anon158
ui32TextRelocSize	encode/firmware/topaz_hp/fw_binaries/include_all_fw_variants.h	/^    IMG_UINT32 ui32TextRelocSize, ui32DataRelocSize;$/;"	m	struct:IMG_COMPILED_FW_BIN_RECORD
ui32TextRelocSize	vdec/firmware/include/vdecfw_bin.h	/^    IMG_UINT32   ui32TextRelocSize;              \/*!< Size of text relocation buffer.                     *\/$/;"	m	struct:__anon337
ui32TextRelocSize	vdec/secure_media/secure_img/libraries/vxd/include/msvdx_ext.h	/^    IMG_UINT32    ui32TextRelocSize;$/;"	m	struct:__anon158
ui32TextSize	encode/firmware/topaz_hp/fw_binaries/include_all_fw_variants.h	/^    IMG_UINT32 ui32TextSize, ui32DataSize;$/;"	m	struct:IMG_COMPILED_FW_BIN_RECORD
ui32TileRowShift	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_UINT32              ui32TileRowShift;            \/*!< Bits to shift to remove tile row offset                   *\/$/;"	m	struct:__anon812	file:
ui32TileStride	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	IMG_UINT32 ui32TileStride;$/;"	m	struct:MMU_sTilingParam_tag	file:
ui32TileStride	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^	IMG_UINT32	ui32TileStride;$/;"	m	struct:__anon797
ui32TileStride	vdec/kernel_device/libraries/vdecdd/code/vdecdd_mmu.c	/^    IMG_UINT32              ui32TileStride;$/;"	m	struct:__anon130	file:
ui32TileWidth	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_UINT32              ui32TileWidth;               \/*!< Tile width (in bytes)                                     *\/$/;"	m	struct:__anon812	file:
ui32TiledAlignment	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_UINT32               ui32TiledAlignment;  \/*!< Alignment required for Tiled Regions                                  *\/$/;"	m	struct:TALMMU_tag_sDevMemHeap	file:
ui32TiledRegionNo	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^    IMG_UINT32              ui32TiledRegionNo;  \/\/!< Tiled region number used with TAL_MmuSetTiledRegion()$/;"	m	struct:__anon795
ui32TimeStamp	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32              ui32TimeStamp;       \/*!< timestamp parsed by firmware (parsed in RV).            *\/$/;"	m	struct:__anon236
ui32TimeStamp	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32  ui32TimeStamp;                              \/\/!< timestamp parsed in firmware (used by REAL)$/;"	m	struct:__anon311
ui32TopOffset	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32      ui32TopOffset;              \/*!< Offset (in 1\/16th lines) from origin (0,0) to top of rectangle.   *\/$/;"	m	struct:__anon221
ui32TopOffset	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32      ui32TopOffset;              \/*!< Offset (in lines) from origin (0,0) to top of rectangle.   *\/$/;"	m	struct:__anon220
ui32TopazCoreDes1	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^	IMG_UINT32 ui32TopazCoreDes1;			\/\/!< Hardware core designer (feature bits)$/;"	m	struct:tag_IMG_FW_CONTEXT
ui32TopazCoreRev	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^	IMG_UINT32 ui32TopazCoreRev;			\/\/!< Hardware core revision ID$/;"	m	struct:tag_IMG_FW_CONTEXT
ui32TopazMulticoreRegId	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^	IMG_HANDLE ui32TopazMulticoreRegId;     \/\/!< Memspace ID for TOPAZ multicore control registers$/;"	m	struct:tag_IMG_FW_CONTEXT
ui32TopazMulticoreRegId	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^static IMG_HANDLE ui32TopazMulticoreRegId = IMG_NULL;$/;"	v	file:
ui32TopazTimeoutRetries	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^static IMG_UINT32 ui32TopazTimeoutRetries = 0;$/;"	v	file:
ui32TotHwBEDecode	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32 ui32TotHwBEDecode;       \/\/!< Cumulative Ticks$/;"	m	struct:__anon314
ui32TotHwFEDecode	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32 ui32TotHwFEDecode;       \/\/!< Cumulative Ticks$/;"	m	struct:__anon314
ui32TotParseAndSetupReg	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32 ui32TotParseAndSetupReg; \/\/!< Cumulative Ticks$/;"	m	struct:__anon314
ui32TotParseSliceHeader	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32 ui32TotParseSliceHeader; \/\/!< Cumulative Ticks$/;"	m	struct:__anon314
ui32TotParserLoad	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32 ui32TotParserLoad;       \/\/!< Cumulative Ticks$/;"	m	struct:__anon314
ui32TotSetupRegisters	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32 ui32TotSetupRegisters;   \/\/!< Cumulative Ticks$/;"	m	struct:__anon314
ui32TotVLC	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32 ui32TotVLC;              \/\/!< Cumulative Ticks$/;"	m	struct:__anon314
ui32TotalAllocs	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^    IMG_UINT32 ui32TotalAllocs;$/;"	m	struct:sArena	file:
ui32TotalFrees	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^    IMG_UINT32 ui32TotalFrees;$/;"	m	struct:sArena	file:
ui32TotalPictDecoded	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32              ui32TotalPictDecoded;                                 \/*!< Total number of pictures decoded on stream.                           *\/$/;"	m	struct:__anon10
ui32TotalPictDisplayed	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32              ui32TotalPictDisplayed;                               \/*!< Total number of pictures displayed on stream.                         *\/$/;"	m	struct:__anon10
ui32TotalPictFinished	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32              ui32TotalPictFinished;                                \/*!< Total number of pictures finished on stream$/;"	m	struct:__anon10
ui32TotalPictScheduled	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32           ui32TotalPictScheduled;         \/*!< Total pictures scheduled for decode.                                  *\/$/;"	m	struct:__anon6
ui32TotalSizeBufsInGroup	vdec/apis/vdec/libraries/include/vdec_int.h	/^    IMG_UINT32              ui32TotalSizeBufsInGroup;       \/*!< Total size of buffers in group to be pre-parsed.       *\/ $/;"	m	struct:__anon241
ui32TransId	vdec/firmware/include/avsfw_data.h	/^    IMG_UINT32          ui32TransId;           \/*!< Unique ID for this frame or first field of this picture *\/$/;"	m	struct:__anon255
ui32TransactionId	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT32          ui32TransactionId;      \/\/!< Unique ID for this picture$/;"	m	struct:__anon333
ui32TransactionId	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT32          ui32TransactionId;      \/\/!< Unique ID for this picture$/;"	m	struct:__anon335
ui32TransactionId	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT32 ui32TransactionId; \/\/!< Unique ID for this picture$/;"	m	struct:__anon369
ui32TransactionId	vdec/firmware/include/mpeg2fw_data.h	/^    IMG_UINT32                   ui32TransactionId;     \/*!< Unique ID for this frame or first field of this picture *\/$/;"	m	struct:__anon274
ui32TransactionId	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT32           ui32TransactionId;              \/\/!< Unique ID for this picture$/;"	m	struct:__anon346
ui32TransactionId	vdec/firmware/include/realfw_data.h	/^    IMG_UINT32           ui32TransactionId;        \/\/!< Unique ID for this picture$/;"	m	struct:__anon283
ui32TransactionId	vdec/firmware/include/vc1fw_data.h	/^    IMG_UINT32 ui32TransactionId;                       \/\/!< Transaction Id$/;"	m	struct:__anon248
ui32TransactionId	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32              ui32TransactionId;                  \/*!< Unique identifier for the picture (driver-wide).                                                                       *\/$/;"	m	struct:__anon317
ui32TransactionId	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT32          ui32TransactionId;                          \/\/!< Unique ID for this picture$/;"	m	struct:__anon271
ui32TransactionId	vdec/firmware/include/vp8fw_data.h	/^    IMG_UINT32          ui32TransactionId;                          \/\/!< Unique ID for this picture$/;"	m	struct:__anon354
ui32TransactionId	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32                  ui32TransactionId;      \/*!< Transaction Id of picture.                                             *\/$/;"	m	struct:__anon7
ui32TransactionId	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder.c	/^    IMG_UINT32              ui32TransactionId;$/;"	m	struct:__anon59	file:
ui32TransactionId	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    IMG_UINT32              ui32TransactionId;$/;"	m	struct:__anon74
ui32TransactionId	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    IMG_UINT32             ui32TransactionId;        \/*!< Transaction ID as defined by #GET_STREAM_PICTURE_ID and other associated macros.       *\/$/;"	m	struct:__anon78
ui32TransactionId	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    IMG_UINT32            ui32TransactionId;$/;"	m	struct:__anon65
ui32TransferBitsPerSecond	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_UINT32	ui32TransferBitsPerSecond;	\/\/!< Transfer rate of encoded data from encoder to the output$/;"	m	struct:__anon520
ui32TypeId	imgvideo/port_fwrk/libraries/rman/code/rman_api.c	/^	IMG_UINT32			ui32TypeId;				\/\/!< "Type" id$/;"	m	struct:RMAN_tag_sResource	file:
ui32U	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^    IMG_UINT32          ui32U[PIXEL_MAX_YUV_COMPONENTS];$/;"	m	struct:__anon823
ui32UVBufSize	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	IMG_UINT32			ui32UVBufSize;			\/* Size of above buffer			*\/$/;"	m	struct:__anon823
ui32UVBytesInBOP	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	IMG_UINT32	ui32UVBytesInBOP;$/;"	m	struct:__anon822
ui32UVStrideRatioTimes4	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^    IMG_UINT32  ui32UVStrideRatioTimes4;$/;"	m	struct:__anon822
ui32UserStrId	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32          ui32UserStrId;          \/*!< Arbitrary stream id assigned by the client.            *\/$/;"	m	struct:__anon222
ui32V	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^    IMG_UINT32          ui32V[PIXEL_MAX_YUV_COMPONENTS];$/;"	m	struct:__anon823
ui32VBufSize	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	IMG_UINT32			ui32VBufSize;			\/* Size of above buffer			*\/$/;"	m	struct:__anon823
ui32VBytesInBOP	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^    IMG_UINT32	ui32VBytesInBOP;$/;"	m	struct:__anon822
ui32VDenom	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	IMG_UINT32 ui32VDenom;							\/*! Common denominator for vertical pixel sub-sampling calculation. *\/$/;"	m	struct:__anon816
ui32VLCControl	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32VLCControl;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui32VLCSliceControl	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32VLCSliceControl;					\/\/!< Slice control register value. Configures the size of a slice $/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui32VLCSliceMBControl	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32VLCSliceMBControl;					\/\/!< Slice control register value. Configures the size of a slice $/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui32VPSInfoSize	vdec/firmware/include/vdecfw.h	/^        IMG_UINT32              ui32VPSInfoSize;$/;"	m	struct:__anon323
ui32VaddrPTShift	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	IMG_UINT32 ui32VaddrPTShift;$/;"	m	struct:__anon808	file:
ui32Vaddr_PCShift	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	IMG_UINT32 ui32Vaddr_PCShift;			\/\/<! Shift for the PC in the Virtual Address$/;"	m	struct:__anon810	file:
ui32Vaddr_PDShift	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	IMG_UINT32 ui32Vaddr_PDShift;			\/\/<! Mask for the PD in the Virtual Address$/;"	m	struct:__anon810	file:
ui32Vaddr_PTShift	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	IMG_UINT32 ui32Vaddr_PTShift;			\/\/<! The shift required for a PTE$/;"	m	struct:__anon810	file:
ui32Values	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32Values;			\/\/!< Address of custom quantization values$/;"	m	struct:tag_IMG_PICMGMT_CUSTOM_QUANT_DATA
ui32VdebBBAddr	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32  ui32VdebBBAddr;         \/*!< VDEB Burst B Address CRC (VDEB_BURSTB_ADDR_SIGNATURE)                     *\/$/;"	m	struct:__anon233
ui32VdebBBWriteData	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32  ui32VdebBBWriteData;    \/*!< VDEB Burst B Write Data CRC (VDEB_BURSTB_WDATA_SIGNATURE)                 *\/$/;"	m	struct:__anon233
ui32VdebScaleAddr	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32  ui32VdebScaleAddr;      \/*!< VDEB Scale Address CRC (VDEB_SCALE_ADDR_SIGNATURE)                        *\/$/;"	m	struct:__anon233
ui32VdebScaleWriteData	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32  ui32VdebScaleWriteData; \/*!< VDEB Scale Write Data CRC (VDEB_SCALE_WDATA_SIGNATURE)                    *\/$/;"	m	struct:__anon233
ui32VdebSysMemAddr	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32  ui32VdebSysMemAddr;     \/*!< VDEB System Memory Address CRC (VDEB_SYS_MEM_ADDR_SIGNATURE)              *\/$/;"	m	struct:__anon233
ui32VdebSysMemWriteData	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32  ui32VdebSysMemWriteData;\/*!< VDEC System Memory Write Data CRC (VDEB_SYS_MEM_WDATA)                    *\/$/;"	m	struct:__anon233
ui32VdecBeCodecRegsOffset	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    IMG_UINT32 ui32VdecBeCodecRegsOffset;$/;"	m	struct:__anon77
ui32VdmcCacheSize	vdec/kernel_device/include/msvdx.h	/^    IMG_UINT32          ui32VdmcCacheSize;              \/*!< Multiplier from original\/default (e.g. x1, x2, x4).            *\/$/;"	m	struct:MSVDX_sCoreProps_tag
ui32VdmcCmdOffset	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    IMG_UINT32 ui32VdmcCmdOffset;$/;"	m	struct:__anon77
ui32VecBeRegsOffset	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    IMG_UINT32 ui32VecBeRegsOffset;$/;"	m	struct:__anon77
ui32VecOffset	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/decoder_int.h	/^    IMG_UINT32 ui32VecOffset;$/;"	m	struct:__anon77
ui32VendorId	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32      ui32VendorId;       \/\/Vendor ID$/;"	m	struct:__anon568
ui32Version	vdec/apis/vdec/include/vdec_params.h	/^    IMG_UINT32  ui32Version;  \/*!< Version number.   *\/$/;"	m	struct:__anon194
ui32VertMVLimit	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32	ui32VertMVLimit;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui32VlcIdxTableSize	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32              ui32VlcIdxTableSize;                \/*!< Size of the VLC index table data in bytes.                                                                             *\/$/;"	m	struct:__anon317
ui32VlcIndexSize	vdec/firmware/include/vc1fw_data.h	/^    IMG_UINT32 ui32VlcIndexSize;$/;"	m	struct:__anon251
ui32VlcTablesSize	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32              ui32VlcTablesSize;                  \/*!< Size of the VLC table data in bytes.                                                                                   *\/$/;"	m	struct:__anon317
ui32VopTimeResolution	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32VopTimeResolution;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui32VopTimeResolution	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32	ui32VopTimeResolution;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui32VpProfile	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT32 ui32VpProfile;$/;"	m	struct:__anon272
ui32WarningFlags	vdec/kernel_device/include/vdecdd.h	/^    IMG_UINT32           ui32WarningFlags;     \/*!< Flags word to indicate warning in parsing\/decoding - see #VDEC_eWarningType.       *\/$/;"	m	struct:__anon5
ui32WarningFlags	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_UINT32              ui32WarningFlags;       \/*!< Flags word to indicate warning in parsing\/decoding - see #VDEC_eWarningType.       *\/$/;"	m	struct:__anon187
ui32Width	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_UINT32	ui32Width;$/;"	m	struct:__anon517
ui32Width	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_UINT32			ui32Width;$/;"	m	struct:BUFFER_INFO_TAG
ui32Width	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_UINT32	ui32Width;$/;"	m	struct:DISPLAY_DIMS_TAG
ui32Width	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32      ui32Width;                  \/*!< Width (in 1\/16th pixels) of rectangle.                            *\/$/;"	m	struct:__anon221
ui32Width	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32      ui32Width;                  \/*!< Width (in pixels) of rectangle.                            *\/$/;"	m	struct:__anon220
ui32Width	vdec/apis/vdec/include/vdec_api.h	/^    IMG_UINT32  ui32Width;   \/*!< The picture width (in pixels).  *\/$/;"	m	struct:__anon219
ui32Width	vdec/firmware/include/mpeg2fw_data.h	/^    IMG_UINT32  ui32Width;$/;"	m	struct:__anon275
ui32Width	vdec/firmware/include/realfw_data.h	/^    IMG_UINT32           ui32Width;$/;"	m	struct:__anon283
ui32Width	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32  ui32Width;                                   \/\/!< Picture width (used by REAL)$/;"	m	struct:__anon311
ui32WidthBlocks	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32WidthBlocks;	\/\/!< Width in pixels, shall be a multiple of 8$/;"	m	struct:__anon547
ui32WidthBytes	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_UINT32				ui32WidthBytes;							\/\/!< stride of pBuffer$/;"	m	struct:__anon518
ui32WidthInMbs	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32		ui32WidthInMbs;							\/\/!< target output width$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui32WrapFlags	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT32           ui32WrapFlags;        \/\/Wrapper Flags$/;"	m	struct:__anon563
ui32WrapUAttachId	imgvideo/secure_media/tal/code/tal.c	/^    IMG_UINT32  ui32WrapUAttachId;  \/\/<! Attachment id>of sif$/;"	m	struct:__anon578	file:
ui32WriteIdx	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_UINT32  ui32WriteIdx;  \/*!< Write index into host copy message buffer.                                *\/$/;"	m	struct:__anon143
ui32WriteOpsComplete	imgvideo/port_fwrk/include/servicesext.h	/^	volatile IMG_UINT32			ui32WriteOpsComplete;$/;"	m	struct:_PVRSRV_SYNC_DATA_
ui32WriteOpsPending	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_UINT32					ui32WriteOpsPending;$/;"	m	struct:_PVRSRV_SYNC_DATA_
ui32WritebackVal	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^			IMG_UINT32	ui32WritebackVal;$/;"	m	struct:tag_IMG_WRITEBACK_MSG::__anon544::__anon545
ui32WritebackVal	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT32		ui32WritebackVal;$/;"	m	struct:__anon503
ui32WrtIndex	vdec/firmware/include/vdecfw.h	/^    IMG_UINT32 ui32WrtIndex;  \/\/!< Buffer write index (in 32-bit words)$/;"	m	struct:__anon306
ui32WrtIndexOffset	vdec/secure_media/secure_img/libraries/vxd/code/mtxio.h	/^    IMG_UINT32      ui32WrtIndexOffset;     \/\/!< Offset to write index$/;"	m	struct:__anon169
ui32X	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_UINT32  ui32X;  \/*!< X MB coordinate.  *\/$/;"	m	struct:__anon136
ui32XLimit	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32XLimit;			\/\/!< Blocks will not be encoded beyond this$/;"	m	struct:__anon547
ui32XTileStride	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^    IMG_UINT32      ui32XTileStride;    \/*!< The tile stride                        *\/$/;"	m	struct:__anon806	file:
ui32XTileStride	imgvideo/imglib/libraries/talmmu_api/include/talmmu_api.h	/^    IMG_UINT32              ui32XTileStride;     \/\/!< Tile stride - only used if bTiled == IMG_TRUE$/;"	m	struct:__anon795
ui32Y	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^    IMG_UINT32          ui32Y[PIXEL_MAX_YUV_COMPONENTS];$/;"	m	struct:__anon823
ui32Y	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_UINT32  ui32Y;  \/*!< Y MB coordinate.  *\/$/;"	m	struct:__anon136
ui32YBufSize	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	IMG_UINT32			ui32YBufSize;			\/* Size of above buffer			*\/$/;"	m	struct:__anon823
ui32YBytesInBOP	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^	IMG_UINT32	ui32YBytesInBOP; $/;"	m	struct:__anon822
ui32YImageStride	imgvideo/imglib/libraries/pixelapi/include/pixel_api.h	/^    IMG_UINT32          ui32YImageStride;		\/* The stride, in bytes, of the	*\/$/;"	m	struct:__anon823
ui32YLimit	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32YLimit;			\/\/!< Blocks will not be encoded beyond this$/;"	m	struct:__anon547
ui32YRowMask	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	IMG_UINT32 ui32YRowMask;$/;"	m	struct:MMU_sTilingParam_tag	file:
ui32YRowShift	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	IMG_UINT32 ui32YRowShift;$/;"	m	struct:MMU_sTilingParam_tag	file:
ui32YRowWithinTileShift	imgvideo/imglib/libraries/talmmu_api/code/talmmu_api.c	/^    IMG_UINT32              ui32YRowWithinTileShift;     \/*!< Bits to shift to Y row within tile                        *\/$/;"	m	struct:__anon812	file:
ui32_DC_Bits	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32_DC_Bits;		\/\/!< Number of bits use for coding DC coefficients in this slice$/;"	m	struct:__anon554
ui32_InterSumSatd	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32_InterSumSatd;	\/\/!< Sum of SATD for all Inter-MBs in the slice$/;"	m	struct:__anon554
ui32_IntraSumSatd	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32_IntraSumSatd;	\/\/!< Sum of SATD for all Intra-MBs in the slice$/;"	m	struct:__anon554
ui32_MV_Bits	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32_MV_Bits;		\/\/!< Number of bits used for coding all Motion vector data in this slice$/;"	m	struct:__anon554
ui32_QpyInter	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32_QpyInter;		\/\/!< Sum of QPy\/Qscale for all Inter-MBs in the slice$/;"	m	struct:__anon554
ui32_QpyIntra	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32_QpyIntra;		\/\/!< Sum of QPy\/Qscale for all Intra-MBs in the slice$/;"	m	struct:__anon554
ui32_Residual_Bits	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32_Residual_Bits;	\/\/!< Number of bits used for coding residual data in all MBs in this slice$/;"	m	struct:__anon554
ui32_Symbols_Bits	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT32	ui32_Symbols_Bits;	\/\/!< Number of bits used for coding all MB level symbols in this slice$/;"	m	struct:__anon554
ui32x	imgvideo/imglib/libraries/pixelapi/code/pixel_api_internals.c	/^	IMG_UINT32	ui32x;$/;"	m	union:__anon824	file:
ui64Base	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^    IMG_UINT64 ui64Base;$/;"	m	struct:sBT	file:
ui64BaseAddr	imgvideo/imglib/libraries/talmmu_api/include/addr_alloc1.h	/^	IMG_UINT64			ui64BaseAddr;		\/*!< The base address of the memory region.					*\/$/;"	m	struct:ADDR_tag_sRegion
ui64BaseAddr	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT64                      ui64BaseAddr;   \/\/Device Base Address (required for calculation of virtual address)$/;"	m	struct:TARGET_sPciMemory_tag
ui64BaseOffset	imgvideo/secure_media/tal/code/tal.c	/^    IMG_UINT64              ui64BaseOffset;         \/\/<! Base offset$/;"	m	struct:__anon579	file:
ui64ClockDivBitrate	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT64 ui64ClockDivBitrate; \/\/ keep this at the top as it has alignment issues $/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui64DefMemSize	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT64           ui64DefMemSize;       \/\/Size of the default memory region.$/;"	m	struct:__anon563
ui64DevMemBase	imgvideo/port_fwrk/libraries/sysdev/linux/code/sysdev_api_km.c	/^    IMG_UINT64  ui64DevMemBase;        \/\/!< Base of device memory$/;"	m	struct:__anon610	file:
ui64DevMemoryBase	imgvideo/port_fwrk/libraries/sysdev/generic/code/sysdev_api_km.c	/^	IMG_UINT64 		ui64DevMemoryBase;				\/*!< Device memory base			*\/$/;"	m	struct:__anon609	file:
ui64DevPhysAddr	encode/kernel_device/include/memmgr_common.h	/^	SYSBRG_UINT64	ui64DevPhysAddr;	\/* Offset from start of Frame buffer to surface *\/$/;"	m	struct:MEMORY_INFO_TAG
ui64DevVirtAddr	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	IMG_UINT64      ui64DevVirtAddr;    \/*!< The device virtual address of the start of the tiled region  *\/$/;"	m	struct:__anon806	file:
ui64DeviceBaseAddr	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT64           ui64DeviceBaseAddr;   \/\/Base address of the device registers.$/;"	m	struct:__anon563
ui64FreeResourceCount	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^    IMG_UINT64 ui64FreeResourceCount;$/;"	m	struct:sArena	file:
ui64HostContext	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT64	ui64HostContext;			\/\/!< Host context value. Keep at start for alignment.$/;"	m	struct:tag_IMG_SOURCE_BUFFER_PARAMS
ui64HostCtx	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT64	ui64HostCtx;		\/\/!< Host context value. Keep at top for alignment.$/;"	m	struct:__anon554
ui64Key	imgvideo/imglib/libraries/talmmu_api/code/hash.c	/^	IMG_UINT64 ui64Key;$/;"	m	struct:sBucket	file:
ui64MemBaseAddr	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT64           ui64MemBaseAddr;      \/\/Base address of the default memory region.$/;"	m	struct:__anon563
ui64MemBaseAddr	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT64  ui64MemBaseAddr;   \/\/Base address of memory region$/;"	m	struct:__anon565
ui64MemGuardBand	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT64           ui64MemGuardBand;     \/\/Size of the default memory guard band.$/;"	m	struct:__anon563
ui64MemGuardBand	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT64  ui64MemGuardBand;  \/\/Memory guard band$/;"	m	struct:__anon565
ui64MemSize	imgvideo/port_fwrk/libraries/sysdev/linux/code/sysdev_api_km.c	/^    IMG_UINT64  ui64MemSize;           \/\/!< Size of device memory$/;"	m	struct:__anon610	file:
ui64MemSize	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT64                      ui64MemSize;          \/\/Memory Sub-Device Size$/;"	m	struct:TARGET_sSubDevice_tag
ui64MemSize	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT64  ui64MemSize;       \/\/Size of memory region$/;"	m	struct:__anon565
ui64MemStartAddress	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT64                      ui64MemStartAddress;  \/\/Memory start address$/;"	m	struct:TARGET_sSubDevice_tag
ui64MemorySize	imgvideo/port_fwrk/libraries/sysdev/generic/code/sysdev_api_km.c	/^	IMG_UINT64 		ui64MemorySize;					\/*!< Size of Device Memory		*\/$/;"	m	struct:__anon609	file:
ui64Offset	imgvideo/kernel_comp/include/page_alloc.h	/^	SYSBRG_UINT64			ui64Offset;		\/\/!< Offset to use for mmap$/;"	m	struct:__anon827
ui64PCAddress	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^    IMG_UINT64				ui64PCAddress;$/;"	m	struct:__anon807	file:
ui64PDE_PTMask	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	IMG_UINT64 ui64PDE_PTMask;				\/\/!< Mask for the PT in the Page Directory Entry$/;"	m	struct:__anon810	file:
ui64PTE_PageMask	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	IMG_UINT64 ui64PTE_PageMask;			\/\/!< Mask for the Page in the Page Table Entry$/;"	m	struct:__anon810	file:
ui64PageSizeIdMask	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	IMG_UINT64 ui64PageSizeIdMask;			\/\/<! Mask for the Page Size Id from the PD$/;"	m	struct:__anon810	file:
ui64RegBaseAddr	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT64  ui64RegBaseAddr;   \/\/Base address of device registers$/;"	m	struct:__anon564
ui64RegStartAddress	imgvideo/secure_media/target/include/target.h	/^    IMG_UINT64                      ui64RegStartAddress;  \/\/Register start address$/;"	m	struct:TARGET_sSubDevice_tag
ui64Size	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^    IMG_UINT64      ui64Size;           \/*!< The size of the region (in bytes)      *\/$/;"	m	struct:__anon806	file:
ui64Size	imgvideo/imglib/libraries/talmmu_api/code/ra.c	/^    IMG_UINT64 ui64Size;$/;"	m	struct:sBT	file:
ui64Size	imgvideo/imglib/libraries/talmmu_api/include/addr_alloc1.h	/^	IMG_UINT64			ui64Size;			\/*!< The size of the memory region.							*\/$/;"	m	struct:ADDR_tag_sRegion
ui64Size	imgvideo/secure_media/tal/code/tal.c	/^    IMG_UINT64              ui64Size;               \/\/<! Size (in bytes)$/;"	m	struct:__anon579	file:
ui64VaddrPageMask	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	IMG_UINT64 ui64VaddrPageMask;$/;"	m	struct:__anon808	file:
ui64Vaddr_PCMask	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	IMG_UINT64 ui64Vaddr_PCMask;			\/\/<! Mask for the PC in the Virtual Address$/;"	m	struct:__anon810	file:
ui64Vaddr_PDMask	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	IMG_UINT64 ui64Vaddr_PDMask;			\/\/<! Mask for the PD in the Virtual Address$/;"	m	struct:__anon810	file:
ui64Vaddr_PTandPageMask	imgvideo/imglib/libraries/talmmu_api/code/mmu5.c	/^	IMG_UINT64 ui64Vaddr_PTandPageMask;		\/\/<! Mask for the PT and Page in the Virtual Address$/;"	m	struct:__anon810	file:
ui64umTocken	encode/kernel_device/include/memmgr_common.h	/^	SYSBRG_UINT64	ui64umTocken;$/;"	m	struct:MEMORY_INFO_TAG
ui8ACTable	vdec/apis/vdec/include/vdec_params.h	/^    IMG_UINT8  ui8ACTable;         \/*!<  Huffman AC table .     *\/$/;"	m	struct:__anon197
ui8ActiveContextMask	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^	IMG_UINT8  ui8ActiveContextMask;		\/\/!< A bit mask of active encode contexts in the firmware$/;"	m	struct:tag_IMG_FW_CONTEXT
ui8ApmPpmFlags	imgvideo/port_fwrk/libraries/dman/code/dman_api_km.c	/^    IMG_UINT8               ui8ApmPpmFlags;         \/\/!< APM PPM states $/;"	m	struct:__anon604	file:
ui8AspectRatio	vdec/apis/vdec/include/vdec_params.h	/^    IMG_UINT8   ui8AspectRatio;        \/*!< Aspect ratio code                                     *\/$/;"	m	struct:__anon191
ui8AspectRatio	vdec/firmware/include/avsfw_data.h	/^    IMG_UINT8           ui8AspectRatio;             \/*!< Aspect ratio code                                     *\/$/;"	m	struct:__anon256
ui8BPictureFraction	vdec/firmware/include/vc1fw_data.h	/^     IMG_UINT8 ui8BPictureFraction;$/;"	m	struct:__anon252
ui8BurstSizeRead	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    IMG_UINT8   ui8BurstSizeRead;                              \/*!< Burst size of Rendec read: 0--3.                    *\/$/;"	m	struct:__anon67
ui8BurstSizeWrite	vdec/kernel_device/libraries/vdecdd/libcomp/decoder/code/hwctrl_int.h	/^    IMG_UINT8   ui8BurstSizeWrite;                             \/*!< Burst size of Rendec write: 0--2.                   *\/$/;"	m	struct:__anon67
ui8Busy	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_UINT8 ui8Busy;$/;"	m	struct:__anon516
ui8CONDOVER	vdec/firmware/include/vc1fw_data.h	/^     IMG_UINT8 ui8CONDOVER;$/;"	m	struct:__anon252
ui8ChromaFormat	vdec/apis/vdec/include/vdec_params.h	/^    IMG_UINT8   ui8ChromaFormat;       \/*!< chroma format (4:2:0 or 4:2:2).                       *\/$/;"	m	struct:__anon191
ui8ChromaFormat	vdec/firmware/include/avsfw_data.h	/^    IMG_UINT8           ui8ChromaFormat;            \/*!< chroma format (4:2:0 or 4:2:2).                       *\/$/;"	m	struct:__anon256
ui8CodeLen	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT8 ui8CodeLen;   \/\/ VLC code length$/;"	m	struct:__anon263
ui8CodedPackageIdx	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT8		ui8CodedPackageIdx;$/;"	m	struct:__anon503
ui8CodedPackageSlotReserved	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT8		ui8CodedPackageSlotReserved;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui8CodedSkippedIndex	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT8	ui8CodedSkippedIndex;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui8Codelen	vdec/firmware/include/jpegfw_data.h	/^    IMG_UINT8 ui8Codelen;$/;"	m	struct:__anon258
ui8ComponentIndex	vdec/apis/vdec/include/vdec_params.h	/^    IMG_UINT8  ui8ComponentIndex;  \/*!<  component identifier.  *\/$/;"	m	struct:__anon197
ui8CtbLog2SizeY	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT8 ui8CtbLog2SizeY;$/;"	m	struct:__anon363
ui8CtbLog2SizeY	vdec/firmware/share/hevcfw_data_shared.h	/^    IMG_UINT8 ui8CtbLog2SizeY;$/;"	m	struct:__anon389
ui8CtbSizeY	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT8 ui8CtbSizeY;$/;"	m	struct:__anon363
ui8CtbSizeY	vdec/firmware/share/hevcfw_data_shared.h	/^    IMG_UINT8 ui8CtbSizeY;$/;"	m	struct:__anon389
ui8CtxtNum	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^                          		 sysbrg_user_pointer ui8CtxtNum;$/;"	m	struct:__anon700::__anon701::__anon704
ui8CurCodec	vdec/firmware/include/vdecfw.h	/^    IMG_UINT8   ui8CurCodec;                            \/\/!< VDECFW_eCodecType - Codec currently loaded$/;"	m	struct:__anon303
ui8CurCodec	vdec/firmware/include/vdecfw.h	/^    IMG_UINT8   ui8CurCodec;                            \/\/!< VDECFW_eCodecType - Codec currently loaded$/;"	m	struct:__anon304
ui8CurCodec	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_UINT8      ui8CurCodec;                            \/*!< VDECFW_eCodecType - currently loaded codec.                *\/$/;"	m	struct:__anon137
ui8CustomQuantSlot	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT8	ui8CustomQuantSlot;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui8DCTable	vdec/apis/vdec/include/vdec_params.h	/^    IMG_UINT8  ui8DCTable;         \/*!<  Huffman DC tables.     *\/$/;"	m	struct:__anon197
ui8DQuant	vdec/firmware/include/vc1fw_data.h	/^    IMG_UINT8  ui8DQuant;                     \/\/< 6.2.8 (AP EP)\/J.1.13 Macroblock Quantization Flag (DQUANT)                        $/;"	m	struct:__anon249
ui8DeblockIDC	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT8	ui8DeblockIDC;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui8DisplayFlags	vdec/firmware/include/avsfw_data.h	/^    IMG_UINT8           ui8DisplayFlags;            \/*!< Flags for this picture for the display process *\/$/;"	m	struct:__anon255
ui8DisplayFlags	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT8           ui8DisplayFlags;        \/\/!< Flags for this picture for the display process$/;"	m	struct:__anon333
ui8DisplayFlags	vdec/firmware/include/mpeg2fw_data.h	/^    IMG_UINT8                    ui8DisplayFlags;      \/*!< Flags for this picture for the display process *\/$/;"	m	struct:__anon274
ui8DisplayFlags	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8            ui8DisplayFlags;                \/\/!< Flags for this picture for the display process$/;"	m	struct:__anon346
ui8DisplayFlags	vdec/firmware/include/realfw_data.h	/^    IMG_UINT8            ui8DisplayFlags;          \/\/!< Flags for this picture for the display process$/;"	m	struct:__anon283
ui8DisplayFlags	vdec/firmware/include/vc1fw_data.h	/^    IMG_UINT8 ui8DisplayFlags;               \/\/!< Flags for this picture for the display process$/;"	m	struct:__anon248
ui8DisplayFlags	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT8           ui8DisplayFlags;                            \/\/!< Flags for this picture for the display process$/;"	m	struct:__anon271
ui8DisplayFlags	vdec/firmware/include/vp8fw_data.h	/^    IMG_UINT8           ui8DisplayFlags;                            \/\/!< Flags for this picture for the display process$/;"	m	struct:__anon354
ui8DisplayOrderNum	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT8	ui8DisplayOrderNum;			\/\/!< Number of frames in the stream (incl. skipped)$/;"	m	struct:tag_IMG_SOURCE_BUFFER_PARAMS
ui8EnableSelStatsFlags	encode/kernel_device/include/apiinternal.h	/^    IMG_UINT8   ui8EnableSelStatsFlags;   \/\/!< Flags to enable selective first-pass statistics gathering by the hardware. Bit 1 - First Stage Motion Search Data, Bit 2 - Best Multipass MB Decision Data, Bit 3 - Best Multipass Motion Vectors. (First stage Table 2 motion vectors are always switched on)$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui8ExtraWBRetrieved	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT8	ui8ExtraWBRetrieved;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui8FCM	vdec/firmware/include/vc1fw_data.h	/^     IMG_UINT8 ui8FCM;$/;"	m	struct:__anon252
ui8FCM_REF0	vdec/firmware/include/vc1fw_data.h	/^     IMG_UINT8 ui8FCM_REF0;$/;"	m	struct:__anon252
ui8FCM_REF1	vdec/firmware/include/vc1fw_data.h	/^     IMG_UINT8 ui8FCM_REF1;$/;"	m	struct:__anon252
ui8FCM_REF2	vdec/firmware/include/vc1fw_data.h	/^     IMG_UINT8 ui8FCM_REF2;$/;"	m	struct:__anon252
ui8FCode	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^			IMG_UINT8	ui8FCode;			\/\/!< F Code (MP4 only)$/;"	m	struct:__anon535::__anon536::__anon538
ui8FPTYPE	vdec/firmware/include/vc1fw_data.h	/^     IMG_UINT8 ui8FPTYPE;$/;"	m	struct:__anon252
ui8FWFirstPipe	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT8		ui8FWFirstPipe;$/;"	m	struct:__anon549
ui8FWFirstPipe	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT8		ui8FWFirstPipe;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui8FWLastPipe	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT8		ui8FWLastPipe;$/;"	m	struct:__anon549
ui8FWLastPipe	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT8		ui8FWLastPipe;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui8FWNumPipes	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT8		ui8FWNumPipes;$/;"	m	struct:__anon549
ui8FWNumPipes	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT8		ui8FWNumPipes;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui8FWPipesToUseFlags	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT8		ui8FWPipesToUseFlags;$/;"	m	struct:__anon549
ui8FWPipesToUseFlags	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT8		ui8FWPipesToUseFlags;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui8FieldApplied	vdec/firmware/include/vc1fw_data.h	/^    IMG_UINT8   ui8FieldApplied[2];             \/\/!< field that applied the intensity compensation$/;"	m	struct:__anon247
ui8FrameCodingMode	vdec/firmware/include/vc1fw_data.h	/^    IMG_UINT8 ui8FrameCodingMode;                        \/\/!< Frame coding mode of reference frame$/;"	m	struct:__anon248
ui8FrameRate	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT8		ui8FrameRate;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui8Golden	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT8           ui8Golden;$/;"	m	struct:__anon271
ui8H263SourceFormat	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT8	ui8H263SourceFormat;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui8HalfFrameRate	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^			IMG_UINT8	ui8HalfFrameRate;	\/\/!< Half Frame Rate (MP4 only)$/;"	m	struct:__anon535::__anon536::__anon538
ui8HeldFlags	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT8           ui8HeldFlags;$/;"	m	struct:__anon271
ui8HighCmdCnt	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT8		ui8HighCmdCnt;	\/\/!< HIGH commands counter (used as ID)$/;"	m	struct:tag_HIGH_CMD_FIFO_ELEMENT
ui8HighestStorageNumber	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT8		ui8HighestStorageNumber;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui8HorzFactor	vdec/apis/vdec/include/vdec_params.h	/^    IMG_UINT8  ui8HorzFactor;  \/*!<  Horizontal scaling.    *\/$/;"	m	struct:__anon196
ui8Identifier	vdec/apis/vdec/include/vdec_params.h	/^    IMG_UINT8  ui8Identifier;  \/*!<  component identifier.  *\/$/;"	m	struct:__anon196
ui8InitialQpB	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT8		ui8InitialQpB;							\/\/!< Initial QP B frames (only field used by JPEG)$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui8InitialQpI	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT8		ui8InitialQpI;							\/\/!< Initial QP I frames (only field used by JPEG)$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui8InitialQpP	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT8		ui8InitialQpP;							\/\/!< Initial QP P frames (only field used by JPEG)$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui8InterIntraIndex	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT8	ui8InterIntraIndex;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui8Last	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT8           ui8Last;$/;"	m	struct:__anon271
ui8LevelId	vdec/apis/vdec/include/vdec_params.h	/^    IMG_UINT8   ui8LevelId;            \/*!< AVS level information.                                *\/$/;"	m	struct:__anon191
ui8LevelId	vdec/firmware/include/avsfw_data.h	/^    IMG_UINT8           ui8LevelId;                 \/*!< AVS level information.                                *\/$/;"	m	struct:__anon256
ui8LumScale	vdec/firmware/include/vc1fw_data.h	/^    IMG_UINT8   ui8LumScale;                    \/\/!< 1st lumscale parameters specified for this field$/;"	m	struct:__anon247
ui8LumScale1	vdec/firmware/include/vc1fw_data.h	/^     IMG_UINT8 ui8LumScale1[2];$/;"	m	struct:__anon252
ui8LumScale2	vdec/firmware/include/vc1fw_data.h	/^     IMG_UINT8 ui8LumScale2[2];$/;"	m	struct:__anon252
ui8LumShift	vdec/firmware/include/vc1fw_data.h	/^    IMG_UINT8   ui8LumShift;                    \/\/!< 1st lumshift parameters specified for this field$/;"	m	struct:__anon247
ui8LumShift1	vdec/firmware/include/vc1fw_data.h	/^     IMG_UINT8 ui8LumShift1[2];$/;"	m	struct:__anon252
ui8LumShift2	vdec/firmware/include/vc1fw_data.h	/^     IMG_UINT8 ui8LumShift2[2];$/;"	m	struct:__anon252
ui8MPEG2IntraDCPrecision	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT8		ui8MPEG2IntraDCPrecision;				\/\/!< Only used in MPEG2, 2 bit field (0 = 8 bit, 1 = 9 bit, 2 = 10 bit and 3=11 bit precision). Set to zero for other encode standards.$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui8MPEG2IntraDCPrecision	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT8	ui8MPEG2IntraDCPrecision; \/\/!< Only used in MPEG2, 2 bit field (0 = 8 bit, 1 = 9 bit, 2 = 10 bit and 3=11 bit precision). Set to zero for other encode standards.$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui8MTXWeightedImplicitBiPred	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT8		ui8MTXWeightedImplicitBiPred;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui8MasterPipeId	vdec/secure_media/secure_img/libraries/vxd/include/vxd_ext.h	/^    IMG_UINT8      ui8MasterPipeId;                        \/*!< Id of pipe that's master to this pipe.                     *\/$/;"	m	struct:__anon137
ui8MaxConsecutiveBFrames	vdec/firmware/include/vc1fw_data.h	/^    IMG_UINT8  ui8MaxConsecutiveBFrames;      \/\/< J.1.18 Maximum number of consecutive B frames (MAXBFRAMES)                        $/;"	m	struct:__anon249
ui8MaxQPVal	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT8	ui8MaxQPVal;		\/\/!< Maximum QP value to use$/;"	m	struct:__anon535
ui8MaxSlicesPerPicture	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT8		ui8MaxSlicesPerPicture;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui8MinQPVal	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT8	ui8MinQPVal;		\/\/!< Minimum QP value to use$/;"	m	struct:__anon535
ui8ModeConfig	vdec/firmware/include/vc1fw_data.h	/^     IMG_UINT8 ui8ModeConfig[2];$/;"	m	struct:__anon252
ui8ModeConfigComb	vdec/firmware/include/vc1fw_data.h	/^    IMG_UINT8  ui8ModeConfigComb;$/;"	m	struct:__anon246
ui8NalUnitType	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT8 ui8NalUnitType; \/\/!< nut of first ssh of picture, determines picture type$/;"	m	struct:__anon369
ui8NumCodedBuffers	encode/firmware/topaz_hp/fwlib/include/vxe_common.h	/^	IMG_UINT8 ui8NumCodedBuffers;$/;"	m	struct:__anon516
ui8NumComponent	vdec/apis/vdec/include/vdec_params.h	/^    IMG_UINT8  ui8NumComponent;  \/*!< total component in jpeg  *\/$/;"	m	struct:__anon192
ui8NumPocLtCurr	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT8 ui8NumPocLtCurr;$/;"	m	struct:__anon372
ui8NumPocLtFoll	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT8 ui8NumPocLtFoll;$/;"	m	struct:__anon372
ui8NumPocStCurrAfter	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT8 ui8NumPocStCurrAfter;$/;"	m	struct:__anon372
ui8NumPocStCurrBefore	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT8 ui8NumPocStCurrBefore;$/;"	m	struct:__anon372
ui8NumPocStFoll	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT8 ui8NumPocStFoll;$/;"	m	struct:__anon372
ui8NumSliceGroupMaps	vdec/apis/vdec/include/vdec_params.h	/^    IMG_UINT8       ui8NumSliceGroupMaps;                   \/*!< num_slice_groups_minus1 + 1                *\/$/;"	m	struct:__anon195
ui8NumViews	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT8   ui8NumViews;                          \/\/!< Number of views in this stream$/;"	m	struct:__anon328
ui8NumberOfICCompensations	vdec/firmware/include/vc1fw_data.h	/^    IMG_UINT8   ui8NumberOfICCompensations;     \/\/!< number of times this field is intensity compensated$/;"	m	struct:__anon247
ui8PartitionCount	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^            IMG_UINT8   ui8PartitionCount;$/;"	m	struct:__anon178::__anon179::__anon182
ui8PictureDistance	vdec/firmware/include/avsfw_data.h	/^    IMG_UINT8           ui8PictureDistance;$/;"	m	struct:__anon254
ui8Pipe	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^			 IMG_UINT8 ui8Pipe;$/;"	m	struct:__anon700::__anon701::__anon710
ui8Pipe	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^			 IMG_UINT8 ui8Pipe;$/;"	m	struct:__anon700::__anon701::__anon711
ui8Precision	vdec/apis/vdec/include/vdec_params.h	/^    IMG_UINT8  ui8Precision;     \/*!< precision                *\/$/;"	m	struct:__anon192
ui8Precision	vdec/firmware/include/jpegfw_data.h	/^    IMG_UINT8   ui8Precision;       \/*!<  Qunatisation precision          *\/$/;"	m	struct:__anon260
ui8PrevDisplayFlags	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT8   ui8PrevDisplayFlags;$/;"	m	struct:__anon336
ui8PrevDisplayFlags	vdec/firmware/include/vc1fw_data.h	/^     IMG_UINT8 ui8PrevDisplayFlags;$/;"	m	struct:__anon252
ui8Profile	vdec/firmware/include/vc1fw_data.h	/^    IMG_UINT8  ui8Profile;                    \/\/<                                                                                                                                                                   $/;"	m	struct:__anon249
ui8ProfileId	vdec/apis/vdec/include/vdec_params.h	/^    IMG_UINT8   ui8ProfileId;          \/*!< AVS profile information.                              *\/$/;"	m	struct:__anon191
ui8ProfileId	vdec/firmware/include/avsfw_data.h	/^    IMG_UINT8           ui8ProfileId;               \/*!< AVS profile information.                              *\/$/;"	m	struct:__anon256
ui8QuantTable	vdec/apis/vdec/include/vdec_params.h	/^    IMG_UINT8  ui8QuantTable;  \/*!<  Qunatisation tables .  *\/$/;"	m	struct:__anon196
ui8Quantizer	vdec/firmware/include/vc1fw_data.h	/^    IMG_UINT8  ui8Quantizer;                  \/\/< 6.2.11 (AP EP)\/J.1.19 Quantizer (QUANTIZER) Incorporates bSequenceQuantizerExplicit $/;"	m	struct:__anon249
ui8REFDIST_BWD	vdec/firmware/include/vc1fw_data.h	/^     IMG_UINT8 ui8REFDIST_BWD;$/;"	m	struct:__anon252
ui8RangeMapChroma	vdec/firmware/include/vc1fw_data.h	/^    IMG_UINT8  ui8RangeMapChroma;             \/\/< 6.2.16.1 Range Mapping Chroma (RANGE_MAPUV)                                                   $/;"	m	struct:__anon249
ui8RangeMapLuma	vdec/firmware/include/vc1fw_data.h	/^    IMG_UINT8  ui8RangeMapLuma;               \/\/< 6.2.15.1 Range Mapping Luma (RANGE_MAPY)                                                      $/;"	m	struct:__anon249
ui8RefSpacing	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT8		ui8RefSpacing;$/;"	m	struct:tag_IMG_MTX_VIDEO_CONTEXT
ui8SamplePrecision	vdec/apis/vdec/include/vdec_params.h	/^    IMG_UINT8   ui8SamplePrecision;    \/*!< precision of luma and chroma samples.                 *\/$/;"	m	struct:__anon191
ui8SamplePrecision	vdec/firmware/include/avsfw_data.h	/^    IMG_UINT8           ui8SamplePrecision;         \/*!< precision of luma and chroma samples.                 *\/$/;"	m	struct:__anon256
ui8ScaleFactor	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT8	ui8ScaleFactor;		\/\/!< Scale Factor used to limit the range of arithmetic with high resolutions and bitrates	$/;"	m	struct:__anon535
ui8SeInitQPB	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT8	ui8SeInitQPB;		\/\/!< Initial QP for sequence (B frames)$/;"	m	struct:__anon535
ui8SeInitQPI	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT8	ui8SeInitQPI;		\/\/!< Initial QP for sequence (I frames)$/;"	m	struct:__anon535
ui8SeInitQPP	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT8	ui8SeInitQPP;		\/\/!< Initial QP for sequence (P frames)$/;"	m	struct:__anon535
ui8Size	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT8			ui8Size;		\/\/!< Number of bits of coded data to be inserted$/;"	m	struct:__anon532
ui8SliceVertPos	vdec/firmware/include/mpeg2fw_data.h	/^    IMG_UINT8                    ui8SliceVertPos;      \/*!< Slice vertical position *\/$/;"	m	struct:__anon277
ui8SlicesPerPicture	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT8	ui8SlicesPerPicture;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui8SlotNum	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT8	ui8SlotNum;					\/\/!< Source slot number$/;"	m	struct:tag_IMG_SOURCE_BUFFER_PARAMS
ui8SlotsInUse	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT8			ui8SlotsInUse;								\/\/!< Number of source slots$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui8SlotsRequired	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT8			ui8SlotsRequired;							\/\/!< Number of source slots to be consumed$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui8SocketId	encode/kernel_device/include/topaz_device.h	/^	IMG_UINT8	ui8SocketId;$/;"	m	struct:IMG_COMM_SOCKET_tag
ui8SourceSlotReserved	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT8		ui8SourceSlotReserved;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui8StartCodeSuffix	vdec/secure_media/secure_img/libraries/bspp/include/bspp.h	/^    IMG_UINT8               ui8StartCodeSuffix; \/*!< Start code suffix to use when VDECDD_BSSEG_INSERT_STARTCODE$/;"	m	struct:__anon176
ui8Symbol	vdec/firmware/include/vp6fw_data.h	/^    IMG_UINT8 ui8Symbol;    \/\/ Symbol$/;"	m	struct:__anon263
ui8TilingScheme	vdec/firmware/include/vdecfw.h	/^    IMG_UINT8       ui8TilingScheme;                                            \/*!< MMU_CONTROL2      *\/$/;"	m	struct:__anon315
ui8VCMIFrameQP	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT8		ui8VCMIFrameQP;			\/\/!< VCM I frame QP$/;"	m	struct:tag_IMG_PICMGMT_RC_UPDATE_DATA
ui8VP3VersionNo	vdec/apis/vdec/include/vdec_params.h	/^    IMG_UINT8  ui8VP3VersionNo;  \/*!< Version number.  *\/$/;"	m	struct:__anon193
ui8Val	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^                          		 IMG_UINT8 ui8Val;$/;"	m	struct:__anon700::__anon701::__anon711
ui8Value	vdec/firmware/include/jpegfw_data.h	/^    IMG_UINT8 ui8Value;$/;"	m	struct:__anon258
ui8VdmcModeConfig	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT8   ui8VdmcModeConfig;                          \/\/!< Value for MSVDX_CMDS_SLICE_PARAMS_MODE_CONFIG$/;"	m	struct:__anon331
ui8VertFactor	vdec/apis/vdec/include/vdec_params.h	/^    IMG_UINT8  ui8VertFactor;  \/*!<  Verticale scaling      *\/$/;"	m	struct:__anon196
ui8VidCtxNum	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT8		ui8VidCtxNum;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui8ViewDpbOffset	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT8           ui8ViewDpbOffset;       \/*!< When picture is in the DPB Offset to use into$/;"	m	struct:__anon333
ui8VlcTablesNum	vdec/firmware/include/vdecfw.h	/^    IMG_UINT8 ui8VlcTablesNum;$/;"	m	struct:__anon319
ui8WeightedBiPred	encode/kernel_device/include/apiinternal.h	/^	IMG_UINT8 ui8WeightedBiPred;$/;"	m	struct:tag_IMG_VIDEO_CONTEXT
ui8WightedBiPredFlag	vdec/apis/vdec/include/vdec_params.h	/^    IMG_UINT8       ui8WightedBiPredFlag;                   \/*!< weighted_bipred_idc;                       *\/$/;"	m	struct:__anon195
ui8_InterSumSatdHi	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT8	ui8_InterSumSatdHi;	\/\/!< High 8 bits for the inter sum satd$/;"	m	struct:__anon554
ui8_IntraSumSatdHi	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT8	ui8_IntraSumSatdHi;	\/\/!< High 8 bits for the intra sum satd$/;"	m	struct:__anon554
uiAddr	imgvideo/port_fwrk/include/servicesext.h	/^typedef struct {IMG_UINTPTR uiAddr;} IMG_DEV_VIRTADDR;$/;"	m	struct:__anon603
uiFractionalBits	encode/firmware/topaz_hp/fwlib/include/defs.h	/^	IMG_UINT32	uiFractionalBits;$/;"	m	struct:_FIXED_POINT_
uiReserved1	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT8   uiReserved1;$/;"	m	struct:tag_IMG_SOURCE_BUFFER_PARAMS
uiReserved2	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT8   uiReserved2;$/;"	m	struct:tag_IMG_SOURCE_BUFFER_PARAMS
uipPPSInfoDest	vdec/firmware/include/vdecfw.h	/^        IMG_UINTPTR             uipPPSInfoDest;$/;"	m	struct:__anon323
uipPPSInfoSource	vdec/firmware/include/vdecfw.h	/^    VDECFW_SHARED_UINTPTR   uipPPSInfoSource;                   \/*!< Address of PPS Info in the Host (secure)                                                                               *\/$/;"	m	struct:__anon317
uipSecondPPSInfoDest	vdec/firmware/include/vdecfw.h	/^        IMG_UINTPTR             uipSecondPPSInfoDest;$/;"	m	struct:__anon323
uipSecondPPSInfoSource	vdec/firmware/include/vdecfw.h	/^    VDECFW_SHARED_UINTPTR   uipSecondPPSInfoSource;             \/*!< Address of Second PPS Info in the Host (secure)                                                                        *\/$/;"	m	struct:__anon317
uipSequenceInfoDest	vdec/firmware/include/vdecfw.h	/^        IMG_UINTPTR             uipSequenceInfoDest;$/;"	m	struct:__anon323
uipSequenceInfoSource	vdec/firmware/include/vdecfw.h	/^    VDECFW_SHARED_UINTPTR   uipSequenceInfoSource;              \/*!< Address of Sequence Info in the Host (secure)                                                                          *\/$/;"	m	struct:__anon317
uipVPSInfoDest	vdec/firmware/include/vdecfw.h	/^        IMG_UINTPTR             uipVPSInfoDest;$/;"	m	struct:__anon323
uipValue	imgvideo/imglib/libraries/talmmu_api/code/hash.c	/^	IMG_UINTPTR uipValue;$/;"	m	struct:sBucket	file:
uispCtrlSaveAddr	vdec/firmware/include/vdecfw.h	/^    VDECFW_SHARED_UINTPTR   uispCtrlSaveAddr;                   \/*!< Address to save the "buffer control" data.                                                                             *\/$/;"	m	struct:__anon317
uispCtxLoadAddr	vdec/firmware/include/vdecfw.h	/^    VDECFW_SHARED_UINTPTR   uispCtxLoadAddr;                    \/*!< Address from which to load the parser context data.                                                                    *\/$/;"	m	struct:__anon317
uispCtxSaveAddr	vdec/firmware/include/vdecfw.h	/^    VDECFW_SHARED_UINTPTR   uispCtxSaveAddr;                    \/*!< Address to save the parser state data including the updated "parser context data".                                     *\/$/;"	m	struct:__anon317
uispPsrDataLoadAddr	vdec/firmware/include/vdecfw.h	/^    VDECFW_SHARED_UINTPTR   uispPsrDataLoadAddr;                \/*!< DMA base address from which to load the parser data section.                                                           *\/$/;"	m	struct:__anon316
uispPsrHdrAddr	vdec/firmware/include/vdecfw.h	/^    VDECFW_SHARED_UINTPTR   uispPsrHdrAddr;                     \/*!< Address of parser picture header.                                                                                      *\/$/;"	m	struct:__anon317
uispPsrTextLoadAddr	vdec/firmware/include/vdecfw.h	/^    VDECFW_SHARED_UINTPTR   uispPsrTextLoadAddr;                \/*!< DMA base address from which to load the parser code text section and first portion of data section (const data).       *\/$/;"	m	struct:__anon316
uispVlcIdxTableAddr	vdec/firmware/include/vdecfw.h	/^    VDECFW_SHARED_UINTPTR   uispVlcIdxTableAddr;                \/*!< Address of VLC index table data.                                                                                       *\/$/;"	m	struct:__anon317
uispVlcTablesAddr	vdec/firmware/include/vdecfw.h	/^    VDECFW_SHARED_UINTPTR   uispVlcTablesAddr;                  \/*!< Address of VLC table data.                                                                                             *\/$/;"	m	struct:__anon317
unified_ops	imgvideo/port_fwrk/libraries/sysmem/unified/code/sysmem_api_km.c	/^static SYSMEM_Ops unified_ops = {$/;"	v	file:
uniq	imgvideo/port_fwrk/libraries/sysos/linux/code/sysos_api_km.c	/^    void *         uniq;$/;"	m	struct:s_nestlock	file:
updateDeviceMemory	encode/kernel_device/include/memmgr_km.h	101;"	d
updateDeviceMemory	encode/kernel_device/include/memmgr_km.h	108;"	d
updateDeviceMemoryRegion	encode/kernel_device/include/memmgr_km.h	102;"	d
updateDeviceMemoryRegion	encode/kernel_device/include/memmgr_km.h	109;"	d
updateHostMemory	encode/kernel_device/include/memmgr_km.h	103;"	d
updateHostMemory	encode/kernel_device/include/memmgr_km.h	110;"	d
updateHostMemoryRegion	encode/kernel_device/include/memmgr_km.h	104;"	d
updateHostMemoryRegion	encode/kernel_device/include/memmgr_km.h	111;"	d
updateMemoryHelper	imgvideo/port_fwrk/libraries/sysmem/unified/code/sysmem_api_km.c	428;"	d	file:
updateMemoryRegionHelper	imgvideo/port_fwrk/libraries/sysmem/unified/code/sysmem_api_km.c	/^static inline void updateMemoryRegionHelper(SYSMEMU_sPages *psPages, maint func, SYSMEM_UpdateDirection dir, IMG_UINT32 offset, IMG_UINT32 size) {$/;"	f	file:
updateNonMMUDeviceMemory	encode/kernel_device/include/memmgr_km.h	106;"	d
upsampling	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8  upsampling;                                   \/\/ 1    bslbf$/;"	m	struct:__anon341
uptr	imgvideo/include/img_types.h	/^    void __user * uptr;$/;"	m	union:sysbrg_user_pointer_struct
usedSocket	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^                          		 sysbrg_user_pointer usedSocket;$/;"	m	struct:__anon700::__anon701::__anon704
usedSockets	encode/kernel_device/include/topaz_device.h	/^	IMG_UINT32				usedSockets;$/;"	m	struct:__anon509
used_by_curr_pic_lt_sps_flag	vdec/firmware/include/hevcfw_data.h	/^    IMG_UINT8 used_by_curr_pic_lt_sps_flag[HEVCFW_MAX_NUM_LT_REF_PICS];$/;"	m	struct:__anon363
value	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^	unsigned long			value;$/;"	m	struct:imgpci_reg32
values	encode/firmware/topaz_hp/fwlib/include/MTX_FwIF.h	/^	IMG_UINT* values;$/;"	m	struct:tag_IMG_FW_INT_DEFINES_TABLE
vdec_device	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	/^static SYSDEVU_sInfo vdec_device = {IMG_NULL, SYS_DEVICE("VDEC", VDEC, IMG_FALSE)};$/;"	v	file:
vdec_of_match	vdec/platform/sysdev/sysdev_hisi.c	/^static const struct of_device_id vdec_of_match[] = {$/;"	v	typeref:struct:of_device_id	file:
vdec_reg_paddr	vdec/platform/sysdev/sysdev_arm_goldfish.c	/^IMG_PHYSADDR vdec_reg_paddr = 0;$/;"	v
vdec_reg_paddr	vdec/platform/sysdev/sysdev_hisi.c	/^IMG_PHYSADDR vdec_reg_paddr = 0;$/;"	v
vdec_reg_size	vdec/platform/sysdev/sysdev_arm_goldfish.c	/^unsigned int vdec_reg_size = 0;$/;"	v
vdec_reg_size	vdec/platform/sysdev/sysdev_hisi.c	/^unsigned int vdec_reg_size = 0;$/;"	v
vdec_reg_vaddr	vdec/platform/sysdev/sysdev_arm_goldfish.c	/^void *vdec_reg_vaddr;$/;"	v
vdec_reg_vaddr	vdec/platform/sysdev/sysdev_hisi.c	/^void *vdec_reg_vaddr;$/;"	v
vdecdd-objs	vdec/Makefile	/^vdecdd-objs :=  kernel_device\/libraries\/null\/code\/null_device_km.o kernel_device\/libraries\/vdecdd\/libcomp\/decoder\/code\/decoder.o kernel_device\/libraries\/vdecdd\/libcomp\/decoder\/code\/hwctrl_api.o kernel_device\/libraries\/vdecdd\/libcomp\/decoder\/code\/translation_api.o kernel_device\/libraries\/vdecdd\/libcomp\/decoder\/code\/scaler_setup.o kernel_device\/libraries\/vdecdd\/libcomp\/decoder\/code\/msvdx_int.o kernel_device\/libraries\/vdecdd\/libcomp\/decoder\/code\/msvdx_msg.o kernel_device\/libraries\/vdecdd\/libcomp\/decoder\/code\/dec_resources.o kernel_device\/libraries\/vdecdd\/libcomp\/decoder\/code\/h264_vlc.o kernel_device\/libraries\/vdecdd\/libcomp\/decoder\/code\/h264_idx.o kernel_device\/libraries\/vdecdd\/libcomp\/decoder\/code\/mpeg4_vlc.o kernel_device\/libraries\/vdecdd\/libcomp\/decoder\/code\/mpeg4_idx.o kernel_device\/libraries\/vdecdd\/libcomp\/decoder\/code\/vp8_vlc.o kernel_device\/libraries\/vdecdd\/libcomp\/decoder\/code\/vp8_idx.o kernel_device\/libraries\/vdecdd\/libcomp\/decoder\/code\/vp6_vlc.o kernel_device\/libraries\/vdecdd\/libcomp\/decoder\/code\/vp6_idx.o kernel_device\/libraries\/vdecdd\/libcomp\/decoder\/code\/mpeg2_vlc.o kernel_device\/libraries\/vdecdd\/libcomp\/decoder\/code\/mpeg2_idx.o kernel_device\/libraries\/vdecdd\/libcomp\/decoder\/code\/vc1_vlc.o kernel_device\/libraries\/vdecdd\/libcomp\/decoder\/code\/vc1_idx.o kernel_device\/libraries\/vdecdd\/code\/core_api.o kernel_device\/libraries\/vdecdd\/code\/plant.o kernel_device\/libraries\/vdecdd\/code\/resource.o kernel_device\/libraries\/vdecdd\/code\/scheduler.o kernel_device\/libraries\/vdecdd\/code\/vdecdd_mmu.o kernel_device\/libraries\/vdecdd\/code\/vdecdd_km.o kernel_device\/libraries\/vdecdd\/libcomp\/vdecdd_utils\/code\/vdecdd_utils.o kernel_device\/libraries\/vdecdd\/libcomp\/vdecdd_utils\/code\/vdecdd_utils_buf.o secure_media\/secure_img\/libraries\/vxd\/code\/vxd_io.o secure_media\/secure_img\/libraries\/vxd\/code\/msvdx_io.o secure_media\/secure_img\/libraries\/vxd\/code\/mtxio.o secure_media\/secure_img\/libraries\/device_interface\/code\/secdev_default.o platform\/sysdev\/sysdev_hisi.o firmware\/bin\/vdecfw_bin.o ..\/imgvideo\/rpc\/sysbrg\/src\/vdecdd_server.o$/;"	m
vdecddkm_GetStreamContext	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	/^static IMG_RESULT vdecddkm_GetStreamContext($/;"	f	file:
vdecddutils_GetCodedSize	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^vdecddutils_GetCodedSize($/;"	f	file:
vdecddutils_GetFixedRowStride	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^static IMG_UINT32 vdecddutils_GetFixedRowStride($/;"	f	file:
vdecddutils_GetRenderInfo	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^vdecddutils_GetRenderInfo($/;"	f	file:
vdecddutils_GetRenderInfo1	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^vdecddutils_GetRenderInfo1($/;"	f	file:
vdecddutils_GetStride	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^static IMG_RESULT vdecddutils_GetStride($/;"	f	file:
vdecddutils_GetTiledRowStride	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^static IMG_UINT32 vdecddutils_GetTiledRowStride($/;"	f	file:
vdecddutils_OooPicAvsGetMaxNum	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^static IMG_RESULT vdecddutils_OooPicAvsGetMaxNum($/;"	f	file:
vdecddutils_OooPicH264GetMaxNum	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^static IMG_RESULT vdecddutils_OooPicH264GetMaxNum($/;"	f	file:
vdecddutils_OooPicJpegGetMaxNum	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^static IMG_RESULT vdecddutils_OooPicJpegGetMaxNum($/;"	f	file:
vdecddutils_OooPicMpeg2GetMaxNum	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^static IMG_RESULT vdecddutils_OooPicMpeg2GetMaxNum($/;"	f	file:
vdecddutils_OooPicMpeg4GetMaxNum	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^static IMG_RESULT vdecddutils_OooPicMpeg4GetMaxNum($/;"	f	file:
vdecddutils_OooPicMpeg4SHeadersGetMaxNum	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^static IMG_RESULT vdecddutils_OooPicMpeg4SHeadersGetMaxNum($/;"	f	file:
vdecddutils_OooPicRealGetMaxNum	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^static IMG_RESULT vdecddutils_OooPicRealGetMaxNum($/;"	f	file:
vdecddutils_OooPicVc1GetMaxNum	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^static IMG_RESULT vdecddutils_OooPicVc1GetMaxNum($/;"	f	file:
vdecddutils_OooPicVp6GetMaxNum	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^static IMG_RESULT vdecddutils_OooPicVp6GetMaxNum($/;"	f	file:
vdecddutils_OooPicVp8GetMaxNum	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^static IMG_RESULT vdecddutils_OooPicVp8GetMaxNum($/;"	f	file:
vdecddutils_RefPicAvsGetMaxNum	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^static IMG_RESULT vdecddutils_RefPicAvsGetMaxNum($/;"	f	file:
vdecddutils_RefPicH264GetMaxNum	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^static IMG_RESULT vdecddutils_RefPicH264GetMaxNum($/;"	f	file:
vdecddutils_RefPicHEVCGetMaxNum	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^IMG_RESULT vdecddutils_RefPicHEVCGetMaxNum($/;"	f
vdecddutils_RefPicJpegGetMaxNum	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^static IMG_RESULT vdecddutils_RefPicJpegGetMaxNum($/;"	f	file:
vdecddutils_RefPicMpeg2GetMaxNum	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^static IMG_RESULT vdecddutils_RefPicMpeg2GetMaxNum($/;"	f	file:
vdecddutils_RefPicMpeg4GetMaxNum	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^static IMG_RESULT vdecddutils_RefPicMpeg4GetMaxNum($/;"	f	file:
vdecddutils_RefPicMpeg4SHeadersGetMaxNum	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^static IMG_RESULT vdecddutils_RefPicMpeg4SHeadersGetMaxNum($/;"	f	file:
vdecddutils_RefPicRealGetMaxNum	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^static IMG_RESULT vdecddutils_RefPicRealGetMaxNum($/;"	f	file:
vdecddutils_RefPicVc1GetMaxNum	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^static IMG_RESULT vdecddutils_RefPicVc1GetMaxNum($/;"	f	file:
vdecddutils_RefPicVp6GetMaxNum	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^static IMG_RESULT vdecddutils_RefPicVp6GetMaxNum($/;"	f	file:
vdecddutils_RefPicVp8GetMaxNum	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^static IMG_RESULT vdecddutils_RefPicVp8GetMaxNum($/;"	f	file:
vdecddutils_UpdateRendPictSize	vdec/kernel_device/libraries/vdecdd/libcomp/vdecdd_utils/code/vdecdd_utils_buf.c	/^vdecddutils_UpdateRendPictSize($/;"	f	file:
vdeckm_fnDevConnect	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	/^static IMG_RESULT vdeckm_fnDevConnect ($/;"	f	file:
vdeckm_fnDevDeinit	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	/^static IMG_VOID vdeckm_fnDevDeinit ($/;"	f	file:
vdeckm_fnDevDisconnect	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	/^static IMG_RESULT vdeckm_fnDevDisconnect ($/;"	f	file:
vdeckm_fnDevInit	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	/^static IMG_RESULT vdeckm_fnDevInit ($/;"	f	file:
vdeckm_fnDevKmHisr	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	/^static IMG_VOID vdeckm_fnDevKmHisr($/;"	f	file:
vdeckm_fnDevKmLisr	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	/^static IMG_BOOL vdeckm_fnDevKmLisr($/;"	f	file:
vdeckm_fnDevPowerPostS0	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	/^static IMG_VOID vdeckm_fnDevPowerPostS0($/;"	f	file:
vdeckm_fnDevPowerPreS5	vdec/kernel_device/libraries/vdecdd/code/vdecdd_km.c	/^static IMG_VOID vdeckm_fnDevPowerPreS5($/;"	f	file:
venc_of_match	encode/platform/sysdev/sysdev_hisi.c	/^static const struct of_device_id venc_of_match[] = {$/;"	v	typeref:struct:of_device_id	file:
version	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^	IMG_CHAR *              version;$/;"	m	struct:imgpci_info
version2_complexity_estimation_disable	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8  version2_complexity_estimation_disable;       \/\/ 1    bslbf$/;"	m	struct:__anon341
video_metadata_t	encode/kernel_device/include/apiinternal.h	/^} video_metadata_t;$/;"	t	typeref:struct:__anon506
video_object_layer_height	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT16  video_object_layer_height;$/;"	m	struct:__anon342
video_object_layer_shape	vdec/firmware/include/mpeg4fw_data.h	/^    MPEG4FW_eVideoObjectLayerShape  video_object_layer_shape;$/;"	m	struct:__anon342
video_object_layer_width	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT16  video_object_layer_width;$/;"	m	struct:__anon342
vlc_bits	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8  vlc_bits;                                     \/\/ 1    bslbf$/;"	m	struct:__anon341
vlc_symbols	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT8  vlc_symbols;                                  \/\/ 1    bslbf$/;"	m	struct:__anon341
vma_count	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^	IMG_INT32   			vma_count;$/;"	m	struct:imgpci_device
vop_time_increment_resolution	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT16  vop_time_increment_resolution;$/;"	m	struct:__anon342
vstart	imgvideo/port_fwrk/libraries/sysmem/carveout/code/sysmem_api_km.c	/^    IMG_UINTPTR  vstart;$/;"	m	struct:priv_params	file:
vstart	imgvideo/port_fwrk/libraries/sysmem/devif/code/sysmem_api_km.c	/^    IMG_UINTPTR  vstart;$/;"	m	struct:priv_params	file:
wait	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_drv.c	/^    wait_queue_head_t  wait;$/;"	m	struct:sysbrg_device	file:
wait	imgvideo/port_fwrk/libraries/sysbrg/linux/code/sysbrg_pdump.h	/^	wait_queue_head_t		wait;$/;"	m	struct:imgpci_device
wbfifo_Add	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^wbfifo_Add($/;"	f
wbfifo_Clear	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^wbfifo_Clear($/;"	f
wbfifo_Get	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^wbfifo_Get($/;"	f
wbfifo_IsEmpty	encode/kernel_device/libraries/topaz_hp/code/hostutils.c	/^wbfifo_IsEmpty($/;"	f
weight	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_INT32			weight[3][2];$/;"	m	struct:__anon543
weight_flag	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_BOOL8			weight_flag[3][2];			\/\/ Y, Cb, Cr Support for 2 ref pictures on P, or 1 pic in each direction on B.$/;"	m	struct:__anon543
weighted_bipred_flag	vdec/firmware/include/hevcfw_data.h	/^        unsigned weighted_bipred_flag : 1;$/;"	m	struct:__anon366::__anon367
weighted_bipred_idc	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_UINT8			weighted_bipred_idc;$/;"	m	struct:__anon543
weighted_bipred_idc	vdec/firmware/include/h264fw_data.h	/^    IMG_UINT8   weighted_bipred_idc;                        \/\/!< syntax element from bitstream - 2 bit$/;"	m	struct:__anon330
weighted_pred_flag	encode/firmware/topaz_hp/fwlib/include/topazscfwif.h	/^	IMG_BOOL8			weighted_pred_flag;			\/\/ Corresponds to field in the pps$/;"	m	struct:__anon543
weighted_pred_flag	vdec/firmware/include/h264fw_data.h	/^    IMG_BOOL8   weighted_pred_flag;                         \/\/!< syntax element from bitstream - 1 bit$/;"	m	struct:__anon330
weighted_pred_flag	vdec/firmware/include/hevcfw_data.h	/^        unsigned weighted_pred_flag : 1;$/;"	m	struct:__anon366::__anon367
width	vdec/firmware/include/mpeg4fw_data.h	/^    IMG_UINT16  width;   \/\/ values in pixels derived from source format$/;"	m	struct:__anon343
wrapu_fnCompAttach	imgvideo/kernel_comp/libraries/wrap_utils/code/wrap_utils.c	/^static IMG_RESULT wrapu_fnCompAttach ($/;"	f	file:
wrapu_fnCompConnect	imgvideo/kernel_comp/libraries/wrap_utils/code/wrap_utils.c	/^static IMG_RESULT wrapu_fnCompConnect ($/;"	f	file:
wrapu_fnCompDisconnect	imgvideo/kernel_comp/libraries/wrap_utils/code/wrap_utils.c	/^static IMG_RESULT wrapu_fnCompDisconnect ($/;"	f	file:
writeMemRefToMemRef	encode/kernel_device/libraries/topaz_hp/code/memmgr/memmgr_km.c	/^IMG_VOID writeMemRefToMemRef($/;"	f
writeMemoryRef	encode/kernel_device/libraries/topaz_hp/code/memmgr/memmgr_km.c	/^IMG_VOID writeMemoryRef($/;"	f
writeMemoryRefNoMMU	encode/kernel_device/libraries/topaz_hp/code/memmgr/memmgr_km.c	/^IMG_VOID writeMemoryRefNoMMU($/;"	f
writereg32	encode/platform/sysdev/sysdev_pci.c	/^static void	writereg32(struct pci_dev *dev, int bar, unsigned long offset, int val)$/;"	f	file:
writereg32	vdec/platform/sysdev/sysdev_cedarview.c	/^static void    writereg32(struct pci_dev *dev, int bar, unsigned long offset, int val)$/;"	f	file:
writereg32	vdec/platform/sysdev/sysdev_fpga.c	/^static void writereg32($/;"	f	file:
x0	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_INT16	x0;$/;"	m	struct:_IMG_RECT_16_
x0	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_INT32	x0;$/;"	m	struct:_IMG_RECT_
x1	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_INT16	x1;$/;"	m	struct:_IMG_RECT_16_
x1	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_INT32	x1;$/;"	m	struct:_IMG_RECT_
xCOMMKM_CloseSocketResp	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^			IMG_ERRORCODE		xCOMMKM_CloseSocketResp;$/;"	m	struct:__anon716::__anon717::__anon721
xCOMMKM_GetFwConfigIntResp	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^			IMG_UINT32		xCOMMKM_GetFwConfigIntResp;$/;"	m	struct:__anon716::__anon717::__anon725
xCOMMKM_InitializeResp	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^			IMG_ERRORCODE		xCOMMKM_InitializeResp;$/;"	m	struct:__anon716::__anon717::__anon718
xCOMMKM_IsIdleResp	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^			IMG_BOOL		xCOMMKM_IsIdleResp;$/;"	m	struct:__anon716::__anon717::__anon727
xCOMMKM_LoadBiasResp	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^			IMG_ERRORCODE		xCOMMKM_LoadBiasResp;$/;"	m	struct:__anon716::__anon717::__anon724
xCOMMKM_OpenSocketResp	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^			IMG_ERRORCODE		xCOMMKM_OpenSocketResp;$/;"	m	struct:__anon716::__anon717::__anon719
xCOMMKM_RecvResp	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^			IMG_ERRORCODE		xCOMMKM_RecvResp;$/;"	m	struct:__anon716::__anon717::__anon723
xCOMMKM_SendResp	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^			IMG_ERRORCODE		xCOMMKM_SendResp;$/;"	m	struct:__anon716::__anon717::__anon722
xCOMMKM_SetupSocketResp	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^			IMG_ERRORCODE		xCOMMKM_SetupSocketResp;$/;"	m	struct:__anon716::__anon717::__anon720
xCOMM_GetPipeUsageResp	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^			IMG_UINT8		xCOMM_GetPipeUsageResp;$/;"	m	struct:__anon716::__anon717::__anon726
xDBGEVENT_SimulateResumeResp	imgvideo/rpc/sysbrg/src/dbgevent_api_rpc.h	/^			IMG_RESULT		xDBGEVENT_SimulateResumeResp;$/;"	m	struct:__anon652::__anon653::__anon655
xDBGEVENT_SimulateSuspendResp	imgvideo/rpc/sysbrg/src/dbgevent_api_rpc.h	/^			IMG_RESULT		xDBGEVENT_SimulateSuspendResp;$/;"	m	struct:__anon652::__anon653::__anon654
xDBGOPTBRG_GetResp	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^			SYSBRG_UINT64		xDBGOPTBRG_GetResp;$/;"	m	struct:__anon741::__anon742::__anon745
xDBGOPTBRG_GetWithKeyResp	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^			SYSBRG_UINT64		xDBGOPTBRG_GetWithKeyResp;$/;"	m	struct:__anon741::__anon742::__anon747
xDBGOPTBRG_InitialiseResp	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^			IMG_RESULT		xDBGOPTBRG_InitialiseResp;$/;"	m	struct:__anon741::__anon742::__anon743
xDBGOPTBRG_SetResp	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^			IMG_RESULT		xDBGOPTBRG_SetResp;$/;"	m	struct:__anon741::__anon742::__anon744
xDBGOPTBRG_SetWithKeyResp	imgvideo/rpc/sysbrg/src/dbgopt_api_rpc.h	/^			IMG_RESULT		xDBGOPTBRG_SetWithKeyResp;$/;"	m	struct:__anon741::__anon742::__anon746
xDMAN_CloseDeviceResp	imgvideo/rpc/sysbrg/src/dman_api_rpc.h	/^			IMG_RESULT		xDMAN_CloseDeviceResp;$/;"	m	struct:__anon755::__anon756::__anon759
xDMAN_DeinitialiseResp	imgvideo/rpc/sysbrg/src/dman_api_rpc.h	/^			IMG_RESULT		xDMAN_DeinitialiseResp;$/;"	m	struct:__anon755::__anon756::__anon758
xDMAN_GetDeviceIdResp	imgvideo/rpc/sysbrg/src/dman_api_rpc.h	/^			IMG_RESULT		xDMAN_GetDeviceIdResp;$/;"	m	struct:__anon755::__anon756::__anon760
xDMAN_GetKmBuildFlagsResp	imgvideo/rpc/sysbrg/src/dman_api_rpc.h	/^			IMG_RESULT		xDMAN_GetKmBuildFlagsResp;$/;"	m	struct:__anon755::__anon756::__anon761
xDMAN_InitialiseResp	imgvideo/rpc/sysbrg/src/dman_api_rpc.h	/^			IMG_RESULT		xDMAN_InitialiseResp;$/;"	m	struct:__anon755::__anon756::__anon757
xDMAN_OpenDevice1Resp	imgvideo/rpc/sysbrg/src/dman_api_rpc.h	/^			IMG_RESULT		xDMAN_OpenDevice1Resp;$/;"	m	struct:__anon755::__anon756::__anon762
xPALLOC_Alloc1Resp	imgvideo/rpc/sysbrg/src/page_alloc_rpc.h	/^			IMG_RESULT		xPALLOC_Alloc1Resp;$/;"	m	struct:__anon780::__anon781::__anon784
xPALLOC_AttachToConnectionResp	imgvideo/rpc/sysbrg/src/page_alloc_rpc.h	/^			IMG_RESULT		xPALLOC_AttachToConnectionResp;$/;"	m	struct:__anon780::__anon781::__anon782
xPALLOC_Free1Resp	imgvideo/rpc/sysbrg/src/page_alloc_rpc.h	/^			IMG_RESULT		xPALLOC_Free1Resp;$/;"	m	struct:__anon780::__anon781::__anon786
xPALLOC_Import1Resp	imgvideo/rpc/sysbrg/src/page_alloc_rpc.h	/^			IMG_RESULT		xPALLOC_Import1Resp;$/;"	m	struct:__anon780::__anon781::__anon785
xPALLOC_Initialise1Resp	imgvideo/rpc/sysbrg/src/page_alloc_rpc.h	/^			IMG_RESULT		xPALLOC_Initialise1Resp;$/;"	m	struct:__anon780::__anon781::__anon783
xTOPAZKM_GetCoreDes1Resp	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^			IMG_UINT32		xTOPAZKM_GetCoreDes1Resp;$/;"	m	struct:__anon716::__anon717::__anon729
xTOPAZKM_GetCoreRevResp	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^			IMG_UINT32		xTOPAZKM_GetCoreRevResp;$/;"	m	struct:__anon716::__anon717::__anon730
xTOPAZKM_GetNumPipesResp	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^			IMG_UINT32		xTOPAZKM_GetNumPipesResp;$/;"	m	struct:__anon716::__anon717::__anon731
xTOPAZKM_IsIdleResp	imgvideo/rpc/sysbrg/src/hostutils_api_rpc.h	/^			IMG_BOOL		xTOPAZKM_IsIdleResp;$/;"	m	struct:__anon716::__anon717::__anon728
xTOPAZKM_MMCopyTiledBufferResp	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^			IMG_BOOL		xTOPAZKM_MMCopyTiledBufferResp;$/;"	m	struct:__anon640::__anon641::__anon648
xTOPAZKM_MMUFlushMMUTableCacheResp	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^			IMG_BOOL		xTOPAZKM_MMUFlushMMUTableCacheResp;$/;"	m	struct:__anon640::__anon641::__anon645
xTOPAZKM_MMUMAllocateHeapDeviceMemoryResp	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^			IMG_BOOL		xTOPAZKM_MMUMAllocateHeapDeviceMemoryResp;$/;"	m	struct:__anon640::__anon641::__anon642
xTOPAZKM_MMUMFreeDeviceMemoryResp	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^			IMG_BOOL		xTOPAZKM_MMUMFreeDeviceMemoryResp;$/;"	m	struct:__anon640::__anon641::__anon644
xTOPAZKM_MapExternalResp	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^			IMG_BOOL		xTOPAZKM_MapExternalResp;$/;"	m	struct:__anon640::__anon641::__anon646
xTOPAZKM_StreamMMUMAllocateHeapDeviceMemoryResp	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^			IMG_BOOL		xTOPAZKM_StreamMMUMAllocateHeapDeviceMemoryResp;$/;"	m	struct:__anon640::__anon641::__anon643
xTOPAZKM_UnMapExternalResp	imgvideo/rpc/sysbrg/src/memmgr_api_rpc.h	/^			IMG_BOOL		xTOPAZKM_UnMapExternalResp;$/;"	m	struct:__anon640::__anon641::__anon647
xVDECDD_GetCallbackEventResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^			IMG_RESULT		xVDECDD_GetCallbackEventResp;$/;"	m	struct:__anon678::__anon679::__anon684
xVDECDD_IsSupportedFeatureResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^			IMG_RESULT		xVDECDD_IsSupportedFeatureResp;$/;"	m	struct:__anon678::__anon679::__anon680
xVDECDD_PreemptCallbackEventResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^			IMG_RESULT		xVDECDD_PreemptCallbackEventResp;$/;"	m	struct:__anon678::__anon679::__anon685
xVDECDD_StreamCreateResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^			IMG_RESULT		xVDECDD_StreamCreateResp;$/;"	m	struct:__anon678::__anon679::__anon682
xVDECDD_StreamDestroyResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^			IMG_RESULT		xVDECDD_StreamDestroyResp;$/;"	m	struct:__anon678::__anon679::__anon683
xVDECDD_StreamFillPictBufResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^			IMG_RESULT		xVDECDD_StreamFillPictBufResp;$/;"	m	struct:__anon678::__anon679::__anon693
xVDECDD_StreamFlushResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^			IMG_RESULT		xVDECDD_StreamFlushResp;$/;"	m	struct:__anon678::__anon679::__anon694
xVDECDD_StreamGetSequHdrInfoResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^			IMG_RESULT		xVDECDD_StreamGetSequHdrInfoResp;$/;"	m	struct:__anon678::__anon679::__anon689
xVDECDD_StreamGetStatusResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^			IMG_RESULT		xVDECDD_StreamGetStatusResp;$/;"	m	struct:__anon678::__anon679::__anon697
xVDECDD_StreamGetStopInfoResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^			IMG_RESULT		xVDECDD_StreamGetStopInfoResp;$/;"	m	struct:__anon678::__anon679::__anon688
xVDECDD_StreamMapBufResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^			IMG_RESULT		xVDECDD_StreamMapBufResp;$/;"	m	struct:__anon678::__anon679::__anon690
xVDECDD_StreamPlayResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^			IMG_RESULT		xVDECDD_StreamPlayResp;$/;"	m	struct:__anon678::__anon679::__anon686
xVDECDD_StreamReleaseBufsResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^			IMG_RESULT		xVDECDD_StreamReleaseBufsResp;$/;"	m	struct:__anon678::__anon679::__anon695
xVDECDD_StreamSetBehaviourOnErrorsResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^			IMG_RESULT		xVDECDD_StreamSetBehaviourOnErrorsResp;$/;"	m	struct:__anon678::__anon679::__anon696
xVDECDD_StreamSetOutputConfigResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^			IMG_RESULT		xVDECDD_StreamSetOutputConfigResp;$/;"	m	struct:__anon678::__anon679::__anon692
xVDECDD_StreamStopResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^			IMG_RESULT		xVDECDD_StreamStopResp;$/;"	m	struct:__anon678::__anon679::__anon687
xVDECDD_StreamSubmitUnitResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^			IMG_RESULT		xVDECDD_StreamSubmitUnitResp;$/;"	m	struct:__anon678::__anon679::__anon698
xVDECDD_StreamUnmapBufResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^			IMG_RESULT		xVDECDD_StreamUnmapBufResp;$/;"	m	struct:__anon678::__anon679::__anon691
xVDECDD_SupportedFeaturesResp	imgvideo/rpc/sysbrg/src/vdecdd_rpc.h	/^			IMG_RESULT		xVDECDD_SupportedFeaturesResp;$/;"	m	struct:__anon678::__anon679::__anon681
xWRAPU_AttachToConnectionResp	imgvideo/rpc/sysbrg/src/wrap_utils_rpc.h	/^			IMG_RESULT		xWRAPU_AttachToConnectionResp;$/;"	m	struct:__anon768::__anon769::__anon771
xWRAPU_GetUmMappableAddrResp	imgvideo/rpc/sysbrg/src/wrap_utils_rpc.h	/^			IMG_RESULT		xWRAPU_GetUmMappableAddrResp;$/;"	m	struct:__anon768::__anon769::__anon772
xWRAPU_InitialiseResp	imgvideo/rpc/sysbrg/src/wrap_utils_rpc.h	/^			IMG_RESULT		xWRAPU_InitialiseResp;$/;"	m	struct:__anon768::__anon769::__anon770
y0	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_INT16	y0;$/;"	m	struct:_IMG_RECT_16_
y0	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_INT32	y0;$/;"	m	struct:_IMG_RECT_
y1	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_INT16	y1;$/;"	m	struct:_IMG_RECT_16_
y1	imgvideo/port_fwrk/include/servicesext.h	/^	IMG_INT32	y1;$/;"	m	struct:_IMG_RECT_
