// Seed: 1986238850
module module_0 #(
    parameter id_1 = 32'd36,
    parameter id_2 = 32'd8
);
  wire _id_1, _id_2;
  logic id_3;
  generate
    begin : LABEL_0
      wire [-1  ==  id_2 : -1] id_4, id_5;
    end
    logic [7:0] id_6, id_7;
  endgenerate
  wire id_8, id_9;
  parameter id_10 = 1;
  wire id_11, id_12;
  assign id_8 = id_2;
  assign id_3[id_1 :-1] = 1;
  always id_7[id_2] = 1;
  wire [-1  ==  id_2  ||  1 : id_2] id_13;
endmodule
module module_1 #(
    parameter id_16 = 32'd28,
    parameter id_24 = 32'd99,
    parameter id_28 = 32'd43
) (
    input wor id_0,
    input tri1 id_1[id_24 : id_16]
    , _id_28,
    input uwire id_2,
    input tri id_3,
    input wand id_4,
    output wor id_5,
    output tri0 id_6,
    input supply1 id_7
    , id_29,
    input wor id_8,
    inout wor id_9,
    output supply1 id_10,
    input supply1 id_11,
    input wire id_12,
    output tri1 id_13,
    output uwire id_14,
    input tri1 id_15,
    input supply1 _id_16,
    input wand id_17,
    input wor id_18,
    inout supply0 id_19[-1 : 1],
    input wand id_20[1 : -1 'b0],
    input wor id_21,
    input tri id_22,
    input uwire id_23[-1 : id_28],
    input supply0 _id_24,
    output supply0 id_25,
    output supply1 id_26
);
  supply0 id_30, id_31, id_32;
  module_0 modCall_1 ();
  wire id_33;
  assign id_29[1] = -1;
  logic id_34;
  ;
  wire id_35;
  assign id_31 = (id_15 & -1 ? -1 : id_23);
endmodule
