// Seed: 1299946742
module module_0 (
    output wire id_0,
    output wor id_1,
    input tri id_2,
    input supply0 id_3,
    input tri id_4,
    input supply0 id_5,
    output uwire id_6,
    input tri id_7,
    input tri1 id_8,
    input wand id_9,
    input wor id_10,
    input tri0 id_11,
    input uwire id_12
);
  assign id_6 = 'b0;
endmodule
module module_1 (
    output logic id_0,
    input  wor   id_1,
    input  tri   id_2,
    input  wor   id_3,
    output wor   id_4,
    output tri   id_5
);
  always @(id_3, posedge id_3) id_0 = #(-1'b0) 1;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_2,
      id_1,
      id_2,
      id_3,
      id_4,
      id_3,
      id_2,
      id_1,
      id_3,
      id_1,
      id_1
  );
  assign modCall_1.id_4 = 0;
endmodule
