
---------- Begin Simulation Statistics ----------
final_tick                                24815158500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  51112                       # Simulator instruction rate (inst/s)
host_mem_usage                                 951392                       # Number of bytes of host memory used
host_op_rate                                   102093                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   586.95                       # Real time elapsed on the host
host_tick_rate                               42278149                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000002                       # Number of instructions simulated
sim_ops                                      59923262                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024815                       # Number of seconds simulated
sim_ticks                                 24815158500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  33669782                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 20378682                       # number of cc regfile writes
system.cpu.committedInsts                    30000002                       # Number of Instructions Simulated
system.cpu.committedOps                      59923262                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.654344                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.654344                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1889506                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   936866                       # number of floating regfile writes
system.cpu.idleCycles                         2726218                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               976063                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  7478690                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.552049                       # Inst execution rate
system.cpu.iew.exec_refs                     16181792                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    5926682                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 3595771                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              11403707                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1465                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             60829                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              6739093                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            85980618                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              10255110                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1495434                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              77028679                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  16683                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1082689                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 844007                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1104352                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           6724                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       742952                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         233111                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  85440106                       # num instructions consuming a value
system.cpu.iew.wb_count                      76188571                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.627213                       # average fanout of values written-back
system.cpu.iew.wb_producers                  53589133                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.535122                       # insts written-back per cycle
system.cpu.iew.wb_sent                       76567521                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                114671330                       # number of integer regfile reads
system.cpu.int_regfile_writes                61277825                       # number of integer regfile writes
system.cpu.ipc                               0.604469                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.604469                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1368675      1.74%      1.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              59623596     75.93%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               122393      0.16%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 82944      0.11%     77.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               59163      0.08%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                22225      0.03%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               263913      0.34%     78.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   68      0.00%     78.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               106230      0.14%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              179421      0.23%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              16606      0.02%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               6      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             111      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             54      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             10180609     12.96%     91.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5441208      6.93%     98.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          398060      0.51%     99.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         658730      0.84%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               78524117                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1848291                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             3610127                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1623159                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2838063                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1254453                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015975                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1038746     82.80%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      4      0.00%     82.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  20965      1.67%     84.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     84.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    446      0.04%     84.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   914      0.07%     84.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  304      0.02%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  63326      5.05%     89.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 46454      3.70%     93.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             36513      2.91%     96.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            46781      3.73%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               76561604                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          201762813                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     74565412                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         109206160                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   85966569                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  78524117                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               14049                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        26057326                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            166157                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          10872                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     31359876                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      46904100                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.674142                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.311519                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            26166699     55.79%     55.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3244929      6.92%     62.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3483836      7.43%     70.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3308265      7.05%     77.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             3113978      6.64%     83.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2630659      5.61%     89.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2694211      5.74%     95.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1479936      3.16%     98.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              781587      1.67%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        46904100                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.582180                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            346787                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           603052                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             11403707                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             6739093                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                32639730                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         49630318                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          336198                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    95                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        88496                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        185178                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         4375                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1149863                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1508                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2300858                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1509                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                10336752                       # Number of BP lookups
system.cpu.branchPred.condPredicted           7293542                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            947404                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4580092                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3748670                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             81.847046                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  843368                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               5936                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          531310                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             189313                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           341997                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       101863                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        25736880                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            3177                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            829083                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     43134670                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.389213                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.355774                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        26736035     61.98%     61.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         3976681      9.22%     71.20% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2647670      6.14%     77.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3760964      8.72%     86.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1257061      2.91%     88.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          682024      1.58%     90.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          628609      1.46%     92.01% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          406677      0.94%     92.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         3038949      7.05%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     43134670                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000002                       # Number of instructions committed
system.cpu.commit.opsCommitted               59923262                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    12596804                       # Number of memory references committed
system.cpu.commit.loads                       7867876                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        1584                       # Number of memory barriers committed
system.cpu.commit.branches                    6210706                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    1192933                       # Number of committed floating point instructions.
system.cpu.commit.integer                    58730374                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                572664                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       718544      1.20%      1.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     45877833     76.56%     77.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       116091      0.19%     77.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        73694      0.12%     78.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        42397      0.07%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        17886      0.03%     78.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       221136      0.37%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        89042      0.15%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       163779      0.27%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         5737      0.01%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           99      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      7682438     12.82%     91.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      4295092      7.17%     98.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       185438      0.31%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       433836      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     59923262                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       3038949                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     13660080                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13660080                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     13690860                       # number of overall hits
system.cpu.dcache.overall_hits::total        13690860                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       428353                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         428353                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       429912                       # number of overall misses
system.cpu.dcache.overall_misses::total        429912                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  15336885491                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15336885491                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  15336885491                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15336885491                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     14088433                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     14088433                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     14120772                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     14120772                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030405                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030405                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030445                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030445                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 35804.314411                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35804.314411                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 35674.476384                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35674.476384                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       157853                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          485                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3792                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.627901                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   161.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       146302                       # number of writebacks
system.cpu.dcache.writebacks::total            146302                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       179518                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       179518                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       179518                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       179518                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       248835                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       248835                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       249717                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       249717                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   8208106992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8208106992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   8233864992                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8233864992                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017662                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017662                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017684                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017684                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 32986.143396                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32986.143396                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32972.785161                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32972.785161                       # average overall mshr miss latency
system.cpu.dcache.replacements                 249136                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      9004049                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9004049                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       351273                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        351273                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  11127014500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11127014500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      9355322                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9355322                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.037548                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037548                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31676.258921                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31676.258921                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       178979                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       178979                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       172294                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       172294                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4091354000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4091354000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018417                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018417                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23746.352165                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23746.352165                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4656031                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4656031                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        77080                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        77080                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4209870991                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4209870991                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4733111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4733111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016285                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016285                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54616.904398                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54616.904398                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          539                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          539                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        76541                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        76541                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4116752992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4116752992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016171                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016171                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 53784.938686                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53784.938686                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        30780                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         30780                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1559                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1559                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        32339                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        32339                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.048208                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.048208                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          882                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          882                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     25758000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     25758000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.027274                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.027274                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 29204.081633                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 29204.081633                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24815158500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.325397                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13940604                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            249648                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             55.841040                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.325397                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998682                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998682                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          210                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          211                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28491192                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28491192                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24815158500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 21702539                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              10266426                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  13232038                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                859090                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 844007                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3657045                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                124020                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               93331866                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                586795                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    10260775                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5931142                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         81856                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         17893                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24815158500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24815158500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24815158500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           23542098                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       49350428                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    10336752                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4781351                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      22375501                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1928530                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 2357                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         19355                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           28                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          496                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   7501016                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                511274                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           46904100                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.095805                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.268411                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 31492920     67.14%     67.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   794262      1.69%     68.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   856070      1.83%     70.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   772813      1.65%     72.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1046567      2.23%     74.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1078979      2.30%     76.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1021554      2.18%     79.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   960942      2.05%     81.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  8879993     18.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             46904100                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.208275                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.994361                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      6500890                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6500890                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      6500890                       # number of overall hits
system.cpu.icache.overall_hits::total         6500890                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1000123                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1000123                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1000123                       # number of overall misses
system.cpu.icache.overall_misses::total       1000123                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  13722857981                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  13722857981                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  13722857981                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  13722857981                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7501013                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7501013                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7501013                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7501013                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133332                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.133332                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133332                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.133332                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13721.170277                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13721.170277                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13721.170277                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13721.170277                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         7559                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               369                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    20.485095                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       900711                       # number of writebacks
system.cpu.icache.writebacks::total            900711                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        98830                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        98830                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        98830                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        98830                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       901293                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       901293                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       901293                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       901293                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  11994088986                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11994088986                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  11994088986                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11994088986                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.120156                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.120156                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.120156                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.120156                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13307.646887                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13307.646887                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13307.646887                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13307.646887                       # average overall mshr miss latency
system.cpu.icache.replacements                 900711                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      6500890                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6500890                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1000123                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1000123                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  13722857981                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  13722857981                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7501013                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7501013                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133332                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.133332                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13721.170277                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13721.170277                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        98830                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        98830                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       901293                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       901293                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  11994088986                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11994088986                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.120156                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.120156                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13307.646887                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13307.646887                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24815158500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.948718                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7402183                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            901293                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.212849                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.948718                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997947                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997947                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          283                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          207                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          15903319                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         15903319                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24815158500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     7504385                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         90613                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24815158500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24815158500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24815158500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      848907                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 3535830                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 9259                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                6724                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                2010165                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                13270                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   2868                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  24815158500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 844007                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 22292366                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 5409409                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3525                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  13420971                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4933822                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               90815825                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 42423                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 350220                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  61577                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4401356                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             316                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            99067616                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   224963249                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                139924423                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2432642                       # Number of floating rename lookups
system.cpu.rename.committedMaps              65521355                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 33546198                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      85                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  66                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2467079                       # count of insts added to the skid buffer
system.cpu.rob.reads                        125628008                       # The number of ROB reads
system.cpu.rob.writes                       175118527                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000002                       # Number of Instructions committed
system.cpu.thread_0.numOps                   59923262                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               884829                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               169265                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1054094                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              884829                       # number of overall hits
system.l2.overall_hits::.cpu.data              169265                       # number of overall hits
system.l2.overall_hits::total                 1054094                       # number of overall hits
system.l2.demand_misses::.cpu.inst              16315                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              80383                       # number of demand (read+write) misses
system.l2.demand_misses::total                  96698                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             16315                       # number of overall misses
system.l2.overall_misses::.cpu.data             80383                       # number of overall misses
system.l2.overall_misses::total                 96698                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   1274191000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6049440000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7323631000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   1274191000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6049440000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7323631000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           901144                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           249648                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1150792                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          901144                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          249648                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1150792                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.018105                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.321985                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.084027                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.018105                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.321985                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.084027                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78099.356420                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75257.703743                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75737.150717                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78099.356420                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75257.703743                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75737.150717                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               53880                       # number of writebacks
system.l2.writebacks::total                     53880                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  12                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 12                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         16303                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         80383                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             96686                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        16303                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        80383                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            96686                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   1107000250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5229934500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6336934750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   1107000250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5229934500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6336934750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.018091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.321985                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.084017                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.018091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.321985                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.084017                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67901.628535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65062.693604                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65541.389136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67901.628535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65062.693604                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65541.389136                       # average overall mshr miss latency
system.l2.replacements                          89888                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       146302                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           146302                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       146302                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       146302                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       899663                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           899663                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       899663                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       899663                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           85                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            85                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data               67                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   67                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data        22500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        22500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data           70                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               70                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.042857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.042857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data         7500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         7500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        39500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        39500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.042857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.042857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 13166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 13166.666667                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             25521                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 25521                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           51083                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               51083                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3726165000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3726165000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         76604                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             76604                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.666845                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.666845                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72943.347102                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72943.347102                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        51083                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          51083                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3204855000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3204855000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.666845                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.666845                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62738.190788                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62738.190788                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         884829                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             884829                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        16315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            16315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   1274191000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1274191000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       901144                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         901144                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.018105                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.018105                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78099.356420                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78099.356420                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        16303                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        16303                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   1107000250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1107000250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.018091                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.018091                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67901.628535                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67901.628535                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        143744                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            143744                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        29300                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           29300                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2323275000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2323275000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       173044                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        173044                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.169321                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.169321                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79292.662116                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79292.662116                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        29300                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        29300                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2025079500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2025079500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.169321                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.169321                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69115.341297                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69115.341297                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  24815158500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8129.752841                       # Cycle average of tags in use
system.l2.tags.total_refs                     2299010                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     98080                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     23.440151                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     218.927863                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2435.780131                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5475.044847                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.026725                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.297336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.668340                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992401                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          865                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5872                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1323                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  18490952                       # Number of tag accesses
system.l2.tags.data_accesses                 18490952                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24815158500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     53880.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     16303.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     80327.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000480094500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3229                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3229                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              247524                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              50663                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       96686                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      53880                       # Number of write requests accepted
system.mem_ctrls.readBursts                     96686                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    53880                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     56                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.68                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 96686                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                53880                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   74944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         3229                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.918551                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.930564                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    134.597338                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3227     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3229                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3229                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.676990                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.648414                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.993489                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2165     67.05%     67.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               47      1.46%     68.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              924     28.62%     97.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               82      2.54%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.31%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3229                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 6187904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3448320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    249.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    138.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   24811268500                       # Total gap between requests
system.mem_ctrls.avgGap                     164786.66                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      1043392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      5140928                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      3446400                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 42046557.953679807484                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 207168856.084477543831                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 138882852.591894596815                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        16303                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        80383                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        53880                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    568971750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   2577781750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 586008410250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34899.82                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32068.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  10876176.88                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      1043392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      5144512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       6187904                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      1043392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      1043392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      3448320                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      3448320                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        16303                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        80383                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          96686                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        53880                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         53880                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     42046558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    207313284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        249359842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     42046558                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     42046558                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    138960225                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       138960225                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    138960225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     42046558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    207313284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       388320067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                96630                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               53850                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         6554                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         6114                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         6144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5954                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         5793                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         6297                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         5967                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6575                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         6072                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         5882                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         6141                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         6031                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         5528                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         6090                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3658                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3431                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3295                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         3229                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         3054                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         3525                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         3446                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3617                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3439                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3597                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3533                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3361                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2928                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3065                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3145                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         3527                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1334941000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             483150000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         3146753500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13814.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32564.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               65868                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              31586                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.17                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           58.66                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        53026                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   181.622600                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   120.099589                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   221.495418                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        27433     51.73%     51.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14803     27.92%     79.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4589      8.65%     88.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1819      3.43%     91.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1058      2.00%     93.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          584      1.10%     94.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          400      0.75%     95.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          264      0.50%     96.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2076      3.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        53026                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               6184320                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            3446400                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              249.215414                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              138.882853                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.03                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  24815158500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       195064800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       103679400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      352701720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     142271100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1958857680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   8470722120                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   2395781280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   13619078100                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   548.820919                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   6143013750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    828620000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  17843524750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       183540840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        97554270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      337236480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     138825900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1958857680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   8390897610                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   2463001920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   13569914700                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   546.839735                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   6315691000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    828620000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  17670847500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  24815158500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              45603                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        53880                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34609                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq             51083                       # Transaction distribution
system.membus.trans_dist::ReadExResp            51083                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         45603                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       281864                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       281864                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 281864                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      9636224                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      9636224                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 9636224                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             96689                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   96689    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               96689                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  24815158500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           100174500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          120857500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1074337                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       200182                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       900711                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          138842                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              70                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             70                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            76604                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           76604                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        901293                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       173044                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2703148                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       748572                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3451720                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    115318720                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     25340800                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              140659520                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           90037                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3457856                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1240899                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004747                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.068749                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1235009     99.53%     99.53% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5889      0.47%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1240899                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  24815158500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2197442000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1352275327                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         374704105                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
