#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Nov 29 18:31:30 2017
# Process ID: 11600
# Current directory: C:/Users/hpoup/Desktop/space_invaders
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10004 C:\Users\hpoup\Desktop\space_invaders\space_invaders.xpr
# Log file: C:/Users/hpoup/Desktop/space_invaders/vivado.log
# Journal file: C:/Users/hpoup/Desktop/space_invaders\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hpoup/Desktop/space_invaders/space_invaders.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 786.820 ; gain = 99.652
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_ennemis_behav xil_defaultlib.clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis
Built simulation snapshot clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 18:36:05 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 18:36:05 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 786.820 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_ennemis_behav -key {Behavioral:sim_1:Functional:clk_ennemis} -tclbatch {clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 786.820 ; gain = 0.000
add_force {/clk_ennemis/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/clk_ennemis/reset} -radix hex {0 0ns}
add_force {/clk_ennemis/increase} -radix hex {0 0ns}
run 200 ns
add_force {/clk_ennemis/reset} -radix hex {1 0ns}
run 45 ms
run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 809.266 ; gain = 0.000
add_force {/clk_ennemis/increase} -radix hex {1 0ns}
run 190 ns
add_force {/clk_ennemis/increase} -radix hex {0 0ns}
run 30 ms
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 809.266 ; gain = 0.000
update_compile_order -fileset sources_1
set_property top top_module [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top_module
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 861.754 ; gain = 22.105
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/top_module.vhd:46]
INFO: [Synth 8-3491] module 'gest_command' declared at 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/gest_command.vhd:34' bound to instance 'commande' of component 'gest_command' [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/top_module.vhd:102]
INFO: [Synth 8-638] synthesizing module 'gest_command' [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/gest_command.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'gest_command' (1#1) [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/gest_command.vhd:42]
INFO: [Synth 8-3491] module 'charg_memoire' declared at 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/charg_memoire.vhd:34' bound to instance 'cm' of component 'charg_memoire' [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/top_module.vhd:111]
INFO: [Synth 8-638] synthesizing module 'charg_memoire' [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/charg_memoire.vhd:43]
WARNING: [Synth 8-614] signal 'offset_x' is read in the process but is not in the sensitivity list [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/charg_memoire.vhd:80]
WARNING: [Synth 8-614] signal 'x_abri' is read in the process but is not in the sensitivity list [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/charg_memoire.vhd:110]
WARNING: [Synth 8-614] signal 'y_abri' is read in the process but is not in the sensitivity list [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/charg_memoire.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element s_green_reg was removed.  [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/charg_memoire.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element s_blue_reg was removed.  [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/charg_memoire.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'charg_memoire' (2#1) [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/charg_memoire.vhd:43]
	Parameter bit_per_pixel bound to: 6 - type: integer 
	Parameter grayscale bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'vga_160_100' declared at 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/vga_160_100.vhd:26' bound to instance 'vga' of component 'vga_160_100' [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/top_module.vhd:121]
INFO: [Synth 8-638] synthesizing module 'vga_160_100' [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/vga_160_100.vhd:43]
	Parameter bit_per_pixel bound to: 6 - type: integer 
	Parameter grayscale bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'vga_160_100' (3#1) [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/vga_160_100.vhd:43]
	Parameter NMB_ENNEMIS bound to: 20 - type: integer 
	Parameter VITESSE_MAX bound to: 4166666 - type: integer 
	Parameter VITESSE_MIN bound to: 833333 - type: integer 
	Parameter SIZE_X bound to: 320 - type: integer 
INFO: [Synth 8-3491] module 'clk_ennemis' declared at 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd:34' bound to instance 'clock_e' of component 'clk_ennemis' [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/top_module.vhd:138]
INFO: [Synth 8-638] synthesizing module 'clk_ennemis' [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd:45]
	Parameter NMB_ENNEMIS bound to: 20 - type: integer 
	Parameter VITESSE_MAX bound to: 4166666 - type: integer 
	Parameter VITESSE_MIN bound to: 833333 - type: integer 
	Parameter SIZE_X bound to: 320 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_ennemis' (4#1) [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd:45]
WARNING: [Synth 8-3848] Net increase in module/entity top_module does not have driver. [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/top_module.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'top_module' (5#1) [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/top_module.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 892.813 ; gain = 53.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin clock_e:increase to constant 0 [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/top_module.vhd:138]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 892.813 ; gain = 53.164
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/constrs_1/new/contrainte.xdc]
Finished Parsing XDC File [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/constrs_1/new/contrainte.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:43 ; elapsed = 00:00:37 . Memory (MB): peak = 1220.824 ; gain = 381.176
18 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:37 . Memory (MB): peak = 1220.824 ; gain = 381.176
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1227.555 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 29 18:54:43 2017...
