
---------- Begin Simulation Statistics ----------
final_tick                               2541828992500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 216004                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   216003                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.43                       # Real time elapsed on the host
host_tick_rate                              608406934                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196153                       # Number of instructions simulated
sim_ops                                       4196153                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011819                       # Number of seconds simulated
sim_ticks                                 11819147500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.687185                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  378601                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               847225                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2420                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             75580                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            803652                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52908                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278739                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225831                       # Number of indirect misses.
system.cpu.branchPred.lookups                  976029                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64116                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26786                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196153                       # Number of instructions committed
system.cpu.committedOps                       4196153                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.630080                       # CPI: cycles per instruction
system.cpu.discardedOps                        189727                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   607309                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1451911                       # DTB hits
system.cpu.dtb.data_misses                       7669                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405697                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849141                       # DTB read hits
system.cpu.dtb.read_misses                       6875                       # DTB read misses
system.cpu.dtb.write_accesses                  201612                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      602770                       # DTB write hits
system.cpu.dtb.write_misses                       794                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18038                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3375054                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1028324                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           659404                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16724070                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177617                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  955695                       # ITB accesses
system.cpu.itb.fetch_acv                          646                       # ITB acv
system.cpu.itb.fetch_hits                      948709                       # ITB hits
system.cpu.itb.fetch_misses                      6986                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4216     69.35%     79.21% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.06% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.11% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.74%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6079                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14422                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2433     47.44%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2679     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5129                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2420     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2420     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4857                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10913378000     92.30%     92.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9111000      0.08%     92.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17521500      0.15%     92.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               883369500      7.47%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11823380000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994657                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903322                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946968                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7979830000     67.49%     67.49% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3843550000     32.51%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23624678                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85424      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541469     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839419     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592678     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104835      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196153                       # Class of committed instruction
system.cpu.quiesceCycles                        13617                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6900608                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155628                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312858                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541828992500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541828992500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22756454                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22756454                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22756454                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22756454                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116699.764103                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116699.764103                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116699.764103                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116699.764103                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12993488                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12993488                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12993488                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12993488                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66633.271795                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66633.271795                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66633.271795                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66633.271795                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22406957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22406957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116702.901042                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116702.901042                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12793991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12793991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66635.369792                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66635.369792                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541828992500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.261657                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539418539000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.261657                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.203854                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.203854                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541828992500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128141                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34847                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86499                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34260                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29010                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29010                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87088                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40947                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208847                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209265                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470251                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11105536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11105536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6695872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6696305                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17813105                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157459                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002788                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052728                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157020     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     439      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157459                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820589537                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376314750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541828992500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461719500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541828992500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541828992500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541828992500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541828992500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541828992500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541828992500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541828992500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541828992500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541828992500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541828992500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541828992500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541828992500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541828992500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541828992500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541828992500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541828992500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541828992500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541828992500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541828992500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541828992500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541828992500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541828992500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541828992500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541828992500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541828992500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541828992500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541828992500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541828992500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5569600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4476928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10046528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5569600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5569600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87025                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156977                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34847                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34847                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471235341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378786033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             850021374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471235341                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471235341                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188694489                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188694489                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188694489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471235341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378786033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038715863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118926.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77247.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000143554750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7315                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7315                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406880                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111673                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156977                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121126                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156977                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121126                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10277                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2200                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5866                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2005435500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733500000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4756060500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13670.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32420.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103984                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80287                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156977                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121126                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81321                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    209.006382                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.403675                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.781792                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34429     42.34%     42.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24228     29.79%     72.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9869     12.14%     84.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4639      5.70%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2339      2.88%     92.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1457      1.79%     94.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          946      1.16%     95.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          603      0.74%     96.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2811      3.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81321                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.053999                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.422261                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.892669                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1282     17.53%     17.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5552     75.90%     93.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           296      4.05%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            86      1.18%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            33      0.45%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      0.30%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           15      0.21%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           11      0.15%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.14%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7315                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7315                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.255092                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.238335                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.773148                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6500     88.86%     88.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              102      1.39%     90.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              461      6.30%     96.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              179      2.45%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               62      0.85%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.14%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7315                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9388800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  657728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7609984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10046528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7752064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       794.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       643.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    850.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    655.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11819142500                       # Total gap between requests
system.mem_ctrls.avgGap                      42499.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4943808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4444992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7609984                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418288036.425638973713                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 376083977.291932404041                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643869111.541251182556                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87025                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69952                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121126                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2504446500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2251614000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290017597750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28778.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32187.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2394346.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315273840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167545455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560875560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309556440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5165868960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        188347200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7639876335                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.398256                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    438368500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10986359000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            265458060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141067740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486562440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311132880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5107569360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        237441600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7481640960                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.010203                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    565552750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10859174750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541828992500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1006454                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11811947500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541828992500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1630611                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1630611                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1630611                       # number of overall hits
system.cpu.icache.overall_hits::total         1630611                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87089                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87089                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87089                       # number of overall misses
system.cpu.icache.overall_misses::total         87089                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5354423500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5354423500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5354423500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5354423500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1717700                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1717700                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1717700                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1717700                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050701                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050701                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050701                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050701                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61482.202115                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61482.202115                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61482.202115                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61482.202115                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86499                       # number of writebacks
system.cpu.icache.writebacks::total             86499                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87089                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87089                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87089                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87089                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5267335500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5267335500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5267335500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5267335500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050701                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050701                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050701                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050701                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60482.213598                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60482.213598                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60482.213598                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60482.213598                       # average overall mshr miss latency
system.cpu.icache.replacements                  86499                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1630611                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1630611                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87089                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87089                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5354423500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5354423500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1717700                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1717700                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050701                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050701                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61482.202115                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61482.202115                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87089                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87089                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5267335500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5267335500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050701                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050701                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60482.213598                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60482.213598                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541828992500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.804757                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1653932                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86576                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.103816                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.804757                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995712                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995712                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3522488                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3522488                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541828992500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312625                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312625                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312625                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312625                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105757                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105757                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105757                       # number of overall misses
system.cpu.dcache.overall_misses::total        105757                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6783239500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6783239500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6783239500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6783239500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1418382                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1418382                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1418382                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1418382                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074562                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074562                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074562                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074562                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64139.863082                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64139.863082                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64139.863082                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64139.863082                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34671                       # number of writebacks
system.cpu.dcache.writebacks::total             34671                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36683                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36683                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36683                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36683                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69074                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69074                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69074                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69074                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4402123000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4402123000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4402123000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4402123000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048699                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048699                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048699                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048699                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63730.535368                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63730.535368                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63730.535368                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63730.535368                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104347.826087                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104347.826087                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68928                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781672                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781672                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49264                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49264                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3305199500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3305199500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830936                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830936                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059287                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059287                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67091.578029                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67091.578029                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9213                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9213                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40051                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40051                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2678197500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2678197500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048200                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048200                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66869.678660                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66869.678660                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530953                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530953                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56493                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56493                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3478040000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3478040000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587446                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587446                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096167                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096167                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61565.857717                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61565.857717                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27470                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27470                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29023                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29023                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1723925500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1723925500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049405                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049405                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59398.597664                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59398.597664                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10290                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10290                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          895                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          895                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63780500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63780500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080018                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080018                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71263.128492                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71263.128492                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          895                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          895                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62885500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62885500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080018                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080018                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70263.128492                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70263.128492                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11119                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11119                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11119                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11119                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541828992500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.475315                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1374395                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68928                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.939575                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.475315                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978980                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978980                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          744                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2951324                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2951324                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2935317526500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 332002                       # Simulator instruction rate (inst/s)
host_mem_usage                                 750976                       # Number of bytes of host memory used
host_op_rate                                   332002                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1539.68                       # Real time elapsed on the host
host_tick_rate                              254097448                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   511178203                       # Number of instructions simulated
sim_ops                                     511178203                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.391230                       # Number of seconds simulated
sim_ticks                                391229727000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             55.511422                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                20543505                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             37007708                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5651                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            599844                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          35466412                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             169788                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          980999                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           811211                       # Number of indirect misses.
system.cpu.branchPred.lookups                44131089                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  808126                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        60207                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   506240896                       # Number of instructions committed
system.cpu.committedOps                     506240896                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.544538                       # CPI: cycles per instruction
system.cpu.discardedOps                       1567448                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                106461388                       # DTB accesses
system.cpu.dtb.data_acv                            42                       # DTB access violations
system.cpu.dtb.data_hits                    109360185                       # DTB hits
system.cpu.dtb.data_misses                       7421                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 90949410                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     92548979                       # DTB read hits
system.cpu.dtb.read_misses                       5116                       # DTB read misses
system.cpu.dtb.write_accesses                15511978                       # DTB write accesses
system.cpu.dtb.write_acv                           29                       # DTB write access violations
system.cpu.dtb.write_hits                    16811206                       # DTB write hits
system.cpu.dtb.write_misses                      2305                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions           173653609                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          221805926                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          94003784                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         17253400                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       110223894                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.647443                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                83885037                       # ITB accesses
system.cpu.itb.fetch_acv                          462                       # ITB acv
system.cpu.itb.fetch_hits                    82648916                       # ITB hits
system.cpu.itb.fetch_misses                   1236121                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   335      0.90%      0.90% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.03%      0.93% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21236     57.31%     58.24% # number of callpals executed
system.cpu.kern.callpal::rdps                    1492      4.03%     62.27% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     62.27% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     62.27% # number of callpals executed
system.cpu.kern.callpal::rti                     2173      5.86%     68.14% # number of callpals executed
system.cpu.kern.callpal::callsys                  889      2.40%     70.54% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     70.55% # number of callpals executed
system.cpu.kern.callpal::rdunique               10912     29.45%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  37054                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      44450                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      366                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8192     34.21%     34.21% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     139      0.58%     34.79% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     400      1.67%     36.46% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   15216     63.54%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                23947                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8175     48.40%     48.40% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      139      0.82%     49.22% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      400      2.37%     51.59% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8176     48.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16890                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             379849290500     97.09%     97.09% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               248120000      0.06%     97.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               371037500      0.09%     97.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10763978000      2.75%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         391232426000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997925                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.537329                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.705308                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1996                      
system.cpu.kern.mode_good::user                  1994                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2504                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1994                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.797125                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886717                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32040563000      8.19%      8.19% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         359114487000     91.79%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             77376000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      335                       # number of times the context was actually changed
system.cpu.numCycles                        781908074                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       366                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2154091      0.43%      0.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               220600305     43.58%     44.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                3712717      0.73%     44.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     44.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              86608388     17.11%     61.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               2778845      0.55%     62.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt              33389467      6.60%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult             46911237      9.27%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                550079      0.11%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               222000      0.04%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::MemRead               62904197     12.43%     90.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12742646      2.52%     93.35% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          29429264      5.81%     99.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          4045835      0.80%     99.96% # Class of committed instruction
system.cpu.op_class_0::IprAccess               191825      0.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                506240896                       # Class of committed instruction
system.cpu.quiesceCycles                       551380                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       671684180                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          308                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1089855                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2179387                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 393488534000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 393488534000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        71561                       # number of demand (read+write) misses
system.iocache.demand_misses::total             71561                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        71561                       # number of overall misses
system.iocache.overall_misses::total            71561                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8441355522                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8441355522                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8441355522                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8441355522                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        71561                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           71561                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        71561                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          71561                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117960.278951                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117960.278951                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117960.278951                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117960.278951                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           300                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   11                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    27.272727                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        71561                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        71561                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        71561                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        71561                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4859195215                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4859195215                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4859195215                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4859195215                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67902.841143                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67902.841143                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67902.841143                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67902.841143                       # average overall mshr miss latency
system.iocache.replacements                     71561                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     23231878                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     23231878                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115581.482587                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115581.482587                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13181878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13181878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65581.482587                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65581.482587                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8418123644                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8418123644                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117966.979316                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117966.979316                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4846013337                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4846013337                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67909.379723                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67909.379723                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 393488534000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  71561                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71561                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644049                       # Number of tag accesses
system.iocache.tags.data_accesses              644049                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 393488534000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2072                       # Transaction distribution
system.membus.trans_dist::ReadResp             805309                       # Transaction distribution
system.membus.trans_dist::WriteReq               2855                       # Transaction distribution
system.membus.trans_dist::WriteResp              2855                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       311129                       # Transaction distribution
system.membus.trans_dist::WritebackClean       576828                       # Transaction distribution
system.membus.trans_dist::CleanEvict           201579                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               55                       # Transaction distribution
system.membus.trans_dist::ReadExReq            214940                       # Transaction distribution
system.membus.trans_dist::ReadExResp           214940                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         576829                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        226408                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1730485                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1730485                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1323496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1333350                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3206957                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     73833984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     73833984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        11642                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     43578624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     43590266                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               121991290                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              202                       # Total snoops (count)
system.membus.snoopTraffic                      12928                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1094519                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000280                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016718                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1094213     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     306      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1094519                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9145000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5857762810                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1126878                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2368822250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 393488534000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3051322000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 393488534000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 393488534000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 393488534000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 393488534000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 393488534000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 393488534000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 393488534000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 393488534000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 393488534000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 393488534000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 393488534000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 393488534000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 393488534000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 393488534000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 393488534000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 393488534000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 393488534000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 393488534000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 393488534000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 393488534000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 393488534000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 393488534000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 393488534000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 393488534000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 393488534000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 393488534000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 393488534000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 393488534000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       36916992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       28233408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           65150400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     36916992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      36916992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19912256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19912256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          576828                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          441147                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1017975                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       311129                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             311129                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          94361419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          72165805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             166527223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     94361419                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         94361419                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       50896582                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             50896582                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       50896582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         94361419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         72165805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            217423805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    884970.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    531183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    436395.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001460154500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        53929                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        53929                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2796130                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             833408                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1017975                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     887897                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1017975                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   887897                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  50397                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2927                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             58466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             52439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             70276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            105952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             49944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            108074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            63806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            60246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            52586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            55076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            55871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             52938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             47915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             49992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            103019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            106841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            57578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            47774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            38933                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11810968000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4837890000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             29953055500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12206.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30956.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       259                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   717874                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  680402                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1017975                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               887897                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  923326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   43059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  49562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  49998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  50832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  50668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  51483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  52800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  53868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  53370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  53504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  53630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  54069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  54420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    828                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       454260                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    261.000837                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.748787                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.358190                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       159340     35.08%     35.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       148234     32.63%     67.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        48769     10.74%     78.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25760      5.67%     84.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15115      3.33%     87.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8568      1.89%     89.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6769      1.49%     90.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4633      1.02%     91.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37072      8.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       454260                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        53929                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.941534                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.141964                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.034908                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          49940     92.60%     92.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          3383      6.27%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           424      0.79%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           62      0.11%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           73      0.14%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            9      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.00%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           12      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         53929                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        53929                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.409817                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.385730                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.930193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43620     80.88%     80.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1305      2.42%     83.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7415     13.75%     97.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              879      1.63%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              469      0.87%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              127      0.24%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               55      0.10%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               28      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               11      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                6      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         53929                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               61924992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3225408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                56637760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                65150400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             56825408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       158.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       144.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    166.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    145.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  391229727000                       # Total gap between requests
system.mem_ctrls.avgGap                     205275.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     33995712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     27929280                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     56637760                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 86894501.245300307870                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 71388440.275654196739                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 144768549.246770292521                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       576828                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       441147                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       887897                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16414356000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13538699500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9411247149500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28456.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30689.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10599480.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1672552140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            888959775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3460008300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2251714860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30883201440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     102865336710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      63608803680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       205630576905                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        525.600594                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 164271369750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13063960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 213894474250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1570928520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            834956925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3448505760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2367818100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30883201440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     107666263170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      59565921120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       206337595035                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        527.407763                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 153735413250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13063960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 224430438250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 393488534000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2273                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2273                       # Transaction distribution
system.iobus.trans_dist::WriteReq               74215                       # Transaction distribution
system.iobus.trans_dist::WriteResp              74215                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1568                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5860                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9854                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  152976                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1045                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3296                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11642                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4580290                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1661000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               189000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71762000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             6999000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           372876522                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5720000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1455500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              119500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 732                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283229.903227                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          366    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    393195734000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 393488534000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     85073332                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         85073332                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     85073332                       # number of overall hits
system.cpu.icache.overall_hits::total        85073332                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       576829                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         576829                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       576829                       # number of overall misses
system.cpu.icache.overall_misses::total        576829                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  35624262000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  35624262000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  35624262000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  35624262000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     85650161                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     85650161                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     85650161                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     85650161                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006735                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006735                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006735                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006735                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61758.791600                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61758.791600                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61758.791600                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61758.791600                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       576828                       # number of writebacks
system.cpu.icache.writebacks::total            576828                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       576829                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       576829                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       576829                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       576829                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  35047433000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35047433000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  35047433000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35047433000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006735                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006735                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006735                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006735                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60758.791600                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60758.791600                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60758.791600                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60758.791600                       # average overall mshr miss latency
system.cpu.icache.replacements                 576828                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     85073332                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        85073332                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       576829                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        576829                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  35624262000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  35624262000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     85650161                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     85650161                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006735                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006735                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61758.791600                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61758.791600                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       576829                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       576829                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  35047433000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35047433000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006735                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006735                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60758.791600                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60758.791600                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 393488534000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999970                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            85672550                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            576828                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            148.523563                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999970                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          325                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         171877151                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        171877151                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 393488534000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    108314013                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        108314013                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    108314013                       # number of overall hits
system.cpu.dcache.overall_hits::total       108314013                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       641762                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         641762                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       641762                       # number of overall misses
system.cpu.dcache.overall_misses::total        641762                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39235663000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39235663000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39235663000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39235663000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    108955775                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    108955775                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    108955775                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    108955775                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005890                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005890                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005890                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005890                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61137.404521                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61137.404521                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61137.404521                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61137.404521                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       239769                       # number of writebacks
system.cpu.dcache.writebacks::total            239769                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       202498                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       202498                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       202498                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       202498                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       439264                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       439264                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       439264                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       439264                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4927                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4927                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27318349000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27318349000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27318349000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27318349000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    373794000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    373794000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004032                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004032                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004032                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004032                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62191.185711                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62191.185711                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62191.185711                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62191.185711                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 75866.450173                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 75866.450173                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 441147                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     91978623                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        91978623                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       249978                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        249978                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16091956000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16091956000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     92228601                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     92228601                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002710                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002710                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64373.488867                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64373.488867                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25708                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25708                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       224270                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       224270                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2072                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2072                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14395143000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14395143000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    373794000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    373794000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002432                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002432                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64186.663397                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64186.663397                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 180402.509653                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 180402.509653                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16335390                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16335390                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       391784                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       391784                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23143707000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23143707000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16727174                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16727174                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023422                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023422                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59072.619096                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59072.619096                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       176790                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       176790                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       214994                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       214994                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2855                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2855                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12923206000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12923206000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012853                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012853                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60109.612361                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60109.612361                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        49547                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        49547                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1940                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1940                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    148206000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    148206000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        51487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        51487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.037679                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.037679                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76394.845361                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76394.845361                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1938                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1938                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    146006000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    146006000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.037641                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.037641                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75338.493292                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75338.493292                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        51012                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        51012                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        51012                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        51012                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 393488534000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           103317151                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            441147                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            234.201187                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          699                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          119                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         218557695                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        218557695                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2947250073500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               15217067                       # Simulator instruction rate (inst/s)
host_mem_usage                                 750976                       # Number of bytes of host memory used
host_op_rate                                 15217015                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    34.22                       # Real time elapsed on the host
host_tick_rate                              348659155                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   520788391                       # Number of instructions simulated
sim_ops                                     520788391                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011933                       # Number of seconds simulated
sim_ticks                                 11932547000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.613251                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  837246                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1038596                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                487                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23184                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1022146                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              20104                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          138814                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           118710                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1090101                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   26323                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         8032                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     9610188                       # Number of instructions committed
system.cpu.committedOps                       9610188                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.483312                       # CPI: cycles per instruction
system.cpu.discardedOps                         60954                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  1627629                       # DTB accesses
system.cpu.dtb.data_acv                            32                       # DTB access violations
system.cpu.dtb.data_hits                      1968088                       # DTB hits
system.cpu.dtb.data_misses                       1830                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   841449                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      1016733                       # DTB read hits
system.cpu.dtb.read_misses                       1267                       # DTB read misses
system.cpu.dtb.write_accesses                  786180                       # DTB write accesses
system.cpu.dtb.write_acv                           19                       # DTB write access violations
system.cpu.dtb.write_hits                      951355                       # DTB write hits
system.cpu.dtb.write_misses                       563                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             2999066                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4845453                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1068370                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           968116                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8144494                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.402688                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 2453984                       # ITB accesses
system.cpu.itb.fetch_acv                          140                       # ITB acv
system.cpu.itb.fetch_hits                     2453008                       # ITB hits
system.cpu.itb.fetch_misses                       976                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   118      3.30%      3.30% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.17%      3.47% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3137     87.67%     91.14% # number of callpals executed
system.cpu.kern.callpal::rdps                      31      0.87%     92.01% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     92.03% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     92.06% # number of callpals executed
system.cpu.kern.callpal::rti                      224      6.26%     98.32% # number of callpals executed
system.cpu.kern.callpal::callsys                   40      1.12%     99.44% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.34%     99.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                   8      0.22%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3578                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5548                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1573     46.55%     46.55% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       6      0.18%     46.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.36%     47.08% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1788     52.92%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3379                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1571     49.72%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        6      0.19%     49.91% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.38%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1571     49.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3160                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11380106000     95.39%     95.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9006500      0.08%     95.46% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                15155500      0.13%     95.59% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               526243000      4.41%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11930511000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998729                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.878635                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.935188                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 214                      
system.cpu.kern.mode_good::user                   214                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               342                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 214                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.625731                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.769784                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2595451500     21.75%     21.75% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           9335059500     78.25%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.numCycles                         23865094                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               33255      0.35%      0.35% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4582202     47.68%     48.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9381      0.10%     48.12% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.12% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1500812     15.62%     63.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                735627      7.65%     71.40% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                730106      7.60%     78.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                14787      0.15%     79.15% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   258      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::MemRead                 264510      2.75%     81.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                940963      9.79%     91.69% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            753928      7.85%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            10610      0.11%     99.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess                33749      0.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  9610188                       # Class of committed instruction
system.cpu.tickCycles                        15720600                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           83                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        86639                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        173274                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  11932547000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  11932547000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  11932547000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  11932547000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 165                       # Transaction distribution
system.membus.trans_dist::ReadResp              31549                       # Transaction distribution
system.membus.trans_dist::WriteReq                 91                       # Transaction distribution
system.membus.trans_dist::WriteResp                91                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        56970                       # Transaction distribution
system.membus.trans_dist::WritebackClean        20727                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8934                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55256                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55256                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          20737                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10649                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        62194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        62194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       197713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       198227                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 260421                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2653248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2653248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7863936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7864360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10517608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                6                       # Total snoops (count)
system.membus.snoopTraffic                        384                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             86899                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000944                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030704                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   86817     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                      82      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               86899                       # Request fanout histogram
system.membus.reqLayer0.occupancy              388500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           511212500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          349143750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  11932547000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          109931500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  11932547000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  11932547000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  11932547000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  11932547000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  11932547000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  11932547000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  11932547000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  11932547000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  11932547000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  11932547000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  11932547000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  11932547000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  11932547000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  11932547000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  11932547000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  11932547000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  11932547000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  11932547000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  11932547000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  11932547000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  11932547000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  11932547000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  11932547000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  11932547000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  11932547000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  11932547000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  11932547000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11932547000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        1326720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4217856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5544576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1326720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1326720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3646080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3646080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           20730                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           65904                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               86634                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        56970                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              56970                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         111184980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         353474912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             464659892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    111184980                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        111184980                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      305557565                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            305557565                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      305557565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        111184980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        353474912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            770217457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     77195.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     18334.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     65794.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000249640500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4502                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4502                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              245210                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              72765                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       86635                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      77653                       # Number of write requests accepted
system.mem_ctrls.readBursts                     86635                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    77653                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2507                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   458                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4546                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    805214250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  420640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2382614250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9571.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28321.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    69967                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   62644                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 86635                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                77653                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   80869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      93                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        28709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    359.560556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   210.993481                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   360.072033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9092     31.67%     31.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6941     24.18%     55.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3224     11.23%     67.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1488      5.18%     72.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          870      3.03%     75.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1175      4.09%     79.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          445      1.55%     80.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          375      1.31%     82.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5099     17.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        28709                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4502                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.687250                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.050647                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.773419                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              16      0.36%      0.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            361      8.02%      8.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          3863     85.81%     94.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           158      3.51%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            37      0.82%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            24      0.53%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            14      0.31%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             7      0.16%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             4      0.09%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             3      0.07%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             5      0.11%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.02%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.04%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.02%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            3      0.07%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::248-255            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4502                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4502                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.146602                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.115825                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.024391                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1960     43.54%     43.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               17      0.38%     43.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2451     54.44%     98.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               56      1.24%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      0.36%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4502                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5384192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  160448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4940416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5544640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4969792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       451.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       414.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    464.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    416.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11932550000                       # Total gap between requests
system.mem_ctrls.avgGap                      72631.90                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1173376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4210816                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4940416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 98334077.376774638891                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 352884928.925903260708                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 414028622.724050462246                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        20731                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        65904                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        77653                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    600661250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1781953000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 286612916750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28974.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27038.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3690944.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            113847300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             60515070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           318979500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          206988660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     941628480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4546545720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        753427680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6941932410                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        581.764514                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1899691750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    398320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9634535250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             91149240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             48435585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           281694420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          195964020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     941628480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4491382830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        799880640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6850135215                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.071505                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2021195750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    398320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9513031250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  11932547000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  165                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 165                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  91                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 91                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          214                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                36000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              421000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              304500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               48000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     11932547000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11932547000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2740970                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2740970                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2740970                       # number of overall hits
system.cpu.icache.overall_hits::total         2740970                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        20736                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          20736                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        20736                       # number of overall misses
system.cpu.icache.overall_misses::total         20736                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1279934000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1279934000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1279934000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1279934000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2761706                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2761706                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2761706                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2761706                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007508                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007508                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007508                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007508                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61725.212191                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61725.212191                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61725.212191                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61725.212191                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        20727                       # number of writebacks
system.cpu.icache.writebacks::total             20727                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        20736                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        20736                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        20736                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        20736                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1259198000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1259198000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1259198000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1259198000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007508                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007508                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007508                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007508                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60725.212191                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60725.212191                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60725.212191                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60725.212191                       # average overall mshr miss latency
system.cpu.icache.replacements                  20727                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2740970                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2740970                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        20736                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         20736                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1279934000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1279934000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2761706                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2761706                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007508                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007508                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61725.212191                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61725.212191                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        20736                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        20736                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1259198000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1259198000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007508                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007508                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60725.212191                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60725.212191                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11932547000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.990653                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2768381                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             21248                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            130.289015                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.990653                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          409                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5544148                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5544148                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11932547000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1831187                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1831187                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1831187                       # number of overall hits
system.cpu.dcache.overall_hits::total         1831187                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122349                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122349                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122349                       # number of overall misses
system.cpu.dcache.overall_misses::total        122349                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7047653000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7047653000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7047653000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7047653000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1953536                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1953536                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1953536                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1953536                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062630                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062630                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062630                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062630                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57602.865573                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57602.865573                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57602.865573                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57602.865573                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        56970                       # number of writebacks
system.cpu.dcache.writebacks::total             56970                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56761                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56761                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56761                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56761                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        65588                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        65588                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        65588                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        65588                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3849956000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3849956000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3849956000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3849956000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     35883000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     35883000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033574                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033574                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033574                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033574                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58699.091297                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58699.091297                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58699.091297                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58699.091297                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 140167.968750                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 140167.968750                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  65904                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       995466                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          995466                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12525                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12525                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    826209000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    826209000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1007991                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1007991                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012426                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012426                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65964.790419                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65964.790419                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2194                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2194                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10331                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10331                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    682133000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    682133000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     35883000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     35883000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010249                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010249                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66027.780467                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66027.780467                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 217472.727273                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 217472.727273                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       835721                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         835721                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       109824                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       109824                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6221444000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6221444000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       945545                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       945545                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.116149                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.116149                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56649.220571                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56649.220571                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54567                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54567                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        55257                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        55257                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3167823000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3167823000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058439                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058439                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57328.899506                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57328.899506                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4489                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4489                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          318                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          318                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     22332500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     22332500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4807                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4807                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.066154                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.066154                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70227.987421                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70227.987421                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          318                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          318                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     22014500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     22014500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.066154                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.066154                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69227.987421                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69227.987421                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4756                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4756                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4756                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4756                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11932547000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7474255                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             66928                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            111.676055                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          882                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3992102                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3992102                       # Number of data accesses

---------- End Simulation Statistics   ----------
