<html lang="en">
<head>
<title>i386-Syntax - Using as</title>
<meta http-equiv="Content-Type" content="text/html">
<meta name="description" content="Using as">
<meta name="generator" content="makeinfo 4.8">
<link title="Top" rel="start" href="index.html#Top">
<link rel="up" href="i386_002dDependent.html#i386_002dDependent" title="i386-Dependent">
<link rel="prev" href="i386_002dOptions.html#i386_002dOptions" title="i386-Options">
<link rel="next" href="i386_002dMnemonics.html#i386_002dMnemonics" title="i386-Mnemonics">
<link href="http://www.gnu.org/software/texinfo/" rel="generator-home" title="Texinfo Homepage">
<meta http-equiv="Content-Style-Type" content="text/css">
<style type="text/css"><!--
  pre.display { font-family:inherit }
  pre.format  { font-family:inherit }
  pre.smalldisplay { font-family:inherit; font-size:smaller }
  pre.smallformat  { font-family:inherit; font-size:smaller }
  pre.smallexample { font-size:smaller }
  pre.smalllisp    { font-size:smaller }
  span.sc    { font-variant:small-caps }
  span.roman { font-family:serif; font-weight:normal; } 
  span.sansserif { font-family:sans-serif; font-weight:normal; } 
--></style>
</head>
<body>
<div class="node">
<p>
<a name="i386-Syntax"></a>
<a name="i386_002dSyntax"></a>
Next:&nbsp;<a rel="next" accesskey="n" href="i386_002dMnemonics.html#i386_002dMnemonics">i386-Mnemonics</a>,
Previous:&nbsp;<a rel="previous" accesskey="p" href="i386_002dOptions.html#i386_002dOptions">i386-Options</a>,
Up:&nbsp;<a rel="up" accesskey="u" href="i386_002dDependent.html#i386_002dDependent">i386-Dependent</a>
<hr>
</div>

<h4 class="subsection">8.11.2 AT&amp;T Syntax versus Intel Syntax</h4>

<p><a name="index-i386-intel_005fsyntax-pseudo-op-791"></a><a name="index-intel_005fsyntax-pseudo-op_002c-i386-792"></a><a name="index-i386-att_005fsyntax-pseudo-op-793"></a><a name="index-att_005fsyntax-pseudo-op_002c-i386-794"></a><a name="index-i386-syntax-compatibility-795"></a><a name="index-syntax-compatibility_002c-i386-796"></a><a name="index-x86_002d64-intel_005fsyntax-pseudo-op-797"></a><a name="index-intel_005fsyntax-pseudo-op_002c-x86_002d64-798"></a><a name="index-x86_002d64-att_005fsyntax-pseudo-op-799"></a><a name="index-att_005fsyntax-pseudo-op_002c-x86_002d64-800"></a><a name="index-x86_002d64-syntax-compatibility-801"></a><a name="index-syntax-compatibility_002c-x86_002d64-802"></a>
<code>as</code> now supports assembly using Intel assembler syntax. 
<code>.intel_syntax</code> selects Intel mode, and <code>.att_syntax</code> switches
back to the usual AT&amp;T mode for compatibility with the output of
<code>gcc</code>.  Either of these directives may have an optional
argument, <code>prefix</code>, or <code>noprefix</code> specifying whether registers
require a `<samp><span class="samp">%</span></samp>' prefix.  AT&amp;T System V/386 assembler syntax is quite
different from Intel syntax.  We mention these differences because
almost all 80386 documents use Intel syntax.  Notable differences
between the two syntaxes are:

   <p><a name="index-immediate-operands_002c-i386-803"></a><a name="index-i386-immediate-operands-804"></a><a name="index-register-operands_002c-i386-805"></a><a name="index-i386-register-operands-806"></a><a name="index-jump_002fcall-operands_002c-i386-807"></a><a name="index-i386-jump_002fcall-operands-808"></a><a name="index-operand-delimiters_002c-i386-809"></a>
<a name="index-immediate-operands_002c-x86_002d64-810"></a><a name="index-x86_002d64-immediate-operands-811"></a><a name="index-register-operands_002c-x86_002d64-812"></a><a name="index-x86_002d64-register-operands-813"></a><a name="index-jump_002fcall-operands_002c-x86_002d64-814"></a><a name="index-x86_002d64-jump_002fcall-operands-815"></a><a name="index-operand-delimiters_002c-x86_002d64-816"></a>
     <ul>
<li>AT&amp;T immediate operands are preceded by `<samp><span class="samp">$</span></samp>'; Intel immediate
operands are undelimited (Intel `<samp><span class="samp">push 4</span></samp>' is AT&amp;T `<samp><span class="samp">pushl $4</span></samp>'). 
AT&amp;T register operands are preceded by `<samp><span class="samp">%</span></samp>'; Intel register operands
are undelimited.  AT&amp;T absolute (as opposed to PC relative) jump/call
operands are prefixed by `<samp><span class="samp">*</span></samp>'; they are undelimited in Intel syntax.

     <p><a name="index-i386-source_002c-destination-operands-817"></a><a name="index-source_002c-destination-operands_003b-i386-818"></a><a name="index-x86_002d64-source_002c-destination-operands-819"></a><a name="index-source_002c-destination-operands_003b-x86_002d64-820"></a><li>AT&amp;T and Intel syntax use the opposite order for source and destination
operands.  Intel `<samp><span class="samp">add eax, 4</span></samp>' is `<samp><span class="samp">addl $4, %eax</span></samp>'.  The
`<samp><span class="samp">source, dest</span></samp>' convention is maintained for compatibility with
previous Unix assemblers.  Note that instructions with more than one
source operand, such as the `<samp><span class="samp">enter</span></samp>' instruction, do <em>not</em> have
reversed order.  <a href="i386_002dBugs.html#i386_002dBugs">i386-Bugs</a>.

     <p><a name="index-mnemonic-suffixes_002c-i386-821"></a><a name="index-sizes-operands_002c-i386-822"></a><a name="index-i386-size-suffixes-823"></a><a name="index-mnemonic-suffixes_002c-x86_002d64-824"></a><a name="index-sizes-operands_002c-x86_002d64-825"></a><a name="index-x86_002d64-size-suffixes-826"></a><li>In AT&amp;T syntax the size of memory operands is determined from the last
character of the instruction mnemonic.  Mnemonic suffixes of `<samp><span class="samp">b</span></samp>',
`<samp><span class="samp">w</span></samp>', `<samp><span class="samp">l</span></samp>' and `<samp><span class="samp">q</span></samp>' specify byte (8-bit), word (16-bit), long
(32-bit) and quadruple word (64-bit) memory references.  Intel syntax accomplishes
this by prefixing memory operands (<em>not</em> the instruction mnemonics) with
`<samp><span class="samp">byte ptr</span></samp>', `<samp><span class="samp">word ptr</span></samp>', `<samp><span class="samp">dword ptr</span></samp>' and `<samp><span class="samp">qword ptr</span></samp>'.  Thus,
Intel `<samp><span class="samp">mov al, byte ptr </span><var>foo</var></samp>' is `<samp><span class="samp">movb </span><var>foo</var><span class="samp">, %al</span></samp>' in AT&amp;T
syntax.

     <p><a name="index-return-instructions_002c-i386-827"></a><a name="index-i386-jump_002c-call_002c-return-828"></a><a name="index-return-instructions_002c-x86_002d64-829"></a><a name="index-x86_002d64-jump_002c-call_002c-return-830"></a><li>Immediate form long jumps and calls are
`<samp><span class="samp">lcall/ljmp $</span><var>section</var><span class="samp">, $</span><var>offset</var></samp>' in AT&amp;T syntax; the
Intel syntax is
`<samp><span class="samp">call/jmp far </span><var>section</var><span class="samp">:</span><var>offset</var></samp>'.  Also, the far return
instruction
is `<samp><span class="samp">lret $</span><var>stack-adjust</var></samp>' in AT&amp;T syntax; Intel syntax is
`<samp><span class="samp">ret far </span><var>stack-adjust</var></samp>'.

     <p><a name="index-sections_002c-i386-831"></a><a name="index-i386-sections-832"></a><a name="index-sections_002c-x86_002d64-833"></a><a name="index-x86_002d64-sections-834"></a><li>The AT&amp;T assembler does not provide support for multiple section
programs.  Unix style systems expect all programs to be single sections. 
</ul>

   </body></html>

