INFO: [v++ 60-1548] Creating build summary session with primary output C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator\accelerator.hlscompile_summary, at 10/29/24 09:33:23
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator -config C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg -cmdlineconfig C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Oct 29 09:33:25 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'pac9' on host 'ryn-b10-pc-13.ad.rice.edu' (Windows NT_amd64 version 10.0) on Tue Oct 29 09:33:26 -0500 2024
INFO: [HLS 200-10] In directory 'C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component'
INFO: [HLS 200-2005] Using work_dir C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator.cpp' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/act_pe.cpp' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/act_pe.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/array.cpp' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/array.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/bias_pe.cpp' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/bias_pe.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/error_pe.cpp' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file 'C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/error_pe.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/weight_pe.cpp' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file 'C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/weight_pe.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/main.cpp' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(14)
INFO: [HLS 200-10] Adding test bench file 'C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/main.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file_cflags=C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/main.cpp,-D HW_COSIM' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(15)
INFO: [HLS 200-1465] Applying ini 'syn.top=accelerator' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-1-e' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(16)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=2ns' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(17)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=0' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(18)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.682 seconds; current allocated memory: 139.836 MB.
INFO: [HLS 200-10] Analyzing design file '../weight_pe.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'training' (../weight_pe.cpp:7:28)
INFO: [HLS 200-10] Analyzing design file '../error_pe.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../bias_pe.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'training' (../bias_pe.cpp:9:14)
INFO: [HLS 200-10] Analyzing design file '../array.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../act_pe.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../accelerator.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 29.573 seconds; current allocated memory: 142.965 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 21,909 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,305 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,274 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,568 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,568 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,544 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,544 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,544 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,544 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,548 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,373 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,236 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,293 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,216 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,232 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,953 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_78_4' is marked as complete unroll implied by the pipeline pragma (../accelerator.cpp:78:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_136_5' is marked as complete unroll implied by the pipeline pragma (../accelerator.cpp:136:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_138_6' is marked as complete unroll implied by the pipeline pragma (../accelerator.cpp:138:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_145_7' is marked as complete unroll implied by the pipeline pragma (../accelerator.cpp:145:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_147_8' is marked as complete unroll implied by the pipeline pragma (../accelerator.cpp:147:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_38_3' is marked as complete unroll implied by the pipeline pragma (../array.cpp:38:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_17_1' is marked as complete unroll implied by the pipeline pragma (../array.cpp:17:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_22_2' is marked as complete unroll implied by the pipeline pragma (../array.cpp:22:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_4' (../accelerator.cpp:78:26) in function 'accelerator' completely with a factor of 4 (../accelerator.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_145_7' (../accelerator.cpp:145:31) in function 'accelerator' completely with a factor of 2 (../accelerator.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_8' (../accelerator.cpp:147:35) in function 'accelerator' completely with a factor of 2 (../accelerator.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_136_5' (../accelerator.cpp:136:31) in function 'accelerator' completely with a factor of 2 (../accelerator.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_6' (../accelerator.cpp:138:35) in function 'accelerator' completely with a factor of 2 (../accelerator.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_3' (../array.cpp:38:22) in function 'model_array' completely with a factor of 2 (../array.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (../array.cpp:17:22) in function 'model_array' completely with a factor of 2 (../array.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_2' (../array.cpp:22:26) in function 'model_array' completely with a factor of 2 (../array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'weights_pe(ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'bias_pe(ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'act_pe(ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'error_pe(ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../array.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to 'w1': Complete partitioning on dimension 1. (../accelerator.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to 'w2': Complete partitioning on dimension 1. (../accelerator.cpp:9:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_55_1> at ../accelerator.cpp:55:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_165_9> at ../accelerator.cpp:165:23 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_168_10' is marked as complete unroll implied by the pipeline pragma (../accelerator.cpp:168:28)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_2' is marked as complete unroll implied by the pipeline pragma (../accelerator.cpp:58:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_168_10' (../accelerator.cpp:168:28) in function 'accelerator' completely with a factor of 2 (../accelerator.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_2' (../accelerator.cpp:58:26) in function 'accelerator' completely with a factor of 2 (../accelerator.cpp:9:0)
INFO: [HLS 214-421] Automatically partitioning small array 'output_array.new_w1' completely based on array size. (../accelerator.cpp:12:15)
INFO: [HLS 214-421] Automatically partitioning small array 'output_array.new_w2' completely based on array size. (../accelerator.cpp:12:15)
INFO: [HLS 214-421] Automatically partitioning small array 'output_array.new_b1' completely based on array size. (../accelerator.cpp:12:15)
INFO: [HLS 214-421] Automatically partitioning small array 'output_array.new_b2' completely based on array size. (../accelerator.cpp:12:15)
INFO: [HLS 214-421] Automatically partitioning small array 'w1_local' completely based on array size. (../accelerator.cpp:51:14)
INFO: [HLS 214-421] Automatically partitioning small array 'w2_local' completely based on array size. (../accelerator.cpp:52:14)
INFO: [HLS 214-421] Automatically partitioning small array 'bias_1_local' completely based on array size. (../accelerator.cpp:53:14)
INFO: [HLS 214-421] Automatically partitioning small array 'bias_2_local' completely based on array size. (../accelerator.cpp:54:14)
INFO: [HLS 214-421] Automatically partitioning small array 'array_out1.output_k' completely based on array size.
INFO: [HLS 214-421] Automatically partitioning small array 'array_out1.delta_kmin1' completely based on array size.
INFO: [HLS 214-421] Automatically partitioning small array 'array_out1.weight_changes' completely based on array size.
INFO: [HLS 214-421] Automatically partitioning small array 'array_out1.bias_change' completely based on array size.
INFO: [HLS 214-421] Automatically partitioning small array 'array_out2.output_k' completely based on array size.
INFO: [HLS 214-421] Automatically partitioning small array 'array_out2.delta_kmin1' completely based on array size.
INFO: [HLS 214-421] Automatically partitioning small array 'array_out2.weight_changes' completely based on array size.
INFO: [HLS 214-421] Automatically partitioning small array 'array_out2.bias_change' completely based on array size.
INFO: [HLS 214-421] Automatically partitioning small array 'array_back2.output_k' completely based on array size.
INFO: [HLS 214-421] Automatically partitioning small array 'array_back2.delta_kmin1' completely based on array size.
INFO: [HLS 214-421] Automatically partitioning small array 'array_back2.weight_changes' completely based on array size.
INFO: [HLS 214-421] Automatically partitioning small array 'array_back2.bias_change' completely based on array size.
INFO: [HLS 214-421] Automatically partitioning small array 'array_back1.output_k' completely based on array size.
INFO: [HLS 214-421] Automatically partitioning small array 'array_back1.delta_kmin1' completely based on array size.
INFO: [HLS 214-421] Automatically partitioning small array 'array_back1.weight_changes' completely based on array size.
INFO: [HLS 214-421] Automatically partitioning small array 'array_back1.bias_change' completely based on array size.
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'retval.new_b1' due to pipeline pragma (../accelerator.cpp:12:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'retval.new_b2' due to pipeline pragma (../accelerator.cpp:12:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'retval.new_w1' due to pipeline pragma (../accelerator.cpp:12:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'retval.new_w1' due to pipeline pragma (../accelerator.cpp:12:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'retval.new_w2' due to pipeline pragma (../accelerator.cpp:12:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'retval.new_w2' due to pipeline pragma (../accelerator.cpp:12:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'w1_local' due to pipeline pragma (../accelerator.cpp:51:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'w1_local' due to pipeline pragma (../accelerator.cpp:51:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'w2_local' due to pipeline pragma (../accelerator.cpp:52:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'w2_local' due to pipeline pragma (../accelerator.cpp:52:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'bias_1_local' due to pipeline pragma (../accelerator.cpp:53:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'bias_2_local' due to pipeline pragma (../accelerator.cpp:54:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_out1.bias_change' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_out1.delta_kmin1' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_out1.output_k' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_out1.weight_changes' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'array_out1.weight_changes' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_out2.bias_change' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_out2.delta_kmin1' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_out2.output_k' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_out2.weight_changes' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'array_out2.weight_changes' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_back2.bias_change' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_back2.delta_kmin1' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_back2.output_k' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_back2.weight_changes' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'array_back2.weight_changes' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_back1.bias_change' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_back1.delta_kmin1' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_back1.output_k' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_back1.weight_changes' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'array_back1.weight_changes' due to pipeline pragma
INFO: [HLS 214-248] Applying array_partition to 'retval.new_w1': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../accelerator.cpp:12:15)
INFO: [HLS 214-248] Applying array_partition to 'retval.new_w2': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../accelerator.cpp:12:15)
INFO: [HLS 214-248] Applying array_partition to 'retval.new_b1': Complete partitioning on dimension 1. (../accelerator.cpp:12:15)
INFO: [HLS 214-248] Applying array_partition to 'retval.new_b2': Complete partitioning on dimension 1. (../accelerator.cpp:12:15)
INFO: [HLS 214-248] Applying array_partition to 'w1_local': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../accelerator.cpp:51:14)
INFO: [HLS 214-248] Applying array_partition to 'w2_local': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../accelerator.cpp:52:14)
INFO: [HLS 214-248] Applying array_partition to 'bias_1_local': Complete partitioning on dimension 1. (../accelerator.cpp:53:14)
INFO: [HLS 214-248] Applying array_partition to 'bias_2_local': Complete partitioning on dimension 1. (../accelerator.cpp:54:14)
INFO: [HLS 214-248] Applying array_partition to 'array_out1.output_k': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'array_out1.delta_kmin1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'array_out1.weight_changes': Complete partitioning on dimension 1. Complete partitioning on dimension 2.
INFO: [HLS 214-248] Applying array_partition to 'array_out1.bias_change': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'array_out2.output_k': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'array_out2.delta_kmin1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'array_out2.weight_changes': Complete partitioning on dimension 1. Complete partitioning on dimension 2.
INFO: [HLS 214-248] Applying array_partition to 'array_out2.bias_change': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'array_back2.output_k': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'array_back2.delta_kmin1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'array_back2.weight_changes': Complete partitioning on dimension 1. Complete partitioning on dimension 2.
INFO: [HLS 214-248] Applying array_partition to 'array_back2.bias_change': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'array_back1.output_k': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'array_back1.delta_kmin1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'array_back1.weight_changes': Complete partitioning on dimension 1. Complete partitioning on dimension 2.
INFO: [HLS 214-248] Applying array_partition to 'array_back1.bias_change': Complete partitioning on dimension 1.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 14.462 seconds; current allocated memory: 146.672 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 146.676 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 155.332 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../accelerator.cpp:102: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 160.270 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../weight_pe.cpp:12:65) to (../array.cpp:46:1) in function 'model_array'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../accelerator.cpp:74:9) in function 'accelerator'... converting 69 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 183.953 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 215.340 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_55_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_55_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 220.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 221.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'model_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln15_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln13_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln12_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'model_array'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 9, Depth = 9, function 'model_array'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 222.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.776 seconds; current allocated memory: 222.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_73_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 200, Final II = 145, Depth = 145, loop 'VITIS_LOOP_73_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 226.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 227.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_165_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_165_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 228.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 228.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 229.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 229.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_55_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_Pipeline_VITIS_LOOP_55_1' pipeline 'VITIS_LOOP_55_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_55_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 231.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'model_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_25ns_25_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_16s_6ns_25s_25_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_25_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7s_34_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'model_array'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.069 seconds; current allocated memory: 236.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_73_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_73_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 242.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_165_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_165_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.685 seconds; current allocated memory: 252.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/w1_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/w1_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/w2_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/w2_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/bias_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/bias_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/training' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'w1_0', 'w1_1', 'w2_0', 'w2_1', 'bias_1' and 'training' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 253.277 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 258.531 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.807 seconds; current allocated memory: 265.461 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.25 MHz
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 54.254 seconds; peak allocated memory: 266.031 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 58s
