# Shift-and-Add-Accumulator-Based-Multiplier-Design
This project includes 4 bit configuration of Datapath and controller of shift and add sequential multiplier design . It was designed in Xilinx VIVADO using Verilog HDL.
