-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
-- Date        : Mon Nov 19 18:13:56 2018
-- Host        : ece30 running 64-bit Ubuntu 16.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/user/Documents/embeddedLabs/project_4/project_4.srcs/sources_1/ip/picture/picture_sim_netlist.vhdl
-- Design      : picture
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity picture_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_54\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of picture_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end picture_blk_mem_gen_mux;

architecture STRUCTURE of picture_blk_mem_gen_mux is
  signal \douta[0]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 6 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_1_n_0\,
      I1 => \douta[0]_INST_0_i_2_n_0\,
      O => douta(0),
      S => sel_pipe(6)
    );
\douta[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[0]_INST_0_i_3_n_0\,
      I1 => \douta[0]_INST_0_i_4_n_0\,
      I2 => sel_pipe(5),
      I3 => \douta[0]_INST_0_i_5_n_0\,
      I4 => sel_pipe(4),
      I5 => \douta[0]_INST_0_i_6_n_0\,
      O => \douta[0]_INST_0_i_1_n_0\
    );
\douta[0]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_23_n_0\,
      I1 => \douta[0]_INST_0_i_24_n_0\,
      O => \douta[0]_INST_0_i_10_n_0\,
      S => sel_pipe(3)
    );
\douta[0]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(0),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(0),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(0),
      O => \douta[0]_INST_0_i_11_n_0\
    );
\douta[0]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(0),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(0),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(0),
      O => \douta[0]_INST_0_i_12_n_0\
    );
\douta[0]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(0),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(0),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(0),
      O => \douta[0]_INST_0_i_13_n_0\
    );
\douta[0]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(0),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(0),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(0),
      O => \douta[0]_INST_0_i_14_n_0\
    );
\douta[0]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(0),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(0),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(0),
      O => \douta[0]_INST_0_i_15_n_0\
    );
\douta[0]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(0),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(0),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(0),
      O => \douta[0]_INST_0_i_16_n_0\
    );
\douta[0]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(0),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(0),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_54\(0),
      O => \douta[0]_INST_0_i_17_n_0\
    );
\douta[0]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(0),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(0),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(0),
      O => \douta[0]_INST_0_i_18_n_0\
    );
\douta[0]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(0),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(0),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(0),
      O => \douta[0]_INST_0_i_19_n_0\
    );
\douta[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[0]_INST_0_i_7_n_0\,
      I1 => \douta[0]_INST_0_i_8_n_0\,
      I2 => sel_pipe(5),
      I3 => \douta[0]_INST_0_i_9_n_0\,
      I4 => sel_pipe(4),
      I5 => \douta[0]_INST_0_i_10_n_0\,
      O => \douta[0]_INST_0_i_2_n_0\
    );
\douta[0]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(0),
      O => \douta[0]_INST_0_i_20_n_0\
    );
\douta[0]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(0),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(0),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(0),
      O => \douta[0]_INST_0_i_21_n_0\
    );
\douta[0]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(0),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(0),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(0),
      O => \douta[0]_INST_0_i_22_n_0\
    );
\douta[0]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(0),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(0),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(0),
      O => \douta[0]_INST_0_i_23_n_0\
    );
\douta[0]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(0),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(0),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(0),
      O => \douta[0]_INST_0_i_24_n_0\
    );
\douta[0]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_11_n_0\,
      I1 => \douta[0]_INST_0_i_12_n_0\,
      O => \douta[0]_INST_0_i_3_n_0\,
      S => sel_pipe(3)
    );
\douta[0]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_13_n_0\,
      I1 => \douta[0]_INST_0_i_14_n_0\,
      O => \douta[0]_INST_0_i_4_n_0\,
      S => sel_pipe(3)
    );
\douta[0]_INST_0_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_15_n_0\,
      I1 => \douta[0]_INST_0_i_16_n_0\,
      O => \douta[0]_INST_0_i_5_n_0\,
      S => sel_pipe(3)
    );
\douta[0]_INST_0_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_17_n_0\,
      I1 => \douta[0]_INST_0_i_18_n_0\,
      O => \douta[0]_INST_0_i_6_n_0\,
      S => sel_pipe(3)
    );
\douta[0]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe(2),
      I1 => sel_pipe(0),
      I2 => DOADO(0),
      I3 => sel_pipe(1),
      I4 => sel_pipe(3),
      O => \douta[0]_INST_0_i_7_n_0\
    );
\douta[0]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_19_n_0\,
      I1 => \douta[0]_INST_0_i_20_n_0\,
      O => \douta[0]_INST_0_i_8_n_0\,
      S => sel_pipe(3)
    );
\douta[0]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_21_n_0\,
      I1 => \douta[0]_INST_0_i_22_n_0\,
      O => \douta[0]_INST_0_i_9_n_0\,
      S => sel_pipe(3)
    );
\douta[1]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_1_n_0\,
      I1 => \douta[1]_INST_0_i_2_n_0\,
      O => douta(1),
      S => sel_pipe(6)
    );
\douta[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[1]_INST_0_i_3_n_0\,
      I1 => \douta[1]_INST_0_i_4_n_0\,
      I2 => sel_pipe(5),
      I3 => \douta[1]_INST_0_i_5_n_0\,
      I4 => sel_pipe(4),
      I5 => \douta[1]_INST_0_i_6_n_0\,
      O => \douta[1]_INST_0_i_1_n_0\
    );
\douta[1]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_23_n_0\,
      I1 => \douta[1]_INST_0_i_24_n_0\,
      O => \douta[1]_INST_0_i_10_n_0\,
      S => sel_pipe(3)
    );
\douta[1]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(1),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(1),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(1),
      O => \douta[1]_INST_0_i_11_n_0\
    );
\douta[1]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(1),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(1),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(1),
      O => \douta[1]_INST_0_i_12_n_0\
    );
\douta[1]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(1),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(1),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(1),
      O => \douta[1]_INST_0_i_13_n_0\
    );
\douta[1]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(1),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(1),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(1),
      O => \douta[1]_INST_0_i_14_n_0\
    );
\douta[1]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(1),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(1),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(1),
      O => \douta[1]_INST_0_i_15_n_0\
    );
\douta[1]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(1),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(1),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(1),
      O => \douta[1]_INST_0_i_16_n_0\
    );
\douta[1]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(1),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(1),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_54\(1),
      O => \douta[1]_INST_0_i_17_n_0\
    );
\douta[1]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(1),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(1),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(1),
      O => \douta[1]_INST_0_i_18_n_0\
    );
\douta[1]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(1),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(1),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(1),
      O => \douta[1]_INST_0_i_19_n_0\
    );
\douta[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[1]_INST_0_i_7_n_0\,
      I1 => \douta[1]_INST_0_i_8_n_0\,
      I2 => sel_pipe(5),
      I3 => \douta[1]_INST_0_i_9_n_0\,
      I4 => sel_pipe(4),
      I5 => \douta[1]_INST_0_i_10_n_0\,
      O => \douta[1]_INST_0_i_2_n_0\
    );
\douta[1]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(1),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(1),
      O => \douta[1]_INST_0_i_20_n_0\
    );
\douta[1]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(1),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(1),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(1),
      O => \douta[1]_INST_0_i_21_n_0\
    );
\douta[1]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(1),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(1),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(1),
      O => \douta[1]_INST_0_i_22_n_0\
    );
\douta[1]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(1),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(1),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(1),
      O => \douta[1]_INST_0_i_23_n_0\
    );
\douta[1]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(1),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(1),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(1),
      O => \douta[1]_INST_0_i_24_n_0\
    );
\douta[1]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_11_n_0\,
      I1 => \douta[1]_INST_0_i_12_n_0\,
      O => \douta[1]_INST_0_i_3_n_0\,
      S => sel_pipe(3)
    );
\douta[1]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_13_n_0\,
      I1 => \douta[1]_INST_0_i_14_n_0\,
      O => \douta[1]_INST_0_i_4_n_0\,
      S => sel_pipe(3)
    );
\douta[1]_INST_0_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_15_n_0\,
      I1 => \douta[1]_INST_0_i_16_n_0\,
      O => \douta[1]_INST_0_i_5_n_0\,
      S => sel_pipe(3)
    );
\douta[1]_INST_0_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_17_n_0\,
      I1 => \douta[1]_INST_0_i_18_n_0\,
      O => \douta[1]_INST_0_i_6_n_0\,
      S => sel_pipe(3)
    );
\douta[1]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe(2),
      I1 => sel_pipe(0),
      I2 => DOADO(1),
      I3 => sel_pipe(1),
      I4 => sel_pipe(3),
      O => \douta[1]_INST_0_i_7_n_0\
    );
\douta[1]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_19_n_0\,
      I1 => \douta[1]_INST_0_i_20_n_0\,
      O => \douta[1]_INST_0_i_8_n_0\,
      S => sel_pipe(3)
    );
\douta[1]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_21_n_0\,
      I1 => \douta[1]_INST_0_i_22_n_0\,
      O => \douta[1]_INST_0_i_9_n_0\,
      S => sel_pipe(3)
    );
\douta[2]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_1_n_0\,
      I1 => \douta[2]_INST_0_i_2_n_0\,
      O => douta(2),
      S => sel_pipe(6)
    );
\douta[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[2]_INST_0_i_3_n_0\,
      I1 => \douta[2]_INST_0_i_4_n_0\,
      I2 => sel_pipe(5),
      I3 => \douta[2]_INST_0_i_5_n_0\,
      I4 => sel_pipe(4),
      I5 => \douta[2]_INST_0_i_6_n_0\,
      O => \douta[2]_INST_0_i_1_n_0\
    );
\douta[2]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_23_n_0\,
      I1 => \douta[2]_INST_0_i_24_n_0\,
      O => \douta[2]_INST_0_i_10_n_0\,
      S => sel_pipe(3)
    );
\douta[2]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(2),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(2),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(2),
      O => \douta[2]_INST_0_i_11_n_0\
    );
\douta[2]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(2),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(2),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(2),
      O => \douta[2]_INST_0_i_12_n_0\
    );
\douta[2]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(2),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(2),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(2),
      O => \douta[2]_INST_0_i_13_n_0\
    );
\douta[2]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(2),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(2),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(2),
      O => \douta[2]_INST_0_i_14_n_0\
    );
\douta[2]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(2),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(2),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(2),
      O => \douta[2]_INST_0_i_15_n_0\
    );
\douta[2]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(2),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(2),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(2),
      O => \douta[2]_INST_0_i_16_n_0\
    );
\douta[2]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(2),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(2),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_54\(2),
      O => \douta[2]_INST_0_i_17_n_0\
    );
\douta[2]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(2),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(2),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(2),
      O => \douta[2]_INST_0_i_18_n_0\
    );
\douta[2]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(2),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(2),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(2),
      O => \douta[2]_INST_0_i_19_n_0\
    );
\douta[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[2]_INST_0_i_7_n_0\,
      I1 => \douta[2]_INST_0_i_8_n_0\,
      I2 => sel_pipe(5),
      I3 => \douta[2]_INST_0_i_9_n_0\,
      I4 => sel_pipe(4),
      I5 => \douta[2]_INST_0_i_10_n_0\,
      O => \douta[2]_INST_0_i_2_n_0\
    );
\douta[2]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(2),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(2),
      O => \douta[2]_INST_0_i_20_n_0\
    );
\douta[2]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(2),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(2),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(2),
      O => \douta[2]_INST_0_i_21_n_0\
    );
\douta[2]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(2),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(2),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(2),
      O => \douta[2]_INST_0_i_22_n_0\
    );
\douta[2]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(2),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(2),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(2),
      O => \douta[2]_INST_0_i_23_n_0\
    );
\douta[2]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(2),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(2),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(2),
      O => \douta[2]_INST_0_i_24_n_0\
    );
\douta[2]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_11_n_0\,
      I1 => \douta[2]_INST_0_i_12_n_0\,
      O => \douta[2]_INST_0_i_3_n_0\,
      S => sel_pipe(3)
    );
\douta[2]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_13_n_0\,
      I1 => \douta[2]_INST_0_i_14_n_0\,
      O => \douta[2]_INST_0_i_4_n_0\,
      S => sel_pipe(3)
    );
\douta[2]_INST_0_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_15_n_0\,
      I1 => \douta[2]_INST_0_i_16_n_0\,
      O => \douta[2]_INST_0_i_5_n_0\,
      S => sel_pipe(3)
    );
\douta[2]_INST_0_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_17_n_0\,
      I1 => \douta[2]_INST_0_i_18_n_0\,
      O => \douta[2]_INST_0_i_6_n_0\,
      S => sel_pipe(3)
    );
\douta[2]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe(2),
      I1 => sel_pipe(0),
      I2 => DOADO(2),
      I3 => sel_pipe(1),
      I4 => sel_pipe(3),
      O => \douta[2]_INST_0_i_7_n_0\
    );
\douta[2]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_19_n_0\,
      I1 => \douta[2]_INST_0_i_20_n_0\,
      O => \douta[2]_INST_0_i_8_n_0\,
      S => sel_pipe(3)
    );
\douta[2]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_21_n_0\,
      I1 => \douta[2]_INST_0_i_22_n_0\,
      O => \douta[2]_INST_0_i_9_n_0\,
      S => sel_pipe(3)
    );
\douta[3]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_1_n_0\,
      I1 => \douta[3]_INST_0_i_2_n_0\,
      O => douta(3),
      S => sel_pipe(6)
    );
\douta[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[3]_INST_0_i_3_n_0\,
      I1 => \douta[3]_INST_0_i_4_n_0\,
      I2 => sel_pipe(5),
      I3 => \douta[3]_INST_0_i_5_n_0\,
      I4 => sel_pipe(4),
      I5 => \douta[3]_INST_0_i_6_n_0\,
      O => \douta[3]_INST_0_i_1_n_0\
    );
\douta[3]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_23_n_0\,
      I1 => \douta[3]_INST_0_i_24_n_0\,
      O => \douta[3]_INST_0_i_10_n_0\,
      S => sel_pipe(3)
    );
\douta[3]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(3),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(3),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(3),
      O => \douta[3]_INST_0_i_11_n_0\
    );
\douta[3]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(3),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(3),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(3),
      O => \douta[3]_INST_0_i_12_n_0\
    );
\douta[3]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(3),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(3),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(3),
      O => \douta[3]_INST_0_i_13_n_0\
    );
\douta[3]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(3),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(3),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(3),
      O => \douta[3]_INST_0_i_14_n_0\
    );
\douta[3]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(3),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(3),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(3),
      O => \douta[3]_INST_0_i_15_n_0\
    );
\douta[3]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(3),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(3),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(3),
      O => \douta[3]_INST_0_i_16_n_0\
    );
\douta[3]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(3),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(3),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_54\(3),
      O => \douta[3]_INST_0_i_17_n_0\
    );
\douta[3]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(3),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(3),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(3),
      O => \douta[3]_INST_0_i_18_n_0\
    );
\douta[3]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(3),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(3),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(3),
      O => \douta[3]_INST_0_i_19_n_0\
    );
\douta[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[3]_INST_0_i_7_n_0\,
      I1 => \douta[3]_INST_0_i_8_n_0\,
      I2 => sel_pipe(5),
      I3 => \douta[3]_INST_0_i_9_n_0\,
      I4 => sel_pipe(4),
      I5 => \douta[3]_INST_0_i_10_n_0\,
      O => \douta[3]_INST_0_i_2_n_0\
    );
\douta[3]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(3),
      O => \douta[3]_INST_0_i_20_n_0\
    );
\douta[3]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(3),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(3),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(3),
      O => \douta[3]_INST_0_i_21_n_0\
    );
\douta[3]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(3),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(3),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(3),
      O => \douta[3]_INST_0_i_22_n_0\
    );
\douta[3]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(3),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(3),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(3),
      O => \douta[3]_INST_0_i_23_n_0\
    );
\douta[3]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(3),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(3),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(3),
      O => \douta[3]_INST_0_i_24_n_0\
    );
\douta[3]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_11_n_0\,
      I1 => \douta[3]_INST_0_i_12_n_0\,
      O => \douta[3]_INST_0_i_3_n_0\,
      S => sel_pipe(3)
    );
\douta[3]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_13_n_0\,
      I1 => \douta[3]_INST_0_i_14_n_0\,
      O => \douta[3]_INST_0_i_4_n_0\,
      S => sel_pipe(3)
    );
\douta[3]_INST_0_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_15_n_0\,
      I1 => \douta[3]_INST_0_i_16_n_0\,
      O => \douta[3]_INST_0_i_5_n_0\,
      S => sel_pipe(3)
    );
\douta[3]_INST_0_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_17_n_0\,
      I1 => \douta[3]_INST_0_i_18_n_0\,
      O => \douta[3]_INST_0_i_6_n_0\,
      S => sel_pipe(3)
    );
\douta[3]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe(2),
      I1 => sel_pipe(0),
      I2 => DOADO(3),
      I3 => sel_pipe(1),
      I4 => sel_pipe(3),
      O => \douta[3]_INST_0_i_7_n_0\
    );
\douta[3]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_19_n_0\,
      I1 => \douta[3]_INST_0_i_20_n_0\,
      O => \douta[3]_INST_0_i_8_n_0\,
      S => sel_pipe(3)
    );
\douta[3]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_21_n_0\,
      I1 => \douta[3]_INST_0_i_22_n_0\,
      O => \douta[3]_INST_0_i_9_n_0\,
      S => sel_pipe(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_1_n_0\,
      I1 => \douta[4]_INST_0_i_2_n_0\,
      O => douta(4),
      S => sel_pipe(6)
    );
\douta[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[4]_INST_0_i_3_n_0\,
      I1 => \douta[4]_INST_0_i_4_n_0\,
      I2 => sel_pipe(5),
      I3 => \douta[4]_INST_0_i_5_n_0\,
      I4 => sel_pipe(4),
      I5 => \douta[4]_INST_0_i_6_n_0\,
      O => \douta[4]_INST_0_i_1_n_0\
    );
\douta[4]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_23_n_0\,
      I1 => \douta[4]_INST_0_i_24_n_0\,
      O => \douta[4]_INST_0_i_10_n_0\,
      S => sel_pipe(3)
    );
\douta[4]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(4),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(4),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(4),
      O => \douta[4]_INST_0_i_11_n_0\
    );
\douta[4]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(4),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(4),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(4),
      O => \douta[4]_INST_0_i_12_n_0\
    );
\douta[4]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(4),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(4),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(4),
      O => \douta[4]_INST_0_i_13_n_0\
    );
\douta[4]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(4),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(4),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(4),
      O => \douta[4]_INST_0_i_14_n_0\
    );
\douta[4]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(4),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(4),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(4),
      O => \douta[4]_INST_0_i_15_n_0\
    );
\douta[4]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(4),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(4),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(4),
      O => \douta[4]_INST_0_i_16_n_0\
    );
\douta[4]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(4),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(4),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_54\(4),
      O => \douta[4]_INST_0_i_17_n_0\
    );
\douta[4]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(4),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(4),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(4),
      O => \douta[4]_INST_0_i_18_n_0\
    );
\douta[4]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(4),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(4),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(4),
      O => \douta[4]_INST_0_i_19_n_0\
    );
\douta[4]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[4]_INST_0_i_7_n_0\,
      I1 => \douta[4]_INST_0_i_8_n_0\,
      I2 => sel_pipe(5),
      I3 => \douta[4]_INST_0_i_9_n_0\,
      I4 => sel_pipe(4),
      I5 => \douta[4]_INST_0_i_10_n_0\,
      O => \douta[4]_INST_0_i_2_n_0\
    );
\douta[4]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(4),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(4),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(4),
      O => \douta[4]_INST_0_i_20_n_0\
    );
\douta[4]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(4),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(4),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(4),
      O => \douta[4]_INST_0_i_21_n_0\
    );
\douta[4]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(4),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(4),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(4),
      O => \douta[4]_INST_0_i_22_n_0\
    );
\douta[4]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(4),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(4),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(4),
      O => \douta[4]_INST_0_i_23_n_0\
    );
\douta[4]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(4),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(4),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(4),
      O => \douta[4]_INST_0_i_24_n_0\
    );
\douta[4]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_11_n_0\,
      I1 => \douta[4]_INST_0_i_12_n_0\,
      O => \douta[4]_INST_0_i_3_n_0\,
      S => sel_pipe(3)
    );
\douta[4]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_13_n_0\,
      I1 => \douta[4]_INST_0_i_14_n_0\,
      O => \douta[4]_INST_0_i_4_n_0\,
      S => sel_pipe(3)
    );
\douta[4]_INST_0_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_15_n_0\,
      I1 => \douta[4]_INST_0_i_16_n_0\,
      O => \douta[4]_INST_0_i_5_n_0\,
      S => sel_pipe(3)
    );
\douta[4]_INST_0_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_17_n_0\,
      I1 => \douta[4]_INST_0_i_18_n_0\,
      O => \douta[4]_INST_0_i_6_n_0\,
      S => sel_pipe(3)
    );
\douta[4]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe(2),
      I1 => sel_pipe(0),
      I2 => DOADO(4),
      I3 => sel_pipe(1),
      I4 => sel_pipe(3),
      O => \douta[4]_INST_0_i_7_n_0\
    );
\douta[4]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_19_n_0\,
      I1 => \douta[4]_INST_0_i_20_n_0\,
      O => \douta[4]_INST_0_i_8_n_0\,
      S => sel_pipe(3)
    );
\douta[4]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_21_n_0\,
      I1 => \douta[4]_INST_0_i_22_n_0\,
      O => \douta[4]_INST_0_i_9_n_0\,
      S => sel_pipe(3)
    );
\douta[5]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_1_n_0\,
      I1 => \douta[5]_INST_0_i_2_n_0\,
      O => douta(5),
      S => sel_pipe(6)
    );
\douta[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[5]_INST_0_i_3_n_0\,
      I1 => \douta[5]_INST_0_i_4_n_0\,
      I2 => sel_pipe(5),
      I3 => \douta[5]_INST_0_i_5_n_0\,
      I4 => sel_pipe(4),
      I5 => \douta[5]_INST_0_i_6_n_0\,
      O => \douta[5]_INST_0_i_1_n_0\
    );
\douta[5]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_23_n_0\,
      I1 => \douta[5]_INST_0_i_24_n_0\,
      O => \douta[5]_INST_0_i_10_n_0\,
      S => sel_pipe(3)
    );
\douta[5]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(5),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(5),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(5),
      O => \douta[5]_INST_0_i_11_n_0\
    );
\douta[5]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(5),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(5),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(5),
      O => \douta[5]_INST_0_i_12_n_0\
    );
\douta[5]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(5),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(5),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(5),
      O => \douta[5]_INST_0_i_13_n_0\
    );
\douta[5]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(5),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(5),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(5),
      O => \douta[5]_INST_0_i_14_n_0\
    );
\douta[5]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(5),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(5),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(5),
      O => \douta[5]_INST_0_i_15_n_0\
    );
\douta[5]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(5),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(5),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(5),
      O => \douta[5]_INST_0_i_16_n_0\
    );
\douta[5]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(5),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(5),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_54\(5),
      O => \douta[5]_INST_0_i_17_n_0\
    );
\douta[5]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(5),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(5),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(5),
      O => \douta[5]_INST_0_i_18_n_0\
    );
\douta[5]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(5),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(5),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(5),
      O => \douta[5]_INST_0_i_19_n_0\
    );
\douta[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[5]_INST_0_i_7_n_0\,
      I1 => \douta[5]_INST_0_i_8_n_0\,
      I2 => sel_pipe(5),
      I3 => \douta[5]_INST_0_i_9_n_0\,
      I4 => sel_pipe(4),
      I5 => \douta[5]_INST_0_i_10_n_0\,
      O => \douta[5]_INST_0_i_2_n_0\
    );
\douta[5]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(5),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(5),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(5),
      O => \douta[5]_INST_0_i_20_n_0\
    );
\douta[5]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(5),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(5),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(5),
      O => \douta[5]_INST_0_i_21_n_0\
    );
\douta[5]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(5),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(5),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(5),
      O => \douta[5]_INST_0_i_22_n_0\
    );
\douta[5]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(5),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(5),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(5),
      O => \douta[5]_INST_0_i_23_n_0\
    );
\douta[5]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(5),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(5),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(5),
      O => \douta[5]_INST_0_i_24_n_0\
    );
\douta[5]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_11_n_0\,
      I1 => \douta[5]_INST_0_i_12_n_0\,
      O => \douta[5]_INST_0_i_3_n_0\,
      S => sel_pipe(3)
    );
\douta[5]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_13_n_0\,
      I1 => \douta[5]_INST_0_i_14_n_0\,
      O => \douta[5]_INST_0_i_4_n_0\,
      S => sel_pipe(3)
    );
\douta[5]_INST_0_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_15_n_0\,
      I1 => \douta[5]_INST_0_i_16_n_0\,
      O => \douta[5]_INST_0_i_5_n_0\,
      S => sel_pipe(3)
    );
\douta[5]_INST_0_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_17_n_0\,
      I1 => \douta[5]_INST_0_i_18_n_0\,
      O => \douta[5]_INST_0_i_6_n_0\,
      S => sel_pipe(3)
    );
\douta[5]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe(2),
      I1 => sel_pipe(0),
      I2 => DOADO(5),
      I3 => sel_pipe(1),
      I4 => sel_pipe(3),
      O => \douta[5]_INST_0_i_7_n_0\
    );
\douta[5]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_19_n_0\,
      I1 => \douta[5]_INST_0_i_20_n_0\,
      O => \douta[5]_INST_0_i_8_n_0\,
      S => sel_pipe(3)
    );
\douta[5]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_21_n_0\,
      I1 => \douta[5]_INST_0_i_22_n_0\,
      O => \douta[5]_INST_0_i_9_n_0\,
      S => sel_pipe(3)
    );
\douta[6]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_1_n_0\,
      I1 => \douta[6]_INST_0_i_2_n_0\,
      O => douta(6),
      S => sel_pipe(6)
    );
\douta[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[6]_INST_0_i_3_n_0\,
      I1 => \douta[6]_INST_0_i_4_n_0\,
      I2 => sel_pipe(5),
      I3 => \douta[6]_INST_0_i_5_n_0\,
      I4 => sel_pipe(4),
      I5 => \douta[6]_INST_0_i_6_n_0\,
      O => \douta[6]_INST_0_i_1_n_0\
    );
\douta[6]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_23_n_0\,
      I1 => \douta[6]_INST_0_i_24_n_0\,
      O => \douta[6]_INST_0_i_10_n_0\,
      S => sel_pipe(3)
    );
\douta[6]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(6),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(6),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(6),
      O => \douta[6]_INST_0_i_11_n_0\
    );
\douta[6]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(6),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(6),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(6),
      O => \douta[6]_INST_0_i_12_n_0\
    );
\douta[6]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(6),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(6),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(6),
      O => \douta[6]_INST_0_i_13_n_0\
    );
\douta[6]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(6),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(6),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(6),
      O => \douta[6]_INST_0_i_14_n_0\
    );
\douta[6]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(6),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(6),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(6),
      O => \douta[6]_INST_0_i_15_n_0\
    );
\douta[6]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(6),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(6),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(6),
      O => \douta[6]_INST_0_i_16_n_0\
    );
\douta[6]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(6),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(6),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_54\(6),
      O => \douta[6]_INST_0_i_17_n_0\
    );
\douta[6]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(6),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(6),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(6),
      O => \douta[6]_INST_0_i_18_n_0\
    );
\douta[6]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(6),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(6),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(6),
      O => \douta[6]_INST_0_i_19_n_0\
    );
\douta[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[6]_INST_0_i_7_n_0\,
      I1 => \douta[6]_INST_0_i_8_n_0\,
      I2 => sel_pipe(5),
      I3 => \douta[6]_INST_0_i_9_n_0\,
      I4 => sel_pipe(4),
      I5 => \douta[6]_INST_0_i_10_n_0\,
      O => \douta[6]_INST_0_i_2_n_0\
    );
\douta[6]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(6),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(6),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(6),
      O => \douta[6]_INST_0_i_20_n_0\
    );
\douta[6]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(6),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(6),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(6),
      O => \douta[6]_INST_0_i_21_n_0\
    );
\douta[6]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(6),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(6),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(6),
      O => \douta[6]_INST_0_i_22_n_0\
    );
\douta[6]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(6),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(6),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(6),
      O => \douta[6]_INST_0_i_23_n_0\
    );
\douta[6]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(6),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(6),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(6),
      O => \douta[6]_INST_0_i_24_n_0\
    );
\douta[6]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_11_n_0\,
      I1 => \douta[6]_INST_0_i_12_n_0\,
      O => \douta[6]_INST_0_i_3_n_0\,
      S => sel_pipe(3)
    );
\douta[6]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_13_n_0\,
      I1 => \douta[6]_INST_0_i_14_n_0\,
      O => \douta[6]_INST_0_i_4_n_0\,
      S => sel_pipe(3)
    );
\douta[6]_INST_0_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_15_n_0\,
      I1 => \douta[6]_INST_0_i_16_n_0\,
      O => \douta[6]_INST_0_i_5_n_0\,
      S => sel_pipe(3)
    );
\douta[6]_INST_0_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_17_n_0\,
      I1 => \douta[6]_INST_0_i_18_n_0\,
      O => \douta[6]_INST_0_i_6_n_0\,
      S => sel_pipe(3)
    );
\douta[6]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe(2),
      I1 => sel_pipe(0),
      I2 => DOADO(6),
      I3 => sel_pipe(1),
      I4 => sel_pipe(3),
      O => \douta[6]_INST_0_i_7_n_0\
    );
\douta[6]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_19_n_0\,
      I1 => \douta[6]_INST_0_i_20_n_0\,
      O => \douta[6]_INST_0_i_8_n_0\,
      S => sel_pipe(3)
    );
\douta[6]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_21_n_0\,
      I1 => \douta[6]_INST_0_i_22_n_0\,
      O => \douta[6]_INST_0_i_9_n_0\,
      S => sel_pipe(3)
    );
\douta[7]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_1_n_0\,
      I1 => \douta[7]_INST_0_i_2_n_0\,
      O => douta(7),
      S => sel_pipe(6)
    );
\douta[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_3_n_0\,
      I1 => \douta[7]_INST_0_i_4_n_0\,
      I2 => sel_pipe(5),
      I3 => \douta[7]_INST_0_i_5_n_0\,
      I4 => sel_pipe(4),
      I5 => \douta[7]_INST_0_i_6_n_0\,
      O => \douta[7]_INST_0_i_1_n_0\
    );
\douta[7]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_23_n_0\,
      I1 => \douta[7]_INST_0_i_24_n_0\,
      O => \douta[7]_INST_0_i_10_n_0\,
      S => sel_pipe(3)
    );
\douta[7]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(7),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(7),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(7),
      O => \douta[7]_INST_0_i_11_n_0\
    );
\douta[7]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(7),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(7),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(7),
      O => \douta[7]_INST_0_i_12_n_0\
    );
\douta[7]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(7),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(7),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(7),
      O => \douta[7]_INST_0_i_13_n_0\
    );
\douta[7]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(7),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(7),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(7),
      O => \douta[7]_INST_0_i_14_n_0\
    );
\douta[7]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(7),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(7),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(7),
      O => \douta[7]_INST_0_i_15_n_0\
    );
\douta[7]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(7),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(7),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(7),
      O => \douta[7]_INST_0_i_16_n_0\
    );
\douta[7]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(7),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(7),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_54\(7),
      O => \douta[7]_INST_0_i_17_n_0\
    );
\douta[7]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(7),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(7),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(7),
      O => \douta[7]_INST_0_i_18_n_0\
    );
\douta[7]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(7),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(7),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(7),
      O => \douta[7]_INST_0_i_19_n_0\
    );
\douta[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_7_n_0\,
      I1 => \douta[7]_INST_0_i_8_n_0\,
      I2 => sel_pipe(5),
      I3 => \douta[7]_INST_0_i_9_n_0\,
      I4 => sel_pipe(4),
      I5 => \douta[7]_INST_0_i_10_n_0\,
      O => \douta[7]_INST_0_i_2_n_0\
    );
\douta[7]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(7),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(7),
      O => \douta[7]_INST_0_i_20_n_0\
    );
\douta[7]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(7),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(7),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(7),
      O => \douta[7]_INST_0_i_21_n_0\
    );
\douta[7]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(7),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(7),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(7),
      O => \douta[7]_INST_0_i_22_n_0\
    );
\douta[7]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(7),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(7),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(7),
      O => \douta[7]_INST_0_i_23_n_0\
    );
\douta[7]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(7),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(7),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(7),
      O => \douta[7]_INST_0_i_24_n_0\
    );
\douta[7]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_11_n_0\,
      I1 => \douta[7]_INST_0_i_12_n_0\,
      O => \douta[7]_INST_0_i_3_n_0\,
      S => sel_pipe(3)
    );
\douta[7]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_13_n_0\,
      I1 => \douta[7]_INST_0_i_14_n_0\,
      O => \douta[7]_INST_0_i_4_n_0\,
      S => sel_pipe(3)
    );
\douta[7]_INST_0_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_15_n_0\,
      I1 => \douta[7]_INST_0_i_16_n_0\,
      O => \douta[7]_INST_0_i_5_n_0\,
      S => sel_pipe(3)
    );
\douta[7]_INST_0_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_17_n_0\,
      I1 => \douta[7]_INST_0_i_18_n_0\,
      O => \douta[7]_INST_0_i_6_n_0\,
      S => sel_pipe(3)
    );
\douta[7]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe(2),
      I1 => sel_pipe(0),
      I2 => DOADO(7),
      I3 => sel_pipe(1),
      I4 => sel_pipe(3),
      O => \douta[7]_INST_0_i_7_n_0\
    );
\douta[7]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_19_n_0\,
      I1 => \douta[7]_INST_0_i_20_n_0\,
      O => \douta[7]_INST_0_i_8_n_0\,
      S => sel_pipe(3)
    );
\douta[7]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_21_n_0\,
      I1 => \douta[7]_INST_0_i_22_n_0\,
      O => \douta[7]_INST_0_i_9_n_0\,
      S => sel_pipe(3)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(3),
      Q => sel_pipe(3),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(4),
      Q => sel_pipe(4),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(5),
      Q => sel_pipe(5),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(6),
      Q => sel_pipe(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity picture_blk_mem_gen_prim_wrapper_init is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of picture_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end picture_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of picture_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"DADADADADADADADADADAB6916D48000000000000000000000000000000000000",
      INIT_09 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0A => X"96969192969191914D4848484848484C48486C6D9191B5B6DAD6DADADADADADA",
      INIT_0B => X"777777777676767676767677767676767676767676769A767696767696967696",
      INIT_0C => X"7676767676767676767676767676767676765676767676767676777776777776",
      INIT_0D => X"7756567776567676565676765676777676777676777776767676767676767676",
      INIT_0E => X"7676565656565657775656777756567756567777567677565677775677775676",
      INIT_0F => X"DBDBDBDBDBDBDBDBDBDBDBBBBBBBB6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6914C",
      INIT_10 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_11 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_12 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_13 => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_14 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_15 => X"91916D6D9192B6B6BADADADFDBDBDFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_16 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADAB6B6B6",
      INIT_17 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_18 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_19 => X"9192716D6D4D484848484848486C6D6D9191B5B6B6B6B6DADADADADADADADADA",
      INIT_1A => X"7777777676767676767676767677767676767676767696767676769696967271",
      INIT_1B => X"7676767676767676767676777676777656767776767776767777777776777777",
      INIT_1C => X"5677775656767656767676767676767676767677767677767676767676767676",
      INIT_1D => X"7656767656565756567777565677565677775656777756567756567776567777",
      INIT_1E => X"DBDBDBDBDBDBDADBDBBBBBBBBBBBB6B6B6B6B6B6B6B6B6B6B6B6B6B69696956C",
      INIT_1F => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_20 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_21 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDFDBDFDBDFDBDFDBDBDB",
      INIT_22 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_23 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_24 => X"B6B691916D6D91B6BADADADADADADADADADADBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_25 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADAB6B6B6",
      INIT_26 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_27 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_28 => X"4948282848484848486D6D9191B5B6B6B6DADADADADADADADADADADADADADADA",
      INIT_29 => X"77777676767676767676767676767676969676767676769A96727696716D6D4D",
      INIT_2A => X"7676767676767676767676777676777676767676767676777676767676777776",
      INIT_2B => X"7756567676567676765676765656565656767676777776767677767676767676",
      INIT_2C => X"5656565656565656565656577756575656567676565677565677775677765677",
      INIT_2D => X"DBDBDBDBDBDBDBDBDBBBBBBBBBBBB6B6B6B6B6B6B6B6B6B6B696B6B6B6B6B66C",
      INIT_2E => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_2F => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_30 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_31 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_32 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_33 => X"DAB69191716D917191B6BADADADADADADADADADBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_34 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADABABA",
      INIT_35 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_36 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_37 => X"284848484D6D919191B6B6B6B6B6BABAB6DADADADADADADADADADADADADADADA",
      INIT_38 => X"7776767676767676767676767676767676767676767676767271714D4D492828",
      INIT_39 => X"7676767676767676767777767677777676777677767676777777767676777677",
      INIT_3A => X"5656565676565676565676765656565656767676767676767676767676767676",
      INIT_3B => X"5656565756565656565756575656565677565656567756777756567777765676",
      INIT_3C => X"DBDBDBDBDBDBDBDBBBBBBBBBBBBBB6B6B6B6B6B6B6B6B6969696B6B6B696B66D",
      INIT_3D => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_3E => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_3F => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_40 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_41 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_42 => X"DADAB6B69191916D9191B6BADADADADADADADADADADBDBDBDBDBDBDBDBDBDBDB",
      INIT_43 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_44 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_45 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_46 => X"486D719191B6B6B6BADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_47 => X"767676767676767676767676767676969676767272514D4D4929294848484848",
      INIT_48 => X"7676767676767676767677767677777777777777777777777777767676767676",
      INIT_49 => X"5656565656565656765676565656765656565656767776767777767676777676",
      INIT_4A => X"5656575756565756565756565777565656565656565757575757575757575657",
      INIT_4B => X"DBDBDBDBDBDBDBBBBBBBBBBBBBBBB6B6B6B6B6B6B6B6B6B6B6B6B6B6B696B66C",
      INIT_4C => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_4D => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_4E => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_4F => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_50 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_51 => X"DADADAB6B6B591716D9191B6BADADADADADADADADBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_52 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_53 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_54 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_55 => X"9195B6B6B6DADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_56 => X"7676767676767676767676767676767672714D4D292928282828494D6D6D9191",
      INIT_57 => X"7676777676767677767777767677777777777777777777777777777777767676",
      INIT_58 => X"5756567756565656767656565656765656565656767676765676767777767777",
      INIT_59 => X"5656575756565756575757565777575756565656575757575757575757575757",
      INIT_5A => X"DBDBDBDBDBDBBBBBBBBBBBBBBBBBB6B6B6B6B6B6B6B6B69696969696B696B66D",
      INIT_5B => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_5C => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_5D => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_5E => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_5F => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_60 => X"DADADADAB6B6B69191919191B6BADADADADADADBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_61 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_62 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_63 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_64 => X"B6BADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_65 => X"7777777676767776767676727272514D4D292904282849496D6D719192B6B6B6",
      INIT_66 => X"7676767676767676767676767676777776777777767777777777767677767777",
      INIT_67 => X"5677575656565656565657565656565656565656565676567677777676777777",
      INIT_68 => X"5657575756565756565756565757565656575757575757575757575757575757",
      INIT_69 => X"DBDBDBDBBBBBBABABBBBBBBBBBBBB7B6B6B6B6B6B6B6B69696969696B696964C",
      INIT_6A => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_6B => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_6C => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_6D => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_6E => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_6F => X"DADADADADAB6B6B691919191B6B6DADADADADADADBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_70 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_71 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_72 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_73 => X"B6B6BADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_74 => X"777777767676767652524D2D2D2D292829292828494D6D6D9292B6B6B6BAB6B6",
      INIT_75 => X"7676767676767676767676767677777777777777777777777777777777777777",
      INIT_76 => X"5757575756565656565657565656565656565656565676767676777776777776",
      INIT_77 => X"5757565656565757575757575756565757575757575757575757575757575757",
      INIT_78 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBB6B6B6B6B6B6B6B6969696969696B696966D",
      INIT_79 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBDBDBDBBBBBBBBBBBBBBBBBBB",
      INIT_7A => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_7B => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_7C => X"DBDBDBDBDBDBDBDBDBDBDFDBDFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_7D => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_7E => X"DADADADADADAB6B6B6B6B5B5B6B6B6BADADADADADADADADBDBDBDBDBDBDBDBDB",
      INIT_7F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__22_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_01 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_02 => X"BABABADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_03 => X"7777767676767652522D2D2909080908282828282829494D6D919196B6B6B6B6",
      INIT_04 => X"7677767776777776767777777677767676767777777777777777777777777777",
      INIT_05 => X"5757575756565656565656565656565656565656567656777676767677767776",
      INIT_06 => X"5757565656565656575756575757565757575757575757575657575757575757",
      INIT_07 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBAB6B6B6B6B6B6B6B696969696969696969648",
      INIT_08 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_09 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_0A => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDADBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_0B => X"DBDBDBDBDBDBDBDBDFDBDFDFDFDBDFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_0C => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_0D => X"DADADADADADADADAB6B6B6B59591B5B6B6DADADADADADADADADBDBDBDBDBDBDB",
      INIT_0E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_10 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_11 => X"B6B6DADABADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_12 => X"77777776767676767252524D4D4D4D2D4D4D29292928282828494D6D6D919191",
      INIT_13 => X"7676777676777777777777777676767676777777777777777777777777777777",
      INIT_14 => X"5757575756565656565656565656565656565656565656567676767676767776",
      INIT_15 => X"5757565657565657575657575757575657575757575757575757575757575757",
      INIT_16 => X"BBBBBBBBBBBBBBBABBBBBBBABAB6B6B6B6B6B6B6B6B79696969696969696966D",
      INIT_17 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBABABA",
      INIT_18 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_19 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBBBBBBBBBBBBBBBBBBA",
      INIT_1A => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_1B => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_1C => X"DADADADADADADADADAB6B6B6B5B59191B5B6DADADADADADBDADBDBDBDBDBDBDB",
      INIT_1D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_20 => X"91B5B6B6BADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_21 => X"7777767676767676767676767676767276727272716D4D4D49494949494D6D6D",
      INIT_22 => X"7677767676767676767777777676767676777777777777777777777777777777",
      INIT_23 => X"5757575757575756565656565656565676767676767676767676767676767676",
      INIT_24 => X"5657565757565757575757575757575756565656575757575757575757575757",
      INIT_25 => X"BBBBBABBBABBBABABABBBAB6B6B6B6B6B6B696B6B6B69696969696969696964C",
      INIT_26 => X"BABABABABABABABABABABABABABABABABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_27 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBABABBBBBABABBBBBABABBBBBABA",
      INIT_28 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBBBBBBBBBBBBBBB",
      INIT_29 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_2A => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_2B => X"DADADADADADADADADADABABAB6B591919191B6DADADADADADBDBDBDBDBDBDBDB",
      INIT_2C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2F => X"6D9191B5DADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_30 => X"77777777767676767676769696969696969696969696967271716D4D49484848",
      INIT_31 => X"7777767676767676767777767676767676767677777777777777777777777777",
      INIT_32 => X"5757575757565657565656565656567676767676767676767676767676767676",
      INIT_33 => X"5757575757575757575657575757575756565656575756565657565757575757",
      INIT_34 => X"BBBBBBBBBBBBBABABABAB6B6B6B6B6B6B696969696969696969696969696966C",
      INIT_35 => X"BABABABABABABABABABABABABABABABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_36 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_37 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBDBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_38 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_39 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_3A => X"DADADADADADADADADADADADADAB6B6B5919191B6B6DADADADBDBDBDBDBDBDBDB",
      INIT_3B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3E => X"486C9191B6D6DADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3F => X"7777777B7A76767676777697769696769696969696969696969692716D6D4848",
      INIT_40 => X"7676767676767676767676767676767676767676767776777777777777777777",
      INIT_41 => X"5757575756565677767757575656567676767676767676767676767676777676",
      INIT_42 => X"5757575757565756575657565657575757575656575757575656565657575757",
      INIT_43 => X"BBBBBBBABBBBBABABAB6B6B6B6B6B6969696969696969696969696969696964C",
      INIT_44 => X"BABABABABABABABABABABABABABABABABBBBBBBBBABBBBBBBBBBBBBBBABABABA",
      INIT_45 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_46 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBABABABABBBBBBBABABABABABABA",
      INIT_47 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDADADADADADADADADADADADADABA",
      INIT_48 => X"DBDBDBDBDADBDADBDBDBDADADADBDBDBDBDBDBDBBABBBABABABABABADADBDBDB",
      INIT_49 => X"DADADADADADADADADADADADADADAB6B69591919195B6DADADADADBDBDBDBDBDB",
      INIT_4A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4D => X"48486D91B1B6D6DADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4E => X"77777B7B7A7676769B767676769A9A7696969696769696969696969696716D48",
      INIT_4F => X"7676767676767676767676767676767676767676777777777777777777777777",
      INIT_50 => X"5757575756567656767757777756767676767676767676767676767676767676",
      INIT_51 => X"5757575757565656565756575657575757565656575757565656565657575757",
      INIT_52 => X"BBBBBBB6BBBBB7B7B7B6B6B6B6B696969696969696969696969696969696966D",
      INIT_53 => X"BABABABABABABABABABABABABABABABABBBBBBBBB7BBBBBBBABABABABABABABA",
      INIT_54 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_55 => X"BABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBABABABABABABABABABABABABA",
      INIT_56 => X"BABABABBBBBBBBBBBBBBDBDBDBBBBBBABABABABABABABABABABABABABABABABA",
      INIT_57 => X"DBDBDADBBABBBABBBABBBABABABBBABBBABABABABABABABABABABABABABBBBBB",
      INIT_58 => X"DADADADADADADADADADADADADADADAB6B591919191B6B6DADADBDBDADBDBDBDB",
      INIT_59 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5C => X"4848686D91B5B6DADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5D => X"77777B7A7676767B7B76767676767676769A9A9676969696969A969692716D48",
      INIT_5E => X"7676767676767676767676767676767676767676767777777777777777777777",
      INIT_5F => X"5757575777575656575777777777767676767676767676767676767676767676",
      INIT_60 => X"5757565757565656565656575656565656565656565656565656565657575757",
      INIT_61 => X"BBBBBBBBBBBBB7B7B7B7B6B69696969696969696969696969696969696969648",
      INIT_62 => X"BABABABABABABABAB6B6BABABABABAB6BBBBBBBBBBB7BBBBBABABABABABABABA",
      INIT_63 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_64 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBABABABABBBBBABABABABABABABA",
      INIT_65 => X"BBBABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_66 => X"DBDBDBBBBBBBBABBBBBBBABABABABABABBBBBABABBBBBBBBBABABABABBBBBBBB",
      INIT_67 => X"DADADADADADADADADADADADADADADADAB6B591916D9195BADADADBDADBDBDBDB",
      INIT_68 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_69 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6B => X"444848688DB1B6DADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6C => X"7777777676767676767676769A9A96769696969696969696969671716D4D4848",
      INIT_6D => X"7676767676777676767676767676777776767676767777777777777777777777",
      INIT_6E => X"5757577777575656777777777777777777777777767676767676767676767676",
      INIT_6F => X"5657565656565656565656565656565656565656565656565656565656575757",
      INIT_70 => X"B6B6B7B79696B6B6B6969696969696969696969696979696969696969696966D",
      INIT_71 => X"B6BABABABABABABABAB6B6B6B6B6BAB7B7BBBBBBBBBBBBBBB7B6B6B6B6B6B7B7",
      INIT_72 => X"BABABABABABABABABABABABABABABABABABABABABABBBABBBBBABABABABABABA",
      INIT_73 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBABBBBBBBABABABABABABABABABABABABABA",
      INIT_74 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBABBBBBBBABBBBBBBBBBBBBBBABB",
      INIT_75 => X"DBBABABABBBBBBBBBBBBBABABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_76 => X"DADADADADADADADADADADADADADADAD6D6B6B591919191B6DADADADADBDBDBDB",
      INIT_77 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_78 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_79 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7A => X"6C6D8D9191B6DADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7B => X"7777977696767676769696969A9A9A969696969696967271714D484848484848",
      INIT_7C => X"7676767676767676767676767676777776767676777777777777777777777777",
      INIT_7D => X"7777777677777777777777777777777777777777777676767676767676767676",
      INIT_7E => X"5757575756575757565757575757575656565656565676767676567656765777",
      INIT_7F => X"969696969696969696969696969696969696969696969796969696969696964C",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__22_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__22_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B6BBBBBBBBBBBBB6B696B6B6B6B6B6B7979797979B9BB797969696969696B7B7",
      INIT_01 => X"BABABABABABAB6B6BABABABABABABABABABBBABBBBBBBBBBBBBBBBBBBBBBBBB7",
      INIT_02 => X"BBBBBBBBBBBBBBBBBBBBBBBBBABABABABABABABABABABABABABABABABABABABA",
      INIT_03 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_04 => X"BABBBABABBBBBBBBBBBBBBBBBABABBBBBBBABABABBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_05 => X"DADADADADADADADADADADADADADADADADAB6B6B591919191B6DADADADBDBDBDB",
      INIT_06 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_07 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_08 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_09 => X"B1B6B6B6B6DADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0A => X"979797969696969696969696969A96969696767271716D4D4C4848486D6D9191",
      INIT_0B => X"7777777776767676767676767676777777777777777777777777777777777777",
      INIT_0C => X"7777777777777777777777777777777777777777777676767676767676767676",
      INIT_0D => X"5757575757575757565757575757575656565656565676765676767676767676",
      INIT_0E => X"969797979796969696969696969696969696969696969696969696969696966D",
      INIT_0F => X"B7B7B7B7B7B79696B79696969696969697979797979797979696969696969797",
      INIT_10 => X"BABABAB6BABAB696B6B6B6B6B6B6B6B696B7BBBBBBBBBBBBBBB7B7B7B7B7B7B7",
      INIT_11 => X"BBBBBBBBBABBBBBBBABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_12 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBABABABABABABBBBBABABABABABA",
      INIT_13 => X"BBBABABABBBBBBBBBBBABABABABABABABABABABABBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_14 => X"DADADADADADADADADADADADADADADADADADAB6B691916D6D91B6DADADABBBBBB",
      INIT_15 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_16 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_17 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_18 => X"DADADAD6D6DADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_19 => X"9B979696969696969696969A9A9A96969672714D4D4D4848486D6D9191B6B6B6",
      INIT_1A => X"7777777777777777767676767676777777767676777777777777777777779B9B",
      INIT_1B => X"7676767677767676777777777777777777777777777776767676777777777777",
      INIT_1C => X"5656565656565656565757575757575656565656565676767676767676767676",
      INIT_1D => X"9797969696969696969696969696969696969696969696969696969696969648",
      INIT_1E => X"9696969696969696969696969696969697979797979797979696969696969696",
      INIT_1F => X"BABABAB6B6B6B6B6B6B6B6B6B6B6B6B696B7B7B7BBB7B7BBB7B7B7B7B7B7B6B6",
      INIT_20 => X"BBBBBBBBBBBBBBBBBABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_21 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_22 => X"BABABABABABABABABABABABABABABABABABABABABABABABBBBBBBBBBBBBBBBBB",
      INIT_23 => X"DADADADADADADADADADADADADADADADADADADAB6B6918D6D6D92B6DABABABBBB",
      INIT_24 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_25 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_26 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_27 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_28 => X"9B9A9A969A9A9A9A9A96969696969696714D4D2828484C6D7191B5B6DADADADA",
      INIT_29 => X"777777777777777776767676767777777777777676777677777B9B9B9B9B9B9B",
      INIT_2A => X"7676767676767677777777777777777777777777777776767676777777777777",
      INIT_2B => X"5656565656565656565757575757575656565656565676767656767676767676",
      INIT_2C => X"979797979796969796969696969696969696969696969696969696969696964D",
      INIT_2D => X"9797979797979797979797969696969696979797979797979696969696969696",
      INIT_2E => X"BAB6BAB696B6B6B6B6B6B6B6B6B6B6B696979797B7BBB7B7B7B7B7B7B7B7B797",
      INIT_2F => X"BBBBBBBBBBBBBBBBBABABABABABABABABABABABABABABABABABABABAB6B6BABA",
      INIT_30 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_31 => X"BABABABABABBBBBBBABABABABABABABABABABABABBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_32 => X"DADADADADADADADADADADADADADADADADADAD6B6B6B5916D6D91B6BABABABABA",
      INIT_33 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_34 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_35 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_36 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_37 => X"9A9A9A9A969A9ABABA9A96969696716D4D4828484D719195B6B6BADADADADADA",
      INIT_38 => X"7777777777777777767676767676777797777676979B9B9B9B9B9B9B9B9A9A9A",
      INIT_39 => X"7676767676767676777777777777777777777777777776767677777777777777",
      INIT_3A => X"5656565656565656565656565656565656565656565677767676767676767676",
      INIT_3B => X"9797969696969696969696969696969696969696969696969696969696969648",
      INIT_3C => X"9696969696969696979697969696969696979797979797979696969696969696",
      INIT_3D => X"B6B6B6969696969696969696969696969797979797979797B797979797979796",
      INIT_3E => X"BBBBBBBBBBBABABABABABABABABABABABABABABABABABABABAB6B6B6B6B6B6B6",
      INIT_3F => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_40 => X"BABABABABBBABABABABABABABABABABABABABABABABABABABBBBBBBBBBBBBBBB",
      INIT_41 => X"DADADADADADADADADADADADADADADADADADAD6B6B6B6916D486D92B6BABABABA",
      INIT_42 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_43 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_44 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_45 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_46 => X"9A9696969696969696727171714D4D4C484D6D7191B6B6BABAB6DADADADADADA",
      INIT_47 => X"77777777777777777776767676767B77979797969A9B9B9B9B9B9B9B9B9A9A9A",
      INIT_48 => X"7676767676767676777777777777777777777777777777777777777777777777",
      INIT_49 => X"5656565656565656565656565656565656565656565677767676567676767676",
      INIT_4A => X"969696969696969696969696969696969696969696969696969696969696966D",
      INIT_4B => X"9797979797979797979796969696969696969696969696969696969696969696",
      INIT_4C => X"B6B6969696969696969696969696969697979797979797979797979797979797",
      INIT_4D => X"BBBBBBBBBABABABABABABABABABABABABABAB6BABABABABABAB6BABAB6B6B6B6",
      INIT_4E => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBABABABABABABABABABABABABABA",
      INIT_4F => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABBBABBBBBB",
      INIT_50 => X"DADADADADADADADADADADADADADADADADADAB6B6B6B6B56D484D91B6BABABABA",
      INIT_51 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_52 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_53 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_54 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_55 => X"96969696967672714D494949494D4D6D719195B6B6B6BADABABADADADADADADA",
      INIT_56 => X"777777777777777B777676767777779B9B9B9B9A9A9B9B9B9A9A9A9B9A9A9A96",
      INIT_57 => X"7676767676767676767677777777777777777777777777777777777777777777",
      INIT_58 => X"5656565656565656565656565656565656565656565676767676767676767676",
      INIT_59 => X"9696969696969696969696969696969696969696969696969696969696969648",
      INIT_5A => X"9696969697979696979797969696969696969696969696969696969696969696",
      INIT_5B => X"B69696B696969696969796979697969797979797979797979797979797979796",
      INIT_5C => X"BBBBBBBBBABABABABABABABABABABABABABABABABAB6BAB6BAB6B6B6B6B6B6B6",
      INIT_5D => X"BBBBBABBBBBBBBBBBBBBBBBBBBBBBBBBBABABABABABABABABABABABABABABABA",
      INIT_5E => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_5F => X"DADADADADADADADADADADADADADADADADADAD6B6B6DAB691484991B6BABABABA",
      INIT_60 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_61 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_62 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_63 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_64 => X"767271714D4D4D49282828486D6D7195B6B6B6B6B6BADADADADADADADADADADA",
      INIT_65 => X"777777777777777B767B777B9B9B9B9B9B9B9A9A9A9A9A9B9B9A9A9B9A969676",
      INIT_66 => X"7676767676767676767777777777777777777777777777777777777777777777",
      INIT_67 => X"5656565656565656565656565656565656565656565676767676767676767676",
      INIT_68 => X"979797979797979797979797979796969696969696969696969696969696964D",
      INIT_69 => X"9797979796969697979797979797979797979797979797969696969696969696",
      INIT_6A => X"B6B6969696969696969796979697969797979797979797B79797979797979797",
      INIT_6B => X"BABABABABABBBABABABABABABABABABABABABABABAB6BAB6BAB6B6B6B6B7B7B7",
      INIT_6C => X"BBBABBBBBBBBBBBBBBBBBBBBBBBBBBBBBABABABABABABABABABABABABABABABA",
      INIT_6D => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_6E => X"DADADADADADADADADADADADADADADADADADADAD6B6DAB6914D4871B6BABABABA",
      INIT_6F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_70 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_71 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_72 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_73 => X"4D29292828282424242848496D6D9191B5B5B6D6B6D6DADADABABADADADADADA",
      INIT_74 => X"77777777777777767B767B9A9B9B9B9B9B9B9A9A9A9A9A9A9A9A9A9A9696714D",
      INIT_75 => X"7676767676767676767777777777777776767677777676767677777777777777",
      INIT_76 => X"5656565656565656565656565656565656565656565677767656565676767676",
      INIT_77 => X"9797979797979696979797979797969696969696969696969696969696969648",
      INIT_78 => X"9697979797979697979797979797979796969696969696969696969696969696",
      INIT_79 => X"B6B6969696969696979797979797979797979797979797979797979797979797",
      INIT_7A => X"BABABABABABABABABABABABABAB6BABABABABABABABABABABAB6B6B6B7B7B7B7",
      INIT_7B => X"BABABABABBBBBBBBBABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_7C => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_7D => X"DADADADADADADADADADADADADADADADADADADAD6D6B6B6956D4871B6BABABABA",
      INIT_7E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized10\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized10\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__45_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5656565656565656565656565656767652524D2D4D4D6D91B6B6DADADABAB5B9",
      INIT_01 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_02 => X"5757575757575757575757575757575757575756575757575656565672727149",
      INIT_03 => X"7677777777767676777777767676777777777777777777777777777777777777",
      INIT_04 => X"7676767676767676767676767676767676777777767676777777777776777777",
      INIT_05 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_06 => X"BABABABA9A9A9A9A9A9B9B9A9A9A9A9A9696969A969696969696969696767676",
      INIT_07 => X"68686D9196B6BABABABABABABABABABABABABABABABABABABABABABABABBBABA",
      INIT_08 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8A8888868",
      INIT_09 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0C => X"8888888888A8A8A8A8A8A8A8A8A888888888646464646484888888A8A8A8A8A8",
      INIT_0D => X"A8A8A8A8A8A8A8A8A88888886464646444444440404040444444444464646484",
      INIT_0E => X"DABAB5B5B5B5B5B5B5B5B5B5B1B1918C6868446468888888A8A8A8A8A8A8A8A8",
      INIT_0F => X"56565656565656565656565656567272524D4D49496D91B6B6DADADABAB9B5BA",
      INIT_10 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_11 => X"5757575757575757575757575757575757575756575757575656565652727128",
      INIT_12 => X"7777777776777777777677767676777777777777777777777777777777775777",
      INIT_13 => X"7676767676767676767676767676767677777677777776777777777777777777",
      INIT_14 => X"7676767676767676777676767676767676767676767676767676767676767676",
      INIT_15 => X"9A9A9A9A9A96969696969A969696969696979696969696767676767676767676",
      INIT_16 => X"6868686D9196B6BABABABABABABABABABABABABABABABABABABABABABABA9A9A",
      INIT_17 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888",
      INIT_18 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_19 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_1A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_1B => X"648888888888A8A8A8A8A8A8A8A8A888888888846464646464848888A8A8A8A8",
      INIT_1C => X"A8A8A8A8A8A8A8A8888888646464444044404040444444444440404044446464",
      INIT_1D => X"B6B5B5B5B5B5B5B5B5B5B1B5B1B18C68686464888888A8A8A8A8A8A8A8A8A8A8",
      INIT_1E => X"565656565656565656565656527272524D4D494D6D91B6B6DADAD6D6B6B5B5B6",
      INIT_1F => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_20 => X"575757575757575757575757575757575757575757575656565656565272714C",
      INIT_21 => X"7777777777777677777777777777777776767777767677777676775757575757",
      INIT_22 => X"7676767676767676767676767676767676767676767776767777777777777777",
      INIT_23 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_24 => X"9696969696969696967676767676969696767676767676767676767676767676",
      INIT_25 => X"8868686C6D919696BABABABABABABABABABABABABABABABABABA9A9A9A969696",
      INIT_26 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888",
      INIT_27 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_28 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_29 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_2A => X"6464648488888888A8A8A8A8A8A8A8A888888888886464646464848888A8A8A8",
      INIT_2B => X"A8A8A8A8A8A8A888888864646444444040444444444444444444404444444444",
      INIT_2C => X"B5B5B5B5B5B5B5B5B5B1B1B1B18C686864648888A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_2D => X"5656565656565656565656767272524D4D294D6D9195B6B6DABAB6B6B5B5B5B5",
      INIT_2E => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_2F => X"5757575757575757575757575757575757575757575756565656565252727128",
      INIT_30 => X"7777777777777777777777777777777776767676767656565656575757575757",
      INIT_31 => X"7676767676767676767676767676767676767676777777777777777777777777",
      INIT_32 => X"7676767676767676767776767676767676767676767676767676767676767676",
      INIT_33 => X"9696767676767676767676767676767676767676767676767676767676767676",
      INIT_34 => X"886868486D719696BABABABABABABABABA9A9A9A9A9A9A9A9A9A969696969696",
      INIT_35 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888",
      INIT_36 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_37 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_38 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_39 => X"4444646464888888A8A8A8A8A8A8A8A8A8A88888888884646464848488A8A8A8",
      INIT_3A => X"A8A8A8A8A8888888886464644440404044444444444444444444444444444444",
      INIT_3B => X"B5B5B5B5B5B5B5B5B1B1B1918C68686464888888A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_3C => X"56565656565656565656767272524D4D4D4D6D7195B6B6B6BAB9BAB5B5B5B5B5",
      INIT_3D => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_3E => X"575757575756575757575757575757575757575757575656575757565272714D",
      INIT_3F => X"7777777777777777777777777777767677777656767656565657575757575757",
      INIT_40 => X"7676767676767676767676767676767676767676777777777777777777777777",
      INIT_41 => X"7676767676767676767677777777777776767676767676767676767676767676",
      INIT_42 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_43 => X"88886868686D7196969ABA9A9A9A9A9A9A9A9696969696969696969696767676",
      INIT_44 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888",
      INIT_45 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_46 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_47 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_48 => X"44444464646464888888A8A8A8A8A8A8A8A8A8A8888888888484848888A8A8A8",
      INIT_49 => X"A8A8A8A888888888646464444040444444444444444444444444444444444444",
      INIT_4A => X"B5B5B5B5B5B5B1B1B1B1B18C68686464688888A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_4B => X"565656565656565656527252524D4D4D4D4D7195B6BABAB6BAB5B5B5B5B5B5B5",
      INIT_4C => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_4D => X"5757575757565757575757575757575757575757575756565657575252527128",
      INIT_4E => X"7777777777777777777777777677767677767656565656565656565757575757",
      INIT_4F => X"7676767676767676767676767676767676767676767676777777777777777777",
      INIT_50 => X"7676767676565656767777777777777776767676767676767676767676767676",
      INIT_51 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_52 => X"8888886868686D9196969A969696969696969696969696969696767676767676",
      INIT_53 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_54 => X"888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_55 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888",
      INIT_56 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_57 => X"4444444444646488888888A8A8A8A8A8A8A8A8A8A8A8888888888888A8A8A8A8",
      INIT_58 => X"A8A8A88888888864644440404040444444444444444444444444444444444444",
      INIT_59 => X"B5B5B5B5B5B1B1B1B1B18C8C68646468888888A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5A => X"5656565656565656767272524D4D4D4D4D7195B6BABABABAD6B5B5B5B5B5B5B5",
      INIT_5B => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_5C => X"5757575757575757575757575757575757575757575756565657575652527128",
      INIT_5D => X"7777777777777777777777777757777777775757575656565656565757575757",
      INIT_5E => X"7676767676767676767676767777777777777777777777777777777777777777",
      INIT_5F => X"5656565757575757777777777777777776767676767676767676767676767676",
      INIT_60 => X"7676767676767676767676767676767676767676767676767676767676767677",
      INIT_61 => X"A88888686868686D919696969696969696767676767676767676767676767676",
      INIT_62 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_63 => X"888888888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_64 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888888888888888",
      INIT_65 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_66 => X"444444444464646464888888A8A8A8A8A8A8A8A8A8A8A8A8A8888888A8A8A8A8",
      INIT_67 => X"A8A8888888886464444040404444444444444444444444444444444444444444",
      INIT_68 => X"B5B5B5B5B5B1B1B1B1B18C686464688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_69 => X"56565656567676727272724D4D494D6D9195B6BABABAB9D9D5D5D5B5B5B5B5B5",
      INIT_6A => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_6B => X"5757575757575757575757575757575757575757575756565657575676727228",
      INIT_6C => X"7777777777777777777777777757575777775756575756565656565757575757",
      INIT_6D => X"5656565676767676767656767777777777777777777777777777777777777777",
      INIT_6E => X"5657575757575757575777777777777756565656767676765656565656565656",
      INIT_6F => X"7676767676767676767676767676767676767656767676765656565656765656",
      INIT_70 => X"A8A888886868686D6D7196969696767676767676767676767676767676767676",
      INIT_71 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_72 => X"68686888888888888888888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_73 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888688868686868",
      INIT_74 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_75 => X"44444444444444646464888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_76 => X"A8A8888888646444404040404444444444444444444444444444444444444444",
      INIT_77 => X"B5B5B5B5B1B1B1B1B18C68646464888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_78 => X"56565656567676727272724D4D496D7195B6BABABABAB9D9D5B5B5B5B5B5B5B5",
      INIT_79 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_7A => X"575757575757575757575757575757575757575757575656575757567672724D",
      INIT_7B => X"7777777777575777777777575757575777565756575656565656565757575757",
      INIT_7C => X"5656565656565656565656565656565656565656565656567777777777777777",
      INIT_7D => X"5657575757575757777777575757575656565656565656565656565656565656",
      INIT_7E => X"7676767676767676767676767676767676767676767676765656565656565656",
      INIT_7F => X"A8A88888686868484D6D72967676767676767676767676767676767676767676",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__45_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__45_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized11\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized11\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__54_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_01 => X"646464646868688888888888888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_02 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA888886864646464446464",
      INIT_03 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_04 => X"4444444444444444646464888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_05 => X"A888888864644440404444444444444444444444444444444444444444444444",
      INIT_06 => X"B5B5B5B1B1B1B1B18C68644464688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_07 => X"565656565676767272724D4D4D4D7195B6BABABAB6B6B5B5B5B5B5B5B5B5B5B5",
      INIT_08 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_09 => X"5757575757575757575757575757575757575757575756575657575652727128",
      INIT_0A => X"7777777777575757577777575757575757575756575656565657565757575757",
      INIT_0B => X"5656565656565656565656565657565756575657565756577777777777777777",
      INIT_0C => X"5656575757575757777757575756575656565656565656565656565656565656",
      INIT_0D => X"7676767676767676767676767676765676767676767676765656565676565656",
      INIT_0E => X"A8A8888888686848484D6D727676767676767676767676767676767676767676",
      INIT_0F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_10 => X"6868684444446464646468888888888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_11 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACAC8888686864686868686868",
      INIT_12 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_13 => X"444444444444444444646464888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_14 => X"8888886464444440444444444444444444444444444444444444444444444444",
      INIT_15 => X"B1B5B5B1B1B1B18C68686464648888ACA8A8A8A8A8A8A8A8A8A8A8A8A8A8A888",
      INIT_16 => X"5656565676767672524D4D4D4D7195B6BABABABAB6B5B5B5B5B5B5B5B5B5B5B5",
      INIT_17 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_18 => X"5656565657565757575757575757575757575757575756565757575652527128",
      INIT_19 => X"5757577777777757575757575757575757575757575757565657565757565657",
      INIT_1A => X"5656565656565656565656565757575757575757575757575777575757575757",
      INIT_1B => X"5656565757575757575757575757565656565656575757575656565656565656",
      INIT_1C => X"7676767676767676765656567676565656565676767656565656567676765656",
      INIT_1D => X"A8A8A8888888686848484D717276767676767676767676767676767676767676",
      INIT_1E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_1F => X"B191918D6C686868444444686868888888888888A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_20 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACAC8C88686868688C8D91B1B1B1",
      INIT_21 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_22 => X"44444444444444444444646464888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_23 => X"8888646444444444444444444444444444444444444444444444444444444444",
      INIT_24 => X"B5B5B5B1B1B1918C686444648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888",
      INIT_25 => X"5656565676767672514D4D4C6D91B6B6B6BABAB6B5B5B5B5B5B5B5B5B5B5B5B1",
      INIT_26 => X"5657565656565656565656565656565656565656565656565656565656565656",
      INIT_27 => X"5656565656565757575757575757575757575757575756565757575652727128",
      INIT_28 => X"5757575757575757575757575757565757575757575757565657575756565656",
      INIT_29 => X"5656565656565656575657575757575757575757575757575757575757575757",
      INIT_2A => X"5656565757575757575757575757565656575757575757575656565656565656",
      INIT_2B => X"7676767676767676767676567656767676565656767676567676565676765656",
      INIT_2C => X"A8A8A8A8888888684848484D5172767676767676767676765676767676767676",
      INIT_2D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_2E => X"D6B6B6B5B591918D6844444464686868888888888888A8A8A8A8A8A8A8A8A8A8",
      INIT_2F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACAC88886868688D91B5B6D6D6B6",
      INIT_30 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_31 => X"4444444444444444444444646464888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_32 => X"8864644444444444444444444444444464444444444444444444444444444444",
      INIT_33 => X"B5B5B5B1B1918C6C684464688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888",
      INIT_34 => X"56565656767672514D4D4C6D91B6B6B6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B1B1",
      INIT_35 => X"5657565656565656565656565656565656565656565656565656565656565656",
      INIT_36 => X"565657575757575757575757575757575757575757575757565656567676724D",
      INIT_37 => X"5757575757575757575757575757575757575757575757565757575756565656",
      INIT_38 => X"5656565656565656575757575757575757575757575757575757575757575757",
      INIT_39 => X"5656575757575657575757575756565656565757575757575656565656565656",
      INIT_3A => X"5676565656567676767676767676767676765656567676765656765676765656",
      INIT_3B => X"A8A8A8A8A8888868684848494D52527676767676767676565656565676767676",
      INIT_3C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_3D => X"BABABAB6B6B6B6916C4448688C68686868646468888888A888A8A8A8A8A8A8A8",
      INIT_3E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACAC8C886868688D91B6B6BADABABA",
      INIT_3F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_40 => X"444444444444444444444444446464888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_41 => X"6464444440444444444444444444444444404044444444444444444444444444",
      INIT_42 => X"B1B1B1B1B1918C684464648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888",
      INIT_43 => X"565652527252524D4D4D4D7195B6B6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B1B1B1",
      INIT_44 => X"5657565656565656565656565656565656565656565656565656565656565656",
      INIT_45 => X"5656575757575757575757575757575757575757575757575656565676727228",
      INIT_46 => X"5757575757575757575757575757575757575757575757565656565756565656",
      INIT_47 => X"5656565656565657575757575757575757575757575757575757575757575757",
      INIT_48 => X"5656565656565656575757575757575756575757575757575756565657575757",
      INIT_49 => X"7676565656565676767676767676767676767676767676767676767676767656",
      INIT_4A => X"A8A8A8A8A888888868484848494D527276767676767676765656565656767676",
      INIT_4B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_4C => X"BABABAB6B6B6B6916C44688DB1B1B18D686868646464888888888888A8A8A8A8",
      INIT_4D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACAC8C8868686C91B6B6BABABABABA",
      INIT_4E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_4F => X"444444444444444444444444446464648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_50 => X"6444444044444444444444444444444444404044444444444444444444444444",
      INIT_51 => X"9191918D8D8C68646464688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888888868",
      INIT_52 => X"5656525252524D2D2D4D7191B6B6BAB6B5B5B5B5B5B5B5B5B5B1919191919191",
      INIT_53 => X"5657565656565656565656565656565656565656565656565656565656565656",
      INIT_54 => X"5656575757575757575757575757575757575757575757575756565676727148",
      INIT_55 => X"5757575757575757575757565756575756565656565756565656565656565656",
      INIT_56 => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_57 => X"7656567677775757575757575757575757575757575757575757575757575757",
      INIT_58 => X"7656565656565656767676765676767676767676767676767676727672767676",
      INIT_59 => X"A8A8A8A8A8A8888888684848484D4D7272767676567656565656565656767676",
      INIT_5A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5B => X"BABABABAB6B6B69148246C91B6D6B6B5918D8C6868446464646888888888A8A8",
      INIT_5C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACAC888868688DB1B6BABABABABABA",
      INIT_5D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5E => X"4444444444444444444444444444646464888888A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5F => X"6444444444444444444444444444444444404444444444444444444444444444",
      INIT_60 => X"686848686868444464688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888886864",
      INIT_61 => X"56527252524D4D294D6D91B6B6B6B6B6B5B5B5B5B191919191916D6D6C6C4848",
      INIT_62 => X"5657575757575757565656565656565656565656565656565656565656565656",
      INIT_63 => X"5656575757575757575757575757575757575757575757575656565676727228",
      INIT_64 => X"5757575757575757565757575757575757575756565656565656565656565656",
      INIT_65 => X"5757575757575757575757575757575757575757575757575757575757575657",
      INIT_66 => X"7676565656777757575757575757575757575757575757575757575757575757",
      INIT_67 => X"5656565656565656767676765676767676767676727676727272527252727276",
      INIT_68 => X"A8A8A8A8A8A8A8888888684848484D5172727676565656565656565656565676",
      INIT_69 => X"88A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_6A => X"BABABABAB6B6B69148486DB6DADADAD6B5B1918D684444444464646888888888",
      INIT_6B => X"A8A8A8A8A8A8A8A8A8A8A8A8ACACACA8ACACAC8888686891B6BABABABABABABA",
      INIT_6C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_6D => X"444444444444444444444444444444446464888888A8A8A8A8A8A8A8A8A8A8A8",
      INIT_6E => X"4440404444444444444444444444444444444444444444444444444444444444",
      INIT_6F => X"242424444444444464888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888686444",
      INIT_70 => X"52727272514D494D6D91B6B6B6B6B6B5B5B5B5B191916D6D6D48482828242424",
      INIT_71 => X"5657575757575757565656565656565656565656565656565656565656565656",
      INIT_72 => X"565757575757575757575757575757575757565757575656565656567676724C",
      INIT_73 => X"5757575757575757565757575757575757575757575756565656565656565657",
      INIT_74 => X"5757575756575757575757575757575757575757575757575757575757575757",
      INIT_75 => X"5656765656767757565757575656575757575757575757575757575757575757",
      INIT_76 => X"565656565656565676765656565656767276727252524D4D4D2D2D4D4D4D4E52",
      INIT_77 => X"A8A8A8A8A8A8A8A8888868684848494D51525656565656565656565656565656",
      INIT_78 => X"8888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_79 => X"BABABAB6B6B6916D484891B6DADADADADAD6B5B18D4444444444444464648888",
      INIT_7A => X"A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACAC8868686DB1B6DADABABABABABA",
      INIT_7B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_7C => X"44444444444444444444444444444444446464888888A8A8A8A8A8A8A8A8A8A8",
      INIT_7D => X"4040444444444444444444444444444444444444444444444444444444444444",
      INIT_7E => X"28242424444444648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888888888646444",
      INIT_7F => X"527272524D4D4D4D9196B6B6B6B595919191716D6D4848282828242828282828",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__54_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__54_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized12\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized12\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized12\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized12\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__42_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5657575757575757565656565656565656565656565656565656565656565656",
      INIT_01 => X"5757575757575757575777775757577777775757777757575756567676727128",
      INIT_02 => X"5757575757575757575757575657575757575757575757565656565656565757",
      INIT_03 => X"5656575757575757575757575757575757575757575757575757575757575757",
      INIT_04 => X"5252767676765656565657565656575756565656565756565756565657575757",
      INIT_05 => X"5656565656565656767676725252524E4D4D2D2929292804082828282929294D",
      INIT_06 => X"A8A8A8A8A8A8A8A8888888686848484D4D517276765656565656565656565656",
      INIT_07 => X"688888888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_08 => X"BABABAB6B6B6916D244891BADADADADADADAD6B5914844444444444444646464",
      INIT_09 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACAC8868688DB6B6DADADADADABABA",
      INIT_0A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0B => X"4444444444444464644444444444444444446464888888A8A8A8A8A8A8A8A8A8",
      INIT_0C => X"4044444444444444444444444444444040404444444444444444444444444444",
      INIT_0D => X"4D494848444464888888A8A8A8A8A8A8A8A8A8A8A8A8A8A88888888864644440",
      INIT_0E => X"7272724E4D494D71969695959191716D4C4848282824282828494D4D4D4D6D6D",
      INIT_0F => X"5656565656575756565656565656565656565656565656565656565656565656",
      INIT_10 => X"5757575757577777777777777777575777777777777777777777777676727148",
      INIT_11 => X"5757575757575757575756565656565657575757575757575757575757575757",
      INIT_12 => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_13 => X"4D4E527276765656565656565656565657575657565657575757575757575757",
      INIT_14 => X"5656565676767676767672724D4D2D2908240404040404042428282828292929",
      INIT_15 => X"A8A8A8A8A8A8A8A8A8A88888684848494D4D7272765656565656565656565656",
      INIT_16 => X"64646468888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_17 => X"DABABAB6B6B6914C284891B6DADADABADADADADAB16844242424444444444444",
      INIT_18 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACAC8C68688DB6DADADADADADADADA",
      INIT_19 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_1A => X"444444444444444444444444444444444444446464648888A8A8A8A8A8A8A8A8",
      INIT_1B => X"4044444444444444444444444444444444444444444444444444444444444444",
      INIT_1C => X"716D48444464688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888888864644444",
      INIT_1D => X"7272524D29494D7191716D4D4848282804242828294D4D4D5172727272727272",
      INIT_1E => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_1F => X"5757577777777777777777777777777777777777777777777777777676767228",
      INIT_20 => X"5757575757575757575756565657575757575757575757575757575757575757",
      INIT_21 => X"5757575757575757575757575757575757575757575757575757575757575757",
      INIT_22 => X"4D4D525272767656565656565656565656565656565656565657575757575756",
      INIT_23 => X"5656565676767252514D4D29282804040404040404242428484D71716D6D4D4D",
      INIT_24 => X"A8A8A8A8A8A8A8A8A8A8888868684848484D4D72727656565656565656565656",
      INIT_25 => X"44444464646888888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_26 => X"DADABADADAB6914C28486DB6B6DADABABABADAB6914824242424242424244444",
      INIT_27 => X"A8A8A8A8A8A8A8A8A8A8A8A8ACA8ACACA8AC8C88686891B6DADADADADADADADA",
      INIT_28 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_29 => X"444444444444444444444444444444444444444464646488A8A8A8A8A8A8A8A8",
      INIT_2A => X"4044444444444444444444444444444444444444444444444444444444444444",
      INIT_2B => X"6D6D484464648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888886464444444",
      INIT_2C => X"52524D292824284D4D49282824282828294D4D4D4E5272727272727272727272",
      INIT_2D => X"5656565656565656565656565656565656565656565656565656565656565652",
      INIT_2E => X"577757777777777777777777777777777777777777777777777776767676964D",
      INIT_2F => X"5757575757575757575757575777777777777777577757775757577777775777",
      INIT_30 => X"5757575757575757575777777777575757575757575757575757575757575757",
      INIT_31 => X"4D4D4D4D52527656565656565656565656565756565656565757575757575757",
      INIT_32 => X"5656767652524D2D292928282424042424242424242828486D9596B696969271",
      INIT_33 => X"A8A8A8A8A8A8A8A8A8A8A8888868684848494D4D727676565652525656565656",
      INIT_34 => X"4444444444646468888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_35 => X"DADADADADADAB14848486D91B6BABABABABAB6B5914824242424242424242444",
      INIT_36 => X"A8A8A8A8A8A8A8A8A8A8A8A8ACA8ACACACAC8C68686CB6DADADADADADADADADA",
      INIT_37 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_38 => X"44444444444464646444444444444444444444444464648488A8A8A8A8A8A8A8",
      INIT_39 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_3A => X"6D494844646888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888888888646444444044",
      INIT_3B => X"524E2D0904042828292929294D4D4D4D72727272727272727672727272727272",
      INIT_3C => X"5656565656565656565656565656565656565656565656565656565656565652",
      INIT_3D => X"7777777777777777777777777777777777777777777776767777767676769648",
      INIT_3E => X"5757575757575757575777777777777777777777777777777777777777777777",
      INIT_3F => X"5757575757575777777777777777777777777777777777577777575757575757",
      INIT_40 => X"714D4D4D4E527676765656565656565656575656565656565757575757575757",
      INIT_41 => X"76767652514D29282404042424242424242424242428284D71B6BABABAB6B696",
      INIT_42 => X"A8A8A8A8A8A8A8A8A8A8A8888888686848484D4D727276767272727256567676",
      INIT_43 => X"242444444444646468888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_44 => X"DADADADADADAB5482424486D91B6B6B6BABAB6B56D4824242424242424242424",
      INIT_45 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACAC8868688DD6DADADADADADADADADA",
      INIT_46 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_47 => X"4444444444446464444444444444444444444444444464648888A8A8A8A8A8A8",
      INIT_48 => X"4444444444444440444444444444444444444444444444444444444444444444",
      INIT_49 => X"4D484444648888A8A8A8A8A8A8A8A8A8A8A8A8A8A88888888864644440404444",
      INIT_4A => X"524E2D092929294D4D4D4D527272727272727272727672727252727272727272",
      INIT_4B => X"5656565656565656565656565656565656565656565656565656565656565652",
      INIT_4C => X"777777777777777777777777777777777777777777777676767676767676964D",
      INIT_4D => X"5757575757575656777777777777777777777777777777777777777777777777",
      INIT_4E => X"5777777777777777777777777777777777777776767677777777777777777777",
      INIT_4F => X"96714D4D4D4E5276765656565656565656565656565656565757575757775757",
      INIT_50 => X"767672514D2928240404242424242424242424242428284D91BABABABABABA96",
      INIT_51 => X"A8A8A8A8A8A8A8A8A8A8A8A8888888686848494D717272767672727272727276",
      INIT_52 => X"242424242444444464646888888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_53 => X"DADADADADAB6B148242448486D91B5B6B6B6B691684424242424242424242424",
      INIT_54 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AC88686891DADADADADADADADADADA",
      INIT_55 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_56 => X"4444444444446464444444444444444444444444444464648488A8A8A8A8A8A8",
      INIT_57 => X"4444444444444440444444444040444444444444444444444444444444444444",
      INIT_58 => X"49444464888888A8A8A8A8A8A8A8A8A8A8A8A8A8888888886464644040404444",
      INIT_59 => X"5252524E4D4E727272767676767676767676727272765652565252727272726D",
      INIT_5A => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_5B => X"777777777777777777777777777777777777777777777676767676969696964C",
      INIT_5C => X"7777777777777676777777777777777777777777777777777777777777777777",
      INIT_5D => X"7777777777777777777776767777767776777676767676767777777777777777",
      INIT_5E => X"96926D4D4D4D4D72767656565656565656565656565656565657575757577777",
      INIT_5F => X"72714D4D292824242424242424242424242424242428284D91BABABABABABAB6",
      INIT_60 => X"A8A8A8A8A8A8A8A8A8A8A8A88C888868684848494D7172727272727272727272",
      INIT_61 => X"2424242424244444444464648888888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_62 => X"DADADADABAB6914824242444486C6D9191918D6C482424242424242424242424",
      INIT_63 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AC88686891DADADADADADADADADADA",
      INIT_64 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_65 => X"4444444444446444644444444444444444444444646464648488A8A8A8A8A8A8",
      INIT_66 => X"4444444444444440444444444444444444444444444444444444444444444444",
      INIT_67 => X"484444648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888886464444040404444",
      INIT_68 => X"565252527272767676767676727656565672525256525656565252727272714D",
      INIT_69 => X"5656565656565656565656565656565656565656565656565656565656565676",
      INIT_6A => X"777777777777777777777777779B9B979B9B97979797969B969696969696966D",
      INIT_6B => X"7777777777777777777777777777777777777676767777777777777777777777",
      INIT_6C => X"7777777777777777777777777777777777767776767776777777777777777777",
      INIT_6D => X"BA96926D4D2D4D52767656565656565657575656565656565656577777767677",
      INIT_6E => X"29292804042404242424242424242424242424242428284D91BABABABABABABA",
      INIT_6F => X"A8A8A8A8A8A8A8A8A8888888888868684844242828494D4D4D4D4D4D4D2D2D29",
      INIT_70 => X"2424242424242424444444446488888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_71 => X"DADADADABAB6B56C242424242424484848484424242424242424242424242424",
      INIT_72 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88C886868B5DADADADADADADADADADA",
      INIT_73 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_74 => X"4444444444444444444444444464444444444464646464848488A8A8A8A8A8A8",
      INIT_75 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_76 => X"4444446888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888646444404040404444",
      INIT_77 => X"5656525276767676767676765252565672727272525256565252727272724D49",
      INIT_78 => X"5656565656565656565656565656565656565656565656565656565656565676",
      INIT_79 => X"77777797979B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9A9A9A9A9696969696964C",
      INIT_7A => X"7777777777777777777777777777777777777676767777777777777777777777",
      INIT_7B => X"7777777777777777777777777777777777777676777777777777777777777777",
      INIT_7C => X"BABA96724D2D2D51727676565656565656565656565676767676767777777777",
      INIT_7D => X"04240404040424242424242424242424242424242428284D71B6BABABABABABA",
      INIT_7E => X"A8A8A8A8A8A8A8A8A88888888868684844442424242428282828282828282804",
      INIT_7F => X"242424242424242424444444646868888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__42_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__42_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized13\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized13\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized13\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized13\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__51_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DADADADABADAB66D242424242424242424242424242424242424242424242424",
      INIT_01 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AC8C886868B6DADADADADADADADADADA",
      INIT_02 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_03 => X"44444444444444444444444444644464646464646464848488A8A8A8A8A8A8A8",
      INIT_04 => X"4444444044444044444444444444444444444444444444444444444444444444",
      INIT_05 => X"4444688888A8A8A8A8A8A8A8A8A8A8A8A8A8A888888864644444444444444444",
      INIT_06 => X"5656565656767676767656565252565672767676725252525272727272714D48",
      INIT_07 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_08 => X"979B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9A9B9A9A9A969696966D",
      INIT_09 => X"7777777777777777779B9B9B9B9B9B9B97979797777777767777777777777797",
      INIT_0A => X"7777777777777777779777777777777777777676777777777777777777777777",
      INIT_0B => X"BABAB696724D2D2D527676765656567656565676767676767676777777777777",
      INIT_0C => X"2424242424242424242424242424242424242424242828487196BABABABABABA",
      INIT_0D => X"A8A8A888A8A88888888888886868484444484848484C4D6D6D6D6D71716D4824",
      INIT_0E => X"24242424242424242424244444446468688888A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0F => X"DADADADABADAB66D482424242424242424242424242424242424242424242424",
      INIT_10 => X"A8A8A8A8A8A8A8A8A8A8A8ACA8A8A8A8AC8C88686CB6DADADADADADADADADADA",
      INIT_11 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_12 => X"44444444444444444444444464646464646464646488888888A8A8A8A8A8A8A8",
      INIT_13 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_14 => X"44648888A8A8A8A8A8A8A8A8A8A8A8A8A8A88888886464644440444444444444",
      INIT_15 => X"56565656565656565656565656565656565256565656565652727272714D4848",
      INIT_16 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_17 => X"9B9A9A9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9A9A9A9A96B6B64C",
      INIT_18 => X"777777777777777B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B979B9B9B9B9B9B9B9B",
      INIT_19 => X"77777777779797979B9B9B9B9B9B9B9B9B9B9B77777B77777777777777777777",
      INIT_1A => X"BABAB69692714D29527276765656567676567676767777777777777777777777",
      INIT_1B => X"2424242424242424242424242424242424242424242424486D95B6BABABABABA",
      INIT_1C => X"A8A8A8888888888888686464686868688D919191919595B5B5B6B6B6B6916D48",
      INIT_1D => X"2424242424242424242424244448646464688888A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_1E => X"DADADADABADAB691482424242424242424242424242424242424242424242424",
      INIT_1F => X"A8A8A8A8A8A8A8A8A8A8ACACA8ACACACAC8C88686CB6DADADADADADADADADADA",
      INIT_20 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_21 => X"4444444444444444444444646464646464646464888888A8A8A8A8A8A8A8A8A8",
      INIT_22 => X"4444444444444444444044444444444444444444444444444444444444444444",
      INIT_23 => X"646888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888886464444040444444444444",
      INIT_24 => X"565656565656565656565656565656565656565656565656767672514D494844",
      INIT_25 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_26 => X"9B9B9A9B9B9B9B9B9B9B9B9B9B9B9B9BBBBBBBBBBBBABABABABABABABAB6B66D",
      INIT_27 => X"7777777777777B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_28 => X"7777979B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7777777777",
      INIT_29 => X"BABABABA96724D294D5276765656767676767676777677777777777777777777",
      INIT_2A => X"242424242424242424242424242424242424242424242448487195BABABABABA",
      INIT_2B => X"A8A888888888686868686868688DB1B1B6B6B6B6B6B6B6B6B6B6B6B6B6916D48",
      INIT_2C => X"2424242424242424242424446868686864688888A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_2D => X"DADADADABADADA91482424242424242424242424242424242424242424242424",
      INIT_2E => X"A8A8A8A8A8A8A8ACACA8ACACACACACACAC8C68686DD6DADADADADADADADADADA",
      INIT_2F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_30 => X"44444444444444444444444464646464646464848888A8A8A8A8A8A8A8A8A8A8",
      INIT_31 => X"4444444444444444444440404444444444444444444444444444444444444444",
      INIT_32 => X"648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888646444404044444444444444",
      INIT_33 => X"5656565656565656565656565656565656565656565656767272524D4D484844",
      INIT_34 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_35 => X"9B9A9A9A9B9B9B9B9B9B9A9ABBBBBBBBBBBBBBBBBABABABABABABABABAB6B64C",
      INIT_36 => X"9B9B9B9B9B9B9B9B9B9B9B9B9BBBBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_37 => X"979B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_38 => X"BABABABA969671292D5276767676767676767676767677777777777777777797",
      INIT_39 => X"242424242424242424242424242424242424242424242428484D9196BABABABA",
      INIT_3A => X"888888886868646868688C8DB1B5D6D6D6B6B6B6B6B6B6B6B6B6B5B5B5914824",
      INIT_3B => X"2424242424242424244444488D918D6C6864688888A8A8A8A8A8A8A8A8A8A8A8",
      INIT_3C => X"DADADADABADADA91482424242424242424242424242424242424242424242424",
      INIT_3D => X"A8A8A8A8A8A8A8A8ACACACACACACACACAC8C68688DD6DADADADADADADADADADA",
      INIT_3E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_3F => X"44444444444444444444444464646464646464888888A8A8A8A8A8A8A8A8A8A8",
      INIT_40 => X"4444444444444444444440404444444444444444444444444444444444444444",
      INIT_41 => X"6888A8A8A8A8A8A8A8A8A8A8A8A8A8A888888864644440404044444444444444",
      INIT_42 => X"5656565656565656565656565656565656765656767676767252514D48444464",
      INIT_43 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_44 => X"BBBBBABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBABABABABABABABAB6B66D",
      INIT_45 => X"9B9B9B9B9B9B9B9B9B9B9BBBBBBBBBBBBBBBBBBB9B9B9B9B9B9B9B9B9B9B9BBB",
      INIT_46 => X"9B9B9B9B9B9B9B9B9B9B9BBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_47 => X"BABAB6BAB696722929517276767676767676767676767777777777979B979B9B",
      INIT_48 => X"24242424242424242424242424242424242424242424242428486D91B6BABABA",
      INIT_49 => X"888868686868686C8CB1B1B5D6D6D6B6B6B6B6B6B6B6B6B6B6B5B5B5B5914824",
      INIT_4A => X"24242424242424242444446891B1918D684864648888A8A8A8A8A8A8A8A88888",
      INIT_4B => X"DADADADADABAB695682424242424242424242424242424242424242424242424",
      INIT_4C => X"A8A8A8A8A8A8A8A8ACACACACACA8A8ACAC8C686891DADADADADADADADADADADA",
      INIT_4D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_4E => X"4444444444444444444444646464646464648488A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_4F => X"4444444444444444444440444444444444444444444444444444444444444444",
      INIT_50 => X"8888A8A8A8A8A8A8A8A8A8A8A8A8A8A888888864444440404444444444444444",
      INIT_51 => X"5656565656565656565656565656565656565656565256567272714948446468",
      INIT_52 => X"5656767656565676565656565656565656565656565656565656565656565656",
      INIT_53 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBABABABABABABABAB6B66C",
      INIT_54 => X"9B9B9B9B9B9B9B9B9B9BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_55 => X"9B9B9B9B9B9B9B9BBBBBBBBBBBBBBBBBBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_56 => X"BABABABABAB6924D294D527676767676767676767676767797979B9B9B9B9B9B",
      INIT_57 => X"2424242424242424242424242424242424242424242424242428486D91B6BABA",
      INIT_58 => X"686868686C8C8D91B5D5B6D6D6D6D6B6D6B6B6B6B6B6B6B6B6B5B5B5B5916C28",
      INIT_59 => X"24242424242424242424244891B6B6916D6864646888A8A8A8A8A88888888888",
      INIT_5A => X"DADADADABABADAB66D4824242424242424242424242424242424242424242424",
      INIT_5B => X"A8A8A8A8A8A8A8ACACACACACACA8A8A88C88686891DADADADADADADADADADADA",
      INIT_5C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5D => X"4444444444444444444444646464646464648488A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5E => X"4444444444444444404444404044444444444444444444444444444444444444",
      INIT_5F => X"88A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888886464444440444444444444444444",
      INIT_60 => X"56565656565656565656565656565656565656565652565272724D4848646888",
      INIT_61 => X"5656565656567656565656565656565656565656565656565656565656565656",
      INIT_62 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBABABABABABABABAB6B66D",
      INIT_63 => X"9B9B9B9B9BBBBBBB9BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_64 => X"9B9B9BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9B",
      INIT_65 => X"BABABABABABA964D292D5276767676767676767676767697979B9B9B9B9B9B9B",
      INIT_66 => X"2424242424242424242424242424242424242424242424242424484D7196B6BA",
      INIT_67 => X"68686C8C91B5B5D5D6DAD6D6D6D6D6D6D6D6B6B6B6B6B6B6B6B5B5B6B5916C48",
      INIT_68 => X"24242424242424242424446C91B6B6B5916C6844648888888888888888686868",
      INIT_69 => X"DADADADABABADABA914824242424244444442424242424242424242424242424",
      INIT_6A => X"A8A8A8A8A8A8A8ACACACACACACA8A8AC8C886868B1DADADADADADADADADADADA",
      INIT_6B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_6C => X"4444444444444444446464646464646464848888A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_6D => X"4444444444444444444044404444444444444444444444444444444444444444",
      INIT_6E => X"88A8A8A8A8A8A8A8A8A8A8A8A8A8A88888686444444444444444444444444444",
      INIT_6F => X"56565656565656565656565656565656565656565656567272714D4844646888",
      INIT_70 => X"7676765676765656565656565656565656565656565656565656565656565656",
      INIT_71 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBABABABABABABABABAB6B66C",
      INIT_72 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_73 => X"9B9BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_74 => X"BABABABABABA964D2929527676767676767676767676969B9B9B9B9B9B9B9B9B",
      INIT_75 => X"484824242424242424242424242424242424242424242424242424486D7196B6",
      INIT_76 => X"8C9191B5B5DADADADADADADAD6DADADADAB6B6B6B6B6B6B6BAB6B5B6B595916C",
      INIT_77 => X"24242424242424242444486D91B6B6B695916C44646888888888686868686868",
      INIT_78 => X"DADADADABABABABA914824242424244848484824242424242424242424242424",
      INIT_79 => X"A8A8A8A8A8A8A8ACACACACACACA8A8AC8C886868B1DADADADADADADADADADADA",
      INIT_7A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_7B => X"44444444444444444464646464646464648488A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_7C => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_7D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888646444444444444444444444444444",
      INIT_7E => X"565656565656565656565656565656565656565656565672716D484444648888",
      INIT_7F => X"7676767676765656765656565656565656565656565656565656565656565656",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__51_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__51_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized14\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized14\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized14\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized14\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__39_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBABBBABABABABABABABABABA6D",
      INIT_01 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_02 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_03 => X"B6B6BABABAB6714D2829517676767676767676767696969A9B9B9B9B9B9B9BBB",
      INIT_04 => X"6D6C482424242424242424242424242424242424242424242424242428486D91",
      INIT_05 => X"B1B5B5D6B6B6DADADADADADADADADADADADABABAB6B6B6B6BAB6B6B6B6B69591",
      INIT_06 => X"48484848242424242424486D91B6B6B6B6B58D684848686868686868686C9191",
      INIT_07 => X"DADADADABABABABA916D44242424244848484848494948484824242424244448",
      INIT_08 => X"A8A8A8A8A8A8A8A8ACACACACACACACAC8C886868B1DADADABADADADADADADADA",
      INIT_09 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0A => X"44444444444444444464646464646464648488A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0B => X"4444444444444444404444444444444444444444444444444444444444444444",
      INIT_0C => X"A8A8A8A8A8A8A8A8A8A8A8A8A888888864644444404444444444444444444444",
      INIT_0D => X"5656565656565656565656565656565656565656567672724D494844646888A8",
      INIT_0E => X"7777777777767676765656565656565656565656565656565656565656565656",
      INIT_0F => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBABABABABABABABABAB6B66C",
      INIT_10 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_11 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_12 => X"9196B6B6B696714928294D76967676767676767696969A9B9B9B9B9B9BBBBBBB",
      INIT_13 => X"91916D484824242424242424242424242424242424242424242424242448486D",
      INIT_14 => X"B6B6DADABABADADABADADADADADADADADADABABABABABABABAB6B6B6B6B6B695",
      INIT_15 => X"48484848482424242444486D95B6B6B6DAB691684844486868686C8C9191B5B6",
      INIT_16 => X"DADADADADADADADAB69148242444244848484849494949494848484849494848",
      INIT_17 => X"A8A8A8A8A8A8A8A8A8A8ACACACA8ACAC8C8C6868B1DADADABADADADADADADADA",
      INIT_18 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_19 => X"44444444446444446464646464646464848888A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_1A => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_1B => X"A8A8A8A8A8A8A8A8A8A8A8A88888888464644040404444444444444444444444",
      INIT_1C => X"5656565656565656565656565656565656565656527272714D484444688888A8",
      INIT_1D => X"7777777777777676767776775657565656565656565656565656565656565656",
      INIT_1E => X"BBBBBBBBBBBBBBBBBBBBBBBBBABABABBBABBBBBBBABBBABABABABABABAB6B66D",
      INIT_1F => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBDBDBDBDBDBDBDBDBDBBBBBBBBBBBBBBBBB",
      INIT_20 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBDBDBDBDBDBDBDBDBDBBBBBBBBBBBBB",
      INIT_21 => X"6D71919191716D2824284D7296969676767676969A9A9A9B9B9B9B9BBBBBBBBB",
      INIT_22 => X"B5B5916D6C482424242424242424242424242424242424242424242424242848",
      INIT_23 => X"DADADADADADADADADADADADADADADADADADABABABABABABABABAB6B6B6B6B6B6",
      INIT_24 => X"48484848484848444848486DB5DABAB6D6B6B16C4848486C8D8DB1B5B6D6D6DA",
      INIT_25 => X"DADADADADADADADAB6916C484848484848484849494949494949494949494948",
      INIT_26 => X"A8A8ACACA8A8A8A8A8A8A8A8A8A8ACACAC8C6868B1DADABABADADADADADADADA",
      INIT_27 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_28 => X"44444444444444646464646464646464848888A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_29 => X"4444444444444444444444444440444444444444444444444444444444444444",
      INIT_2A => X"A8A8A8A8A8A8A8A8A8A8A8888888886464444040404444444444444444444444",
      INIT_2B => X"56565656565656565656565656565656565656567272716D484444686888A8A8",
      INIT_2C => X"7777777777777676767776767676767656565656565656565656565656565656",
      INIT_2D => X"DBDBDBDBBBBBBBBBBBBBBABABABABABABABBBBBBBBBBBABABABABABABAB6B66C",
      INIT_2E => X"BBBBBBBBBBBBBBBBBBBBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_2F => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_30 => X"484848494948482424284D7296969696767696969A9A9A9B9B9BBBBBBBBBBBBB",
      INIT_31 => X"B6B6B5916D6C4824242424242424242424242424242424242424242424242424",
      INIT_32 => X"DADADADADADADADADADADADADADADADADADABABABABABABABAB6B6B6BAB6B6B6",
      INIT_33 => X"48484848484848444448486D91B6B59191916D6848686C91B1B5D6DADADADADA",
      INIT_34 => X"DADADADADADABADAB6916D484848484848484849494949494848484848484848",
      INIT_35 => X"A8A8ACA8A8A8A8A8A8A8A8A8A8A8A8ACAC8C6868B5DADADABADADADADADADADA",
      INIT_36 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_37 => X"44444444444444646464646464646464888888A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_38 => X"4444444444444444444440444444444444444444444444444444444444444444",
      INIT_39 => X"A8A8A8A8A8A8A8A8A8A888888888646444444040444444444444444444444444",
      INIT_3A => X"56565656565656565656565656565656565656767672714D484868688888A8A8",
      INIT_3B => X"7777777776777776767676767676565656565656565656565656565656565656",
      INIT_3C => X"DBDBDBDBDBDBBBBBBBBBBBBBBBBBBABABABBBBBBBBBBBBBBBBBBBBBABAB6B66D",
      INIT_3D => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_3E => X"BBBBBBBBBBBBBBBBBABBBBBBBBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_3F => X"242424284824242424284D729696969696969A9A9A9A9A9BBBBBBBBABBBBBBBB",
      INIT_40 => X"B6B6B6B591716C48282424242424242424242424242424242424242424242424",
      INIT_41 => X"DADADADADADADADADADABABADABABABADADABABABABABABABABAB6B6B6B6B6B6",
      INIT_42 => X"484444444424242424242448686C6C484868686C6D8DB1B5B6D6DADADADADADA",
      INIT_43 => X"DADADADADADADADABAB6916D4848484848484848484848484848484848484848",
      INIT_44 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AC8C8C6868B5DADADADADADADADADADADA",
      INIT_45 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_46 => X"444444444444644464646464646464848888A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_47 => X"4444444444444044444444444444444444444444444444444444444444444444",
      INIT_48 => X"A8A8A8A8A8A8A8A8A8A888888888644440444444444444444444444444444444",
      INIT_49 => X"767656565656565656565676767656565656567672716D484444688888A8A8A8",
      INIT_4A => X"7777777777777676767676767676767676765656765656765676565656565656",
      INIT_4B => X"DBDBDBDBDBDBDBBBDBDBBBBBBBBBBABBBBBBBBBBBBBBBBBBBBBBBBBABAB6B66C",
      INIT_4C => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_4D => X"BBBBBBBBBBBABBBABBBBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_4E => X"242424242424242428284D72969A9A96969A9A9A9A9B9ABBBABABABBBBBBBBBB",
      INIT_4F => X"B6B6B6B6B595916D4C4848242424242424242424242424242424242424242424",
      INIT_50 => X"DADADADADADADADADADADADADADADADADADADADADABABABABABABABABABAB6B6",
      INIT_51 => X"242424242424244444442448486868486C6D9191B1B5D6DADADADADADADADADA",
      INIT_52 => X"DADADADADADADADADAB691916D6D484848484848484848442424242424242424",
      INIT_53 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACAC8C686CB6DADADADADADADADADADADA",
      INIT_54 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_55 => X"4444444444446464646464646464648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_56 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_57 => X"A8A8A8A8A8A8A8A8A88888888864644040444444444444444444444444444444",
      INIT_58 => X"7676565656565656567656767676765656567672726D4D484464688888A8A8A8",
      INIT_59 => X"7777777777777776767776767676767677767676767676767676765656567676",
      INIT_5A => X"DBDBDBDBDBDBDBBBBBBBBBBBBBBABABBBABBBBBBBBBBBBBBBBBBBABAB6B6B66D",
      INIT_5B => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_5C => X"BBBBBBBBBBBBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_5D => X"242424242424242828284D71969A9A969A9A9A9A9A9ABABABABBBBBBBBBBBBBB",
      INIT_5E => X"B6B6B6B6B6B6B591916D48484424242424242424242424242424242424242424",
      INIT_5F => X"DADADADADADADADADADADADADADADADADADADADADADABABADABABABABABABABA",
      INIT_60 => X"486D6D6D6D6D6D6D91918D919191B5B5B5B6B6B6D6DADADADADADADADADADADA",
      INIT_61 => X"DADADADADABAB6B6B6B69191916C482424242424242424244448484848484848",
      INIT_62 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACAC8C8C686CB5DADADADADADADADADADADA",
      INIT_63 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_64 => X"6464444444446464646464646464848888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_65 => X"4444444444444444444440444444444444444444444444444444444444444444",
      INIT_66 => X"A8A8A8A8A8A8A8A8A88888886464444040444444444444444444444444444444",
      INIT_67 => X"7656565656565656565656565656565656767672716D484444688888A8A8A8A8",
      INIT_68 => X"7777777777777776777776767677777676767676767676767676767676767676",
      INIT_69 => X"DBDBDBDBDBDBDBBBBABABABABABABABABABBBBBBBBBABABBBBBBBABAB6B6B66C",
      INIT_6A => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_6B => X"BBBBBBBBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_6C => X"242424242424242428284D71969A9A9A9A9A9A9ABABABABABABBBBBBBBBBBBBB",
      INIT_6D => X"BAB6B6B6B6B6B6B6B591916D6C48242424242424242424242424242424242424",
      INIT_6E => X"DADADADADADADADADADADADADADADADADADADADADADABABADADADADADABABABA",
      INIT_6F => X"B1B6B6B6B6B6B6B6B6D6B6D6DADADADADADADADADADADADADADADADADADADADA",
      INIT_70 => X"B6B6B6B59191916D6D6D6D6C6C484848444848484848486D6D6D6D9191919191",
      INIT_71 => X"ACA8A8A8A8A8A8A8A8A8A8A8A888AC8C8C88686CB5DADADADADADABAB6B6B6B6",
      INIT_72 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_73 => X"6464444444646464646464646464848888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_74 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_75 => X"A8A8A8A8A8A8A8A8A88888886464444040444444444444444444444444444444",
      INIT_76 => X"76565656565656565656765656565656567676726D4D484464688888A8A8A8A8",
      INIT_77 => X"7777777777777777777776767676767677767677767676767676767676767676",
      INIT_78 => X"DBDBDBDBDBDADBDABABABABABABABABABABABBBBBABABBBBBABABABAB6B6B66D",
      INIT_79 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_7A => X"BBDBBBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_7B => X"242424242424242428284D7196BABA9A9A9A9ABABABABBBBBBBBBBBBBBBBBBBB",
      INIT_7C => X"BABAB6B6B6B6B6B6B6B6B591916C484824242424242424242424242424242424",
      INIT_7D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADABADADA",
      INIT_7E => X"BADADADADADAB6B6B6DABABABADADADADADADADADADADADADADADADADADADADA",
      INIT_7F => X"6C6C6C4848484848484848686C6C6C6D6D919191919191B5B6B6B6B6B6B6B6B6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__39_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__39_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized15\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized15\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized15\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized15\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8888888886868486D91B191B1919191916D6D6D",
      INIT_01 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_02 => X"44444444446464646464646464648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_03 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_04 => X"A8A8A8A8A8A8A8A8A88888646444404044444444444444444444444444444444",
      INIT_05 => X"56565656565656565656565656565676767676716D484444688888A8A8A8A8A8",
      INIT_06 => X"7777777776767777777676777676767776777777777776767676767676767676",
      INIT_07 => X"DBDBDADADABABABABABABABABABABABABABABBBBBABABABABABABABAB6B6B66C",
      INIT_08 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBDBDBDBDBDB",
      INIT_09 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_0A => X"242424242424242448284D7196BABABABABABABABABABBBBBBBBBBBBBBBBDBBB",
      INIT_0B => X"DADADABABAB6B6B6B6B6B6B6B5916D4848242424242424242424242424242424",
      INIT_0C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0E => X"48484848486C6C6D6D6D91919191B5B5B6B6B6B6B6B6B6B6B6DADADADADADADA",
      INIT_0F => X"A8A8A8A8A8A8A8A8A8A8A8888888886868484444484848484848484848484848",
      INIT_10 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_11 => X"44444444446464646464646464848888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_12 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_13 => X"A8A8A8A8A8A8A8A8A88888646440404444444444444444444444444444444444",
      INIT_14 => X"76767676767676767676767676767676767672714D484464688888A8A8A8A8A8",
      INIT_15 => X"7777777777767677777777777676767676777777777777777676767676767676",
      INIT_16 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB6B66D",
      INIT_17 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBBBBBBBBBBBBBBBBA",
      INIT_18 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_19 => X"24242424242424242428486D9196BABABABABABABBBBBBBBBBBBBBBBBBDBDBDB",
      INIT_1A => X"DADADADABABABAB6B6B6B6B6B6B5916D48484824242424242424242424242424",
      INIT_1B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1D => X"6D919191B5B5B6B6B6B6D6D6DADADADADADADADADADADADADABAB6B6DADADADA",
      INIT_1E => X"A8A8A8A8A8A8A8A8A88888886868686848444444486848484848484848686C6D",
      INIT_1F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_20 => X"444444444464646464646464648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_21 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_22 => X"A8A8A8A8A8A8A8A8888864644440404444444444444444444444444444444444",
      INIT_23 => X"767676767676767676767676767676767676716D484444688888A8A8A8A8A8A8",
      INIT_24 => X"7777777777777676777777767676767676777777777777777676767676767676",
      INIT_25 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABAB6B64C",
      INIT_26 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBDBBBBBBBBBBBBBBBBBBBBB",
      INIT_27 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_28 => X"24242424242424242828284D6D91B6BABABABABABBBBBBBBBBBBBBBBDBDBDBDB",
      INIT_29 => X"DADADADADABABAB6B6B6B6B6B6B6B591916D4848242424242424242424242424",
      INIT_2A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2C => X"B6D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2D => X"A8A8A8ACA8A8A8888888686868686868686C6C8C9191919191919191B5B5B5B6",
      INIT_2E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_2F => X"444444444464646464646464848888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_30 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_31 => X"A8A8A8A8A8A8A888888864444440444444444444444444444444444444444444",
      INIT_32 => X"767676767676767676767676767676767672714D484464688888A8A8A8A8A8A8",
      INIT_33 => X"7777777676767676767777777676767676777777777777777676767676767676",
      INIT_34 => X"BABABABABABABABABABABABABABABABABABABABABABA9ABABA9A9AB6B6B6B66D",
      INIT_35 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBBBBBBBBABBBBBBBBBBBBBB",
      INIT_36 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDADADBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_37 => X"2424242424242424242424484D7196BABABABABABBBBBBBBBBBBBBBBDBDBDBDB",
      INIT_38 => X"DADADADADADABABABABABABABAB6B6B6B5916D6D482424242424242424242424",
      INIT_39 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3C => X"A8A8A8A8A888888868686868686C8C8DB1B1B5B5B6DADADADADADADADADADADA",
      INIT_3D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_3E => X"4444444444646464646464648488A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_3F => X"4444444444444444444444444444444444444444446444444444444444444444",
      INIT_40 => X"A8A8A8A8A8A8A888886464404044444444444444444444444444444444444444",
      INIT_41 => X"7676767676767676767676767676767676714D484444688888A8A8A8A8A8A8A8",
      INIT_42 => X"7777777776767676767676767676767676767777777777777676767676767676",
      INIT_43 => X"BABABABABABABABABABABABABABABABABABA9A9A9A9A9A9A9A9A9A969696B64C",
      INIT_44 => X"BBBBBBBBBBBBBABABBBBBBBBBBBBBBBBBBBBBBBABABABABABABABABABABABABA",
      INIT_45 => X"DBDBDBDBDBDBDBDBDBDBDADADADADADBDBDBDADADBDBDADBDBDBDBDBDBDBDBDB",
      INIT_46 => X"242424242424242424242848486D91B6BABADADABBBBBBBBBBBBBBBBDBDBDBDB",
      INIT_47 => X"DADADADADADADABABABABABABABAB6B6B6B6B5916D4848242424242424242424",
      INIT_48 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_49 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4B => X"A8A8A888888888686868688C8DB1B5D5D6D6DAD6DADADADADADADADADADADADA",
      INIT_4C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_4D => X"4444444444646464646464648488A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_4E => X"4444444444444444444444444444444444444444646444444444444444444444",
      INIT_4F => X"A8A8A8A8A8888888646444404044444444444444444444444444444444444444",
      INIT_50 => X"7676767676767676767676767676767672714D484444688888A8A8A8A8A8A8A8",
      INIT_51 => X"7777777776767676767776777676777777777777777777767676767676767676",
      INIT_52 => X"BABABABABABABABABABABABABABABABABA9A9A9A9A9A9A9A9A9A9A969696B66D",
      INIT_53 => X"BBBBBBBABABABABABABBBBBBBBBBBBBBBABABABABABABABABABABABABABABABA",
      INIT_54 => X"DBDBDBDBDBDBDBDBDADADADADADADADADADBDBDBDBDBDBDBBBDBBBDBDBDBDBBB",
      INIT_55 => X"24242424242424242424484C484C6D91B6DADADADADBBBBBDBDBDBDBDADBDBDB",
      INIT_56 => X"DADADADADADADADABABABABABABABAB6B6B6B695916D48482424242424242424",
      INIT_57 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_58 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_59 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5A => X"A8AC8888886868688C8CB1B1B5D5D6DADADADADADADADADADADADADADADADADA",
      INIT_5B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5C => X"4444446464646464646464848888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5D => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_5E => X"A8A8A8A888888888646440404044444444444444444444444444444444444444",
      INIT_5F => X"76767676767676767676767676767676714D48484468688888A8A8A8A8A8A8A8",
      INIT_60 => X"7676767676767777777777777777777777777777777777767676767676767676",
      INIT_61 => X"BABABABABABABABABABABABABABABA9A9A9A9A9A9A9A9A9A9A9A9A969696964C",
      INIT_62 => X"BABABBBBBBBBBABABBBBBBBABABBBABABABBBABABABABABABABABABABABABABA",
      INIT_63 => X"DBDBDBDBDBDBDBDBDADADADADADADADADBDBBBDBDBDBBBBBBBBBBBBBBBBBBBBB",
      INIT_64 => X"242424242424242424486C6D6D6D6D71B6DADADADADABABADBDBDBDBDBDBDBDB",
      INIT_65 => X"DADADADADADADADADADABADABABABAB6B6B6B6B6B691916D4848242424242424",
      INIT_66 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_67 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_68 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_69 => X"8888886868688C8DB1B5D5D6DADADADADADADADADADADADADADADADADADADADA",
      INIT_6A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_6B => X"44444444646464646464648488A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_6C => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_6D => X"A8A8A8A888888864644440404444444444444444444444444444444444444444",
      INIT_6E => X"76767676767676767676767676767672714D484444688888A8A8A8A8A8A8A8A8",
      INIT_6F => X"7777767676767677777777777777777777777777777777767676767676767676",
      INIT_70 => X"BABABABABABABABABABABABABABA9A9A9A9A9A9A9A9A9A9A9A9A9A969696966D",
      INIT_71 => X"BABABBBBBBBBBBBBBABABABABABABABABABBBABBBABABABABABABABABABABABA",
      INIT_72 => X"DADADBDADADADADADBDBDADADBDBDBDBDADADBDBBBBBBABABBBABABABBBBBBBA",
      INIT_73 => X"242424242424242424486D9195916D6D91B6DADADADADABABADBDBDBDBDBDBDB",
      INIT_74 => X"DADADADADADADADADADADADADABABABABAB6B6B6B6B695916D6C484824242424",
      INIT_75 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_76 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_77 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_78 => X"886868688C8DB1B5B5D6DADADADADADADADADADADADADADADADADADADADADADA",
      INIT_79 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888",
      INIT_7A => X"44444444646464646464848888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_7B => X"4444444444444444444444444444444464446464444444444444444444444444",
      INIT_7C => X"A8A8A8A888888864644444444444444444444444444444444444444444444444",
      INIT_7D => X"767676767676767676767676767676724D48444468888888A8A8A8A8A8A8A8A8",
      INIT_7E => X"7776767677777677777777777777777777777777777777777676767676767676",
      INIT_7F => X"BABABABABABABABABABABA9A9A9A9A9A9A9A9A9A9A9A9A9A969696969696964C",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized16\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized16\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized16\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized16\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__21_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"BABBBBBBBBBBBBBBBABABABABABABABABABBBBBBBBBABABABABABABABABABABA",
      INIT_01 => X"DBDBDADBDADADADADBDBDBDADBDBDBDBDBDBDBDBBBBBBABABBBABABABABABABA",
      INIT_02 => X"2424242424242428484891B5B6B5916D6D96BADADADABABABABADBDBDBDBDBDB",
      INIT_03 => X"DADADADADADADADADADADADADADABABABABABABABAB6B69591916D4848242424",
      INIT_04 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_05 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_06 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_07 => X"68688C8DB1B5B5D6DADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_08 => X"A8A8A8A8A8ACACA8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8A8888868",
      INIT_09 => X"444444446464646464648488A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0A => X"4444444444444444444444444444444464646464446444444444444444444444",
      INIT_0B => X"A8A8888888886464404040444444444444444444444444444444444444444444",
      INIT_0C => X"767676767676767676767676767676714D484444688888A8A8A8A8A8A8A8A8A8",
      INIT_0D => X"9796967677777677777777777776777777777777777777767676767676767676",
      INIT_0E => X"BABABABABA9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9696969696969696964D",
      INIT_0F => X"BABBBBBBBBBBBBBBBABABABABABABABBBABABABABABABABABABABABABABABABA",
      INIT_10 => X"BBBBDADBBABABABABABBBABABABBBABABABBBBBBBBBBBABABABABABBBABABABA",
      INIT_11 => X"2424242424242424484891B5B6B5916D6D91B6BADABABABABADADBDBDBBBBBDB",
      INIT_12 => X"DADADADADADADADADADADADADADABABABABABABABABAB6B5B5B591916C484824",
      INIT_13 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_14 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_15 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_16 => X"888C91B1B5D6DADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_17 => X"A8A8A8A8ACA8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACA888886868",
      INIT_18 => X"444444644464646464848888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_19 => X"4444444444444444444444444444444464644444444444444444444444444444",
      INIT_1A => X"A8A8888888886464404040444444444444444444444444444444444444444444",
      INIT_1B => X"7676767676767676767676767676726D48444468888888A8A8A8A8A8A8A8A8A8",
      INIT_1C => X"96969A9A9A969B96969797979797967677767676767676767676767676767676",
      INIT_1D => X"9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9696969696969696969696969648",
      INIT_1E => X"BABBBBBBBBBBBBBBBBBBBABABABABABABABBBABBBABBBABABABABABABABA9A9A",
      INIT_1F => X"BBBBBBBBBABABABABBBBBBBBBABABABABABABABABABABABABABABABABABABABA",
      INIT_20 => X"2424242424242448486C91B5B6B6B5916D6D96BABABADABADADADABBBABABABB",
      INIT_21 => X"DADADADADADADADADADADADADADABABABABABABABABABAB6B6B6B591916D4848",
      INIT_22 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_23 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_24 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_25 => X"8CB1B5B6DADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_26 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACA8A8A8ACACA8A888888868688C",
      INIT_27 => X"4444444464646464648488A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_28 => X"4444444444444444444444444444444464644444444444444444444444444444",
      INIT_29 => X"A888888888646444404040444444444444444444444444444444444444444444",
      INIT_2A => X"7676767676767676767676767676726D48444468888888A8A8A8A8A8A8A8A8A8",
      INIT_2B => X"9A9A969A9A969A9A969696969696967676767676767676767676767676767676",
      INIT_2C => X"9A9A9A9A9A9A9A9A9A9A9A9A9A9696969696969696969696969696969696964D",
      INIT_2D => X"BABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBABABABA9A9A9A9A9A9A9A9A",
      INIT_2E => X"BBBBBBBBBBBBBBBBBBBBBBBBBABBBABBBBBBBBBBBBBBBBBABABABABABABABABA",
      INIT_2F => X"4848242424244848688DB1B6B6B6B5916D6D91B6BADABABABABABABABABABABB",
      INIT_30 => X"DADADADADADADADADADADADADADADABABABABABABABABABABADAB6B6B5916D48",
      INIT_31 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_32 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_33 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_34 => X"B1B5D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_35 => X"A8A8A8A8ACACACA8ACA8A8A8A8A8A8A8ACACA8A8A8A8A8A88888888868888C8D",
      INIT_36 => X"4444446464646464648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_37 => X"4444444444444444444444444444444464644444444444444444444444444444",
      INIT_38 => X"A888888888644444404044444444444444444444444444444444444444444444",
      INIT_39 => X"7676767676767676767676767672714D444468888888A8A8A8A8A8A8A8A8A8A8",
      INIT_3A => X"96969A969A9A9A9A969696969696969676767676767676767676767676767676",
      INIT_3B => X"9A9A9A9A9A9A9A9A9B9A9696969696969696969696969696969696969696964C",
      INIT_3C => X"BABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9A9B9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_3D => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBABABABA",
      INIT_3E => X"6D484824242448686D91B5D6D6B6B6B56D4C6D96BABABABABABABABABABABBBB",
      INIT_3F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADAB6B6B59191",
      INIT_40 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_41 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_42 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_43 => X"B5D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_44 => X"A8A8A8A8ACACACA8ACA8A8A8A8A8A8A8ACACACA8A8A8A88888886868688C8DB1",
      INIT_45 => X"4444446464646464848888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_46 => X"4444444444444444444444444444444464644444444444444444444444444444",
      INIT_47 => X"8888888864644440404444444444444444444444444444444444444444444444",
      INIT_48 => X"76767676767676767676767676716D484444688888A8A8A8A8A8A8A8A8A8A8A8",
      INIT_49 => X"969A9A9A9A9A9A9A9A9696969696969676767676767676767676767676767676",
      INIT_4A => X"9A9696969A96969A96969696969696969696969696969696969696969696964D",
      INIT_4B => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9A9B9A9B9B9B9A9A9A9A9A9A9A9A9A9A",
      INIT_4C => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBABABBBBBBBBBBBBBABABABABABABBBBBABB",
      INIT_4D => X"916D48482448486D91B5B6DAD6B6B6B6916C6D91B6BABABABABABABABABBBBBB",
      INIT_4E => X"DADADADADADADADADADADADADADADADADADADADADADADABADADADADAB6B6B5B5",
      INIT_4F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_50 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_51 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_52 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_53 => X"A8A8A8A8ACACACACACA8A8A8A8A8ACACACACACACA8A888888868688CB1B1B1D5",
      INIT_54 => X"44446464646464648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_55 => X"4444444444444444444444444444444464644444444444444444444444444444",
      INIT_56 => X"8888888864444440404444444444444444444444444444444444444444444444",
      INIT_57 => X"76767676767676767676767672714D484464888888A8A8A8A8A8A8A8A8A8A8A8",
      INIT_58 => X"969A9A9A9A9A9A969A9696969A96767676767676767676767676767676767676",
      INIT_59 => X"969696969696969696969696969696969696969696969696969676969696964C",
      INIT_5A => X"BABABABABABABABABBBBBB9A9B9B9B9A9A9B9A9A9A9A9A9A9B9A9A9A9A9A9696",
      INIT_5B => X"BBBABABABABABABABABBBBBBBBBABABABBBBBBBBBABBBABABABABABBBBBBBABA",
      INIT_5C => X"B5916D6C48486D91B6B6D6DADAB6B6B6956D4C71B6BABABABABABABABBBBBBBB",
      INIT_5D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAB6B6",
      INIT_5E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_60 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_61 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_62 => X"A8A8A8A8A8ACACA8ACACA8A8A8A8ACA8A8ACACACA888888868688C91B5B5D6DA",
      INIT_63 => X"44446464646464848888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_64 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_65 => X"8888886864444440444444444444444444444444444444444444444444444444",
      INIT_66 => X"767676767676767676767676726D484444688888A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_67 => X"9696969A96969696969696969676767676767676767676767676767676767676",
      INIT_68 => X"969696969696969696969696969696969696969696969696969676769696964D",
      INIT_69 => X"BABA9A9A9A9A9A9A9B9B9B9B9A9A9A9B9B9B9B9B9B9B9A9B9A9A9A9A96969696",
      INIT_6A => X"BBBABABABABABABABABBBBBBBBBABABABBBBBBBBBABBBABABABABABBBABABABA",
      INIT_6B => X"B6B591916D7191B5B6DADADADAB6B6B695714C6D96BABABABABABABABBBBBBBB",
      INIT_6C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_70 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_71 => X"ACA8A8A8A8ACA8A8ACACA8A8A8A8A8A8A8A8ACACA8886868688CB1B5D6DADADA",
      INIT_72 => X"446464646464648488A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_73 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_74 => X"8888886444444044444444444444444444444444444444444444444444444444",
      INIT_75 => X"767676767676767676767676714D484464688888A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_76 => X"9696969696969A9A969696769676767676767676767676767676767676767676",
      INIT_77 => X"9696969696969696969696969696969696969696969696769676767696969648",
      INIT_78 => X"9A9A9A9A9A9A9A9A9B9B9B9B9B9B9B9B9B9B9A9A9A9A9A969A96969696969696",
      INIT_79 => X"BABABABABABABABBBBBBBABABABABABABBBBBBBBBABB9A9A9A9A9A9B9A9A9A9A",
      INIT_7A => X"DABAB6B5B5B5B5BADADADADADAB6B6B6B6914D4D91BABABABABABABABABBBBBB",
      INIT_7B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__21_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__21_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized17\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized17\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized17\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized17\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"ACA8A8A8A8A8A8A8ACA8A8ACACACACA8A8A8ACA8888868688DB1B5D6DADADADA",
      INIT_01 => X"646464646464648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_02 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_03 => X"8888646444404444444444444444444444444444444444444444444444444444",
      INIT_04 => X"767676767676767676767672714D484468888888A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_05 => X"9696969696969696967676767676767676767676767676767676767676767676",
      INIT_06 => X"969696969696969696969696969696967676769696767676767676767696964D",
      INIT_07 => X"9A9A9A9A9A9A9B9A9B9B9B9B9B9B9B9B96979A96969696969697969796969696",
      INIT_08 => X"9A9A9A9A9A9A9A9A9B9B9A9A9A9A9A9A9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_09 => X"DADADABABABABADADADADADADADAB6B6B6916D4D7196BABABABABABABABABABA",
      INIT_0A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0F => X"ACA8A8A8A8A8A8A8A8ACACACACACACA8A8A8A8888868688DB1B5D6DADADADADA",
      INIT_10 => X"446464646464848888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_11 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_12 => X"8888646440404044444444444444444444444444444444444444444444444444",
      INIT_13 => X"7676767676767676767676716D48444468888888A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_14 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_15 => X"9696969796967676969696969696767676767676767676767676767676769648",
      INIT_16 => X"9B9B9B9B9B9B9B9B9B9A97969797979797979696969696969696969696969696",
      INIT_17 => X"9B9A9A9A9A9A9A9A9B9A9A9A9A9A9A9A9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_18 => X"DADADADADADADADADADADADADADAB6B6B6B66D486D96B6BABABABABA9ABA9A9A",
      INIT_19 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1E => X"ACA8A8A8A8A8ACA8A8A8ACACACACACACA888886868688DB1B5D6DADADADADADA",
      INIT_1F => X"4464646464648488A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_20 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_21 => X"8888644440404444444444444444444444444444444444444444444444444444",
      INIT_22 => X"7676767676767676767676716D484444888888A8A8A8A8A8A8A8A8A8A8A8A888",
      INIT_23 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_24 => X"767777777676767676767797767676767676767676767676767676767676964C",
      INIT_25 => X"9B9B9B9B9B9B9B9B979696969697979796969696969696969696969676767697",
      INIT_26 => X"9B9A9A9A9A9A9A9A9B9B9A9A9A9A9B9B9A9B9B9B9A9B9A9B9B9B9B9B9B9B9B9B",
      INIT_27 => X"DADADADADADADADADADAB6DADADAB6B6B6B671484D9296BA9A9A9A9A9A9A9A9A",
      INIT_28 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_29 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2D => X"ACA8ACACACA8ACA8ACACACA8ACA8ACA888886868688D91B5D6DADADADADADADA",
      INIT_2E => X"4464646464848888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_2F => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_30 => X"8864644040404444444444444444444444444444444444444444444444444444",
      INIT_31 => X"7676767676767676767672714D444464888888A8A8A8A8A8A8A8A8A8A8A8A888",
      INIT_32 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_33 => X"7777777776767676767677777676767676767676767676767676767676769648",
      INIT_34 => X"9B9B9B9B9B9B9B97969696969797979796969696767676767676767676767676",
      INIT_35 => X"96969696969697979796969A9A9A9A9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_36 => X"DADADADADADADADADABADADADAD6D6B6B6B6914D4D71969A9A9A9A9A96969696",
      INIT_37 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_38 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_39 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3C => X"ACA8ACACACACACACA8ACA8A8A8A8ACA8886868688DB1B5B6DADADADADADADADA",
      INIT_3D => X"44646464648488A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_3E => X"4444444444444444444444444444444444444444444444444444444444444464",
      INIT_3F => X"8864444040444444444444444444444444444444444444444444444444444444",
      INIT_40 => X"767676767676767676767271484444688888A8A8A8A8A8A8A8A8A8A8A8A88888",
      INIT_41 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_42 => X"777777777676767676767676767676767676767676767676767676767676964D",
      INIT_43 => X"9B9B979B97979797979697979797979777777676767676767676767676767676",
      INIT_44 => X"97979796979796969796969696969B9B9B9B9B979797979797979797969B9B9B",
      INIT_45 => X"DADADADADADADADADABABADADAD6B6B6B6B6914D49719696969A9A9696969696",
      INIT_46 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_47 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_48 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_49 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4B => X"ACA8A8A8ACA8A8ACACACA8A8A8A8A88888688C8DB1B6D6DADADADADADADADADA",
      INIT_4C => X"64646464848888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_4D => X"4444444444444444444444444444444444444444444444444444444444446464",
      INIT_4E => X"6464404040444444444444444444444444444444444444444444444444444444",
      INIT_4F => X"76767676767676767672716D484464688888A8A8A8A8A8A8A8A8A8A8A8A88888",
      INIT_50 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_51 => X"7777777776767676767676767676767676767676767676767676767676769148",
      INIT_52 => X"9797979797979797977777777777777777777777777676767776767676767676",
      INIT_53 => X"9797979697979696979696969697979797979777777777777777777776979797",
      INIT_54 => X"DADADADADADADADADABABADADADAB6B6B6B6954D294D96969696969696969696",
      INIT_55 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_56 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_57 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_58 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_59 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5A => X"A8ACACACACACACACA8A8A8A8A8A88888888CB1B1B6DADADADADADADADADADADA",
      INIT_5B => X"64646464848888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5C => X"4444444444444444444444444444444444444444444444444444444444646464",
      INIT_5D => X"6464404040444444444444444444444444444444444444444444444444444444",
      INIT_5E => X"76767676767676767676714D4444648888A8A8A8A8A8A8A8A8A8A8A888888888",
      INIT_5F => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_60 => X"7777767676767676767676767676767676767676767676767676767676727148",
      INIT_61 => X"7777777777977777777777777777777777777777777777777676777677777776",
      INIT_62 => X"7677777777777777777777777777777777777777777777777777777777777777",
      INIT_63 => X"DADADADADADADADABABABADADAB6B6B6B6B6954D294D76969696767676767676",
      INIT_64 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_65 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_66 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_67 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_68 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_69 => X"A8A8A8A8ACACA8A8A8A8A8A8A88888688C91B1B5DADADADADADADADADADADADA",
      INIT_6A => X"646464648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_6B => X"4444444444444444444444444444444444444444444444444444444444646464",
      INIT_6C => X"6444404044444444444444444444444444444444444444444444444444444444",
      INIT_6D => X"7676767676767676767271484444688888A8A8A8A8A8A8A8A8A8A88888888888",
      INIT_6E => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_6F => X"7676767676767676767676767676767676767676767676767676767676727148",
      INIT_70 => X"7777777777777777777777777777777777777777777777777676767777767676",
      INIT_71 => X"7677777777777777777777777777767777777777777777777777777777777777",
      INIT_72 => X"DADADADADADADADABABABADADADAB6B6B6B6964D284D72767676767676767677",
      INIT_73 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_74 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_75 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_76 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_77 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_78 => X"A8A8A8ACACACACA8A8A8A8A88888688C8DB1B5D6DADADADADADADADADADADADA",
      INIT_79 => X"646464848888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_7A => X"4444444444444444444444444444444444444444444444444444444444646464",
      INIT_7B => X"4444444044444444444444444444444444444444444444444444444444444444",
      INIT_7C => X"767676767676767676726D484464888888A8A8A8A8A8A8A8A8A8A88888888864",
      INIT_7D => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_7E => X"767676767676767676777676767676767676767676767676767676767272714C",
      INIT_7F => X"7777777777777777777777777777777777777777777777777777767777777777",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized18\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized18\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized18\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized18\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__17_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7677777777777777777777777777777777777777777777777777777777777777",
      INIT_01 => X"DADADADADADADADADABABADADABABABAB6B6966D284D72767676767676767676",
      INIT_02 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_03 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_04 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_05 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_06 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_07 => X"A8A8A8A8ACA8ACACA8A8A8888888888DB1B5DADADADADADADADADADADADADADA",
      INIT_08 => X"6464648488A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_09 => X"4444444444444444444444444444444444444444444444444444444464646464",
      INIT_0A => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_0B => X"767676767676767672726D48446488A8A8A8A8A8A8A8A8A8A8A8888888888864",
      INIT_0C => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_0D => X"7676767676767676767676767676767676767676767676767656565652727128",
      INIT_0E => X"7777777777777777777777777777777777777777777777777777777677767676",
      INIT_0F => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_10 => X"DADADADADADADADADABABADADABABAB6B6B6B671294D72767676767676767676",
      INIT_11 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_12 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_13 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_14 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_15 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_16 => X"A8A8A8ACACA8ACACA8A8888868888DB1B5D6DADADADADADADADADADADADADADA",
      INIT_17 => X"6464648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_18 => X"4444444444444444444444444444444444444444444444444464446464646464",
      INIT_19 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_1A => X"767676767676767672714D44446488A888A8A8A8A8A8A8A8A8A8888888886864",
      INIT_1B => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_1C => X"7676767676767676767676767676767676767676767676765656565652527148",
      INIT_1D => X"7777777777777777777777777776777777777777777777777777777777777777",
      INIT_1E => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_1F => X"DADADADADADADADADABABADADABAB6B6B6B6B671294D72767676767777777777",
      INIT_20 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_21 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_22 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_23 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_24 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_25 => X"A8A8A8ACA8A8ACACA8888868888CB1B5D6DADADADADADADADADADADADADADADA",
      INIT_26 => X"6464848888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_27 => X"4444444444444444444444444444444444444444446444446464646464646464",
      INIT_28 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_29 => X"767676767676767672714944446888A8A8A8A8A8A8A8A8A8A8A8888888886464",
      INIT_2A => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_2B => X"7676767676767676767676767676767676767676767656565656565652727128",
      INIT_2C => X"7777777777777777777777777676767677777777777777777777777777777777",
      INIT_2D => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_2E => X"DADADADADADADADADADABADABABAB6B6B6B6B671492D72767676767677777777",
      INIT_2F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_30 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_31 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_32 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_33 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_34 => X"A8A8A8ACA8A8ACAC888868688CB1B5D6DADADADADADADADADADADADADADADADA",
      INIT_35 => X"64648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_36 => X"4444444444444444444444444444444444444444446444446464646464646464",
      INIT_37 => X"4044444444444444444444444444444444444444444444444444444444444444",
      INIT_38 => X"7676767676767672726D4824446888A8A8A8A8A8A8A8A8A8A8A8888888886444",
      INIT_39 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_3A => X"7676767676767676767676767676767676767676565656565656565252527148",
      INIT_3B => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_3C => X"7777777777777777777777777777767777777777777777777777777777777777",
      INIT_3D => X"DADADADADADADADADADADADABABAB6B6B6B6B671492952767676767676777777",
      INIT_3E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_40 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_41 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_42 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_43 => X"A8A8ACACACACA8888888888CB1B5DADADADADADADADADADADADADADADADADADA",
      INIT_44 => X"64848888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8A8A8A8A8A8",
      INIT_45 => X"4444444444444444444444444444444444444444444464646464646464646464",
      INIT_46 => X"4044444444444444444444444444444444444444444444444444444444444444",
      INIT_47 => X"7676767676767676714D4824448888A8A8A8A8A8A8A8A8A8A8A8888888886444",
      INIT_48 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_49 => X"7676767676767776767676767676767676765656565656565252525252527128",
      INIT_4A => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_4B => X"7777777777777777767777767777767676777777777777777777777777777777",
      INIT_4C => X"DADADADADADADADADADADABABABABAB6B6B6B671492951767676767677777777",
      INIT_4D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_50 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_51 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_52 => X"A8A8A8ACACACA88888888CB1B5DADADADADADADADADADADADADADADADADADADA",
      INIT_53 => X"648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8A8A8A8A8A8",
      INIT_54 => X"4444444444444444444444444444444444444444444444446464646464646464",
      INIT_55 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_56 => X"7676767676767676714D2444648888A8A8A8A8A8A8A8A8A8A8A8888888886444",
      INIT_57 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_58 => X"7676767676767676767676767676767656565656565656525252525252527128",
      INIT_59 => X"7777777777777777777777777777777777777777777777777777777776767676",
      INIT_5A => X"7777777777777777777777777777777777777777777776767676777777777777",
      INIT_5B => X"DADADADADADADADADADABABABABABAB6B6B6B671292951767676767677777777",
      INIT_5C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_60 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_61 => X"A8A8ACACACA8888868888DB1D5DADADADADADADADADADADADADADADADADADADA",
      INIT_62 => X"648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_63 => X"4444444444444444444444444444444444444444444444446464646464646464",
      INIT_64 => X"4044444444444444444444444444444444444444444444444444444444444444",
      INIT_65 => X"767676767676767271494444648888A8A8A8A8A8A8A8A8A8A8A8888888886444",
      INIT_66 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_67 => X"7676767676767676767676767676565656565656565252525252525252527128",
      INIT_68 => X"7777777777777777777777777777777777777777777777777777777776767676",
      INIT_69 => X"7777777777777777777777777777777777777777777776767676777777777777",
      INIT_6A => X"DADADADADADADADADADABABABABABAB6B6B6B671282971767676767677777777",
      INIT_6B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_70 => X"A8A8ACA8A8A88868888DB1D6DADADADADADADADADADADADADADADADADADADADA",
      INIT_71 => X"848888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8A8A8A8ACA8",
      INIT_72 => X"4444444444444444444444444444444444444444444444444464646464646464",
      INIT_73 => X"4044444444444444444444444444444444444444444444444444444444444444",
      INIT_74 => X"76767676767676726D484444688888A8A8A8A8A8A8A8A8A8A8A8888888886440",
      INIT_75 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_76 => X"7777777776767676777676767656765656565656525252525252525252527128",
      INIT_77 => X"7777777777777777777776777777777777777777777777777777777777777776",
      INIT_78 => X"7777777777777777777777777777777777777777777777777676777777777777",
      INIT_79 => X"DADADADADADADADADADADADADABAB6B6B6BAB671282D71767676767677777777",
      INIT_7A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7F => X"A8ACA8A8A88888888DB1D5DADADADADADADADADADADADADADADADADADADADADA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__17_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__17_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized19\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized19\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized19\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized19\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__29_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACA8",
      INIT_01 => X"4444444444444444444444444444444444444444446444646464646464646484",
      INIT_02 => X"4044444444444444444444444444444444444444444444444444444444444444",
      INIT_03 => X"76767676767672726D484444688888A8A8A8A8A8A8A8A8A8A888888888646440",
      INIT_04 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_05 => X"7777767676767676767676765656565656565652525252525252525252527128",
      INIT_06 => X"7777777777777777777776777777767777777777777777777777777777777777",
      INIT_07 => X"7777777777777777777777777777777777777777777777777676777777777777",
      INIT_08 => X"DADADADADADADADADADADADADABAB6B6BAB6B66D284D72767676767776777777",
      INIT_09 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0E => X"ACACA8A88888688CB1B5DADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0F => X"8888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACA8ACACAC",
      INIT_10 => X"4444444444444444444444444444444444444444446444646464646464646484",
      INIT_11 => X"4044444444444444444444444444444444444444444444444444444444444444",
      INIT_12 => X"76767676767676714D484444888888A8A8A8A8A8A8A8A8A8A888888888644440",
      INIT_13 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_14 => X"7776767776767676765656565656565656565652525252525252525252527128",
      INIT_15 => X"7777777777777777777776777777777777777777777777767777777677777777",
      INIT_16 => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_17 => X"DADADADADADADADADADADADADABAB6B6B6B6964D294D72767676767676767777",
      INIT_18 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_19 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1D => X"ACACA8888868888DB5D6DADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1E => X"88A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACAC",
      INIT_1F => X"4444444444444444444444444444444444444444446444646464646464646488",
      INIT_20 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_21 => X"76767676767672714D4444648888A8A8A8A8A8A8A8A8A8A8A888888888644440",
      INIT_22 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_23 => X"7777767676767656565656565656565656565252525252525252525252527128",
      INIT_24 => X"7777777777777777777776777776767777777777767676767777777777767777",
      INIT_25 => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_26 => X"DADADADADADADADADADADADADADAB6B6B6B6924D294D76967676767676777777",
      INIT_27 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_28 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_29 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2C => X"ACA8888868688DB1D6DADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2D => X"88A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACAC",
      INIT_2E => X"4444444444444444444444444444444444444444444464646464646464648488",
      INIT_2F => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_30 => X"7676767676767271484444688888A8A8A8A8A8A8A8A8A8A8A888888888644440",
      INIT_31 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_32 => X"7676767676565656565656565656565656565252525252525252525252527128",
      INIT_33 => X"7777777777777777777676777776767677777777767677777777777777777676",
      INIT_34 => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_35 => X"DADADADADADADADADADADADADAD6B6B6B6B6914D295176967676767676767777",
      INIT_36 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_37 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_38 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_39 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3B => X"A8A88868688CB1B5D6DADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3C => X"88A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8A8ACACACACACAC",
      INIT_3D => X"4444444444444444444444444444444444444444646464646464646464648488",
      INIT_3E => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_3F => X"767676767676726D484444688888A8A8A8A8A8A8A8A8A8A8A888888888644444",
      INIT_40 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_41 => X"76767656565656565656565656565652565252525252525252525252524E4D24",
      INIT_42 => X"7777777777777777777676777777777777777777767777777777777777777676",
      INIT_43 => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_44 => X"DADADADADADADADADADADADADAD6B6B6B6B671494D7296967676767676767677",
      INIT_45 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_46 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_47 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_48 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_49 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4A => X"A88888686C91B5B6DADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACACAC",
      INIT_4C => X"4444444444444444444444444444444444444444646464646464646464848888",
      INIT_4D => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_4E => X"767676767676716D4844446888A8A8A8A8A8A8A8A8A8A8A8A888888888644444",
      INIT_4F => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_50 => X"7656565656565656565656565656525252525252525252525252325252525128",
      INIT_51 => X"7777777777777777777777777777777777777677777777777777777777767676",
      INIT_52 => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_53 => X"DADADADADADADADADADADADADAD6B6B6BA966D494D7696767676767677767777",
      INIT_54 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_55 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_56 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_57 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_58 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_59 => X"888868686CB1B5DADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACA8ACACACAC",
      INIT_5B => X"4444444444444444444444644444444464644464646464646464646464848888",
      INIT_5C => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_5D => X"767676767676714D4444648888A8A8A8A8A8A8A8A8A8A8A8A888888888686444",
      INIT_5E => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_5F => X"5656565656565656565656565252525252525252525252525232325252527128",
      INIT_60 => X"7777777777777777777777777777777777777777777777777777777676767676",
      INIT_61 => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_62 => X"DADADADADADADADADADADADADAB6B6B6B6924D294D7296767676767676767777",
      INIT_63 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_64 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_65 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_66 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_67 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_68 => X"8868686C91B5DADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_69 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACACAC",
      INIT_6A => X"44444444444444444444446464444444646444644464646464646464648488A8",
      INIT_6B => X"4444404444444444444444444444444444444444444444444444444444444444",
      INIT_6C => X"767676767676714D4444688888A8A8A8A8A8A8A8A8A8A8A8A888888888886444",
      INIT_6D => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_6E => X"5656565656565656565652525252525252525252525252525252525252525128",
      INIT_6F => X"7777777777777777777777777777777777777777777777777776767676765656",
      INIT_70 => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_71 => X"DADADADADADADADADADADADAD6B6B6B6B6714D294D7696767676767676767677",
      INIT_72 => X"DADADADADADAD6DAD6D6D6D6DADADADAD6DADAD6DADADADADADADADADADADADA",
      INIT_73 => X"DADADADADADADADADADADABABABADADADADADADADADADADADADADADADADADADA",
      INIT_74 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_75 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_76 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_77 => X"8868688CB5D6DADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_78 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACACACACAC",
      INIT_79 => X"44444444444444444444444444444444646464644444646464646464848888A8",
      INIT_7A => X"4440404444444444444444444444444444444444444444444444444444444444",
      INIT_7B => X"767676767676714D4444688888A8A8A8A8A8A8A8A8A8A8A8A8A8A88888886444",
      INIT_7C => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_7D => X"56565656565656525252525252525252525252525252523232525252524D4D24",
      INIT_7E => X"7777777777777777777777777777777777777777777776767676767656565656",
      INIT_7F => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__29_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__29_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__18_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_01 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_02 => X"2828282828282828282848484848486D6D6D9191B5B6DADADADADADADADADADA",
      INIT_03 => X"77777777777777777B7B9B9B9B9B9A9B9B9B9B9B9B9A9A9A9A9A9A9676714D29",
      INIT_04 => X"7676767676767676767777777777777776767676767676767677777777777777",
      INIT_05 => X"5656565656565656565656565656565656565656565677767656565676767676",
      INIT_06 => X"979797979696979697979797979796969696969696969696969696969696966D",
      INIT_07 => X"9797979797979797979797979797979796969696969696969696969696969696",
      INIT_08 => X"9696969696969696979797979797979797979797979797979797979797979796",
      INIT_09 => X"BABABABABABABABABABABABABAB6B6B6B6BABAB6BAB6B6B6B6B6B6B6979797B7",
      INIT_0A => X"BABBBABABABBBBBBBABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_0B => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_0C => X"DADADADADADADADADADADADADADADADADADADADAB6B6B6B66D486DB6BABAB6BA",
      INIT_0D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_10 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_11 => X"4D4D4D4D6D6D6D6D6D6D6D6D6D4848484848486C8D91B5DADADADADADADADADA",
      INIT_12 => X"777777777B7B7B7B7B7B9B9B9B9B9B9B9B9B9B9B9B9A9A9A9A9A9A969672714D",
      INIT_13 => X"7676767676767676767777777777777776767676767676767777777777777777",
      INIT_14 => X"5656565656565656565656565656565656565656565677767656565676767676",
      INIT_15 => X"9797969696969696979797979796969696969696969696969696969696969648",
      INIT_16 => X"9797979797979797979797979797979797979797979797979696969696969697",
      INIT_17 => X"9796969696969696979797979797979797979797979797979797979797979797",
      INIT_18 => X"BABBBABABABABABABABABABABAB6B6B6B6B6B6B6B6B6B6B6B696969697979797",
      INIT_19 => X"BABABABABABABBBABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_1A => X"B6B6B6B6BAB6BABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_1B => X"DADADADADADADADADADADADADADADADADADADADAD6B6BAB66D486DB6BAB6BABA",
      INIT_1C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_20 => X"969696B6B6BAB6B6B6B6B6BAB695916D6D6C4848686DB1B6DADADADADADADADA",
      INIT_21 => X"777777777B7B7B7B7B9B9B9B9B9B9B9B9B9B9B9B9B9A9A9A9A9A9A9A9A969696",
      INIT_22 => X"7676767676767676777777777777777776767676767676767777777777777777",
      INIT_23 => X"5656565656565656565656565656565656565656565676767656567676767676",
      INIT_24 => X"979797979797979796969696969696969696969696969696969696969696964D",
      INIT_25 => X"9797979797979797969797979797979796969696969696969696969696979797",
      INIT_26 => X"9797969696969696979797979797979797979797979797979797979797979797",
      INIT_27 => X"BBBBBBBBBABABABABABABAB6B6B6B6B696969696969696969696969697979797",
      INIT_28 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_29 => X"BAB6B6B6BABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_2A => X"DADADADADADADADADADADADADADADADADADADAD6D6B6BAB66D486D96BAB6B6BA",
      INIT_2B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2F => X"BABABABABABABABABADADADADADAB6B6B5916D68486C91B6DADADADADADADADA",
      INIT_30 => X"7B7B7B7B7B7B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9A9A9A9A9A9A9ABBBBBABABA",
      INIT_31 => X"767676767676767677777777777777767676767676767677777777777777777B",
      INIT_32 => X"5656565656565656565656565656565656565656567676765656567676767676",
      INIT_33 => X"9797979797979797969696969696969696969696969696969696969696969648",
      INIT_34 => X"9797979797979797969696969696979796969696969696969696969797979797",
      INIT_35 => X"9696969696969696969797979797979797979797979797979797979797979797",
      INIT_36 => X"BBBBBBBBBABABABABAB7B6B6B6B6B6B6969696969696969696969696B7979797",
      INIT_37 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_38 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_39 => X"DADADADADADADADADADADADADADADADADADADADAD6D6BAB66D486D96B6B6B6B6",
      INIT_3A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3C => X"DADADADADADADAB6B6B6B6B6B6DADADADADADADADADADADADADADADADADADADA",
      INIT_3D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3E => X"BABABABABABABABABADADADADADADAB6B5916C48486C91B6DADADADADADADADA",
      INIT_3F => X"7B7B777B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9A9A9A9A9A9A9ABBBBBBBABABA",
      INIT_40 => X"767676767676767677777777777777767676767677767677777777777777777B",
      INIT_41 => X"5656565656565656565656565656565656565656767676765656767676767676",
      INIT_42 => X"979797979797979796969696969696969696969696969696969696969696964D",
      INIT_43 => X"9797979797979797969696969696979796969696969696969696969797979797",
      INIT_44 => X"9696969696969696969797979797979797979797979797979797979797979797",
      INIT_45 => X"B6B7B7B6BBBBBABBB6B6B6B6B6B6969696969696969696969696969697979797",
      INIT_46 => X"BBBABABABABABABABABABABABABABABABABBBABBBABBBABBBABBBABBBABBBABB",
      INIT_47 => X"B6BAB6B6B6BAB6BABABABABABABABABABABABABABABABABABABBBABBBBBBBBBA",
      INIT_48 => X"DADADADADADADADADADADADADADADADADADADAD6DABABAB66D486D96B6B6B6BA",
      INIT_49 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4B => X"DADADADADADADAB6B6B6B6B6B6B6DADADADADADADADADADADADADADADADADADA",
      INIT_4C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4D => X"BABABABABABABABABABADADADAB6B6918D6D68486C91B5B6DADADADADADADADA",
      INIT_4E => X"777777777B7B7B7B9B9B9B9B9B9B9B9B9B9A9A9A9A9A9A9A9A9ABABBBABABABA",
      INIT_4F => X"7676767676767676777776777776767676767676777777777777777777777777",
      INIT_50 => X"5656565656565656565656565656565656565656767676767676767676767676",
      INIT_51 => X"9797979797979797969696969696969696969696969696969696969696969648",
      INIT_52 => X"9797979797979797969696969796979796969696969696969696979797979797",
      INIT_53 => X"9797969696969696969797979797979797979797979797979797979797979797",
      INIT_54 => X"B7B7B7B7BBBBBBB7B6B796B6B6B796B696969696969696969696969696979797",
      INIT_55 => X"BBBABABABABABABABABABABABABABABABABBBBBBB6B6B6B6B6B7B6B7B6B7B6B7",
      INIT_56 => X"B6B6B6B6B6BAB6B6BABABABABABABABABABABABABABABABABABBBABBBABBBABA",
      INIT_57 => X"DADADADADADADADADADADADADADADADADADADADADAB6BAB66D486DB6B6B6B6B6",
      INIT_58 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_59 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5A => X"DADADADADADADADAB6B6B6B6B6B6B6D6DADADADADADADADADADADADADADADADA",
      INIT_5B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5C => X"BABABABABABABABADADADABAB691916C6D6D6D91B1B6B6DADADADADADADADADA",
      INIT_5D => X"7777777777777B779B9B9B9B9B9B9B9B9A9A9A9A9A9A9A9A9ABABABABABABABA",
      INIT_5E => X"7676767676767676767776767676767676767776777676767777777777777777",
      INIT_5F => X"5656565656565656565656565656565656565656767676767676767676767676",
      INIT_60 => X"979797979797979796969696969696969696969696969696969696969696964D",
      INIT_61 => X"9797979797979797969696969696969697979797979696969796979797979797",
      INIT_62 => X"9797969796979696969696969696969696969696969696969797979797979797",
      INIT_63 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B796969696969696969696969696969797",
      INIT_64 => X"BABABBBBBABBBABABABABABABABABABABBBBBBB6B6B6B6B6B7B7B7B7B7B7B7B7",
      INIT_65 => X"BAB6BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_66 => X"DADADADADADADADADADADADADADADADADADADADADAB6B6B66D4971B6B6B6B6B6",
      INIT_67 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_68 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_69 => X"DADADADADADADADADAB6B6B6B6B6B6B6B6B6D6D6D6D6DADADADADADADADADADA",
      INIT_6A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6B => X"BABABABABABADADADABAB695916D6C6C6D9191B5B6DADADADADADADADADADADA",
      INIT_6C => X"767677777676767797979B9B9B9B9A9A9A9A9A9A9A9A9A9ABABABABABABABABA",
      INIT_6D => X"7676767676767676767676767676777777777676767676767677777777777777",
      INIT_6E => X"5656565656565656565656565656565656565676767676767676767676767676",
      INIT_6F => X"9797979797979797969696969696969696969696969696969696969696969648",
      INIT_70 => X"9797979797979797969696969696969697979797979796969797979797979797",
      INIT_71 => X"9797979797979797969696969696969696969696969696969797979797979797",
      INIT_72 => X"B7B7B7B7B7BBB797B7B7B7B7B7B7B7B796969696969696969696969696969797",
      INIT_73 => X"BABABBBBBBBBBBBABABABABABABABABABBBBBBB6B6B6B6B7B7B7B7B7B7B7B7B7",
      INIT_74 => X"BAB6BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_75 => X"DADADADADADADADADADADADADADADADADADADADAB6B6B6954D4D92B6B6B6B6B6",
      INIT_76 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_77 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_78 => X"DADADADADADADADADAD6B6B6B5B5B5B5B6B6B6B6D6D6D6D6DADADADADADADADA",
      INIT_79 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7A => X"BABABABABABABABAB691916D6C6C6D9191B5B6DADADADADADADADADADADADADA",
      INIT_7B => X"76767676767676767676969B9B9B9A9A9A9A9A9A9A9A9A9ABABABABABABABABA",
      INIT_7C => X"7676767676767676767676767777777777777676767676767676767677777676",
      INIT_7D => X"5656565656565656565756565656565656565676767676767676767676767676",
      INIT_7E => X"979797979797969696969696969696969696969696969696969696969696966D",
      INIT_7F => X"9797979797979797969696969696969696969797979796969797979797979797",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__18_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__18_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized20\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized20\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized20\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized20\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__13_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DADADADADADADADADADADAB6B6B6B6B6966D2829517696767676767676767777",
      INIT_01 => X"B6B6B6B6B6B6B6B6B6B6B6B6D6D6D6B6D6D6B6D6B6D6D6D6D6D6D6D6DADADADA",
      INIT_02 => X"DADADADADADADADADADADADABADADADADADADADADADADADADAD6DADADADAD6B6",
      INIT_03 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_04 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_05 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_06 => X"68688C91B5DADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_07 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACACACACAC8C",
      INIT_08 => X"444444444444444444444444444444446464646444446464646464648488A8A8",
      INIT_09 => X"4440404444444444444444444444444444444444444444444444444444444444",
      INIT_0A => X"76767676767671484444688888A8A8A8A8A8A8A8A8A8A8A8A8A8A88888886464",
      INIT_0B => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_0C => X"56565656565252525252525252525252525252525252523232325252524E4D28",
      INIT_0D => X"7777777777777777777777777777777777777777767676767676565656565656",
      INIT_0E => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_0F => X"DADADADADADADADADADABAB6B6B6B6B6966D294D727676767676767676767777",
      INIT_10 => X"B5B5B5B5B5B5B6B6B6B6B6B6B5B5B6B6B6B6B6B6B6B6B6B6B6B6B6B6D6DADADA",
      INIT_11 => X"DADADADADADADADADADADADADADADADADADADADABABABAB6B6B6B6B6B6B6B5B5",
      INIT_12 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_13 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_14 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_15 => X"68688DB5D6DADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_16 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACACACACACAC88",
      INIT_17 => X"444444444444444444444444444444444444444444446464646464648888A8A8",
      INIT_18 => X"6440404040404444444444444444444444444444444444444444444444444444",
      INIT_19 => X"76767676767271484444688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888888864",
      INIT_1A => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_1B => X"5656565652525252525252525252525252525252525232323232525252527128",
      INIT_1C => X"7777777777777777777777777777777777767676767676765656565656565656",
      INIT_1D => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_1E => X"DADADADADADADADADAB6B6B6B6B6B6B6914D294D727676767676767676767677",
      INIT_1F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6B6B6B6B6B6B6DADADA",
      INIT_20 => X"DADADADADADADADADADADADADADAD6B6B6B6B6B6B6B6B6B6B5B5B5B5B5B5B5B5",
      INIT_21 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_22 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_23 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_24 => X"688D91B5D6DADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_25 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACACACACAC8C88",
      INIT_26 => X"444444444444444444444444444444444444444444444464646464648488A8AC",
      INIT_27 => X"6444404040404044444444444444444444444444444444444444444444444444",
      INIT_28 => X"7676767676726D484468888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888888864",
      INIT_29 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_2A => X"56565652525252525252525252525252525252525252323232323252524E4D28",
      INIT_2B => X"7777777777777777777777777777777776767676767656565656565656565656",
      INIT_2C => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_2D => X"B6BADADADADADADAD6B6B6B6B6B6B6B67149294D767697767676767676767677",
      INIT_2E => X"B5B5B5B1B1B1B1B1B1B1B1B1919191919191B1B1B5B5B5B5B5B5B5B5B6B6B6D6",
      INIT_2F => X"DADADADADADAB6B6DADADAB6B6B6B6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_30 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_31 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_32 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_33 => X"8891B5D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_34 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACACACACAC8868",
      INIT_35 => X"444444444444444444444444444444444444444444444464646464848888A8A8",
      INIT_36 => X"6464444440404044444444444444444444444444444444444444444444444444",
      INIT_37 => X"7676767676716D4844688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888",
      INIT_38 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_39 => X"56565252525252525252525252525252525252525252323232323232524D4D04",
      INIT_3A => X"7777777777777777777777777777777776767676765656565656565656565656",
      INIT_3B => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_3C => X"B6B6DADADADADADAD6B6B6B6B6B6B6916D494D72767676767776767676767777",
      INIT_3D => X"9191918D8D8D8D8D6D6D6D6C6C6C6C6C6C6C6D6D8D919191B1B5B5B5B5B6B6B6",
      INIT_3E => X"DADADAD6B6B6B6B6B6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1B19191",
      INIT_3F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_40 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_41 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_42 => X"8DB1D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_43 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8A8A8ACACACACACACACACACACACAC8C8868",
      INIT_44 => X"444444444444444444444444444444444444444444444464646464848488A8A8",
      INIT_45 => X"8868646444444444444444444444444444444444444444444444444444444444",
      INIT_46 => X"7676767676714D4844688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888",
      INIT_47 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_48 => X"56565252525252525252525252525252525252525252323232323232524D4D28",
      INIT_49 => X"7777777777777777777777777777777676767676565656565656565656565656",
      INIT_4A => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_4B => X"D6DAD6B6DADADADADAB6B6B6B6B695714D294D72767676767776767676767677",
      INIT_4C => X"484848484848484848484848484848484448484848486C6D8D91919191B5B5B6",
      INIT_4D => X"D6D6D6D6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1B1B19191919191918D8D6C68",
      INIT_4E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_50 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_51 => X"91B6D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_52 => X"A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACACACACACACACACAC888868",
      INIT_53 => X"404444444444444444444444444444404044404040404464646464848888A8A8",
      INIT_54 => X"8888686464646444444044444444444044444444444444444444444444404040",
      INIT_55 => X"7676767676714D4844688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888",
      INIT_56 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_57 => X"5252525252525252525252525252525252525252523232323232323252525128",
      INIT_58 => X"7777777777777777777777777777767676767676565656565656565656565656",
      INIT_59 => X"7777777777777777777777777777777777777677777777777777777777777777",
      INIT_5A => X"B5B6B6D6DADADAD6B6B6B6B6B6B6916D494D7276767676767676767777777777",
      INIT_5B => X"44444444444444444444444444444444484848484844484848486C6C6D8D91B1",
      INIT_5C => X"D6D6D6D5B5B5B5B5B5B5B5B5B1B1B1B1B1919191918D6C6C6868484848484844",
      INIT_5D => X"DADADADADADADADADADADADADADADADADADADADADADADADAD6D6D6D6D6D6D6B6",
      INIT_5E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_60 => X"B1D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_61 => X"A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACACACACACACACAC8C88688C",
      INIT_62 => X"4040404440404040404044444440404040444444446464646484888888A8A8A8",
      INIT_63 => X"8888888888886464644444444444404040404040404040404040404440404040",
      INIT_64 => X"7676767676714D4444688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_65 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_66 => X"5252525252525252525252525252525252525232323232323232323252524D28",
      INIT_67 => X"7777777777777777777777777776767676767656565656565656565656565252",
      INIT_68 => X"7777777777777777777777777777777777777677777777777777777777777777",
      INIT_69 => X"8D91B1B5B6B6B6B6B6B6B6B6B695714D4D4D7676767777777777777777777777",
      INIT_6A => X"484848486868686C6C6C6C6C6C6C6C6C6C6C6C68484848484848484848486C6D",
      INIT_6B => X"D5D5D5B5B5B5B5B5B5B5B5B1B19191918D6C6C68484844444444444444444448",
      INIT_6C => X"DADADADADADADADADADADADADADADADADADADADADADAD6D6D6D6D6D6D6D6D6B6",
      INIT_6D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6F => X"D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_70 => X"A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACACACACACACACACAC8868688D",
      INIT_71 => X"4040404040404040404044444444444464646464686888888888A8A8A8A8A8A8",
      INIT_72 => X"A8A8888888888888886464646464444444444444444040404040404040404040",
      INIT_73 => X"7676767676714D2444688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_74 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_75 => X"52525252525252525252525252525252525252323232323232323232324D4D24",
      INIT_76 => X"7777777777777777777777777676767676765656565656565656565652565252",
      INIT_77 => X"7777777777777777777777777777777777767677777777777777777777777777",
      INIT_78 => X"486C8D91B5B5B6B6B6B6B6B695916D4D4D727696767777777777777777777777",
      INIT_79 => X"8D9191B1B1B1B5B5B5B5B5B5B5B5B5B5B5B5B19191916D6C6868484848484848",
      INIT_7A => X"B5B5B5B5B5B5B1B1919191918D6C6C684844444444444448484848686C6C6C6D",
      INIT_7B => X"DADADADADADADADADADADADADADADADADADADADAD6D6D6B6B6B6B6B6B6B5B5B5",
      INIT_7C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7E => X"D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7F => X"A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACACACACACACACAC8C88688CB1",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__13_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__13_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized21\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized21\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized21\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized21\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__25_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"444444646464646464646464646464648888888888888888A8A8A8ACA8A8A8A8",
      INIT_01 => X"A8A8A8A8A8A8A888888888888888686464646464646464646444444444444444",
      INIT_02 => X"7676767676724D2444688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_03 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_04 => X"52525252525252525252525252525252525252323232323232323232524D4D28",
      INIT_05 => X"7777777777777777777777767676767676565656565656565652525252525252",
      INIT_06 => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_07 => X"4848486C91B5B6B6B6B6B6B691714D4D51727696767776777777777777777777",
      INIT_08 => X"B5B6B6D6D6B6D6D6D6D6D6D6B6B6B6B6B6D6D6B6B6B6B5B191916D6C68684848",
      INIT_09 => X"B1B1B1B1B1B1918D8C6C6C684848484848484848686C6C6D6D919191B1B5B5B5",
      INIT_0A => X"DADADADADADADADADADADADADADADADADADAD6D6D6B6B6B5B5B5B5B5B5B5B5B5",
      INIT_0B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAB6",
      INIT_0D => X"D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8ACACACACACACACACACAC8C68688CB5",
      INIT_0F => X"646464888888888888888888888888888888888888888888A8A8A8A8A8A8A8A8",
      INIT_10 => X"A8A8A8A8A8A8A8A8A8A8A88888A8888888888888888888888888888864888888",
      INIT_11 => X"7676767676724D4844688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_12 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_13 => X"5252525252525252525252525252525252525232323232323232323252525128",
      INIT_14 => X"7777777777777777777776767676767676565656565656525252525252525252",
      INIT_15 => X"7777777777777777777777777777777776767677777777777777777777777777",
      INIT_16 => X"484848486D91B5B6B6B59191714D4D4D72769676767676767777777777777777",
      INIT_17 => X"B6DADADADADADADADADADADADADADAB6B6B6B6B6D6D6B6B6B6B6B5B191916D68",
      INIT_18 => X"9191918D8C6C686848484848484848686C8D919191B5B5B5B5B6B6B6DADADADA",
      INIT_19 => X"DADADADADADADADADADADADAD6D6D6B6B6B6B6B6B6B5B5B5B5B5B5B5B5B5B1B1",
      INIT_1A => X"B6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADABAB5",
      INIT_1C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1D => X"A8A8A8A8A8A8A8A8A8A8A8ACA8A8A8ACACACACACACACACACACACAC8C686891D5",
      INIT_1E => X"888888888888888888A8A8A888A8A88888A8A8A888888888A8A8ACA8ACA8A8A8",
      INIT_1F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888888888888888888888",
      INIT_20 => X"7676767676726D484468888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_21 => X"7676767676767676777777767676767676767676767676767676767676767676",
      INIT_22 => X"5252525252525252525252525252525252525232323232323232323252525128",
      INIT_23 => X"7777777777777777777776767676767656565656565252525252525252525252",
      INIT_24 => X"7777777777777777777777777777777776767677777777777777777777777777",
      INIT_25 => X"8D6D4848486D918D6D6D6D6D4D4D4D5176769676767676767676777777777777",
      INIT_26 => X"DADADADADADADADADADADADADADADADADADADAD6D6DAD6D6D6D6D6B6B6B5B191",
      INIT_27 => X"6C6C6868484848484848686C6C9191B1B5B5B6B6B6D6D6DADADADADADADADADA",
      INIT_28 => X"DADADADADADADADAD6D6D6D6D6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B1B1B19191",
      INIT_29 => X"B6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAB5B5",
      INIT_2B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2C => X"A8A8A8A8A8A8A8A8A8ACACACA8ACACACACACACACACACACACACAC8C88688CB1D6",
      INIT_2D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888A8A8ACACA8A8A8A8",
      INIT_2E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888A8A8A8A8A888A8A8A8A8",
      INIT_2F => X"7676767676726D48446868888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_30 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_31 => X"52525252525252525252525252525252525232323232323232323232324D4D24",
      INIT_32 => X"7777777777777777777676767676565656565656525252525252525252525252",
      INIT_33 => X"7777777777777777777777777777777776767677777777777777777777777777",
      INIT_34 => X"91916D4848484848484848494D4D717276969676767676767676777777777777",
      INIT_35 => X"DADADADADADADADABADADADADADADADADADADADAD6DAD6D6D6D6D6B6B6B6B6B5",
      INIT_36 => X"48484848484848686C6D9191B5B5B6B6DAD6D6D6DADADADADADADADADADADADA",
      INIT_37 => X"DADAD6D6D6D6D6D6D6D6D6D6B6B6B5B5B5B5B5B5B5B5B5B1B1B1B1918D6C6C68",
      INIT_38 => X"91B5DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_39 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADAB6B59191",
      INIT_3A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3B => X"A8A8A8A8A8A8A8ACA8ACACACACACACACACACACACACACACACACAC8868688DB5DA",
      INIT_3C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888888888A8A8A8A8A8A8A8A8",
      INIT_3D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_3E => X"767676767676714944446868888888888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_3F => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_40 => X"52525252525252525252525252525252523232323232323232323232524E4D28",
      INIT_41 => X"7777777777777777777676767676765656565652525252525252525252525252",
      INIT_42 => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_43 => X"B6B56D4824484848482828494D72769676967676767676767676777777777777",
      INIT_44 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADAD6B6D6D6B6",
      INIT_45 => X"444848686C8D9191B5B5B6B6D6D6DADADADADADADADADADADADADADADADADADA",
      INIT_46 => X"DAD6D6D6D6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B191919191916D6C6848484844",
      INIT_47 => X"91B5B5D6D6DADAD6D6DADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_48 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADAB5B5916D",
      INIT_49 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4A => X"A8A8A8A8A8A8ACACA8A8ACACACACACACACACACACACACACACACAC8C8888B1D6DA",
      INIT_4B => X"A8A8A8A8A8A8A8A8A888888888888888888888646464848488A8A8A8A8A8A8A8",
      INIT_4C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888A8A8A8A8A888A8A888A8",
      INIT_4D => X"767676767676714D48484444446468688888888888888888A8A8A8A8A8A8A8A8",
      INIT_4E => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_4F => X"52525252525252525252525252525252323232323232323232323232524E4D28",
      INIT_50 => X"7777777777777777777676765656565656565252525252525252525252525252",
      INIT_51 => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_52 => X"B6B6914828484D4D4D4D4D4D7276969696767676767676767676777777777777",
      INIT_53 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADAB6B6B6B6B6",
      INIT_54 => X"6C6C9191B5B5B5B6B6B6DADADADADADADADADADADADADADADADADADADADADADA",
      INIT_55 => X"B6B6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B19191918D6C6C6848484848484848",
      INIT_56 => X"8D91B5B6D6D6D6B6B6D6DADADADADADADADADADADADADADADADADAD6D6D6B6B6",
      INIT_57 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADAB6B5916D",
      INIT_58 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_59 => X"A8A8A8A8A8A8ACACA8A8ACACACACACACACACACACACACACACACAC88688CB1DADA",
      INIT_5A => X"A8A8A888A8A88888888888888868646464646464646464848888A8A8A8A8A8A8",
      INIT_5B => X"88A8A8888888A8A8A8A8A8A88888888888A8A8A88888A88888A8A888A8A888A8",
      INIT_5C => X"76767676767672514D4948484444444464686888888888888888888888888888",
      INIT_5D => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_5E => X"52525252525252525252525252525252323232323232323232323232524E4D28",
      INIT_5F => X"7777777777777676767676765656565656565252525252525252525252525252",
      INIT_60 => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_61 => X"B6B6916D484D7196969676769696969A96969696767676767677777777777777",
      INIT_62 => X"DADADADADADADADADABABABADADADADADADADADADADADADADADADADAB6B6B6B6",
      INIT_63 => X"B5B5B6D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_64 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B5918D6C6C684848484848486C6C6D91",
      INIT_65 => X"6C8D91B1B5B5D6B6B6B6B6B6D6D6D6B6D6D6D6D6D6D6D6D6D6D6B6B6B6B5B5B5",
      INIT_66 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADAB59191",
      INIT_67 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_68 => X"A8A8A8A8A8A8ACA8A8A8ACACACACACACACACACACACACACACACAC88688DD5DADA",
      INIT_69 => X"88888888888888846464646464646464646464646464848888A8A8A8A8A8A8A8",
      INIT_6A => X"888888888888888888A8A8888888888888888888888888888888888888888888",
      INIT_6B => X"767676767676767171716D6D6848484444446464646888888888888888888888",
      INIT_6C => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_6D => X"52525252525252525252525252525252323232323232323232323232524E4D28",
      INIT_6E => X"7777777777767676767656565656565656565252525252525252525252525252",
      INIT_6F => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_70 => X"B6B6956D486D96BA9A9A9A969A9A9A9A9A969A9A969676767777777777777777",
      INIT_71 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADAB6BABAB6",
      INIT_72 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_73 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B59191916D6C4848484848686C6C91B5B5B5B5",
      INIT_74 => X"6C6C8D91B1B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6B6D6D6D6D6B5B5B5B5B5B5",
      INIT_75 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADAB5B591",
      INIT_76 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_77 => X"A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACACACACACACAC8C8868B1D6DADA",
      INIT_78 => X"6464646464646464646464646464646464646484848888A8A8A8A8A8A8A8A8A8",
      INIT_79 => X"6868686888888888888888888888888888888888888888888888888864646464",
      INIT_7A => X"767676767696967696969692916D6D6848444444444444446464646868686868",
      INIT_7B => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_7C => X"52525252525252525252525252525252323232323232323232323232524E4D28",
      INIT_7D => X"7777777776767676767656565656565652565252525252525252525252525252",
      INIT_7E => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_7F => X"BABAB56D484D969A9A9A96969A9A9A969696969A9A9A9A9A9B9B767777777676",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__25_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__25_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized22\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized22\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized22\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized22\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__9_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADABABADAB6",
      INIT_01 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_02 => X"B5B5B5B5B5B5B5B5B5B5B5B191918D6C6C68484848686C6D91B5B5B5B6D6DADA",
      INIT_03 => X"8D6C6C6D9191B1B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_04 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6B5B1",
      INIT_05 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_06 => X"A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACACACACACACAC8C8868B1D6DADA",
      INIT_07 => X"64646440606464406464646464646484888888888888A8A8A8A8A8A8A8A8A8A8",
      INIT_08 => X"4444444444444444444444444444444444646464646464646464646464646464",
      INIT_09 => X"7676769696969A9696969696969671716D6D4948484844444444444444444444",
      INIT_0A => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_0B => X"52525252525252525252525252525252323232323232323232323232524E4D28",
      INIT_0C => X"7777777676767676765656565656525252525252525252525252525252525252",
      INIT_0D => X"77777777777777777777777777777777777777777777777777777B7B77777777",
      INIT_0E => X"B6BAB66D284D969A9A9696969696969696969A9A9B9B9B9B9B9A767777767677",
      INIT_0F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADABADADAB6",
      INIT_10 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_11 => X"B5B5B5B5B5B5B1B1B191918D6C6C68484848486C6D9191B5B6DADADADADADADA",
      INIT_12 => X"916C68686C8D91B1B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_13 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6B5B5",
      INIT_14 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_15 => X"A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACACACACACACAC8C6868B1DADADA",
      INIT_16 => X"646464646464646464848888888888888888A8ACA8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_17 => X"2424242424242424242444444444444444444444444040444444446464446464",
      INIT_18 => X"9696969696969A969696969A9696969696969291916D6D6D4848484848484424",
      INIT_19 => X"7676767676767676767676767676767676767676767676767676767676767696",
      INIT_1A => X"52525252525252525252525252525252323232323232323232323232524E4D28",
      INIT_1B => X"7777767676767676565656565652525252525252525252525252525252525252",
      INIT_1C => X"979797977777777777777777777777777777777777777B7B7777777777777777",
      INIT_1D => X"B6B6B66D284D96BA9A9696969696979B9A9B9B9B9B9B9B9B9B9B9B9777777797",
      INIT_1E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADABABABAB6",
      INIT_1F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_20 => X"B5B5B1B1B19191916D6C6C68484848686C6C6D91B5B5D6DADADADADADADADADA",
      INIT_21 => X"B18D6C4868686C8D91B1B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_22 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6B6",
      INIT_23 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_24 => X"A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACACACACACACAC8C688CB5DADADA",
      INIT_25 => X"8888888888888888888888A8A8A8A8A8A8ACACA8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_26 => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D6D6D6C6C68444444646464646464848488",
      INIT_27 => X"969696969A969A9696969A9A9A9A969696B6B6B6B6B6B6969696919191919171",
      INIT_28 => X"767676767676767676767676767676767676767676767676767A767676769696",
      INIT_29 => X"52525252525252525252525252523232323232323232323232323232524E4D28",
      INIT_2A => X"7676767676765656565652525252525252525252525252525252525252525252",
      INIT_2B => X"9B9B9B9B9B9B7B7B7B7B7B7B9B7B7B7B777777777B777B777777777777777777",
      INIT_2C => X"B6B6B66D284D96BA9A9A9A9A9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B779B7B9B",
      INIT_2D => X"DADADADADADADADADADADADADADABADADADADADADADADADADADADADABABABAB6",
      INIT_2E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2F => X"B191918D6C6C6C684848484848686C919191B5B6DADADADADADADADADADADADA",
      INIT_30 => X"B5916D6C6848686C8D91B1B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1B1",
      INIT_31 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6",
      INIT_32 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_33 => X"A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACACACACACACAC88688CD5DADADA",
      INIT_34 => X"888888888888A8A8A8A8A8A8A8A8A8ACA8A8ACA8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_35 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5B18D686468888888888888888888",
      INIT_36 => X"96969A9A9A969A9A9A9A9A969A9A9A9A9696BABABAB6BABABABABAB6BABAB6B6",
      INIT_37 => X"767676767676767676767676767676767676767676767676767676769A9A9A96",
      INIT_38 => X"52525252525252525252525252523232323232323232323232323232524E4D28",
      INIT_39 => X"7676767676565656565652525252525252525252525252525252525252525252",
      INIT_3A => X"9B9B9B9B9B9B9B9B9B9B7B7B7B7B77777B7B7B7B7B77777B7B77777777777776",
      INIT_3B => X"B6B6914D486D96BABA9A9A9A9A9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B9B",
      INIT_3C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADABABAB6B6",
      INIT_3D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3E => X"918D6C684848484848686C6D9191B5B5B6B6DADADADADADADADADADADADADADA",
      INIT_3F => X"B6B5918D6C684848486C8D9191B1B5B1B1B1B5B5B5B5B5B5B5B5B1B1B1919191",
      INIT_40 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAB6B6",
      INIT_41 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_42 => X"A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACACACACACAC8C88688DB5DADADA",
      INIT_43 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_44 => X"BABABABABABABABABABABABABABABABAB6D6D69168686888A8A8A8A8A8A8A8A8",
      INIT_45 => X"9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9ABABA9A9ABABABABABABABABABABA",
      INIT_46 => X"7676767676767676767676767676767676767676767676767676769A9A9A9A9A",
      INIT_47 => X"52525252525252525252323252323232323232323232323232323232524E4D28",
      INIT_48 => X"7676767656565656565652525252525252525252525252525252525252525252",
      INIT_49 => X"9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B7B7B7B7B9B7B7B7B7B7777777777767676",
      INIT_4A => X"B6B6914D487196BABA9A9A9A9A9A9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_4B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADABABAB6",
      INIT_4C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4D => X"4848484848486C6C8D9191B5B6D6D6DADADADADADADADADADADADADADADADADA",
      INIT_4E => X"DAD6B591916D6C484848686C6C9191919191919191B1B1B1919191916C6C6848",
      INIT_4F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6B6",
      INIT_50 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_51 => X"A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACACACACACAC8C886891D5DADADA",
      INIT_52 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_53 => X"BABABABABABABABABABABABABABABABAB6B6B58D68688888A8A8A8A8A8A8A8A8",
      INIT_54 => X"9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9ABABA9A9A9A9ABABA9A9A9A9A9A9A",
      INIT_55 => X"7676767676767676767676767676767676767676767676767676969A9A9A9A9A",
      INIT_56 => X"52525252525252525252323252323232323232323232323232323232524E4D28",
      INIT_57 => X"7676765656565652525252525252525252525252525252525252525252525252",
      INIT_58 => X"9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B9B9B7B9B9B7B7B7B777776767676767676",
      INIT_59 => X"B6B6914C487196BABABA9A9A9A9A9A9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_5A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADABAB6",
      INIT_5B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5C => X"48486C6C6D8D91B5B5B5B6D6DADADADADADADADADADADADADADADADADADADADA",
      INIT_5D => X"DAD6B6B5B591916C484848484868686C6C6C6C6C6C6C6C6C6C6C684848444448",
      INIT_5E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_60 => X"A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACACACACACAC8C8868B1D6DADADA",
      INIT_61 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_62 => X"BABABABABABABABABABABABABABABABAB6B6B56C64688888A8A8A8A8A8A8A8A8",
      INIT_63 => X"9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9ABABABA9ABABABABABABABABABABA",
      INIT_64 => X"7676567676767676767676767676767676767676767676767676767676969696",
      INIT_65 => X"52525252525252525252323252323232323232323232323232323232524E4D28",
      INIT_66 => X"7676565656565252525252525252525252525252525252525252525252525252",
      INIT_67 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B777776767676767676",
      INIT_68 => X"B6B691484C71BABABABA9A9A9A9A9A9B9B9B9B9B9B9A9B9B9B9B9B9B9B9B9B9B",
      INIT_69 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADABABAB6B6",
      INIT_6A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6B => X"8D91B1B5B5B6D6DADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6C => X"DADAD6D6B6B5B5916D6C4848444848484444444848484848484848484848686C",
      INIT_6D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6F => X"A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACACACACACAC8C6868B1D6DADADA",
      INIT_70 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_71 => X"BABABABABABABABABABABABABABABABAB6B6B16864688888A8A8A8A8A8A8A8A8",
      INIT_72 => X"9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9ABABABABABABABABABABABABABABA",
      INIT_73 => X"5656567676767676767676767676767676767676767676767676767676769696",
      INIT_74 => X"52525252525252525252323252323232323232323232323232323232524E4D28",
      INIT_75 => X"7676565656565252525252525252525252525252525252525252525252525252",
      INIT_76 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B77777776767676767676",
      INIT_77 => X"B6B56D484D96BABABABABABA9A9B9B9B9B9B9B9B9B9B9A9B9B9B9B9B9B9B9B9B",
      INIT_78 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADABABAB6B6",
      INIT_79 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7A => X"B5B5B6D6D6DADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7B => X"DADADADADAB6B6B5B591916D6C6848484848484848484848686C6C6D8D9191B1",
      INIT_7C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7E => X"A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACACACACACAC886868B1D6DADADA",
      INIT_7F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__9_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized23\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized23\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized23\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized23\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__35_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"BABABABABABABABABABABABABABABABAB6D6B168646888A8A8A8A8A8A8A8A8A8",
      INIT_01 => X"96969A9A9A9A9A9A9A9A9A9A9A9ABABABABABABABABABABABABABABABABABABA",
      INIT_02 => X"5656565656565676767676767676767676767676767676767676767676769696",
      INIT_03 => X"52525252525252525252323252323232323232323232323232323232524E4D28",
      INIT_04 => X"7656565652525252525252525252525252525252525252525252525252525252",
      INIT_05 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7777767776767676767676",
      INIT_06 => X"B6956D486D96BABABABABABABABA9B9B9B9B9B9B9B9B9B9A9A9A9A9A9B9B9B9B",
      INIT_07 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADABABAB6B6",
      INIT_08 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_09 => X"D6D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0A => X"DADADADADADADAB6B6B6B5B5B19191918D8D8D8D6D8D9191B1B1B5B5B6B6D6D6",
      INIT_0B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0D => X"A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACACACACACAC886868B1D6DADADA",
      INIT_0E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0F => X"BABABABABABABABABABABABABABABABAB6B58D68648888A8A8A8A8A8A8A8A8A8",
      INIT_10 => X"96969A9A9A9A9A9A9A9A9A9ABABABABABABABABABABABABABABABABABABABABA",
      INIT_11 => X"5656565656565656567656767676767676767676767676767676767676767696",
      INIT_12 => X"52525252525252525252323252323232323232323232323232323232524E4D28",
      INIT_13 => X"5656565652525252525252525252525252525252525252525252525252525252",
      INIT_14 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7776777777767676767676765656",
      INIT_15 => X"B6916D4871B6BABABABABABABABBBABBBB9B9B9B9B9B9B9B9B9B9A9A9B9B9B9B",
      INIT_16 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADAB6B6B6",
      INIT_17 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_18 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_19 => X"DADADADADADADADADADADADAD6D6D6B6B6B5B5B5B5B5D6D6B6D6DADADADAD6D6",
      INIT_1A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1C => X"A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACACACACACAC886868B1D6DADADA",
      INIT_1D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_1E => X"BABABABABABABABABABABABABABABADAD6B16C686888A8A8A8A8A8A8A8A8A8A8",
      INIT_1F => X"767696969A9A9A9A9A9A9A9ABABABABABBBBBBBBBBBABABABABABABABABABABA",
      INIT_20 => X"5656565656565656565656565676565676767676767676767676767676767676",
      INIT_21 => X"52525232525252525252323252323232323232323232323232323232524E4D28",
      INIT_22 => X"5656565252525252525252525252525252525252525252525252525252525252",
      INIT_23 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7677767676767676767656565656",
      INIT_24 => X"B6914C4C91B6BABABABABABABBBBBBBBBBBBBBBBBBBBBBBBBBBB9A9A9B9B9B9B",
      INIT_25 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADABAB6B6B6",
      INIT_26 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_27 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_28 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_29 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2B => X"A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACACACACACAC886868B1D6DADADA",
      INIT_2C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_2D => X"BABABABABABABABABABABABABABABADAB6B168686888ACA8A8A8A8A8A8A8A8A8",
      INIT_2E => X"767676969696969A9A9A9ABABABBBABABBBBBBBBBBBBBABABABABABABABABABB",
      INIT_2F => X"5656565656565656565656565656565676767676767676767676767676767676",
      INIT_30 => X"52525252525252525252323232323232323232323232323232323232524E4D28",
      INIT_31 => X"5656525252525252525252525252525252525252525252525252525252525252",
      INIT_32 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B777676767676767676765656565656",
      INIT_33 => X"B56D486D96BABABABABABABABBBBBBBBBBBBBBBBBBBBBABABABA9A9A9B9A9A9B",
      INIT_34 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADAB6B6B6",
      INIT_35 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_36 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_37 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_38 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_39 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3A => X"A8A8A8A8A8ACACA8A8A8A8A8A8ACACACACACACACACACACAC8C6868B1D6DADADA",
      INIT_3B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_3C => X"BABABABABABABABABABABABABABABAB6B58D68688888A8A8A8A8A8A8A8A8A8A8",
      INIT_3D => X"7676767696969696969A9A9A9A9ABABABABABBBBBABABABABABABABABABABABA",
      INIT_3E => X"5656565656565656565656565656565676767676767676767676767676767676",
      INIT_3F => X"52525252525252525252323232323232323232323232323232323232524E4D28",
      INIT_40 => X"5652525252525252525252525252525252525252525252525252525252525252",
      INIT_41 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9A7676767676767676767676565656565652",
      INIT_42 => X"916D6D91B6BABABABABABABABABABBBABBBBBBBBBBBBBABABABABA9A9B9B9A9B",
      INIT_43 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADAB6B6B6B6",
      INIT_44 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_45 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_46 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_47 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_48 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_49 => X"A8A8A8A8ACA8A8A8A8A8A8A8ACACACACACACACACACACACAC8C6868B1D6D6DAB6",
      INIT_4A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_4B => X"BABABABABADABADABABABABABABADAB6B18C686888A8A8A8A8A8A8A8A8A8A8A8",
      INIT_4C => X"767676767676767696969A9A9A9A9A9ABABABABABABABABABABABABABABABABB",
      INIT_4D => X"5656565656565656565656565656565656565656767676767676767676767676",
      INIT_4E => X"52525252525252525252323232323232323232323232323232323232524D4D28",
      INIT_4F => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_50 => X"9B9B9B9B9B9B9B9B9B9B9A9A9A9A767676767676767676765656565656565652",
      INIT_51 => X"716D6D92BABABABABABABABABABABABABABBBBBBBBBBBABABABABABABBBBBABB",
      INIT_52 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADAB6B6B6B6",
      INIT_53 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_54 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_55 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_56 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_57 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_58 => X"A8A8A8ACACA8A8A8A8A8A8A8ACACACACACACACACACACACAC8C6868B1D6D6DABA",
      INIT_59 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5A => X"BABADADADADADADABABABABABABADAB68D68688888A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5B => X"76767676767676767696969A9A9A9A9A9ABABABABABABABABABABABABBBBBBBB",
      INIT_5C => X"5656565656565656565656565656565656565656565656567676767676767676",
      INIT_5D => X"52525252525252525252323232323232323232323232323232323232524E4D28",
      INIT_5E => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_5F => X"BBBBBBBB9B9B9B9B9B9B9A9A9676767676767676765656565656565656525652",
      INIT_60 => X"6D6D91B6DADABABABABABABABABABABABABBBBBBBBBABABABABABABABBBBBABB",
      INIT_61 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADAB6B6B691",
      INIT_62 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_63 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_64 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_65 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_66 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_67 => X"A8A8A8ACACA8A8A8A8A8A8A8ACACACACACACACACACACACAC8C686891D6DADADA",
      INIT_68 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_69 => X"BADADADADADADADADABABADADADADAB58C68688888A8A8A8A8A8A8A8A8A8A8A8",
      INIT_6A => X"7676767676767676767676969696969A9A9ABABABABABABABABABABABBBBBBDB",
      INIT_6B => X"5656565656565656565656565656565656565656565656565656565656567676",
      INIT_6C => X"52525252525252525252323232323232323232323232323232323232324D4D28",
      INIT_6D => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_6E => X"BBBBBBBB9B9B9B9B9B9B9B9A9676767676767676565656565656565656525252",
      INIT_6F => X"6D6D91BADADABABABABABABABABABABABABABABABABABABABABABABABABABABB",
      INIT_70 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6B6B591",
      INIT_71 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_72 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_73 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_74 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_75 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_76 => X"A8A8A8A8A8A8ACA8A8A8ACA8ACACACACACACACACACACACAC8C686891D6DADADA",
      INIT_77 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_78 => X"BADADADADADADADADABADADADADADAB168686888A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_79 => X"5676767676767676767676767696969696969ABABBBBBBBBBBBBBABABBBBBADA",
      INIT_7A => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_7B => X"52525252525252525252323232323232323232323232323232323232324E4D28",
      INIT_7C => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_7D => X"BBBBBBBB9B9B9B9B9B9B9B9A9676767676765656565652525252525252525252",
      INIT_7E => X"6D91B6DADADADABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_7F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADAB6B6916D",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__35_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__35_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized24\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized24\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized24\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized24\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__47_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_01 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_02 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_03 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_04 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_05 => X"A8A8A8A8A8A8A8A8A8A8ACA8ACACACACACACACACACACACAC8C686891D6DADADA",
      INIT_06 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_07 => X"BADADADADADADADADADADADADADAB69168688888A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_08 => X"565656567676767676767676767696969696969A9BBBBBBBBBBBBBBBBBBBBABA",
      INIT_09 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_0A => X"52525252525252525252323232323232323232323232323232323232524D4D28",
      INIT_0B => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_0C => X"BBBBBBBBBB9B9B9A9B9696967676765656565656565652525252525252525252",
      INIT_0D => X"6D91BADADADADABABABABABABABABABABABABABABABABABABABABABABABABABB",
      INIT_0E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6B6B5916D",
      INIT_0F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_10 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_11 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_12 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_13 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_14 => X"A8A8A8A8A8A8A8A8A8ACACA8ACACACACACACACACACACACAC8C686891B5DADADA",
      INIT_15 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_16 => X"BABADADABABABADADADADADADADAB16C68688888A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_17 => X"565656565676767676767676767676769696969696969A9ABBBBBBBBBBBBBBBA",
      INIT_18 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_19 => X"52525252525252525252323232323232323232323232323232323232524D4D28",
      INIT_1A => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_1B => X"BBBBBB9B9B9B9A9A969676767676765656565656565252525252525252525252",
      INIT_1C => X"8DB6DADADADADABABABABABABABABABABABABABBBABABBBBBABBBBBBBBBBBBBB",
      INIT_1D => X"DADADADADADADADADADADADADADADADADADADADADADADADADAB6B6B6B6916D6D",
      INIT_1E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_20 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_21 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_22 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_23 => X"A8A8A8A8A8A8A8A8A8ACACA8ACACACACACACACACACACACAC8C68688DB5DADADA",
      INIT_24 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_25 => X"BABADADABABABADADADADADADAB59168688888A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_26 => X"5656565656567676767676767676767676767676969696969A9A9ABBBBBBBABA",
      INIT_27 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_28 => X"5252525252525252525252323232325232323232323232323232323252524D28",
      INIT_29 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_2A => X"BBBBBB9B9B9B9A96767676767676565656565656565252525252525252525252",
      INIT_2B => X"91B6DADADADADADABADABABABABABABABABABABBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_2C => X"DADADADADADADADADADADADADADADADADADADADADADADADADAB6B6B6B6916D6D",
      INIT_2D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_30 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_31 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_32 => X"A8A8A8A8A8A8A8A8A8A8ACA8ACACACACACACACACACACACAC8C68686CB5D6DADA",
      INIT_33 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_34 => X"BABABABABABABADADADADADAD6B58C68688888A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_35 => X"5656565656565656767676767676767676767676767696969696969A9A9ABABA",
      INIT_36 => X"5252565656565656565656565656565656565656565656565656565656565656",
      INIT_37 => X"5252525252525252525252323232323232323232323232323232323252524D28",
      INIT_38 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_39 => X"BB9B9A9A96967676767676767656565656565652525252525252525252525252",
      INIT_3A => X"B6DADADADADADADADADADADADADADABABABABABABABBBBBBBBBBBBBBBBBBBBBB",
      INIT_3B => X"DADADADADADADADADADADADADADADADADADADADADADADADADAB6B6B6916D6D6D",
      INIT_3C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_40 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_41 => X"A8A8A8A8A8A8A8A8A8A8ACA8ACACACACACACACACACACACAC8C886868B1B6DADA",
      INIT_42 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_43 => X"BABABABABABABADADADADADAD6B18C688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_44 => X"565656565656565656567676767676767676767676767676767696969A9A9ABA",
      INIT_45 => X"5252565656565656565656565656565656565656565656565656565656565656",
      INIT_46 => X"5252525252525252525252523232323232323232323232323232323252524D28",
      INIT_47 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_48 => X"9B9A9A9676767676767656565656565656525252525252525252525252525252",
      INIT_49 => X"B6DADADADADADADADADADADADADBBABBBABABABABABBBBBBBBBBBBBBBBBBBB9B",
      INIT_4A => X"DADADADADADADADADADADADADADADADADADADADADADADADADAB6B6B5916C6D91",
      INIT_4B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_50 => X"A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACACACAC8C886868B1D6DADA",
      INIT_51 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_52 => X"BABABABABABABADADADADADAB58D68688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_53 => X"5656565656565656565656565676767676767676767676767676767696969A9A",
      INIT_54 => X"5252565656565252525256565656565656565656565656565656565656565656",
      INIT_55 => X"5252525252525252525252523232323232323232323232323232323252524D28",
      INIT_56 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_57 => X"9A96767676767676767656565656565652525252525252525252525252525252",
      INIT_58 => X"DADADADADADADADADADADADADBDBDBDBBBBBBABABBBBBBBBBBBBBBBBBBBB9A9A",
      INIT_59 => X"DADADADADADADADADADADADADADADADADADADADADADADADADAB6B5916D6C6DB6",
      INIT_5A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5F => X"A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACACACACAC8C686891D5DADA",
      INIT_60 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_61 => X"9ABABABABABABADADADADAD6B16C686888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_62 => X"5656565656565656565656565656565656565676767676767676767676969696",
      INIT_63 => X"5252565656565252525652565656565656565656565656565656565656565656",
      INIT_64 => X"5252525252525252525252525232323232323232323232323232323252524D28",
      INIT_65 => X"5252525252525252525252525252525252525252523252525252525252525252",
      INIT_66 => X"7676767676767656565656565656565652525252525252525252525252525252",
      INIT_67 => X"DADADADADADADADADADADADBDBDBDBDBBBBBBBBABBBBBBBBBBBBBBBB9A9A9696",
      INIT_68 => X"DADADADADADADADADADADADADADADADADADABABADADADADAD6B6916D6D6D91B6",
      INIT_69 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6E => X"A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACA8ACACACACAC8C68688DB5DADA",
      INIT_6F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_70 => X"96969A9ABABABABADADADAB58D68686888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_71 => X"5656565656565656565656565656565656565656567676767676767676767696",
      INIT_72 => X"5656565656565252525252525256565656565656565656565656565656565656",
      INIT_73 => X"5252525252525252525252525232323232323232323232323232323252524D28",
      INIT_74 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_75 => X"7676767656565656565656565656565252525252525252525252525252525252",
      INIT_76 => X"DADADADADADADADADADADADABABABABABABABABABABBBBBBBBBB9B9A96969676",
      INIT_77 => X"DADADADADADADADADADADADADADADADADADABABADADADAB6B6B5916D6D91B6DA",
      INIT_78 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_79 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7D => X"A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACA8ACACACACAC8C88688CB1DADA",
      INIT_7E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_7F => X"769696969696BABABADAB5916868688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__47_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__47_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized25\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized25\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized25\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized25\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__32_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5656565656565656565656565656565656565656565676767676767676767676",
      INIT_01 => X"5252525656565252525252525252565656565656565656565656565656565656",
      INIT_02 => X"5252525252525252525252525252323252523232323232323232323252525128",
      INIT_03 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_04 => X"7676565652525256565252525652525252525252525252525252525252525252",
      INIT_05 => X"DADADADADADADABABABABABABABABABABABABABABABA9A9A9B9A969676767676",
      INIT_06 => X"DADADADADADADADADADADADADADADADADADADADADAB6B6B6B5916D6D6D96BADA",
      INIT_07 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_08 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_09 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0C => X"A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACA8ACACAC8C88688CB1D6DA",
      INIT_0D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0E => X"76767676969696B6BAB6B18C68646888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0F => X"5656565656565656565656565656565656565252565256565656767676767676",
      INIT_10 => X"5252525656565252525252525252525256565656565652565656565656565656",
      INIT_11 => X"5252525252525252525252525252323252523232323232323232323252525128",
      INIT_12 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_13 => X"5256565656525252525252525252525252525252525252525252525252525252",
      INIT_14 => X"DADADADABABABABABABABABABABABABA9A9A9A9A9A9A9A969696767676767676",
      INIT_15 => X"DADADADADADADADADADADADADADADADADADADADADAB6B5B5916D6D6D91B6DADA",
      INIT_16 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_17 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_18 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_19 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1B => X"A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACACACACACAC886868B1D6DA",
      INIT_1C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_1D => X"7676767676769696B6B6916C68648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_1E => X"5656525256565656565656565656565656565252525252525256567676767676",
      INIT_1F => X"5252525252565252525252525252525252525656565652525656565656565252",
      INIT_20 => X"3232323232323232323232323232323252523232323232323232323252525128",
      INIT_21 => X"5252525252525252525252525252525252525252525252525252525252523252",
      INIT_22 => X"5656565652525252525252525252525252525252525252525252525252525252",
      INIT_23 => X"DADABBBBBBBABABABABA9A9A9A9A9A9A96967676767676767676765252525656",
      INIT_24 => X"DADADADADADADADADADADADADADADABADADADADADAB6B591916D6D71B6BADADA",
      INIT_25 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_26 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_27 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_28 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_29 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACACAC886868B1D6DA",
      INIT_2B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_2C => X"767676767676769696916C68646888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_2D => X"5656525256565256565656565656565656565252525252525252527676767676",
      INIT_2E => X"5252525252525252525252525252525252525252565252565656565656565656",
      INIT_2F => X"3232323232323232323232323232323252525232323232323232323252525128",
      INIT_30 => X"5252525252525252525252525252525252525252525252525252525252523232",
      INIT_31 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_32 => X"BABABBBBBABA9A969A9A96969676767676767676767676565656525652525252",
      INIT_33 => X"DADADADADADADADADADADADADADADADADADADADAB6B6B5916D6D6D96BADABABA",
      INIT_34 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_35 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_36 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_37 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_38 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_39 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACAC8868688DB5DA",
      INIT_3A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_3B => X"7676767676767696916D6864648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_3C => X"5656565656565252565652565656525256565252525252525252525656567676",
      INIT_3D => X"5252525252525252525252525252525252525252565252565656565656565656",
      INIT_3E => X"3232323232323232323232323232323252525232323232323232323252525128",
      INIT_3F => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_40 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_41 => X"BABBBBBB9A969696969676767676767676767676765656565252525252525252",
      INIT_42 => X"DADADADADADADADADADADADADADABADADADADABAB6B5916D4D6D91B6BABABABA",
      INIT_43 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_44 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_45 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_46 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_47 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_48 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8ACACA8ACACACACAC8888688CB5DA",
      INIT_49 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_4A => X"76767676767672716D684864688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_4B => X"5656565656565252525652525656525252525252525252565252525252525656",
      INIT_4C => X"5252525652525656565652525656525252525252525252525656565656565656",
      INIT_4D => X"3232323232323232323232323232323252525232323232323232323252525128",
      INIT_4E => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_4F => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_50 => X"9A96969696967676767676767676767676767656565652525252525252525252",
      INIT_51 => X"DADADADADADADADADADADADADADABABADADADABAB591714D4D6D96BABABABA9A",
      INIT_52 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_53 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_54 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_55 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_56 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_57 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACA8A8ACACACAC8888686C91B5",
      INIT_58 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_59 => X"56567676767272716C4864688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5A => X"5656565652525252525252525252525252525252525252525252565656565256",
      INIT_5B => X"5252525252525252525252525656525252525252525252525656565656565656",
      INIT_5C => X"3232323232323232323232323232323252525252523232323232323252525128",
      INIT_5D => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_5E => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_5F => X"9696767676767676767676765656565656565656565252525252525252525252",
      INIT_60 => X"DADADADADADADADADADADADADADABABABAB6BAB695914D4D6D92B6BA9A9A9A96",
      INIT_61 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_62 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_63 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_64 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_65 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_66 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACA8A8888888688CB5",
      INIT_67 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_68 => X"525256767672716D4848688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_69 => X"5256565252525252525252525252525252525252525252525252525656525252",
      INIT_6A => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_6B => X"3232323232323232525252323232323252525252523232323232323252525128",
      INIT_6C => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_6D => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_6E => X"7676767676767676767676565656565656565652525252525252525252525252",
      INIT_6F => X"DADADADADADADADADADADADADADADABABAB6B5B5916D4D4D71969A9A96967676",
      INIT_70 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_71 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_72 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_73 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_74 => X"D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_75 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACA8A88C88688CB1",
      INIT_76 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_77 => X"5252525272714D484848688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_78 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_79 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_7A => X"5252525252525252525252523232323252525252523232323232323252525128",
      INIT_7B => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_7C => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_7D => X"7676767676767676565656565656565656565652525252525252525252525252",
      INIT_7E => X"DADADADADADADADADADADADADADADAB6B6B6B6916D4D496D7296969676767676",
      INIT_7F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__32_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__32_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized26\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized26\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized26\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized26\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__44_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_01 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_02 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_03 => X"B5D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_04 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACA8A88868688D",
      INIT_05 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_06 => X"52525252714D4D4848688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_07 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_08 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_09 => X"5252525252525252525252523232325252525252523232323232323252525128",
      INIT_0A => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_0B => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_0C => X"7676565676565656565656565656525256565652525252525252525252525252",
      INIT_0D => X"DADADADADADADADADADADADADADAB6B6B6B6916D6D494D717676767676767676",
      INIT_0E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_10 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_11 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_12 => X"B1B6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_13 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACAC8888688C",
      INIT_14 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_15 => X"525252514D4D484844688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_16 => X"5256525252525252525252525252525252525252525252525252525252525252",
      INIT_17 => X"5252525252525652525252525252525252525252525252525252525252525252",
      INIT_18 => X"5252525252525252525252525252525252525252523232323232323252525128",
      INIT_19 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_1A => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_1B => X"7676765656565656565656565252525256525252525252525252525252525252",
      INIT_1C => X"DADADADADADADADADADABABAB6BAB6B6B6B5916D494D4D727676767676767676",
      INIT_1D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_20 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_21 => X"91B5DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_22 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8ACACACACACACACAC88886868",
      INIT_23 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_24 => X"525251514D484844688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_25 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_26 => X"5252525252525252525252525252525252525252525252525656565656565656",
      INIT_27 => X"5252525252525252525252525252525252525252523232323232323252525128",
      INIT_28 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_29 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_2A => X"7676565656565656565656565256525252525252525252525252525252525252",
      INIT_2B => X"DADADADADADADADADADABABAB6B6B6B6B6916D49494D51727676767676565676",
      INIT_2C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_30 => X"8CB1D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_31 => X"A8A8A8A8A8A8A8A8A8ACA8A8A8A8A8A8A8A8A8ACACACACACACACACA888886868",
      INIT_32 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_33 => X"5251714D4C4844646888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_34 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_35 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_36 => X"5252525252525252525252525252525252525252523232323232323252525128",
      INIT_37 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_38 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_39 => X"5656565656525652525252525252525252525252525252525252525252525252",
      INIT_3A => X"DADADADADADADADABABABABABABAB6B6926D4D494D4D72767676765656565656",
      INIT_3B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3F => X"8C91B5D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_40 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACACACA8888868",
      INIT_41 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_42 => X"52714D4D484864688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_43 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_44 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_45 => X"5252525252525252525252525252525252525252523232323232323252525128",
      INIT_46 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_47 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_48 => X"5652565252525252525252525252525252525252525252525252525252525252",
      INIT_49 => X"DADADADADADADADABABABABABAB6B696914D494D4D7272767656565656565656",
      INIT_4A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4E => X"688CB1D5DADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACACA8AC888868",
      INIT_50 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_51 => X"72714D484844688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_52 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_53 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_54 => X"5252525252525252525252525252525252525252525252323232323252525128",
      INIT_55 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_56 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_57 => X"5656525652525252525252525252525252525252525252525252525252525252",
      INIT_58 => X"DADADADADADADADABABABABAB6B695916D484D4D517276767656565652525656",
      INIT_59 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5D => X"686891D5D6DADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACACACACACAC8888",
      INIT_5F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_60 => X"714D48484468888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_61 => X"5252525252525252525252525252525252525252525252525252525252525272",
      INIT_62 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_63 => X"5252525252525252525252525252525252525252525252323232323252525128",
      INIT_64 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_65 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_66 => X"5652525252525252525252525252525252525252525252525252525252525252",
      INIT_67 => X"DADADADADAD6D6D6B6BABAB6B695916D4D4D4D51725656565656565252525252",
      INIT_68 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_69 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6C => X"68688CB1B5DADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACACACACAC8888",
      INIT_6E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_6F => X"4D4D4844646888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_70 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_71 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_72 => X"5252525252525252525252525252525252525252525252523232325252525128",
      INIT_73 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_74 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_75 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_76 => X"DADADADADADAD6D6B6BAB6B595916D49484D5152765656565656525252525252",
      INIT_77 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_78 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_79 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7B => X"68686C91B5D6DADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACACACACAC8C",
      INIT_7D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_7E => X"4D4848446488A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_7F => X"5252525252525252525252525252525252525252525252525252525252525151",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__44_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__44_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized27\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized27\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized27\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized27\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__53_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2D32525252525252525252525252525252525252525252525252525252525252",
      INIT_01 => X"5252525252525252525252525252525252525252525252523232325252525128",
      INIT_02 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_03 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_04 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_05 => X"DADADAB6DADAD6D6B6B6B595916D49282D4D5152565656565252525252525252",
      INIT_06 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_07 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_08 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_09 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0A => X"8868688CB1B5DADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8ACACACACACACACACACAC",
      INIT_0C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0D => X"484844646888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0E => X"525252525252525252525252525252525252525252525252525252525251514D",
      INIT_0F => X"2D2D525252525252525252525252525252525252525252525252525252525252",
      INIT_10 => X"5252525252525252525252525252525252525252525252523232325252525128",
      INIT_11 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_12 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_13 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_14 => X"DADADAB6B6DAD6D6B6B5B5916D4928292D525256565652525252525252525252",
      INIT_15 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_16 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_17 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_18 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_19 => X"8888688C8DB1B6D6DADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8ACACACACACACACACACACAC",
      INIT_1B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_1C => X"4444688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_1D => X"5252525252525252525252525252525252525252525252525252525251514D48",
      INIT_1E => X"282D4D5252525252525252525252525252525252525252525252525252525252",
      INIT_1F => X"5252525252525252525252525252525252525252525252523232325252525128",
      INIT_20 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_21 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_22 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_23 => X"DABABADABAB5B6B6B5B5916D4929292D52525656565652525252525252525252",
      INIT_24 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADABA",
      INIT_25 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_26 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_27 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_28 => X"AC8868688CB1B5B6DADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_29 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACACAC",
      INIT_2A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_2B => X"4464888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_2C => X"52525252525252525252525252525252525252525252525252525252514D4D48",
      INIT_2D => X"48294D5252525252525252525252525252525252525252525252525252525252",
      INIT_2E => X"5252525252525252525252525252525252525252525252523232325252525128",
      INIT_2F => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_30 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_31 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_32 => X"DADADABABABAB5B5B5916D4949294D5152525252565252525252525252525252",
      INIT_33 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADABABA",
      INIT_34 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_35 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_36 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_37 => X"AC888868688CB1B5DADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_38 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACACAC",
      INIT_39 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_3A => X"44688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_3B => X"525252525252525252525252525252525252525252525252525252514D4D4844",
      INIT_3C => X"4D29294D52525252525252525252525252525252525252525252525252525252",
      INIT_3D => X"5252525252525252525252525252525252525252525252323232325252525128",
      INIT_3E => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_3F => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_40 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_41 => X"DADABABABAB6B5B5916D4949494D515252525252525252525252525252525252",
      INIT_42 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADABABABA",
      INIT_43 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_44 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_45 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_46 => X"ACAC888868688CB1B5B5DADADADADADADADADADADADADADADADADADADADADADA",
      INIT_47 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACA8ACAC",
      INIT_48 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_49 => X"688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_4A => X"5252525252525252525252525252525252525252525252525252514D4D484844",
      INIT_4B => X"6D49292D52525252525252525252525252525252525252525252525252525252",
      INIT_4C => X"5252525252525252525252525252525252525252525252523232325252525128",
      INIT_4D => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_4E => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_4F => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_50 => X"DADADABAB6B6B5916D4949494D52525252525252525252525252525252525252",
      INIT_51 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADABABABABA",
      INIT_52 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_53 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_54 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_55 => X"ACAC8C886868688DB1B5DADADADADADADADADADADADADADADADADADADADADADA",
      INIT_56 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACA8A8AC",
      INIT_57 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_58 => X"888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_59 => X"5252525252525252525252525252525252525252525252525252514D48484868",
      INIT_5A => X"714C28294D525252525252525252525252525252525252525252525252525252",
      INIT_5B => X"5252525252525252525252525252525252525252525252525232325252525128",
      INIT_5C => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_5D => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_5E => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_5F => X"DAB6BAB6B6B5916D4D49494D4E52525252525252525252525252525252525252",
      INIT_60 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADABABABABABA",
      INIT_61 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_62 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_63 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_64 => X"ACACAC8C8868686C8DB1B5DADADADADADADADADADADADADADADADADADADADADA",
      INIT_65 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8A8A8A8A8A8A8A8ACACACA8A8A8",
      INIT_66 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_67 => X"8888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_68 => X"52525252525252525252525252525252525252525252525252514D4948486868",
      INIT_69 => X"916D28282D515252525252525252525252525252525252525252525252525252",
      INIT_6A => X"5252525252525252525252525252525252525252525252523232325252525128",
      INIT_6B => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_6C => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_6D => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_6E => X"BAB6B6B6B5916D4D494D4D515252525252525252525252525252525252525252",
      INIT_6F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADAB6B6BAB6",
      INIT_70 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_71 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_72 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_73 => X"ACACAC8C888868686C91B5D6DADADADADADADADADADADADADADADADADADADADA",
      INIT_74 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACA8ACA8A8",
      INIT_75 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_76 => X"8888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_77 => X"525252525252525252525252525252525252525252525252514D4D4844486888",
      INIT_78 => X"91714928294D5252525252525252525252525252525252525252525252525252",
      INIT_79 => X"5252525252525252525252525252525252525252525252523232325252525128",
      INIT_7A => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_7B => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_7C => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_7D => X"B6B6B6B5916D4D49294D51525252525252525252525252525252525252525252",
      INIT_7E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6BABAB6",
      INIT_7F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__53_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__53_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized28\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized28\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized28\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized28\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__41_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_01 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_02 => X"A8A8ACAC88886868688CB1B5D6DADADADADADADADADADADADADADADADADADADA",
      INIT_03 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8A8A8A8ACA8A8ACACACACACA8",
      INIT_04 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_05 => X"88A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_06 => X"5252525252525252525252525252525252525252525252514D4D484844686888",
      INIT_07 => X"B5914D28294D5252525252525252525252525252525252525252525252525252",
      INIT_08 => X"5252525252525252525252525252525252525252525252523232525252525128",
      INIT_09 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_0A => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_0B => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_0C => X"B6B6B5916D4D29292D5152525252525252525252525252525252525252525252",
      INIT_0D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADABADABABA",
      INIT_0E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_10 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_11 => X"ACACA8ACA888886868688DB1B5DADADADADADADADADADADADADADADADADADADA",
      INIT_12 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACACA8ACACACA8ACA8",
      INIT_13 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_14 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_15 => X"52525252525252525252525252525252525252525252514D4D28444444688888",
      INIT_16 => X"B6916D48294D5252525252525252525252525252525252525252525252525252",
      INIT_17 => X"5252525252525252525252525252525252525252525252523232525252525128",
      INIT_18 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_19 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_1A => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_1B => X"B5B5916D4D29294D515252525252525252525252525252525252525252525252",
      INIT_1C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADABAB6B6",
      INIT_1D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_20 => X"A8A8A8A8A8A888886868688DB1B5DADADADADADADADADADADADADADADADADADA",
      INIT_21 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACACA8A8A8ACACACA8",
      INIT_22 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_23 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_24 => X"525252525252525252525252525252525252525252514D4D28244444688888A8",
      INIT_25 => X"B6B57149292D5252525252525252525252525252525252525252525252525252",
      INIT_26 => X"5252525252525252525252525252525252525252525252525252525252525128",
      INIT_27 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_28 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_29 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_2A => X"95916D4D29294D4D525252525252525252525252525252525252525252525252",
      INIT_2B => X"DADADADADADADADADADADADADADADADADADADADADABAB6B6DAD6D6B6B6B6B6B5",
      INIT_2C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2F => X"A8ACA8A8A8A88888886868688DB1B5DADADADADADADADADADADADADADADADADA",
      INIT_30 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_31 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_32 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_33 => X"5252525252525252525252525252525252525252524D4D2824244468688888A8",
      INIT_34 => X"B6B6914D29294E52525252525252525252525252525252525252525252525252",
      INIT_35 => X"5252525252525252525252525252525252525252525252525252525252525128",
      INIT_36 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_37 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_38 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_39 => X"916D4D28294D5152525252525252525252525252525252525252525252525252",
      INIT_3A => X"DADADADADADADADADADADADAD6DAB6B6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B591",
      INIT_3B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3E => X"ACACA8A8A8A8A888888868688C8DB1B6DADADADADADADADADADADADADADADADA",
      INIT_3F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8A8A8A8A8A8A8A8ACA8ACA8",
      INIT_40 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_41 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_42 => X"5252525252525252525252525252525252525252514D282424244468888888A8",
      INIT_43 => X"B6B6956D29294D52525252525252525252525252525252525252525252525252",
      INIT_44 => X"5252525252525252525252525252525252525252525252525252525252525128",
      INIT_45 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_46 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_47 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_48 => X"6D4C28292D515252525252525252525252525252525252525252525252525252",
      INIT_49 => X"DADADAD6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5B5B59191",
      INIT_4A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4D => X"ACACA8A8A8A8A8A88888886868688DB1B5D6DADADADADADADADADADADADADADA",
      INIT_4E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8A8A8A8ACACACACACA8ACAC",
      INIT_4F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_50 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_51 => X"52525252525252525252525252525252525252512D292424242444688888A8A8",
      INIT_52 => X"B5B695714D282D52525252525252525252525252525252525252525252525252",
      INIT_53 => X"5252525252525252525252525252525252525252525252525252525252525128",
      INIT_54 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_55 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_56 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_57 => X"4828282D4D525252525252525252525252525252525252525252525252525252",
      INIT_58 => X"D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B5B5B5B5B6B6B5B5B5B5B5B5B59191716D",
      INIT_59 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6",
      INIT_5A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5C => X"ACACACA8A8A8A8A8A888888868686C91B1B5D6DADADADADADADADADADADADADA",
      INIT_5D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8A8A8A8ACACACACACACACAC",
      INIT_5E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_60 => X"5252525252525252525252525252525252524D2D292824242444446888A8A8A8",
      INIT_61 => X"B5B5B5914D28294D525252525252525252525252525252525252525252525252",
      INIT_62 => X"5252525252525252525252525252525252525252525252525252525252525128",
      INIT_63 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_64 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_65 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_66 => X"48294D4D52525252525252525252525252525252525252525252525252525252",
      INIT_67 => X"B6B6B6B6B6B6B6B6B5B5B5B6B5B5B5B5B5B5B5B5B5B5B5B5B5B59191916D4D48",
      INIT_68 => X"DADADADADADADADADADADADAB6B6DAB6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_69 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6B => X"ACACACACA8A8A8A8A8A888886868688C91B1B5DADADADADADADADADADADADADA",
      INIT_6C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8A8A8A8ACACACACA8A8ACAC",
      INIT_6D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_6E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_6F => X"52525252525252525252525252525252524D2D2928242424244444648888A8A8",
      INIT_70 => X"B6B6B5916D49294D525252525252525252525252525252525252525252525252",
      INIT_71 => X"5252525252525252525252525252525252525252525252525252525252525128",
      INIT_72 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_73 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_74 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_75 => X"294D4D5252525252525252525252525252525252525252525252525252525252",
      INIT_76 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B59191916D4D4929",
      INIT_77 => X"DADADADADADADADABAB6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_78 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_79 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7A => X"ACACACACA8A8A8A8A8ACA888888868688C8DB1D5DADADADADADADADADADADADA",
      INIT_7B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8ACACACACA8A8ACAC",
      INIT_7C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_7D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_7E => X"525252525252525252525252525252524D2D292824042424244444646488A8A8",
      INIT_7F => X"B6B6B6B56D49292D525252525252525252525252525252525252525252525252",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__41_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__41_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized29\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized29\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized29\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized29\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__50_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5252525252525252525252525252525252525252525252525252525252525128",
      INIT_01 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_02 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_03 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_04 => X"4D4D525252525252525252525252525252525252525252525252525252525252",
      INIT_05 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B19191916D4929292D",
      INIT_06 => X"D6D6B6B6B6B6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_07 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6D6",
      INIT_08 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_09 => X"A8A8A8A8A8A8A8A8ACACACA8A8888868688C91B1B5DADADADADADADADADADADA",
      INIT_0A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACA8A8A8",
      INIT_0B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0D => X"525252525252525252525252525252512D2908042424242424244444648488A8",
      INIT_0E => X"B6B5B5B5914D294D4D5252525252525252525252525252525252525252525252",
      INIT_0F => X"5252525652525252525252525252525252525252525252525252525252525128",
      INIT_10 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_11 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_12 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_13 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_14 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B191916D6D4928292D4D",
      INIT_15 => X"B6B6B6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_16 => X"DADADADADADADADADADADADADADADADADADADADADAD6D6D6D6D6D6B6B6B6B6B6",
      INIT_17 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_18 => X"A8A8A8A8A8A8A8A8ACACACACA8A8888868688C91B1B5D6DADADADADADADADADA",
      INIT_19 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACACA8",
      INIT_1A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_1B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_1C => X"5252525252525252525252525251512D290804042424242424242444446488A8",
      INIT_1D => X"D6B5B5B6916D28294D5252525252525252525252525252525252525252525252",
      INIT_1E => X"5252525252525252525252525252525252525252525252525252525252525128",
      INIT_1F => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_20 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_21 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_22 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_23 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B191916D6D4948494D4D52",
      INIT_24 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_25 => X"DADADADADADADADADADADADAD6D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B6B5B5",
      INIT_26 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_27 => X"ACA8ACA8A8A8A8ACACACACACACA8A8888868688C8C91B5D6DADADADADADADADA",
      INIT_28 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACACA8",
      INIT_29 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_2A => X"88A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_2B => X"525252525252525252525252512D2D2908040424242424242424244444646888",
      INIT_2C => X"D6D5B5B5B56D48294D5252525252525252525252525252525252525252525252",
      INIT_2D => X"5252525252525252525252525252525252525252525232325252525252525128",
      INIT_2E => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_2F => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_30 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_31 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_32 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B191916D494949494D4D5252",
      INIT_33 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_34 => X"DADADADADADADADADADAD6D6D6B6B6B6B6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_35 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_36 => X"ACA8ACACA8ACA8ACACACACACACACACA8886868686C8CB1B5D6DADADADADADADA",
      INIT_37 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACACA8",
      INIT_38 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_39 => X"8888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_3A => X"5252525232525252525252514D2D292804042424242424242424242444446488",
      INIT_3B => X"D6D6B5B5B5914D292D5252525252525252525252525252525252525252525252",
      INIT_3C => X"5252525252525256565652525252525252525252525232325252525252525128",
      INIT_3D => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_3E => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_3F => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_40 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_41 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B191716D4D2929294D51727252",
      INIT_42 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_43 => X"DADADADAD6D6D6D6D6D6D6B6B6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_44 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_45 => X"A8A8A8A8A8ACA8ACACACACACA8ACACAC8888886868688C91B1B5D6D6DADADADA",
      INIT_46 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8A8ACACACACACACACACA8",
      INIT_47 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_48 => X"8888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_49 => X"52525232325252525252514D4D29282404042424242424242424242424444464",
      INIT_4A => X"B6B6B5B5B6914D282D4D52525252525252525252525252525252525252525252",
      INIT_4B => X"5252525252525252565252525252525252525252525232325252525252525128",
      INIT_4C => X"5252525252525252525252525252525252525652565256565656565656565652",
      INIT_4D => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_4E => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_4F => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_50 => X"B5B5B5B5B5B5B5B5B5B5B5B5B1B5B5B5B5B19191716D492929294D5272725252",
      INIT_51 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_52 => X"D6D6D6D6D6D6D6D6B6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_53 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6DADAD6",
      INIT_54 => X"A8A8A8A8A8A8A8ACACACACACACACACA8A88888886868688C91B1B5B5DADADAD6",
      INIT_55 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8A8A8A8ACACA8A8ACACACACACACACACA8",
      INIT_56 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_57 => X"648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_58 => X"525252525252525252514D4D2928242404242424242424242424242424244464",
      INIT_59 => X"BAB6B5B5B6957128294D52525252525252525252525252525252525252525252",
      INIT_5A => X"5252525252525252565252525252525252525252525232325252525252525128",
      INIT_5B => X"5252525252525252525252525252525256565656565656565656565656565652",
      INIT_5C => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_5D => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_5E => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_5F => X"B5B5B5B5B5B5B1B5B5B5B5B5B5B5B1B5B591916D494929294D4D525252525252",
      INIT_60 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_61 => X"D6D6D6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_62 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6D6D6D6D6",
      INIT_63 => X"A8A8A8A8A8A8A8A8A8A8ACACACACACA8ACA8888888686868688C91B5D6DADAD6",
      INIT_64 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACA8A8ACACACACACACACA8A8",
      INIT_65 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_66 => X"64848888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_67 => X"5252525252525252514D2D292804040424242424242424242424242424244444",
      INIT_68 => X"BABAB6B5B6B56D49294D52525252525252525252525252525252525252525252",
      INIT_69 => X"5252525652525252525252525252525252525252525232325252525252525128",
      INIT_6A => X"5252525252525252525252525252525256565656565656565656565656565656",
      INIT_6B => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_6C => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_6D => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_6E => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B191916D4D4949294D4D52725252525252",
      INIT_6F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_70 => X"B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_71 => X"DADADADADADADADADADADADADADADADADADADADADADADAD6D6D6D6B6B6B6B6B6",
      INIT_72 => X"A8A8ACA8A8ACA8A8A8A8ACACA8A8A8A8ACACAC8C8888686868686C91B5D5D6D6",
      INIT_73 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACA8A8ACACACACACACACA8A8",
      INIT_74 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_75 => X"44648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_76 => X"525252525252514D4D2D29240404040424242424242424242424242424244444",
      INIT_77 => X"BABAB6B6B6B69149294D52525252525252525252525252525252525252525252",
      INIT_78 => X"5652525252525252525252565252525252525252525252525252525252527128",
      INIT_79 => X"5252525252525252525252525252525656565656565656565656565656565656",
      INIT_7A => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_7B => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_7C => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_7D => X"B5B5B5B5B5B5B5B5B5B5B5B1B5B5B1916D6D494829294D4D5252525252525252",
      INIT_7E => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_7F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__50_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__50_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__30_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"9797979797979797969696969696969696969696969696969797979797979797",
      INIT_01 => X"BBB7979797979797B7B7B7B7B797969696969696969696969696969697979797",
      INIT_02 => X"BABABABABABABABABABABABABABABABABBBBBBB6B6B6B6B6B7B7B7B7B7B7B7B7",
      INIT_03 => X"BABABABABABABAB7B7B7B7B7B7B7B7BABABABABABABABABABABABABABABABABA",
      INIT_04 => X"DADADADADADADADADADADADADADADADADADADADAB6B6B6914D6D96B6B6B6B6B6",
      INIT_05 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_06 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_07 => X"DADADADADADADADADAD6B6B6B6B5B5B5B5B5B5B5B6B6D6D6D6D6D6DADADADADA",
      INIT_08 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_09 => X"BABABABABABAB6B6916D6D6C6D6D91B5B6DADADADADADADADADADADADADADADA",
      INIT_0A => X"76767676767676767676769A9A9A9A9A9A9A9A9A9A9A9A9ABABABABABABABABA",
      INIT_0B => X"7676767676767676767676767676777777777777777776767676767676767676",
      INIT_0C => X"5656565656565656565656565656565656565676767676767676767676767676",
      INIT_0D => X"9797979797979696969696969696969696969696969696969696969696969648",
      INIT_0E => X"9797979797979797969696969696969696969797979796979797979797979796",
      INIT_0F => X"9797979797979797969696969696969696969696969696969797979797979797",
      INIT_10 => X"B7B7979797979797B7B7B7B7B797969696969696969696969696969696969696",
      INIT_11 => X"BABABABABABABABABABABABABABABABAB6B6B6B6B6B6B6969697979797979797",
      INIT_12 => X"BABABABABABABAB6BAB7BAB7BABABABABABABABABABABABABABABABABABABABA",
      INIT_13 => X"DADADADADADADADADADADADADADADADADADADABAB6B6B6914D6DB6B6B6B6B6BA",
      INIT_14 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_15 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_16 => X"DADADADADADADADADADAD6B6B6B6B6B5B5B5B5B5B5B6B6B6B6D6D6D6DADADADA",
      INIT_17 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_18 => X"BABABAB6B695916D6D6D6D9191B5B6B6DADADADADADADADADADADADADADADADA",
      INIT_19 => X"767676767676767676767676769696969A9A9A9A9A9A9A9ABABABABABABABABA",
      INIT_1A => X"7676767676767676767676767676767777777777777776767676767676767676",
      INIT_1B => X"5656565656565656565656565656565656565676767676767676767676767676",
      INIT_1C => X"979797979797979796969696969696969696969696969696969696969696964D",
      INIT_1D => X"9797979797979797969696969696969697979797979796979797979797979796",
      INIT_1E => X"9797979796979797969696969696969696969696969696969797979797979797",
      INIT_1F => X"B7B7979797979797B7B7B7B7B796969696969696969696969696969696969696",
      INIT_20 => X"BABABABABABABABABABABABABABABAB7BBBBBBBBBBB6B6B7B7B7B7B7B7B7B7B7",
      INIT_21 => X"BABABAB6BABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_22 => X"DADADADADADADADADADADADADADADADADADADABAB6B6B6714D71B6BABABABABA",
      INIT_23 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_24 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_25 => X"DADADADADADADADADADAD6B6B6B6B5B5B5B5B5B5B5B5B5B5B6B6D6D6D6D6D6DA",
      INIT_26 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_27 => X"BABAB695916D6D6D6D9191B5B6B6DADADADADADADADADADADADADADADADADADA",
      INIT_28 => X"767676767676767676767676767696969A9A9A9A9A9A9A9A9A9ABABABABABABA",
      INIT_29 => X"7676767676767676767676767676767677777676777776767676767676767676",
      INIT_2A => X"5757575657565656565657565656565656565676767676767676767676767676",
      INIT_2B => X"9797979797979797969696969696969696969696969696969696969696969648",
      INIT_2C => X"9696969696969696969696969696969697979797979796969797979797979796",
      INIT_2D => X"9797979797979797969696969696969696969696969696969797979797979796",
      INIT_2E => X"9797979797979797B79797979696969696969696969696969696969696969696",
      INIT_2F => X"BABABABABABABABABABABABABABABAB7B6B6B6B6B6B6B6B79697979797979797",
      INIT_30 => X"BABABAB6BABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_31 => X"DADADADADADADADADADADADADADADADADABABAB6B6B6B66D4D71B6BABABABABA",
      INIT_32 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_33 => X"D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_34 => X"DADADADADADADADADADADAD6B6B6B5B5B5B5B5B5B5B5B5B5B5B6B6B6D6D6D6D6",
      INIT_35 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_36 => X"B69691716D6D6D8D91B5B6D6DADADADADADADADADADADADADADADADADADADADA",
      INIT_37 => X"767676767676767676767676767696969A9A9A9A9A9A9A9ABABABABABABABAB6",
      INIT_38 => X"7676767676767676767676767676767677777676767776767676767676767676",
      INIT_39 => X"5757575757575656565657565656565656565676767676767676767676767676",
      INIT_3A => X"969696969696969696969696969696969696969696969696969696969696964D",
      INIT_3B => X"9696969696969696969696969696969697979797979796969797979797979797",
      INIT_3C => X"9797979797979797969696969696969696969696969696969797979797979797",
      INIT_3D => X"9797979797979797B79796969696969696969696969696969696969696969696",
      INIT_3E => X"BABABABABABABABABABABABABABABABAB6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7",
      INIT_3F => X"BABAB6BABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_40 => X"DADADADADADADADADADADADADADADADADADAB6B6B6B6916D4D92B6BABABABABA",
      INIT_41 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_42 => X"D6D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_43 => X"DADADADADADADADADADADADAD6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B6B6B6D6D6",
      INIT_44 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_45 => X"716D6D6C6C7191B5B6B6D6DADADADADADADADADADADADADADADADADADADADADA",
      INIT_46 => X"767677767676767676967B777796969A9A9A9A9A9A9A9A9ABABABABABAB69696",
      INIT_47 => X"7676767676767676767676767676767676777676767676767676767676767676",
      INIT_48 => X"5757575757575757565656565656565656565676767676767676767676767676",
      INIT_49 => X"9696969696969696969696969696969696969696969696969696969696969648",
      INIT_4A => X"9696969696969696969696969696969697979797979796979797979696969797",
      INIT_4B => X"9797979797979797979696969696969696969696969696969797979797979797",
      INIT_4C => X"9797979796979697B79696969696969696969696969696969696969696969696",
      INIT_4D => X"BABABABABABABABABABABABABABABABABBBBB6B6B6B6B6B79697979797979797",
      INIT_4E => X"BABAB6B6BABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_4F => X"DADADADADADADADADADADADADADADADADADAB6B6B6B6914D6D96BABABABABABA",
      INIT_50 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_51 => X"B6B6D6D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_52 => X"DADADADADADADADADADADADADAD6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6B6B6",
      INIT_53 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_54 => X"6D6D6D9191B5B6DADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_55 => X"76767676767676769696969797969A9A9696969A9A9ABABABAB6B69696917171",
      INIT_56 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_57 => X"5757575756575757565656565656565656565676767676767676767676767676",
      INIT_58 => X"969696969696969696969696969696969696969696969696969696969696964D",
      INIT_59 => X"9797979797979797969696969696969696969696979796969797979696969696",
      INIT_5A => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_5B => X"B796969696969696979797979796969696969696969696969696969696969696",
      INIT_5C => X"BABABABABABABABABABABABABABABABABBBBB6B6B6B6B6B6B7B7B7B7B7B7B7B7",
      INIT_5D => X"BABABAB6BAB6BABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_5E => X"DADADADADADADADADADADADADADADADADADAB6B6B6B66D4D6D96BABAB6B6BABA",
      INIT_5F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_60 => X"B5B6D6D6D6DADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_61 => X"DADADADADADADADADADADADAD6D6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_62 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_63 => X"6D7191B5B6B6DADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_64 => X"7676767676767696969A9A9A96969A9A9A969A9A9ABABABAB6969691716D6D6D",
      INIT_65 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_66 => X"5657575756565656565656565656565656767676767676767676767676767676",
      INIT_67 => X"9696969696969696969696969696969696969696969696969696969696969648",
      INIT_68 => X"9797979797979797979696969696969696969696969696969796969696969696",
      INIT_69 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_6A => X"9696969696969696969696969696969696969696969696979696969696969697",
      INIT_6B => X"BABABABABABABABABABABABABABABABABBB6B6B6B6B6B6B79697979797979797",
      INIT_6C => X"BABABABAB6BABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_6D => X"DADADADADADADADADADADADADADADADADAD6B6B6B6916D4D71B6B6BAB6B6BABA",
      INIT_6E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6F => X"B5B6B6D6D6D6DADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_70 => X"D6D6D6D6D6D6DADADADADADAD6D6D6B5B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_71 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADABAD6",
      INIT_72 => X"91B5B6BADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_73 => X"767676767676769696969A9A9A969A969A9A9A9ABABABA969692716D6D6D6D71",
      INIT_74 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_75 => X"5757575757575757565656565656565656565676767676767676767676767676",
      INIT_76 => X"969696969696969696969696969696969696969696969696969696969696966D",
      INIT_77 => X"9797979797979797979696969696969696969697979796979796969696969696",
      INIT_78 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_79 => X"9797969696969696969696969696969696969696969696969696969696969797",
      INIT_7A => X"BABABABABABABABABABABABABABABABABBBBBABABBBBBBBBB7B7B7B7B7B7B7B7",
      INIT_7B => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_7C => X"DADADADADADADADADADADADADADADADADAB6B6B6B6916D6D92B6BAB6B6B6B6BA",
      INIT_7D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7E => X"B5B5B5B5B5B5D5D6D6DADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7F => X"B6B6B6B6B6D6DADADADADADADAD6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__30_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__30_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized30\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized30\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized30\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized30\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__38_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D6DADADADADADADADADADADADADADADADADADADAD6B6D6D6B6B6B5B5B5B5B5B5",
      INIT_01 => X"A8A8A8A8ACACA8A8A8A8A8A8A8A8A8A8ACACACACA88888686868688C91B1B1B5",
      INIT_02 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACA8A8",
      INIT_03 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_04 => X"4464848888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_05 => X"5252525252514D4D292824040404042424242424242424242424242424242444",
      INIT_06 => X"DABAB6B6B6B6914D282D52525252525252525252525252525252525252525252",
      INIT_07 => X"5652525252525252525252525252525252525252525252525252525252527128",
      INIT_08 => X"5252525252525252525252525252525256565656565656565656565656565656",
      INIT_09 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_0A => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_0B => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_0C => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B191716D4C48294D4D52525252525252525252",
      INIT_0D => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_0E => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_0F => X"B5D6DADADADADADADADADADADADADADADADADAD6B6B6B6B5B5B5B5B5B5B5B5B5",
      INIT_10 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACA8A8888888686868686C6C91",
      INIT_11 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACA8A8A8A8",
      INIT_12 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_13 => X"4444648488A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_14 => X"52525252514D2D29282404040404242424242424242424242424242424242424",
      INIT_15 => X"DAB6B6B6B6B6914D282D52525252525252525252525252525252525252525252",
      INIT_16 => X"5652525252525252525252525252525252525252525252525252525252527128",
      INIT_17 => X"5252525252525252565656565656565656565656565656565656565656565656",
      INIT_18 => X"5252525252525252525252525252525252525252525252525656565656565656",
      INIT_19 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_1A => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_1B => X"B5B5B5B5B5B5B5B5B5B1B5B5B1916D4D4828294D4D7272525252525252525252",
      INIT_1C => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_1D => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_1E => X"91B6DADADADADADADADADADADADADADADAD6D6B6B6B6B5B5B5B5B5B5B5B5B5B5",
      INIT_1F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACA8ACACACA888888868686868686C",
      INIT_20 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACA8A8ACACACACACACACACA8",
      INIT_21 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_22 => X"44446464888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_23 => X"525252514D2D2928240404040424242424242424242424242424242424242424",
      INIT_24 => X"DABAB6B6B6B6956D28294D525252525252525252525252525252525252525252",
      INIT_25 => X"5652525252525252525252525252525252525252525252525252525252527128",
      INIT_26 => X"5252525252525252565656565656565656565656565656565656565656565656",
      INIT_27 => X"5252525252525252525252525252525252525252525252525656565656565656",
      INIT_28 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_29 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_2A => X"B5B5B5B5B5B5B5B5B1B1B1918D6D4D4828294D4D727252525252525252525252",
      INIT_2B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_2C => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_2D => X"91B5DADADADADADADADADADADADADAD6D6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_2E => X"A8A8A8A8A8A8A8A8ACACACACACACACACACA8A8ACACACAC88888888686848686C",
      INIT_2F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACA8A8ACACACACACACA8A8A8",
      INIT_30 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_31 => X"24444464648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_32 => X"5252514D2D280404040404042424242424242424242424242424242424242424",
      INIT_33 => X"DAB6B6B6B6B6956D28294D525252525252525252525252525252525252525252",
      INIT_34 => X"5656565652525252525252525252565252525252525252525252525252527128",
      INIT_35 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_36 => X"5252525252525652565252525252525256565656565656565252525252525252",
      INIT_37 => X"5252525252525252525252525252525252525252525252525252525252525652",
      INIT_38 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_39 => X"B5B5B5B5B5B5B5B5B1B1918D6D4948494D4D4D52525252525252525252525252",
      INIT_3A => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_3B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_3C => X"91B5D6DADADADADADADADADADADAB6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_3D => X"A8A8A8A8A8A8A8A8A8ACACACACACA8A8A8A8A8A8ACA88C8C8C8888686848486C",
      INIT_3E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8A8A8A8A8A8A8",
      INIT_3F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_40 => X"2424444464648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_41 => X"514D4D2928240404040404242424242424242424242424242424242420242424",
      INIT_42 => X"DAB6B6B6B6B6B56D28284D525252525252525252525252525252525252525252",
      INIT_43 => X"5656565652525252525252525252565252525252525252525252525252527128",
      INIT_44 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_45 => X"5252525252525652565252525252565656565656565656565656565656565656",
      INIT_46 => X"5252525252525252525252525252525252565656565656565656565256525252",
      INIT_47 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_48 => X"B5B5B5B5B5B5B59191916D484848494D4D525252525252525252525252525252",
      INIT_49 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_4A => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_4B => X"B1D6DADADADADADADADADADADADAB6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_4C => X"A8ACA8A8A8A8ACACACACACACACA8ACA8A8A8ACACACAC8C88888888686868688D",
      INIT_4D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8ACA8A8A8A8A8A8A8",
      INIT_4E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_4F => X"242424444464688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_50 => X"4D4D292804040404042424242424242424242424242424242424242020242424",
      INIT_51 => X"B6B6B6B5B6B6B56D28284D525252525252525252525252525252525252525251",
      INIT_52 => X"5656565652525252525252525252565252525252525252525252525252527128",
      INIT_53 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_54 => X"5252525252525656565652525656565656565656565656565656565656565656",
      INIT_55 => X"5252525252525252525252525252525256565656565656565656565256565252",
      INIT_56 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_57 => X"B5B5B5B5B5B591916D6D484828294D4D52525252525252525252525252525252",
      INIT_58 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_59 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_5A => X"B5DADADADADADADADADADADADAD6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_5B => X"ACACACACACACACA8ACACACACACACACA8A8A8ACACAC8C888868686868686C8DB1",
      INIT_5C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACA8A8A8A8A8A8A8A8ACACACA8A8A8A8AC",
      INIT_5D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5E => X"24242444444464688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5F => X"2D29280404040404040424242424242424242424242424242424202024242424",
      INIT_60 => X"DADABAB5B6B6B56D48282D525252525252525252525252525252525252524D4D",
      INIT_61 => X"5656565652525252525252525252565252525252525252525252525252527128",
      INIT_62 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_63 => X"5252525252525656565652525656565656565656565656565656565656565656",
      INIT_64 => X"5252525252525252525252525252525252565656565656565656525256565656",
      INIT_65 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_66 => X"B5B5B5B59191716D4D4828292D4D515272525252525252525252525252525252",
      INIT_67 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_68 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_69 => X"DADADADADADADADADADADADADAD6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_6A => X"ACACACACACACACA8ACACACACACACACA8A8A8A888888868686868686C8D91B5D6",
      INIT_6B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8A8A8A8A8A8A8A8ACACACACACACACACAC",
      INIT_6C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_6D => X"24242424444444646888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_6E => X"2928040404040404040424242424242424242424242424242424242424242424",
      INIT_6F => X"DADADAB5B5B5B57148282D515252525252525252525252525252525252512D2D",
      INIT_70 => X"5656565656565656565656525252525252565252525252525252525252527128",
      INIT_71 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_72 => X"5252565656565656565656565656565656565656565656565656565656565656",
      INIT_73 => X"5252525252525252525252525252525656565656565656565656565656565656",
      INIT_74 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_75 => X"B1B1B191916D6D484829294D4D52525252525252525252525252525252525252",
      INIT_76 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1",
      INIT_77 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_78 => X"DADADADADADADADADADADADADADAD6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_79 => X"ACACACACACACACACA8A8A8ACACACACA8A8A8888888686868686C8D91B5B5D6DA",
      INIT_7A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACACACAC",
      INIT_7B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_7C => X"2424242424444464688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_7D => X"2404040404040404040424242424242424242424242424242424242424242424",
      INIT_7E => X"DADADAB5B5B5B59148282D4D525252525252525252525252525252514D2D2D29",
      INIT_7F => X"5656565656565656565656565656525252525252525252525252525252527128",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__38_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__38_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized31\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized31\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized31\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized31\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_01 => X"5252565656565656565656565656565656565656565656565656565656565656",
      INIT_02 => X"5252525252525252525252525656565656565656565656565656565656565656",
      INIT_03 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_04 => X"B19191916D484828294D4D515252525252525252525252525252525252525252",
      INIT_05 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1",
      INIT_06 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_07 => X"DADADADADADADADADADADADADADAD6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_08 => X"ACACACACACACACA8A8A8A8A8A8A8A8A8888888686868688C8DB1B5B6DADADADA",
      INIT_09 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8ACACACACACACACACACACACACAC",
      INIT_0A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0B => X"2424242424244444646888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0C => X"0404040424242424040424242424242424242424242424242424242424242424",
      INIT_0D => X"DADADAB5B5B5B6914D282D4D5252525252525252525252525251514D4D292824",
      INIT_0E => X"5656565656565656565656565656565652525252565252525252525252527148",
      INIT_0F => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_10 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_11 => X"5252525252525252525656565656565656565656565656565656565656565656",
      INIT_12 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_13 => X"918D6D6D484848494D4D52525252525252525252525252525252525252525252",
      INIT_14 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1B1",
      INIT_15 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_16 => X"DADADADADADADADADADADADADADAD6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_17 => X"ACACACACACACA8A8A8A8A8A8A8A8A88888686868688C8DB1B5B6D6DADADADADA",
      INIT_18 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACACACACACAC",
      INIT_19 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_1A => X"242424242424444444648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_1B => X"0404040424242424040424242424242424242424242424242424242024242424",
      INIT_1C => X"DADAD9B5B5B5B6914D282D4D52525252525252525252525251514D2D29282424",
      INIT_1D => X"5656565656565656565656565656565652525252525252525252525252525128",
      INIT_1E => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_1F => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_20 => X"5252525252525252565656565656565656565656565656565656565656565656",
      INIT_21 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_22 => X"6D68484848494D4D515252525252525252525252525252525252525252525252",
      INIT_23 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1B1B1B19191",
      INIT_24 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_25 => X"DADADADADADADADADADADADADADAD6D6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_26 => X"ACACACACACACACACACA8A8A8A88888886868688C8DB1B5D6DADADADADADADADA",
      INIT_27 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACA8A8ACACACACACAC",
      INIT_28 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_29 => X"24242424242424444464648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_2A => X"0404040424242424242424242424242424242424242424242424242424242424",
      INIT_2B => X"DADADAD5B5B5B6914D28294D525252525252525252525252514D2D2828040404",
      INIT_2C => X"5656565656565656565656565656565652525252525252525252525252527128",
      INIT_2D => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_2E => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_2F => X"5252525252525256565656565656565656565656565656565656565656565656",
      INIT_30 => X"5252525252525252525252525252525252525252525252525252525256565656",
      INIT_31 => X"68484424484D4D72725252525252525252525252525252525252525252525252",
      INIT_32 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1B5B5B5B1B191918D6C",
      INIT_33 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_34 => X"DADADADADADADADADADADADADADAD6D6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_35 => X"ACACACACACACACACACACA8888888686468888CB1B5D5D6DADADADAD6DADADADA",
      INIT_36 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACA8A8A8ACACACACACACAC",
      INIT_37 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_38 => X"24242424242424244444646488A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_39 => X"0404042424242424242424242424242424242424242424242424242424242420",
      INIT_3A => X"DADAD5D5B5B5B6914C28294D5252525252525252525252514D29282404040404",
      INIT_3B => X"5656565656565656565656565656565652525252525252525252565252527128",
      INIT_3C => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_3D => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_3E => X"5252525252525252565656565656565656565656565656565656565656565656",
      INIT_3F => X"5252525252525252525252525252525252525252525252525252525256565656",
      INIT_40 => X"48484848494D7172725252525252525252525252525252525252525252525252",
      INIT_41 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1B5B5B1B1B1B5B5B1B1918D6C6848",
      INIT_42 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_43 => X"DADADADADADADADADADADADADADAD6D6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_44 => X"ACACACACACACACACAC888888686868688C91B1D5D6DADADADADADADADADADADA",
      INIT_45 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACA8A8ACACA8ACACACACACACACAC",
      INIT_46 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_47 => X"2424242424242424444444648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_48 => X"0404042424242424242424242424240424242424242424242424242424242420",
      INIT_49 => X"DADAD9B5B5B5B5914C28294D525252525252525252514D4D2928240404040404",
      INIT_4A => X"5656565656565656565656565656565656565252565652525252525252527148",
      INIT_4B => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_4C => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_4D => X"5252565656565656565656565656565656565656565656565656565656565656",
      INIT_4E => X"5252525252525252525252525252525252525252565652525656565656565656",
      INIT_4F => X"686C4848494D6D72725252525252525252525252525252525252525252525252",
      INIT_50 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1B5B5B1B5B5B1B1918D6C68686868",
      INIT_51 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_52 => X"DADADADADADADADADADADADADADADAD6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_53 => X"ACACACA8ACACAC888888686868688C8DB1B5D6DADADADADADADADADADADADADA",
      INIT_54 => X"A8A8A8A8A8A8A8ACA8A8A8A8A8A8A8A8A8A8A8A8ACACA8A8ACACACACACACACAC",
      INIT_55 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_56 => X"202024242424242444444444648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_57 => X"0404040424242424242424242404040424242424242424242424242424242424",
      INIT_58 => X"DAD9D9B5B5B5B5914828294D5252525252525252512D2D292824040404242404",
      INIT_59 => X"5656565656565656565656565656565656565252565256525252525252527128",
      INIT_5A => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_5B => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_5C => X"5252565656565656565656565656565656565656565656565656565656565656",
      INIT_5D => X"5252525252525252525252525252525252525252565252565656565656565656",
      INIT_5E => X"9191916D4D4D4D51725252525252525252525252525252525252525252525252",
      INIT_5F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1918D6C6868686C8D91",
      INIT_60 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_61 => X"DADADADADADADADADADADADADADADAD6D6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_62 => X"ACACACA8A8888888686868688C91B1B5B6D6DADADADADADADADADADADADADADA",
      INIT_63 => X"A8A8A8A8A8A8A8ACA8A8A8A8A8A8A8ACA8ACA8A8ACACA8A8ACACACACACACACAC",
      INIT_64 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_65 => X"20202424202424242444444444648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_66 => X"2404042424242424242424242404040424242424242424242424242424202424",
      INIT_67 => X"D9D5D9B5B5B5B5914828294D525252525252524D2D2929240404040404242424",
      INIT_68 => X"5656565656565656565656565656565656565252565656525252525252527128",
      INIT_69 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_6A => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_6B => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_6C => X"5252525252525252525252525252525256525656565656565656565656565656",
      INIT_6D => X"B6B591916D4D4D4D727252525252525252525252525252525252525252525252",
      INIT_6E => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1B1918D6C6868686C8D91B1B5",
      INIT_6F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_70 => X"DADADADADADADADADADADADADADADAD6D6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_71 => X"ACACAC888888886868688C8DB1B5D6D6D6DADADADADADADADADADADADADADADA",
      INIT_72 => X"A8A8A8A8A8A8ACACA8A8A8A8A8A8A8A8A8A8A8ACACACA8A8ACACACACACA8A8A8",
      INIT_73 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_74 => X"2424242424202424242424444464648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_75 => X"2404042424242424242424240404040404242424242424242424242424242424",
      INIT_76 => X"B5B5B5B5B5B5B5914828294D5152525252514D4D292824240404042424240404",
      INIT_77 => X"5656565656565656565656565656565656565252565652525252525252527128",
      INIT_78 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_79 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_7A => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_7B => X"5252525252525252525652525252565256525656565656565656565656565656",
      INIT_7C => X"B6B6B6916D4D4D4D517272525252525252525252525252525252525252525252",
      INIT_7D => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1918D6C6868686C8D91B5B5D6D6",
      INIT_7E => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_7F => X"DADADADADADADADADADADADADADADADAD6D6B6B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized32\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized32\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized32\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized32\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__20_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"88888888686868688C8DB1B1B5D6DADADADADADADADADADADADADADADADADADA",
      INIT_01 => X"A8A8A8A8A8A8ACACA8A8A8A8A8A8A8A8A8A8A8ACACACACA8A8ACACACA8A8A8A8",
      INIT_02 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_03 => X"242424242420242420242424444464648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_04 => X"0424242424242424242424242404040424242424242424242424242424242424",
      INIT_05 => X"B5B5B5B5B5B5B5914828294D515251514D4D4D28242424242424242424242404",
      INIT_06 => X"5656565656565656565656565656565656565656525252525252525252527148",
      INIT_07 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_08 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_09 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_0A => X"5252525252525252525256565252565656565656565656565656565656565656",
      INIT_0B => X"D6B6B6B6916D4D4D4D5252525252525252525252525252525252525252525252",
      INIT_0C => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1B1918D6C6868686C8DB1B5B5B6D6D6D6",
      INIT_0D => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_0E => X"DADADADADADADADADADADADADADADADAD6D6B6B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_0F => X"888868686868888CB1B1B5D6DADADADADADADADADADADADADADADADADADADADA",
      INIT_10 => X"A8A8A8A8A8A8ACACACACACACACACACACACA8ACACACACA8A8A8A8A8A8A8A8A888",
      INIT_11 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_12 => X"24242424242024202420242444444464688888A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_13 => X"0404242424242424242424242404040424242424242424242424242424242424",
      INIT_14 => X"B5B5B5B5B5B5B5914828294D515151514D292824242424442424242424242424",
      INIT_15 => X"5656565656565656565656565656565656565656565252525252525252527128",
      INIT_16 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_17 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_18 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_19 => X"5252525252565656565656565656565656565656565656565656565656565656",
      INIT_1A => X"D6B6B6B692714D4D4D4D52525252525252525252525252525252525252525252",
      INIT_1B => X"B5B5B5B5B5B5B5B5B5B5B5B5B1B191918D6D6C6C6C6C91B1B5B6B6D6D6DAD6D6",
      INIT_1C => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_1D => X"DADADADADADADADADADADADADADADADADAD6D6B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_1E => X"68686868688C91B1B5D6D6DADADADADADADADADADADADADADADADADADADADADA",
      INIT_1F => X"A8A8A8A8A8A8ACACACACACACACACACA8A8ACACACACACACA8A8A8A8A8A8888888",
      INIT_20 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_21 => X"2424242424242424202024242444444464888888A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_22 => X"2404242424242424242424242424040424242424242424242424242424242424",
      INIT_23 => X"B5B5B5B5B5B5B59148284D4D7171514D29282424444444444444242020242424",
      INIT_24 => X"5656565656565656565656565656565656565656565652525252525252527128",
      INIT_25 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_26 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_27 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_28 => X"5252525656565656565656565656565656565656565656565656565656565656",
      INIT_29 => X"BABABAB6B691714D4D2D4D525252525252525252525252525252525252525252",
      INIT_2A => X"B5B5B5B5B5B5B5B5B5B5B5B1B1916D6C6C6C6C6D9191B5B6DADAD6DAD6DADAB6",
      INIT_2B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_2C => X"DADADADADADADADADADADADADADADADADAD6D6B6B6B5B5B5B5B5B5B5B5B5B5B5",
      INIT_2D => X"6868888C91B1D5D6D6DADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2E => X"A8A8A8A8A8A8ACACACACACACACACACACACACACACACACACA8ACACA88888886868",
      INIT_2F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_30 => X"242424242424242424242424242444446464888888A8A8A8A8A8A8A8A8A8A8A8",
      INIT_31 => X"2404242424242424242424242424242424242424242424242424242424242420",
      INIT_32 => X"B5B5B5B5B5B5B59148284D6D714D4D2828242444646468686844442424242424",
      INIT_33 => X"5656565656565656565656565656565656565656565652525252525252527128",
      INIT_34 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_35 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_36 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_37 => X"5252565656565656565656565656565656565656565656565656565656565656",
      INIT_38 => X"BABABABAB6B5916D4D4D4D4D5252525252525252525252525252525252525252",
      INIT_39 => X"B5B5B5B5B5B5B5B5B5B5B1B1916D68686C6D9191B5B6B6DADADABABABABADABA",
      INIT_3A => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_3B => X"DADADADADADADADADADADADADADADADADADAD6D6D6B6B5B5B5B5B5B5B5B5B5B5",
      INIT_3C => X"888CB1B1B5D6DADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3D => X"A8A8A8A8A8A8ACACACACACACACACACACACACACACACA8A8A8AC88888888686868",
      INIT_3E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_3F => X"242420242424242424242424242444444464648888A8A8A8A8A8A8A8A8A8A8A8",
      INIT_40 => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_41 => X"B5B5D5B5B5B5B56D4848494D4D4D282424444464688888886868444424242424",
      INIT_42 => X"5656565656565656565656565656565656565656565652525252525252527148",
      INIT_43 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_44 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_45 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_46 => X"5256565656565656565656565656565656565656565656565656565656565656",
      INIT_47 => X"BABABABAB6B695916D4D2D4D4E52525252525252525252525252525252525252",
      INIT_48 => X"B5B5B5B5B5B5B5B5B5B5B1B18D6C6C6C8D91B5B6D6DADABADABABABABABADADA",
      INIT_49 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_4A => X"DADADADADADADADADADADADADADADADADADAD6D6D6D6B6B5B5B5B5B5B5B5B5B5",
      INIT_4B => X"91B5B5D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4C => X"A8A8A8A8A8A8ACACACACACACACACACACACACACACACACA8A8888888686868888C",
      INIT_4D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_4E => X"24242424242424242424242424242424444464688888A8A8A8A8A8A8A8A8A8A8",
      INIT_4F => X"2424242424242424242424242424042424242424242424242424242424242020",
      INIT_50 => X"B5D9D5B5B5B5B56D484848484848482444446868888888888868644444242424",
      INIT_51 => X"5656565656565656565656565656565656565656565656525252525252527128",
      INIT_52 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_53 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_54 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_55 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_56 => X"BABABABABAB6B6B6914D4D2D4D52525252525252525252525252525252525656",
      INIT_57 => X"B5B5B5B5B5B5B5B5B5B5B5B191919191B5B6D6B6DADADADADADADABABADADADA",
      INIT_58 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_59 => X"DADADADADADADADADADADADADADADADADADADAD6D6D6D6B6B6B5B5B5B5B5B5B5",
      INIT_5A => X"B5D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5B => X"A8A8A8A8A8A8ACA8A8A8A8ACACA8A8A8ACACACACACACACAC88686868688CB1B1",
      INIT_5C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5D => X"2424202424242424242424242424242444444464888888A8A8A8A8A8A8A8A8A8",
      INIT_5E => X"2424242424242424242424242424242424242424242424242424242424202424",
      INIT_5F => X"B5B5B5B5B5B5916C442444484844444464686888888888888888686444442424",
      INIT_60 => X"5656565656565656565656565656565656565656565656565656565252527128",
      INIT_61 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_62 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_63 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_64 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_65 => X"DADADADADAB6B6B691714D494D4D527252525252525252525252525252525656",
      INIT_66 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5DADADADADADADADADADADADADADADADA",
      INIT_67 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_68 => X"DADADADADADADADADADADADADADADADADADADADAD6D6D6B6B6B5B5B5B5B5B5B5",
      INIT_69 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6A => X"A8A8A8A8A8A8A8A8ACACACACACA8A8A8ACA8A8A8888868686868686C8DB1B5D6",
      INIT_6B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_6C => X"2424242024242424242424242424242424444444648888A8A8A8A8A8A8A8A8A8",
      INIT_6D => X"2424242424242424242424242424242424242424242424242424242424242420",
      INIT_6E => X"B5B5B5B5B5B59168442424444444446868888888A8A8A8888888886864444424",
      INIT_6F => X"5656565656565656565656565656565656565656565656565656565252527128",
      INIT_70 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_71 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_72 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_73 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_74 => X"DADADADADAB6B6B6B5916D49494D515252525252565656565652525656565656",
      INIT_75 => X"B5B5B5B5B5B5B5B5B5B5B5B5B6B6B6DADADADADADADADADADADADADADADADADA",
      INIT_76 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_77 => X"DADADADADADADADADADADADADADADADADADADADADAD6D6D6B6B6B5B5B5B5B5B5",
      INIT_78 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_79 => X"A8A8A8A8A8A8A8A8ACACACACACA8A8A8A8A8888868686868686C8D91B5B5D6DA",
      INIT_7A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_7B => X"242424202424242424242424242424242024444464648888A8A8A8A8A8A8A8A8",
      INIT_7C => X"2420202424242424242424242424242424242424242424242424242424242424",
      INIT_7D => X"B5B5B5B5B5B58C4824244444446868688888A8A8A8A8A8A8A888888868644444",
      INIT_7E => X"5656565656565656565656565656565656565656565656565656565252527128",
      INIT_7F => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__20_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__20_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized33\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized33\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized33\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized33\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_01 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_02 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_03 => X"DADADADADABAB6B6B5B5916D494D4D5252525252565656565652565656565656",
      INIT_04 => X"B5B5B5B5B5B5B5B5B5B5B6B6B6B6DADADADADADADADADADADADADADADADADADA",
      INIT_05 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_06 => X"DADADADADADADADADADADADADADADADADADADADADADADAD6D6B6B5B5B5B5B5B5",
      INIT_07 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_08 => X"A8A8A8A8A8A8ACACACACACACACA8A8A8A88888686468688C8DB1B5D5D6D6DADA",
      INIT_09 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0A => X"24242424242424242424242424242424242424444464688888A8A8A8A8A8A8A8",
      INIT_0B => X"4424242424242424242424242020202424242424242424242424242424242020",
      INIT_0C => X"B5B5B5B5B5916C4844444444646888888888A8A8A8A8A8A8A8A8888888686444",
      INIT_0D => X"5656565656565656565656565656565656565656565656565656565252527128",
      INIT_0E => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_0F => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_10 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_11 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_12 => X"DADADADADADABABAB5B591916D4D4D4D52525252565656565656565656565656",
      INIT_13 => X"B5B5B5B5B5B5B5B6B6B6D6D6B6DADADADADADADADADADADADADADADADADADADA",
      INIT_14 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_15 => X"DADADADADADADADADADADADADADADADADADADADADADADADAD6D6B6B5B5B5B5B5",
      INIT_16 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_17 => X"A8A8A8A8A8A8A8A8ACACACACACACA8888888686868888CB1B5D5D6D6DADADADA",
      INIT_18 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_19 => X"24242424242424242424242424242424242424244444646888A8A8A8A8A8A8A8",
      INIT_1A => X"4444242024242424242424242420202024242424242424242424242424242020",
      INIT_1B => X"B5B5B5B5B5916844444464686888888888A8A8A8A8A8A8A8A8A8A88888886864",
      INIT_1C => X"5656565656565656565656565656565656565656565656565656565252527128",
      INIT_1D => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_1E => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_1F => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_20 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_21 => X"DADADADADADAB6D6B5B5B5916D4D494D51525252525256565656565656565656",
      INIT_22 => X"B5B5B5B5B5B6B6B6B6D6D6D6DADADADADADADADADADADADADADADADADADADADA",
      INIT_23 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_24 => X"DADADADADADADADADADADADADADADADADADADADADADADADAD6D6D6B6B6B5B5B5",
      INIT_25 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_26 => X"A8A8A8A8A8A8A8ACACACACAC88888888686868686C8DB1B5D5DADADADADADADA",
      INIT_27 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_28 => X"2424242424242424242424242424202020202020244444648888A8A8A8A8A8A8",
      INIT_29 => X"6444442424242424242424242420202024242424242424242424242424242020",
      INIT_2A => X"D5B5B5B5B18C6844446468888888888888A8A8A8A8A8A8A8A8A8A88888886864",
      INIT_2B => X"5656565656565656565656565656565656565656565656565656565252527128",
      INIT_2C => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_2D => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_2E => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_2F => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_30 => X"DADADADADADADADAB6B5B5B5916D4D4D4D515252525252525656565656565656",
      INIT_31 => X"B5B5B5B6B6B6B6D6D6DADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_32 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_33 => X"DADADADADADADADADADADADADADADADADADADADADADADADADAD6D6D6D6B6B6B5",
      INIT_34 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_35 => X"A8A8A8A8A8A8A8A8A8A888888888686868686C91B1B5D5D6DADADADADADADADA",
      INIT_36 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_37 => X"24242424242424242424242024242020202020202044444464888888A8A8A8A8",
      INIT_38 => X"6464444424242020202424242024202424242424242424242424242424242020",
      INIT_39 => X"B5B5B5B18C6864446488888888888888A8A8A8A8A8A8A8A8A8A8A8A888888888",
      INIT_3A => X"5656565656565656565656565656565656565656565656565656565252527148",
      INIT_3B => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_3C => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_3D => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_3E => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_3F => X"DADADADADADADABABAB6B5B5B5916D4D2D4D5252725252525656565656565656",
      INIT_40 => X"B5B6B6B6B6D6D6D6D6DADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_41 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_42 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6B6B5",
      INIT_43 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_44 => X"A8A8A8A8A8A8A8A888888888686868688C8DB1B5D5D6DADADADADADADADADADA",
      INIT_45 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_46 => X"2424242424242424242424202424242420202420242444446464688888A8A8A8",
      INIT_47 => X"8864644444242020202024202424202424242424242424242424242424242020",
      INIT_48 => X"B5B1916C684444688888888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888",
      INIT_49 => X"5656565656565656565656565656565656565656565656565656565252527128",
      INIT_4A => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_4B => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_4C => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_4D => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_4E => X"DADADADADADADADABABAB6B6B6B5914D494D5152727652525252565656565656",
      INIT_4F => X"B6B6B6D6D6D6D6DADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_50 => X"B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6B6B6",
      INIT_51 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6B6",
      INIT_52 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_53 => X"A8A8A8A8A8A88888888868686868688CB1B5D5DADADADADADADADADADADADADA",
      INIT_54 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_55 => X"242424242424242424242420242424202424202424242444446464888888A8A8",
      INIT_56 => X"8888646444442420202020242424242024242424242424242424242424242424",
      INIT_57 => X"918C6C686864646888888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888",
      INIT_58 => X"5656565656565656565656565656565656565656565656565656565252527148",
      INIT_59 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_5A => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_5B => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_5C => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_5D => X"DADADADADADADADABABABAB6B6B5916D4D294D52727652525252565656565656",
      INIT_5E => X"D6D6D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5F => X"B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6B5B6B6B6B6",
      INIT_60 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6",
      INIT_61 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_62 => X"A8A8A8A8A8888888686868688C8DB1B5D5D6DADADADADADADADADADADADADADA",
      INIT_63 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_64 => X"202424242424242424242420242424242424242424242424444464648888A8A8",
      INIT_65 => X"8888886464444420202020242424242424242424242424242424242424242424",
      INIT_66 => X"8C686868686888888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_67 => X"5656565656565656565656565656565656565656565656565656565256527128",
      INIT_68 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_69 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_6A => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_6B => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_6C => X"DADADADADADADADABABADAB6B6B6B5916D4D4D4D727656525252565656565656",
      INIT_6D => X"D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6E => X"D6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6B6B6B6B6D6",
      INIT_6F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_70 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_71 => X"A8A8A8888888686868688C8CB1B5D5D6D6DADADADADADADADADADADADADADADA",
      INIT_72 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_73 => X"242424242424242424242420242424242424242424242424404444646888A8A8",
      INIT_74 => X"A8A8888864644444242020202424242424242424242424242424242424242424",
      INIT_75 => X"6844446868888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_76 => X"5656565656565656565656565656565656565656565656565656565652727128",
      INIT_77 => X"5656565656565656567656565656565656565656565656565656565656565656",
      INIT_78 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_79 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_7A => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_7B => X"DADADADADADADADADADADAB6B6B6B591714D4D4D517276525656565656565656",
      INIT_7C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7D => X"DAD6D6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6B6B6B6D6D6DADA",
      INIT_7E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized34\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized34\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized34\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized34\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__16_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A8A88888686868888C8CB1B5D5D6D6DADADADADADADADADADADADADADADADADA",
      INIT_01 => X"88A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_02 => X"24242424242424242424202020242424242424242424202020204444648888A8",
      INIT_03 => X"A8A8A88888646444442420202020242424242424242424242424242424242424",
      INIT_04 => X"44444468888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_05 => X"5656565656565656565656565656565656565656565656565656565252527128",
      INIT_06 => X"5656565656565656567656565656565656565656565656565656565656565656",
      INIT_07 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_08 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_09 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_0A => X"DADADADADADADADADADADAB6B6B6B6B6916D4D4D4D5272525256565656565656",
      INIT_0B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0C => X"DADADAD6D6D6D6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6B6B6D6D6D6DADADADA",
      INIT_0D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0F => X"8888646868888C8CB1B5D5D5D6DADADADADADADADADADADADADADADADADADADA",
      INIT_10 => X"88A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888",
      INIT_11 => X"2424242424242424242420202424242424242424242420202020244444648888",
      INIT_12 => X"A8A8A88888686864444424202020242424242424242424242424242424242424",
      INIT_13 => X"24444468888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_14 => X"5656565656565656565656565656565656565656565656565656565652527128",
      INIT_15 => X"5656565656565656567656565656565656565656565656565656565656565656",
      INIT_16 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_17 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_18 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_19 => X"DADADADADADADADADADADADAD6B6B6B6B6916D4D4D4D52727656565656565656",
      INIT_1A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1B => X"DADADADADAD6D6D6B6B6B6B6B6B6B5B5B5B6B6B6B6D6D6D6D6DADADADADADADA",
      INIT_1C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1D => X"D6D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1E => X"686868688C8CB1B5D5D5DADADADADADADADADADADAD9D9D5D5D5D5D6DADADADA",
      INIT_1F => X"8888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888",
      INIT_20 => X"2424242424242424242420202024242424242024242424242020204444646488",
      INIT_21 => X"A8A8A8A888888868644444242020202424242424242424242424242424242424",
      INIT_22 => X"24444468888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_23 => X"5656565656565656565656565656565656565656565656565656565252527128",
      INIT_24 => X"5656565656565656767656565656565656565656767676767676765656565656",
      INIT_25 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_26 => X"5656565656565656565656565656565656565656565656565656565656565676",
      INIT_27 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_28 => X"DADADADADADADADADADAB6DAD6B6B6B6B6B6916D4D4D4D527252565656565656",
      INIT_29 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2A => X"DADADADADADADAD6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DADADADADADADADADADA",
      INIT_2B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2C => X"B5B5B5DADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2D => X"68688C8CB1B5D5D5D5D9D9D5D9DAD9D9D5D5D5D5D5B5B5B5B5B5B5B5D5D5B5B5",
      INIT_2E => X"8888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888868",
      INIT_2F => X"2424242424242424242420202420242424242424242424242424242444446464",
      INIT_30 => X"A8A8A8A8A8888888686444442424242424242424242424242424242424242424",
      INIT_31 => X"24444464888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_32 => X"5656565656565656565656565656565656565656565656565656565652527128",
      INIT_33 => X"5656565656565656767676765656565656565656767676767676565676765656",
      INIT_34 => X"5656565656565656565656565656567676767676767676767676767676767676",
      INIT_35 => X"5656565656565656565656565656565656565656565656565656565656767676",
      INIT_36 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_37 => X"DADADADADADADADADADADADAD6B6B6B6B6B692714D494D527252565656565656",
      INIT_38 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_39 => X"DADADADADADADADADADAD6D6D6D6D6D6D6D6D6DADADADADADADADADADADADADA",
      INIT_3A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3B => X"6C8DB5B6DADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3C => X"888CB1B1D5D5D5D5D5D5D5B5B5B5B5B5B5B5B1B1B1918D8D8D8D919191918D6C",
      INIT_3D => X"648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888886868",
      INIT_3E => X"2424242424242424242420202424202020202020202020242020202020444464",
      INIT_3F => X"A8A8A8A8A8A88888888864444424242424242424242424242424242424242424",
      INIT_40 => X"2424446468888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_41 => X"7676765656565656565656565656565656565656565656565656565652527128",
      INIT_42 => X"5656567656765676767676765656565656565656767676767676767676767676",
      INIT_43 => X"5656565656567656565656565656767676767676767676767676767676767676",
      INIT_44 => X"5656565656565656565656565656565656565656565656565656565656767676",
      INIT_45 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_46 => X"DADADADADADADADADADADADABAB6B6BAB6B6B6916D4D4D4D5272765656565656",
      INIT_47 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_48 => X"DADADADADADADADADADADADADAD6D6DADADADADADADADADADADADADADADADADA",
      INIT_49 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4A => X"686CB1B6DADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4B => X"8CB1B1D5D5D5D5B5B5B1B1B1918C8C8C6C686868686868646868686868484844",
      INIT_4C => X"64648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888686868",
      INIT_4D => X"2424242424242424242420202020242424202024202020202424202020404044",
      INIT_4E => X"A8A8A8A8A8A88888888888644444242420202020202024242424242424242424",
      INIT_4F => X"2424444464888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_50 => X"7676767676565656565656565656565656565656565656565656565652527128",
      INIT_51 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_52 => X"7676767676767656565676767676767676767676767676767676767676767676",
      INIT_53 => X"5656565656565656565656565656565656565656565656565656565656565676",
      INIT_54 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_55 => X"DADADADADADADADADADADADABABABABAB6B6B6B6914D4D294D72767656565656",
      INIT_56 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_57 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_58 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_59 => X"6891B5B6D6DADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5A => X"B1B1B18D8D8D8C8C8C8868686464444444444444446464646464686444444448",
      INIT_5B => X"4464648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888888864646888",
      INIT_5C => X"2020242424242424242424242424242420202020202020202420202020204040",
      INIT_5D => X"A8A8A8A8A8A8A8A8A8A888886464444424202020202020242424242424242424",
      INIT_5E => X"2424444464688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5F => X"7676767676767656565656565656565656565656565656565656565652727128",
      INIT_60 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_61 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_62 => X"5656565656565656565656565656565656565656565656565656565656565676",
      INIT_63 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_64 => X"DADADADADADADADADADADADABABABABADAB6B6B695714D294D51527676565656",
      INIT_65 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_66 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_67 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_68 => X"8DB5DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_69 => X"686868686464644444444444446464646464686868888888886868686844486C",
      INIT_6A => X"444464648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88884646464646468",
      INIT_6B => X"2020242424242424242424242424242420202020202020202420242024444444",
      INIT_6C => X"A8A8A8A8A8A8A8A8A8A8A8888864644444242020202024242424242424242424",
      INIT_6D => X"2424444464648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_6E => X"767676767676767656565656565656565656565656565656565656565272714C",
      INIT_6F => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_70 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_71 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_72 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_73 => X"DADADADADADADADADADADADABABABABADABABABAB691714D294D527276765656",
      INIT_74 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_75 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_76 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_77 => X"B1D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_78 => X"44644464646464646464646868688888888888888888A8ACAC88686868686C8D",
      INIT_79 => X"44446464648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888464644040404444",
      INIT_7A => X"2420202024242424202020202020202020202020202024202424242444444444",
      INIT_7B => X"A8A8A8A8A8A8A8A8A8A8A8888888646444442020202424242424242424242424",
      INIT_7C => X"242444444464648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_7D => X"7676767676767676565656565656565656565656565656565656565652527128",
      INIT_7E => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_7F => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__16_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized35\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized35\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized35\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized35\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__28_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5656565656565656565656565656565656565676565656565656565656565676",
      INIT_01 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_02 => X"DADADADADADADADADADADADADABABABADAB6BABAB696914D494D4D5276767656",
      INIT_03 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_04 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_05 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_06 => X"B5DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_07 => X"646488888888888888888888888888888888ACACACACA8888C886868686C8DB1",
      INIT_08 => X"6464646464648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888464646464646464",
      INIT_09 => X"2420202024242424202020202020202020202020202024202024242444446464",
      INIT_0A => X"A8A8A8A8A8A8A8A8A8A8A8A88888886864444420202024242424242424242424",
      INIT_0B => X"24242444446464888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0C => X"7676767676767676765656565656565656565656565656565656565652527128",
      INIT_0D => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_0E => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_0F => X"5656565656565656565656765656565656767676767676767676767676767676",
      INIT_10 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_11 => X"DADADADADADADADADADADADABABABADABAB6B6BAB6B695714D494D4E72767676",
      INIT_12 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_13 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_14 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_15 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_16 => X"8888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACAC88886868688C91B5D5",
      INIT_17 => X"68646464646484888888A8A8A8A8A8A8A8A8A8A8A8A8A8A88888848888888888",
      INIT_18 => X"2020202024242424242420202020202020202020242424202024244444446468",
      INIT_19 => X"A8A8A8A8A8A8A8A8A8A8A8888888888888646444202024242420242420202424",
      INIT_1A => X"24242424444444688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_1B => X"7676767676767676765656565656565656565656565656565656565652727128",
      INIT_1C => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_1D => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_1E => X"5656565656565656565656565656767676767676767676767676767676767676",
      INIT_1F => X"7656565656565656565656565656565656565656565656565656565656565656",
      INIT_20 => X"DADADADADADADADADADADADABABABADAB6B5B5B6BAB6B691714D4D4D52727676",
      INIT_21 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_22 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_23 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_24 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_25 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACAC8C888868688C91B5D6DA",
      INIT_26 => X"88888864646464848888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_27 => X"2020202024242420242424242020202020202020242424202024244444446468",
      INIT_28 => X"A8A8A8A8A8A8A8A8A8A8A8A8A888888888886464444424242020202420202424",
      INIT_29 => X"2424242424444464888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_2A => X"767676767676767676765656565656565656565656565656565656565672714C",
      INIT_2B => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_2C => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_2D => X"5676565656565656565656567676767676767676767676767676767676767676",
      INIT_2E => X"7676565656565656565656765656565656565656565656565656565656565656",
      INIT_2F => X"DADADABADADADADADADADADABABAB6B6B5919195B5B5B6B695714D4D4D527276",
      INIT_30 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_31 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_32 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_33 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_34 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACA8A8ACACACA8888868688C91B1D6DADA",
      INIT_35 => X"88888888888484848488A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_36 => X"2020202024202020242424202424202020202020202420242424242444446468",
      INIT_37 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888888864644444242020202020202020",
      INIT_38 => X"2424242424444464688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_39 => X"7676767676767676767676765656565656565656565656565656565652727128",
      INIT_3A => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_3B => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_3C => X"7676565656565676767676767676767676767676767676767676767676767676",
      INIT_3D => X"7676565656565656565656565656565656565656565656565656565656565656",
      INIT_3E => X"DADADADADADADADADADADADABAB6B6B6916D6C6D91B5B5B695914D4D2D4D5276",
      INIT_3F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_40 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_41 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_42 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_43 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACAC888888888C91B1D6DADADA",
      INIT_44 => X"68888888888888848488A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_45 => X"2420202024242020242020202020202020202020202024242424242020444464",
      INIT_46 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888888888646444444020202020202020",
      INIT_47 => X"2424242424244444648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_48 => X"7676767676767676767676767676765656565656565656565656565652727128",
      INIT_49 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_4A => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_4B => X"5656565656567676767676767676767676767676767676767676767676767676",
      INIT_4C => X"7676565656565676567676765656565676767676767676767676767676767676",
      INIT_4D => X"DADADADADADADADADADADADABAB6B6B5B16C686C6D91B5B6B695714D294D5272",
      INIT_4E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_50 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_51 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_52 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACAC888888888C8DB1B5DADADADA",
      INIT_53 => X"648888A888A888888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_54 => X"2424242420242420202020202020202020202424242024202420242024444444",
      INIT_55 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888888464644440202020202020",
      INIT_56 => X"242424242424444464888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_57 => X"7676767676767676767676767676765656565656565656565656565656727128",
      INIT_58 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_59 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_5A => X"5656565656767676767676767676767676767676767676767676767676767676",
      INIT_5B => X"7676765656565656767676565656565676767676767676767676767676767676",
      INIT_5C => X"DADADADADADADADADABADADABAB6B6B6B18D4848486D91B5B59595714D2D2D52",
      INIT_5D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_60 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_61 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACA8A8888888888C8DB1B5D6DADADADA",
      INIT_62 => X"64648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_63 => X"2424242424242424202020202020202020242424202420242020242424444444",
      INIT_64 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888888888646444442020202020",
      INIT_65 => X"242424242424244464648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_66 => X"7676767676767676767676767676765676765656565656565656565656727148",
      INIT_67 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_68 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_69 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_6A => X"5276767676567656767676765656565676767676767676767676767676767676",
      INIT_6B => X"DADADADADADADADADADADADABABAB6D6B5916C4848486D91919595714D4D2D2D",
      INIT_6C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_70 => X"A8A8A8A8A8A8A8A8A8A8A8A8ACA8A8ACACA8888888888DB1B1D5D6DADADADADA",
      INIT_71 => X"4464648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AC",
      INIT_72 => X"2020202020242424242420202020202024242424202024242020202024404440",
      INIT_73 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888888888886464444444242424",
      INIT_74 => X"242424242424244444648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_75 => X"7676767676767676767676767676767676765656565656565656565652727128",
      INIT_76 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_77 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_78 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_79 => X"5252767676767676565656765656565676767676767676767676767676767676",
      INIT_7A => X"DADADADADADADADADADADADABABAB6D6B5916C484444486D71919595714D2929",
      INIT_7B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7F => X"A8A8ACACACA8A8A8A8A8A8A8ACACA8A8A8888888888DB1B1D6DADADADADADADA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__28_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__28_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized36\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized36\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized36\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized36\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__12_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4444648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_01 => X"2020202020242424242024202020202020202424202024242020202420444440",
      INIT_02 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888888864644444442020",
      INIT_03 => X"24242424242424444464648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_04 => X"7676767676767676767676767676767676765656565656565656565652727148",
      INIT_05 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_06 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_07 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_08 => X"4D51727676767656565676767656767676767676767676767676767676767676",
      INIT_09 => X"DADADADADADADADADADADADABABABAB6B5B5916C482448486D6D719191714D29",
      INIT_0A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0E => X"A8A8A8A8A8A8A8A8A8A8ACA8A8A8AC88886868688C8DB1D6DADADADADADADADA",
      INIT_0F => X"4444646488888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_10 => X"2020202020242424202020242420202020202020202020242024242420404040",
      INIT_11 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888686464444424",
      INIT_12 => X"24242424242424444444648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_13 => X"7676767676767676767676767676767676765656565656565656565656727128",
      INIT_14 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_15 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_16 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_17 => X"4D4D527276767656767676767676767676767676767676767676767676767676",
      INIT_18 => X"DADADADADADADADADADADADABABABAB6B5B5916C48244848484C6D7171714D49",
      INIT_19 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1D => X"ACA8A8A8A8A8A8A8A8ACA8A8A8A8A8888868688C8DB1D6DADADADADADADADADA",
      INIT_1E => X"4444446464888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_1F => X"2420202020202020242420242424202020202024242424242424242444444444",
      INIT_20 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888888864644444",
      INIT_21 => X"24242424242424244444646888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_22 => X"767676767676767676767676767676767676765656565656565656567672714C",
      INIT_23 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_24 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_25 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_26 => X"29294D5272767676767676767676767676767676767676767676767676767676",
      INIT_27 => X"DADADADADADADADADADADADABABABAB6B6B5B591684848484848484D6D6D4D4D",
      INIT_28 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_29 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2C => X"ACACACA8A8A8A8A8ACACA8A8A8A8888868688C8DB1D6DADADADADADADADADADA",
      INIT_2D => X"40404464648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_2E => X"4424242020202020202424242424202020202420242424242424244444444444",
      INIT_2F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888888888686444",
      INIT_30 => X"2424242424242424204444648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_31 => X"7676767676767676767676767676767676767656565656565656565652727128",
      INIT_32 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_33 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_34 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_35 => X"28292D4D72767676767676767676767676767676767676767676767676767676",
      INIT_36 => X"DADADADADADADADADADADADADABABAB6B6B5B5916C4848484C4C4848484D4D4D",
      INIT_37 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_38 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_39 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3B => X"A8A8A8A8A8A8ACACACACACACA888886868888DB1D6DADADADADADADADADADADA",
      INIT_3C => X"4040444464648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_3D => X"4444442424202020202024242424242020202424242424242424444444444444",
      INIT_3E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888A88888886868",
      INIT_3F => X"242424242424242420444464688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_40 => X"7676767676767676767676767676767676767656565656565656565656727148",
      INIT_41 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_42 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_43 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_44 => X"2828292D4D527676767676767676767676767676767676767676767676767676",
      INIT_45 => X"DADADADADADADADADADADADABABABAB6B6B6B5B16D4848486D6D4D4D48484848",
      INIT_46 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_47 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_48 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_49 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4A => X"A8A8A8ACACACACACACACACAC888868686C91B5D6DADADADADADADADADADADADA",
      INIT_4B => X"4444444464648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_4C => X"6864444424242020202424242424242020242424242424242424444444646464",
      INIT_4D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888",
      INIT_4E => X"24242424242424242424444464688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_4F => X"7676767676767676767676767676767676767656565656565656565676727128",
      INIT_50 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_51 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_52 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_53 => X"282828292D525276767676767676767676767676767676767676767676767676",
      INIT_54 => X"DADADADADADADADADADADADABABABABAB6B6B6B5916C48486D71716D4D282828",
      INIT_55 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_56 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_57 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_58 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_59 => X"A8A8A8ACACACACACACACAC888868686C91B5B6DADADADADADADADADADADADADA",
      INIT_5A => X"686444446464848888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5B => X"8868644444442420202424242424202024242424242424242424444464646868",
      INIT_5C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888",
      INIT_5D => X"24242424242424242424444464648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5E => X"767676767676767676767676767676767676767676767676765656567672714C",
      INIT_5F => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_60 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_61 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_62 => X"28240428294D5272767676767676767676767676767676767676767676767676",
      INIT_63 => X"DADADADADADADADADADADADADABABABAB6B6B6B6916D48484D7171714D4D2828",
      INIT_64 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_65 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_66 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_67 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_68 => X"A8A8A8ACACACACACACA8888868688C8DB1B6DADADADADADADADADADADADADADA",
      INIT_69 => X"686864646464848888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8A8A8A8A8",
      INIT_6A => X"8888686464444424202020202424242024202424242424242424444444686868",
      INIT_6B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888",
      INIT_6C => X"2424242424242424242424444464688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_6D => X"7676767676767676767676767676767676767676767676767676767676727128",
      INIT_6E => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_6F => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_70 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_71 => X"28282428292D4D52727676767676767676767676767676767676767676767676",
      INIT_72 => X"DADADADADADADADADADADADADABABABAB6B6B6B6B5914C48484D7172714D4D29",
      INIT_73 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_74 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_75 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_76 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_77 => X"A8A8A8A8ACACACA8A8888888688C8DB1B6DADADADADADADADADADADADADADADA",
      INIT_78 => X"888888886484888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_79 => X"A888888868644444442020202424242424242424242424242424244444646888",
      INIT_7A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_7B => X"2424242024242424242424444464648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_7C => X"767676767676767676767676767676767676767676767676767676767672714C",
      INIT_7D => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_7E => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_7F => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__12_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__12_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized37\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized37\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized37\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized37\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__24_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4D29282828292D51527676767676767676767676767676767676767676767676",
      INIT_01 => X"DADADADADADADADADADADADADADABABABAB6B6B6B5916D48484D71727672514D",
      INIT_02 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_03 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_04 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_05 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_06 => X"A8A8A8A8ACACAC88888868688C8DB1B6DADADADADADADADADADADADADADADADA",
      INIT_07 => X"8888888888888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_08 => X"A8A8A88888886464444424242424242024242424242424242424244444446468",
      INIT_09 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0A => X"242424242424242424242424444464688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0B => X"7676767676767676767676767676767676767676767676767676767676727128",
      INIT_0C => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_0D => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_0E => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_0F => X"514D4D282808292D515276767676767676767676767676767676767676767676",
      INIT_10 => X"DADADADADADADADADADADADADADABABABABAB6B6B6B5914D48484D7296767271",
      INIT_11 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_12 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_13 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_14 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_15 => X"A8A8A8A8ACAC88888868688C8DB1B5DADADADADADADADADADADADADADADADADA",
      INIT_16 => X"88888888A8A888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_17 => X"A8A8A8A8A8888868644444442420202024242424242424242424242044444464",
      INIT_18 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_19 => X"24202020202020242424242444444464888888A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_1A => X"767676767676767676767676767676767676767676767676767676767672714C",
      INIT_1B => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_1C => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_1D => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_1E => X"72714D4D292929292D5276767676767676767676767676767676767676767676",
      INIT_1F => X"DADADADADADADADADADADADADADABABABABABAB6B6B6956D48484D7196769676",
      INIT_20 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_21 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_22 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_23 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_24 => X"A8A8A8A8ACA8888868688C8CB1B5DADADADADADADADADADADADADADADADADADA",
      INIT_25 => X"688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_26 => X"A8A8A8A8A8888888886464444424242420202424242424242424242444444464",
      INIT_27 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_28 => X"24202020242020242424242424444464648888A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_29 => X"7676767676767676767676767676767676767676767676767676767676767128",
      INIT_2A => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_2B => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_2C => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_2D => X"967672514D2D2929294D52767676767676767676767676767676767676767676",
      INIT_2E => X"DADADADADADADADADADADADADADABADABABABABAB6B5B5914D48497176969696",
      INIT_2F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_30 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_31 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_32 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_33 => X"A8A8A8A8A8888868688C8DB1B5DADADADADADADADADADADADADADADADADADADA",
      INIT_34 => X"648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8",
      INIT_35 => X"A8A8A8A8A8A88888888868644444442424242024242424242424242444444444",
      INIT_36 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_37 => X"2020242020202024242424242424444464688888A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_38 => X"767676767676767676767676767676767676767676767676767676767672714C",
      INIT_39 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_3A => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_3B => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_3C => X"76967672514D2D29292D4D527676767676767676767676767676767676767676",
      INIT_3D => X"DADADADADADADADADADADADADADADABABABABABAB6B5B6916D48484D72769696",
      INIT_3E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_40 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_41 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_42 => X"A8A8A8A8888868688C91B1D5DADADADADADADADADADADADADADADADADADADADA",
      INIT_43 => X"64688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACA8A8A8A8",
      INIT_44 => X"A8A8A8A8A8A8A8A8888888886864644444442424242424242424242424444444",
      INIT_45 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_46 => X"2420202020202020242424242424444444648888A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_47 => X"7676767676767676767676767676767676767676767676767676767676767128",
      INIT_48 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_49 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_4A => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_4B => X"767676767272514D2D2D4D527676767676767676767676767676767676767676",
      INIT_4C => X"DADADADADADADADADADADADADADADADABABABABAB6B6B6B5914D484D71729676",
      INIT_4D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_50 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_51 => X"A8A8A8888868688C91B5D5DADADADADADADADADADADADADADADADADADADADADA",
      INIT_52 => X"44648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACA8A8A8",
      INIT_53 => X"A8A8A8A8A8A8A8A8A8A888888888686464444420242424242424242424244444",
      INIT_54 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_55 => X"202020202020202024242424242424444444648888A8A8A8A8A8A8A8A8A8A8A8",
      INIT_56 => X"767676767676767676767676767676767676767676767676767676767676714C",
      INIT_57 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_58 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_59 => X"7777767676767676767676767676767676767676767676767676767676767676",
      INIT_5A => X"7676767676767252514D52527676767676767676767676767676767676767676",
      INIT_5B => X"DADADADADADADADADADADADADADADADABABABADABAB6B6B6916D49494D727676",
      INIT_5C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_60 => X"A8A8888868688C91B1D5DADADADADADADADADADADADADADADADADADADADADADA",
      INIT_61 => X"4464688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACA8A8",
      INIT_62 => X"A8A8A8A8A8A8A8A8A8A8A8888888888864644444442424242424242424242444",
      INIT_63 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_64 => X"20202020202020202024242424242444444464648888A8A8A8A8A8A8A8A8A8A8",
      INIT_65 => X"7676767676767676767676767676767676767676767676767676767676767128",
      INIT_66 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_67 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_68 => X"7777767676767676767676767676767676767676767676767676767676767676",
      INIT_69 => X"7676767676767676765252767676767676767676767676767676767676767676",
      INIT_6A => X"DADADADADADADADADADADADADADADADABABADABABAB6B6B6B5914D494D717676",
      INIT_6B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6F => X"A8888868688C91B5D5DADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_70 => X"4444648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACAC",
      INIT_71 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888686444444444242424242424242444",
      INIT_72 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_73 => X"2020202020202020202424242424242420444464648888A8A8A8A8A8A8A8A8A8",
      INIT_74 => X"767676767676767676767676767676767676767676767676767676767676714C",
      INIT_75 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_76 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_77 => X"7777777776767676767676767676767676767676767676767676767676767676",
      INIT_78 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_79 => X"DADADADADADADADADADADADADADADADADADADABABABAB6B6B6916D49494D7676",
      INIT_7A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7E => X"888868688C91B1D5DADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7F => X"444464648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8A8A8ACACACACAC",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__24_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__24_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized38\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized38\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized38\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized38\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__8_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888886868644444444424242424242444",
      INIT_01 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_02 => X"2020202020202020202024202424242420244464648888A8A8A8A8A8A8A8A8A8",
      INIT_03 => X"7676767676767676767676767676767676767676767676767676767676767648",
      INIT_04 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_05 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_06 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_07 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_08 => X"DADADADADADADADADADADADADADADADADADADABADABAB6B6B6B5914D484D7276",
      INIT_09 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0D => X"8868688C91B5D5DADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0E => X"444444648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8A8A8A8A8A8A888",
      INIT_0F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888686464444444442420202044",
      INIT_10 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_11 => X"202020202020202020202024242424242020444464648888A8A8A8A8A8A8A8A8",
      INIT_12 => X"767676767676767676767676767676767676767676767676767676767676764D",
      INIT_13 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_14 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_15 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_16 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_17 => X"DADADADADADADADADADADADADADADADADADADABADADADAB6B6B6916D484D7176",
      INIT_18 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_19 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1C => X"68688C91B5D6DADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1D => X"404044646488A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACA8A8A8A8A8A888",
      INIT_1E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888888888646444444444404040",
      INIT_1F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_20 => X"202020202020202020202020242424242024444444646488A8A8A8A8A8A8A8A8",
      INIT_21 => X"7676767676767676767676767676767676767676767676767676767676767148",
      INIT_22 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_23 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_24 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_25 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_26 => X"DADADADADADADADADADADADADADADADADADADADADADADAB6B6B6B56D4C484D76",
      INIT_27 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_28 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_29 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2B => X"688C91B5D6DADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2C => X"40404044648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACA8A8A8888888",
      INIT_2D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888888864644444444040",
      INIT_2E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_2F => X"20202020202020202020202024242424242424404444648488A8A8A8A8A8A8A8",
      INIT_30 => X"767676767676767676767676767676767676767676767676767676767676714C",
      INIT_31 => X"7777777777777776767676767676767676767676767676767676767676767676",
      INIT_32 => X"7676767676767676767676767676767676767676767676767777767676767676",
      INIT_33 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_34 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_35 => X"DADADADADADADADADADADADADADADADADADADADADADABAB6B6B6B5914C484D71",
      INIT_36 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_37 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_38 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_39 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3A => X"8C91B5D5DADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3B => X"44404444648488A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACA888888868",
      INIT_3C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888886464644444",
      INIT_3D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_3E => X"242424202420242020202024242424242424242024444464888888A8A8A8A8A8",
      INIT_3F => X"7676767676767676767676767676767676767676767676767676767676769648",
      INIT_40 => X"7777777777777676767676767676767676767676767676767676767676767676",
      INIT_41 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_42 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_43 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_44 => X"DADADADADADADADADADADADADADADADADADADADADADABAB6B6B6B6916D484971",
      INIT_45 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_46 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_47 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_48 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_49 => X"8DB1B5DADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4A => X"44444464646488A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACAC888888688C",
      INIT_4B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888888888686464",
      INIT_4C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_4D => X"242424242424242420202424242424242424242424244444648888A8A8A8A8A8",
      INIT_4E => X"767676767676767676767676767676767676767676767676767676767676964D",
      INIT_4F => X"7777777777777676767676767676767676767676767676767676767676767676",
      INIT_50 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_51 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_52 => X"7296767676767676767676767676767676767676767676767676767676767676",
      INIT_53 => X"DADADADADADADADADADADADADADADADADADADADADADABADAB6D6B6B5714D494D",
      INIT_54 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_55 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_56 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_57 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_58 => X"B1B5DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_59 => X"6464646464848888A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACAC888868688C8D",
      INIT_5A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888888888",
      INIT_5B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5C => X"2424242424242424242424242424242024242424242444446464888888A8A8A8",
      INIT_5D => X"7676767676767677767776767676767676767676767676767676767676769648",
      INIT_5E => X"7777777777777676767676767676767676767676767676767676767676767676",
      INIT_5F => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_60 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_61 => X"7196967676767676767676767676767676767676767676767676767676767676",
      INIT_62 => X"DADADADADADADADADADADADADADADADADADADADADADADADADAD6B6B6916D484D",
      INIT_63 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_64 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_65 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_66 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_67 => X"D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_68 => X"88888888888888A8A8A8A8A8A8A8A8A8A8ACACACACACACACAC888888688C8DB1",
      INIT_69 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888",
      INIT_6A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_6B => X"2424242424242424242424242424242020202424242444444464888888A8A8A8",
      INIT_6C => X"767676767676767776777676767676767676767676767676767676767676964C",
      INIT_6D => X"7677767676767676767676767676767676767676767676767676767676767676",
      INIT_6E => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_6F => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_70 => X"4D72969696767676767676767676767676767676767676767676767676767676",
      INIT_71 => X"DADADADADADADADADADADADADADADADADADADADADADADADADAD6B6B695714849",
      INIT_72 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_73 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_74 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_75 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_76 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_77 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACAC88888868888DB1B5",
      INIT_78 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_79 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_7A => X"24242424242424242424242024242420242020242424244444446468888888A8",
      INIT_7B => X"7676767676767676767676767676767676767676767676767676767676769648",
      INIT_7C => X"7777767676767676767676767676767676767676767676767676767676767676",
      INIT_7D => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_7E => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_7F => X"4D72769696967676767676767676767676767676767676767676767676767676",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__8_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized39\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized39\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized39\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized39\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__34_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADAD6B6B6916D48",
      INIT_01 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_02 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_03 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_04 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_05 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_06 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACAC88888868888DB1B5DA",
      INIT_07 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_08 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_09 => X"24242424242424242424242424202420202024242424242044444464888888A8",
      INIT_0A => X"767676767676767676767676767676767676767676767676767676767676964D",
      INIT_0B => X"7777777776767676767676767676767676767676767676767676767676767676",
      INIT_0C => X"767676767676767676767A7A7A7A767676767676767676767676767676767676",
      INIT_0D => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_0E => X"4D71769696969676767676767676767676767676767676767676767676767676",
      INIT_0F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADAD6B6B6956D48",
      INIT_10 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_11 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_12 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_13 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_14 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_15 => X"ACA8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACAC88888888888DB1B6DADA",
      INIT_16 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_17 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_18 => X"2424242424242424242424242420202020202424242424204044446464888888",
      INIT_19 => X"7676767676767676767676767676767676767676767676767676767676769648",
      INIT_1A => X"7677777776767676767676767676767676767676767676767676767676767676",
      INIT_1B => X"7676767676767676767676767A767A7676767676767676767676767676767676",
      INIT_1C => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_1D => X"494D729696969696967676767676767676767676767676767676767676767676",
      INIT_1E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADAB6B6B5914D",
      INIT_1F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_20 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_21 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_22 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_23 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_24 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACA888886868888DB1B5DADADA",
      INIT_25 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_26 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_27 => X"2424242424242424242424242424202020202024202020202040444464848888",
      INIT_28 => X"767676767676767676767676767676767676767676767676767676767696964D",
      INIT_29 => X"767676767776967696969696767676769A967676767676767676767676767676",
      INIT_2A => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_2B => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_2C => X"484D719696969696767676767676767676767676767676769676767676767676",
      INIT_2D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADAB6B6B6916D",
      INIT_2E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_30 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_31 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_32 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_33 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACAC88886868688DB1B5D6DADADA",
      INIT_34 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_35 => X"88A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_36 => X"2020202424242424202020242424242020202024202420202020444464648888",
      INIT_37 => X"7676767676767676767676969676767676767676767676767676767676969648",
      INIT_38 => X"7676767676767676969696967676969A9A9A9A9A967676767676767676767676",
      INIT_39 => X"7676767676767676767676767676767676767676767676767676769676767676",
      INIT_3A => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_3B => X"49284D7296969696967676767676767676767676767676769676767696767676",
      INIT_3C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADABAB6B6B671",
      INIT_3D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_40 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_41 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_42 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888886868688DB1B5D6DADADADA",
      INIT_43 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_44 => X"8888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_45 => X"2020202020202424202020202020242424202420202020202020244444646488",
      INIT_46 => X"9A9A9A9A9A9A96969A9A9A9A9A9A9A9A9A96967676767696969676769696964D",
      INIT_47 => X"9696969697969696969696969A9A9A9A9A9A9A9A9A9696969696969696969696",
      INIT_48 => X"7676767676767676767676767676767676767676767676767676969696969696",
      INIT_49 => X"7676767676767676767676767676767676767676767676769696969676769696",
      INIT_4A => X"4D284D7296969696969676769696767676767676767676769696767676767676",
      INIT_4B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADAB6B6B691",
      INIT_4C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_50 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_51 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888886868688CB1B5D6DADADADADA",
      INIT_52 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_53 => X"8888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_54 => X"2020202020202024202024202020242424202020202020202020202444444464",
      INIT_55 => X"9B9B9B9B9B9B9A9A9A9A9A9A9A9A9A969A969676767696969696969696969648",
      INIT_56 => X"9697979797979797969696969A9A9A9A9A9A9A9A9A9A9A969A969A9A9A969A9A",
      INIT_57 => X"7676767676767676767676767676767696969696969696969696969A9B9A9676",
      INIT_58 => X"7676767676767676767676767676767676767676767676969696969676969696",
      INIT_59 => X"6D484D71969A9696969696969696969676767676767676769696767676767676",
      INIT_5A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADAB6B6B691",
      INIT_5B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_60 => X"A8A8A8A8A8A8A8A8A8A8ACACACA8ACA8A888888868688CB1B5D6DADADADADADA",
      INIT_61 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_62 => X"648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_63 => X"2020202020202024202020202020242420242424242020202420202020444464",
      INIT_64 => X"96969A9A96969A9A9A9A9A9A9A9A96969696969696969696969696969696964D",
      INIT_65 => X"979796969696969696969A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_66 => X"9A9A767676767676969696969696969696969696969696969696969696969696",
      INIT_67 => X"9696969676767676767676767676767676767676969696969A96969696969696",
      INIT_68 => X"914C486D96969696969696769696767676769676767676769696767676769696",
      INIT_69 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADAB6B6B6B5",
      INIT_6A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6F => X"A8A8A8A8A8A8A8A8A8A8A8ACA8ACA8A8A8888868688CB1B5D5DADADADADADADA",
      INIT_70 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_71 => X"64648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_72 => X"2020202020202020202020202020202024242424242024242020202020244444",
      INIT_73 => X"9A9B9B9B9B9B9A9A9A9A9A969A96969696969696969696969696969696969648",
      INIT_74 => X"969796969696969697979A9A9A9A9A9A9B9B9A9A9A9A9A9A9A9A9A9A9A9A9A9B",
      INIT_75 => X"9B9B9A9A9A9A9A7696969696969696969696969A9A9A9A9A9696969696969696",
      INIT_76 => X"9696969696969696769696969696969696969696969696969696969696969696",
      INIT_77 => X"916D484D71969696969696969696767676769676967676969696969696969696",
      INIT_78 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADAB6B6B6B6",
      INIT_79 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7E => X"A8A8A8A8A8A8A8A8A8A8A8A8ACACACA8888868688CB1B5D6DADADADADADADADA",
      INIT_7F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__34_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__34_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__14_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADAB6B6B6B6",
      INIT_01 => X"B6B6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_02 => X"767676767676969696969A9A96969A9A9A9A9A9ABAB69692716D4D4D6D7191B6",
      INIT_03 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_04 => X"5757575757575757565656565656565676767676767676767676767676767676",
      INIT_05 => X"9696969696969696969696969696969696969696969696969696969696969648",
      INIT_06 => X"9797979797979797969696969696969696969797979796969796969696969696",
      INIT_07 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_08 => X"9797969696969696969696979696969696969696969696969696969696969797",
      INIT_09 => X"BABABABABABABABABABABABABABABABAB6B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7",
      INIT_0A => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_0B => X"DADADADADADADADADADADADADADADABADAB6B6B6B6716D6D96B6BAB6B6B6B6BA",
      INIT_0C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0D => X"B5B5B5B5B5B5B5D5B5D6DADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0E => X"B6B6B6B6B6B6B6D6D6DADADAD6D6D6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_0F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADAD6B6B6B6B5B6",
      INIT_10 => X"B6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_11 => X"7676767676769A9A9A9A9A9A96969696969696969696716D6D6D6D6D91B5B6B6",
      INIT_12 => X"7676767676767676767676767676767776767676767676767676767676767676",
      INIT_13 => X"5757575757575757565656565656565656767676767676767676767676767676",
      INIT_14 => X"969696969696969696969696969696969696969696969696969696969696964C",
      INIT_15 => X"9797979797979797979696969696969696969696969696969796969696969696",
      INIT_16 => X"9797979797979797979797979797979796969696979797979797979797979797",
      INIT_17 => X"9696969696969696969696969696969696969696969696969696969697979797",
      INIT_18 => X"BABABABABABABABABABABABAB6B6B6B6BBBBBABAB6BBBABBB7B7B7B7B7B7B7B7",
      INIT_19 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_1A => X"DADADADADADADADADADADADADADADABABAB6B6B6916D6D91B6BABABAB6B6B6BA",
      INIT_1B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1C => X"B5B5B5B5B5B5B5B5B5B5B6D6DADADADADADADADADADADADADADADADADADADADA",
      INIT_1D => X"B5B5B5B6B6B6B6B6D6DADADAD6D6D6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_1E => X"DADADADADADADADADADADADADADADADADADADADADADAD6B6D6B6B6B6B5B5B5B5",
      INIT_1F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_20 => X"76769A9A9A969A9A9A9A9A9A9A9A9A969696969271716D4D6D6D91B6B6B6DADA",
      INIT_21 => X"7676767676767676777776767676767676767676767676767676767676767676",
      INIT_22 => X"5757575757575757565656565656565676767676767676767676767676767676",
      INIT_23 => X"9697979797979797979797979797969796969696969696969796969696969648",
      INIT_24 => X"9797979797979797979696969696969696969696969696969797969696969696",
      INIT_25 => X"9797979797979797979797979797969796969696979797979797979797979797",
      INIT_26 => X"9696969696969696969696969696969696969696969696969696969697979797",
      INIT_27 => X"BABABABABABABABABABABAB6B6B6B6B6B6B69696969696969697979797979797",
      INIT_28 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_29 => X"DADADADADADADADADADADADADADADABAB6B6B6B5916D6D92B6BABABABAB6B6BA",
      INIT_2A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2B => X"B5B5B5B5B5B5B5B5B5B5B5B6D6DADADADADADADADADADADADADADADADADADADA",
      INIT_2C => X"B5B5B5B5B6B6B6B6B6B6D6D6D6D6D6D6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_2D => X"DADADADADADADADADADADADADADADADADADADADAD6D6B6B6B6B6B5B5B5B5B5B5",
      INIT_2E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2F => X"7A9A9A9A9A9A9A9A9A9A9A9A9A969696969671714D4D6D6D9191B6B6B6DADADA",
      INIT_30 => X"767676767676767677767676767676767676767676767676767676767676767A",
      INIT_31 => X"5757575757575757565656565656565676767676767676767676767676767676",
      INIT_32 => X"979797979797979797979797979797969696969696969696979696969696966D",
      INIT_33 => X"9797979797979797979696969696969697969696969696969696969696969696",
      INIT_34 => X"9797979797979797979796969696969696969696969696969696969797979797",
      INIT_35 => X"9696969696969696969696969696969696969696969696969696979797979797",
      INIT_36 => X"BABABABABAB7BABABAB6B6BBB6B6B6B6B6B696B6B6B6B6B69697979797979797",
      INIT_37 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_38 => X"DADADADADADADADADADADADADADADABAB6B6B6956D6D7196BABBBABABABABABA",
      INIT_39 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3A => X"B5B5B5B5B5B5B5B5B5B5B5B6B6D6D6D6DADADADADADADADADADADADADADADADA",
      INIT_3B => X"B5B5B5B5B5B5B5B6B6B6B6B6D6D6D6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_3C => X"DADADADADADADADADADADADADADADADADADAD6D6B6B6B6B6B5B5B5B5B5B5B5B5",
      INIT_3D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3E => X"9A9A9A9A9A9A9A9A9A9A9A9A9696969271714D4D4D6D9191B6B6B6B6DADADADA",
      INIT_3F => X"7676767676777676777676767676767676767676767676767676767676767696",
      INIT_40 => X"5757575757565656565656567676767676767676767676767676767676767676",
      INIT_41 => X"9797979797979797979797979797979796969696969696969796969696969648",
      INIT_42 => X"9797979797979797969696969696969696969696969697979696969696979696",
      INIT_43 => X"9797979797979797979796969696969696969696969696969696969697979797",
      INIT_44 => X"9696969696969696969696969696969696969696969696969696979797979797",
      INIT_45 => X"BABABABAB7B7BABABAB6B6B6B6B6B69696969696969696969696969696969696",
      INIT_46 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_47 => X"DADADADADADADADADADADADADADADABAB6B6B6916D6D91B6BABABABABABABABA",
      INIT_48 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_49 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6B6B6D6DADADADADADADADADADADADADADA",
      INIT_4A => X"B5B5B5B5B5B5B5B5B5B5B5B6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_4B => X"DADADADADADADADADADADADADADAD6B6D6D6B6B6B6B6B5B5B5B5B5B5B5B5B5B5",
      INIT_4C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4D => X"9A969A9A9A9A9A9A9A9A9A96969671716D4D4D6D9191B5B6B6BADADADADADADA",
      INIT_4E => X"7676767676767676767676767676767676767676767676767676767676769696",
      INIT_4F => X"5757575656565656565656567676767676767676767676767676767676767676",
      INIT_50 => X"969697979797979797979797979796969696969696969697979696969696966D",
      INIT_51 => X"9797979797979797979696979696969697969696969696969797979697969696",
      INIT_52 => X"9696969696969696979797979797979696969696979797979696969696969696",
      INIT_53 => X"9696969696969696969796979697969696969696969696969696969696969696",
      INIT_54 => X"BABABABABABABBBBB6B6B6B69696969696969696969696969696969696969696",
      INIT_55 => X"BBBABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_56 => X"DADADADADADADADADADADADADADADAB6B6B6B5714D6D96B6BABABABABABABABA",
      INIT_57 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_58 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6D6D6D6D6D6DAD6DADADADADADADA",
      INIT_59 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_5A => X"DADADADADADADADADADADADADADADAD6B6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_5B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5C => X"96969A9A9A9A9A9A9A96969692716D4D4D6D9191B6B6B6B6BADADADADADADADA",
      INIT_5D => X"7676767676767676767676767676767676767676767677777676767676769696",
      INIT_5E => X"5656767676767676767676767676767676767676767676767676767676767676",
      INIT_5F => X"979797979797979797979797979797969696969696969696969696969696964C",
      INIT_60 => X"9797979797979797979697979696969696969796969696969697979796969697",
      INIT_61 => X"9696969696969696979797979797969696969697979797979696969696969697",
      INIT_62 => X"9696969696969696979797979797979696969696969696969696969696969696",
      INIT_63 => X"BABABABABABABBBBB6B6B6B69696969696969696969696969696969696969696",
      INIT_64 => X"BBBBBBBABABABABABABABABABABABABABABABABABABABABABABABABABAB6BABA",
      INIT_65 => X"DADADADADADADADADADADADADADADAB6B6B6916D6D91B6B6BABABABABABABBBB",
      INIT_66 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_67 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5D6D6D6D6D6D6D6DADADADADADA",
      INIT_68 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_69 => X"DADADADADADADADADADADAD6D6D6B6B6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_6A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6B => X"9696969A9A969A9A969671716D6D6D6D7191B6B6B6DADADADADADADADADADADA",
      INIT_6C => X"7676767676767676767676767676767676767676767676767676767676769696",
      INIT_6D => X"5656767676767676767676767676767676767676767676767676767676767676",
      INIT_6E => X"979797979797979797979797979696979796969697969796969696969696966D",
      INIT_6F => X"9797979797979797979696969696969696969696969696969797979797979797",
      INIT_70 => X"9797979797979797979797979797979797979797979797979797979797969797",
      INIT_71 => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_72 => X"BABABABABABABABAB6B6B6B69696969696969696969696969696969696969696",
      INIT_73 => X"BBBBBBBABABABABABBBBBABABABABABABABABABABBBBBABABABABABABABABABA",
      INIT_74 => X"DADADADADADADADADADADADADADADAB6B6B6916D6D91B6BABABABABABABABABB",
      INIT_75 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_76 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5D5D5D5D5D6D6D6DADADADA",
      INIT_77 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_78 => X"DADADADADADADADADADAD6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_79 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7A => X"9696969A9A96969692716D4D6D6D719196B6BABADADADADADADADADADADADADA",
      INIT_7B => X"76767777767676767676767676767676767676767676767676767676969A9696",
      INIT_7C => X"7676567676767676767676767676767676767676767676767676767676767676",
      INIT_7D => X"979797979797979797979797979797979696969696979696979696969696964C",
      INIT_7E => X"9797979797979797979797979696969696969696969696969697979796969696",
      INIT_7F => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__14_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__14_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized40\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized40\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized40\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized40\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__46_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4464888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_01 => X"2020202020202420202020202020202024242424242424242020202020244444",
      INIT_02 => X"9A9A9A9A9A9A9A9696969696969696969696969696969696969696969696964D",
      INIT_03 => X"9696969697979A9A9B9B9B9B9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_04 => X"9B9B9B9B9B9B9B9A9A969A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_05 => X"9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_06 => X"95714C4D71969696969696969696767696969696969696969696969696969A9A",
      INIT_07 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADAB6B6B6B6",
      INIT_08 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_09 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0D => X"A8A8A8A8A8ACA8A8A8A8A8A8ACA8A8888868688CB1B5D6DADADADADADADADADA",
      INIT_0E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0F => X"4444648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_10 => X"2020202020202020202020202020202020202020202424242020202020242424",
      INIT_11 => X"969696969A9A9696969696969696969696969696969696969696969696969648",
      INIT_12 => X"9797969697979A9A9B9B9B9B9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_13 => X"9B9B9B9B9B9B9B9B969696969A969A969A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_14 => X"9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_15 => X"B5914D484D769696969696969696969696969696969696969696969696969696",
      INIT_16 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADABAB6B6B6",
      INIT_17 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_18 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_19 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1C => X"A8A8A8A8A8ACACA8A8A8A8A8ACA8888868686C91B5DADADADADADADADADADADA",
      INIT_1D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_1E => X"444444648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_1F => X"2020202020202020202020202020202020202024242424242020202020202424",
      INIT_20 => X"96969696969A969A96969A9A9A9A96969696969696969696969696969696964C",
      INIT_21 => X"9A9B9B9B9B9B9B9B9B9B9B9B9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_22 => X"96969A9A9A9A9A9A9A9696969A9A9A9A9A9A9B9B9A9A9A9A9B9B9B9B9A9A9A9A",
      INIT_23 => X"96969696969696969A9696969A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A969A",
      INIT_24 => X"B6916D484D71969696969696969696969696969696969696969696969696969B",
      INIT_25 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADABABAB6B6",
      INIT_26 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_27 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_28 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_29 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2B => X"A8A8A8A8A8A8ACACA8ACA8ACA8888868688C91B5D6DADADADADADADADADADADA",
      INIT_2C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_2D => X"2444446464888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_2E => X"2020202024202424242424242024202024202020202424202420202020242424",
      INIT_2F => X"969696969696969696969A9A9A9A9A9A96969696969696969696969696969648",
      INIT_30 => X"9B9B9B9B9B9B9B9B9B9B9B9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_31 => X"96969A9A9A9A9A9A969696969A9A9A9A9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_32 => X"9B9B9A9B969696969A9A9A969A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A969A",
      INIT_33 => X"B6B6714D4D4D7296969696969696969696969696969696969696969696969696",
      INIT_34 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADABABABAB6",
      INIT_35 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_36 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_37 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_38 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_39 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3A => X"A8A8A8A8A8ACACA8ACACACA8888888688C91B5D6DADADADADADADADADADADADA",
      INIT_3B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_3C => X"242044446464888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_3D => X"2020202024242424242424242424202020202020202420202020202020202424",
      INIT_3E => X"96969696969696969A9A9A9A9A9A9A969696969696967676767676767676954C",
      INIT_3F => X"9A9A9A9A9A9A9A9B9B9B9B9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_40 => X"969696969B9B9B9B9A9A9A9A9B9B9B9B9B9B9B9B9B9B9B9B9A9A9A9A9A9A9A9A",
      INIT_41 => X"9B9B9A9B9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A969A9A96969696",
      INIT_42 => X"B6B6916D4D4D7196969696969A9A9A969A96969A9A9696969696969696969A9A",
      INIT_43 => X"DADADADADADADADADADADADADADADADADADADADADADADABADADADADABABABAB6",
      INIT_44 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_45 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_46 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_47 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_48 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_49 => X"A8A8A8ACACACACACACACA8888868688C91B5B6DADADADADADADADADADADADADA",
      INIT_4A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_4B => X"20242044446464888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_4C => X"2020202020202024202020242020202020202020202020202020202020202024",
      INIT_4D => X"969696969A9A969A9A9A9A9A9A9A9A9A96969696967676767272727272727148",
      INIT_4E => X"9A9B9B9B9B9B9B9B9B9B9B9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A96",
      INIT_4F => X"9A9B9B979B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9A9A9A9A",
      INIT_50 => X"9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_51 => X"B6B695714D494D76969696969A9A9A9696969A9A9A9A9A9A9A969696969A9A9A",
      INIT_52 => X"DADADADADADADADADADADADADADADADADADADADADADADABADADADADABABADABA",
      INIT_53 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_54 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_55 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_56 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_57 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_58 => X"A8ACACA8ACACACACACAC888868688C91B5D6DADADADADADADADADADADADADADA",
      INIT_59 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACA8A8",
      INIT_5A => X"2020202044446464888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_5C => X"969A96969696969A9A9A9A9A9A9A9A9A96967676767252525252525252717148",
      INIT_5D => X"9A9A9A9A9A9A9A9B9B9B9B9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_5E => X"9A9B9B9B9B9B9B9B9A9A9A9A9B9A9B9B9B9B9B9B9B9B9B9B9A9A9A9A9A9A9A9A",
      INIT_5F => X"9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_60 => X"B6B6B6916D484D719696969696969696969A9A9A9A9A9A9A96969696969A9A9A",
      INIT_61 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADABA",
      INIT_62 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_63 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_64 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_65 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_66 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_67 => X"ACA8ACACACACA8AC88888868688C91B5D5DADADADADADADADADADADADADADADA",
      INIT_68 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_69 => X"242424242444446464888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_6A => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6B => X"969A9A9A9A9A9A9A9A9A9A9A9A9A9A967676767251514D4D5252525151517128",
      INIT_6C => X"9A9A9A9A9A9A9A9A9B9B9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_6D => X"9A9A9A9B9B9B9B9B9B9A9A9A9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9A9A9A9A",
      INIT_6E => X"9A9A9A9A9A9A9A9A9A9B9B9B9B9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_6F => X"B6B6B6B5714D4D719696969696969696969A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_70 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_71 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_72 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_73 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_74 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_75 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_76 => X"A8A8A8A8A8ACA888888868686C91B1B5DADADADADADADADADADADADADADADADA",
      INIT_77 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_78 => X"20202020202444446464888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_79 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_7A => X"9A9A96969A9A9A9A9A9A9A9A9A9676767272514D2D2D2D2D2D4D4D4D4D4D6D28",
      INIT_7B => X"9A9B9A9A9B9B9A9B9B9B9B9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_7C => X"9A9A9A9A9A9B9A9A9A9A9A9A9A9A9B9B9B9B9B9B9B9B9B9B9B9B9B9B9A9A9A9A",
      INIT_7D => X"9A9A9A9A9A9A9A9A9B9A9A9A9B9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_7E => X"DAB6B6B6916D494D7296969696969696969A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_7F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__46_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__46_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized41\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized41\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized41\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized41\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__31_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_01 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_02 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_03 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_04 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_05 => X"A8A8A8A8A8A8A8888868688C8DB1B5D6DADADADADADADADADADADADADADADADA",
      INIT_06 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_07 => X"2020202020242444446464888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_08 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_09 => X"9A9A9A9696969A9A9696967676767672514D4D2D2D2D2D2D2D2D2D2D4D4D4D24",
      INIT_0A => X"9B9B9B9B9B9B9B9B9B9B9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_0B => X"9A9A9A9A9A9A9A9A9A9A9A9A9A9A9B9B9B9B9B9B9B9B9B9B9A9B9B9B9B9B9A9B",
      INIT_0C => X"9A9A9A9A9A9A9A9A9A9B9B9B9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_0D => X"DAB6B6B6956D4D4D71969A9A96969A9A96969A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_0E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_10 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_11 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_12 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_13 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_14 => X"A8A8A8A8A88888886868688DB1B5B6DADADADADADADADADADADADADADADADADA",
      INIT_15 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_16 => X"20202020202024204444646488888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_17 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_18 => X"9A9A9A9696969676967676765251514D2D2D2D29292D2D2D2D2D2D2D2D4D4D24",
      INIT_19 => X"9A9A9A9A9A9A9A9A9B9B9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_1A => X"9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9B9B9B9A9A9A9A",
      INIT_1B => X"9A9A9A9A9A9A9A9A9B9B9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_1C => X"DAB6B6B6B6914D4D6D72969A96969A9A9A9A969A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_1D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_20 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_21 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_22 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_23 => X"A8A8A8A8A888886868688DB1B5D6DADADADADADADADADADADADAD6B5B5B5DADA",
      INIT_24 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_25 => X"20202020202020204044446468888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_26 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_27 => X"9A969696967676767672525251512D2D2D2929292D2D2D2D2D2D2D2D2D4D4D04",
      INIT_28 => X"9A9A9A9A9A9A9A9A9B9B9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_29 => X"9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9B9A9A9B9B9A9A9A9A9B9B9A9A9A9A",
      INIT_2A => X"9A9A9A9A9A9A9A9B9B9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_2B => X"DABAB6B6B6916D494D72969696969A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_2C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_30 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_31 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_32 => X"A8A8A8A888886868688DB1B5DADADADADADADADADADADADADAB5B19191B5B6DA",
      INIT_33 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_34 => X"20202020202020204040444464688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_35 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_36 => X"9696767676767652525251512D2D2D2D29292D2D2D2D2D2D2D2D2D2D2D4D4D24",
      INIT_37 => X"9A9A9A9A9A9A9A9A9B9B9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_38 => X"9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_39 => X"9A9A9A9A9A9A9A9B9B9B9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_3A => X"BABAB6B6B6B6914D4D71969696969A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_3B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADABADA",
      INIT_3C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_40 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_41 => X"A8A8A888886868688D91B5B9DADADADADADADADADADAB6B5B5916C6C6D91B5DA",
      INIT_42 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_43 => X"2020202020202020204040444464888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_44 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_45 => X"767676767252525251514D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D4D4D04",
      INIT_46 => X"9B9B9B9B9B9B9B9B9B9B9B9B9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A96",
      INIT_47 => X"9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9B9B9B9B9B9B9B9B",
      INIT_48 => X"9A9A9A9A9A9A9A9A9B9B9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_49 => X"BABAB6B6B6B6916D4D4D729696969A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_4A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_50 => X"A8A8A8886868688CB1B5B5DADADABABADAD6DADAD6B5B5916C6848688D91B5DA",
      INIT_51 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8ACA8A8A8A8A8A8",
      INIT_52 => X"2020202020202024444440404464648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_53 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_54 => X"7676765252515151512D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D4D24",
      INIT_55 => X"9B9A9A9A9A9A9A9A9B9B9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A969676",
      INIT_56 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9A9A9B9B9B9B",
      INIT_57 => X"9A9A9A9A9A9A9A9A9B9B9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_58 => X"BABAB6B6B6B6916D4D4D719696969A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_59 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADABABABADADA",
      INIT_5A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5F => X"A8A8888868688CB1B5B5BADADAB9BAB6D6D6D6D6B5B1916C4848486C91B5DADA",
      INIT_60 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8A8A8A8A8A8",
      INIT_61 => X"2020202020202444444444404044646488A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_62 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_63 => X"76525251515151514D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D4D04",
      INIT_64 => X"9A9B9A9A9A9A9A9A9B9B9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A96967676",
      INIT_65 => X"9B9B9B9B9B9B9B9B9B9A9A9A9A9A9A9B9A9B9B9B9B9B9A9B9B9B9B9B9B9B9B9B",
      INIT_66 => X"9A9A9A9A9A9A9A9A9A9B9A9A9A9A9A9A9A9A9A9A9A9B9B9B9B9B9A9B9A9B9A9B",
      INIT_67 => X"BABABAB6B6B6B6916D4D4D7296969A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_68 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_69 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6E => X"A8888868688C91B5B6BABABAB9B9B5B6DAB6B5B1918D6C4848486C91B5DADADA",
      INIT_6F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_70 => X"202020242020244444444444444444648488A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_71 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_72 => X"5252515151515151514D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D4D24",
      INIT_73 => X"9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9676767652",
      INIT_74 => X"9B9B9B9B9B9B9B9B9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9B9A9B",
      INIT_75 => X"9A9A9A9A9A9A9A9A9B9B9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_76 => X"DABABABAB6B6B691714D4D7296969A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_77 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_78 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_79 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7D => X"888868688C91B1B5DABABABAB9B9B5D5B5B1916C68684848486C91B5D6DADADA",
      INIT_7E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_7F => X"2020242420204444444444444440404464848888A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__31_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__31_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized42\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized42\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized42\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized42\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__43_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_01 => X"52515151515151514D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D4D04",
      INIT_02 => X"9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A967676765252",
      INIT_03 => X"9A9B9B9B9A9B9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_04 => X"9A9A9A9A9A9A9A9A9B9B9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_05 => X"DADAB6BAB6B6B6B5916D4D7196969A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_06 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_07 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_08 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_09 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0C => X"8868688C8DB1B5D9DABAB9B9D9D9D5D5918C6C6848444848688DB5B6DADADADA",
      INIT_0D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888",
      INIT_0E => X"2020242424202444444464644444446464648888A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0F => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_10 => X"5151515151512D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D4D24",
      INIT_11 => X"9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A96767676525252",
      INIT_12 => X"9A9B9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_13 => X"9A9A9A9B9A9B9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_14 => X"DAB6B6B6B6B6B6B6916D4D4D7296BA9A9A9A9A9A9A9A9A9A9B9B9A9A9A9A9A9A",
      INIT_15 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAB6",
      INIT_16 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_17 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_18 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_19 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1B => X"68686C91B1B5D5D9D9D5D5D5B5B5B18D68684848484848486C91B5D6DADADADA",
      INIT_1C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888",
      INIT_1D => X"2020202020202044444464646464646464848488A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_1E => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_1F => X"5152515151312D2D2D2D2D2D292D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D4D04",
      INIT_20 => X"9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A969A96767652525151",
      INIT_21 => X"9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_22 => X"9A9A9A9B9A9B9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_23 => X"B6B59191B5B5B6B6B5714D4D7196BA9A9A9A9A9A9A9A9A9A9A9B9A9A9A9A9A9A",
      INIT_24 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADABAB6B6",
      INIT_25 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_26 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_27 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_28 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_29 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2A => X"686C91B5B5D5D5D9D5D5D5B5B1918C68686468686868486891B5B6DADADADADA",
      INIT_2B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888888868",
      INIT_2C => X"20202020202020204444446468686864848488A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_2D => X"2020202020202020202020202020202020202020202020202020202420202020",
      INIT_2E => X"5251515151312D2D2D2D2D2929292D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D4D24",
      INIT_2F => X"9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A969A969676767652525252",
      INIT_30 => X"9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_31 => X"9A9A9A9A9A9B9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_32 => X"B6916D6D9191B1B6B6916D484D9296BA9A9A9A9A9A9A9A9A9A9B9A9A9A9B9A9A",
      INIT_33 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADAB6B6B6",
      INIT_34 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_35 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_36 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_37 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_38 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_39 => X"6C91B5B5B5D5D5D5B5B5B1908C686864686888886868486C91B5DADADADADADA",
      INIT_3A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888886868",
      INIT_3B => X"202020202020202020444464648888888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_3C => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_3D => X"5251515151312D2D2D2D292929292D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D4D04",
      INIT_3E => X"9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A96767252525252",
      INIT_3F => X"9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9ABA9A9A9A9A",
      INIT_40 => X"9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_41 => X"916D486C6D6D91B5B6B56D484D7196BA9A9A9A9A9A9A9A9A9A9B9A9A9A9A9A9A",
      INIT_42 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADAB6B6B6",
      INIT_43 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_44 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_45 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_46 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_47 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_48 => X"8CB1B5B5D5D5D5B5B18C8C686868646488888C8C6868688DB5B6DADADADADADA",
      INIT_49 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA88888686868",
      INIT_4A => X"2020202020202020204044446488888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_4B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_4C => X"52515151312D2D2D2D292929292D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D4D04",
      INIT_4D => X"9ABA9ABA9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A76765252525252",
      INIT_4E => X"9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9ABA9B9B9B9B9A9A9A9A",
      INIT_4F => X"9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_50 => X"916C4848486D6D91B5B5914D4D7196BA9A9A9A9A9A9A9A9A9A9B9A9A9A9A9A9A",
      INIT_51 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADAB6B6B6",
      INIT_52 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_53 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_54 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_55 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_56 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_57 => X"B1B5B5D5D5B5B5918C6C68646868888888888C8868686C91B5D6DADADADADADA",
      INIT_58 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888886868688C",
      INIT_59 => X"202020202020202020204044446488888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5A => X"2020242020202020202020202020202020202020202020202020202020202020",
      INIT_5B => X"5251512D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D4D04",
      INIT_5C => X"BABABABABABA9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A76765252525252",
      INIT_5D => X"9B9BBBBBBBBBBBBB9B9B9B9BBBBB9B9BBABABABA9ABBBBBB9BBB9B9B9A9A9A9A",
      INIT_5E => X"9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9B9B",
      INIT_5F => X"91484C6D6D6D6D6D91B5916D4D6D96969A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_60 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADABAB6B6B6",
      INIT_61 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_62 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_63 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_64 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_65 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_66 => X"B5B5B5D5B5B1908C686864688888888888888C8868688DB1D6DADADADADADADA",
      INIT_67 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888886868688CB1",
      INIT_68 => X"2020202020202020202020404464688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_69 => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_6A => X"5151512D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D4D04",
      INIT_6B => X"BABABABABABABABA9A9A9A9A9A9A9ABABABA9A9A9A9A9A9A9676765252525252",
      INIT_6C => X"BBBB9B9BBBBBBBBB9B9B9B9B9B9B9B9B9A9A9A9A9ABABA9ABABBBABABABABABA",
      INIT_6D => X"9B9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9ABBBB",
      INIT_6E => X"914C6D71716D6D6D6D9191714D4D7196969A9A9A9A9A9A9A9A9A9A9A9A9A9A9B",
      INIT_6F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADABAB6BAB6",
      INIT_70 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_71 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_72 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_73 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_74 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_75 => X"B5B5B5B5918C68686864688888ACACA8A8888868686891B5DADADADADADADADA",
      INIT_76 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888886868688CB1B5",
      INIT_77 => X"202020202444444444202040444464888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_78 => X"2020202020202020202024202020202020202020202020202020202020202024",
      INIT_79 => X"51512D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D4D04",
      INIT_7A => X"BABABABABABABABA9A9A9A9A9A9ABABABABA9A9A9A9A9A9A9676525252525251",
      INIT_7B => X"BBBBBBBBBBBBBBBB9BBB9BBB9BBB9B9B9ABABABABABABABABABABABABABABABA",
      INIT_7C => X"9A9A9A9ABBBB9B9B9B9B9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9ABBBBBBBBBB",
      INIT_7D => X"6D6D719696916D6D6D9191914D4D6D969A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A",
      INIT_7E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADABAB6B6B5",
      INIT_7F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__43_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__43_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized43\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized43\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized43\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized43\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__52_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_01 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_02 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_03 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_04 => X"B5B5918C6C6868646888888CACACACACAC888868688CB1D6DADADADADADADADA",
      INIT_05 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8886468688CB1B5D5",
      INIT_06 => X"202020244444444444444040404064648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_07 => X"4420202020202020202024242020202020202020202020202020202020202024",
      INIT_08 => X"512D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D4D04",
      INIT_09 => X"BABABABABABABABA9A9A9A9A9A9ABABABABA9A9A9A9A9A9A7676525252525251",
      INIT_0A => X"BBBBBBBBBBBBBBBBBABBBABBBABBBBBBBABABABABABABABABABABABABABABABA",
      INIT_0B => X"BABABABABABABABABBBA9A9A9A9A9A9ABABABABABABABABABABABABABABABABA",
      INIT_0C => X"6D6D91B6B696916D6D6D916D4D4D4D72969A9A9ABABA9A9A9A9A9A9A9A9A9A9A",
      INIT_0D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADABABAB6B6B5",
      INIT_0E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_10 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_11 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_12 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_13 => X"918C6C68686464688888ACACACACACACA8888868688DB5DADADADADADADADADA",
      INIT_14 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8886464688CB1B5B5B5",
      INIT_15 => X"202020244444444444444440404044648488A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_16 => X"4444202020202024242424242020202020202020202020202020202020202020",
      INIT_17 => X"2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D4D04",
      INIT_18 => X"BABABABABABABABABABABA9A9A9ABABABABA9A9A9A9A9A967676525252525151",
      INIT_19 => X"BABBBBBBBBBBBBBBBABABABABABBBBBABABABABABABABABABABABABABABABABA",
      INIT_1A => X"BABABABABABABABABABA9A9A9ABABABABABABABABABABABABABABABA9A9A9A9A",
      INIT_1B => X"4C4D91B696B696716D6D6D6D48284971969ABA9ABABA9A9A9A9A9A9A9A9A9ABA",
      INIT_1C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADABABABAB6B695",
      INIT_1D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_20 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_21 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_22 => X"6C68646464648888A8ACACACACACACACA88868686C91B5DADADADADADADADADA",
      INIT_23 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8888864688CB1B5B5B190",
      INIT_24 => X"20202424444444446464644444404064648888A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_25 => X"6444442020202020242424202020202020202020202020202020202020202020",
      INIT_26 => X"2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D4D04",
      INIT_27 => X"BABABABABABABABABABABABA9ABABABABABABA9A9A9A96767652525252515151",
      INIT_28 => X"BABABABABABABABABABABABBBABABABABABABABABABABABABABABABABABABABA",
      INIT_29 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_2A => X"4C6D96B6BABAB695716D6D482824496D9696BA9A9ABABABA9A9A9A9A9A9ABABA",
      INIT_2B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADABABAB6BA91",
      INIT_2C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_30 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_31 => X"68446464688888A8ACACACACACACACAC888868688DB1D6DADADADADADADADADA",
      INIT_32 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888868688891B1B1918C68",
      INIT_33 => X"20202024244444446868686464646464648888A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_34 => X"8864444444202020202020202020202020202020202020202020202020202020",
      INIT_35 => X"2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D4D04",
      INIT_36 => X"BABABABABABA9ABABABABABABABABABABABA9A9A9A9A9676525251515151512D",
      INIT_37 => X"BABABABABABABABABABBBBBBBABABABABABABABABABABABABABABABABABABABA",
      INIT_38 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_39 => X"4C6D96BABABABAB695916D6D4828484D7196BABABABABABA9A9A9A9A9ABABABA",
      INIT_3A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADABAB6B6B691",
      INIT_3B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_40 => X"646468888888ACACACACACA8A8A8ACAC8888686891B5DADADADADADADADADADA",
      INIT_41 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888886868688C91B18C8C6864",
      INIT_42 => X"20202424204444446868886868646464648488A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_43 => X"8868644444202020202020202020202020202020202020202020202024202020",
      INIT_44 => X"2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D4D04",
      INIT_45 => X"BABABABABABABABABABABABABABABABABABA9A9A9A9676765251515151512D2D",
      INIT_46 => X"BABABABABABABABABABABABABABABBBBBABABABABABABABABABABABABABABABA",
      INIT_47 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_48 => X"4971B6BABABABABA9696916D4D28284D7196BABA9ABABABABABABABABABABABA",
      INIT_49 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADABAB6B6B6B691",
      INIT_4A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4F => X"68888888A8A8ACACACACACA8A8A8ACAC8888688DB1D6DADADADADADADADADADA",
      INIT_50 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888686868688C8C8C68646464",
      INIT_51 => X"24202424202040446468888888888484848888A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_52 => X"8888686444442020202020202020242020202020202020202020202024242020",
      INIT_53 => X"2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D04",
      INIT_54 => X"BABABABABABABABABABABABABABABABABABA9A9A9676767251515151512D2D2D",
      INIT_55 => X"BABBBBBBBABABABABABABABABABABBBABABABABABABABABABABABABABABABABA",
      INIT_56 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_57 => X"4971B6BA9ABABA9A96B696916D4828496D96BABABABABABABABABABABABABABA",
      INIT_58 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADAB6B6B6B66D",
      INIT_59 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5E => X"8888A8A8A8A8ACACA8A8A8A8A8A8AC8888686891B5DADADADADADADADADADADA",
      INIT_5F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888686464646468686464646488",
      INIT_60 => X"242424242020204444646888888888888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_61 => X"A888888864444444202020202020202020202020202020202020202024242420",
      INIT_62 => X"2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D29292904",
      INIT_63 => X"BABABABABABABABABABABABABABABABABABA9A9696767652525151512D2D2D2D",
      INIT_64 => X"BABABABABBBBBABABBBBBABABABABABABABABABABABABABABABABABABABABABA",
      INIT_65 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_66 => X"4D92B6BA9A9A9A9ABAB6B696714D49284D7196BABABABABABABABABABABABABA",
      INIT_67 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADAB6B6D6B66D",
      INIT_68 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_69 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6D => X"A8A8A8A8A8A8A8A8A8A8ACA8A8A8888888688CB1D6DADADADADADADADADADADA",
      INIT_6E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888864644444444464446464888888",
      INIT_6F => X"2020202420202044446464888888888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_70 => X"A8A8888888646444402020202020202020202020202020202020202024242424",
      INIT_71 => X"2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D29292929292929292804",
      INIT_72 => X"BABABABABABABABABABABABABABABABABABA9A9696767652525151512D2D2D2D",
      INIT_73 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_74 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_75 => X"4D96BABA9A9A9ABABAB6B6B692714D28297196BABABABABABABABABABABABABA",
      INIT_76 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADAB6B6B6D6B66D",
      INIT_77 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_78 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_79 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7C => X"A8A8A8A8A8A8A8A8A8ACACACA8AC8888686891B5DADADADADADADADADADADADA",
      INIT_7D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888646444444444646464648888A8A8",
      INIT_7E => X"202424242420204040446464888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_7F => X"A8A8A88888886464444420202020202020202020202020202020202424202420",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__52_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__52_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized44\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized44\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized44\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized44\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__40_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2D2D2D2D2D2D2D2D2D2D2D2D2D2D29292D2D2D2D2D2D29292929292929292804",
      INIT_01 => X"BABABABABABABABABABABABABABABABABABA9A96767652525252514D2D2D2D2D",
      INIT_02 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_03 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_04 => X"6D96BABABABABABABABAB6BAB696714D494D9696BABABABABABABABABABABABA",
      INIT_05 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADAB6B6D69148",
      INIT_06 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_07 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_08 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_09 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0B => X"A8A8A8A8A8A8A8ACACACACACA8888868688CB1D6DADADADADADADADADADADADA",
      INIT_0C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888888464644044446464848888A8A8A8A8",
      INIT_0D => X"242424242424202040444464648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0E => X"A8A8888888888864644444242020202020202020202020202020202020202020",
      INIT_0F => X"2D2D2D2D2D2D2D2D2D2D29292D2D29292D292D2D292D29292929292929292804",
      INIT_10 => X"BABABABABABABABABABABABABABABABABA9A9696767252525251512D2D2D2D2D",
      INIT_11 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_12 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_13 => X"6D96BABABABABABABABABABAB6B696714D71969ABABABABABABABABABABABABA",
      INIT_14 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADAB6B6B69148",
      INIT_15 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_16 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_17 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_18 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_19 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1A => X"A8A8A8A8A8A8A8ACACACACA888886868688DB5D6DADADADADADADADADADADADA",
      INIT_1B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888464644444646464888888A8A8A8A8A8",
      INIT_1C => X"242424242424242420444464648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_1D => X"A8A8A88888888888646444442020202020202020242420202020202020202020",
      INIT_1E => X"2D2D2D2D2D2D2D2D2D292929292D29292929292D292929292929292929292804",
      INIT_1F => X"BABABABABABABABABABABABABABABABABA9A9676765252525251512D2D2D2D2D",
      INIT_20 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_21 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_22 => X"6DB6BABABABABABABABABABABABA9696719696BABABABABABABABABABABABABA",
      INIT_23 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADAB6B6B6B69149",
      INIT_24 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_25 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_26 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_27 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_28 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_29 => X"A8A8A8A8A8A8ACACACACACA8888868688DB1B6DADADADADADADADADADADADADA",
      INIT_2A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A88888646464646464888888A8A8A8A8A8A8A8",
      INIT_2B => X"24242424242424202020444464648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_2C => X"A8A8A8A8A8888888886864444420202020202424444444442420202020202020",
      INIT_2D => X"2D2D2D2D2D2D2D2D2D2929292929292929292929292929292929292929292804",
      INIT_2E => X"BABABABABABABABABABABABABABABABABA9A96767252525251514D2D2D2D2D2D",
      INIT_2F => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_30 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_31 => X"71B6BABABABABABABABABABABABABABA9696BABABABABABABABABABABABABABA",
      INIT_32 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADAB6B6B67148",
      INIT_33 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_34 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_35 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_36 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_37 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_38 => X"A8A8A8A8A8A8ACACACACACA8888868688DB5D6DADADADADADADADADADADADADA",
      INIT_39 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A888846464646488888888A8A8A8A8A8A8A8A8",
      INIT_3A => X"20242424242424242020444444648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_3B => X"A8A8A8A8A8A8A888888864644424202020202424444444444444202020202020",
      INIT_3C => X"2D2D2D2D2D2D2D2D2D2929292929292929292909292929292929292929282804",
      INIT_3D => X"BABABABABABABABABABABABABABABABA9A9696765252525151512D2D2D2D2D2D",
      INIT_3E => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_3F => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_40 => X"71B6BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_41 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADAB6B6B66D48",
      INIT_42 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_43 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_44 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_45 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_46 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_47 => X"A8A8A8A8A8ACACACACACAC888868686CB1D6DADADADADADADADADADADADADADA",
      INIT_48 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A88884848488888888A8A8A8A8A8A8A8A8A8A8",
      INIT_49 => X"2024242424242424242424444464648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_4A => X"A8A8A8A8A8A8A888888888646444442420202444444444444444444020202020",
      INIT_4B => X"2D2D2D2D2D2D2D2D2D2929292929292929292929292929292929292929282804",
      INIT_4C => X"BABABABABABABABABABABABABABABABA9A96767252525251514D2D2D2D2D2D2D",
      INIT_4D => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_4E => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_4F => X"91B6BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_50 => X"DADADADADADADADADADADADABADADADADADADADADADADADADADADAD6B6B66D48",
      INIT_51 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_52 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_53 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_54 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_55 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_56 => X"A8A8A8A8A8ACACACACACAC888868688CB1D6DADADADADADADADADADADADADADA",
      INIT_57 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888888888A888A8A8A8A8A8A8A8A8A8A8A8",
      INIT_58 => X"2020202424242424242424204444646488A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_59 => X"A8A8A8A8A8A8A8A8888888886464444420202024444464646464444440202020",
      INIT_5A => X"2D2D2D2D2D2D2D2D2D2929292929292929292929292929292929292929282804",
      INIT_5B => X"BABABABABABABABABABABABABABABABA9A96767272525251512D2D2D2D2D2D2D",
      INIT_5C => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_5D => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_5E => X"91B6BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_5F => X"DADADADADADADADADADADAD6B6BADADADADADADADADADADADADADAB6B6954D4D",
      INIT_60 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_61 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_62 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_63 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_64 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_65 => X"A8A8A8A8A8ACACACACACA88868686891B5DADADADADADADADADADADADADADADA",
      INIT_66 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_67 => X"202020202424242424242424444444648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_68 => X"A8A8A8A8A8A8A8A8A8A888888864644444202024444444686868646444444020",
      INIT_69 => X"2D2D2D2D2D2D2D2D2D2929292929292929292929292929292929292929282804",
      INIT_6A => X"BABABABABABABABABABABABABABABABA9A967672727252514D2D2D2D2D2D2D2D",
      INIT_6B => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_6C => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_6D => X"92B6BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_6E => X"DADADADADADADADADADADAD6B6B6B6DADADADADADADADADADABABAB6B6914C4D",
      INIT_6F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_70 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_71 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_72 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_73 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_74 => X"A8A8A8A8A8ACACA8A8A8888868688CB1D6DADADADADADADADADADADADADADADA",
      INIT_75 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_76 => X"20202020202024242424242420204464648888A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_77 => X"A8A8A8A8A8A8A8A8A8A8A8888888646444202020444444646868686464444020",
      INIT_78 => X"2D2D2D2D2D2D2D2D2D2D292D2929292929292929292929292929292929282804",
      INIT_79 => X"BABABABABABABABABABABABABABABABA9A967672727252514D2D2D2D2D2D2D2D",
      INIT_7A => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_7B => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_7C => X"96BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_7D => X"DADADADADADADADADADAD6B6B6B6B6D6DADADADADADADADABABAB6B6B691484D",
      INIT_7E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__40_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__40_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized45\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized45\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized45\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized45\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__49_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_01 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_02 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_03 => X"A8A8A8A8A8ACA8A8A8A88868686891B5D6DADADADADADADADADADADADADADADA",
      INIT_04 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_05 => X"40202020202024242424242420204444646488A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_06 => X"A8A8A8A8A8A8A8A8A8A8A8A88888886464444420204444646868888868644444",
      INIT_07 => X"2D2D2D2D2D2D2D2D2D2D29292929292929292929292929292929292929282804",
      INIT_08 => X"BABABABABABABABABABABABABABABA9A9A967676725251512D2D2D2D2D2D2D2D",
      INIT_09 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_0A => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_0B => X"96BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_0C => X"DADADADADADADADADADAD6B6B6B5B6D6DADABADADADADADABAB6B6B6B691484D",
      INIT_0D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_10 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_11 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_12 => X"A8A8A8A8A8ACA8A8A8888868688CB1D6DADADADADADADADADADADADADADADADA",
      INIT_13 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_14 => X"4440402020202024242424242024444464648888A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_15 => X"A8A8A8A8A8A8A8A8A8A8A8A8A888888864644444204044646468888888646464",
      INIT_16 => X"2D2D2D2D2D2D2D2D2D2D29292929292929292929292929292929292929282804",
      INIT_17 => X"BABABABABABABABABABABABABABA9A9A9A9676767252514D2D2D2D2D2D2D2D2D",
      INIT_18 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_19 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_1A => X"96BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_1B => X"DADADADADADADADADAD6B6B5B5B5B6D6DADADADADADADADADAB6B6B6B691486D",
      INIT_1C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_20 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_21 => X"A8A8A8A8A8A8A8A8A88888686891B5DADADADADADADADADADADADADADADADADA",
      INIT_22 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_23 => X"644444404020202020242424242424444464648888A8A8A8A8A8A8A8A8A8A8A8",
      INIT_24 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888646444444040446468888888888868",
      INIT_25 => X"2D2D2D2D2D2D2D2D2D2929292929292929292929292929292929292929282804",
      INIT_26 => X"BABABABABABABABABABABABABABA9A9A9A9676727252514D2D2D2D292D2D2D2D",
      INIT_27 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_28 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_29 => X"96BABABABABABABABABABABABABABBBABABABABABABABABABABABABABABABABA",
      INIT_2A => X"DADADADADADADADADAD6B5B5B5B5B5D6DADADADADADADADADAB6B6B6B671486D",
      INIT_2B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_30 => X"A8A8A8A8A8A8A8A8A88868688CB1D6DADADADADADADADADADADADADADADADADA",
      INIT_31 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_32 => X"88646444444040202424242424242440446464688888A8A8A8A8A8A8A8A8A8A8",
      INIT_33 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888686864444440646464888888888888",
      INIT_34 => X"2D2D2D2D2D2D2D29292929292929292828292929292929292929292928282804",
      INIT_35 => X"BABABABABABABABABABABABABABA9A9A969676725252514D2D2D2D292D2D2D2D",
      INIT_36 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_37 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_38 => X"96BABABABABABABABABABABABABBBABABABABABABABABABABABABABABABABABA",
      INIT_39 => X"DADADADADADADADAB6B6B5B5B5B5B5B6DADADADADADADADADAB6B6B6B66D4871",
      INIT_3A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3F => X"A8A8A8A8A8A8A8A8888868688DB5DADADADADADADADADADADADADADADADADADA",
      INIT_40 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_41 => X"8888646444444040242424242424242044446464888888A8A8A8A8A8A8A8A8A8",
      INIT_42 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888888864646464646484888888888888",
      INIT_43 => X"2D2D2D2D2D2D2929292929292929282828282829292929292929292929282804",
      INIT_44 => X"BABABABABABABABABABABABABABA9A96967672725251514D2D2D2D292D2D2D2D",
      INIT_45 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_46 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_47 => X"B6BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_48 => X"DADADADADADADAB6B6B5B5B5B5B5B5B6DADADADADADADADABAB6B6B6B66D4871",
      INIT_49 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4E => X"A8A8A8A8A8A8A8A88888688CB1D6DADADADADADADADADADADADADADADADADADA",
      INIT_4F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_50 => X"8888886864644444442424242424242040444464648888A8A8A8A8A8A8A8A8A8",
      INIT_51 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888888888646464848888A8A8A8A8A8",
      INIT_52 => X"2D2D2D2D2D292929292929292928080828282828292929292929292928282804",
      INIT_53 => X"BABABABABABABABABABABABABABA9A96967672525251512D2D2D2929292D2D2D",
      INIT_54 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_55 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_56 => X"B6BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_57 => X"DADADADADAD6D6B6B5B5B5B5B5B5B5B5B6DADADADADADADABAB6B6B6956D4871",
      INIT_58 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_59 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5D => X"A8A8A8A8A8A8A88888688891B5DADADADADADADADADADADADADADADADADADADA",
      INIT_5E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5F => X"888888888864644444242424242424202040444464648888A8A8A8A8A8A8A8A8",
      INIT_60 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888888884848888A8A8A8A8A8",
      INIT_61 => X"2D2D2D2D2D292929292929292828280828282828282928292909292928282804",
      INIT_62 => X"BABABABABABABABABABABABABABA9A96967672525251512D2D2D2929292D2D2D",
      INIT_63 => X"BABABABABABABABABABABABABABABABABABABABABABABABAB6B696969A9ABABA",
      INIT_64 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_65 => X"B6BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_66 => X"DADADADAD6D6B6B5B5B5B5B5B5B5B5B5B6DAB6DADADADADABAB6B6B6916D4D91",
      INIT_67 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_68 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_69 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6C => X"A8A8A8A8A8A8A88888688CB1D6DADADADADADADADADADADADADADADADADADADA",
      INIT_6D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_6E => X"A8A88888888868644444444424242420202044446464648888A8A8A8A8A8A8A8",
      INIT_6F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888888888A8A8A8A8A8A8A8",
      INIT_70 => X"2D2D2D2D29292929292929282928080828282828282828280909092928282804",
      INIT_71 => X"9696969A9ABABABABA9A9A9A969A9A9A967652515251514D2D2D292929292D2D",
      INIT_72 => X"BABABABABABABABABABABABABABABABABABABABABABABAB6B6969696969A9A96",
      INIT_73 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_74 => X"B6BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_75 => X"DADADADADAD6B6B5B5B5B5B5B5B5B5B5B6DADADADADADADADAB6B6B6916D4D96",
      INIT_76 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_77 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_78 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_79 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7B => X"A8A8A8A8A8A88888686C91B5DADADADADADADADADADADADADADADADADADADADA",
      INIT_7C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_7D => X"A8A8A8A8888888886464444440402020202044444464648888A8A8A8A8A8A8A8",
      INIT_7E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_7F => X"2D2D292D29292929292828282828082828282828082828280808092828282800",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__49_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__49_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized46\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized46\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized46\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized46\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__37_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"9696969696969696969696969696969676765251514D2D2D2D2D292929292D2D",
      INIT_01 => X"BABABABABABABABABABABABABABABABABABABABABAB696969696969696969696",
      INIT_02 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_03 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_04 => X"DADADADAD6B6B6B5B5B5B5B5B5B5B5B5B6DAB6DADADADADABAB6B6B6914C4D96",
      INIT_05 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_06 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_07 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_08 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_09 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0A => X"A8A8A8A8A8888868688CB5D6DADADADADADADADADADADADADADADADADADADADA",
      INIT_0B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0C => X"A8A8A8A8A8A88888886464644444444020202044444464648888A8A8A8A8A8A8",
      INIT_0D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0E => X"2D2D2D2929292929282828282828082828282828080804282808282828282804",
      INIT_0F => X"7171717171727272727272727676767676525251512D2D2D2D2D29292929292D",
      INIT_10 => X"BABABABABABABABABABABABABABABABABABAB696969696969696969696967672",
      INIT_11 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_12 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_13 => X"DADADAD6D6B6B5B5B5B5B5B5B5B5B5B5B6DABADADADADADAD6B6B6B691486D96",
      INIT_14 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_15 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_16 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_17 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_18 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_19 => X"A8A8A8A8A88888686C91B5DADADADADADADADADADADADADADADADADADADADADA",
      INIT_1A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_1B => X"A8A8A8A8A8A8A88888888464644444404040204040444464648888A8A8A8A8A8",
      INIT_1C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_1D => X"2D2D292929292928282828282828282828282808080808082828282828282800",
      INIT_1E => X"4D4D4D4D4D51515151515151527272725252512D512D2D2D2D2D2D292929292D",
      INIT_1F => X"BABABABABABABABABABABABABABABABAB6B69696969696969696969696727151",
      INIT_20 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_21 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_22 => X"DADADAD6B6B5B5B5B5B5B5B5B5B5B5B5B6DABADADADADADAD6B6B6B671486D96",
      INIT_23 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_24 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_25 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_26 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_27 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_28 => X"A8A8A8A8888868688CB5D6DADADADADADADADADADADADADAB6B6B5B5B6DADADA",
      INIT_29 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_2A => X"A8A8A8A8A8A8A8A8A8888888646464444440444444404444646488A8A8A8A8A8",
      INIT_2B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_2C => X"2929292929292928282828282828282828282828080804040808282828282804",
      INIT_2D => X"4D4D4D4D4D515151515151515152525252525151512D2D2D2D2D2D292929292D",
      INIT_2E => X"BABABABABABABABABABABABABABABAB6B6969696969696969696969676725151",
      INIT_2F => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_30 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_31 => X"DADADAD6B6B5B5B5B5B5B5B5B5B5B5B5B6DAB6DADADABADAB6B6B6B66D486DB6",
      INIT_32 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_33 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_34 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_35 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_36 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_37 => X"A8A8A8A88888686891B5DADADADADADADADADADADADADAB6B5B591B5B6DADADA",
      INIT_38 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_39 => X"A8A8A8A8A8A8A8A8A8A8888888886464444444444444444464648888A8A8A8A8",
      INIT_3A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_3B => X"2929292929292928282828282828282828282828080808080828282828282800",
      INIT_3C => X"4D4D4D4D5151515151515151515252525251514D512D2D2D2D2D2D2929292929",
      INIT_3D => X"BABABABABABABABABABABABABABAB6B69696969696969696969696767251514D",
      INIT_3E => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_3F => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_40 => X"DADAD6B6B5B5B5B5B5B5B5B5B5B5B5B5B6DAB6DADAB6B6BAB6B6B6B66D4871B6",
      INIT_41 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_42 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_43 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_44 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_45 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_46 => X"A8A8A8888868688CB5D6DADADADADADADADADADADADAB6B5916D6D91B6DADADA",
      INIT_47 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_48 => X"A8A8A8A8A8A8A8A8A8A8A8A88888886464644444444444404464648888A8A8A8",
      INIT_49 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_4A => X"2929292929292928282828282828082828282828080808080828282828282804",
      INIT_4B => X"515151515151515151515151525252515251312D4D2D2D2D2D2D2D2929292929",
      INIT_4C => X"BABABABABABABABABABABABABAB6B69696969696969696969676767251515151",
      INIT_4D => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_4E => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_4F => X"D6D6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B6B6B6BABABAB6BAB6B6B6B66D4891B6",
      INIT_50 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_51 => X"D6D6D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_52 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6",
      INIT_53 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_54 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_55 => X"A8A8A888886888B1B5DADADADADADADADADADADAD6B5B1916C686C91B6DADADA",
      INIT_56 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_57 => X"A8A8A8A8A8A8A8A8A8A8A8A8A888888868646444444440404444646488A8A8A8",
      INIT_58 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_59 => X"2929292929292928282828282828282828282828080808082828282828282804",
      INIT_5A => X"5151514D51515151515151515252515151312D2D2D2D2D2D2D2D2D2929292929",
      INIT_5B => X"BABABABABABABABABABABABABAB6969696969696969696767676525151515151",
      INIT_5C => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_5D => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_5E => X"D6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6B6B6BAB6BAB6B6B6B6B66D4891BA",
      INIT_5F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6",
      INIT_60 => X"B6B6B6B6D6D6DADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_61 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6D6B6B6",
      INIT_62 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_63 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_64 => X"A8A8888868688CB1D5DADADADADADADADADADAD6B5B18D6C68484891B5DADADA",
      INIT_65 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_66 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A888888888686464444444404064648488A8A8",
      INIT_67 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_68 => X"2929292929292928282828282828282828282828080808040828282828282804",
      INIT_69 => X"5151514D515151515152515151515151312D2D2D2D2D2D2D2D2D2D2929292929",
      INIT_6A => X"BABABABABABABABABABABABAB696969696969696767676767652515151515151",
      INIT_6B => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_6C => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_6D => X"D6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6B6D6DABABABAB6B6BAB66D4891BA",
      INIT_6E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6",
      INIT_6F => X"B5B5B5B5B6D6DADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_70 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6D6B6B5B5",
      INIT_71 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_72 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_73 => X"A8A88868686891B5D6DADADABABADADADADAB6B5918D686848444891B6DADADA",
      INIT_74 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_75 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888886864644444404464648888A8",
      INIT_76 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_77 => X"2929292929292928282828282828282828282828080808080808282828282800",
      INIT_78 => X"5151514D4D2D5151515151515131312D2D2D2D2D2D2D2D2D2D2D2D2929292929",
      INIT_79 => X"BABABABABABABABABABABABA9696969696969676767676525252515151515151",
      INIT_7A => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_7B => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_7C => X"B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B5B5D6DAB6BABAB6B6BA954D4D96BA",
      INIT_7D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6",
      INIT_7E => X"B5B5B6B6B6B6D6DADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7F => X"DADADADADADADADADADADADADADADADADADADADADADADADADAD6D6D6B6B6B5B5",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__37_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__37_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized47\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized47\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized47\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized47\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_01 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_02 => X"A8888868688CB1D5DADADABABABABABADAB5B5918C68484844446891B6DADADA",
      INIT_03 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8",
      INIT_04 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888888888646444404044646488A8",
      INIT_05 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_06 => X"2929292929292928282828282828282828282828080808080808080828282804",
      INIT_07 => X"51512D2D2D2D2D3151512D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2929292929",
      INIT_08 => X"BABABABABABABABABABABABA9696969696967676727252525252515151515151",
      INIT_09 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_0A => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_0B => X"B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5919191B5B6DAB6B6BAB6B6BA91486D96BA",
      INIT_0C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6B6",
      INIT_0D => X"B5B5B5B6B6B6D6DADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0E => X"DADADADADADADADADADADADADADADADADADADADADADADADADAD6D6B6B6B6B5B5",
      INIT_0F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_10 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_11 => X"A88888686891B5D5DADADABABABADADAD5B5B18C684868686848688DB5DABADA",
      INIT_12 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_13 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888888888646464646464648888",
      INIT_14 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_15 => X"2929292929292928282828282828282828282828080808080808080828242804",
      INIT_16 => X"5151512D2D31313131512D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2929292929",
      INIT_17 => X"BABABABABABABA9A969696967272727276767676525252525252515151515151",
      INIT_18 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_19 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_1A => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B591916D8D91B5DAB6B6B6B6B6B691486D96BA",
      INIT_1B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6B6",
      INIT_1C => X"B5B5B5B6B6B6B6D6DADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1D => X"DADADADADADADADADADADADADADADADADADADADADADADADAD6D6B6B6B6B5B5B5",
      INIT_1E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_20 => X"888868688CB1D5D6DADADABADADADAD5B5B18C68686868686868688DB5D6B6DA",
      INIT_21 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACA8",
      INIT_22 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888886464646464648888",
      INIT_23 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_24 => X"2929292929292828282828282828282828282828080808080808080828242404",
      INIT_25 => X"515151313151313131312D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2929292929",
      INIT_26 => X"BABABABABA96969696767171514D515176765252525252525251515152525151",
      INIT_27 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_28 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_29 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5916C486891B5B6B6B6BAB6B6B691486DB6BA",
      INIT_2A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6B6B6",
      INIT_2B => X"B5B5B5B6B6B6B6D6DADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2C => X"DADADADADADADADADADADADADADADADADADADADADADADAD6D6B6B6B5B5B5B5B5",
      INIT_2D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2F => X"8888688891B5D5D6D6D6D6D6D6DAD5B5B18C68686868688C8C68688DB5D6B6DA",
      INIT_30 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACA8",
      INIT_31 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888888464848888",
      INIT_32 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_33 => X"2929292929292928282828282828282828282828280808080808080828282804",
      INIT_34 => X"5151512D51313131312D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D29292929",
      INIT_35 => X"BABABA969696727171514D4D4D4D4D5152525252525252525252515151515151",
      INIT_36 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_37 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_38 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B1916848486D91B6B6B6B6B6B6B691486DB6BA",
      INIT_39 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6B6B5",
      INIT_3A => X"B5B6B5B5B5B6B6D6DADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3B => X"DADADADADADADADADADADADADADADADADADADADADADAD6B6B6B5B5B5B5B5B5B5",
      INIT_3C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3E => X"8868688CB1D5D6D6D6D6D6D6D5D5B5B18C6868686888888C8C68688DB5B6B6DA",
      INIT_3F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACAC88",
      INIT_40 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888888888A8",
      INIT_41 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_42 => X"2929292929292928292929292929282828282828280828280808080828242404",
      INIT_43 => X"5151515151515131312D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D29292929",
      INIT_44 => X"BA969696767251514D4D4D2D2D2D4D5152525252525252525252525151515151",
      INIT_45 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_46 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_47 => X"B5B5B5B5B5B5B5B5B5B5B5B5B1916D4824486C91B6B6B6B6B5B6B66D486DB6BA",
      INIT_48 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6B6B5B5",
      INIT_49 => X"B5B5B5B5B5B5B6B6D6DADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4A => X"DADADADADADADADADADADADADADADADADADADADAD6D6D6B5B5B5B5B5B5B5B5B5",
      INIT_4B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4D => X"88686891B5D5D5D5D5D6D6D5B5B1B18C6868686888888C8C8868688DB5B5B6DA",
      INIT_4E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACAC88",
      INIT_4F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888A8A8",
      INIT_50 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_51 => X"2929292929292928292929292929282828282828282828080808282828242400",
      INIT_52 => X"5151315151313131312D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D29292929",
      INIT_53 => X"9696967271514D4D4D4D2D2D4D51515252525251525252525252525151315151",
      INIT_54 => X"96969696969696969696B6BABABABABABABABABABABABABABABABABABABABABA",
      INIT_55 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
      INIT_56 => X"B5B5B5B5B5B5B5B5B5B5B5B1B1916C4824486891B5B6B6B6B5B6B66D486DB6BA",
      INIT_57 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADAD6B6B5B5B5",
      INIT_58 => X"B5B5B5B5B5B5B6B6D6DADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_59 => X"DADADADADADADADADADADADADADADADADADADAD6D6D6B6B5B5B5B5B5B5B5B5B5",
      INIT_5A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5C => X"686868B1B5D5D9D9B5B5B5B5B1918C6868686888888C8C8C8868688DB5B5B6DA",
      INIT_5D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888",
      INIT_5E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_60 => X"2929292929292929292929292929282828282828282828080828282828242404",
      INIT_61 => X"51515151513131312D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D292929",
      INIT_62 => X"969672714D2D2D2D2D2D2D515151515152525151515151525252515131313151",
      INIT_63 => X"969696969696969696969696B6BABABABABABABABABABABABABABABABABABA9A",
      INIT_64 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABABABA9A9696",
      INIT_65 => X"B5B5B5B5B5B5B5B5B5B5B5B1B1916C4844444891B6B6B6B6B5B6B56D486DB6BA",
      INIT_66 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6B5B5B5",
      INIT_67 => X"B5B5B5B5B5B5B5B6D6DADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_68 => X"DADADADADADADADADADADADADADADADADAD6D6D6D6B6B5B5B5B5B5B5B5B5B5B5",
      INIT_69 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6B => X"64688CB5B5B9B9B9DADAB5B18D886864688888A8ACACACAC8868688DB5B5B5DA",
      INIT_6C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888",
      INIT_6D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_6E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_6F => X"2929292929292929282829292928282808282828282828282828282828242400",
      INIT_70 => X"31515151513131312D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D292929",
      INIT_71 => X"767271514D2D2D2D2D2D31515151515151515151515151515252515131313131",
      INIT_72 => X"72769696969696969696969696B6BABABABABABABABABABABABABABABA9A9696",
      INIT_73 => X"BABABABABABABABABABABABABABABABABABABABABABABABABABABA9A96969696",
      INIT_74 => X"B5B5B5B5B5B5B5B5B5B5B5B5B19148444448488DB5B6B6B6B5B6B56D4871B6BA",
      INIT_75 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADAD6B6B5B5B5B5",
      INIT_76 => X"B5B5B5B5B5B5B5B6D6D6DADADADADADADADADADADADADADADADADADADADADADA",
      INIT_77 => X"DADADADADADADADADADADADADADADADAD6D6D6B6B6B5B5B5B5B5B5B5B5B5B5B5",
      INIT_78 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_79 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_7A => X"686C91B5B5B9B9B9D9B5B18C686864648888A8ACA8A8ACAC8868688DB5B5B5DA",
      INIT_7B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88868",
      INIT_7C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_7D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_7E => X"2929292929292929292929292928282828282828282828282828282828242804",
      INIT_7F => X"31313131312D2D2D2D2D2D2D2D2D312D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2929",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized48\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized48\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized48\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized48\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__19_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7271514D2D2D2D2D2D5151515151515151515151515151515252515131313131",
      INIT_01 => X"72729696969696BABA969696969696B6BABABABABABABABABABABA9A9A969676",
      INIT_02 => X"BABABABABABABABABABABABABABABABABABABABABABABA9A9A9A969696767272",
      INIT_03 => X"B5B5B5B5B5B5B5B5B5B5B5B5B19148444448486DB5B6B6B6B6B6B56D4871B6BA",
      INIT_04 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADAB6B6B5B5B5B5",
      INIT_05 => X"B5B5B5B5B5B5B5B6B6D6DADADADADADADADADADADADADADADADADADADADADADA",
      INIT_06 => X"DADADADADADADADADADADADADADADAD6D6D6D6B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_07 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_08 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_09 => X"688CB5B5B9D9D9B5B5918C686864688888A8ACACA8A8ACAC8868688DB5B5B5BA",
      INIT_0A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888864",
      INIT_0B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0D => X"2929292929292928292929292828282828282828282828282828282828242400",
      INIT_0E => X"313131312D2D2D2D2D2D2D2D2D2D2D31312D2D2D2D2D2D2D2D2D2D2D2D2D2D29",
      INIT_0F => X"7251514D2D2D2D2D315151515151515151515151515151525252525131313131",
      INIT_10 => X"51727276969696BABABA96969696969696BABABABABABABABABA969696767272",
      INIT_11 => X"BABABABABABABABABABABABABABABABABABABABABA9A9A969676767271717151",
      INIT_12 => X"B5B5B5B5B5B5B5B5B5B5B5B5916D48244848486CB5B6B6B6B6B6956D4891B6BA",
      INIT_13 => X"DADADADADADADADADADADADADADADADADADADADADADADADADABAB6B5B5B5B5B5",
      INIT_14 => X"B5B5B5B5B5B5B5B6B6D6DADADADADADADADADADADADADADADADADADADADADADA",
      INIT_15 => X"DADADADADADADADADADADADADADAD6D6D6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_16 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_17 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_18 => X"6891B5B5D9D5B5B1918C686864648888A8A8A8ACA8A8ACAC8868688DB5B5B5BA",
      INIT_19 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888886868",
      INIT_1A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_1B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_1C => X"2D2D292929292928292929292928282828282828292828282828282828242404",
      INIT_1D => X"3131312D2D2D2D2D2D2D2D2D2D2D2D3131312D2D2D2D2D2D2D2D2D2D2D2D2D2D",
      INIT_1E => X"5151514D2D2D2D4D515151515151515151515151515251525252525131313131",
      INIT_1F => X"51517272969696969A969696969696969696BABABABABABABA9A969676727172",
      INIT_20 => X"BABABABABABABABABABABABABABABABABABABABABA9A96969676727251515151",
      INIT_21 => X"B5B5B5B5B5B5B5B5B5B5B5B5916C48244848446C91B6B6B6B6B6916C4C91BABA",
      INIT_22 => X"DADADADADADADADADADADADADADADADADADADADADADADADADAB6B6B5B5B5B5B5",
      INIT_23 => X"B5B5B5B5B5B5B5B5B6D6DADADADADADADADADADADADADADADADADADADADADADA",
      INIT_24 => X"DADADADADADADADADADADADADAD6D6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_25 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_26 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_27 => X"8CB5D5D5B5B5B18C6C686868688888ACACACACA8A8A8A8AC8868688DB5B5B5BA",
      INIT_28 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888886468",
      INIT_29 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_2A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_2B => X"2D29292929292929292929292928282828282828292828282828282828242400",
      INIT_2C => X"3131312D2D2D2D2D2D2D2D2D2D2D313131312D2D2D2D2D2D2D2D2D2D2D2D2D29",
      INIT_2D => X"51514D2D2D2D2D31515151515151515151513151515151515151513131313131",
      INIT_2E => X"515272727676769696969A9A96969696969696B6BABABABABA96967672715151",
      INIT_2F => X"BABABABABABABABABABABABABABABABABABABA9A9A9696767676727251515151",
      INIT_30 => X"B5B5B5B5B5B5B5B5B5B5B1B5916844446848444891B6B6B6B6B6914C4C91BABA",
      INIT_31 => X"DADADADADADADADADADADADADADADADADADADADADADADADAD6B6B6B5B5B5B5B5",
      INIT_32 => X"B5B5B5B5B5B5B5B5B5B6D6DADADADADADADADADADADADADADADADADADADADADA",
      INIT_33 => X"DADADADADADADADADADADADAD6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_34 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_35 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_36 => X"B1B5D9B5B5B18C68686464888888A8A8ACA8A8A8A8A8A8AC8868688DB5B5B5BA",
      INIT_37 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888646468",
      INIT_38 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_39 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_3A => X"2929292929292929292929292828282828282828282828282828280828242400",
      INIT_3B => X"3131312D2D2D2D2D2D2D2D2D2D2D313131312D2D2D2D2D2D2D2D2D2D2D292929",
      INIT_3C => X"514D2D2D2D2D2D31313131515151515151313131313131315151313131313131",
      INIT_3D => X"51527272767676767696969A9A96969696969696B6BAB6BA9696967672715151",
      INIT_3E => X"BABABABABABABABABABABABABABABABABABABA9A967676767272515151515151",
      INIT_3F => X"B5B5B5B5B5B5B5B5B5B5B5B1914844486D6D484891B5B6B6B6B691484D91BABA",
      INIT_40 => X"DADADADADADADADADADADADADADADADADADADADADADADADAB6B6B5B5B5B5B5B5",
      INIT_41 => X"B5B5B5B5B5B5B5B5B5B6D6DADADADADADADADADADADADADADADADADADADADADA",
      INIT_42 => X"DADADADADADADADADADADAD6D6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_43 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_44 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_45 => X"B1D5D5B5B18C68686464888888A8A8A8A8A8A8A8A8A8A8AC8868688DB1B5B5B6",
      INIT_46 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888886464688C",
      INIT_47 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_48 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_49 => X"2929292929292929292929292828282828282828282828282808080828242400",
      INIT_4A => X"31313131312D2D2D2D2D2D2D2D2D31313131312D2D2D2D2D2D2D2D2D2D292929",
      INIT_4B => X"4D2D2D2D2D2D3131315151515151515151313131315131313131315131313131",
      INIT_4C => X"5152727276727276767696969A96969696969696B6B696969696767671515151",
      INIT_4D => X"BABABABABABABABABABABABABABABABABABA9A969676767272725151514D5151",
      INIT_4E => X"B5B5B5B5B5B5B5B5B5B5B5B1914848489191484871B5B6B6B6B691484D96BABA",
      INIT_4F => X"DADADADADADADADADADADADADADADADADADADADADADADAD6B6B5B5B5B5B5B5B5",
      INIT_50 => X"B5B5B5B5B5B5B5B5B5B6B6D6DADADADADADADADADADADADADADADADADADADADA",
      INIT_51 => X"DADADADADADADADADADAD6D6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_52 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_53 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_54 => X"B5B5B5B18C686864688888A8A8A8A8A8A8A8A8A8A8A8A8AC8868688DB1B5B5B6",
      INIT_55 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888686464688D",
      INIT_56 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_57 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_58 => X"2929292929292929292928282828282828282828282828282808080428242400",
      INIT_59 => X"313131313131313131312D2D2D3131313131312D2D2D2D2D2D2D2D2D2D292929",
      INIT_5A => X"2D2D2D2D2D2D3151515151515151515151515131315131313131515131313131",
      INIT_5B => X"525252727252527272727696969696969696969696969696967672715151514D",
      INIT_5C => X"BABABABABABABABABABABABABABABABABABA9A9676767272727251514D4D4D51",
      INIT_5D => X"B5B5B5B5B5B5B5B5B5B5B5916D48486D91916D486D91B6B6B6B691484D96BABA",
      INIT_5E => X"DADADADADADADADADADADADADADADADADADADADADADADAB6B6B5B5B5B5B5B5B5",
      INIT_5F => X"B5B5B5B5B5B5B5B5B5B5B6D6DADADADADADADADADADADADADADADADADADADADA",
      INIT_60 => X"DADADADADADADADADAD6D6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_61 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_62 => X"B6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_63 => X"B5B1918C686464688888A8A8A8A8A8A8A8A8A8A8A8A8A8AC8868688DB1B5B5B5",
      INIT_64 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888886844688CB1",
      INIT_65 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_66 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_67 => X"2929292929292929292928282828282808280808282828282808080828242400",
      INIT_68 => X"31313131313131313131312D2D3131313131312D2D2D2D2D2D2D2D2D2D292929",
      INIT_69 => X"2D2D2D2D2D2D3151515151515151515151515151515151313131513131313131",
      INIT_6A => X"52525252565252525272767696969696969696969696767672717151514D4D4D",
      INIT_6B => X"BABABABABABABABABABABABABABABABABABA969676767272725151514D2D4D51",
      INIT_6C => X"B5B5B5B5B5B5B5B5B5B5B1916C484891B6B66D486C91B6B6B6B691486D96BABA",
      INIT_6D => X"DADADADADADADADADADADADADADADADADADADADADADADAB6B6B5B5B5B5B5B5B5",
      INIT_6E => X"B5B5B5B5B5B5B5B5B5B5B6D6DADADADADADADADADADADADADADADADADADADADA",
      INIT_6F => X"DADADADADADADADAD6D6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_70 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_71 => X"B6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_72 => X"B1918C686464648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8AC8868688DB1B5B5B5",
      INIT_73 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888686848688DB1",
      INIT_74 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_75 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_76 => X"2929292929292929292928280808080808080808080828282808080828282404",
      INIT_77 => X"313131313131313131313131313131313131312D2D2D2D2D2D2D2D2D29292929",
      INIT_78 => X"514D2D2D2D515151515151515151515151515151515151515151513131313131",
      INIT_79 => X"52525252525252525252527272767676767272727171715171515151514D4D4D",
      INIT_7A => X"BABABABABABABABABABABABABABABABABABA969676767672515151514D4D5151",
      INIT_7B => X"B5B5B5B5B5B5B5B5B5B5919168486C91B6B691484871B5B6B6B691486D96BABA",
      INIT_7C => X"DADADADADADADADADADADADADADADADADADADADADADAB6B6B5B5B5B5B5B5B5B5",
      INIT_7D => X"B5B5B5B5B5B5B5B5B5B5B6B6DADADADADADADADADADADADADADADADADADADADA",
      INIT_7E => X"DADADADADADAD6D6D6B6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_7F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__19_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__19_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized49\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized49\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized49\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized49\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B5DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_01 => X"8D8C686864648888A8A8A8A8A8A8A8A8ACACACA8A8A8A8AC8868688DB1B5B5B5",
      INIT_02 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888886868686C91B1",
      INIT_03 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_04 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_05 => X"2929292929292929292928280808080808080808080808082808082828282800",
      INIT_06 => X"313131313131313131313131313131313131312D2D2D2D2D2D2D2D2D2D292929",
      INIT_07 => X"5151515151515151515131313131515151515151515151515131313131313131",
      INIT_08 => X"5252525252525252525252525272727272717171715151514D4D515151515151",
      INIT_09 => X"BABABABABABABABABABABABABABABABABA96969672727271515151514D515152",
      INIT_0A => X"B5B5B5B5B5B5B5B5B5B5916D48486DB6BAB6914C486DB5B6B6B691486DB6BABA",
      INIT_0B => X"DADADADADADADADADADADADADADADADADADADADADAD6B6B6B5B5B5B5B5B5B5B5",
      INIT_0C => X"B5B5B5B5B5B5B5B5B5B5B6B6D6DADADADADADADADADADADADADADADADADADADA",
      INIT_0D => X"DADADADADAD6D6D6B6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_0E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0F => X"B5D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_10 => X"8C686864888888A8A8A8A8A8A8A8ACACACACACA8A8A8A8AC8868688DB1B5B5B5",
      INIT_11 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888886868688C8D8D",
      INIT_12 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_13 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_14 => X"2929292929292929292929290808080808080808080808282828282828282804",
      INIT_15 => X"31313131313131313131313131313131313131312D2D2D2D2D2D2D2D2D292929",
      INIT_16 => X"5151515151515151515131313131515151515151515151515131313131313131",
      INIT_17 => X"52525252525252525252525252727272717171714D4D4D4D4D51515151515151",
      INIT_18 => X"BABABABABABABABABABABABABABABABA96967671717171515151515151515152",
      INIT_19 => X"B5B5B5B5B5B5B5B5B5B1916D484891B6B6B6916D486C91B6B6B66D486DB6BABA",
      INIT_1A => X"DADADADADADADADADADADADADADADADADADADADADAD6B6B6B5B5B5B5B5B5B5B5",
      INIT_1B => X"B5B5B5B5B5B5B5B5B5B5B5B6B6DADADADADADADADADADADADADADADADADADADA",
      INIT_1C => X"DADADADAD6D6D6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_1D => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1E => X"B6D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1F => X"686464888888A8A8A8A8A8A8A8A8ACACACACACA8A8A8ACAC8868688DB1B5B5B5",
      INIT_20 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888886868686C8C8C",
      INIT_21 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_22 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_23 => X"2929292929292929292929292808080808080808082828282828082828282804",
      INIT_24 => X"31313131313131312D313131313131313131313131312D2D2D2D2D2D2D2D2929",
      INIT_25 => X"5151515151515151313131313131515151515151515151515131313131313131",
      INIT_26 => X"5252525252525252525252525252527272717151515151515151515151515151",
      INIT_27 => X"BABABABABABABABABABABABABABA969696727151515151515151515151515152",
      INIT_28 => X"B5B5B5B5B5B5B5B5B1B1916C486D91B6B6B6B66D484891B6B6B66D486DB6BABA",
      INIT_29 => X"DADADADADADADADADADADADADADADADADADADADAD6D6B6B5B5B5B5B5B5B5B5B5",
      INIT_2A => X"B5B5B5B5B5B5B5B5B5B5B5B5B6D6DADADADADADADADADADADADADADADADADADA",
      INIT_2B => X"DADADAD6D6D6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_2C => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2D => X"B5B6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2E => X"6864888888A8A8A8A8A8A8A8A8A8A8A8ACACACACA8A8ACAC8868688DB1B5B5B5",
      INIT_2F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888888868644468686868",
      INIT_30 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_31 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_32 => X"2929292929292929292929292929082828290828082828282929292828282804",
      INIT_33 => X"31313131313131312D3131312D313131313131313131312D2D2D2D2D2D2D2D29",
      INIT_34 => X"5151515151515151515151515151515151515151515151315131313131313131",
      INIT_35 => X"5252525252525252525252525252525272525251515151525151515151515151",
      INIT_36 => X"BABABABABABABABABABABABABA96967272717151515151515151515151515152",
      INIT_37 => X"B5B5B5B5B5B5B5B1B1919148486DB6B6BABAB69148486DB5B6B56D4871B6BABA",
      INIT_38 => X"DADADADADADADADADADADADADADADADADADADADAD6B6B6B5B5B5B5B5B5B5B5B5",
      INIT_39 => X"B5B5B5B5B5B5B5B5B5B5B5B5B6D6D6DADADADADADADADADADADADADADADADADA",
      INIT_3A => X"DADAD6D6D6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_3B => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3C => X"B5B6D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3D => X"648488A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACA8A8A8A8AC8868688DB1B5B5B5",
      INIT_3E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888886444444464646464",
      INIT_3F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_40 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_41 => X"2929292929292929292929292929292929290909292929292929292929282804",
      INIT_42 => X"313131313131312D2D31313131313131313131313131312D2D2D2D2D2D2D2D2D",
      INIT_43 => X"5151515151515151515151515151515151515151315131513131313131313131",
      INIT_44 => X"5252525252525252525252525252525252525252527252725252515151515151",
      INIT_45 => X"BABABABABABABABABABAB6B6969696727272717171715151514D515151515252",
      INIT_46 => X"B5B5B5B5B5B5B5B1B1916D484871B6BABABAB6916D486D91B6916C4891BABABA",
      INIT_47 => X"DADADADADADADADADADADADADADADADADADADAD6D6B6B5B5B5B5B5B5B5B5B5B5",
      INIT_48 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5D6D6DADADADADADADADADADADADADADADADADA",
      INIT_49 => X"DAD6D6D6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_4A => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4B => X"B5B5DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4C => X"8888A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACA8A8ACAC8868688DB1B5B5B5",
      INIT_4D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888886444444464646464",
      INIT_4E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_4F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_50 => X"2929292929292929292929292929292929090909092929292929292929282804",
      INIT_51 => X"313131313131312D2D2D3131313131313131313131313131312D2D2D2D2D2D2D",
      INIT_52 => X"5151515151515151515151515151513131313131313131313131313131313131",
      INIT_53 => X"5252525252525252525252525252525252525252525252527652525151515151",
      INIT_54 => X"BABABABABABABABABABAB6B69696969696767272727271515151515151515252",
      INIT_55 => X"B5B5B5B5B5B5B59191916D484891B6BABABAB6B66D486C91B6B14C4891BABABA",
      INIT_56 => X"DADADADADADADADADADADADABABADADADADADAD6D6B6B5B5B5B5B5B5B5B5B5B5",
      INIT_57 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B6D6D6DADADADADADADADADADADADADADADADA",
      INIT_58 => X"D6D6D6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_59 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5A => X"B5B5D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5B => X"88A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACACACAC8868688DB1B5B5B5",
      INIT_5C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888646444444464646488",
      INIT_5D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5E => X"A8A8A8A8A8888888888888888888888888888888888888A88888A8A8A8A8A8A8",
      INIT_5F => X"29292D29292929292929292929292929292929292D2D2D2D2929292929282804",
      INIT_60 => X"313131313131312D31313131313131313131313131313131312D2D2D2D2D2D2D",
      INIT_61 => X"5151515151515151515131313131313131313131313131313131313131313131",
      INIT_62 => X"5252525252525252525252525252525252525252525252727672525252515151",
      INIT_63 => X"BABABABABABABABABABABAB69696969696969676767672515151515151525252",
      INIT_64 => X"B5B5B5B5B5B5B19191916C484D95B6BABABABAB691484891B691484891BABABA",
      INIT_65 => X"DADADADADADADADADADADADAB6B6BABADADADAD6B6B6B5B5B5B5B5B5B5B5B5B5",
      INIT_66 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B6D6D6DADADADADADADADADADADADADADADADA",
      INIT_67 => X"D6D6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_68 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6",
      INIT_69 => X"B5B5D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_6A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACACACACAC8C8868688DB1B5B5B5",
      INIT_6B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888644440446464848888",
      INIT_6C => X"888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_6D => X"8888848484848464646464646464646464646464646464648484848484888888",
      INIT_6E => X"2D2D2D2D2929292929292929292929292D2D2D2D2D2D2D2D2D29292929282804",
      INIT_6F => X"31313131313131313131313131313131313131313131313131312D2D2D2D2D2D",
      INIT_70 => X"5151515151515151515131313131313131313131313131313131313131313131",
      INIT_71 => X"5252525252525252565656525252525252525252525252527652525252515151",
      INIT_72 => X"BABABABABABABABABABABA969696969696969676727252515151515252525252",
      INIT_73 => X"B5B5B5B5B5B5919191914C486D96BABABABAB6B6916C486DB691484891BABABA",
      INIT_74 => X"DADADADADADADADADABAB6B6B5B6B6BADADAD6B6B6B5B5B5B5B5B5B5B5B5B5B5",
      INIT_75 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6D6DADADADADADADADADADADADADADADADA",
      INIT_76 => X"D6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_77 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6",
      INIT_78 => X"B5B5B5D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_79 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8ACACACACACACAC8C8868688DB1B5B5B5",
      INIT_7A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888864644444646484888888",
      INIT_7B => X"848484888888888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_7C => X"6464646060606060606060606060606064646464646464646464646464646484",
      INIT_7D => X"2D2D2D2D2D2D2D2D2D29292929292D2D2D2D2D2D2D2D2D2D2D2D2D2929282804",
      INIT_7E => X"313131312D2D2D313131313131313131313131313131313131312D2D2D2D2D2D",
      INIT_7F => X"5151515151515151515131313131313131313131313131313131313131313131",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__26_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_01 => X"BABABABABABABABAB6B6B6B69696969696969696969696969696969696969696",
      INIT_02 => X"BBBBBBBBBBBBBBBBBBBBBBBBBABABABABABABABABABBBABABABABABABABABABA",
      INIT_03 => X"DADADADADADADADADADADADADADADAB6B6B56D6D71B6BABABABABABABABABABA",
      INIT_04 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_05 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5D5B5D6D6D6DADADA",
      INIT_06 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_07 => X"DADADADADADADADAD6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_08 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_09 => X"96969696969696716D6D4D6D719195B6BABABADADADADADADADADADADADADADA",
      INIT_0A => X"7676777776767676767676767676767676767676767676767676769696969696",
      INIT_0B => X"7676767676767676767676767676767676767676767676767676767676777677",
      INIT_0C => X"B7B7B7B7B7B7B7B7B7B7B796B7B796969696969696969696969696969696966D",
      INIT_0D => X"9797979797979797979797979797969696969696969696969797979797979697",
      INIT_0E => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_0F => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_10 => X"BABABABABABABABAB6B6B6B69696969696969696969696969696969696969696",
      INIT_11 => X"BABABABBBBBBBBBBBBBBBBBBBABABABABABABABABABABABABABABABABABABAB6",
      INIT_12 => X"DADADADADADADADADADADADADAD6D6B6B6956D6D91B6BABABABBBABABABABABA",
      INIT_13 => X"B6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_14 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6B6",
      INIT_15 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_16 => X"DADADADADAD6D6D6D6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_17 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_18 => X"9A96969696716D6D6D6D719195B6BABADADADADADADADADADADADADADADADADA",
      INIT_19 => X"767676767676767676767676767676767676767676767676969696969A9A9A9A",
      INIT_1A => X"7676767676767676767676767676767676767676767676767676767777777676",
      INIT_1B => X"BBB7BBBBBBBBB6B7BBB7B7B7B7B6B7B7B6B6969696969696969696969696964C",
      INIT_1C => X"97979797979797979797979797979797979797979696969A979797979A9ABABA",
      INIT_1D => X"9797979797979797979797979797979797979797979797979797979797969797",
      INIT_1E => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_1F => X"BABABABABABABABAB6B6B6B69696969696969696969696969696969696969696",
      INIT_20 => X"BABABABBBBBBBBBBBABBBBBBBBBBBBBBBABABABABABABABABABABABABABAB6B6",
      INIT_21 => X"DADADADADADADADADADADADADAD6B6B6B6916D6D96BABABABBBBBABABABABABA",
      INIT_22 => X"B6D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_23 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_24 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_25 => X"DADADAD6D6D6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_26 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_27 => X"96969671716D4D6D6D9195B6B6BADADADADADADADADADADADADADADADADADADA",
      INIT_28 => X"767676767676767676767676767676767676767676767676969696969A9A9A9A",
      INIT_29 => X"7676767676767676767676767676767676767676767676767676767677777776",
      INIT_2A => X"BBBBBABABABABABBBBBBB7B7B7B7B6B6B6B6B6B696969696969696969696966C",
      INIT_2B => X"979797979797979797979797979797979797B7B796BABABABBBBBBBBBABABBBA",
      INIT_2C => X"9696969696969696979696969696969696969697979797979797979797979797",
      INIT_2D => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_2E => X"BABABABABABABABAB6B6B6B69696969696969696969697979696969696969696",
      INIT_2F => X"BABABABBBBBBBBBBBBBBBBBBBBBBBBBBBBBABABABABABABABABABABABAB6B6B6",
      INIT_30 => X"DADADADADADADADADADADADADADAB6B6B6916D6D96BABABBBBBBBABABBBBBBBA",
      INIT_31 => X"D5D5D6D6DAD6DADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_32 => X"B5B5B5B5B5B5B5B5B5B1B1B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_33 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_34 => X"D6D6D6D6D6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_35 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_36 => X"9692716D4D6D6D9191B6B6DADADADADADADADADADADADADADADADADADADADADA",
      INIT_37 => X"767676767676767676767676767676767676767676969696969696969A9A9696",
      INIT_38 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_39 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBABABABBB6BABA9A9B9696969696969696964C",
      INIT_3A => X"9797979797979797979797979797979797B7B7B7BABBBBBBBBBBBBBBBBBBBBBB",
      INIT_3B => X"9696969696969696969696969696969696969696979797979797979797979797",
      INIT_3C => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_3D => X"BABABABABABABABAB6B6B6B69696969696969696969696969696969696969696",
      INIT_3E => X"BABABABABBBBBBBBBBBBBBBBBBBBBBBBBABABABABABABABABABABABABABABABA",
      INIT_3F => X"DADADADADADADADADADADADADAB6B6B6956D6D71B6BABABBBBBBBBBBBBBBBBBA",
      INIT_40 => X"B5B5D5D5D6D6D6D6DADAD6D6DAD6BADAD6D6D6B6D6DADADADADADADADADADADA",
      INIT_41 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1B1B1B1B1B1B1B1B1B1B1B5B5B5",
      INIT_42 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_43 => X"D6D6D6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_44 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6",
      INIT_45 => X"716D4D4D6D7191B5B6D6DADADADADADADADADADADADADADADADADADADADADADA",
      INIT_46 => X"7676767676767676767676767676767676767A9A96969696969696969A969696",
      INIT_47 => X"7676767676767676767676767676767676767676767676767676767676777676",
      INIT_48 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBABABBBBBABABB9B9696969696969696964D",
      INIT_49 => X"96969696969696969797979796969696BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_4A => X"9796969696969696979696969696969697979797979797979797969696969797",
      INIT_4B => X"9696969696969696969696969696969696969696969696969797979796969696",
      INIT_4C => X"BABABABABBBBBABABAB6B6969696969696969696969696969696969696969696",
      INIT_4D => X"BABABABBBBBBBBBBBBBBBBBBBBBBBBBBBABABABABABABABABABABABABABABABA",
      INIT_4E => X"DADADADADADADADADADADADADAB6B6B6916D6D92BABABBBBBBBBBBBBBABBBABA",
      INIT_4F => X"B1B1B5D5D5B5D5D6D6D6D5D5D5D6D6D6D6D6D6B6B6D6DADADADADADADADADADA",
      INIT_50 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1919191918D9191919191B1B1B1B1B1",
      INIT_51 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1",
      INIT_52 => X"B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_53 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6D6B6",
      INIT_54 => X"4D4D4D6D7191B6B6BADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_55 => X"7776767676767676767676767676767676769696969696969696969696967271",
      INIT_56 => X"7676767676767676767676767676767676767676767676767676767677767676",
      INIT_57 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBABABABABABA9A9A9B9696969696969696964C",
      INIT_58 => X"96969696969697979797979796BBBABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_59 => X"9696969696969696979696969696969697979797979797979797979696969797",
      INIT_5A => X"9696969696969696969696969696969696969696969696969797979796969696",
      INIT_5B => X"BABABABABBBBBABABAB6B6B69696969696969696969696969696969696969696",
      INIT_5C => X"BABABBBBBBBBBBBBBBBBBBBBBBBBBBBABBBABABABABABABABABABABABABABABA",
      INIT_5D => X"DADADADADADADADADADADADAD6B6B6B6714D6D9696BA9A9A9A9A9B9A9ABABABA",
      INIT_5E => X"8C8C8DB1B1B1B1B5D5D5D5D5D5D5D5D6D5D6D6D6D6D6DADADADADADADADADADA",
      INIT_5F => X"B1B18D8C8C8C8C8C6868686868686868686868686868686868686868688C8C8C",
      INIT_60 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1B1B1B1B1B1B1B1B1",
      INIT_61 => X"B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_62 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6D6B6B6B6",
      INIT_63 => X"4D6D7191B5B6B6DADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_64 => X"76767676767676767676769A969A96969A9A9696969696969696969671716D4D",
      INIT_65 => X"7676767676767676767676767676767676767676767676767676767677767676",
      INIT_66 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBABABA9A9A9A9B9696969696969696966D",
      INIT_67 => X"96969696969697979797BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_68 => X"9696969696969696979696969696969697979797979797979797969796969797",
      INIT_69 => X"9696969696969696969696969696969696969696969696979797979796969696",
      INIT_6A => X"BABABABABABABABABABABBB796969797969696B6B6B6B6B69797969696B6B6B6",
      INIT_6B => X"BABABABBBBBBBBBBBBBBBBBBBBBBBABABBBBBBBABABABABABABABABABABABABA",
      INIT_6C => X"DADADADADADADADADAD6D6D6B6B6B6956D4D71969696969A9A9A9B9B9A9A9ABA",
      INIT_6D => X"686868688C8C8C8C9191B1B1B5B5D5D5D5D5D5D6D6DADADADADADADADADADADA",
      INIT_6E => X"8868686864444444444444444444444444444444444444444444444444646464",
      INIT_6F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1B1B1B1B1B1B18D8D8D8C8C",
      INIT_70 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_71 => X"DADADADADADADADADADADADADADADADADADADADADADADADADAD6D6D6B6B6B5B5",
      INIT_72 => X"7191B5B6B6BADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_73 => X"767676767676769676969A9A9A9A96969696969696969696969692716D6D6D6D",
      INIT_74 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_75 => X"BBBBBBBBBBBBBBBBBBBBBABBBBBBBBBA9A9A9A9A9A9A9696969696969696964C",
      INIT_76 => X"9696969697979B9B9BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_77 => X"9696969696969696979797969696969797979797979797979797969697979797",
      INIT_78 => X"BABABABA96969696969696969696969696969696969696969797979796969696",
      INIT_79 => X"BABABABABABABABABABABBBBBA9697B7BAB6B6B6BBBBBBBBBBBB9ABABBBABABA",
      INIT_7A => X"BABABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBABABABABABABABABABABA",
      INIT_7B => X"DADADADADADADADADADAD6B6B6B6B6914D4D72969696969696969A9A9A9A9ABA",
      INIT_7C => X"6464646864444468686868688C8C8D91B1B1B1B5B5B5B6D6D6DADADADADADADA",
      INIT_7D => X"4444444444444444444444446464646464646464646464646464646464646464",
      INIT_7E => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1B1B1918D8C8C686868684444",
      INIT_7F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__26_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__26_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized50\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized50\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized50\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized50\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__15_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5252525252525252525252525252525252525252525252525252525252515151",
      INIT_01 => X"BABABABABABABABABA9696969696969696969676725152525252525256565252",
      INIT_02 => X"B5B5B5B5B5B591B59191484871B6BABABABABAB6916D486D9191484C96BABABA",
      INIT_03 => X"DADADADADADADAB6B6B6B6B5B5B5B6B6D6D6B6B6B6B5B5B5B5B5B5B5B5B5B5B5",
      INIT_04 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6D6DADADADADADADADADADADADADADADADA",
      INIT_05 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_06 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6D5",
      INIT_07 => X"B5B5B5D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_08 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACACA8A8AC8C8868688DB1B5B5B5",
      INIT_09 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888886464446464888888A8A8",
      INIT_0A => X"64646464648484848888888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0B => X"6464606064646464646464646484848484646464846464646464646464646464",
      INIT_0C => X"2D2D2D2D2D2D2D2D2D2D29292D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2929282824",
      INIT_0D => X"31313131312D3131313131313131313131313131313131313131312D2D2D2D2D",
      INIT_0E => X"5151515151515151515151313131313131313131313131313131313131313131",
      INIT_0F => X"5252525252525252525252525252525252525252525252525252525252515151",
      INIT_10 => X"BABABABABABABA96969696727171729696969676725152525252565656565652",
      INIT_11 => X"B5B5B5B5B5B5B5B5916D484C91B6BABABABABAB6B6714848916D484D96BABABA",
      INIT_12 => X"DADADADADADAD6B6B6B5B5B5B5B5B6B6B6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_13 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5D6D6DADADADADADADADADADADADADADADA",
      INIT_14 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_15 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6D5D5",
      INIT_16 => X"B5B5B5D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_17 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACA8A8AC8C8868688DB1B5B5B5",
      INIT_18 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888864646464888888A8A8A8",
      INIT_19 => X"646464646464646464648484888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_1A => X"6464848484888888888888888888888888888888888888888888888484646464",
      INIT_1B => X"2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2929282804",
      INIT_1C => X"313131312D2D313131313131313131313131313131313131313131312D2D2D2D",
      INIT_1D => X"5151515151515151515151513131313131313131313131313131313131313131",
      INIT_1E => X"5252525252525252525252525252525252525256525252525252525252515151",
      INIT_1F => X"BABABABABA969696967672717171727296967676725252525252565652525252",
      INIT_20 => X"B5B5B5B5B5B5B5B5916C486D96BABABABABABAB6B69148486D6D484D96BABABA",
      INIT_21 => X"DADADADADADADAB6B6B5B5B5B5B5B5B6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_22 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5D6D6DADADADADADADADADADADADADADADA",
      INIT_23 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_24 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6B5B5",
      INIT_25 => X"B5B5B5D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_26 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8ACACACA8A88C8C8868688DB1B5B5B5",
      INIT_27 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888846464648488A8A8A8A8A8",
      INIT_28 => X"8484646464646464646464648484888888888888A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_29 => X"8488888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888888888888888888884",
      INIT_2A => X"2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2929282804",
      INIT_2B => X"313131312D2D2D31313131313131313131313131313131313131313131312D2D",
      INIT_2C => X"5152515151515151515151513131313131313131313131313131313131313131",
      INIT_2D => X"5252565656525252525252525252525252525252525252525252525252515151",
      INIT_2E => X"BABABABA96969676767271515151717272767672525252525252565652525252",
      INIT_2F => X"B5B5B5B5B5B1B5919148486DB6BABABABABABAB6B69148484848486DB6BABABA",
      INIT_30 => X"DADADADADADAD6B6B5B5B5B5B5B5B5B5B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_31 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6D6DADADADADADADADADADADADADADADA",
      INIT_32 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_33 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADAD6D6B6B5B5B5",
      INIT_34 => X"B5B5B5D6DADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_35 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACA8A8AC8C8868688DB1B5B5B5",
      INIT_36 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888884848888A8A8A8A8A8A8",
      INIT_37 => X"88888888888484646464646464646464648488888888A8A8A8A8A8A8A8A8A8A8",
      INIT_38 => X"8888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888",
      INIT_39 => X"2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D312D2D2D2D2D2D2D2929292804",
      INIT_3A => X"313131312D31313131313131313131313131313131313131313131313131312D",
      INIT_3B => X"5151515151513151515151513131313131313131313131313131313131313131",
      INIT_3C => X"5256565656525252525252525252525252525252525252525252525252525151",
      INIT_3D => X"BABAB69696767672727271514D4D515172727252525252525252565652525252",
      INIT_3E => X"B5B5B5B5B5B5B5916D484891B6BABABABABABAB6B6B66D484848486DB6DABABA",
      INIT_3F => X"DADADADADADAB6B6B5B5B5B5B5B5B5B5B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_40 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6DADADADADADADADADADADADADADADA",
      INIT_41 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_42 => X"DADADADADADADADADADADADADADADADADADADADADADADADADAD6D6D6B5B5B5B5",
      INIT_43 => X"B5B5B5B6D6DADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_44 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACA8A8A88C8868688DB1B5B5B5",
      INIT_45 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888888888A8A8A8A8A8A8A8",
      INIT_46 => X"A8A8A8A8888888888884846464646464646464848488888888A8A8A8A8A8A8A8",
      INIT_47 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_48 => X"2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D31312D2D2D2D2D2D2D2D29282804",
      INIT_49 => X"312D2D2D2D2D3131313131313131313131313131313131313131313131313131",
      INIT_4A => X"3131313131313131315131313131313131313131313131313131313131313131",
      INIT_4B => X"5256565656525252525252525252525252525252525252525252525252515151",
      INIT_4C => X"BABA969676767272727251514D4D515172725252525656565652565652525256",
      INIT_4D => X"B5B5B5B5B5B5B5916D486D96B6BABABABABABAB6BAB68D484848486DB6BABABA",
      INIT_4E => X"DADADADADAD6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_4F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6D6DADADADADADADADADADADADADADA",
      INIT_50 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_51 => X"DADADADADADADADADADADADADADADADADADADADADADADADADAD6D6B6B5B5B5B5",
      INIT_52 => X"B5B5B5B5B6DADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_53 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACA8A8A8888864688DB1B5B5B5",
      INIT_54 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888A8A8A8A8A8A8A8A8",
      INIT_55 => X"A8A8A8A8A8A8A8A8888888888884846464646464648484888888A8A8A8A8A8A8",
      INIT_56 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_57 => X"31312D2D2D2D2D2D2D2D2D2D3131313131313131312D2D2D2D2D2D2D29292804",
      INIT_58 => X"3131312D2D313131313131313131313131313131313131313131313131313131",
      INIT_59 => X"3131313131313151313131313131313131313131313131313131313131313131",
      INIT_5A => X"5252565656525252525252525252525252525252525252525252525252525151",
      INIT_5B => X"BAB6969676727276767251514D4D4D5172525252525656565656565652525252",
      INIT_5C => X"B5B5B5B5B5B5916D48486DB6BABABABABABABABABAB6916D4848486DB6BABABA",
      INIT_5D => X"DADADADADAD6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_5E => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6D6DADADADADADADADADADADADADADA",
      INIT_5F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_60 => X"DADADADADADADADADADADADADADADADADADADADADADADADAD6D6B6B5B5B5B5B5",
      INIT_61 => X"B5B5B5B5B6BADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_62 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACA8A8A8888864688DB1B5B5B5",
      INIT_63 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_64 => X"A8A8A8A8A8A8A8A8A8A8A8A8A88888888464646464646464848888888888A8A8",
      INIT_65 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_66 => X"52315151312D2D2D2D2D2D31313131313131313131312D2D2D2D2D2D2D292904",
      INIT_67 => X"312D2D3131313131313131313131313131313131313131313131313131313151",
      INIT_68 => X"3131313131313131313131313131313131313131313131313131313131313131",
      INIT_69 => X"5252525252525252525252525252525252525252525252525252525252525151",
      INIT_6A => X"BA96967676725272565251514D4D4D5172525252565656565656565652525252",
      INIT_6B => X"B5B5B5B5B1B1916D484991B6BABABABABABABABABAB6916D48242871B6BABABA",
      INIT_6C => X"DADADAD6DAD6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_6D => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6B6DADADADADADADADADADAD6D6D6",
      INIT_6E => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_6F => X"DADADADADADADADADADADADADADADADADADADADADADAD6D6D6D6B5B5B5B5B5B5",
      INIT_70 => X"B5B5B5B5B6B6DADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_71 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACA8A8A8888864688DB5B5B5B5",
      INIT_72 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_73 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888888464646464646464648484888888",
      INIT_74 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_75 => X"5151515131312D2D3131313131313131313131313131312D2D2D2D2D2D2D4D04",
      INIT_76 => X"3131313131313131313131313131313131313131313131313131313131315151",
      INIT_77 => X"3131313131313131313131313131313131313131313131313131313131313131",
      INIT_78 => X"5252525252525252525252525252525252525252525252525252525252525131",
      INIT_79 => X"BA96767672525252525251514D4D4D5152525252565656565652525252525252",
      INIT_7A => X"B5B5B5B5B5B5916D486D91B6BABABABABABABABABAB6956D48284871B6BABABA",
      INIT_7B => X"D6D6D6D6D6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_7C => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6D6DADADADADADADADAD6B6D6D6",
      INIT_7D => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_7E => X"DADADADADADADADADADADADADADADADADADADADADAD6D6D6D6B5B5B5B5B5B5B5",
      INIT_7F => X"B5B5B5B5B5B6DADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__15_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__15_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized51\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized51\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized51\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized51\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__27_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACA8888864688DB5B5B5B5",
      INIT_01 => X"8888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_02 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888888484646464646464848488",
      INIT_03 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_04 => X"525151515151313131313131313131313131313131313131313131312D4D4D28",
      INIT_05 => X"3131313131313131313131313131313131313131313131313131313131313131",
      INIT_06 => X"3131313131313131313131313131313131313131313131313131313131313131",
      INIT_07 => X"5252525252525252525252525252525252525252525252525252525151515151",
      INIT_08 => X"BA96767676525252525251514D4D4D5152525252565656565252525252525252",
      INIT_09 => X"B5B5B5B5B1B1916C486DB6BABABABABABABABABABAB6967148484871B6BABABA",
      INIT_0A => X"B6B6D6D6D6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_0B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6DADADADADADADAD6B6B6B6B6",
      INIT_0C => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_0D => X"DADADADADADADADADADADADADADADADADADADADAD6D6D6B5B6B5B5B5B5B5B5B5",
      INIT_0E => X"B5B5B5B5B5B6DADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_0F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACA8888864688DB1B5B5B5",
      INIT_10 => X"888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_11 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888848464646464646484",
      INIT_12 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_13 => X"515151515131313131313131313131313131313131313131313131312D4D4D04",
      INIT_14 => X"3131313131313131313131313131313131313131313131313131315251513131",
      INIT_15 => X"3131313131313131313131313131313131313131313131313131313131313131",
      INIT_16 => X"5252525252525252525252525252525252525252525252525252515151515131",
      INIT_17 => X"9A96767676765252525251514D2D4D5151525252525252525252525252525252",
      INIT_18 => X"B5B5B5B5B5916D484891B6DABABABABABABABABABABAB6916D484D91BABABABA",
      INIT_19 => X"B6B6B6B5B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_1A => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6BADADADADAD6D6B5B5B5B5B5",
      INIT_1B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_1C => X"DADADADADADADADADADADADADADADADADADADAD6D6D6B6B5B5B5B5B5B5B5B5B5",
      INIT_1D => X"B5B5B5B5B5B6BADADADADADADADADADADADADADADADADAB6B6D6DADADADADADA",
      INIT_1E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACA8888864688DB1B5B5B5",
      INIT_1F => X"6484888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_20 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888846464646464",
      INIT_21 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_22 => X"515152515252513131313131313131313131313131313131313131312D4D4D28",
      INIT_23 => X"3131313131313131313131313131313131313131313131313131315151513131",
      INIT_24 => X"3131313131313131313131313131313131313131313131313131313131313131",
      INIT_25 => X"5252525252525252525252525252525252525252525252525251515151515131",
      INIT_26 => X"9A96767676767676525251514D2D2D4D51515252525252525252525252525252",
      INIT_27 => X"B5B5B5B1B1916D484D91B6DABABABABABABABABABABABAB6916D71B6BABABABA",
      INIT_28 => X"B5B5B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_29 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6D6D6DADADAD6D6B5B5B5B5B5",
      INIT_2A => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_2B => X"DADADADADADADADADADADADADADADADADADAD6D6D6D6B5B5B5B5B5B5B5B5B5B5",
      INIT_2C => X"B5B5B5B5B5B6B6DADADADADADADADADADADADADADADAD6B5B6B6D6DADADADADA",
      INIT_2D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACACA8888864688DB1B5B5B5",
      INIT_2E => X"64648484888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_2F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888888884846464",
      INIT_30 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_31 => X"315151515252523131313131313131313131313131313131313131312D4D4D04",
      INIT_32 => X"3131313131313131313131313131313131313131313131313151515151515151",
      INIT_33 => X"3131313131313131313131313131313131313131313131313131313131313131",
      INIT_34 => X"5252525252525252525252525252525252525252525252525151515151513131",
      INIT_35 => X"9676767676767652525251514D2D2D4D51515252525252525252525252525252",
      INIT_36 => X"B5B5B5B1B1916C486D96BABABABABABABABABABABABADABAB69296BABABABA9A",
      INIT_37 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_38 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5D6D6DADAD6D6B6B5B5B5B5B5",
      INIT_39 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_3A => X"DADADADADADADADADADADADADADADADADAD6D6D6D6B5B5B5B5B5B5B5B5B5B5B5",
      INIT_3B => X"B5B5B5B5B5B5B6D6DADADADADADADADADADADADADAD6B5B5B6B6D6DADADADADA",
      INIT_3C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8888864688DB1B5B5B5",
      INIT_3D => X"8484646484848888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_3E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888888484",
      INIT_3F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_40 => X"51515151515151313131313131313131313131313131313131313131314D4D28",
      INIT_41 => X"3131313131313131313131313131313131313131313131513131313151515151",
      INIT_42 => X"3131313131313131313131313131313131313131313131313131313131313131",
      INIT_43 => X"5252525252525252525252525252525252525252525252525151515131513131",
      INIT_44 => X"9676767676765251525251512D2D2D4D51515252525252525252525252525252",
      INIT_45 => X"B5B5B5B1B18D68497196BABABABABABABABABABABABABADABAB6BABABABABABA",
      INIT_46 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_47 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6D6D6D6D6B6B6B5B5B5B5B5",
      INIT_48 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_49 => X"DADADADADADADADADADADADADADADADAD6D6D6B6B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_4A => X"B5B5B5B5B5B5B6D6D6DADADADADADADADADADADADAD6B5B5B5B6D6DADADADADA",
      INIT_4B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8A8A8886864688DB1B5B5B5",
      INIT_4C => X"888484646464848488A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_4D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888",
      INIT_4E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_4F => X"51515151515151513131313131313131313131313131313131313131314D4D28",
      INIT_50 => X"3131313131313131313131313131313131313131313131313131315151515151",
      INIT_51 => X"3131313131313131313131313131313131313131313131313131313131313131",
      INIT_52 => X"5251515151525252525252525252525252525252525251515151515151513131",
      INIT_53 => X"96767676767652515151514D2D2D2D4D51515252525252525252525252525252",
      INIT_54 => X"B5B5B1B1916D486D91B6BABABABABABABABABABABABABABADABADABABABABA9A",
      INIT_55 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_56 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6D6B6B6B5B5B5B5B5B5B5",
      INIT_57 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_58 => X"DADADADADADADADADADADADADADADAD6D6D6D6B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_59 => X"B5B5B5B5B5B5B5B5D6D6DADADADADADADADADADADAD6B5B5B5B6B6DADADADADA",
      INIT_5A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8886864688DB1B5B5B5",
      INIT_5B => X"8888888484648484848888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5E => X"5151515151515151313131313131313131313131313131313131313151514D28",
      INIT_5F => X"3131313131313131313131313131313131313131313131315151515151515151",
      INIT_60 => X"3131313131313131313131313131313131313131313131313131313131313131",
      INIT_61 => X"5151515151515151525252525252525252525252525251515151515151313151",
      INIT_62 => X"76767676767652515151514D2D2D2D2D51515152525252525252525252525251",
      INIT_63 => X"B5B5B1B1916D486D96B6BABABABABABABABABABABABABABABABABABABABABA9A",
      INIT_64 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_65 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6B5B5B5B5B5B5B5B5",
      INIT_66 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_67 => X"DADADADADADADADADADADADADADAD6D6D6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_68 => X"B5B5B5B5B5B5B5B5B5D6DADADADADADADADADADADAD6B5B5B5B5B6D6DADADADA",
      INIT_69 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AC888864688DB1B5B5B5",
      INIT_6A => X"A8888888848464646484848888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_6B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_6C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_6D => X"5151515151515151513131313151515152523131315131313131313151514D28",
      INIT_6E => X"3131313131313131313131313131313151313131315151515151515151515251",
      INIT_6F => X"3131313131313131313131313131313131313131313131313131313131313131",
      INIT_70 => X"2D2D2D2D2D2D3131315151515252525252525251525151315151515151313131",
      INIT_71 => X"767676767652515151514D4D2D2D2D2D51515151525252525252525151515131",
      INIT_72 => X"B5B5B1B18D68486DB6BABABABABABABABABABABABABABABABABABABABABABA96",
      INIT_73 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_74 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_75 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_76 => X"DADADADADADADADADADADADADADAD6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_77 => X"B5B5B5B5B5B5B5B5B5B5B5DADADADADADADADADADAD6B5B5B5B5B5B6DADADADA",
      INIT_78 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AC886864688DB1B5B5B5",
      INIT_79 => X"A8A8A8888888848464646484888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_7A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_7B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_7C => X"5252515151515152515252525252525252525251515131323231323151514D28",
      INIT_7D => X"3131313131313131313131313151515151515151515151515151515252525252",
      INIT_7E => X"3131313131313131313131313131313131313131313131313131313131313131",
      INIT_7F => X"2D2D2D2D2D2D2D2D2D3131315252525251525251525231315131313131313131",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__27_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__27_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized52\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized52\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized52\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized52\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__11_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"76767672525151514D4D4D4D2D2D2D2D515151515151515152525151512D2D2D",
      INIT_01 => X"B5B5B1916D686D91B6BABABABABABABABABABABABABABABABABABABABABABA96",
      INIT_02 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_03 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_04 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_05 => X"DADADADADADADADADADADADADAD6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_06 => X"B5B5B5B5B5B5B5B5B5B5B5DADADADADADADADADADAD6B5B5B5B5B5B6D6DADADA",
      INIT_07 => X"A8A8A8A8A8A8A8A88888A8A8A8A8A8A8A8A8A8A8A8A8AC886864688DB1B5B5B5",
      INIT_08 => X"A8A8A8A8A888888464646464848488A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_09 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0B => X"5252515151515252525252525252525251525251515132323231313151514D28",
      INIT_0C => X"3131313131313131313131313151525251515151525251515251525252525252",
      INIT_0D => X"3131313131313131313131313131313131313131313131313131313131313131",
      INIT_0E => X"2D2D2D2D2D2D2D2D2D2D31515152515152515151313131313131313131313131",
      INIT_0F => X"7676715151512D2D2D4D4D4D4D4D4D515151515151515151525151512D2D2D2D",
      INIT_10 => X"B5B5B1916D486DB6BABABABABABABABABABABABABABABABABABABABABABABA96",
      INIT_11 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_12 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_13 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_14 => X"DADADADADADADADADADADADAD6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_15 => X"B5B5B5B5B5B5B5B5B5B5B5B5DADADADADADADADADAD6B5B5B5B5B5B5D6DADADA",
      INIT_16 => X"A8A8A8A8A8A8A8888488A8A8A8A8A8A8A8A8A8A8A8A8AC888864688DB1B5B5B5",
      INIT_17 => X"A8A8A8A8A8A888888484646464848888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_18 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_19 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_1A => X"5252525252525252525252525252525252525151515132323232323151514D28",
      INIT_1B => X"3131313131313131313131313152515151515151515152525252525252525252",
      INIT_1C => X"3131313131313131313131313131313131313131313131313131313131313131",
      INIT_1D => X"2D2D2D2D2D2D2D2D2D2D31315151515152525231313131313131313131313131",
      INIT_1E => X"9676767251512D2D4D4D4D4D5151515151515151515151515251514D2D2D2D2D",
      INIT_1F => X"B5B591916C486DB6BABABABABABABABABABABABABABABABABABABABABABABA96",
      INIT_20 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_21 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_22 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_23 => X"DADADADADADADADADADADAD6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_24 => X"B5B5B5B5B5B5B5B5B5B5B5B6D6DADADADADADADAD6B6B5B5B5B5B5B5D6D6DADA",
      INIT_25 => X"A8A8A8A8A8A88884848488A8A8A8A8A8A8A8A8A8A8A8A8888864688CB1B5B5B5",
      INIT_26 => X"A8A8A8A8A8A8A8A88888846464648484888888A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_27 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_28 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_29 => X"5252525252525252525252525252525252525251515232323232323151514D28",
      INIT_2A => X"3131313131313131313131323152525251515151515252525252525252525252",
      INIT_2B => X"3131313131313131313131313131313131313131313131313131313131313131",
      INIT_2C => X"2D2D2D2D2D2D2D2D2D2D2D313151515152513131313131313131313131313131",
      INIT_2D => X"9676767251512D4D4D51515151525152525252515151525151514D2D2D2D2D2D",
      INIT_2E => X"B5B5916D484891B6BABABABABABABABABABABABABABABABABABABABABABABA96",
      INIT_2F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_30 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_31 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_32 => X"DADADADADADADADADAD6D6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_33 => X"B5B5B5B5B5B5B5B5B5B5B5B5D6D6DADADADADADAD6B6B5B5B5B5B5B5B5D6DADA",
      INIT_34 => X"A8A8A8A8A888848484848888A8A8A8A8A8A8A8A8A8A8A8888864688CB1B5B5B5",
      INIT_35 => X"A8A8A8A8A8A8A8A8A8A8888864648464848888A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_36 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_37 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_38 => X"5252525252525252525252525252525252525251513132323232323151514D28",
      INIT_39 => X"3131313131313131313131315151525251515252525252525252525252525252",
      INIT_3A => X"3131313131313131313131313131313131313131313131313131313131313131",
      INIT_3B => X"2D2D2D2D2D2D2D2D2D2D2D313151515151515131313131313131313131313131",
      INIT_3C => X"96767671514D2D2D51515152525151515152525151515151514D2D2D2D2D2D2D",
      INIT_3D => X"B5B5916C486D92B6BABABABABABABABABABABABABABABABABABABABABABABA96",
      INIT_3E => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_3F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_40 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_41 => X"DADADADADADADADADAD6D6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_42 => X"B5B5B5B5B5B5B5B5B5B5B5B5B6D6DADADADADADAD6B5B5B5B5B5B5B5B6D6DADA",
      INIT_43 => X"A8A8A8888888846464848888A8A8A8A8A8A8A8A8A8A8A8886864488CB1B5B5B5",
      INIT_44 => X"A8A8A8A8A8A8A8A8A8A888888884846464848888A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_45 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_46 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_47 => X"5252525252525252525252525252525252525252513132323232323251514D28",
      INIT_48 => X"3131313131313131313131315151525251525252525252525252525252525252",
      INIT_49 => X"3131313131313131313131313131313131313131313131313131313131313131",
      INIT_4A => X"2D2D2D2D2D2D2D2D2D2D2D2D3151515151513131313131313131313131313131",
      INIT_4B => X"96767671514D4D4D51515152525252515151525252525151512D2D2D2D2D2D2D",
      INIT_4C => X"B1B19148486DB6BABABABABABABABABABABABABABABABABABABABABABABABA96",
      INIT_4D => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1",
      INIT_4E => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_4F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_50 => X"D6DADADADADADADAD6D6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_51 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5D6D6DADADADAB6B5B5B5B5B5B5B5B5B5B6D6D6",
      INIT_52 => X"A8A8A8888888846464648488A8A8A8A8A8A8A8A8A8A8AC888864688DB1B5B5B5",
      INIT_53 => X"A8A8A8A8A8A8A8A8A8A8A8A8888884646464848888A8A8A8A8A8A8A8A8A8A8A8",
      INIT_54 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_55 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_56 => X"5252525252525252525252525252525252525252515232323232325251514D28",
      INIT_57 => X"3131313131313131313131315152525252525252525252525252525252525252",
      INIT_58 => X"3131313131313131313131313131313131313131313131313131313131313131",
      INIT_59 => X"2D2D2D2D2D2D2D2D2D2D2D2D3151515252513131313131313131313131313131",
      INIT_5A => X"96767251514D4D51515152525252525252525252525251514D2D2D2D2D2D2D2D",
      INIT_5B => X"B1916D484891B6DADABABABABABABABABABABABABABABABABABABABABABA9696",
      INIT_5C => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1",
      INIT_5D => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_5E => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_5F => X"D6D6DADADADAD6D6D6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_60 => X"B5B5B5B5B1B1B5B5B5B5B5B5B5D6D6D6D6DAB6B5B5B5B5B5B5B5B5B5B5B5D6D6",
      INIT_61 => X"A8A8A888888884646464848888A8A8A8A8A8ACACA8A8AC888864688DB1B5B5B5",
      INIT_62 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8888884646484848888A8A8A8A8A8A8A8A8A8A8",
      INIT_63 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_64 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_65 => X"5252525252525252525252525252525252525252525252323232325251515128",
      INIT_66 => X"3131313131513131525151525252525252525252525252525252525252525252",
      INIT_67 => X"3131313131313131313131313131313131313131313131313131313131313131",
      INIT_68 => X"2D2D2D2D2D2D2D2D2D2D2D2D3151515151513131313131313131313131313131",
      INIT_69 => X"967671514D4D5151515152525252515252525252525251512D2D2D2D2D2D2D2D",
      INIT_6A => X"91916C486D91B6DABABABABABABABABABABABABABABABABABABABABABA969696",
      INIT_6B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B5B5B5B5B5B5B1B1",
      INIT_6C => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_6D => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_6E => X"D6D6D6DADAD6D6D6D6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_6F => X"B5B5B5B5B1B1B5B5B5B5B5B5B5D5D6D6D6B6B5B5B5B5B5B5B5B5B5B5B5B5B5D6",
      INIT_70 => X"A888A888888864646464848488A8A8A8A8A8ACACA8A8AC888864688DB1B5B5B5",
      INIT_71 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8888884846484848888A8A8A8A8A8A8A8A8A8",
      INIT_72 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_73 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_74 => X"5252525252525252525252525252525252525252525252525232325251515128",
      INIT_75 => X"3131313131313151515151525252525252525252525252525252525252525252",
      INIT_76 => X"3131313131313131313131313131313131313131313131313131313131313131",
      INIT_77 => X"2D2D2D2D2D2D2D2D2D2D2D2D3131515151513131313131313131313131313131",
      INIT_78 => X"7671514D4D2D4D515151525252525151515152525251514D2D2D2D2D2D2D2D2D",
      INIT_79 => X"916D48486DB6BADABABABABABABABABABABABABABABABABABABABAB696969696",
      INIT_7A => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B591",
      INIT_7B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_7C => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_7D => X"B6D6D6D6D6D6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_7E => X"B5B5B5B1918D91B5B5B5B5B5B5B5B5B5B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_7F => X"A8A8ACACAC8868646464848488A8A8A8A8A8ACACACACAC8C8868688DB1B5B5B5",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__11_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__11_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized53\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized53\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized53\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized53\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__23_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88884848484848888A8A8A8A8A8A8A8A8",
      INIT_01 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_02 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_03 => X"5252525252525252525252525252525252525252525252525232325251515128",
      INIT_04 => X"3131313132525252525252525252525252525252525252525252525252525252",
      INIT_05 => X"3131313131313131313131313131313131313131315151513131313131313131",
      INIT_06 => X"2D2D2D2D2D2D2D2D2D2D2D2D3131515151515131313131313131313131313131",
      INIT_07 => X"967251514D2D4D515151515151515151515152525251514D2D2D2D2D2D2D2D2D",
      INIT_08 => X"916C484891B6BABABABABABABABABABABABABABABABABABAB6B6B69696969696",
      INIT_09 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B191",
      INIT_0A => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_0B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_0C => X"B5B6B6D6B6B6B6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_0D => X"B5B1B1916C6C91B1B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_0E => X"A8ACACACAC8C8864646484848888A8A8A8A8A8A8A8A8AC8C8864688DB1B5B5B5",
      INIT_0F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888884848484888888A8A8A8A8A8A888",
      INIT_10 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_11 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_12 => X"5252525252525252525252525252525252525252525252525232325251515128",
      INIT_13 => X"3131315152525252525252525252525252525252525252525252525252525252",
      INIT_14 => X"3131313131313131313131313131313131313151515151515151313151513131",
      INIT_15 => X"2D2D2D2D2D2D2D2D2D2D2D2D3131315151515131313131313131313131313131",
      INIT_16 => X"967271514D4D51515151515151515151515151515251512D2D2D2D2D2D2D2D2D",
      INIT_17 => X"8D48486D95B6BABABABABABABABABABABABABABABABABABABABA969696969696",
      INIT_18 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B191",
      INIT_19 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_1A => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_1B => X"B5B5B5B5B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_1C => X"91B1918D68486C91B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_1D => X"ACACACD1B0AC8864646484848888A8A8A8A8A8A8A8A8AC888864688DB1B5B5B1",
      INIT_1E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888848484848888A8A8A8A8A8A8",
      INIT_1F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_20 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_21 => X"5252525252525252525252525252525252525252525252525252525251515128",
      INIT_22 => X"5152515252525252525252525252525252525252525252525252525252525252",
      INIT_23 => X"3131313131313131313131313131515151515151515151515151515151513131",
      INIT_24 => X"2D2D2D2D2D2D2D2D2D2D2D2D3131515151515131313131313131313131313131",
      INIT_25 => X"7171514D4D4D4D515151515151515151515151515151312D2D2D2D2D2D2D2D2D",
      INIT_26 => X"6D48486DB6BABABABABABABABABABABABABABABABABABABABAB6969676767671",
      INIT_27 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B19191",
      INIT_28 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_29 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_2A => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_2B => X"B1B1918C4848688DB1B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_2C => X"ACACB1D1B1AC6864646484848488A8A8A8A8A8A8A8A8A8888864688DB1B5B5B1",
      INIT_2D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88884848484848888888888ACAC",
      INIT_2E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_2F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_30 => X"5252525252525252525252525252525252525252525252525252525251515128",
      INIT_31 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_32 => X"3131313131313131313131313131515151515151515151515151515151515151",
      INIT_33 => X"2D2D2D2D2D2D2D2D2D2D2D2D3131515151513131313131313131313131313131",
      INIT_34 => X"4D4D2D2D2D2D4D515151515151515151515151515151312D2D2D2D2D2D2D2D2D",
      INIT_35 => X"6C484891B6BABABABABABABABABABABABABABABABABABABAB69671714D4D4D4D",
      INIT_36 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1B1B191",
      INIT_37 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_38 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_39 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_3A => X"B1B18D684844488CB1B1B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_3B => X"B0B0B0B1B18C684464648484848888A8A8A8A8A8A8A8A8888864688DB1B5B1B1",
      INIT_3C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888888464648484848888888CAC",
      INIT_3D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_3E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_3F => X"5252525252525252525252525252525252525252525252525252525251515128",
      INIT_40 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_41 => X"3131315151515131513131313151515151515151515151515151515151515151",
      INIT_42 => X"2D2D2D2D2D2D2D2D2D2D2D2D3131515151513131313131313131313131313131",
      INIT_43 => X"4D4D2D29292D2D4D5151515151515151515151515151312D2D2D2D2D2D2D2D2D",
      INIT_44 => X"48486D91B6BABABABABABABABABABABABABABABABABAB6969671714D4D4D4D4D",
      INIT_45 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1B1B1918D",
      INIT_46 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_47 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_48 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_49 => X"B1B18D684844486C91B1B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_4A => X"B1B1B1B1B18C684464648484848888A8A8A8A8A8A8A8A8888864688DB1B5B1B1",
      INIT_4B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888484646464848888888CAC",
      INIT_4C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_4D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_4E => X"5252525252525252525252525252525252525252525252525252525251515128",
      INIT_4F => X"5152525252525252525252525252525252525252525252525252525252525252",
      INIT_50 => X"3131515151515151515151515151515151515151515151515252525252525252",
      INIT_51 => X"2D2D2D2D2D2D2D2D2D2D2D2D3151515151515131313131313131313131313131",
      INIT_52 => X"514D4D2D2D2D2D4D515151515151515151515151515131312D2D2D2D2D2D2D2D",
      INIT_53 => X"48486DB6BADABABABABABABABABABABABABABABABABA969671714D4D4D4D5151",
      INIT_54 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1B1B1B1916D",
      INIT_55 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_56 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_57 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_58 => X"B1916C48444448688DB1B1B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_59 => X"B1D1B1B1B18C684464648484848488A8A8A8A8A8A8A8A8888864688CB1B5B1B1",
      INIT_5A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88884846464646488888CB0",
      INIT_5B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5D => X"5252525252525252525252525252525252525252525252525252525252515128",
      INIT_5E => X"5252525252525252525252525252525252525252525652525252525252525252",
      INIT_5F => X"3131515151515151515151515151515151515151525252525252525252525252",
      INIT_60 => X"2D2D2D2D2D2D2D2D2D2D2D315151515151515131313131313131313131313131",
      INIT_61 => X"51514D4D4D4D4D51515151515151515151515151515131312D2D2D2D2D2D2D2D",
      INIT_62 => X"484891B6BABABAB6B6B6B6B6B6B6B6B6BABABABAB6B69696714D4D2D4D515151",
      INIT_63 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1B1B1B1B1B1B1B5B5B5B5B5B1B1B1916C",
      INIT_64 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_65 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_66 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_67 => X"B1B16C44444848688D91B1B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_68 => X"B1B1B1B1B18C68446464848484848888A8A8A8A8A8A8A8888864688CB1B1B1B1",
      INIT_69 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888848464646468888CB1",
      INIT_6A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_6B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_6C => X"5252525252525252525252525252525252525252525252525252525252515128",
      INIT_6D => X"5252525252525252525252525252525252525252525252565656525252525656",
      INIT_6E => X"5151515151515151515151515252515152525252525252525252525252525252",
      INIT_6F => X"2D2D2D2D2D2D2D2D2D3131515151515151515151513131315131313131313151",
      INIT_70 => X"51515151514D4D5151515151515151515151515151515131312D2D2D2D2D2D2D",
      INIT_71 => X"486DB6DADABABAB6B6B6B6B6B6B6B6B6B6B6BAB6B6B69696714D2D2D4D517151",
      INIT_72 => X"B5B5B5B5B5B5B5B5B5B5B5B5B1B1B1B1B1B1B1B1B1B1B1B1B5B1B1B1B1918D68",
      INIT_73 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_74 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_75 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_76 => X"B18D6844646868686C91B1B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_77 => X"B1B1B1B1B18C6844646484848484848888A8A8A8A8A8A8888864648CB1B1B1B1",
      INIT_78 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888864646464688CB1",
      INIT_79 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_7A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_7B => X"5252565652525252525252525252525252525252525252525252525252517128",
      INIT_7C => X"5252525252525252565656565252525252525256525252565656525252525656",
      INIT_7D => X"5151515252515151525252525252525252525252525252525252525252525252",
      INIT_7E => X"2D2D2D2D2D2D2D2D313151515151515151515151515151515131313131313151",
      INIT_7F => X"51515151515151515151515151515151515151515151515151312D2D2D2D2D2D",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__23_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__23_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized54\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized54\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized54\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized54\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__7_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"488DB6DAB6B6B6B692929191919191919696B69696969692714D4D4D4D517171",
      INIT_01 => X"B5B5B5B5B5B5B5B5B5B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B1B1B191916D68",
      INIT_02 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_03 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_04 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_05 => X"B18C686468686868688CB1B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_06 => X"B1B1B1B1B18C684464648484848484848488A8A8A8A8A8888864648CB1B1B1B1",
      INIT_07 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88864646464688CB1",
      INIT_08 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_09 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0A => X"5656565652525656525252525252525252525252525252525252525252517128",
      INIT_0B => X"5252525252525252565656565252525252525656565656565656565256565656",
      INIT_0C => X"5151515151515252525252525252525252525252525252525252525252525252",
      INIT_0D => X"2D2D2D2D2D2D3131315151515151515151515151515151515151515131515151",
      INIT_0E => X"5151515151515151515151515151515151515151515151515151312D2D2D2D2D",
      INIT_0F => X"6891B6B6B6B6B692919191919191919191919292929292916D4D4D4D51717151",
      INIT_10 => X"B5B5B5B1B1B1B1B5B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5B1B19191916C68",
      INIT_11 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1",
      INIT_12 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_13 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_14 => X"8D88686868886868486CB1B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_15 => X"B1B1B1B1B18C684464648484848484848488A8A8A8A8A8888864448CB1B1B1B1",
      INIT_16 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888886464646888AD",
      INIT_17 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_18 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_19 => X"5656565656565656565252525252525252525252525252525252525252517128",
      INIT_1A => X"5252525252525656565656565252525256565656565656565656565656565656",
      INIT_1B => X"5151525252525252525252525252525252525252525252565656565656565656",
      INIT_1C => X"5151515151515151515151515151515151515151515151515152515151515151",
      INIT_1D => X"5151515151515151515151515151515151515151515151515151515151515151",
      INIT_1E => X"486D91918D8D916D6D6D6D6D6D6D6D6D8D919191919191716D4D4D4D4D517151",
      INIT_1F => X"B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B191918D8D8D8C6C6848",
      INIT_20 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1B1B1",
      INIT_21 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_22 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_23 => X"8C68646888888868686891B1B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_24 => X"B1B1B1B1B18C684464648484848484848484A8A8A8A8A8888864648CB1B1B1B1",
      INIT_25 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888686468688C",
      INIT_26 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_27 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_28 => X"5656565656525256565656565252525252525252525252525252525252517128",
      INIT_29 => X"5656565656565656565656565252525252565656565656565656565656565656",
      INIT_2A => X"5151515252525252525252525252525252525256565656565656525652525656",
      INIT_2B => X"5151515151515151515151515151515151515151515151515151515151515151",
      INIT_2C => X"5151515151515151515152515151515151515151515151515151515151515151",
      INIT_2D => X"4444444444686844444444446868686868686C6C6D6D6D6D6D4D6D6D4D717171",
      INIT_2E => X"B1B1B1B1B1B1B1B1B1B1919191919191918D8D8D8D8C8C8C6868686868644444",
      INIT_2F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B5B5B1B5B1B1B1B1",
      INIT_30 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_31 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_32 => X"8C6864688888888868688CB1B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_33 => X"B1B1B1B1B18C684464648484848484848484A8A8A8A8A8888864448CB1B1B1B1",
      INIT_34 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888886464688C",
      INIT_35 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_36 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_37 => X"5656565656525252565656565252525252525252525252525252525252517128",
      INIT_38 => X"5656565656565656565656565652525252565656565656565656565656565656",
      INIT_39 => X"5151515252525252525252525252525252525256565656565656565656565656",
      INIT_3A => X"5151515151515151515151515151515151515151515151515152515151515151",
      INIT_3B => X"5151515151515151515151515151515151515151515151515151515151515151",
      INIT_3C => X"4464646464646464646464646464646464444448484848484848484C4D4D6D71",
      INIT_3D => X"B1B1B1B1B1B1B1918D8C6C686868686868684444444444444444444444444444",
      INIT_3E => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1B1B5B5B5B1B1B1B1",
      INIT_3F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_40 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_41 => X"686864888888888868688C91B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_42 => X"8DB1B1B1B18C68446464848484848484848488A8A8A8A88888644468B1B1B1B1",
      INIT_43 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88868646888",
      INIT_44 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_45 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_46 => X"5656565656565656565656565656565652525252525252525252525252517128",
      INIT_47 => X"5656565656565656565656565652565656565656565656565656565656565656",
      INIT_48 => X"5151525252525252525252525252525252565656565656565656565656565656",
      INIT_49 => X"5151515151515151515151515252525252525252525251525252525252525252",
      INIT_4A => X"4D4D515151515151515151515151515151515151515151515151515151515151",
      INIT_4B => X"8888888888888888888888888888686868686464644444444444484848484C4D",
      INIT_4C => X"B191918D8C8C6C68686844444444444444444444444444444464646468688888",
      INIT_4D => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1B1B1B1B5B5B5B1B1B1",
      INIT_4E => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_4F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_50 => X"686464888888888868686891B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_51 => X"8CB1B1B1B18C6844646484848484848484848488A8A8888888644468B1B1B18C",
      INIT_52 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888686868",
      INIT_53 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_54 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_55 => X"5656565656565656565656565656565656525252525252525252525252517128",
      INIT_56 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_57 => X"5252525252525252525252525252565652525252565656565656565656565656",
      INIT_58 => X"5151515151515151525252525252525252525252525252525252525252525252",
      INIT_59 => X"4C4D4D4D51515151515151515151515151515151515151525151515151515151",
      INIT_5A => X"88ACACACA8ACACACACACACA8A8A8A8A888888888886868686848444444444848",
      INIT_5B => X"8C8C686848444444444444444444444444446464646468686888888888888CAC",
      INIT_5C => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1B1B5B5B5B1B1B1B1B1B1918D",
      INIT_5D => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_5E => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_5F => X"68646888888888886868688CB1B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_60 => X"8C8DB1B1B18C684464648484848484848484848888A8888888644468B1B1B18C",
      INIT_61 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888686868",
      INIT_62 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_63 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_64 => X"5656565656565656565656565656565656565656525252525252525252517128",
      INIT_65 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_66 => X"5252525252525256525256565656565652525656565656565656565656565656",
      INIT_67 => X"5152515151525152525252525252525252525252525252525252525252525252",
      INIT_68 => X"4848484C4D4D4D51515151515151515151515151515152525151515151515151",
      INIT_69 => X"A8A8ACA8A8ACACACACACACACACACACACACACACACAC8C88888888686868444448",
      INIT_6A => X"444444444444446464646464646468686464686868688888888888888888A8A8",
      INIT_6B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1B1B1B1B1B1B1B1B1B191918D8C8C6868",
      INIT_6C => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_6D => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_6E => X"44648888888888888868688CB1B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_6F => X"688C91B1B18D686464648484848484848484848488A8888888644468B1B1918C",
      INIT_70 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888886864",
      INIT_71 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_72 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_73 => X"5656565656565656565656565656565656565656525252525652525252517128",
      INIT_74 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_75 => X"5252525252565656525256565656565656565656565656565656565656565656",
      INIT_76 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_77 => X"44484848484D4D4D515151515151515151515151515152525252525252525252",
      INIT_78 => X"A8A8A8A8A8ACACACACACACCCACACACACACACACACACACACACACAC888888686868",
      INIT_79 => X"44444444646464646868686868688888888888888888888888888888888888A8",
      INIT_7A => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1B1B1B1B1B1B1B191918C8C6C6868444444",
      INIT_7B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_7C => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_7D => X"4464888888888888886868688DB1B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_7E => X"686C8C91B1AD68646464848484848484848484848488888888646468B1B18C68",
      INIT_7F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888886864",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__7_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized55\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized55\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized55\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized55\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_2_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 112 to 112 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_01 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_02 => X"5656565656565656565656565656565656565656565252525252525252517128",
      INIT_03 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_04 => X"5252525656565656565656565656565252565656565656565656565656565656",
      INIT_05 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_06 => X"686868484848494D4D4D4D515151525251515151515151525252525252525252",
      INIT_07 => X"88A8A8A8A8A8ACCCCCCCCCCCCCCCCCCCCCCCACACACACACACACACACA888888888",
      INIT_08 => X"44646468686868886888888888888888888888888888888888888888888888A8",
      INIT_09 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1B1B1B1B1B1918D8C6C6868684444444444",
      INIT_0A => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_0B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_0C => X"446888A8A8A8A8888C6868688CB1B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_0D => X"68688C8CB1B1684464648484848484848484848484888888886444688DB18C68",
      INIT_0E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888868",
      INIT_0F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_10 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_11 => X"5656565656565656565656565656565656565656565656525652525252517128",
      INIT_12 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_13 => X"5656565656565656565656565256565656565656565656565656565656565656",
      INIT_14 => X"5252525252525252525252525252525252525656565656525652525252525656",
      INIT_15 => X"8888686848484848494D4D4D5151525251515151515252525252525252525252",
      INIT_16 => X"88A8A8A8A8A8A8ACACACACCCCCCCCCCCCCCCCCCCACACACACACACACACACAC8C8C",
      INIT_17 => X"68686868688888888888888888888888888888888888888888888888888888A8",
      INIT_18 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1B1B191918C6868484444444444646468",
      INIT_19 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_1A => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_1B => X"446888A8A8A8A8888C8868688C91B1B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_1C => X"6868688CB1B1684464648484848484848484848484888888886444688C916844",
      INIT_1D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88868",
      INIT_1E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_1F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_array(112),
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(16),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_2_n_0\,
      I2 => addra(11),
      O => ena_array(112)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(15),
      I3 => addra(14),
      I4 => addra(17),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__10_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DADADADADADADADADADADADADADADADADADADADADADAD6D6D6B6B6B6B5B5B5B5",
      INIT_01 => X"95B6B6DADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_02 => X"767676767696969696969A9A9A969696969696969696969696716D4D4D6D7191",
      INIT_03 => X"7676767676767677767676767676767676767676767676767676767676777676",
      INIT_04 => X"BBBBBBBBBBBBBBBBBABABABABBBABABA9A9B9A9A9B969696969696969696964C",
      INIT_05 => X"9696979797979B9B9BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_06 => X"9797979696969696969797979696969697979797979797979696969696969696",
      INIT_07 => X"BABABABABABABABA969696969696979797979797979797979797979797979797",
      INIT_08 => X"BABABABABABABABABABABBBBBA969BB7BBBBBABABABBBBBBBBBBBBBBBBBABABA",
      INIT_09 => X"BABABBBBBBBABBBBDBBBBBBBBBBBBBBBBBBBBBBBBABABABABABABABABABABABA",
      INIT_0A => X"DADADADADADADADAD6D6D6B6B6B6956D4D4D7296969696969696969A9A9A9A9A",
      INIT_0B => X"68686868686868686864444444686868686C8C8D9191B1B5B5B5B6D6D6DADADA",
      INIT_0C => X"4444446464646464646468686868888888888888888888888888888888686868",
      INIT_0D => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1B1B191918C8C68686844444444444444",
      INIT_0E => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_0F => X"DADADADADADADADADADADADADADADADADADADADADAD6D6B6B6B5B5B5B5B5B5B5",
      INIT_10 => X"B6B6BAB6B6B6DADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_11 => X"969A9A9A9A9A969696969A9A9A9A9696969A969696969672716D6D6D6D7191B6",
      INIT_12 => X"7676767676767777767677777776767676777777767676767676767676767676",
      INIT_13 => X"BBBBBBBBBBBBBABABABABABBBABBBABA9B9A9A9B9A969696969696969696964C",
      INIT_14 => X"9696979797979B9B9BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_15 => X"9797979696969696979797979796969697979797979797979696969696969696",
      INIT_16 => X"BABABABABABABABA96969696B7B7B7B796979797979797979797979797979797",
      INIT_17 => X"BABABABABABABABAB6BABABBBABBBBBBBBBBBABABABABBBBBBBBBBBBBABABABA",
      INIT_18 => X"BABABBBBBBBBBBDBDBDBDBDBBBBBBBBBBBBBBBBBBBBABABABABBBABABABABABA",
      INIT_19 => X"DADADAD6DADAD6D6D6D6B6B6B6B6916D4D717696969696969696969A9A9A9A9A",
      INIT_1A => X"8888888888888888886868686864646464646868686C6C8D91B1B1B5D6D6D6D6",
      INIT_1B => X"646868888888888888888888888888888888888C8C8C88888888888888888888",
      INIT_1C => X"B5B5B5B5B5B5B5B5B5B5B5B5B1B1B191918C6C68684444444444444444446464",
      INIT_1D => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_1E => X"DADADADADADADADADADADADADADADADADADADAD6B6B6B6B5B5B5B5B5B5B5B5B5",
      INIT_1F => X"B6B6B6B6B6D6D6DADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_20 => X"9B9B9A9A9A9A9A9A9A969A969A9A9696969A969696716D4D4D4D6D6D9195B6B6",
      INIT_21 => X"767676767777777777777777767676767676767676767A769A9A9A9A76769697",
      INIT_22 => X"BBBBBBBBBABABBBBBBBABABABABA9B9B9B9B9A9B96969696969696969696964D",
      INIT_23 => X"979797979797979797BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_24 => X"9797979796969696979797979797969697979797979797979696969696969696",
      INIT_25 => X"BABABABABABABAB6BBBBBBBBBBBBBBB7B7979797979797979797979797979797",
      INIT_26 => X"BABABABABABABABABABABABABABBBBBBBBBABABABBBBBBBABBBBBBBBBABABABA",
      INIT_27 => X"9ABABABBBBBBBBDBDBDBDBDBDBDBDBDBBBBBBBBBBBBABABABABBBABABABABABA",
      INIT_28 => X"B6D6B6BAB6BAB5B5B5D6B6B6B6B6714D4D71767676767676767696969A9A9A9A",
      INIT_29 => X"A888A888888888888888888888886868686864646464686868688C8DB1B1B5B5",
      INIT_2A => X"888888888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_2B => X"B5B5B5B5B5B5B5B5B5B1B1B1B18D8C8C68686444444464646464646888888888",
      INIT_2C => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_2D => X"DADADADADADADADADADADADADADADADAD6D6D6B6B6B5B5B5B5B5B5B5B5B5B5B5",
      INIT_2E => X"B6B6B6D6D6DADADADADAB6DADADADAD6DADADADADADADADADADADADADADADADA",
      INIT_2F => X"769A9B9B9B9A9A9A9A9696969696969696969671714D4D484D6D9191B6B6B6B6",
      INIT_30 => X"77777677767777777777777776767676767676767A7A7A7A9A9A9A9A9A769B9B",
      INIT_31 => X"BBBBBBBBBBBBBB9A9A9A9A9B9B9B9B9B9B9B9B9B9A9696969696969696969648",
      INIT_32 => X"979696979B9B9797BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_33 => X"9797979696969696969797979797969697979797979797979696969696969696",
      INIT_34 => X"BABABABABABABABABABBBBBBBBBBBBBBB7B7B7B7979797979797979797979797",
      INIT_35 => X"BABABABABABABABABABABABABABBBBBBBABABABABBBBBBBBBBBBBBBBBBBBBBBA",
      INIT_36 => X"9ABABBBBBBBBBBBBBBBBDBDBDBDBDBDBBBBBBABBBBBABABABABABABABABABABA",
      INIT_37 => X"B1B5B5B6B5BAB9B5B5D6B6B6B6916D4D4D7276767676767676767676969A9A9A",
      INIT_38 => X"A8A8A8A8A8A8A8A8A8A8888888888888888888886868646464646868688C91B1",
      INIT_39 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_3A => X"B5B5B5B5B5B5B1B1B1B18D8C686868646464646464688888888888888888A8A8",
      INIT_3B => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_3C => X"DADADADADADADADADADADADADADAD6D6D6B6B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_3D => X"D6D6D6D6D6D6B6B6B6B6B6B6B6B6B6B6B5B6DADADADADADADADADADADADADADA",
      INIT_3E => X"7676969A9B9A969696969696969696969671714D4D48486D91B5B6B6BADABAB6",
      INIT_3F => X"767776777677777777777776767676767676767A7A967A969A9A9A9A9A767676",
      INIT_40 => X"BBBBBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9A9A96969696969696969696964C",
      INIT_41 => X"9797979797979B9BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_42 => X"9696969696969696969696969797979796969696969696979697969796979797",
      INIT_43 => X"BBBBBABABABABABABABABABBBBBBBBB7BBBBB7B7B7B7B7B79797979797969696",
      INIT_44 => X"BABABABABABABABABABABABABABBBBBBBBBABABABABABABABABABABBBBBBBBBB",
      INIT_45 => X"9B9B9BBBBBBBBBBBBBBBBBDBDBDBDBBABBBBBBBABABBBABABABABABABABABABA",
      INIT_46 => X"8C8D91B5B5B5B5BADAB6B6B6B6914D494D72767676767676767676767696969A",
      INIT_47 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A888888888888888888868686868686868686C",
      INIT_48 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_49 => X"B5B5B5B5B1B1B18D8C6868684444446464686868888888888888A8A8A8A8A8A8",
      INIT_4A => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_4B => X"DADADADADADADADADADADADAD6D5D5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_4C => X"B6B6B6B5B5B5919191917171916D6D6C6C8D91B5B6DADADADADADADADADADADA",
      INIT_4D => X"76969696969696969696969A96969696716D4D484C6D7191B5B6B6B6B6B6B6B6",
      INIT_4E => X"76777676767776767676767676767676767676769696969696969A9A9A967676",
      INIT_4F => X"BBBBBB9B9B9B9B9B9A9B9B9B9B969A9B9B9A9696969696969696969696969648",
      INIT_50 => X"9797979697979BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBABBBBBBBB",
      INIT_51 => X"9696969696969696969696969797979796969696969696969797969696979797",
      INIT_52 => X"BBBBBABABABABABABABABABABABBBBBBBBBBB7B7B7B7B7B79797979797969696",
      INIT_53 => X"BABABABABABABABABABABABABBBBBBBBBABABABABABABABABABABABABBBBBBBB",
      INIT_54 => X"9B9B9B9BBBBBBBBBBBBBBABABABABABBBBBBBBBABBBABABABABABABABABABABA",
      INIT_55 => X"68688C8D9191B5B5B6B6B6B6916D4D4D72767676767676767676767676769696",
      INIT_56 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACA8A888888888888888886868686868",
      INIT_57 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_58 => X"B5B5B1B1B18C8C6868684444646468686888888888888888A8A8A8A8A8A8A8A8",
      INIT_59 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_5A => X"DADADADADADADADADAD6D6D5D5D5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_5B => X"959191716D6D4C484848484848484448486C91B5B5DADADADADADADADADADADA",
      INIT_5C => X"767676967696969696969696969672714D4D4C4D6D9191B5B6B6B6B6B6B5B5B6",
      INIT_5D => X"7677767676777676767676767676767676767676769696969696969696767676",
      INIT_5E => X"BB9B9B9B9B9B9A9696969696969696969797979696969696969676969696964D",
      INIT_5F => X"97979797979B9BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBABABBBBBBBB",
      INIT_60 => X"9696969696969696969696969797979796969696969696969797979797979797",
      INIT_61 => X"BBBABABABABABABABABABABABABABABABBBBB7B7B7B7B7B79797979796969696",
      INIT_62 => X"BABABABABABABABABABABABABABBBABABABABABABBBBBABABABABABABBBBBBBB",
      INIT_63 => X"9B9B9B9BBBBBBBBBBBBBBABABABBBBBBBBBABBBABBBBBBBABABABABABABABABA",
      INIT_64 => X"646868686C8C91B1B5B5B6B6914D4D4D72767676767676767676767676769696",
      INIT_65 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888A8A8A8888888888888886864",
      INIT_66 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_67 => X"B1B1B18C8C686864444464646888888888888888A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_68 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1B1",
      INIT_69 => X"DADADADADADADAD6D6D5D5D5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_6A => X"6D4D4848282828284848484848244848688D91B5B6DADADADADADADADADADADA",
      INIT_6B => X"76767676769676969696969676716D4D4D4D6D7191B5B6B6B6B5B5B59591716D",
      INIT_6C => X"7677767676777676767676767676767676767676767676767676767676767676",
      INIT_6D => X"9B9B9B9B9B9B9696969696969696969697979797969676767676767676769648",
      INIT_6E => X"97979797979B9BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBABABBBBBB9A",
      INIT_6F => X"9696969696969696969696969796979796969696969696969697979797979797",
      INIT_70 => X"BABABABABABABABABABABABABABABABABBBBB7B7B7B796969797979796969696",
      INIT_71 => X"BABABABABABABABABABABABABABBBBBABABABABABBBBBABABABABABABBBBBBBB",
      INIT_72 => X"979B9B9B9BBBBBBBBBBBBBBBBABBBBBBBBBBBBBABBBBBBBBBABABABABABABABA",
      INIT_73 => X"8868686868686C8C919191916D494D5172767676767676767676767676969696",
      INIT_74 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888A888888888888888",
      INIT_75 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_76 => X"B18C8C6868646464646468888888888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_77 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1B1B1B1",
      INIT_78 => X"DADADADADADAD5D5D5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_79 => X"282828494D4D4D6D716D6D4D484848686DB1B6D6DADADADADADADADADADADADA",
      INIT_7A => X"767676767676969696767671714D48484D6D71919595B59191916D6D4D482828",
      INIT_7B => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_7C => X"9B9B97979696969696969696969696969797979797967676767676767672924C",
      INIT_7D => X"97979797BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9A9B",
      INIT_7E => X"9696969696969696969696969696979796969696969696969696969797979797",
      INIT_7F => X"BABABABABABABABABABAB6B7B6B6B6B6B6B6B7B7979796969796969696969696",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__10_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__10_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__36_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"BABABABABABABBBABABABABABABABABABABABABABABABABABABABABABBBBBBBB",
      INIT_01 => X"969B9B9B9BBBBBBBBBBBBBBBBBBBBBBBBBBBDBDBBABABABABABABABABABABABA",
      INIT_02 => X"88888868686868686C6D6D6D49494D7276767676767676767676767676969696",
      INIT_03 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888",
      INIT_04 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_05 => X"88686864646464646888888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_06 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1B1B1918C8C",
      INIT_07 => X"DADADADAD5D5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_08 => X"4D5152727272727272716D4D48486C8D91B6D6DADADADADADADADADADADADADA",
      INIT_09 => X"767676767676767672514D4D292828494D6D7191716D6D4D4848482828292D4D",
      INIT_0A => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_0B => X"9B97979796969696969696969696969697977797777776767676767676729248",
      INIT_0C => X"97979797BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9B9B9B",
      INIT_0D => X"9697979796969696969696969696979796969696969696969696969797979797",
      INIT_0E => X"BBBABABABABABABABABABBB7B7B7B7B6B6B6B696979796969696969696969696",
      INIT_0F => X"BABABABABABABABBBABABABABBBBBABABABABABABABABABABABABABABBBBBBBB",
      INIT_10 => X"9A9B9B9B9BBBBBBBBBBBBBBABBBBBBBBBBBBDBDBDBDBBABABABABABABABABABA",
      INIT_11 => X"88888888886868686868684848494D7276767676767676767676767696969696",
      INIT_12 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACAC",
      INIT_13 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_14 => X"64646464646888888888ACACA8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_15 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1B1918C8C6868",
      INIT_16 => X"DADAD5D5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_17 => X"7276727276767672716D4D48486C9191B6D6DADADADADADADADADADADADADADA",
      INIT_18 => X"76767676767672514D2D28282424282849494D4D492828282828494D4D515272",
      INIT_19 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_1A => X"969696969696767676767676767676767777777777777676767676767676964D",
      INIT_1B => X"979797BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9B9B9B9A9A",
      INIT_1C => X"9696969696969696969696969696979796969696969696969696969797979797",
      INIT_1D => X"BBBABABABABBBABABAB7B7B7B7B79797B6B6B696969696969696969696969696",
      INIT_1E => X"BABABABABABABABABABABBBBBBBBBBBBBABABABABABABABABABABABABABBBBBB",
      INIT_1F => X"9A9A9B9ABBBBBBBBBBBBBBBBBBBBBBBBDBDBDBDADADADADABABABABABABABABA",
      INIT_20 => X"A8A8A888888868686448484848494D72767676767676767696969A969A9A9A9A",
      INIT_21 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AC",
      INIT_22 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_23 => X"64646468888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_24 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1918C8C68684444",
      INIT_25 => X"DAD5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_26 => X"76767676767672726D4D48486D91B5B6B6DADADADADADADADADADADADADADADA",
      INIT_27 => X"767676767272524D2908040404040428282828292929294D4D4D717172767676",
      INIT_28 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_29 => X"9696969696967676767676767676767677777777777777767677767676769248",
      INIT_2A => X"9797BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9B9B9B9B969696",
      INIT_2B => X"9696969696969696969696969796979796969696969696969696969697979B9B",
      INIT_2C => X"BBBBB6B6B7B6B6B6B6B7B6B6B7979696969696B6969696969696969696969696",
      INIT_2D => X"BABBBABABABABABBBABABABBBBBABBBBBBBBBABABBBBBABABABABABAB7B7B7B7",
      INIT_2E => X"9A9A9ABBBBBBBBBBBBBBBBBBBBBBBBDBDBDBDADADADADADABABABABABABABABA",
      INIT_2F => X"ACACACA8A88888886868684448496D929696967676969696969B9B9B9A9B9B9A",
      INIT_30 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACAC",
      INIT_31 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_32 => X"6468888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_33 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1B18C8C686864446464",
      INIT_34 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_35 => X"767676767672724D4D49496D8DB1B6DADADADADADADADADADAD9D9D9DAD9D9D5",
      INIT_36 => X"7676765252522D290404040404282829294D4D4D4D5152727276767676767676",
      INIT_37 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_38 => X"979796969676767676767676767777777777777776767777767776767672924C",
      INIT_39 => X"9BB7BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9B9B9B9B9B979797",
      INIT_3A => X"96969696969696969696969696969696969696969696969796969697979B9797",
      INIT_3B => X"B6B6B6B6B6B6B6B6B7B696969696969696979696969696969796969696969696",
      INIT_3C => X"BABABABABABABBBABABABABABABABABABABABABABABABABABABABAB7B7B7B7B7",
      INIT_3D => X"9ABABBBBBBBBBBBBBBBBBBBBBBBBBBDBDBDBDADADADABABADADBBABABABABABA",
      INIT_3E => X"ACACACACACA88C888868684848486D929696969A969A9A9A9A9A9A9A9A9A9A9A",
      INIT_3F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACA8",
      INIT_40 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_41 => X"88888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_42 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1B18C8C6868646464646888",
      INIT_43 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_44 => X"767676767272514D49486D91B5B6DADADADADADADADADAD9D9D9D9D9DAD9D5B5",
      INIT_45 => X"76765252522D2D2909092929294D4D4D52727272767676767676767676767676",
      INIT_46 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_47 => X"9796979676777676767676767676767676777676767676767677777776729228",
      INIT_48 => X"B7BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9B9B9B9B979B97979797",
      INIT_49 => X"9696969696969696969696969696969696969796969696979696979797979797",
      INIT_4A => X"BBBBB6B6B6B6B6B6969797969696969696969696969696969696969696969696",
      INIT_4B => X"BABBBABABABABABABABABABABABABABABABABABABBBBBABABAB7B7B7B7B7B7B7",
      INIT_4C => X"BBBBBBBBBBBBBBBBBBBBDBDBDBDBDBDBDBDBDBDBDADABABADABABABABABABABA",
      INIT_4D => X"A8A8ACA8A8ACAC8C888868684848496D9296969A9A9A9A9A9A9A9A9BBBBBBABB",
      INIT_4E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_4F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_50 => X"8888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_51 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1B1B1B18C8C88686464646468888888",
      INIT_52 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_53 => X"76767672724D4D4D484D91B5B6DADADADADADADADADADAD9D9D9D9D9D5B5B5B5",
      INIT_54 => X"7676765652524E4D4D4D4E527272727272767676767676767676767676767676",
      INIT_55 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_56 => X"969797777777767676767676767777777677767676767676777777767676924D",
      INIT_57 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9B9B9B9B9B9B97979797979797",
      INIT_58 => X"969696969696969696969696969696969696969696969797969797979B979797",
      INIT_59 => X"B6B6B69696969696969696969696969696969696969696969697969696969696",
      INIT_5A => X"BABABBBABABABABABABABABABABABABABABABABBBBBBBABABABABAB7B7B7B7B7",
      INIT_5B => X"BBBBBBBBBBBBBBBBBBDBDBDBDBDBDBDBDBDBDADADADADADADADADABABABABABA",
      INIT_5C => X"A8A8A8A8A8ACACA8888888886848686D6D72969A9ABABABABABABABABABBBBBB",
      INIT_5D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_60 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1B1908C8C68646464646888888888A8",
      INIT_61 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B1B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_62 => X"767672724D4D4D4C4C7195B5DADADADADADADADADADADADAD9D9D5D5B5B5B5B5",
      INIT_63 => X"7676767676765252527276767676767676767676767676767676565676567676",
      INIT_64 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_65 => X"9797977777777676767676777777777777777676767676767777777676727128",
      INIT_66 => X"9BBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9B9B9B9B9B9B9B979797979797979697",
      INIT_67 => X"969696969696969696969696969696969696969696969797979797979B9B97BB",
      INIT_68 => X"9696969696969696969696969696969696969696969696969797969696969696",
      INIT_69 => X"BABABABABABABABABABABABABABABABABABABABBBBBBBABAB6BABAB7B6B7B6B6",
      INIT_6A => X"BBBBBBBBDBBBBBDBDBDBDBDBDBDBDBDBDBDBDADBDADADADADBDADADADADABABA",
      INIT_6B => X"A8A8A8A8A8A8A8A8A8A88888686868686D6D9196BABABABABABABABABABABBBB",
      INIT_6C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_6D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_6E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_6F => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B1B1B18C8C68686464646888888888A8A8A8",
      INIT_70 => X"B5B5B5B5B5B5B5B5B5B5B5B1B1B1B1B1B1B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
      INIT_71 => X"767272514D4D4C4D7195B5DADADADADADADADADADADAD6D5B5B5B5B5B5B5B5B5",
      INIT_72 => X"7676767676767676767676767656565656767676767656565656565656567676",
      INIT_73 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_74 => X"977777777777767676767677777777777777777676767676767676767672714C",
      INIT_75 => X"97BB9BBBBBBB9B9B9B9B9B9B9B9B9B9B9B9B9797969696979797969797979697",
      INIT_76 => X"969696969696969696969696969696969696969696979797979797979B9B9B9B",
      INIT_77 => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_78 => X"DADABABABABABABABABABABABABABABABABABABBBBBABABABABABAB6B6B69696",
      INIT_79 => X"BBBBDBDBDBDBDBDBDBDADADADADADBDBDBDBDBDADADADADADADADADADADADADA",
      INIT_7A => X"A8A8A8A8A8A8A8A8A8A8A8A888886868686C6D9196BABABABABABABABABBBBBB",
      INIT_7B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_7C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_7D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_7E => X"B5B5B5B5B5B5B5B5B5B5B5B5B1B1B1918C8C686864646888888888A8A8A8A8A8",
      INIT_7F => X"B5B5B5B5B5B1B1B1B1B1918D8D8C8C8C91B1B1B1B1B1B1B1B1B5B5B5B5B5B5B5",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__36_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__36_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized8\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized8\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__48_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7272514D4D494D6D91B5BADADADADADADADADADADAD6D5B5B5B5B5B5B5B5B5B5",
      INIT_01 => X"7676765676767676767676567676565656767676767656565656565656567676",
      INIT_02 => X"7676767676767676767676767676767676767676767676767676767676767676",
      INIT_03 => X"7777777777777777777777777777777777777777767676565656567676727128",
      INIT_04 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B979797979797979797979796979776",
      INIT_05 => X"96969696969696969696979796979696969696969797979797979797979B9B9B",
      INIT_06 => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_07 => X"DADADADABABABABABABABABABABABABABABABABABABABABABAB6B6B696969696",
      INIT_08 => X"BADADBDBDBDBDADADADADADADADBDBDBDBDBDBDBDADADADADADADADADADADBDA",
      INIT_09 => X"A8A8A8A8A8A8A8A8A8A8A8A8A888888868686C6D91B6BABABABABABABABABABA",
      INIT_0A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_0D => X"B5B5B5B5B5B5B5B5B5B5B1B1B1918C8C68686464688888888888A8A8A8A8A8A8",
      INIT_0E => X"B5B5B1B1B1B1B18D8C8C6868686464686868688C8C8D91B1B1B1B1B1B1B1B5B5",
      INIT_0F => X"72514D4D484D6D91B5B6DADADADADADADADADADADAD6B5B5B5B5B5B5B5B5B5B5",
      INIT_10 => X"7676765676767676767676567676565656567676765656565656565252767272",
      INIT_11 => X"7676767676767676767676767676767676767676767676767676767676565676",
      INIT_12 => X"777777777777777777777777777777777777777676565656565656767672714D",
      INIT_13 => X"979B9B9B9B9B9B9B9B9B9B9B9B9B9B9B97979797969796979696969797979777",
      INIT_14 => X"9696969696969696969697979797979796969696979797979797979797979797",
      INIT_15 => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_16 => X"DADADADADADABABABABABABABABABABABABABABABAB6B6B6B696969696969696",
      INIT_17 => X"BADADADBDADADADADADADADBDBDBDBDBDADADADADADADADADADADADADADADADA",
      INIT_18 => X"A8A8A8A8A8A8A8A8A8A8A8A8A88888886868686C9191B6BABABABABABADABABA",
      INIT_19 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_1A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_1B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_1C => X"B1B5B1B1B1B1B1B1B1B1B1B1B18C6868646464648888A8A8A8A8A8A8A8A8A8A8",
      INIT_1D => X"B1B1B1B1918C8C6868644444444444444444444444686868688C8C8D91B1B1B1",
      INIT_1E => X"514D4D494D6D91B5B6BABADAB6D6DADADADADADADAB6B5B5B5B5B5B1B1B5B5B5",
      INIT_1F => X"7676765676767656565656565656565656565656565656565656525272727272",
      INIT_20 => X"7676767676767676767676767676767676767676765656565676565656565656",
      INIT_21 => X"7777777777777777777777767777777777777756565656565656565672727128",
      INIT_22 => X"979B97979797979B9B9797979797979797969696969697979796777777777777",
      INIT_23 => X"9696969696969696969697979797979797979797979797979797979797979797",
      INIT_24 => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_25 => X"DADADBDADBDBBABABABABABABABABABABABABABABAB6B6B69696969696969696",
      INIT_26 => X"DADADADADADADADADADADADBDBDBDBDADADADADADADADADADADADADADADADADA",
      INIT_27 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8AC8888886868686C9195B6BABABADADADADADA",
      INIT_28 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_29 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_2A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_2B => X"B1B1B1B1B1B1B1B1B1B1918C8C6864646464648888A8A8A8A8A8A8A8A8A8A8A8",
      INIT_2C => X"B1B18C8C8C68686464646464646464646444444444444444446868688C8D91B1",
      INIT_2D => X"4D4D494D6D91B5B6BABABABABADADADADADABADAB6B5B5B5B5B5B1B1B1B5B1B5",
      INIT_2E => X"7656767676765656565656565656565656565656565656565656567672727271",
      INIT_2F => X"7676767676767676767676767676767676765656767656565656565656565656",
      INIT_30 => X"7777767677777776767676767676767656565656565656565656565672727148",
      INIT_31 => X"9796979797979797979797979797979696969696967797777777777777777777",
      INIT_32 => X"9696969696969696969797979797979797979797979797979797979796969696",
      INIT_33 => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_34 => X"DBDADBDADBDBBABABABABABABABABABABABABABABABAB6B69696969696969696",
      INIT_35 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADBDB",
      INIT_36 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AC88886868686C9195B6BADADADADADADA",
      INIT_37 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_38 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_39 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_3A => X"8D9191B1B1B1B5B1B1918C6868646464648888A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_3B => X"8C8C68686464646868888888888888888868686868646464444444444468688C",
      INIT_3C => X"49494D6D91B6BABABABABABABABADADADABAB6B6B5B5B5B5B5B5B5B5B1B1B1B1",
      INIT_3D => X"7676767676765656565656565656565656565656565656565656767672724D4D",
      INIT_3E => X"7676767676767676767676765656565656565656775656565656565656565656",
      INIT_3F => X"7777767676767676767676767656765656565656565656565656565672727128",
      INIT_40 => X"9696969696969797979796979797969696767676767777777777777777777776",
      INIT_41 => X"9696969696969696969697979797979797979797979797979696969696969696",
      INIT_42 => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_43 => X"DBDADBDBDBDADADADADADABBBABABABABABABABABABAB6B69696969696969696",
      INIT_44 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADB",
      INIT_45 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AC88888868686D9195B6DADADADADADA",
      INIT_46 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_47 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_48 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_49 => X"68686C8C91B1B1B1918C68684464648888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_4A => X"6868646464688888888888888888888888888888888888686864644444444448",
      INIT_4B => X"494D6D91B6BADADABABAB6B6B6B6B6DAB6B6B5B5B5B5B5B5B5B5B5B5B1B1918C",
      INIT_4C => X"56567676767656565656565656565656565656565656565652767672524D4D49",
      INIT_4D => X"7676767676767676767676765656565656565656565656565656565656565656",
      INIT_4E => X"777776767676767676767676565656565656565656565656565656567272714C",
      INIT_4F => X"9696969696969697979797977777767676767677777777777677767777777677",
      INIT_50 => X"9696969696969696969697979696969696969696969696969696969696969696",
      INIT_51 => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_52 => X"DBDBDBDBDADADADADADADADABABABABABABABABABABAB6B69696969696969696",
      INIT_53 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_54 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACAC88888868686D91B5B6DADADADADA",
      INIT_55 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_56 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_57 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_58 => X"444448688C8C8C8C8C68686464688888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_59 => X"6864646468888888A8A8A8888888888888888888888888888888686864444444",
      INIT_5A => X"4D7191B6BADADADABADABAB6BABABABAB5B5B5B5B5B5B5B5B5B5B5B1B18C8C68",
      INIT_5B => X"565676565656565656565656565656565656565656565676727272724D4D4948",
      INIT_5C => X"7676767676767676767676765656565656565656565656565656565656565656",
      INIT_5D => X"7676767676767676767676765656565656565656565656565656565252727128",
      INIT_5E => X"9696969696969697767777777777767776767676767776777676767676767676",
      INIT_5F => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_60 => X"9696969696969696969696969696969696969696969696969696979797979796",
      INIT_61 => X"DBDBDBDBDBDBDBDBDBDBDADADABABABABABABABABABABAB69696969696969696",
      INIT_62 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_63 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACAC8C88888868686D91B5B6DADADADA",
      INIT_64 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_65 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_66 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_67 => X"44444444686868684844646468888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_68 => X"64646888888888A8A8A8A8A88888A8A8A8A8A8A8A88888888888888868686444",
      INIT_69 => X"7191B6BADADADADADADABADABAB6B6B6B5B5B5B5B5B5B5B5B5B1B1918C686864",
      INIT_6A => X"5656565656565656565656565656565656565656565676767272724D4D49484D",
      INIT_6B => X"7676767676767676767676765656565656565656565656565656565656565656",
      INIT_6C => X"767676767676767656565656565656565656565656565656565656525272714C",
      INIT_6D => X"9696969696969677767776777677767676767676767676777676767676767676",
      INIT_6E => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_6F => X"9696969696969696969696969696969696969696969696969697969696969696",
      INIT_70 => X"DBDBDBDBDBDBDBDBDBDBDADADBBABABABBBBBABABABABAB69696969696969696",
      INIT_71 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_72 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888888888686C6D91B5B6DADADA",
      INIT_73 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_74 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_75 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_76 => X"6464444444444444444464688888888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_77 => X"6868888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888888888886868",
      INIT_78 => X"95B6DADADADADADADADADABAB6B6B5B5B5B5B5B5B5B5B5B5B1B18C8C68686464",
      INIT_79 => X"56565656565656565656565656565656565656565656767672724D4D49496D6D",
      INIT_7A => X"7676767676767676767676765656565656565656565656565656565656565656",
      INIT_7B => X"7676767676765656565656565656565656565656565656565656565252727128",
      INIT_7C => X"9676767676767677767776777776767676767676777776767676767676767676",
      INIT_7D => X"9697969696979696969696969696969696969696969696969696969696969696",
      INIT_7E => X"9696969696969696969696969696969696969696969696969796969696969696",
      INIT_7F => X"DBDBDBDBDBDBDBDBDADADADADBDABBBBBBBBBBBABABAB6B6B6B6969696969696",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__48_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(15),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__48_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_wrapper_init__parameterized9\ : entity is "blk_mem_gen_prim_wrapper_init";
end \picture_blk_mem_gen_prim_wrapper_init__parameterized9\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__33_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_01 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACAC888888686C6D91B6B6DADA",
      INIT_02 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_03 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_04 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_05 => X"8868686464444444444464688888ACA8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_06 => X"888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888888888",
      INIT_07 => X"B6DADADADADADADADADADAB9B5B5B5B5B5B5B5B5B5B5B1B1B18C8C6864646464",
      INIT_08 => X"565656565656565656565656565656565656565676767672724D4D49494D6D91",
      INIT_09 => X"7676767676767676767676765656565656565656565656565656565656565656",
      INIT_0A => X"767676765656565656565656565656565656565656565656565656527272714C",
      INIT_0B => X"7676767676767676767677777776767776777677767777767777767677777776",
      INIT_0C => X"9696969697979696969696969696969696969696969696969696969676767676",
      INIT_0D => X"9696969696969696969696969696969696969696969696969696969696969696",
      INIT_0E => X"DBDBDBDBDBDBDBDBDADADBDBDBDABBDBBBBBBBBBBABABAB6B6B6969696969696",
      INIT_0F => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_10 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888868686C6D91B6B6DA",
      INIT_11 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_12 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_13 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_14 => X"88888888686864644464646488888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_15 => X"8888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888888888",
      INIT_16 => X"D6D6DADADADADADADADAD9B5B5B5B5B5B5B5B5B5B1B1B1918C8C686464646888",
      INIT_17 => X"5656565656565656565656565656565656767676727272724E4D49496D6D91B6",
      INIT_18 => X"7676767676767676565656565656565656565656565656565656565656565656",
      INIT_19 => X"7676767656565656565656565656565656565656565656565656565652727128",
      INIT_1A => X"7777777676777676767677767777767777777777767676777777767677777777",
      INIT_1B => X"9696969696969696969696969696969696969696969696969696969676767677",
      INIT_1C => X"9696969797979797979797979797979796969696969696969696969696969696",
      INIT_1D => X"DADBDBDBDADBDBDBDADADADADADBDBDBBBBBBBBBBBBABABABABABABA96969696",
      INIT_1E => X"DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_1F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888686C8D91B6DA",
      INIT_20 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_21 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_22 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_23 => X"88888888888868686464646464888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_24 => X"88A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888",
      INIT_25 => X"DADADADADADADADADAD9B5B5B5B5B5B5B5B1B5B1B1B1918C6868646468888888",
      INIT_26 => X"5656565656565656565656565656565656527272727272514D49496D6D91B5D6",
      INIT_27 => X"7676767676767676565656565656565656565656565656565656565656565656",
      INIT_28 => X"7676565656565656565656565656565656575757565656565657575652527128",
      INIT_29 => X"7676767676777676777676767676767677777676767676767676767676767676",
      INIT_2A => X"9696969696969696969696969696969696969696767676767676767676767677",
      INIT_2B => X"9696969697979797979797979797979797969696969696969696969696969696",
      INIT_2C => X"DADADADADBDADADBDADADADBDBDADBDBBBBBBBBBBBBBBABABABABABABABA9696",
      INIT_2D => X"BADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_2E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACA8A8A888888868686C91B1B6",
      INIT_2F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_30 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_31 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_32 => X"A8A8A8A8888888888864646464646488888888A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_33 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_34 => X"DAD6BABABADADABAD9B5B5B5B5B5B5B5B5B1B1B1B18C8C686864646888888888",
      INIT_35 => X"56565656565656565656565656565652567676767272514D4D496D9191B5D6D6",
      INIT_36 => X"5656567656565656565656565656565656565656565656565656565656565656",
      INIT_37 => X"7676565656565656565656565656565657575757575756565657575652727128",
      INIT_38 => X"7677767676767676767676767676767676767676767676767676767676767676",
      INIT_39 => X"9696969696969696969696969696969676767676767676767676767676767676",
      INIT_3A => X"9A969A9697979B9B979797979797979797979697969696969696969696969696",
      INIT_3B => X"DADADBDADBDABADADADADABABABBBBBBBBBBBBBBBBBBBBBABABBBBBBBB9A9A96",
      INIT_3C => X"B6BADADABADADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_3D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACAC88888868686C91B1",
      INIT_3E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_3F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_40 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_41 => X"A8A8A8A8A8888888888868646464646484888888A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_42 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888A8A8A8A8A8A8A8A8",
      INIT_43 => X"D6D6BABADADABAB9B5B5B5B5B5B5B5B5B5B1B1B18C8C6868646488888888A8A8",
      INIT_44 => X"565656565656565656565656565656767676767672524D4D494D6DB1B6D6DAD6",
      INIT_45 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_46 => X"765756565656565656565656565656565757575757575657565757567672724D",
      INIT_47 => X"7676767676767676767676767676767676767777767676767676767677777776",
      INIT_48 => X"9696969696969696969676767676767676767676767676767676767676767676",
      INIT_49 => X"9B9B9B9B9B9B9B9B9B9B97979797979797979797969696969696969696969696",
      INIT_4A => X"DADADADADABABABBDADBBBBBBBBBBABBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9B",
      INIT_4B => X"B6B6DADADABADADADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_4C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACACACA888888868686C91",
      INIT_4D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_4E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_4F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_50 => X"A8A8A8A8A8A8A8A888888888646464646464848888A8A8A8A8A8A8A8A8A8A8A8",
      INIT_51 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888888888888888A8A8A8A8A8A8",
      INIT_52 => X"B5D6DABABABAB9B5B5B5B5B5B5B5B5B5B1B1B18C8C68646468888888A8A8A8A8",
      INIT_53 => X"5656565656565656565656565656565676767272524D4D4D4D6D91B6B6DADAD6",
      INIT_54 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_55 => X"5757575756565656565656565657575757575757575756575757575652727128",
      INIT_56 => X"7777767676767677767776767676767677767777767676767676767677767677",
      INIT_57 => X"9696969696967676767676767676767676767676767676767676767676767676",
      INIT_58 => X"9B9B9B9B9B9B9B9B979797979797979797979797969696969696969696969696",
      INIT_59 => X"DADADADBBBBBBBBBBBBBBBBBBBBABBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9B9B9B",
      INIT_5A => X"91B6B6BABABABABADADADADADADADADADADADADADADADADADADADADADADADADA",
      INIT_5B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88C888868686D",
      INIT_5C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5E => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5F => X"A8A8A8A8A8A8A8A8A888888888646464646464648888A8A8A8A8A8A8A8A8A8A8",
      INIT_60 => X"A8A8A8A8A8A8A8A8A8A8A8A8A888888888888888888888888888888888A8A8A8",
      INIT_61 => X"DAD6DADABAB9B5B5B5B5B5B5B5B1B5B5B1918C8C686864688888A8A8A8A8A8A8",
      INIT_62 => X"56565656565656565656565656565676767672524D4D4D4D7191B6DABADADAD5",
      INIT_63 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_64 => X"5757575757575656565756565656575757575757575756565657575652727148",
      INIT_65 => X"7777777776777677767677767676767677767777767676777676767677777757",
      INIT_66 => X"7676767676767676767676767676767776767677767676767676767676767676",
      INIT_67 => X"9797979797979797979797979797979796969696967676767676767676767676",
      INIT_68 => X"BABABBBBBBBBBBBBBBBBBBBBBBBABABABBBBBBBBBBBB9B9B9B9B9B9B9B9B9B97",
      INIT_69 => X"6D91B6B6BABABABABABADADADADADADADADADADADADADADADADADADADBDADBDB",
      INIT_6A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACAC88886868",
      INIT_6B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_6C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_6D => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_6E => X"A8A8A8A8A8A8A8A8A8888888888888646464646464888888A8A8A8A8A8A8A8A8",
      INIT_6F => X"A8A8A8A8A8A8A8A8A8A8A8A888888888886464646464646464646888888888A8",
      INIT_70 => X"DADADADAB5B5B5B5B5B5B5B5B5B5B1B1918C68686464688888A8A8A8A8A8A8A8",
      INIT_71 => X"565656565656565656565656565656765252524D4D4D4D6D91B6BADADABAB5D5",
      INIT_72 => X"5656565656565656565656565656565656565656565656565656565656565656",
      INIT_73 => X"7777575757575757575757575757575757575757575756565657565652727128",
      INIT_74 => X"7676767676767676767677767676767677777777777677777676767777577777",
      INIT_75 => X"7676767676767676767676767676767676767676767676767676767676767677",
      INIT_76 => X"9696969697979797979797979776969676767676767676767676767676767676",
      INIT_77 => X"BABBBABBBBBBBBBBBBBBBBBABA9A9A9A9A9B9A9A9A9A9A9A9B9B9B9B97969696",
      INIT_78 => X"686D91B6B6BABABABABABADADADADADADADADADADADADADABABADABABBBBBABB",
      INIT_79 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8ACAC888868",
      INIT_7A => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_7B => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_7C => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_7D => X"888888A8A8A8A8A8A8A8A88888888888886464646464848888A8A8A8A8A8A8A8",
      INIT_7E => X"A8A8A8A8A8A8A8A8A8A8A8888888886464646464444444444464646464888888",
      INIT_7F => X"DADAD5B5B5B5B5B5B5B5B5B5B5B1B1B18C6864646468888888A8A8A8A8A8A8A8",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__33_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => addra(17),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(12),
      I4 => addra(13),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__33_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity picture_blk_mem_gen_prim_width is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of picture_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end picture_blk_mem_gen_prim_width;

architecture STRUCTURE of picture_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.picture_blk_mem_gen_prim_wrapper_init
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized10\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized10\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized10\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized10\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized10\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized11\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized11\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized11\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized11\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized11\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized12\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized12\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized12\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized12\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized12\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized13\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized13\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized13\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized13\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized13\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized14\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized14\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized14\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized14\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized14\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized15\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized15\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized15\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized15\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized15\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized16\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized16\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized16\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized16\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized16\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized17\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized17\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized17\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized17\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized17\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized18\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized18\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized18\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized18\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized18\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized19\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized19\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized19\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized19\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized19\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized20\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized20\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized20\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized20\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized20\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized21\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized21\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized21\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized21\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized21\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized22\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized22\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized22\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized22\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized22\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized23\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized23\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized23\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized23\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized23\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized24\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized24\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized24\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized24\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized24\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized25\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized25\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized25\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized25\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized25\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized26\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized26\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized26\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized26\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized26\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized27\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized27\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized27\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized27\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized27\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized28\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized28\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized28\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized28\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized28\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized29\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized29\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized29\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized29\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized29\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized30\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized30\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized30\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized30\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized30\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized31\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized31\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized31\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized31\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized31\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized32\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized32\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized32\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized32\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized32\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized33\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized33\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized33\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized33\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized33\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized34\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized34\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized34\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized34\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized34\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized35\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized35\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized35\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized35\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized35\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized36\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized36\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized36\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized36\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized36\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized37\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized37\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized37\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized37\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized37\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized38\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized38\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized38\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized38\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized38\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized39\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized39\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized39\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized39\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized39\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized40\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized40\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized40\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized40\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized40\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized41\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized41\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized41\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized41\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized41\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized42\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized42\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized42\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized42\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized42\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized43\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized43\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized43\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized43\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized43\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized44\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized44\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized44\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized44\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized44\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized45\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized45\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized45\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized45\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized45\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized46\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized46\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized46\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized46\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized46\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized47\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized47\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized47\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized47\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized47\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized48\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized48\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized48\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized48\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized48\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized49\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized49\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized49\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized49\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized49\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized5\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized50\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized50\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized50\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized50\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized50\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized51\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized51\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized51\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized51\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized51\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized52\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized52\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized52\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized52\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized52\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized53\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized53\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized53\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized53\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized53\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized54\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized54\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized54\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized54\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized54\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized55\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized55\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized55\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized55\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized55\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized6\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized7\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized7\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized8\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized8\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \picture_blk_mem_gen_prim_width__parameterized9\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \picture_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \picture_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \picture_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_init.ram\: entity work.\picture_blk_mem_gen_prim_wrapper_init__parameterized9\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity picture_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of picture_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end picture_blk_mem_gen_generic_cstr;

architecture STRUCTURE of picture_blk_mem_gen_generic_cstr is
  signal ram_douta : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ramloop[10].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_7\ : STD_LOGIC;
begin
\has_mux_a.A\: entity work.picture_blk_mem_gen_mux
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[55].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[55].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[55].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[55].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[55].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[55].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[55].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[55].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[54].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[54].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[54].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[54].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[54].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[54].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[54].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[54].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(7) => \ramloop[53].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(6) => \ramloop[53].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(5) => \ramloop[53].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(4) => \ramloop[53].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3) => \ramloop[53].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(2) => \ramloop[53].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(1) => \ramloop[53].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[53].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(7) => \ramloop[44].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(6) => \ramloop[44].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(5) => \ramloop[44].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(4) => \ramloop[44].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(3) => \ramloop[44].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(2) => \ramloop[44].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(1) => \ramloop[44].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(0) => \ramloop[44].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(7) => \ramloop[43].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(6) => \ramloop[43].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(5) => \ramloop[43].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(4) => \ramloop[43].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(3) => \ramloop[43].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(2) => \ramloop[43].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(1) => \ramloop[43].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(0) => \ramloop[43].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(7) => \ramloop[42].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(6) => \ramloop[42].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(5) => \ramloop[42].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(4) => \ramloop[42].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(3) => \ramloop[42].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(2) => \ramloop[42].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(1) => \ramloop[42].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(0) => \ramloop[42].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(7) => \ramloop[41].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(6) => \ramloop[41].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(5) => \ramloop[41].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(4) => \ramloop[41].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(3) => \ramloop[41].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(2) => \ramloop[41].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(1) => \ramloop[41].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(0) => \ramloop[41].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(7) => \ramloop[40].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(6) => \ramloop[40].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(5) => \ramloop[40].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(4) => \ramloop[40].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(3) => \ramloop[40].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(2) => \ramloop[40].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(1) => \ramloop[40].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(0) => \ramloop[40].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(7) => \ramloop[39].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(6) => \ramloop[39].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(5) => \ramloop[39].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(4) => \ramloop[39].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(3) => \ramloop[39].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(2) => \ramloop[39].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(1) => \ramloop[39].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(0) => \ramloop[39].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(7) => \ramloop[38].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(6) => \ramloop[38].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(5) => \ramloop[38].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(4) => \ramloop[38].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(3) => \ramloop[38].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(2) => \ramloop[38].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(1) => \ramloop[38].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(0) => \ramloop[38].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(7) => \ramloop[37].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(6) => \ramloop[37].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(5) => \ramloop[37].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(4) => \ramloop[37].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(3) => \ramloop[37].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(2) => \ramloop[37].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(1) => \ramloop[37].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(0) => \ramloop[37].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(7) => \ramloop[36].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(6) => \ramloop[36].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(5) => \ramloop[36].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(4) => \ramloop[36].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(3) => \ramloop[36].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(2) => \ramloop[36].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(1) => \ramloop[36].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(0) => \ramloop[36].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(7) => \ramloop[35].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(6) => \ramloop[35].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(5) => \ramloop[35].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(4) => \ramloop[35].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(3) => \ramloop[35].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(2) => \ramloop[35].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(1) => \ramloop[35].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(0) => \ramloop[35].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(7) => \ramloop[52].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(6) => \ramloop[52].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(5) => \ramloop[52].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(4) => \ramloop[52].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(3) => \ramloop[52].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(2) => \ramloop[52].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(1) => \ramloop[52].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[52].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(7) => \ramloop[34].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(6) => \ramloop[34].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(5) => \ramloop[34].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(4) => \ramloop[34].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(3) => \ramloop[34].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(2) => \ramloop[34].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(1) => \ramloop[34].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(0) => \ramloop[34].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(7) => \ramloop[33].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(6) => \ramloop[33].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(5) => \ramloop[33].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(4) => \ramloop[33].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(3) => \ramloop[33].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(2) => \ramloop[33].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(1) => \ramloop[33].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(0) => \ramloop[33].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(7) => \ramloop[32].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(6) => \ramloop[32].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(5) => \ramloop[32].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(4) => \ramloop[32].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(3) => \ramloop[32].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(2) => \ramloop[32].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(1) => \ramloop[32].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(0) => \ramloop[32].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(7) => \ramloop[31].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(6) => \ramloop[31].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(5) => \ramloop[31].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(4) => \ramloop[31].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(3) => \ramloop[31].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(2) => \ramloop[31].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(1) => \ramloop[31].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(0) => \ramloop[31].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(7) => \ramloop[30].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(6) => \ramloop[30].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(5) => \ramloop[30].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(4) => \ramloop[30].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(3) => \ramloop[30].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(2) => \ramloop[30].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(1) => \ramloop[30].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(0) => \ramloop[30].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(7) => \ramloop[29].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(6) => \ramloop[29].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(5) => \ramloop[29].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(4) => \ramloop[29].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(3) => \ramloop[29].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(2) => \ramloop[29].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(1) => \ramloop[29].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(0) => \ramloop[29].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(7) => \ramloop[28].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(6) => \ramloop[28].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(5) => \ramloop[28].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(4) => \ramloop[28].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(3) => \ramloop[28].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(2) => \ramloop[28].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(1) => \ramloop[28].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(0) => \ramloop[28].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(7) => \ramloop[27].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(6) => \ramloop[27].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(5) => \ramloop[27].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(4) => \ramloop[27].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(3) => \ramloop[27].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(2) => \ramloop[27].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(1) => \ramloop[27].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(0) => \ramloop[27].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(7) => \ramloop[26].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(6) => \ramloop[26].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(5) => \ramloop[26].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(4) => \ramloop[26].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(3) => \ramloop[26].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(2) => \ramloop[26].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(1) => \ramloop[26].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(0) => \ramloop[26].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(7) => \ramloop[25].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(6) => \ramloop[25].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(5) => \ramloop[25].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(4) => \ramloop[25].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(3) => \ramloop[25].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(2) => \ramloop[25].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(1) => \ramloop[25].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(0) => \ramloop[25].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(7) => \ramloop[51].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(6) => \ramloop[51].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(5) => \ramloop[51].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(4) => \ramloop[51].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(3) => \ramloop[51].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(2) => \ramloop[51].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(1) => \ramloop[51].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(0) => \ramloop[51].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(7) => \ramloop[24].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(6) => \ramloop[24].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(5) => \ramloop[24].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(4) => \ramloop[24].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(3) => \ramloop[24].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(2) => \ramloop[24].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(1) => \ramloop[24].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(0) => \ramloop[24].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(7) => \ramloop[23].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(6) => \ramloop[23].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(5) => \ramloop[23].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(4) => \ramloop[23].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(3) => \ramloop[23].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(2) => \ramloop[23].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(1) => \ramloop[23].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(0) => \ramloop[23].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(7) => \ramloop[22].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(6) => \ramloop[22].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(5) => \ramloop[22].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(4) => \ramloop[22].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(3) => \ramloop[22].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(2) => \ramloop[22].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(1) => \ramloop[22].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(0) => \ramloop[22].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(7) => \ramloop[21].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(6) => \ramloop[21].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(5) => \ramloop[21].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(4) => \ramloop[21].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(3) => \ramloop[21].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(2) => \ramloop[21].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(1) => \ramloop[21].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(0) => \ramloop[21].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(7) => \ramloop[20].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(6) => \ramloop[20].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(5) => \ramloop[20].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(4) => \ramloop[20].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(3) => \ramloop[20].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(2) => \ramloop[20].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(1) => \ramloop[20].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(0) => \ramloop[20].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(7) => \ramloop[19].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(6) => \ramloop[19].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(5) => \ramloop[19].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(4) => \ramloop[19].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(3) => \ramloop[19].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(2) => \ramloop[19].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(1) => \ramloop[19].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(0) => \ramloop[19].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(7) => \ramloop[18].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(6) => \ramloop[18].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(5) => \ramloop[18].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(4) => \ramloop[18].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(3) => \ramloop[18].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(2) => \ramloop[18].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(1) => \ramloop[18].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(0) => \ramloop[18].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(7) => \ramloop[17].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(6) => \ramloop[17].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(5) => \ramloop[17].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(4) => \ramloop[17].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(3) => \ramloop[17].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(2) => \ramloop[17].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(1) => \ramloop[17].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(0) => \ramloop[17].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(7) => \ramloop[16].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(6) => \ramloop[16].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(5) => \ramloop[16].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(4) => \ramloop[16].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(3) => \ramloop[16].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(2) => \ramloop[16].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(1) => \ramloop[16].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(0) => \ramloop[16].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(7) => \ramloop[15].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(6) => \ramloop[15].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(5) => \ramloop[15].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(4) => \ramloop[15].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(3) => \ramloop[15].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(2) => \ramloop[15].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(1) => \ramloop[15].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(0) => \ramloop[15].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(7) => \ramloop[50].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(6) => \ramloop[50].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(5) => \ramloop[50].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(4) => \ramloop[50].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(3) => \ramloop[50].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(2) => \ramloop[50].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(1) => \ramloop[50].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(0) => \ramloop[50].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(7) => \ramloop[14].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(6) => \ramloop[14].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(5) => \ramloop[14].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(4) => \ramloop[14].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(3) => \ramloop[14].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(2) => \ramloop[14].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(1) => \ramloop[14].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(0) => \ramloop[14].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(7) => \ramloop[13].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(6) => \ramloop[13].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(5) => \ramloop[13].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(4) => \ramloop[13].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(3) => \ramloop[13].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(2) => \ramloop[13].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(1) => \ramloop[13].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(0) => \ramloop[13].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(7) => \ramloop[12].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(6) => \ramloop[12].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(5) => \ramloop[12].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(4) => \ramloop[12].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(3) => \ramloop[12].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(2) => \ramloop[12].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(1) => \ramloop[12].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(0) => \ramloop[12].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(7) => \ramloop[11].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(6) => \ramloop[11].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(5) => \ramloop[11].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(4) => \ramloop[11].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(3) => \ramloop[11].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(2) => \ramloop[11].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(1) => \ramloop[11].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(0) => \ramloop[11].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(7) => \ramloop[10].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(6) => \ramloop[10].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(5) => \ramloop[10].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(4) => \ramloop[10].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(3) => \ramloop[10].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(2) => \ramloop[10].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(1) => \ramloop[10].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(0) => \ramloop[10].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(7) => \ramloop[9].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(6) => \ramloop[9].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(5) => \ramloop[9].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(4) => \ramloop[9].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(3) => \ramloop[9].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(2) => \ramloop[9].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(1) => \ramloop[9].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(0) => \ramloop[9].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(7) => \ramloop[8].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(6) => \ramloop[8].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(5) => \ramloop[8].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(4) => \ramloop[8].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(3) => \ramloop[8].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(2) => \ramloop[8].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(1) => \ramloop[8].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(0) => \ramloop[8].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(7) => \ramloop[7].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(6) => \ramloop[7].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(5) => \ramloop[7].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(4) => \ramloop[7].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(3) => \ramloop[7].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(2) => \ramloop[7].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(1) => \ramloop[7].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(0) => \ramloop[7].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(7) => \ramloop[6].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(6) => \ramloop[6].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(5) => \ramloop[6].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(4) => \ramloop[6].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(3) => \ramloop[6].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(2) => \ramloop[6].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(1) => \ramloop[6].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(0) => \ramloop[6].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(0) => \ramloop[5].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(7) => \ramloop[49].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(6) => \ramloop[49].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(5) => \ramloop[49].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(4) => \ramloop[49].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(3) => \ramloop[49].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(2) => \ramloop[49].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(1) => \ramloop[49].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(0) => \ramloop[49].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(0) => \ramloop[4].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(7) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(6) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(5) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(4) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(3) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(2) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(1) => \ramloop[3].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(0) => \ramloop[3].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(7) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(6) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(5) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(4) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(3) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(2) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(1) => \ramloop[2].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(0) => \ramloop[2].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(0) => \ramloop[1].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_54\(7 downto 0) => ram_douta(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(7) => \ramloop[48].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(6) => \ramloop[48].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(5) => \ramloop[48].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(4) => \ramloop[48].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(3) => \ramloop[48].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(2) => \ramloop[48].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(1) => \ramloop[48].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(0) => \ramloop[48].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(7) => \ramloop[47].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(6) => \ramloop[47].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(5) => \ramloop[47].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(4) => \ramloop[47].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(3) => \ramloop[47].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(2) => \ramloop[47].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(1) => \ramloop[47].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(0) => \ramloop[47].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(7) => \ramloop[46].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(6) => \ramloop[46].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(5) => \ramloop[46].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(4) => \ramloop[46].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(3) => \ramloop[46].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(2) => \ramloop[46].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(1) => \ramloop[46].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(0) => \ramloop[46].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(7) => \ramloop[45].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(6) => \ramloop[45].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(5) => \ramloop[45].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(4) => \ramloop[45].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(3) => \ramloop[45].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(2) => \ramloop[45].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(1) => \ramloop[45].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(0) => \ramloop[45].ram.r_n_7\,
      DOADO(7) => \ramloop[56].ram.r_n_0\,
      DOADO(6) => \ramloop[56].ram.r_n_1\,
      DOADO(5) => \ramloop[56].ram.r_n_2\,
      DOADO(4) => \ramloop[56].ram.r_n_3\,
      DOADO(3) => \ramloop[56].ram.r_n_4\,
      DOADO(2) => \ramloop[56].ram.r_n_5\,
      DOADO(1) => \ramloop[56].ram.r_n_6\,
      DOADO(0) => \ramloop[56].ram.r_n_7\,
      addra(6 downto 0) => addra(17 downto 11),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
\ramloop[0].ram.r\: entity work.picture_blk_mem_gen_prim_width
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => ram_douta(7 downto 0)
    );
\ramloop[10].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized9\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[10].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[10].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[10].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[10].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[10].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[10].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[10].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[10].ram.r_n_7\
    );
\ramloop[11].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized10\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[11].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[11].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[11].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[11].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[11].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[11].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[11].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[11].ram.r_n_7\
    );
\ramloop[12].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized11\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[12].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[12].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[12].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[12].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[12].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[12].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[12].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[12].ram.r_n_7\
    );
\ramloop[13].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized12\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[13].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[13].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[13].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[13].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[13].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[13].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[13].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[13].ram.r_n_7\
    );
\ramloop[14].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized13\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[14].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[14].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[14].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[14].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[14].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[14].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[14].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[14].ram.r_n_7\
    );
\ramloop[15].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized14\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[15].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[15].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[15].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[15].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[15].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[15].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[15].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[15].ram.r_n_7\
    );
\ramloop[16].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized15\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[16].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[16].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[16].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[16].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[16].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[16].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[16].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[16].ram.r_n_7\
    );
\ramloop[17].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized16\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[17].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[17].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[17].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[17].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[17].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[17].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[17].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[17].ram.r_n_7\
    );
\ramloop[18].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized17\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[18].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[18].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[18].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[18].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[18].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[18].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[18].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[18].ram.r_n_7\
    );
\ramloop[19].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized18\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[19].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[19].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[19].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[19].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[19].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[19].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[19].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[19].ram.r_n_7\
    );
\ramloop[1].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[1].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[1].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[1].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[1].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[1].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[1].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[1].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[1].ram.r_n_7\
    );
\ramloop[20].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized19\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[20].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[20].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[20].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[20].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[20].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[20].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[20].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[20].ram.r_n_7\
    );
\ramloop[21].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized20\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[21].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[21].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[21].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[21].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[21].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[21].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[21].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[21].ram.r_n_7\
    );
\ramloop[22].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized21\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[22].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[22].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[22].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[22].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[22].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[22].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[22].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[22].ram.r_n_7\
    );
\ramloop[23].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized22\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[23].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[23].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[23].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[23].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[23].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[23].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[23].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[23].ram.r_n_7\
    );
\ramloop[24].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized23\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[24].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[24].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[24].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[24].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[24].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[24].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[24].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[24].ram.r_n_7\
    );
\ramloop[25].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized24\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[25].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[25].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[25].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[25].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[25].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[25].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[25].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[25].ram.r_n_7\
    );
\ramloop[26].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized25\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[26].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[26].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[26].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[26].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[26].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[26].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[26].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[26].ram.r_n_7\
    );
\ramloop[27].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized26\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[27].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[27].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[27].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[27].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[27].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[27].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[27].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[27].ram.r_n_7\
    );
\ramloop[28].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized27\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[28].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[28].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[28].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[28].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[28].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[28].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[28].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[28].ram.r_n_7\
    );
\ramloop[29].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized28\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[29].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[29].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[29].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[29].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[29].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[29].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[29].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[29].ram.r_n_7\
    );
\ramloop[2].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[2].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[2].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[2].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[2].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[2].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[2].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[2].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[2].ram.r_n_7\
    );
\ramloop[30].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized29\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[30].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[30].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[30].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[30].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[30].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[30].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[30].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[30].ram.r_n_7\
    );
\ramloop[31].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized30\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[31].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[31].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[31].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[31].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[31].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[31].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[31].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[31].ram.r_n_7\
    );
\ramloop[32].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized31\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[32].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[32].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[32].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[32].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[32].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[32].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[32].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[32].ram.r_n_7\
    );
\ramloop[33].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized32\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[33].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[33].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[33].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[33].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[33].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[33].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[33].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[33].ram.r_n_7\
    );
\ramloop[34].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized33\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[34].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[34].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[34].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[34].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[34].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[34].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[34].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[34].ram.r_n_7\
    );
\ramloop[35].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized34\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[35].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[35].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[35].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[35].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[35].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[35].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[35].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[35].ram.r_n_7\
    );
\ramloop[36].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized35\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[36].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[36].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[36].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[36].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[36].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[36].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[36].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[36].ram.r_n_7\
    );
\ramloop[37].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized36\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[37].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[37].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[37].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[37].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[37].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[37].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[37].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[37].ram.r_n_7\
    );
\ramloop[38].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized37\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[38].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[38].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[38].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[38].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[38].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[38].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[38].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[38].ram.r_n_7\
    );
\ramloop[39].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized38\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[39].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[39].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[39].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[39].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[39].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[39].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[39].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[39].ram.r_n_7\
    );
\ramloop[3].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[3].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[3].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[3].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[3].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[3].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[3].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[3].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[3].ram.r_n_7\
    );
\ramloop[40].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized39\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[40].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[40].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[40].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[40].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[40].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[40].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[40].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[40].ram.r_n_7\
    );
\ramloop[41].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized40\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[41].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[41].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[41].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[41].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[41].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[41].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[41].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[41].ram.r_n_7\
    );
\ramloop[42].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized41\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[42].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[42].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[42].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[42].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[42].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[42].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[42].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[42].ram.r_n_7\
    );
\ramloop[43].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized42\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[43].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[43].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[43].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[43].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[43].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[43].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[43].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[43].ram.r_n_7\
    );
\ramloop[44].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized43\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[44].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[44].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[44].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[44].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[44].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[44].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[44].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[44].ram.r_n_7\
    );
\ramloop[45].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized44\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[45].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[45].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[45].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[45].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[45].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[45].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[45].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[45].ram.r_n_7\
    );
\ramloop[46].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized45\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[46].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[46].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[46].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[46].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[46].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[46].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[46].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[46].ram.r_n_7\
    );
\ramloop[47].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized46\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[47].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[47].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[47].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[47].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[47].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[47].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[47].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[47].ram.r_n_7\
    );
\ramloop[48].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized47\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[48].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[48].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[48].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[48].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[48].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[48].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[48].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[48].ram.r_n_7\
    );
\ramloop[49].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized48\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[49].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[49].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[49].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[49].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[49].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[49].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[49].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[49].ram.r_n_7\
    );
\ramloop[4].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized3\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[4].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[4].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[4].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[4].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[4].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[4].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[4].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[4].ram.r_n_7\
    );
\ramloop[50].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized49\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[50].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[50].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[50].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[50].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[50].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[50].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[50].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[50].ram.r_n_7\
    );
\ramloop[51].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized50\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[51].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[51].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[51].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[51].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[51].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[51].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[51].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[51].ram.r_n_7\
    );
\ramloop[52].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized51\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[52].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[52].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[52].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[52].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[52].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[52].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[52].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[52].ram.r_n_7\
    );
\ramloop[53].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized52\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[53].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[53].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[53].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[53].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[53].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[53].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[53].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[53].ram.r_n_7\
    );
\ramloop[54].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized53\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[54].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[54].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[54].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[54].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[54].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[54].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[54].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[54].ram.r_n_7\
    );
\ramloop[55].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized54\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[55].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[55].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[55].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[55].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[55].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[55].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[55].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[55].ram.r_n_7\
    );
\ramloop[56].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized55\
     port map (
      DOADO(7) => \ramloop[56].ram.r_n_0\,
      DOADO(6) => \ramloop[56].ram.r_n_1\,
      DOADO(5) => \ramloop[56].ram.r_n_2\,
      DOADO(4) => \ramloop[56].ram.r_n_3\,
      DOADO(3) => \ramloop[56].ram.r_n_4\,
      DOADO(2) => \ramloop[56].ram.r_n_5\,
      DOADO(1) => \ramloop[56].ram.r_n_6\,
      DOADO(0) => \ramloop[56].ram.r_n_7\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[5].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized4\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[5].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[5].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[5].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[5].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[5].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[5].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[5].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[5].ram.r_n_7\
    );
\ramloop[6].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized5\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[6].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[6].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[6].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[6].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[6].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[6].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[6].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[6].ram.r_n_7\
    );
\ramloop[7].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized6\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[7].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[7].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[7].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[7].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[7].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[7].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[7].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[7].ram.r_n_7\
    );
\ramloop[8].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized7\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[8].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[8].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[8].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[8].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[8].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[8].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[8].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[8].ram.r_n_7\
    );
\ramloop[9].ram.r\: entity work.\picture_blk_mem_gen_prim_width__parameterized8\
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[9].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[9].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[9].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[9].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[9].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[9].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[9].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[9].ram.r_n_7\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity picture_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of picture_blk_mem_gen_top : entity is "blk_mem_gen_top";
end picture_blk_mem_gen_top;

architecture STRUCTURE of picture_blk_mem_gen_top is
begin
\valid.cstr\: entity work.picture_blk_mem_gen_generic_cstr
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity picture_blk_mem_gen_v8_4_1_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of picture_blk_mem_gen_v8_4_1_synth : entity is "blk_mem_gen_v8_4_1_synth";
end picture_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of picture_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.picture_blk_mem_gen_top
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity picture_blk_mem_gen_v8_4_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 17 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of picture_blk_mem_gen_v8_4_1 : entity is 18;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of picture_blk_mem_gen_v8_4_1 : entity is 18;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of picture_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of picture_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of picture_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of picture_blk_mem_gen_v8_4_1 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of picture_blk_mem_gen_v8_4_1 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of picture_blk_mem_gen_v8_4_1 : entity is "56";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of picture_blk_mem_gen_v8_4_1 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of picture_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of picture_blk_mem_gen_v8_4_1 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of picture_blk_mem_gen_v8_4_1 : entity is "Estimated Power for IP     :     2.321479 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of picture_blk_mem_gen_v8_4_1 : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of picture_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of picture_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of picture_blk_mem_gen_v8_4_1 : entity is "picture.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of picture_blk_mem_gen_v8_4_1 : entity is "picture.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of picture_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of picture_blk_mem_gen_v8_4_1 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of picture_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of picture_blk_mem_gen_v8_4_1 : entity is 230400;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of picture_blk_mem_gen_v8_4_1 : entity is 230400;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of picture_blk_mem_gen_v8_4_1 : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of picture_blk_mem_gen_v8_4_1 : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of picture_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of picture_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of picture_blk_mem_gen_v8_4_1 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of picture_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of picture_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of picture_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of picture_blk_mem_gen_v8_4_1 : entity is 230400;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of picture_blk_mem_gen_v8_4_1 : entity is 230400;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of picture_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of picture_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of picture_blk_mem_gen_v8_4_1 : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of picture_blk_mem_gen_v8_4_1 : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of picture_blk_mem_gen_v8_4_1 : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of picture_blk_mem_gen_v8_4_1 : entity is "blk_mem_gen_v8_4_1";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of picture_blk_mem_gen_v8_4_1 : entity is "yes";
end picture_blk_mem_gen_v8_4_1;

architecture STRUCTURE of picture_blk_mem_gen_v8_4_1 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(17) <= \<const0>\;
  rdaddrecc(16) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(17) <= \<const0>\;
  s_axi_rdaddrecc(16) <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.picture_blk_mem_gen_v8_4_1_synth
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity picture is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of picture : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of picture : entity is "picture,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of picture : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of picture : entity is "blk_mem_gen_v8_4_1,Vivado 2018.2";
end picture;

architecture STRUCTURE of picture is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 18;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 18;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "56";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.321479 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "picture.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "picture.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 230400;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 230400;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 230400;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 230400;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.picture_blk_mem_gen_v8_4_1
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      addrb(17 downto 0) => B"000000000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => B"00000000",
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(17 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(17 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(17 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(17 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
