{"vcs1":{"timestamp_begin":1726216328.334732343, "rt":3.00, "ut":0.36, "st":0.21}}
{"vcselab":{"timestamp_begin":1726216331.406432202, "rt":2.29, "ut":0.27, "st":0.11}}
{"link":{"timestamp_begin":1726216333.767642457, "rt":0.37, "ut":0.16, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726216327.699398911}
{"VCS_COMP_START_TIME": 1726216327.699398911}
{"VCS_COMP_END_TIME": 1726216337.888645413}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 330316}}
{"stitch_vcselab": {"peak_mem": 231536}}
