/*
 * Generated by dmlc, do not edit!
 *
 * Source files:
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\modules\dmlc\test\1.2\events\T_after_chk_dup.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\dml-builtins.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\simulator\python.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\attr-value.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\alloc.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\module-host-config.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\help-macros.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\strbuf.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base-types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\host-info.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\build-id.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\build-id-7.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\version.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\processor\event.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\processor\time.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\event.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\time.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\conf-object.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\vect.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\sobject.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\hashtab.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\register-view.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\pywrap.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\int-register.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\bank-instrumentation.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\instrumentation-provider.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\memory-transaction.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\devs\io-memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-api.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\bitcount.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-processor.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-hindsight.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-event.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-device.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-configuration.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-breakpoints.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\device-api.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\obsolete\6.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\processor\generic-spr.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\breakpoints.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\int128.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\arith.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\cbdata.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\breakpoints.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\processor\types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\dbuffer.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\sim-exception.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\object-locks.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\notifier.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\map-target.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\direct-memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\transaction.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\hap-producer.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\global-notifier.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\configuration.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\log.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\clock.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\cycle.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\local-time.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\bigtime.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\duration.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\callbacks.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\frags.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\swabber.dml
 */

#ifndef SIMICS_6_API
#define SIMICS_6_API
#endif

#include "T_after_chk_dup.h"
#include "T_after_chk_dup-protos.c"

static set_error_t set_a_flag(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v6_value UNUSED  = *_val;
        #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v6_err UNUSED  = 0;
        v6_err = 0;
        #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_a__flag__before_set(_dev))
        #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw1;
        if (_DML_M_a__flag__set(_dev, v6_value))
        #line 380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw1;
        if (_DML_M_a__flag__after_set(_dev))
        #line 381 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw1;
        #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw1:
        #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v6_err = 3;
        #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v6_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 113 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    return _status;
}

static attr_value_t get_a_flag(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    attr_value_t v14_value UNUSED ;
    memset((void *)&v14_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v17_value UNUSED ;
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v17_value, 0, sizeof(attr_value_t ));
        {
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            attr_value_t v19_value UNUSED ;
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            memset((void *)&v19_value, 0, sizeof(attr_value_t ));
            #line 349 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v19_value = SIM_make_attr_boolean(_dev->a.flag);
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v17_value = v19_value;
            #line 387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v14_value = v17_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 145 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    _val0 = v14_value;
    return _val0;
}

static set_error_t set_alttest(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v25_value UNUSED  = *_val;
        #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v25_err UNUSED  = 0;
        v25_err = 0;
        #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_alttest__before_set(_dev))
        #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw2;
        #line 28 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
        SIM_LOG_INFO(1, &_dev->obj, 0, "running alttest");
        if (SIM_object_clock(&_dev->obj) == NULL)
            #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            SIM_log_error(&_dev->obj, 0, "Attribute 'queue' is not set, ignoring delayed call");
            #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
        else {
            #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            _simple_event_data_t *_data = MM_ZALLOC(1, _simple_event_data_t);
            #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            _identity_t *_event_domains = MM_MALLOC(1, _identity_t);
            #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            _event_domains[0] = ((_identity_t) {.id = 10, .encoded_index = 0});
            #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            _data->no_domains = 1;
            #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            _data->domains = _event_domains;
            #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            SIM_event_post_time(SIM_object_clock(&_dev->obj), _evclass_a_m, &_dev->obj, 0x1.999999999999ap-4, (lang_void *)_data);
            #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
        }
        if (SIM_object_clock(&_dev->obj) == NULL)
            #line 30 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            SIM_log_error(&_dev->obj, 0, "Attribute 'queue' is not set, ignoring delayed call");
            #line 30 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
        else {
            #line 30 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            _simple_event_data_t *_data = MM_ZALLOC(1, _simple_event_data_t);
            #line 30 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            _identity_t *_event_domains = MM_MALLOC(1, _identity_t);
            #line 30 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            _event_domains[0] = ((_identity_t) {.id = 10, .encoded_index = 0});
            #line 30 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            _data->no_domains = 1;
            #line 30 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            _data->domains = _event_domains;
            #line 30 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            SIM_event_post_time(SIM_object_clock(&_dev->obj), _evclass_b_m, &_dev->obj, 0x1.999999999999ap-3, (lang_void *)_data);
            #line 30 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
        }
        if (SIM_object_clock(&_dev->obj) == NULL)
            #line 31 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            SIM_log_error(&_dev->obj, 0, "Attribute 'queue' is not set, ignoring delayed call");
            #line 31 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
        else {
            #line 31 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            _simple_event_data_t *_data = MM_ZALLOC(1, _simple_event_data_t);
            #line 31 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            uint32 *_event_indices = MM_MALLOC(1, uint32);
            #line 31 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            _event_indices[0] = 0;
            #line 31 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            _data->indices = _event_indices;
            #line 31 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            _identity_t *_event_domains = MM_MALLOC(1, _identity_t);
            #line 31 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            _event_domains[0] = ((_identity_t) {.id = 10, .encoded_index = 0});
            #line 31 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            _data->no_domains = 1;
            #line 31 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            _data->domains = _event_domains;
            #line 31 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            SIM_event_post_time(SIM_object_clock(&_dev->obj), _evclass_c_m, &_dev->obj, 0x1.3333333333333p-2, (lang_void *)_data);
            #line 31 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
        }
        if (SIM_object_clock(&_dev->obj) == NULL)
            #line 32 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            SIM_log_error(&_dev->obj, 0, "Attribute 'queue' is not set, ignoring delayed call");
            #line 32 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
        else {
            #line 32 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            _simple_event_data_t *_data = MM_ZALLOC(1, _simple_event_data_t);
            #line 32 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            uint32 *_event_indices = MM_MALLOC(1, uint32);
            #line 32 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            _event_indices[0] = 1;
            #line 32 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            _data->indices = _event_indices;
            #line 32 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            _identity_t *_event_domains = MM_MALLOC(1, _identity_t);
            #line 32 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            _event_domains[0] = ((_identity_t) {.id = 10, .encoded_index = 0});
            #line 32 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            _data->no_domains = 1;
            #line 32 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            _data->domains = _event_domains;
            #line 32 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            SIM_event_post_time(SIM_object_clock(&_dev->obj), _evclass_c_m, &_dev->obj, 0x1.999999999999ap-2, (lang_void *)_data);
            #line 32 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
        }
        if (SIM_object_clock(&_dev->obj) == NULL)
            #line 33 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            SIM_log_error(&_dev->obj, 0, "Attribute 'queue' is not set, ignoring delayed call");
            #line 33 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
        else {
            #line 33 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            _simple_event_data_t *_data = MM_ZALLOC(1, _simple_event_data_t);
            #line 33 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            uint32 *_event_indices = MM_MALLOC(1, uint32);
            #line 33 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            _event_indices[0] = 0;
            #line 33 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            _data->indices = _event_indices;
            #line 33 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            _identity_t *_event_domains = MM_MALLOC(1, _identity_t);
            #line 33 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            _event_domains[0] = ((_identity_t) {.id = 10, .encoded_index = 0});
            #line 33 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            _data->no_domains = 1;
            #line 33 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            _data->domains = _event_domains;
            #line 33 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            SIM_event_post_time(SIM_object_clock(&_dev->obj), _evclass_d_m, &_dev->obj, 0x1.0000000000000p-1, (lang_void *)_data);
            #line 33 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
        }
        if (SIM_object_clock(&_dev->obj) == NULL)
            #line 34 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            SIM_log_error(&_dev->obj, 0, "Attribute 'queue' is not set, ignoring delayed call");
            #line 34 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
        else {
            #line 34 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            _simple_event_data_t *_data = MM_ZALLOC(1, _simple_event_data_t);
            #line 34 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            uint32 *_event_indices = MM_MALLOC(1, uint32);
            #line 34 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            _event_indices[0] = 1;
            #line 34 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            _data->indices = _event_indices;
            #line 34 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            _identity_t *_event_domains = MM_MALLOC(1, _identity_t);
            #line 34 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            _event_domains[0] = ((_identity_t) {.id = 10, .encoded_index = 0});
            #line 34 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            _data->no_domains = 1;
            #line 34 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            _data->domains = _event_domains;
            #line 34 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
            SIM_event_post_time(SIM_object_clock(&_dev->obj), _evclass_d_m, &_dev->obj, 0x1.3333333333333p-1, (lang_void *)_data);
            #line 34 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
        }
        #line 381 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_alttest__after_set(_dev))
        #line 381 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw2;
        #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw2:
        #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v25_err = 3;
        #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v25_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 317 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    return _status;
}

static set_error_t set_b_flag(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v37_value UNUSED  = *_val;
        #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v37_err UNUSED  = 0;
        v37_err = 0;
        #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_b__flag__before_set(_dev))
        #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw3;
        if (_DML_M_b__flag__set(_dev, v37_value))
        #line 380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw3;
        if (_DML_M_b__flag__after_set(_dev))
        #line 381 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw3;
        #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw3:
        #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v37_err = 3;
        #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v37_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 351 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    return _status;
}

static attr_value_t get_b_flag(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    attr_value_t v45_value UNUSED ;
    memset((void *)&v45_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v48_value UNUSED ;
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v48_value, 0, sizeof(attr_value_t ));
        {
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            attr_value_t v50_value UNUSED ;
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            memset((void *)&v50_value, 0, sizeof(attr_value_t ));
            #line 349 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v50_value = SIM_make_attr_boolean(_dev->b.flag);
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v48_value = v50_value;
            #line 387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v45_value = v48_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 383 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    _val0 = v45_value;
    return _val0;
}

static set_error_t set_c_flag(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v56_value UNUSED  = *_val;
        #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v56_err UNUSED  = 0;
        v56_err = 0;
        #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_c__flag__before_set(_dev, (_portobj->indices)[0]))
        #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw4;
        if (_DML_M_c__flag__set(_dev, (_portobj->indices)[0], v56_value))
        #line 380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw4;
        if (_DML_M_c__flag__after_set(_dev, (_portobj->indices)[0]))
        #line 381 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw4;
        #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw4:
        #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v56_err = 3;
        #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v56_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 418 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    return _status;
}

static attr_value_t get_c_flag(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    attr_value_t v64_value UNUSED ;
    memset((void *)&v64_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v67_value UNUSED ;
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v67_value, 0, sizeof(attr_value_t ));
        {
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            attr_value_t v69_value UNUSED ;
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            memset((void *)&v69_value, 0, sizeof(attr_value_t ));
            #line 349 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v69_value = SIM_make_attr_boolean(_dev->c.flag[(_portobj->indices)[0]]);
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v67_value = v69_value;
            #line 387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v64_value = v67_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 450 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    _val0 = v64_value;
    return _val0;
}

static set_error_t set_d_flag(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v75_value UNUSED  = *_val;
        #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v75_err UNUSED  = 0;
        v75_err = 0;
        #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_d__flag__before_set(_dev, (_portobj->indices)[0]))
        #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw5;
        if (_DML_M_d__flag__set(_dev, (_portobj->indices)[0], v75_value))
        #line 380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw5;
        if (_DML_M_d__flag__after_set(_dev, (_portobj->indices)[0]))
        #line 381 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw5;
        #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw5:
        #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v75_err = 3;
        #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v75_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 485 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    return _status;
}

static attr_value_t get_d_flag(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    attr_value_t v83_value UNUSED ;
    memset((void *)&v83_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v86_value UNUSED ;
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v86_value, 0, sizeof(attr_value_t ));
        {
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            attr_value_t v88_value UNUSED ;
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            memset((void *)&v88_value, 0, sizeof(attr_value_t ));
            #line 349 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v88_value = SIM_make_attr_boolean(_dev->d.flag[(_portobj->indices)[0]]);
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v86_value = v88_value;
            #line 387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v83_value = v86_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 517 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    _val0 = v83_value;
    return _val0;
}

static void  _DML_PIFACE_a__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_a__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_a__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_a__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_PIFACE_a__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v92__ret_handle UNUSED  = 0;
        if (_DML_M_a__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data, &v92__ret_handle))
        SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
        handle = v92__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_a__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v93__ret_handle UNUSED  = 0;
        if (_DML_M_a__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data, &v93__ret_handle))
        SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
        handle = v93__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_a__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v94__ret_handle UNUSED  = 0;
        if (_DML_M_a__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data, &v94__ret_handle))
        SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
        handle = v94__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_a__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v95__ret_handle UNUSED  = 0;
        if (_DML_M_a__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data, &v95__ret_handle))
        SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
        handle = v95__ret_handle;
    }
    return handle;
}

static void  _DML_PIFACE_a__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_a__bank_instrumentation_subscribe__remove_callback(_dev, callback))
    SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_a__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_a__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_a__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_a__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_a__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_a__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_a__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v100__ret_handle UNUSED  = 0;
        if (_DML_M_a__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data, &v100__ret_handle))
        SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
        handle = v100__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_a__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v101__ret_handle UNUSED  = 0;
        if (_DML_M_a__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data, &v101__ret_handle))
        SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
        handle = v101__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_a__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v102__ret_handle UNUSED  = 0;
        if (_DML_M_a__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data, &v102__ret_handle))
        SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
        handle = v102__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_a__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v103__ret_handle UNUSED  = 0;
        if (_DML_M_a__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data, &v103__ret_handle))
        SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
        handle = v103__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_a__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_a__bank_instrumentation_subscribe__remove_callback(_dev, callback))
    SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_a__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_a__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_a__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v106__ret_connections UNUSED ;
        memset((void *)&v106__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_a__instrumentation_order__get_connections(_dev, &v106__ret_connections))
        SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
        connections = v106__ret_connections;
    }
    return connections;
}

static bool _DML_PIFACE_a__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool success = 0;
    {
        bool v107__ret_success UNUSED  = 0;
        if (_DML_M_a__instrumentation_order__move_before(_dev, connection, before, &v107__ret_success))
        SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
        success = v107__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_a__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v108__ret_connections UNUSED ;
        memset((void *)&v108__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_a__instrumentation_order__get_connections(_dev, &v108__ret_connections))
        SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
        connections = v108__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_a__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v109__ret_success UNUSED  = 0;
        if (_DML_M_a__instrumentation_order__move_before(_dev, connection, before, &v109__ret_success))
        SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
        success = v109__ret_success;
    }
    return success;
}

static attr_value_t _DML_PIFACE_a__int_register__all_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v110__ret_vals UNUSED ;
        memset((void *)&v110__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_a__int_register__all_registers(_dev, &v110__ret_vals))
        SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
        vals = v110__ret_vals;
    }
    return vals;
}

static char const *_DML_PIFACE_a__int_register__get_name(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *name = NULL;
    {
        char const *v111__ret_name UNUSED  = NULL;
        if (_DML_M_a__int_register__get_name(_dev, num, &v111__ret_name))
        SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
        name = v111__ret_name;
    }
    return name;
}

static int _DML_PIFACE_a__int_register__get_number(conf_object_t *_obj, char const *name)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int num = 0;
    {
        int v112__ret_num UNUSED  = 0;
        if (_DML_M_a__int_register__get_number(_dev, name, &v112__ret_num))
        SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
        num = v112__ret_num;
    }
    return num;
}

static uint64 _DML_PIFACE_a__int_register__read(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v113__ret_val UNUSED  = 0;
        if (_DML_M_a__int_register__read(_dev, num, &v113__ret_val))
        SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
        val = v113__ret_val;
    }
    return val;
}

static int _DML_PIFACE_a__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int info = 0;
    {
        int v114__ret_info UNUSED  = 0;
        if (_DML_M_a__int_register__register_info(_dev, reg, reqinfo, &v114__ret_info))
        SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
        info = v114__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_a__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_a__int_register__write(_dev, num, val))
    SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_a__int_register__all_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v116__ret_vals UNUSED ;
        memset((void *)&v116__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_a__int_register__all_registers(_dev, &v116__ret_vals))
        SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
        vals = v116__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_a__int_register__get_name(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v117__ret_name UNUSED  = NULL;
        if (_DML_M_a__int_register__get_name(_dev, num, &v117__ret_name))
        SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
        name = v117__ret_name;
    }
    return name;
}

static int _DML_IFACE_a__int_register__get_number(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v118__ret_num UNUSED  = 0;
        if (_DML_M_a__int_register__get_number(_dev, name, &v118__ret_num))
        SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
        num = v118__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_a__int_register__read(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v119__ret_val UNUSED  = 0;
        if (_DML_M_a__int_register__read(_dev, num, &v119__ret_val))
        SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
        val = v119__ret_val;
    }
    return val;
}

static int _DML_IFACE_a__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v120__ret_info UNUSED  = 0;
        if (_DML_M_a__int_register__register_info(_dev, reg, reqinfo, &v120__ret_info))
        SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
        info = v120__ret_info;
    }
    return info;
}

static void  _DML_IFACE_a__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_a__int_register__write(_dev, num, val))
    SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
}

static exception_type_t _DML_PIFACE_a__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t ex = 0;
    {
        exception_type_t v122__ret_ex UNUSED  = 0;
        if (_DML_M_a__io_memory__operation(_dev, mem_op, map_info, &v122__ret_ex))
        SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
        ex = v122__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_a__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v123__ret_ex UNUSED  = 0;
        if (_DML_M_a__io_memory__operation(_dev, mem_op, map_info, &v123__ret_ex))
        SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
        ex = v123__ret_ex;
    }
    return ex;
}

static bool _DML_PIFACE_a__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool big_endian = 0;
    {
        bool v124__ret_big_endian UNUSED  = 0;
        if (_DML_M_a__register_view__big_endian_bitorder(_dev, &v124__ret_big_endian))
        SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
        big_endian = v124__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_PIFACE_a__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *desc = NULL;
    {
        char const *v125__ret_desc UNUSED  = NULL;
        if (_DML_M_a__register_view__description(_dev, &v125__ret_desc))
        SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
        desc = v125__ret_desc;
    }
    return desc;
}

static uint64 _DML_PIFACE_a__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v126__ret_val UNUSED  = 0;
        if (_DML_M_a__register_view__get_register_value(_dev, reg, &v126__ret_val))
        SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
        val = v126__ret_val;
    }
    return val;
}

static uint32 _DML_PIFACE_a__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 num = 0;
    {
        uint32 v127__ret_num UNUSED  = 0;
        if (_DML_M_a__register_view__number_of_registers(_dev, &v127__ret_num))
        SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
        num = v127__ret_num;
    }
    return num;
}

static attr_value_t _DML_PIFACE_a__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v128__ret_info UNUSED ;
        memset((void *)&v128__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_a__register_view__register_info(_dev, reg, &v128__ret_info))
        SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
        info = v128__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_a__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_a__register_view__set_register_value(_dev, reg, val))
    SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
}

static bool _DML_IFACE_a__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v130__ret_big_endian UNUSED  = 0;
        if (_DML_M_a__register_view__big_endian_bitorder(_dev, &v130__ret_big_endian))
        SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
        big_endian = v130__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_a__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v131__ret_desc UNUSED  = NULL;
        if (_DML_M_a__register_view__description(_dev, &v131__ret_desc))
        SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
        desc = v131__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_a__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v132__ret_val UNUSED  = 0;
        if (_DML_M_a__register_view__get_register_value(_dev, reg, &v132__ret_val))
        SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
        val = v132__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_a__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v133__ret_num UNUSED  = 0;
        if (_DML_M_a__register_view__number_of_registers(_dev, &v133__ret_num))
        SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
        num = v133__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_a__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v134__ret_info UNUSED ;
        memset((void *)&v134__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_a__register_view__register_info(_dev, reg, &v134__ret_info))
        SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
        info = v134__ret_info;
    }
    return info;
}

static void  _DML_IFACE_a__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_a__register_view__set_register_value(_dev, reg, val))
    SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_a__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v136__ret_ret UNUSED ;
        memset((void *)&v136__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_a__register_view_catalog__register_names(_dev, &v136__ret_ret))
        SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
        ret = v136__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_PIFACE_a__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v137__ret_ret UNUSED ;
        memset((void *)&v137__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_a__register_view_catalog__register_offsets(_dev, &v137__ret_ret))
        SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
        ret = v137__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_a__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v138__ret_ret UNUSED ;
        memset((void *)&v138__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_a__register_view_catalog__register_names(_dev, &v138__ret_ret))
        SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
        ret = v138__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_a__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v139__ret_ret UNUSED ;
        memset((void *)&v139__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_a__register_view_catalog__register_offsets(_dev, &v139__ret_ret))
        SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
        ret = v139__ret_ret;
    }
    return ret;
}

static void  _DML_PIFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_PIFACE_b__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v142__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data, &v142__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        handle = v142__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_b__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v143__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data, &v143__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        handle = v143__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_b__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v144__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data, &v144__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        handle = v144__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_b__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v145__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data, &v145__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        handle = v145__ret_handle;
    }
    return handle;
}

static void  _DML_PIFACE_b__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_callback(_dev, callback))
    SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v150__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data, &v150__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        handle = v150__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v151__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data, &v151__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        handle = v151__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v152__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data, &v152__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        handle = v152__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v153__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data, &v153__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        handle = v153__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_callback(_dev, callback))
    SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_b__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v156__ret_connections UNUSED ;
        memset((void *)&v156__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_b__instrumentation_order__get_connections(_dev, &v156__ret_connections))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        connections = v156__ret_connections;
    }
    return connections;
}

static bool _DML_PIFACE_b__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool success = 0;
    {
        bool v157__ret_success UNUSED  = 0;
        if (_DML_M_b__instrumentation_order__move_before(_dev, connection, before, &v157__ret_success))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        success = v157__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_b__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v158__ret_connections UNUSED ;
        memset((void *)&v158__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_b__instrumentation_order__get_connections(_dev, &v158__ret_connections))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        connections = v158__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_b__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v159__ret_success UNUSED  = 0;
        if (_DML_M_b__instrumentation_order__move_before(_dev, connection, before, &v159__ret_success))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        success = v159__ret_success;
    }
    return success;
}

static attr_value_t _DML_PIFACE_b__int_register__all_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v160__ret_vals UNUSED ;
        memset((void *)&v160__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_b__int_register__all_registers(_dev, &v160__ret_vals))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        vals = v160__ret_vals;
    }
    return vals;
}

static char const *_DML_PIFACE_b__int_register__get_name(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *name = NULL;
    {
        char const *v161__ret_name UNUSED  = NULL;
        if (_DML_M_b__int_register__get_name(_dev, num, &v161__ret_name))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        name = v161__ret_name;
    }
    return name;
}

static int _DML_PIFACE_b__int_register__get_number(conf_object_t *_obj, char const *name)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int num = 0;
    {
        int v162__ret_num UNUSED  = 0;
        if (_DML_M_b__int_register__get_number(_dev, name, &v162__ret_num))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        num = v162__ret_num;
    }
    return num;
}

static uint64 _DML_PIFACE_b__int_register__read(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v163__ret_val UNUSED  = 0;
        if (_DML_M_b__int_register__read(_dev, num, &v163__ret_val))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        val = v163__ret_val;
    }
    return val;
}

static int _DML_PIFACE_b__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int info = 0;
    {
        int v164__ret_info UNUSED  = 0;
        if (_DML_M_b__int_register__register_info(_dev, reg, reqinfo, &v164__ret_info))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        info = v164__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_b__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b__int_register__write(_dev, num, val))
    SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_b__int_register__all_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v166__ret_vals UNUSED ;
        memset((void *)&v166__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_b__int_register__all_registers(_dev, &v166__ret_vals))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        vals = v166__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_b__int_register__get_name(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v167__ret_name UNUSED  = NULL;
        if (_DML_M_b__int_register__get_name(_dev, num, &v167__ret_name))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        name = v167__ret_name;
    }
    return name;
}

static int _DML_IFACE_b__int_register__get_number(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v168__ret_num UNUSED  = 0;
        if (_DML_M_b__int_register__get_number(_dev, name, &v168__ret_num))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        num = v168__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_b__int_register__read(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v169__ret_val UNUSED  = 0;
        if (_DML_M_b__int_register__read(_dev, num, &v169__ret_val))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        val = v169__ret_val;
    }
    return val;
}

static int _DML_IFACE_b__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v170__ret_info UNUSED  = 0;
        if (_DML_M_b__int_register__register_info(_dev, reg, reqinfo, &v170__ret_info))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        info = v170__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__int_register__write(_dev, num, val))
    SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
}

static exception_type_t _DML_PIFACE_b__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t ex = 0;
    {
        exception_type_t v172__ret_ex UNUSED  = 0;
        if (_DML_M_b__io_memory__operation(_dev, mem_op, map_info, &v172__ret_ex))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        ex = v172__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_b__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v173__ret_ex UNUSED  = 0;
        if (_DML_M_b__io_memory__operation(_dev, mem_op, map_info, &v173__ret_ex))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        ex = v173__ret_ex;
    }
    return ex;
}

static bool _DML_PIFACE_b__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool big_endian = 0;
    {
        bool v174__ret_big_endian UNUSED  = 0;
        if (_DML_M_b__register_view__big_endian_bitorder(_dev, &v174__ret_big_endian))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        big_endian = v174__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_PIFACE_b__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *desc = NULL;
    {
        char const *v175__ret_desc UNUSED  = NULL;
        if (_DML_M_b__register_view__description(_dev, &v175__ret_desc))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        desc = v175__ret_desc;
    }
    return desc;
}

static uint64 _DML_PIFACE_b__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v176__ret_val UNUSED  = 0;
        if (_DML_M_b__register_view__get_register_value(_dev, reg, &v176__ret_val))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        val = v176__ret_val;
    }
    return val;
}

static uint32 _DML_PIFACE_b__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 num = 0;
    {
        uint32 v177__ret_num UNUSED  = 0;
        if (_DML_M_b__register_view__number_of_registers(_dev, &v177__ret_num))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        num = v177__ret_num;
    }
    return num;
}

static attr_value_t _DML_PIFACE_b__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v178__ret_info UNUSED ;
        memset((void *)&v178__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view__register_info(_dev, reg, &v178__ret_info))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        info = v178__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_b__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b__register_view__set_register_value(_dev, reg, val))
    SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
}

static bool _DML_IFACE_b__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v180__ret_big_endian UNUSED  = 0;
        if (_DML_M_b__register_view__big_endian_bitorder(_dev, &v180__ret_big_endian))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        big_endian = v180__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_b__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v181__ret_desc UNUSED  = NULL;
        if (_DML_M_b__register_view__description(_dev, &v181__ret_desc))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        desc = v181__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_b__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v182__ret_val UNUSED  = 0;
        if (_DML_M_b__register_view__get_register_value(_dev, reg, &v182__ret_val))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        val = v182__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_b__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v183__ret_num UNUSED  = 0;
        if (_DML_M_b__register_view__number_of_registers(_dev, &v183__ret_num))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        num = v183__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_b__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v184__ret_info UNUSED ;
        memset((void *)&v184__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view__register_info(_dev, reg, &v184__ret_info))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        info = v184__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__register_view__set_register_value(_dev, reg, val))
    SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_b__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v186__ret_ret UNUSED ;
        memset((void *)&v186__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_names(_dev, &v186__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        ret = v186__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_PIFACE_b__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v187__ret_ret UNUSED ;
        memset((void *)&v187__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_offsets(_dev, &v187__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        ret = v187__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v188__ret_ret UNUSED ;
        memset((void *)&v188__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_names(_dev, &v188__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        ret = v188__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v189__ret_ret UNUSED ;
        memset((void *)&v189__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_offsets(_dev, &v189__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        ret = v189__ret_ret;
    }
    return ret;
}

static void  _DML_PIFACE_c__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_c__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (_portobj->indices)[0], connection))
    SIM_LOG_ERROR(_dev->c._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_c__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_c__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (_portobj->indices)[0], connection))
    SIM_LOG_ERROR(_dev->c._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_PIFACE_c__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v192__ret_handle UNUSED  = 0;
        if (_DML_M_c__bank_instrumentation_subscribe__register_after_read(_dev, (_portobj->indices)[0], connection, offset, size, after_read, user_data, &v192__ret_handle))
        SIM_LOG_ERROR(_dev->c._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v192__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_c__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v193__ret_handle UNUSED  = 0;
        if (_DML_M_c__bank_instrumentation_subscribe__register_after_write(_dev, (_portobj->indices)[0], connection, offset, size, after_write, user_data, &v193__ret_handle))
        SIM_LOG_ERROR(_dev->c._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v193__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_c__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v194__ret_handle UNUSED  = 0;
        if (_DML_M_c__bank_instrumentation_subscribe__register_before_read(_dev, (_portobj->indices)[0], connection, offset, size, before_read, user_data, &v194__ret_handle))
        SIM_LOG_ERROR(_dev->c._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v194__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_c__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v195__ret_handle UNUSED  = 0;
        if (_DML_M_c__bank_instrumentation_subscribe__register_before_write(_dev, (_portobj->indices)[0], connection, offset, size, before_write, user_data, &v195__ret_handle))
        SIM_LOG_ERROR(_dev->c._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v195__ret_handle;
    }
    return handle;
}

static void  _DML_PIFACE_c__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_c__bank_instrumentation_subscribe__remove_callback(_dev, (_portobj->indices)[0], callback))
    SIM_LOG_ERROR(_dev->c._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_c__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_c__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (_portobj->indices)[0], connection))
    SIM_LOG_ERROR(_dev->c._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_c__bank_instrumentation_subscribe__disable_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_c__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 0, connection))
    SIM_LOG_ERROR(_dev->c._obj[0], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_c__bank_instrumentation_subscribe__enable_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_c__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 0, connection))
    SIM_LOG_ERROR(_dev->c._obj[0], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_c__bank_instrumentation_subscribe__register_after_read__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v200__ret_handle UNUSED  = 0;
        if (_DML_M_c__bank_instrumentation_subscribe__register_after_read(_dev, 0, connection, offset, size, after_read, user_data, &v200__ret_handle))
        SIM_LOG_ERROR(_dev->c._obj[0], 0, "Uncaught DML exception");
        handle = v200__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_c__bank_instrumentation_subscribe__register_after_write__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v201__ret_handle UNUSED  = 0;
        if (_DML_M_c__bank_instrumentation_subscribe__register_after_write(_dev, 0, connection, offset, size, after_write, user_data, &v201__ret_handle))
        SIM_LOG_ERROR(_dev->c._obj[0], 0, "Uncaught DML exception");
        handle = v201__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_c__bank_instrumentation_subscribe__register_before_read__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v202__ret_handle UNUSED  = 0;
        if (_DML_M_c__bank_instrumentation_subscribe__register_before_read(_dev, 0, connection, offset, size, before_read, user_data, &v202__ret_handle))
        SIM_LOG_ERROR(_dev->c._obj[0], 0, "Uncaught DML exception");
        handle = v202__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_c__bank_instrumentation_subscribe__register_before_write__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v203__ret_handle UNUSED  = 0;
        if (_DML_M_c__bank_instrumentation_subscribe__register_before_write(_dev, 0, connection, offset, size, before_write, user_data, &v203__ret_handle))
        SIM_LOG_ERROR(_dev->c._obj[0], 0, "Uncaught DML exception");
        handle = v203__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_c__bank_instrumentation_subscribe__remove_callback__0(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_c__bank_instrumentation_subscribe__remove_callback(_dev, 0, callback))
    SIM_LOG_ERROR(_dev->c._obj[0], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_c__bank_instrumentation_subscribe__remove_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_c__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 0, connection))
    SIM_LOG_ERROR(_dev->c._obj[0], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_c__bank_instrumentation_subscribe__disable_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_c__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 1, connection))
    SIM_LOG_ERROR(_dev->c._obj[1], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_c__bank_instrumentation_subscribe__enable_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_c__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 1, connection))
    SIM_LOG_ERROR(_dev->c._obj[1], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_c__bank_instrumentation_subscribe__register_after_read__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v208__ret_handle UNUSED  = 0;
        if (_DML_M_c__bank_instrumentation_subscribe__register_after_read(_dev, 1, connection, offset, size, after_read, user_data, &v208__ret_handle))
        SIM_LOG_ERROR(_dev->c._obj[1], 0, "Uncaught DML exception");
        handle = v208__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_c__bank_instrumentation_subscribe__register_after_write__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v209__ret_handle UNUSED  = 0;
        if (_DML_M_c__bank_instrumentation_subscribe__register_after_write(_dev, 1, connection, offset, size, after_write, user_data, &v209__ret_handle))
        SIM_LOG_ERROR(_dev->c._obj[1], 0, "Uncaught DML exception");
        handle = v209__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_c__bank_instrumentation_subscribe__register_before_read__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v210__ret_handle UNUSED  = 0;
        if (_DML_M_c__bank_instrumentation_subscribe__register_before_read(_dev, 1, connection, offset, size, before_read, user_data, &v210__ret_handle))
        SIM_LOG_ERROR(_dev->c._obj[1], 0, "Uncaught DML exception");
        handle = v210__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_c__bank_instrumentation_subscribe__register_before_write__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v211__ret_handle UNUSED  = 0;
        if (_DML_M_c__bank_instrumentation_subscribe__register_before_write(_dev, 1, connection, offset, size, before_write, user_data, &v211__ret_handle))
        SIM_LOG_ERROR(_dev->c._obj[1], 0, "Uncaught DML exception");
        handle = v211__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_c__bank_instrumentation_subscribe__remove_callback__1(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_c__bank_instrumentation_subscribe__remove_callback(_dev, 1, callback))
    SIM_LOG_ERROR(_dev->c._obj[1], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_c__bank_instrumentation_subscribe__remove_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_c__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 1, connection))
    SIM_LOG_ERROR(_dev->c._obj[1], 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_c__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v214__ret_connections UNUSED ;
        memset((void *)&v214__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_c__instrumentation_order__get_connections(_dev, (_portobj->indices)[0], &v214__ret_connections))
        SIM_LOG_ERROR(_dev->c._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        connections = v214__ret_connections;
    }
    return connections;
}

static bool _DML_PIFACE_c__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool success = 0;
    {
        bool v215__ret_success UNUSED  = 0;
        if (_DML_M_c__instrumentation_order__move_before(_dev, (_portobj->indices)[0], connection, before, &v215__ret_success))
        SIM_LOG_ERROR(_dev->c._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        success = v215__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_c__instrumentation_order__get_connections__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v216__ret_connections UNUSED ;
        memset((void *)&v216__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_c__instrumentation_order__get_connections(_dev, 0, &v216__ret_connections))
        SIM_LOG_ERROR(_dev->c._obj[0], 0, "Uncaught DML exception");
        connections = v216__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_c__instrumentation_order__move_before__0(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v217__ret_success UNUSED  = 0;
        if (_DML_M_c__instrumentation_order__move_before(_dev, 0, connection, before, &v217__ret_success))
        SIM_LOG_ERROR(_dev->c._obj[0], 0, "Uncaught DML exception");
        success = v217__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_c__instrumentation_order__get_connections__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v218__ret_connections UNUSED ;
        memset((void *)&v218__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_c__instrumentation_order__get_connections(_dev, 1, &v218__ret_connections))
        SIM_LOG_ERROR(_dev->c._obj[1], 0, "Uncaught DML exception");
        connections = v218__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_c__instrumentation_order__move_before__1(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v219__ret_success UNUSED  = 0;
        if (_DML_M_c__instrumentation_order__move_before(_dev, 1, connection, before, &v219__ret_success))
        SIM_LOG_ERROR(_dev->c._obj[1], 0, "Uncaught DML exception");
        success = v219__ret_success;
    }
    return success;
}

static attr_value_t _DML_PIFACE_c__int_register__all_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v220__ret_vals UNUSED ;
        memset((void *)&v220__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_c__int_register__all_registers(_dev, (_portobj->indices)[0], &v220__ret_vals))
        SIM_LOG_ERROR(_dev->c._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        vals = v220__ret_vals;
    }
    return vals;
}

static char const *_DML_PIFACE_c__int_register__get_name(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *name = NULL;
    {
        char const *v221__ret_name UNUSED  = NULL;
        if (_DML_M_c__int_register__get_name(_dev, (_portobj->indices)[0], num, &v221__ret_name))
        SIM_LOG_ERROR(_dev->c._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        name = v221__ret_name;
    }
    return name;
}

static int _DML_PIFACE_c__int_register__get_number(conf_object_t *_obj, char const *name)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int num = 0;
    {
        int v222__ret_num UNUSED  = 0;
        if (_DML_M_c__int_register__get_number(_dev, (_portobj->indices)[0], name, &v222__ret_num))
        SIM_LOG_ERROR(_dev->c._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        num = v222__ret_num;
    }
    return num;
}

static uint64 _DML_PIFACE_c__int_register__read(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v223__ret_val UNUSED  = 0;
        if (_DML_M_c__int_register__read(_dev, (_portobj->indices)[0], num, &v223__ret_val))
        SIM_LOG_ERROR(_dev->c._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        val = v223__ret_val;
    }
    return val;
}

static int _DML_PIFACE_c__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int info = 0;
    {
        int v224__ret_info UNUSED  = 0;
        if (_DML_M_c__int_register__register_info(_dev, (_portobj->indices)[0], reg, reqinfo, &v224__ret_info))
        SIM_LOG_ERROR(_dev->c._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        info = v224__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_c__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_c__int_register__write(_dev, (_portobj->indices)[0], num, val))
    SIM_LOG_ERROR(_dev->c._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_c__int_register__all_registers__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v226__ret_vals UNUSED ;
        memset((void *)&v226__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_c__int_register__all_registers(_dev, 0, &v226__ret_vals))
        SIM_LOG_ERROR(_dev->c._obj[0], 0, "Uncaught DML exception");
        vals = v226__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_c__int_register__get_name__0(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v227__ret_name UNUSED  = NULL;
        if (_DML_M_c__int_register__get_name(_dev, 0, num, &v227__ret_name))
        SIM_LOG_ERROR(_dev->c._obj[0], 0, "Uncaught DML exception");
        name = v227__ret_name;
    }
    return name;
}

static int _DML_IFACE_c__int_register__get_number__0(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v228__ret_num UNUSED  = 0;
        if (_DML_M_c__int_register__get_number(_dev, 0, name, &v228__ret_num))
        SIM_LOG_ERROR(_dev->c._obj[0], 0, "Uncaught DML exception");
        num = v228__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_c__int_register__read__0(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v229__ret_val UNUSED  = 0;
        if (_DML_M_c__int_register__read(_dev, 0, num, &v229__ret_val))
        SIM_LOG_ERROR(_dev->c._obj[0], 0, "Uncaught DML exception");
        val = v229__ret_val;
    }
    return val;
}

static int _DML_IFACE_c__int_register__register_info__0(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v230__ret_info UNUSED  = 0;
        if (_DML_M_c__int_register__register_info(_dev, 0, reg, reqinfo, &v230__ret_info))
        SIM_LOG_ERROR(_dev->c._obj[0], 0, "Uncaught DML exception");
        info = v230__ret_info;
    }
    return info;
}

static void  _DML_IFACE_c__int_register__write__0(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_c__int_register__write(_dev, 0, num, val))
    SIM_LOG_ERROR(_dev->c._obj[0], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_c__int_register__all_registers__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v232__ret_vals UNUSED ;
        memset((void *)&v232__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_c__int_register__all_registers(_dev, 1, &v232__ret_vals))
        SIM_LOG_ERROR(_dev->c._obj[1], 0, "Uncaught DML exception");
        vals = v232__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_c__int_register__get_name__1(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v233__ret_name UNUSED  = NULL;
        if (_DML_M_c__int_register__get_name(_dev, 1, num, &v233__ret_name))
        SIM_LOG_ERROR(_dev->c._obj[1], 0, "Uncaught DML exception");
        name = v233__ret_name;
    }
    return name;
}

static int _DML_IFACE_c__int_register__get_number__1(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v234__ret_num UNUSED  = 0;
        if (_DML_M_c__int_register__get_number(_dev, 1, name, &v234__ret_num))
        SIM_LOG_ERROR(_dev->c._obj[1], 0, "Uncaught DML exception");
        num = v234__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_c__int_register__read__1(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v235__ret_val UNUSED  = 0;
        if (_DML_M_c__int_register__read(_dev, 1, num, &v235__ret_val))
        SIM_LOG_ERROR(_dev->c._obj[1], 0, "Uncaught DML exception");
        val = v235__ret_val;
    }
    return val;
}

static int _DML_IFACE_c__int_register__register_info__1(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v236__ret_info UNUSED  = 0;
        if (_DML_M_c__int_register__register_info(_dev, 1, reg, reqinfo, &v236__ret_info))
        SIM_LOG_ERROR(_dev->c._obj[1], 0, "Uncaught DML exception");
        info = v236__ret_info;
    }
    return info;
}

static void  _DML_IFACE_c__int_register__write__1(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_c__int_register__write(_dev, 1, num, val))
    SIM_LOG_ERROR(_dev->c._obj[1], 0, "Uncaught DML exception");
}

static exception_type_t _DML_PIFACE_c__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t ex = 0;
    {
        exception_type_t v238__ret_ex UNUSED  = 0;
        if (_DML_M_c__io_memory__operation(_dev, (_portobj->indices)[0], mem_op, map_info, &v238__ret_ex))
        SIM_LOG_ERROR(_dev->c._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        ex = v238__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_c__io_memory__operation__0(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v239__ret_ex UNUSED  = 0;
        if (_DML_M_c__io_memory__operation(_dev, 0, mem_op, map_info, &v239__ret_ex))
        SIM_LOG_ERROR(_dev->c._obj[0], 0, "Uncaught DML exception");
        ex = v239__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_c__io_memory__operation__1(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v240__ret_ex UNUSED  = 0;
        if (_DML_M_c__io_memory__operation(_dev, 1, mem_op, map_info, &v240__ret_ex))
        SIM_LOG_ERROR(_dev->c._obj[1], 0, "Uncaught DML exception");
        ex = v240__ret_ex;
    }
    return ex;
}

static bool _DML_PIFACE_c__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool big_endian = 0;
    {
        bool v241__ret_big_endian UNUSED  = 0;
        if (_DML_M_c__register_view__big_endian_bitorder(_dev, (_portobj->indices)[0], &v241__ret_big_endian))
        SIM_LOG_ERROR(_dev->c._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        big_endian = v241__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_PIFACE_c__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *desc = NULL;
    {
        char const *v242__ret_desc UNUSED  = NULL;
        if (_DML_M_c__register_view__description(_dev, (_portobj->indices)[0], &v242__ret_desc))
        SIM_LOG_ERROR(_dev->c._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        desc = v242__ret_desc;
    }
    return desc;
}

static uint64 _DML_PIFACE_c__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v243__ret_val UNUSED  = 0;
        if (_DML_M_c__register_view__get_register_value(_dev, (_portobj->indices)[0], reg, &v243__ret_val))
        SIM_LOG_ERROR(_dev->c._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        val = v243__ret_val;
    }
    return val;
}

static uint32 _DML_PIFACE_c__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 num = 0;
    {
        uint32 v244__ret_num UNUSED  = 0;
        if (_DML_M_c__register_view__number_of_registers(_dev, (_portobj->indices)[0], &v244__ret_num))
        SIM_LOG_ERROR(_dev->c._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        num = v244__ret_num;
    }
    return num;
}

static attr_value_t _DML_PIFACE_c__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v245__ret_info UNUSED ;
        memset((void *)&v245__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_c__register_view__register_info(_dev, (_portobj->indices)[0], reg, &v245__ret_info))
        SIM_LOG_ERROR(_dev->c._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        info = v245__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_c__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_c__register_view__set_register_value(_dev, (_portobj->indices)[0], reg, val))
    SIM_LOG_ERROR(_dev->c._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_c__register_view__big_endian_bitorder__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v247__ret_big_endian UNUSED  = 0;
        if (_DML_M_c__register_view__big_endian_bitorder(_dev, 0, &v247__ret_big_endian))
        SIM_LOG_ERROR(_dev->c._obj[0], 0, "Uncaught DML exception");
        big_endian = v247__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_c__register_view__description__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v248__ret_desc UNUSED  = NULL;
        if (_DML_M_c__register_view__description(_dev, 0, &v248__ret_desc))
        SIM_LOG_ERROR(_dev->c._obj[0], 0, "Uncaught DML exception");
        desc = v248__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_c__register_view__get_register_value__0(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v249__ret_val UNUSED  = 0;
        if (_DML_M_c__register_view__get_register_value(_dev, 0, reg, &v249__ret_val))
        SIM_LOG_ERROR(_dev->c._obj[0], 0, "Uncaught DML exception");
        val = v249__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_c__register_view__number_of_registers__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v250__ret_num UNUSED  = 0;
        if (_DML_M_c__register_view__number_of_registers(_dev, 0, &v250__ret_num))
        SIM_LOG_ERROR(_dev->c._obj[0], 0, "Uncaught DML exception");
        num = v250__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_c__register_view__register_info__0(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v251__ret_info UNUSED ;
        memset((void *)&v251__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_c__register_view__register_info(_dev, 0, reg, &v251__ret_info))
        SIM_LOG_ERROR(_dev->c._obj[0], 0, "Uncaught DML exception");
        info = v251__ret_info;
    }
    return info;
}

static void  _DML_IFACE_c__register_view__set_register_value__0(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_c__register_view__set_register_value(_dev, 0, reg, val))
    SIM_LOG_ERROR(_dev->c._obj[0], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_c__register_view__big_endian_bitorder__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v253__ret_big_endian UNUSED  = 0;
        if (_DML_M_c__register_view__big_endian_bitorder(_dev, 1, &v253__ret_big_endian))
        SIM_LOG_ERROR(_dev->c._obj[1], 0, "Uncaught DML exception");
        big_endian = v253__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_c__register_view__description__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v254__ret_desc UNUSED  = NULL;
        if (_DML_M_c__register_view__description(_dev, 1, &v254__ret_desc))
        SIM_LOG_ERROR(_dev->c._obj[1], 0, "Uncaught DML exception");
        desc = v254__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_c__register_view__get_register_value__1(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v255__ret_val UNUSED  = 0;
        if (_DML_M_c__register_view__get_register_value(_dev, 1, reg, &v255__ret_val))
        SIM_LOG_ERROR(_dev->c._obj[1], 0, "Uncaught DML exception");
        val = v255__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_c__register_view__number_of_registers__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v256__ret_num UNUSED  = 0;
        if (_DML_M_c__register_view__number_of_registers(_dev, 1, &v256__ret_num))
        SIM_LOG_ERROR(_dev->c._obj[1], 0, "Uncaught DML exception");
        num = v256__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_c__register_view__register_info__1(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v257__ret_info UNUSED ;
        memset((void *)&v257__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_c__register_view__register_info(_dev, 1, reg, &v257__ret_info))
        SIM_LOG_ERROR(_dev->c._obj[1], 0, "Uncaught DML exception");
        info = v257__ret_info;
    }
    return info;
}

static void  _DML_IFACE_c__register_view__set_register_value__1(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_c__register_view__set_register_value(_dev, 1, reg, val))
    SIM_LOG_ERROR(_dev->c._obj[1], 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_c__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v259__ret_ret UNUSED ;
        memset((void *)&v259__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_c__register_view_catalog__register_names(_dev, (_portobj->indices)[0], &v259__ret_ret))
        SIM_LOG_ERROR(_dev->c._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        ret = v259__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_PIFACE_c__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v260__ret_ret UNUSED ;
        memset((void *)&v260__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_c__register_view_catalog__register_offsets(_dev, (_portobj->indices)[0], &v260__ret_ret))
        SIM_LOG_ERROR(_dev->c._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        ret = v260__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_c__register_view_catalog__register_names__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v261__ret_ret UNUSED ;
        memset((void *)&v261__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_c__register_view_catalog__register_names(_dev, 0, &v261__ret_ret))
        SIM_LOG_ERROR(_dev->c._obj[0], 0, "Uncaught DML exception");
        ret = v261__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_c__register_view_catalog__register_offsets__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v262__ret_ret UNUSED ;
        memset((void *)&v262__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_c__register_view_catalog__register_offsets(_dev, 0, &v262__ret_ret))
        SIM_LOG_ERROR(_dev->c._obj[0], 0, "Uncaught DML exception");
        ret = v262__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_c__register_view_catalog__register_names__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v263__ret_ret UNUSED ;
        memset((void *)&v263__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_c__register_view_catalog__register_names(_dev, 1, &v263__ret_ret))
        SIM_LOG_ERROR(_dev->c._obj[1], 0, "Uncaught DML exception");
        ret = v263__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_c__register_view_catalog__register_offsets__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v264__ret_ret UNUSED ;
        memset((void *)&v264__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_c__register_view_catalog__register_offsets(_dev, 1, &v264__ret_ret))
        SIM_LOG_ERROR(_dev->c._obj[1], 0, "Uncaught DML exception");
        ret = v264__ret_ret;
    }
    return ret;
}

static void  _DML_PIFACE_d__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_d__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (_portobj->indices)[0], connection))
    SIM_LOG_ERROR(_dev->d._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_d__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_d__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (_portobj->indices)[0], connection))
    SIM_LOG_ERROR(_dev->d._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_PIFACE_d__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v267__ret_handle UNUSED  = 0;
        if (_DML_M_d__bank_instrumentation_subscribe__register_after_read(_dev, (_portobj->indices)[0], connection, offset, size, after_read, user_data, &v267__ret_handle))
        SIM_LOG_ERROR(_dev->d._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v267__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_d__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v268__ret_handle UNUSED  = 0;
        if (_DML_M_d__bank_instrumentation_subscribe__register_after_write(_dev, (_portobj->indices)[0], connection, offset, size, after_write, user_data, &v268__ret_handle))
        SIM_LOG_ERROR(_dev->d._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v268__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_d__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v269__ret_handle UNUSED  = 0;
        if (_DML_M_d__bank_instrumentation_subscribe__register_before_read(_dev, (_portobj->indices)[0], connection, offset, size, before_read, user_data, &v269__ret_handle))
        SIM_LOG_ERROR(_dev->d._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v269__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_d__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v270__ret_handle UNUSED  = 0;
        if (_DML_M_d__bank_instrumentation_subscribe__register_before_write(_dev, (_portobj->indices)[0], connection, offset, size, before_write, user_data, &v270__ret_handle))
        SIM_LOG_ERROR(_dev->d._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v270__ret_handle;
    }
    return handle;
}

static void  _DML_PIFACE_d__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_d__bank_instrumentation_subscribe__remove_callback(_dev, (_portobj->indices)[0], callback))
    SIM_LOG_ERROR(_dev->d._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_d__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_d__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (_portobj->indices)[0], connection))
    SIM_LOG_ERROR(_dev->d._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_d__bank_instrumentation_subscribe__disable_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_d__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 0, connection))
    SIM_LOG_ERROR(_dev->d._obj[0], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_d__bank_instrumentation_subscribe__enable_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_d__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 0, connection))
    SIM_LOG_ERROR(_dev->d._obj[0], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_d__bank_instrumentation_subscribe__register_after_read__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v275__ret_handle UNUSED  = 0;
        if (_DML_M_d__bank_instrumentation_subscribe__register_after_read(_dev, 0, connection, offset, size, after_read, user_data, &v275__ret_handle))
        SIM_LOG_ERROR(_dev->d._obj[0], 0, "Uncaught DML exception");
        handle = v275__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_d__bank_instrumentation_subscribe__register_after_write__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v276__ret_handle UNUSED  = 0;
        if (_DML_M_d__bank_instrumentation_subscribe__register_after_write(_dev, 0, connection, offset, size, after_write, user_data, &v276__ret_handle))
        SIM_LOG_ERROR(_dev->d._obj[0], 0, "Uncaught DML exception");
        handle = v276__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_d__bank_instrumentation_subscribe__register_before_read__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v277__ret_handle UNUSED  = 0;
        if (_DML_M_d__bank_instrumentation_subscribe__register_before_read(_dev, 0, connection, offset, size, before_read, user_data, &v277__ret_handle))
        SIM_LOG_ERROR(_dev->d._obj[0], 0, "Uncaught DML exception");
        handle = v277__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_d__bank_instrumentation_subscribe__register_before_write__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v278__ret_handle UNUSED  = 0;
        if (_DML_M_d__bank_instrumentation_subscribe__register_before_write(_dev, 0, connection, offset, size, before_write, user_data, &v278__ret_handle))
        SIM_LOG_ERROR(_dev->d._obj[0], 0, "Uncaught DML exception");
        handle = v278__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_d__bank_instrumentation_subscribe__remove_callback__0(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_d__bank_instrumentation_subscribe__remove_callback(_dev, 0, callback))
    SIM_LOG_ERROR(_dev->d._obj[0], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_d__bank_instrumentation_subscribe__remove_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_d__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 0, connection))
    SIM_LOG_ERROR(_dev->d._obj[0], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_d__bank_instrumentation_subscribe__disable_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_d__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 1, connection))
    SIM_LOG_ERROR(_dev->d._obj[1], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_d__bank_instrumentation_subscribe__enable_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_d__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 1, connection))
    SIM_LOG_ERROR(_dev->d._obj[1], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_d__bank_instrumentation_subscribe__register_after_read__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v283__ret_handle UNUSED  = 0;
        if (_DML_M_d__bank_instrumentation_subscribe__register_after_read(_dev, 1, connection, offset, size, after_read, user_data, &v283__ret_handle))
        SIM_LOG_ERROR(_dev->d._obj[1], 0, "Uncaught DML exception");
        handle = v283__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_d__bank_instrumentation_subscribe__register_after_write__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v284__ret_handle UNUSED  = 0;
        if (_DML_M_d__bank_instrumentation_subscribe__register_after_write(_dev, 1, connection, offset, size, after_write, user_data, &v284__ret_handle))
        SIM_LOG_ERROR(_dev->d._obj[1], 0, "Uncaught DML exception");
        handle = v284__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_d__bank_instrumentation_subscribe__register_before_read__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v285__ret_handle UNUSED  = 0;
        if (_DML_M_d__bank_instrumentation_subscribe__register_before_read(_dev, 1, connection, offset, size, before_read, user_data, &v285__ret_handle))
        SIM_LOG_ERROR(_dev->d._obj[1], 0, "Uncaught DML exception");
        handle = v285__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_d__bank_instrumentation_subscribe__register_before_write__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v286__ret_handle UNUSED  = 0;
        if (_DML_M_d__bank_instrumentation_subscribe__register_before_write(_dev, 1, connection, offset, size, before_write, user_data, &v286__ret_handle))
        SIM_LOG_ERROR(_dev->d._obj[1], 0, "Uncaught DML exception");
        handle = v286__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_d__bank_instrumentation_subscribe__remove_callback__1(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_d__bank_instrumentation_subscribe__remove_callback(_dev, 1, callback))
    SIM_LOG_ERROR(_dev->d._obj[1], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_d__bank_instrumentation_subscribe__remove_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_d__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 1, connection))
    SIM_LOG_ERROR(_dev->d._obj[1], 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_d__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v289__ret_connections UNUSED ;
        memset((void *)&v289__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_d__instrumentation_order__get_connections(_dev, (_portobj->indices)[0], &v289__ret_connections))
        SIM_LOG_ERROR(_dev->d._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        connections = v289__ret_connections;
    }
    return connections;
}

static bool _DML_PIFACE_d__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool success = 0;
    {
        bool v290__ret_success UNUSED  = 0;
        if (_DML_M_d__instrumentation_order__move_before(_dev, (_portobj->indices)[0], connection, before, &v290__ret_success))
        SIM_LOG_ERROR(_dev->d._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        success = v290__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_d__instrumentation_order__get_connections__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v291__ret_connections UNUSED ;
        memset((void *)&v291__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_d__instrumentation_order__get_connections(_dev, 0, &v291__ret_connections))
        SIM_LOG_ERROR(_dev->d._obj[0], 0, "Uncaught DML exception");
        connections = v291__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_d__instrumentation_order__move_before__0(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v292__ret_success UNUSED  = 0;
        if (_DML_M_d__instrumentation_order__move_before(_dev, 0, connection, before, &v292__ret_success))
        SIM_LOG_ERROR(_dev->d._obj[0], 0, "Uncaught DML exception");
        success = v292__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_d__instrumentation_order__get_connections__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v293__ret_connections UNUSED ;
        memset((void *)&v293__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_d__instrumentation_order__get_connections(_dev, 1, &v293__ret_connections))
        SIM_LOG_ERROR(_dev->d._obj[1], 0, "Uncaught DML exception");
        connections = v293__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_d__instrumentation_order__move_before__1(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v294__ret_success UNUSED  = 0;
        if (_DML_M_d__instrumentation_order__move_before(_dev, 1, connection, before, &v294__ret_success))
        SIM_LOG_ERROR(_dev->d._obj[1], 0, "Uncaught DML exception");
        success = v294__ret_success;
    }
    return success;
}

static attr_value_t _DML_PIFACE_d__int_register__all_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v295__ret_vals UNUSED ;
        memset((void *)&v295__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_d__int_register__all_registers(_dev, (_portobj->indices)[0], &v295__ret_vals))
        SIM_LOG_ERROR(_dev->d._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        vals = v295__ret_vals;
    }
    return vals;
}

static char const *_DML_PIFACE_d__int_register__get_name(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *name = NULL;
    {
        char const *v296__ret_name UNUSED  = NULL;
        if (_DML_M_d__int_register__get_name(_dev, (_portobj->indices)[0], num, &v296__ret_name))
        SIM_LOG_ERROR(_dev->d._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        name = v296__ret_name;
    }
    return name;
}

static int _DML_PIFACE_d__int_register__get_number(conf_object_t *_obj, char const *name)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int num = 0;
    {
        int v297__ret_num UNUSED  = 0;
        if (_DML_M_d__int_register__get_number(_dev, (_portobj->indices)[0], name, &v297__ret_num))
        SIM_LOG_ERROR(_dev->d._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        num = v297__ret_num;
    }
    return num;
}

static uint64 _DML_PIFACE_d__int_register__read(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v298__ret_val UNUSED  = 0;
        if (_DML_M_d__int_register__read(_dev, (_portobj->indices)[0], num, &v298__ret_val))
        SIM_LOG_ERROR(_dev->d._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        val = v298__ret_val;
    }
    return val;
}

static int _DML_PIFACE_d__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int info = 0;
    {
        int v299__ret_info UNUSED  = 0;
        if (_DML_M_d__int_register__register_info(_dev, (_portobj->indices)[0], reg, reqinfo, &v299__ret_info))
        SIM_LOG_ERROR(_dev->d._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        info = v299__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_d__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_d__int_register__write(_dev, (_portobj->indices)[0], num, val))
    SIM_LOG_ERROR(_dev->d._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_d__int_register__all_registers__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v301__ret_vals UNUSED ;
        memset((void *)&v301__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_d__int_register__all_registers(_dev, 0, &v301__ret_vals))
        SIM_LOG_ERROR(_dev->d._obj[0], 0, "Uncaught DML exception");
        vals = v301__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_d__int_register__get_name__0(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v302__ret_name UNUSED  = NULL;
        if (_DML_M_d__int_register__get_name(_dev, 0, num, &v302__ret_name))
        SIM_LOG_ERROR(_dev->d._obj[0], 0, "Uncaught DML exception");
        name = v302__ret_name;
    }
    return name;
}

static int _DML_IFACE_d__int_register__get_number__0(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v303__ret_num UNUSED  = 0;
        if (_DML_M_d__int_register__get_number(_dev, 0, name, &v303__ret_num))
        SIM_LOG_ERROR(_dev->d._obj[0], 0, "Uncaught DML exception");
        num = v303__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_d__int_register__read__0(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v304__ret_val UNUSED  = 0;
        if (_DML_M_d__int_register__read(_dev, 0, num, &v304__ret_val))
        SIM_LOG_ERROR(_dev->d._obj[0], 0, "Uncaught DML exception");
        val = v304__ret_val;
    }
    return val;
}

static int _DML_IFACE_d__int_register__register_info__0(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v305__ret_info UNUSED  = 0;
        if (_DML_M_d__int_register__register_info(_dev, 0, reg, reqinfo, &v305__ret_info))
        SIM_LOG_ERROR(_dev->d._obj[0], 0, "Uncaught DML exception");
        info = v305__ret_info;
    }
    return info;
}

static void  _DML_IFACE_d__int_register__write__0(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_d__int_register__write(_dev, 0, num, val))
    SIM_LOG_ERROR(_dev->d._obj[0], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_d__int_register__all_registers__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v307__ret_vals UNUSED ;
        memset((void *)&v307__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_d__int_register__all_registers(_dev, 1, &v307__ret_vals))
        SIM_LOG_ERROR(_dev->d._obj[1], 0, "Uncaught DML exception");
        vals = v307__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_d__int_register__get_name__1(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v308__ret_name UNUSED  = NULL;
        if (_DML_M_d__int_register__get_name(_dev, 1, num, &v308__ret_name))
        SIM_LOG_ERROR(_dev->d._obj[1], 0, "Uncaught DML exception");
        name = v308__ret_name;
    }
    return name;
}

static int _DML_IFACE_d__int_register__get_number__1(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v309__ret_num UNUSED  = 0;
        if (_DML_M_d__int_register__get_number(_dev, 1, name, &v309__ret_num))
        SIM_LOG_ERROR(_dev->d._obj[1], 0, "Uncaught DML exception");
        num = v309__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_d__int_register__read__1(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v310__ret_val UNUSED  = 0;
        if (_DML_M_d__int_register__read(_dev, 1, num, &v310__ret_val))
        SIM_LOG_ERROR(_dev->d._obj[1], 0, "Uncaught DML exception");
        val = v310__ret_val;
    }
    return val;
}

static int _DML_IFACE_d__int_register__register_info__1(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v311__ret_info UNUSED  = 0;
        if (_DML_M_d__int_register__register_info(_dev, 1, reg, reqinfo, &v311__ret_info))
        SIM_LOG_ERROR(_dev->d._obj[1], 0, "Uncaught DML exception");
        info = v311__ret_info;
    }
    return info;
}

static void  _DML_IFACE_d__int_register__write__1(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_d__int_register__write(_dev, 1, num, val))
    SIM_LOG_ERROR(_dev->d._obj[1], 0, "Uncaught DML exception");
}

static exception_type_t _DML_PIFACE_d__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t ex = 0;
    {
        exception_type_t v313__ret_ex UNUSED  = 0;
        if (_DML_M_d__io_memory__operation(_dev, (_portobj->indices)[0], mem_op, map_info, &v313__ret_ex))
        SIM_LOG_ERROR(_dev->d._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        ex = v313__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_d__io_memory__operation__0(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v314__ret_ex UNUSED  = 0;
        if (_DML_M_d__io_memory__operation(_dev, 0, mem_op, map_info, &v314__ret_ex))
        SIM_LOG_ERROR(_dev->d._obj[0], 0, "Uncaught DML exception");
        ex = v314__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_d__io_memory__operation__1(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v315__ret_ex UNUSED  = 0;
        if (_DML_M_d__io_memory__operation(_dev, 1, mem_op, map_info, &v315__ret_ex))
        SIM_LOG_ERROR(_dev->d._obj[1], 0, "Uncaught DML exception");
        ex = v315__ret_ex;
    }
    return ex;
}

static bool _DML_PIFACE_d__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool big_endian = 0;
    {
        bool v316__ret_big_endian UNUSED  = 0;
        if (_DML_M_d__register_view__big_endian_bitorder(_dev, (_portobj->indices)[0], &v316__ret_big_endian))
        SIM_LOG_ERROR(_dev->d._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        big_endian = v316__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_PIFACE_d__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *desc = NULL;
    {
        char const *v317__ret_desc UNUSED  = NULL;
        if (_DML_M_d__register_view__description(_dev, (_portobj->indices)[0], &v317__ret_desc))
        SIM_LOG_ERROR(_dev->d._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        desc = v317__ret_desc;
    }
    return desc;
}

static uint64 _DML_PIFACE_d__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v318__ret_val UNUSED  = 0;
        if (_DML_M_d__register_view__get_register_value(_dev, (_portobj->indices)[0], reg, &v318__ret_val))
        SIM_LOG_ERROR(_dev->d._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        val = v318__ret_val;
    }
    return val;
}

static uint32 _DML_PIFACE_d__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 num = 0;
    {
        uint32 v319__ret_num UNUSED  = 0;
        if (_DML_M_d__register_view__number_of_registers(_dev, (_portobj->indices)[0], &v319__ret_num))
        SIM_LOG_ERROR(_dev->d._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        num = v319__ret_num;
    }
    return num;
}

static attr_value_t _DML_PIFACE_d__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v320__ret_info UNUSED ;
        memset((void *)&v320__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_d__register_view__register_info(_dev, (_portobj->indices)[0], reg, &v320__ret_info))
        SIM_LOG_ERROR(_dev->d._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        info = v320__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_d__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_d__register_view__set_register_value(_dev, (_portobj->indices)[0], reg, val))
    SIM_LOG_ERROR(_dev->d._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_d__register_view__big_endian_bitorder__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v322__ret_big_endian UNUSED  = 0;
        if (_DML_M_d__register_view__big_endian_bitorder(_dev, 0, &v322__ret_big_endian))
        SIM_LOG_ERROR(_dev->d._obj[0], 0, "Uncaught DML exception");
        big_endian = v322__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_d__register_view__description__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v323__ret_desc UNUSED  = NULL;
        if (_DML_M_d__register_view__description(_dev, 0, &v323__ret_desc))
        SIM_LOG_ERROR(_dev->d._obj[0], 0, "Uncaught DML exception");
        desc = v323__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_d__register_view__get_register_value__0(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v324__ret_val UNUSED  = 0;
        if (_DML_M_d__register_view__get_register_value(_dev, 0, reg, &v324__ret_val))
        SIM_LOG_ERROR(_dev->d._obj[0], 0, "Uncaught DML exception");
        val = v324__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_d__register_view__number_of_registers__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v325__ret_num UNUSED  = 0;
        if (_DML_M_d__register_view__number_of_registers(_dev, 0, &v325__ret_num))
        SIM_LOG_ERROR(_dev->d._obj[0], 0, "Uncaught DML exception");
        num = v325__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_d__register_view__register_info__0(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v326__ret_info UNUSED ;
        memset((void *)&v326__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_d__register_view__register_info(_dev, 0, reg, &v326__ret_info))
        SIM_LOG_ERROR(_dev->d._obj[0], 0, "Uncaught DML exception");
        info = v326__ret_info;
    }
    return info;
}

static void  _DML_IFACE_d__register_view__set_register_value__0(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_d__register_view__set_register_value(_dev, 0, reg, val))
    SIM_LOG_ERROR(_dev->d._obj[0], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_d__register_view__big_endian_bitorder__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v328__ret_big_endian UNUSED  = 0;
        if (_DML_M_d__register_view__big_endian_bitorder(_dev, 1, &v328__ret_big_endian))
        SIM_LOG_ERROR(_dev->d._obj[1], 0, "Uncaught DML exception");
        big_endian = v328__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_d__register_view__description__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v329__ret_desc UNUSED  = NULL;
        if (_DML_M_d__register_view__description(_dev, 1, &v329__ret_desc))
        SIM_LOG_ERROR(_dev->d._obj[1], 0, "Uncaught DML exception");
        desc = v329__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_d__register_view__get_register_value__1(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v330__ret_val UNUSED  = 0;
        if (_DML_M_d__register_view__get_register_value(_dev, 1, reg, &v330__ret_val))
        SIM_LOG_ERROR(_dev->d._obj[1], 0, "Uncaught DML exception");
        val = v330__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_d__register_view__number_of_registers__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v331__ret_num UNUSED  = 0;
        if (_DML_M_d__register_view__number_of_registers(_dev, 1, &v331__ret_num))
        SIM_LOG_ERROR(_dev->d._obj[1], 0, "Uncaught DML exception");
        num = v331__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_d__register_view__register_info__1(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v332__ret_info UNUSED ;
        memset((void *)&v332__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_d__register_view__register_info(_dev, 1, reg, &v332__ret_info))
        SIM_LOG_ERROR(_dev->d._obj[1], 0, "Uncaught DML exception");
        info = v332__ret_info;
    }
    return info;
}

static void  _DML_IFACE_d__register_view__set_register_value__1(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_d__register_view__set_register_value(_dev, 1, reg, val))
    SIM_LOG_ERROR(_dev->d._obj[1], 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_d__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v334__ret_ret UNUSED ;
        memset((void *)&v334__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_d__register_view_catalog__register_names(_dev, (_portobj->indices)[0], &v334__ret_ret))
        SIM_LOG_ERROR(_dev->d._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        ret = v334__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_PIFACE_d__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v335__ret_ret UNUSED ;
        memset((void *)&v335__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_d__register_view_catalog__register_offsets(_dev, (_portobj->indices)[0], &v335__ret_ret))
        SIM_LOG_ERROR(_dev->d._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        ret = v335__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_d__register_view_catalog__register_names__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v336__ret_ret UNUSED ;
        memset((void *)&v336__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_d__register_view_catalog__register_names(_dev, 0, &v336__ret_ret))
        SIM_LOG_ERROR(_dev->d._obj[0], 0, "Uncaught DML exception");
        ret = v336__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_d__register_view_catalog__register_offsets__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v337__ret_ret UNUSED ;
        memset((void *)&v337__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_d__register_view_catalog__register_offsets(_dev, 0, &v337__ret_ret))
        SIM_LOG_ERROR(_dev->d._obj[0], 0, "Uncaught DML exception");
        ret = v337__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_d__register_view_catalog__register_names__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v338__ret_ret UNUSED ;
        memset((void *)&v338__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_d__register_view_catalog__register_names(_dev, 1, &v338__ret_ret))
        SIM_LOG_ERROR(_dev->d._obj[1], 0, "Uncaught DML exception");
        ret = v338__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_d__register_view_catalog__register_offsets__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v339__ret_ret UNUSED ;
        memset((void *)&v339__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_d__register_view_catalog__register_offsets(_dev, 1, &v339__ret_ret))
        SIM_LOG_ERROR(_dev->d._obj[1], 0, "Uncaught DML exception");
        ret = v339__ret_ret;
    }
    return ret;
}

static conf_object_t *
test_alloc(conf_class_t *cls)
{
    test_t *_dev = MM_ZALLOC(1, test_t);
    _dev->_immediate_after_state = MM_ZALLOC(1, _dml_immediate_after_state_t);
    return &_dev->obj;
}

static lang_void *
test_init(conf_object_t *_obj)
{
    test_t *_dev = (test_t*)_obj;
    _init_port_objs(_dev);
    _init_static_vars(_dev);
    _init_data_objs(_dev);
    ht_init_int_table(&(_dev->_subsequent_log_ht));
    QINIT(_dev->_immediate_after_state->queue);
    if (_DML_M_init(_dev))
    return 0;
    if (_DML_M_hard_reset(_dev))
    return 0;
    SIM_add_notifier(_obj, Sim_Notify_Object_Delete, _obj, test_pre_delete, NULL);
    return _obj;
}

static void test_finalize(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
}

static void test_objects_finalized(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
    _dev->_immediate_after_state->warn_upon_deletion = true;
    _DML_execute_immediate_afters_now(_obj, _dev->_immediate_after_state);
}

static void test_pre_delete(conf_object_t *_subscriber, conf_object_t *_obj, lang_void *_data)
{
    test_t *_dev = (test_t *)_obj;
    _DML_pre_delete_cancel_immediate_afters(_obj, _dev->_immediate_after_state);
    if (SIM_object_clock(_obj)) {
        _cancel_simple_delay_events(_obj, SIM_object_clock(_obj), NULL);
        _cancel_simple_delay_events(_obj, SIM_picosecond_clock(_obj), NULL);
    }
    test_deinit(_obj);
}

static void test_deinit(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
    _DML_execute_immediate_afters_now(_obj, _dev->_immediate_after_state);
    _free_table(&_dev->_subsequent_log_ht);
    QFREE(_dev->_immediate_after_state->queue);
    if (likely(!_dev->_immediate_after_state->posted)) {
        MM_FREE(_dev->_immediate_after_state);
    } else {
        _dev->_immediate_after_state->deleted = true;
    }
}

static void test_dealloc(conf_object_t *dev)
{
    MM_FREE(dev);
}

static const _id_info_t _id_infos[34] UNUSED = {
    {"dev", NULL, 0, 1},
    {"a.bank_instrumentation_subscribe", NULL, 0, 2},
    {"a.flag", NULL, 0, 3},
    {"a.instrumentation_order", NULL, 0, 4},
    {"a.int_register", NULL, 0, 5},
    {"a.io_memory", NULL, 0, 6},
    {"a.register_view", NULL, 0, 7},
    {"a.register_view_catalog", NULL, 0, 8},
    {"a", NULL, 0, 9},
    {"alttest", NULL, 0, 10},
    {"b.bank_instrumentation_subscribe", NULL, 0, 11},
    {"b.flag", NULL, 0, 12},
    {"b.instrumentation_order", NULL, 0, 13},
    {"b.int_register", NULL, 0, 14},
    {"b.io_memory", NULL, 0, 15},
    {"b.register_view", NULL, 0, 16},
    {"b.register_view_catalog", NULL, 0, 17},
    {"b", NULL, 0, 18},
    {"c[%u].bank_instrumentation_subscribe", (const uint32 []) {2}, 1, 19},
    {"c[%u].flag", (const uint32 []) {2}, 1, 20},
    {"c[%u].instrumentation_order", (const uint32 []) {2}, 1, 21},
    {"c[%u].int_register", (const uint32 []) {2}, 1, 22},
    {"c[%u].io_memory", (const uint32 []) {2}, 1, 23},
    {"c[%u].register_view", (const uint32 []) {2}, 1, 24},
    {"c[%u].register_view_catalog", (const uint32 []) {2}, 1, 25},
    {"c[%u]", (const uint32 []) {2}, 1, 26},
    {"d[%u].bank_instrumentation_subscribe", (const uint32 []) {2}, 1, 27},
    {"d[%u].flag", (const uint32 []) {2}, 1, 28},
    {"d[%u].instrumentation_order", (const uint32 []) {2}, 1, 29},
    {"d[%u].int_register", (const uint32 []) {2}, 1, 30},
    {"d[%u].io_memory", (const uint32 []) {2}, 1, 31},
    {"d[%u].register_view", (const uint32 []) {2}, 1, 32},
    {"d[%u].register_view_catalog", (const uint32 []) {2}, 1, 33},
    {"d[%u]", (const uint32 []) {2}, 1, 34}
};
static ht_str_table_t _id_info_ht UNUSED = HT_STR_NULL(false);
static void * const _object_vtables[34] UNUSED = {(&_tr__dev__object), (&_tr_a_bank_instrumentation_subscribe__object), (&_tr_a_flag__object), (&_tr_a_instrumentation_order__object), (&_tr_a_int_register__object), (&_tr_a_io_memory__object), (&_tr_a_register_view__object), (&_tr_a_register_view_catalog__object), (&_tr_a__object), (&_tr_alttest__object), (&_tr_b_bank_instrumentation_subscribe__object), (&_tr_b_flag__object), (&_tr_b_instrumentation_order__object), (&_tr_b_int_register__object), (&_tr_b_io_memory__object), (&_tr_b_register_view__object), (&_tr_b_register_view_catalog__object), (&_tr_b__object), (&_tr_c_bank_instrumentation_subscribe__object), (&_tr_c_flag__object), (&_tr_c_instrumentation_order__object), (&_tr_c_int_register__object), (&_tr_c_io_memory__object), (&_tr_c_register_view__object), (&_tr_c_register_view_catalog__object), (&_tr_c__object), (&_tr_d_bank_instrumentation_subscribe__object), (&_tr_d_flag__object), (&_tr_d_instrumentation_order__object), (&_tr_d_int_register__object), (&_tr_d_io_memory__object), (&_tr_d_register_view__object), (&_tr_d_register_view_catalog__object), (&_tr_d__object)};
static void _startup_calls(void)
{
}
static void _init_data_objs(test_t *_dev)
{
    #line 274 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->_has_state_callbacks = 0;
    #line 3723 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    #line 273 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->_issuing_state_callbacks = 0;
    #line 3726 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
}

void
hard_reset_test(test_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;

    if (_DML_M_hard_reset(_dev))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

void
soft_reset_test(test_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;

    if (_DML_M_soft_reset(_dev))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

/* init */
static bool _DML_M_init(test_t *_dev)
#line 247 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_a__init(_dev))
    #line 250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__init(_dev))
    #line 250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai0_0;
        #line 249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai0_0 = 0; (_ai0_0) < 2; ({
            #line 249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai0_0;
            #line 249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_c__init(_dev, _ai0_0))
        #line 250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 3772 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    }
    #line 249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai0_0;
        #line 249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai0_0 = 0; (_ai0_0) < 2; ({
            #line 249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai0_0;
            #line 249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_d__init(_dev, _ai0_0))
        #line 250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 3787 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    }
    #line 251 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 251 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3793 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i].init */
static bool _DML_M_d__init(test_t *_dev, uint32 _idx0)
#line 432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3803 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i].init */
static bool _DML_M_c__init(test_t *_dev, uint32 _idx0)
#line 432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3813 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b.init */
static bool _DML_M_b__init(test_t *_dev)
#line 432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3823 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a.init */
static bool _DML_M_a__init(test_t *_dev)
#line 432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3833 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i].register_view_catalog.register_offsets */
static bool _DML_M_d__register_view_catalog__register_offsets(test_t *_dev, uint32 _idx0, attr_value_t *ret)
#line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v369_ret UNUSED ;
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v369_ret, 0, sizeof(attr_value_t ));
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v370_table_size UNUSED  = 0;
        {
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v371__ret_num UNUSED  = 0;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_d__register_view__number_of_registers(_dev, _idx0, &v371__ret_num))
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v370_table_size = v371__ret_num;
            #line 3855 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
        }
        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v369_ret = SIM_alloc_attr_list(v370_table_size);
        int v370_i UNUSED  = 0;
        for (v370_i = 0; v370_i < v370_table_size; (v370_i)++)
        #line 1143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v372_full_info UNUSED ;
            #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v373__ret_info UNUSED ;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v373__ret_info, 0, sizeof(attr_value_t ));
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_d__register_view__register_info(_dev, _idx0, v370_i, &v373__ret_info))
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v372_full_info = v373__ret_info;
                #line 3876 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
            }
            #line 1148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v369_ret, v370_i, SIM_attr_copy(SIM_attr_list_item(v372_full_info, 3)));
            SIM_attr_free(&v372_full_info);
        }
    }
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v369_ret;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3889 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i].register_view_catalog.register_names */
static bool _DML_M_d__register_view_catalog__register_names(test_t *_dev, uint32 _idx0, attr_value_t *ret)
#line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v374_ret UNUSED ;
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v374_ret, 0, sizeof(attr_value_t ));
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v375_table_size UNUSED  = 0;
        {
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v376__ret_num UNUSED  = 0;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_d__register_view__number_of_registers(_dev, _idx0, &v376__ret_num))
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v375_table_size = v376__ret_num;
            #line 3911 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
        }
        #line 1127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v374_ret = SIM_alloc_attr_list(v375_table_size);
        int v375_i UNUSED  = 0;
        for (v375_i = 0; v375_i < v375_table_size; (v375_i)++)
        #line 1129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v377_full_info UNUSED ;
            #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v378__ret_info UNUSED ;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v378__ret_info, 0, sizeof(attr_value_t ));
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_d__register_view__register_info(_dev, _idx0, v375_i, &v378__ret_info))
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v377_full_info = v378__ret_info;
                #line 3932 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
            }
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v374_ret, v375_i, SIM_attr_copy(SIM_attr_list_item(v377_full_info, 0)));
            SIM_attr_free(&v377_full_info);
        }
    }
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v374_ret;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3945 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i].register_view.set_register_value */
static bool _DML_M_d__register_view__set_register_value(test_t *_dev, uint32 _idx0, uint32 reg, uint64 val)
#line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v380_args UNUSED ;
        #line 1106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v380_args, 0, sizeof(attr_value_t ));
        #line 1116 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v380_args = SIM_make_attr_list(8, SIM_make_attr_string("test"), SIM_make_attr_string("d"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "d[%u]", (int)_idx0)), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1), SIM_make_attr_uint64(val));
        #line 1118 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        VT_call_python_module_function("register_view", "set_register_value", &v380_args);
        #line 1120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_attr_free(&v380_args);
    }
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3967 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i].register_view.register_info */
static bool _DML_M_d__register_view__register_info(test_t *_dev, uint32 _idx0, uint32 reg, attr_value_t *info)
#line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v381_info UNUSED ;
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v381_info, 0, sizeof(attr_value_t ));
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v382_args UNUSED ;
        #line 1073 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v382_args, 0, sizeof(attr_value_t ));
        #line 1078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v382_args = SIM_make_attr_list(3, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "d[%u]", (int)_idx0)), SIM_make_attr_uint64(reg));
        #line 1082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v381_info = VT_call_python_module_function("register_view", "register_info", &v382_args);
        SIM_attr_free(&v382_args);
    }
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *info = v381_info;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3994 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i].register_view.number_of_registers */
static bool _DML_M_d__register_view__number_of_registers(test_t *_dev, uint32 _idx0, uint32 *num)
#line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint32 v383_num UNUSED  = 0;
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v384_args UNUSED ;
        #line 1057 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v384_args, 0, sizeof(attr_value_t ));
        #line 1061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v384_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "d[%u]", (int)_idx0)));
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v384_ret UNUSED ;
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v384_ret, 0, sizeof(attr_value_t ));
        #line 1066 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v384_ret = VT_call_python_module_function("register_view", "number_of_registers", &v384_args);
        SIM_attr_free(&v384_args);
        #line 1069 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v383_num = SIM_attr_integer(v384_ret);
        SIM_attr_free(&v384_ret);
    }
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *num = v383_num;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4026 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i].register_view.get_register_value */
static bool _DML_M_d__register_view__get_register_value(test_t *_dev, uint32 _idx0, uint32 reg, uint64 *val)
#line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v385_val UNUSED  = 0;
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v386_args UNUSED ;
        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v386_args, 0, sizeof(attr_value_t ));
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v386_args = SIM_make_attr_list(7, SIM_make_attr_string("test"), SIM_make_attr_string("d"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "d[%u]", (int)_idx0)), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1));
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v386_ret UNUSED ;
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v386_ret, 0, sizeof(attr_value_t ));
        #line 1099 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v386_ret = VT_call_python_module_function("register_view", "get_register_value", &v386_args);
        SIM_attr_free(&v386_args);
        #line 1102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v385_val = SIM_attr_integer(v386_ret);
        SIM_attr_free(&v386_ret);
    }
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *val = v385_val;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4058 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i].register_view.description */
static bool _DML_M_d__register_view__description(test_t *_dev, uint32 _idx0, char const **desc)
#line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char const *v387_desc UNUSED  = NULL;
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v388_args UNUSED ;
        #line 1027 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v388_args, 0, sizeof(attr_value_t ));
        #line 1031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v388_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "d[%u]", (int)_idx0)));
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v388_ret UNUSED ;
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v388_ret, 0, sizeof(attr_value_t ));
        #line 1036 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v388_ret = VT_call_python_module_function("register_view", "description", &v388_args);
        SIM_attr_free(&v388_args);
        v387_desc = SIM_attr_string(v388_ret);
    }
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *desc = v387_desc;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4088 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i].register_view.big_endian_bitorder */
static bool _DML_M_d__register_view__big_endian_bitorder(test_t *_dev, uint32 _idx0, bool *big_endian)
#line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v389_big_endian UNUSED  = 0;
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v390_args UNUSED ;
        #line 1041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v390_args, 0, sizeof(attr_value_t ));
        #line 1045 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v390_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "d[%u]", (int)_idx0)));
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v390_ret UNUSED ;
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v390_ret, 0, sizeof(attr_value_t ));
        #line 1050 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v390_ret = VT_call_python_module_function("register_view", "big_endian_bitorder", &v390_args);
        SIM_attr_free(&v390_args);
        #line 1053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v389_big_endian = SIM_attr_boolean(v390_ret);
        SIM_attr_free(&v390_ret);
    }
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *big_endian = v389_big_endian;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4120 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i].io_memory.operation */
static bool _DML_M_d__io_memory__operation(test_t *_dev, uint32 _idx0, generic_transaction_t *mem_op, map_info_t map_info, exception_type_t *ex)
#line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    exception_type_t v391_ex UNUSED  = 0;
    v391_ex = 0x401;
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_d__access(_dev, _idx0, mem_op, SIM_get_mem_op_physical_address(mem_op) - map_info.base + map_info.start, SIM_get_mem_op_size(mem_op)))
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    goto throw6;
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (false) throw6:
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v391_ex = 0x407;
    *ex = v391_ex;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4142 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i].access */
static bool _DML_M_d__access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 449 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (size > 8)
    #line 450 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        SIM_LOG_ERROR(_dev->d._obj[_idx0], 0, "Oversized access to %s", "d");
        return 1;
    }
    if (SIM_mem_op_is_read(memop))
    {
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v398_memop UNUSED  = memop;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v398_offset UNUSED  = offset;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v398_size UNUSED  = size;
        #line 487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            bool v399_success UNUSED  = 0;
            uint64 v399_val UNUSED  = 0;
            {
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v400__ret_success UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v400__ret_readvalue UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_d__read_access(_dev, _idx0, v398_memop, v398_offset, v398_size, &v400__ret_success, &v400__ret_readvalue))
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v399_success = v400__ret_success;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v399_val = v400__ret_readvalue;
                #line 4179 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
            }
            #line 491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v399_success)
            {
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v402_success UNUSED  = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v402_value UNUSED  = 0;
                #line 619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v402_success = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v399_success = v402_success;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v399_val = v402_value;
                #line 492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 494 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v399_success)
            {
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v405_memop UNUSED  = v398_memop;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v405_offset UNUSED  = v398_offset;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v405_size UNUSED  = v398_size;
                #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->d._obj[_idx0], 0, "Missed in bank %s", "d");
                #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                _DML_M_d__log_miss(_dev, _idx0, v405_memop, v405_offset, v405_size);
                return 1;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            else
            {
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v410_memop UNUSED  = v398_memop;
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v410_val UNUSED  = v399_val;
                #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v412_memop UNUSED  = v410_memop;
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint64 v412_value UNUSED  = v410_val;
                    #line 478 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_set_mem_op_value_le(v412_memop, v412_value);
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 499 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    else
    #line 456 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v414_writeval UNUSED  = 0;
        {
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v415_memop UNUSED  = memop;
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v415_writeval UNUSED  = 0;
            #line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v415_writeval = SIM_get_mem_op_value_le(v415_memop);
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v414_writeval = v415_writeval;
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        {
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v417_memop UNUSED  = memop;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v417_offset UNUSED  = offset;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v417_size UNUSED  = size;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v417_value UNUSED  = v414_writeval;
            #line 624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                bool v418_success UNUSED  = 0;
                {
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v419__ret_success UNUSED  = 0;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (_DML_M_d__write_access(_dev, _idx0, v417_memop, v417_offset, v417_size, v417_value, &v419__ret_success))
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    return 1;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v418_success = v419__ret_success;
                    #line 4270 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
                }
                #line 627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v418_success)
                {
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v421_success UNUSED  = 0;
                    #line 727 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v421_success = 0;
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v418_success = v421_success;
                    #line 628 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v418_success)
                {
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v424_memop UNUSED  = v417_memop;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v424_offset UNUSED  = v417_offset;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v424_size UNUSED  = v417_size;
                    #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_LOG_INFO(4, _dev->d._obj[_idx0], 0, "Missed in bank %s", "d");
                    #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _DML_M_d__log_miss(_dev, _idx0, v424_memop, v424_offset, v424_size);
                    return 1;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                else
                {
                    #line 633 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
    }
    return 0;
    #line 461 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4311 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i].write_access */
static bool _DML_M_d__write_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue, bool *success)
#line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v431_success UNUSED  = 0;
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v432_bank_obj UNUSED  = NULL;
        v432_bank_obj = _DML_M_d___non_anonymous_bank_obj(_dev, _idx0);
        #line 648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v432_suppress UNUSED  = 0;
        conf_object_t *v432_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!SIM_get_mem_op_inquiry(memop))
        #line 653 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _callback_before_write(v432_bank_obj, v432_ini, &offset, size, &writevalue, &v432_suppress, &_dev->d._connections[_idx0], &_dev->d._before_write_callbacks[_idx0]);
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (v432_suppress)
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            v431_success = 1;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(v432_bank_obj, v432_ini, &offset, size, &v431_success, &_dev->d._connections[_idx0], &_dev->d._after_write_callbacks[_idx0]);
            #line 661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit52;
        }
        #line 664 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            uint8 v437_accessed_size UNUSED  = 0;
            {
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v438__ret_access_size UNUSED  = 0;
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_d___write_one_reg(_dev, _idx0, memop, offset, size, writevalue, &v438__ret_access_size))
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v437_accessed_size = v438__ret_access_size;
                #line 4352 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
            }
            #line 668 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v431_success = v437_accessed_size == size;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 671 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(v432_bank_obj, v432_ini, &offset, size, &v431_success, &_dev->d._connections[_idx0], &_dev->d._after_write_callbacks[_idx0]);
            #line 673 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit52: ;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v431_success;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4371 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i]._write_one_reg */
static bool _DML_M_d___write_one_reg(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, uint64 offset, int64 size, uint64 write_value, uint8 *access_size)
#line 712 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 4377 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    bool v441_success UNUSED  = 0;
    v441_success = _DML_M_d___unmapped_write_access(_dev, (uint32 )(_idx0), memop, (uint64 )(offset), (uint64 )(size), (uint64 )(write_value));
    *access_size = (uint8 )(v441_success ? (size) : 0LL);
    return 0;
    #line 716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4384 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i]._unmapped_write_access */
static bool _DML_M_d___unmapped_write_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue)
#line 755 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 751 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 756 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 0;
    return success;
    #line 757 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4397 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i]._non_anonymous_bank_obj */
static conf_object_t *_DML_M_d___non_anonymous_bank_obj(test_t *_dev, uint32 _idx0)
#line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    conf_object_t *bank_obj UNUSED  = NULL;
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_dev->d._cached_bank_obj[_idx0] == (NULL))
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        char v448_name[(uint64 )_dml_strlen(__qname(&_dev->_qname_cache, "d[%u]", (int)_idx0)) + 6] UNUSED ;
        #line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v448_name, 0, sizeof(char [(uint64 )_dml_strlen(__qname(&_dev->_qname_cache, "d[%u]", (int)_idx0)) + 6]));
        _dml_strcpy(v448_name, "bank.");
        _dml_strcpy(v448_name + 5, __qname(&_dev->_qname_cache, "d[%u]", (int)_idx0));
        _dev->d._cached_bank_obj[_idx0] = SIM_object_descendant(&_dev->obj, v448_name);
    }
    bank_obj = _dev->d._cached_bank_obj[_idx0];
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4421 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i].log_miss */
static void  _DML_M_d__log_miss(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 774 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (SIM_get_mem_op_inquiry(memop))
    goto exit55;
    if (SIM_mem_op_is_read(memop))
    SIM_LOG_SPEC_VIOLATION(1, _dev->d._obj[_idx0], Register_Read, "%lld byte read access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in d", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 783 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    else
    SIM_LOG_SPEC_VIOLATION(1, _dev->d._obj[_idx0], Register_Write, "%lld byte write access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in d", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit55: ;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4440 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i].read_access */
static bool _DML_M_d__read_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, bool *success, uint64 *readvalue)
#line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v451_success UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v451_readvalue UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v452_bank_obj UNUSED  = NULL;
        v452_bank_obj = _DML_M_d___non_anonymous_bank_obj(_dev, _idx0);
        #line 526 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v452_inquiry UNUSED  = SIM_get_mem_op_inquiry(memop);
        bool v452_inquiry_override UNUSED  = 0;
        conf_object_t *v452_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!v452_inquiry)
        #line 529 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 532 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_before_read(v452_bank_obj, v452_ini, &v452_inquiry_override, &offset, size, &_dev->d._connections[_idx0], &_dev->d._before_read_callbacks[_idx0]);
            if (v452_inquiry_override)
            #line 533 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 535 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_set_mem_op_inquiry(memop, 1);
                v452_inquiry = 1;
            }
        }
        {
            uint8 v456_accessed_size UNUSED  = 0;
            {
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v457__ret_consumed_size UNUSED  = 0;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v457__ret_readvalue UNUSED  = 0;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_d___read_one_reg(_dev, _idx0, memop, offset, size, &v457__ret_consumed_size, &v457__ret_readvalue))
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v456_accessed_size = v457__ret_consumed_size;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v451_readvalue = v457__ret_readvalue;
                #line 4486 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
            }
            #line 543 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v451_success = v456_accessed_size == size;
            if (!v452_inquiry || v452_inquiry_override)
            #line 547 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_read(v452_bank_obj, v452_ini, &offset, size, &v451_readvalue, &v451_success, &_dev->d._connections[_idx0], &_dev->d._after_read_callbacks[_idx0]);
            #line 549 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (v452_inquiry_override)
            SIM_set_mem_op_inquiry(memop, 0);
            #line 552 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit56;
        }
        #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit56: ;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v451_success;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *readvalue = v451_readvalue;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4511 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i]._read_one_reg */
static bool _DML_M_d___read_one_reg(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, uint64 offset, int64 access_size, uint8 *consumed_size, uint64 *readvalue)
#line 605 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 4517 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    bool v461_success UNUSED  = 0;
    {
        uint64 v462__ret_readvalue UNUSED  = 0LL;
        v461_success = _DML_M_d___unmapped_read_access(_dev, (uint32 )(_idx0), memop, (uint64 )(offset), (uint64 )(access_size), &v462__ret_readvalue);
        *readvalue = v462__ret_readvalue;
    }
    *consumed_size = (uint8 )(v461_success ? (access_size) : 0LL);
    return 0;
    #line 609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4528 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i]._unmapped_read_access */
static bool _DML_M_d___unmapped_read_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 *readvalue)
#line 734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        *(readvalue) = 0;
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 746 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 0;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return success;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4548 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i].int_register.write */
static bool _DML_M_d__int_register__write(test_t *_dev, uint32 _idx0, int num, uint64 val)
#line 916 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 4554 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    return 0;
    #line 924 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4558 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i].int_register.register_info */
static bool _DML_M_d__int_register__register_info(test_t *_dev, uint32 _idx0, int reg, ireg_info_t reqinfo, int *info)
#line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    int v466_info UNUSED  = 0;
    v466_info = 0;
    *info = v466_info;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4572 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i].int_register.read */
static bool _DML_M_d__int_register__read(test_t *_dev, uint32 _idx0, int num, uint64 *val)
#line 905 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 4578 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    *val = 0ULL;
    return 0;
    #line 914 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4583 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i].int_register.get_number */
static bool _DML_M_d__int_register__get_number(test_t *_dev, uint32 _idx0, char const *name, int *num)
#line 893 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 4589 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    *num = (int32 )-1LL;
    return 0;
    #line 897 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4594 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i].int_register.get_name */
static bool _DML_M_d__int_register__get_name(test_t *_dev, uint32 _idx0, int num, char const **name)
#line 899 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 4600 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    *name = NULL;
    return 0;
    #line 903 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4605 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i].int_register.all_registers */
static bool _DML_M_d__int_register__all_registers(test_t *_dev, uint32 _idx0, attr_value_t *vals)
#line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v468_vals UNUSED ;
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v468_vals, 0, sizeof(attr_value_t ));
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int v469_count UNUSED  = 0;
        #line 933 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v468_vals = SIM_alloc_attr_list(v469_count);
        v469_count = 0;
        #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *vals = v468_vals;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4630 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i].instrumentation_order.move_before */
static bool _DML_M_d__instrumentation_order__move_before(test_t *_dev, uint32 _idx0, conf_object_t *connection, conf_object_t *before, bool *success)
#line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v470_success UNUSED  = 0;
    v470_success = _move_before(connection, before, &_dev->d._connections[_idx0]);
    *success = v470_success;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4644 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i].instrumentation_order.get_connections */
static bool _DML_M_d__instrumentation_order__get_connections(test_t *_dev, uint32 _idx0, attr_value_t *connections)
#line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v472_connections UNUSED ;
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v472_connections, 0, sizeof(attr_value_t ));
    v472_connections = _get_connections(&_dev->d._connections[_idx0]);
    *connections = v472_connections;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4660 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i].bank_instrumentation_subscribe.remove_connection_callbacks */
static bool _DML_M_d__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 1002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_M_d___non_anonymous_bank_obj(_dev, _idx0), connection, &_dev->d._connections[_idx0]);
    return 0;
    #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4671 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i].bank_instrumentation_subscribe.remove_callback */
static bool _DML_M_d__bank_instrumentation_subscribe__remove_callback(test_t *_dev, uint32 _idx0, bank_callback_handle_t callback)
#line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 999 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->d._connections[_idx0], &_dev->d._before_read_callbacks[_idx0], &_dev->d._after_read_callbacks[_idx0], &_dev->d._before_write_callbacks[_idx0], &_dev->d._after_write_callbacks[_idx0]);
    return 0;
    #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4682 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i].bank_instrumentation_subscribe.register_before_write */
static bool _DML_M_d__bank_instrumentation_subscribe__register_before_write(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data, bank_callback_handle_t *handle)
#line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v478_handle UNUSED  = 0;
    #line 981 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v478_handle = _register_before_write(_DML_M_d___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, before_write, user_data, &_dev->d._connections[_idx0], &_dev->d._before_write_callbacks[_idx0]);
    *handle = v478_handle;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4697 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i].bank_instrumentation_subscribe.register_before_read */
static bool _DML_M_d__bank_instrumentation_subscribe__register_before_read(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data, bank_callback_handle_t *handle)
#line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v480_handle UNUSED  = 0;
    #line 958 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v480_handle = _register_before_read(_DML_M_d___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, before_read, user_data, &_dev->d._connections[_idx0], &_dev->d._before_read_callbacks[_idx0]);
    *handle = v480_handle;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4712 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i].bank_instrumentation_subscribe.register_after_write */
static bool _DML_M_d__bank_instrumentation_subscribe__register_after_write(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data, bank_callback_handle_t *handle)
#line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v482_handle UNUSED  = 0;
    #line 992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v482_handle = _register_after_write(_DML_M_d___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, after_write, user_data, &_dev->d._connections[_idx0], &_dev->d._after_write_callbacks[_idx0]);
    *handle = v482_handle;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4727 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i].bank_instrumentation_subscribe.register_after_read */
static bool _DML_M_d__bank_instrumentation_subscribe__register_after_read(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data, bank_callback_handle_t *handle)
#line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v484_handle UNUSED  = 0;
    #line 969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v484_handle = _register_after_read(_DML_M_d___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, after_read, user_data, &_dev->d._connections[_idx0], &_dev->d._after_read_callbacks[_idx0]);
    *handle = v484_handle;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4742 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i].bank_instrumentation_subscribe.enable_connection_callbacks */
static bool _DML_M_d__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 1006 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->d._connections[_idx0]);
    return 0;
    #line 1008 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4752 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i].bank_instrumentation_subscribe.disable_connection_callbacks */
static bool _DML_M_d__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->d._connections[_idx0]);
    return 0;
    #line 1011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4762 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i].register_view_catalog.register_offsets */
static bool _DML_M_c__register_view_catalog__register_offsets(test_t *_dev, uint32 _idx0, attr_value_t *ret)
#line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v490_ret UNUSED ;
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v490_ret, 0, sizeof(attr_value_t ));
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v491_table_size UNUSED  = 0;
        {
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v492__ret_num UNUSED  = 0;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_c__register_view__number_of_registers(_dev, _idx0, &v492__ret_num))
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v491_table_size = v492__ret_num;
            #line 4784 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
        }
        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v490_ret = SIM_alloc_attr_list(v491_table_size);
        int v491_i UNUSED  = 0;
        for (v491_i = 0; v491_i < v491_table_size; (v491_i)++)
        #line 1143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v493_full_info UNUSED ;
            #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v494__ret_info UNUSED ;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v494__ret_info, 0, sizeof(attr_value_t ));
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_c__register_view__register_info(_dev, _idx0, v491_i, &v494__ret_info))
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v493_full_info = v494__ret_info;
                #line 4805 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
            }
            #line 1148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v490_ret, v491_i, SIM_attr_copy(SIM_attr_list_item(v493_full_info, 3)));
            SIM_attr_free(&v493_full_info);
        }
    }
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v490_ret;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4818 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i].register_view_catalog.register_names */
static bool _DML_M_c__register_view_catalog__register_names(test_t *_dev, uint32 _idx0, attr_value_t *ret)
#line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v495_ret UNUSED ;
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v495_ret, 0, sizeof(attr_value_t ));
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v496_table_size UNUSED  = 0;
        {
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v497__ret_num UNUSED  = 0;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_c__register_view__number_of_registers(_dev, _idx0, &v497__ret_num))
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v496_table_size = v497__ret_num;
            #line 4840 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
        }
        #line 1127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v495_ret = SIM_alloc_attr_list(v496_table_size);
        int v496_i UNUSED  = 0;
        for (v496_i = 0; v496_i < v496_table_size; (v496_i)++)
        #line 1129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v498_full_info UNUSED ;
            #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v499__ret_info UNUSED ;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v499__ret_info, 0, sizeof(attr_value_t ));
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_c__register_view__register_info(_dev, _idx0, v496_i, &v499__ret_info))
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v498_full_info = v499__ret_info;
                #line 4861 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
            }
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v495_ret, v496_i, SIM_attr_copy(SIM_attr_list_item(v498_full_info, 0)));
            SIM_attr_free(&v498_full_info);
        }
    }
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v495_ret;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4874 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i].register_view.set_register_value */
static bool _DML_M_c__register_view__set_register_value(test_t *_dev, uint32 _idx0, uint32 reg, uint64 val)
#line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v501_args UNUSED ;
        #line 1106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v501_args, 0, sizeof(attr_value_t ));
        #line 1116 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v501_args = SIM_make_attr_list(8, SIM_make_attr_string("test"), SIM_make_attr_string("c"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "c[%u]", (int)_idx0)), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1), SIM_make_attr_uint64(val));
        #line 1118 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        VT_call_python_module_function("register_view", "set_register_value", &v501_args);
        #line 1120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_attr_free(&v501_args);
    }
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4896 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i].register_view.register_info */
static bool _DML_M_c__register_view__register_info(test_t *_dev, uint32 _idx0, uint32 reg, attr_value_t *info)
#line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v502_info UNUSED ;
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v502_info, 0, sizeof(attr_value_t ));
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v503_args UNUSED ;
        #line 1073 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v503_args, 0, sizeof(attr_value_t ));
        #line 1078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v503_args = SIM_make_attr_list(3, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "c[%u]", (int)_idx0)), SIM_make_attr_uint64(reg));
        #line 1082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v502_info = VT_call_python_module_function("register_view", "register_info", &v503_args);
        SIM_attr_free(&v503_args);
    }
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *info = v502_info;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4923 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i].register_view.number_of_registers */
static bool _DML_M_c__register_view__number_of_registers(test_t *_dev, uint32 _idx0, uint32 *num)
#line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint32 v504_num UNUSED  = 0;
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v505_args UNUSED ;
        #line 1057 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v505_args, 0, sizeof(attr_value_t ));
        #line 1061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v505_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "c[%u]", (int)_idx0)));
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v505_ret UNUSED ;
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v505_ret, 0, sizeof(attr_value_t ));
        #line 1066 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v505_ret = VT_call_python_module_function("register_view", "number_of_registers", &v505_args);
        SIM_attr_free(&v505_args);
        #line 1069 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v504_num = SIM_attr_integer(v505_ret);
        SIM_attr_free(&v505_ret);
    }
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *num = v504_num;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4955 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i].register_view.get_register_value */
static bool _DML_M_c__register_view__get_register_value(test_t *_dev, uint32 _idx0, uint32 reg, uint64 *val)
#line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v506_val UNUSED  = 0;
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v507_args UNUSED ;
        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v507_args, 0, sizeof(attr_value_t ));
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v507_args = SIM_make_attr_list(7, SIM_make_attr_string("test"), SIM_make_attr_string("c"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "c[%u]", (int)_idx0)), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1));
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v507_ret UNUSED ;
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v507_ret, 0, sizeof(attr_value_t ));
        #line 1099 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v507_ret = VT_call_python_module_function("register_view", "get_register_value", &v507_args);
        SIM_attr_free(&v507_args);
        #line 1102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v506_val = SIM_attr_integer(v507_ret);
        SIM_attr_free(&v507_ret);
    }
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *val = v506_val;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4987 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i].register_view.description */
static bool _DML_M_c__register_view__description(test_t *_dev, uint32 _idx0, char const **desc)
#line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char const *v508_desc UNUSED  = NULL;
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v509_args UNUSED ;
        #line 1027 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v509_args, 0, sizeof(attr_value_t ));
        #line 1031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v509_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "c[%u]", (int)_idx0)));
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v509_ret UNUSED ;
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v509_ret, 0, sizeof(attr_value_t ));
        #line 1036 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v509_ret = VT_call_python_module_function("register_view", "description", &v509_args);
        SIM_attr_free(&v509_args);
        v508_desc = SIM_attr_string(v509_ret);
    }
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *desc = v508_desc;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 5017 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i].register_view.big_endian_bitorder */
static bool _DML_M_c__register_view__big_endian_bitorder(test_t *_dev, uint32 _idx0, bool *big_endian)
#line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v510_big_endian UNUSED  = 0;
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v511_args UNUSED ;
        #line 1041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v511_args, 0, sizeof(attr_value_t ));
        #line 1045 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v511_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "c[%u]", (int)_idx0)));
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v511_ret UNUSED ;
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v511_ret, 0, sizeof(attr_value_t ));
        #line 1050 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v511_ret = VT_call_python_module_function("register_view", "big_endian_bitorder", &v511_args);
        SIM_attr_free(&v511_args);
        #line 1053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v510_big_endian = SIM_attr_boolean(v511_ret);
        SIM_attr_free(&v511_ret);
    }
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *big_endian = v510_big_endian;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 5049 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i].io_memory.operation */
static bool _DML_M_c__io_memory__operation(test_t *_dev, uint32 _idx0, generic_transaction_t *mem_op, map_info_t map_info, exception_type_t *ex)
#line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    exception_type_t v512_ex UNUSED  = 0;
    v512_ex = 0x401;
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_c__access(_dev, _idx0, mem_op, SIM_get_mem_op_physical_address(mem_op) - map_info.base + map_info.start, SIM_get_mem_op_size(mem_op)))
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    goto throw7;
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (false) throw7:
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v512_ex = 0x407;
    *ex = v512_ex;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 5071 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i].access */
static bool _DML_M_c__access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 449 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (size > 8)
    #line 450 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        SIM_LOG_ERROR(_dev->c._obj[_idx0], 0, "Oversized access to %s", "c");
        return 1;
    }
    if (SIM_mem_op_is_read(memop))
    {
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v519_memop UNUSED  = memop;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v519_offset UNUSED  = offset;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v519_size UNUSED  = size;
        #line 487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            bool v520_success UNUSED  = 0;
            uint64 v520_val UNUSED  = 0;
            {
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v521__ret_success UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v521__ret_readvalue UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_c__read_access(_dev, _idx0, v519_memop, v519_offset, v519_size, &v521__ret_success, &v521__ret_readvalue))
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v520_success = v521__ret_success;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v520_val = v521__ret_readvalue;
                #line 5108 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
            }
            #line 491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v520_success)
            {
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v523_success UNUSED  = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v523_value UNUSED  = 0;
                #line 619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v523_success = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v520_success = v523_success;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v520_val = v523_value;
                #line 492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 494 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v520_success)
            {
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v526_memop UNUSED  = v519_memop;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v526_offset UNUSED  = v519_offset;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v526_size UNUSED  = v519_size;
                #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->c._obj[_idx0], 0, "Missed in bank %s", "c");
                #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                _DML_M_c__log_miss(_dev, _idx0, v526_memop, v526_offset, v526_size);
                return 1;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            else
            {
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v531_memop UNUSED  = v519_memop;
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v531_val UNUSED  = v520_val;
                #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v533_memop UNUSED  = v531_memop;
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint64 v533_value UNUSED  = v531_val;
                    #line 478 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_set_mem_op_value_le(v533_memop, v533_value);
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 499 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    else
    #line 456 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v535_writeval UNUSED  = 0;
        {
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v536_memop UNUSED  = memop;
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v536_writeval UNUSED  = 0;
            #line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v536_writeval = SIM_get_mem_op_value_le(v536_memop);
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v535_writeval = v536_writeval;
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        {
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v538_memop UNUSED  = memop;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v538_offset UNUSED  = offset;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v538_size UNUSED  = size;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v538_value UNUSED  = v535_writeval;
            #line 624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                bool v539_success UNUSED  = 0;
                {
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v540__ret_success UNUSED  = 0;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (_DML_M_c__write_access(_dev, _idx0, v538_memop, v538_offset, v538_size, v538_value, &v540__ret_success))
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    return 1;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v539_success = v540__ret_success;
                    #line 5199 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
                }
                #line 627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v539_success)
                {
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v542_success UNUSED  = 0;
                    #line 727 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v542_success = 0;
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v539_success = v542_success;
                    #line 628 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v539_success)
                {
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v545_memop UNUSED  = v538_memop;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v545_offset UNUSED  = v538_offset;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v545_size UNUSED  = v538_size;
                    #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_LOG_INFO(4, _dev->c._obj[_idx0], 0, "Missed in bank %s", "c");
                    #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _DML_M_c__log_miss(_dev, _idx0, v545_memop, v545_offset, v545_size);
                    return 1;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                else
                {
                    #line 633 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
    }
    return 0;
    #line 461 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 5240 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i].write_access */
static bool _DML_M_c__write_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue, bool *success)
#line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v552_success UNUSED  = 0;
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v553_bank_obj UNUSED  = NULL;
        v553_bank_obj = _DML_M_c___non_anonymous_bank_obj(_dev, _idx0);
        #line 648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v553_suppress UNUSED  = 0;
        conf_object_t *v553_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!SIM_get_mem_op_inquiry(memop))
        #line 653 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _callback_before_write(v553_bank_obj, v553_ini, &offset, size, &writevalue, &v553_suppress, &_dev->c._connections[_idx0], &_dev->c._before_write_callbacks[_idx0]);
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (v553_suppress)
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            v552_success = 1;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(v553_bank_obj, v553_ini, &offset, size, &v552_success, &_dev->c._connections[_idx0], &_dev->c._after_write_callbacks[_idx0]);
            #line 661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit90;
        }
        #line 664 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            uint8 v558_accessed_size UNUSED  = 0;
            {
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v559__ret_access_size UNUSED  = 0;
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_c___write_one_reg(_dev, _idx0, memop, offset, size, writevalue, &v559__ret_access_size))
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v558_accessed_size = v559__ret_access_size;
                #line 5281 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
            }
            #line 668 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v552_success = v558_accessed_size == size;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 671 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(v553_bank_obj, v553_ini, &offset, size, &v552_success, &_dev->c._connections[_idx0], &_dev->c._after_write_callbacks[_idx0]);
            #line 673 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit90: ;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v552_success;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 5300 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i]._write_one_reg */
static bool _DML_M_c___write_one_reg(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, uint64 offset, int64 size, uint64 write_value, uint8 *access_size)
#line 712 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 5306 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    bool v562_success UNUSED  = 0;
    v562_success = _DML_M_c___unmapped_write_access(_dev, (uint32 )(_idx0), memop, (uint64 )(offset), (uint64 )(size), (uint64 )(write_value));
    *access_size = (uint8 )(v562_success ? (size) : 0LL);
    return 0;
    #line 716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 5313 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i]._unmapped_write_access */
static bool _DML_M_c___unmapped_write_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue)
#line 755 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 751 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 756 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 0;
    return success;
    #line 757 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 5326 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i]._non_anonymous_bank_obj */
static conf_object_t *_DML_M_c___non_anonymous_bank_obj(test_t *_dev, uint32 _idx0)
#line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    conf_object_t *bank_obj UNUSED  = NULL;
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_dev->c._cached_bank_obj[_idx0] == (NULL))
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        char v569_name[(uint64 )_dml_strlen(__qname(&_dev->_qname_cache, "c[%u]", (int)_idx0)) + 6] UNUSED ;
        #line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v569_name, 0, sizeof(char [(uint64 )_dml_strlen(__qname(&_dev->_qname_cache, "c[%u]", (int)_idx0)) + 6]));
        _dml_strcpy(v569_name, "bank.");
        _dml_strcpy(v569_name + 5, __qname(&_dev->_qname_cache, "c[%u]", (int)_idx0));
        _dev->c._cached_bank_obj[_idx0] = SIM_object_descendant(&_dev->obj, v569_name);
    }
    bank_obj = _dev->c._cached_bank_obj[_idx0];
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 5350 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i].log_miss */
static void  _DML_M_c__log_miss(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 774 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (SIM_get_mem_op_inquiry(memop))
    goto exit93;
    if (SIM_mem_op_is_read(memop))
    SIM_LOG_SPEC_VIOLATION(1, _dev->c._obj[_idx0], Register_Read, "%lld byte read access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in c", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 783 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    else
    SIM_LOG_SPEC_VIOLATION(1, _dev->c._obj[_idx0], Register_Write, "%lld byte write access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in c", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit93: ;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 5369 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i].read_access */
static bool _DML_M_c__read_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, bool *success, uint64 *readvalue)
#line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v572_success UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v572_readvalue UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v573_bank_obj UNUSED  = NULL;
        v573_bank_obj = _DML_M_c___non_anonymous_bank_obj(_dev, _idx0);
        #line 526 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v573_inquiry UNUSED  = SIM_get_mem_op_inquiry(memop);
        bool v573_inquiry_override UNUSED  = 0;
        conf_object_t *v573_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!v573_inquiry)
        #line 529 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 532 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_before_read(v573_bank_obj, v573_ini, &v573_inquiry_override, &offset, size, &_dev->c._connections[_idx0], &_dev->c._before_read_callbacks[_idx0]);
            if (v573_inquiry_override)
            #line 533 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 535 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_set_mem_op_inquiry(memop, 1);
                v573_inquiry = 1;
            }
        }
        {
            uint8 v577_accessed_size UNUSED  = 0;
            {
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v578__ret_consumed_size UNUSED  = 0;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v578__ret_readvalue UNUSED  = 0;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_c___read_one_reg(_dev, _idx0, memop, offset, size, &v578__ret_consumed_size, &v578__ret_readvalue))
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v577_accessed_size = v578__ret_consumed_size;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v572_readvalue = v578__ret_readvalue;
                #line 5415 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
            }
            #line 543 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v572_success = v577_accessed_size == size;
            if (!v573_inquiry || v573_inquiry_override)
            #line 547 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_read(v573_bank_obj, v573_ini, &offset, size, &v572_readvalue, &v572_success, &_dev->c._connections[_idx0], &_dev->c._after_read_callbacks[_idx0]);
            #line 549 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (v573_inquiry_override)
            SIM_set_mem_op_inquiry(memop, 0);
            #line 552 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit94;
        }
        #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit94: ;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v572_success;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *readvalue = v572_readvalue;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 5440 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i]._read_one_reg */
static bool _DML_M_c___read_one_reg(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, uint64 offset, int64 access_size, uint8 *consumed_size, uint64 *readvalue)
#line 605 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 5446 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    bool v582_success UNUSED  = 0;
    {
        uint64 v583__ret_readvalue UNUSED  = 0LL;
        v582_success = _DML_M_c___unmapped_read_access(_dev, (uint32 )(_idx0), memop, (uint64 )(offset), (uint64 )(access_size), &v583__ret_readvalue);
        *readvalue = v583__ret_readvalue;
    }
    *consumed_size = (uint8 )(v582_success ? (access_size) : 0LL);
    return 0;
    #line 609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 5457 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i]._unmapped_read_access */
static bool _DML_M_c___unmapped_read_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 *readvalue)
#line 734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        *(readvalue) = 0;
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 746 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 0;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return success;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 5477 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i].int_register.write */
static bool _DML_M_c__int_register__write(test_t *_dev, uint32 _idx0, int num, uint64 val)
#line 916 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 5483 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    return 0;
    #line 924 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 5487 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i].int_register.register_info */
static bool _DML_M_c__int_register__register_info(test_t *_dev, uint32 _idx0, int reg, ireg_info_t reqinfo, int *info)
#line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    int v587_info UNUSED  = 0;
    v587_info = 0;
    *info = v587_info;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 5501 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i].int_register.read */
static bool _DML_M_c__int_register__read(test_t *_dev, uint32 _idx0, int num, uint64 *val)
#line 905 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 5507 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    *val = 0ULL;
    return 0;
    #line 914 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 5512 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i].int_register.get_number */
static bool _DML_M_c__int_register__get_number(test_t *_dev, uint32 _idx0, char const *name, int *num)
#line 893 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 5518 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    *num = (int32 )-1LL;
    return 0;
    #line 897 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 5523 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i].int_register.get_name */
static bool _DML_M_c__int_register__get_name(test_t *_dev, uint32 _idx0, int num, char const **name)
#line 899 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 5529 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    *name = NULL;
    return 0;
    #line 903 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 5534 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i].int_register.all_registers */
static bool _DML_M_c__int_register__all_registers(test_t *_dev, uint32 _idx0, attr_value_t *vals)
#line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v589_vals UNUSED ;
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v589_vals, 0, sizeof(attr_value_t ));
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int v590_count UNUSED  = 0;
        #line 933 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v589_vals = SIM_alloc_attr_list(v590_count);
        v590_count = 0;
        #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *vals = v589_vals;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 5559 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i].instrumentation_order.move_before */
static bool _DML_M_c__instrumentation_order__move_before(test_t *_dev, uint32 _idx0, conf_object_t *connection, conf_object_t *before, bool *success)
#line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v591_success UNUSED  = 0;
    v591_success = _move_before(connection, before, &_dev->c._connections[_idx0]);
    *success = v591_success;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 5573 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i].instrumentation_order.get_connections */
static bool _DML_M_c__instrumentation_order__get_connections(test_t *_dev, uint32 _idx0, attr_value_t *connections)
#line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v593_connections UNUSED ;
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v593_connections, 0, sizeof(attr_value_t ));
    v593_connections = _get_connections(&_dev->c._connections[_idx0]);
    *connections = v593_connections;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 5589 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i].bank_instrumentation_subscribe.remove_connection_callbacks */
static bool _DML_M_c__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 1002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_M_c___non_anonymous_bank_obj(_dev, _idx0), connection, &_dev->c._connections[_idx0]);
    return 0;
    #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 5600 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i].bank_instrumentation_subscribe.remove_callback */
static bool _DML_M_c__bank_instrumentation_subscribe__remove_callback(test_t *_dev, uint32 _idx0, bank_callback_handle_t callback)
#line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 999 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->c._connections[_idx0], &_dev->c._before_read_callbacks[_idx0], &_dev->c._after_read_callbacks[_idx0], &_dev->c._before_write_callbacks[_idx0], &_dev->c._after_write_callbacks[_idx0]);
    return 0;
    #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 5611 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i].bank_instrumentation_subscribe.register_before_write */
static bool _DML_M_c__bank_instrumentation_subscribe__register_before_write(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data, bank_callback_handle_t *handle)
#line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v599_handle UNUSED  = 0;
    #line 981 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v599_handle = _register_before_write(_DML_M_c___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, before_write, user_data, &_dev->c._connections[_idx0], &_dev->c._before_write_callbacks[_idx0]);
    *handle = v599_handle;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 5626 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i].bank_instrumentation_subscribe.register_before_read */
static bool _DML_M_c__bank_instrumentation_subscribe__register_before_read(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data, bank_callback_handle_t *handle)
#line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v601_handle UNUSED  = 0;
    #line 958 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v601_handle = _register_before_read(_DML_M_c___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, before_read, user_data, &_dev->c._connections[_idx0], &_dev->c._before_read_callbacks[_idx0]);
    *handle = v601_handle;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 5641 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i].bank_instrumentation_subscribe.register_after_write */
static bool _DML_M_c__bank_instrumentation_subscribe__register_after_write(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data, bank_callback_handle_t *handle)
#line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v603_handle UNUSED  = 0;
    #line 992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v603_handle = _register_after_write(_DML_M_c___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, after_write, user_data, &_dev->c._connections[_idx0], &_dev->c._after_write_callbacks[_idx0]);
    *handle = v603_handle;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 5656 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i].bank_instrumentation_subscribe.register_after_read */
static bool _DML_M_c__bank_instrumentation_subscribe__register_after_read(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data, bank_callback_handle_t *handle)
#line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v605_handle UNUSED  = 0;
    #line 969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v605_handle = _register_after_read(_DML_M_c___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, after_read, user_data, &_dev->c._connections[_idx0], &_dev->c._after_read_callbacks[_idx0]);
    *handle = v605_handle;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 5671 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i].bank_instrumentation_subscribe.enable_connection_callbacks */
static bool _DML_M_c__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 1006 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->c._connections[_idx0]);
    return 0;
    #line 1008 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 5681 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i].bank_instrumentation_subscribe.disable_connection_callbacks */
static bool _DML_M_c__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->c._connections[_idx0]);
    return 0;
    #line 1011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 5691 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b.register_view_catalog.register_offsets */
static bool _DML_M_b__register_view_catalog__register_offsets(test_t *_dev, attr_value_t *ret)
#line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v611_ret UNUSED ;
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v611_ret, 0, sizeof(attr_value_t ));
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v612_table_size UNUSED  = 0;
        {
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v613__ret_num UNUSED  = 0;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b__register_view__number_of_registers(_dev, &v613__ret_num))
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v612_table_size = v613__ret_num;
            #line 5713 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
        }
        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v611_ret = SIM_alloc_attr_list(v612_table_size);
        int v612_i UNUSED  = 0;
        for (v612_i = 0; v612_i < v612_table_size; (v612_i)++)
        #line 1143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v614_full_info UNUSED ;
            #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v615__ret_info UNUSED ;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v615__ret_info, 0, sizeof(attr_value_t ));
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__register_view__register_info(_dev, v612_i, &v615__ret_info))
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v614_full_info = v615__ret_info;
                #line 5734 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
            }
            #line 1148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v611_ret, v612_i, SIM_attr_copy(SIM_attr_list_item(v614_full_info, 3)));
            SIM_attr_free(&v614_full_info);
        }
    }
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v611_ret;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 5747 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b.register_view_catalog.register_names */
static bool _DML_M_b__register_view_catalog__register_names(test_t *_dev, attr_value_t *ret)
#line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v616_ret UNUSED ;
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v616_ret, 0, sizeof(attr_value_t ));
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v617_table_size UNUSED  = 0;
        {
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v618__ret_num UNUSED  = 0;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b__register_view__number_of_registers(_dev, &v618__ret_num))
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v617_table_size = v618__ret_num;
            #line 5769 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
        }
        #line 1127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v616_ret = SIM_alloc_attr_list(v617_table_size);
        int v617_i UNUSED  = 0;
        for (v617_i = 0; v617_i < v617_table_size; (v617_i)++)
        #line 1129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v619_full_info UNUSED ;
            #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v620__ret_info UNUSED ;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v620__ret_info, 0, sizeof(attr_value_t ));
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__register_view__register_info(_dev, v617_i, &v620__ret_info))
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v619_full_info = v620__ret_info;
                #line 5790 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
            }
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v616_ret, v617_i, SIM_attr_copy(SIM_attr_list_item(v619_full_info, 0)));
            SIM_attr_free(&v619_full_info);
        }
    }
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v616_ret;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 5803 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b.register_view.set_register_value */
static bool _DML_M_b__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v622_args UNUSED ;
        #line 1106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v622_args, 0, sizeof(attr_value_t ));
        #line 1116 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v622_args = SIM_make_attr_list(8, SIM_make_attr_string("test"), SIM_make_attr_string("b"), SIM_make_attr_string("b"), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1), SIM_make_attr_uint64(val));
        #line 1118 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        VT_call_python_module_function("register_view", "set_register_value", &v622_args);
        #line 1120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_attr_free(&v622_args);
    }
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 5825 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b.register_view.register_info */
static bool _DML_M_b__register_view__register_info(test_t *_dev, uint32 reg, attr_value_t *info)
#line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v623_info UNUSED ;
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v623_info, 0, sizeof(attr_value_t ));
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v624_args UNUSED ;
        #line 1073 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v624_args, 0, sizeof(attr_value_t ));
        #line 1078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v624_args = SIM_make_attr_list(3, SIM_make_attr_string("test"), SIM_make_attr_string("b"), SIM_make_attr_uint64(reg));
        #line 1082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v623_info = VT_call_python_module_function("register_view", "register_info", &v624_args);
        SIM_attr_free(&v624_args);
    }
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *info = v623_info;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 5852 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b.register_view.number_of_registers */
static bool _DML_M_b__register_view__number_of_registers(test_t *_dev, uint32 *num)
#line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint32 v625_num UNUSED  = 0;
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v626_args UNUSED ;
        #line 1057 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v626_args, 0, sizeof(attr_value_t ));
        #line 1061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v626_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("b"));
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v626_ret UNUSED ;
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v626_ret, 0, sizeof(attr_value_t ));
        #line 1066 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v626_ret = VT_call_python_module_function("register_view", "number_of_registers", &v626_args);
        SIM_attr_free(&v626_args);
        #line 1069 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v625_num = SIM_attr_integer(v626_ret);
        SIM_attr_free(&v626_ret);
    }
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *num = v625_num;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 5884 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b.register_view.get_register_value */
static bool _DML_M_b__register_view__get_register_value(test_t *_dev, uint32 reg, uint64 *val)
#line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v627_val UNUSED  = 0;
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v628_args UNUSED ;
        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v628_args, 0, sizeof(attr_value_t ));
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v628_args = SIM_make_attr_list(7, SIM_make_attr_string("test"), SIM_make_attr_string("b"), SIM_make_attr_string("b"), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1));
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v628_ret UNUSED ;
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v628_ret, 0, sizeof(attr_value_t ));
        #line 1099 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v628_ret = VT_call_python_module_function("register_view", "get_register_value", &v628_args);
        SIM_attr_free(&v628_args);
        #line 1102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v627_val = SIM_attr_integer(v628_ret);
        SIM_attr_free(&v628_ret);
    }
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *val = v627_val;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 5916 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b.register_view.description */
static bool _DML_M_b__register_view__description(test_t *_dev, char const **desc)
#line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char const *v629_desc UNUSED  = NULL;
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v630_args UNUSED ;
        #line 1027 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v630_args, 0, sizeof(attr_value_t ));
        #line 1031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v630_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("b"));
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v630_ret UNUSED ;
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v630_ret, 0, sizeof(attr_value_t ));
        #line 1036 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v630_ret = VT_call_python_module_function("register_view", "description", &v630_args);
        SIM_attr_free(&v630_args);
        v629_desc = SIM_attr_string(v630_ret);
    }
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *desc = v629_desc;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 5946 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b.register_view.big_endian_bitorder */
static bool _DML_M_b__register_view__big_endian_bitorder(test_t *_dev, bool *big_endian)
#line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v631_big_endian UNUSED  = 0;
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v632_args UNUSED ;
        #line 1041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v632_args, 0, sizeof(attr_value_t ));
        #line 1045 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v632_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("b"));
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v632_ret UNUSED ;
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v632_ret, 0, sizeof(attr_value_t ));
        #line 1050 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v632_ret = VT_call_python_module_function("register_view", "big_endian_bitorder", &v632_args);
        SIM_attr_free(&v632_args);
        #line 1053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v631_big_endian = SIM_attr_boolean(v632_ret);
        SIM_attr_free(&v632_ret);
    }
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *big_endian = v631_big_endian;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 5978 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b.io_memory.operation */
static bool _DML_M_b__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info, exception_type_t *ex)
#line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    exception_type_t v633_ex UNUSED  = 0;
    v633_ex = 0x401;
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__access(_dev, mem_op, SIM_get_mem_op_physical_address(mem_op) - map_info.base + map_info.start, SIM_get_mem_op_size(mem_op)))
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    goto throw8;
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (false) throw8:
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v633_ex = 0x407;
    *ex = v633_ex;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 6000 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b.access */
static bool _DML_M_b__access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 449 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (size > 8)
    #line 450 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        SIM_LOG_ERROR(_dev->b._obj, 0, "Oversized access to %s", "b");
        return 1;
    }
    if (SIM_mem_op_is_read(memop))
    {
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v640_memop UNUSED  = memop;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v640_offset UNUSED  = offset;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v640_size UNUSED  = size;
        #line 487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            bool v641_success UNUSED  = 0;
            uint64 v641_val UNUSED  = 0;
            {
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v642__ret_success UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v642__ret_readvalue UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__read_access(_dev, v640_memop, v640_offset, v640_size, &v642__ret_success, &v642__ret_readvalue))
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v641_success = v642__ret_success;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v641_val = v642__ret_readvalue;
                #line 6037 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
            }
            #line 491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v641_success)
            {
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v644_success UNUSED  = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v644_value UNUSED  = 0;
                #line 619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v644_success = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v641_success = v644_success;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v641_val = v644_value;
                #line 492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 494 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v641_success)
            {
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v647_memop UNUSED  = v640_memop;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v647_offset UNUSED  = v640_offset;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v647_size UNUSED  = v640_size;
                #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b._obj, 0, "Missed in bank %s", "b");
                #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                _DML_M_b__log_miss(_dev, v647_memop, v647_offset, v647_size);
                return 1;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            else
            {
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v652_memop UNUSED  = v640_memop;
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v652_val UNUSED  = v641_val;
                #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v654_memop UNUSED  = v652_memop;
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint64 v654_value UNUSED  = v652_val;
                    #line 478 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_set_mem_op_value_le(v654_memop, v654_value);
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 499 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    else
    #line 456 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v656_writeval UNUSED  = 0;
        {
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v657_memop UNUSED  = memop;
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v657_writeval UNUSED  = 0;
            #line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v657_writeval = SIM_get_mem_op_value_le(v657_memop);
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v656_writeval = v657_writeval;
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        {
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v659_memop UNUSED  = memop;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v659_offset UNUSED  = offset;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v659_size UNUSED  = size;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v659_value UNUSED  = v656_writeval;
            #line 624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                bool v660_success UNUSED  = 0;
                {
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v661__ret_success UNUSED  = 0;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (_DML_M_b__write_access(_dev, v659_memop, v659_offset, v659_size, v659_value, &v661__ret_success))
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    return 1;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v660_success = v661__ret_success;
                    #line 6128 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
                }
                #line 627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v660_success)
                {
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v663_success UNUSED  = 0;
                    #line 727 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v663_success = 0;
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v660_success = v663_success;
                    #line 628 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v660_success)
                {
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v666_memop UNUSED  = v659_memop;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v666_offset UNUSED  = v659_offset;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v666_size UNUSED  = v659_size;
                    #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_LOG_INFO(4, _dev->b._obj, 0, "Missed in bank %s", "b");
                    #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _DML_M_b__log_miss(_dev, v666_memop, v666_offset, v666_size);
                    return 1;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                else
                {
                    #line 633 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
    }
    return 0;
    #line 461 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 6169 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b.write_access */
static bool _DML_M_b__write_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue, bool *success)
#line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v673_success UNUSED  = 0;
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v674_bank_obj UNUSED  = NULL;
        v674_bank_obj = _DML_M_b___non_anonymous_bank_obj(_dev);
        #line 648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v674_suppress UNUSED  = 0;
        conf_object_t *v674_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!SIM_get_mem_op_inquiry(memop))
        #line 653 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _callback_before_write(v674_bank_obj, v674_ini, &offset, size, &writevalue, &v674_suppress, &_dev->b._connections, &_dev->b._before_write_callbacks);
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (v674_suppress)
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            v673_success = 1;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(v674_bank_obj, v674_ini, &offset, size, &v673_success, &_dev->b._connections, &_dev->b._after_write_callbacks);
            #line 661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit128;
        }
        #line 664 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            uint8 v679_accessed_size UNUSED  = 0;
            {
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v680__ret_access_size UNUSED  = 0;
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b___write_one_reg(_dev, memop, offset, size, writevalue, &v680__ret_access_size))
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v679_accessed_size = v680__ret_access_size;
                #line 6210 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
            }
            #line 668 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v673_success = v679_accessed_size == size;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 671 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(v674_bank_obj, v674_ini, &offset, size, &v673_success, &_dev->b._connections, &_dev->b._after_write_callbacks);
            #line 673 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit128: ;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v673_success;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 6229 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b._write_one_reg */
static bool _DML_M_b___write_one_reg(test_t *_dev, generic_transaction_t *memop, uint64 offset, int64 size, uint64 write_value, uint8 *access_size)
#line 712 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 6235 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    bool v683_success UNUSED  = 0;
    v683_success = _DML_M_b___unmapped_write_access(_dev, memop, (uint64 )(offset), (uint64 )(size), (uint64 )(write_value));
    *access_size = (uint8 )(v683_success ? (size) : 0LL);
    return 0;
    #line 716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 6242 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b._unmapped_write_access */
static bool _DML_M_b___unmapped_write_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue)
#line 755 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 751 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 756 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 0;
    return success;
    #line 757 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 6255 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b._non_anonymous_bank_obj */
static conf_object_t *_DML_M_b___non_anonymous_bank_obj(test_t *_dev)
#line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    conf_object_t *bank_obj UNUSED  = NULL;
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_dev->b._cached_bank_obj == (NULL))
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        char v690_name[(uint64 )_dml_strlen("b") + 6] UNUSED ;
        #line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v690_name, 0, sizeof(char [(uint64 )_dml_strlen("b") + 6]));
        _dml_strcpy(v690_name, "bank.");
        _dml_strcpy(v690_name + 5, "b");
        _dev->b._cached_bank_obj = SIM_object_descendant(&_dev->obj, v690_name);
    }
    bank_obj = _dev->b._cached_bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 6279 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b.log_miss */
static void  _DML_M_b__log_miss(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 774 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (SIM_get_mem_op_inquiry(memop))
    goto exit131;
    if (SIM_mem_op_is_read(memop))
    SIM_LOG_SPEC_VIOLATION(1, _dev->b._obj, Register_Read, "%lld byte read access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in b", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 783 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    else
    SIM_LOG_SPEC_VIOLATION(1, _dev->b._obj, Register_Write, "%lld byte write access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in b", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit131: ;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 6298 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b.read_access */
static bool _DML_M_b__read_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, bool *success, uint64 *readvalue)
#line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v693_success UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v693_readvalue UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v694_bank_obj UNUSED  = NULL;
        v694_bank_obj = _DML_M_b___non_anonymous_bank_obj(_dev);
        #line 526 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v694_inquiry UNUSED  = SIM_get_mem_op_inquiry(memop);
        bool v694_inquiry_override UNUSED  = 0;
        conf_object_t *v694_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!v694_inquiry)
        #line 529 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 532 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_before_read(v694_bank_obj, v694_ini, &v694_inquiry_override, &offset, size, &_dev->b._connections, &_dev->b._before_read_callbacks);
            if (v694_inquiry_override)
            #line 533 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 535 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_set_mem_op_inquiry(memop, 1);
                v694_inquiry = 1;
            }
        }
        {
            uint8 v698_accessed_size UNUSED  = 0;
            {
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v699__ret_consumed_size UNUSED  = 0;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v699__ret_readvalue UNUSED  = 0;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b___read_one_reg(_dev, memop, offset, size, &v699__ret_consumed_size, &v699__ret_readvalue))
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v698_accessed_size = v699__ret_consumed_size;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v693_readvalue = v699__ret_readvalue;
                #line 6344 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
            }
            #line 543 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v693_success = v698_accessed_size == size;
            if (!v694_inquiry || v694_inquiry_override)
            #line 547 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_read(v694_bank_obj, v694_ini, &offset, size, &v693_readvalue, &v693_success, &_dev->b._connections, &_dev->b._after_read_callbacks);
            #line 549 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (v694_inquiry_override)
            SIM_set_mem_op_inquiry(memop, 0);
            #line 552 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit132;
        }
        #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit132: ;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v693_success;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *readvalue = v693_readvalue;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 6369 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b._read_one_reg */
static bool _DML_M_b___read_one_reg(test_t *_dev, generic_transaction_t *memop, uint64 offset, int64 access_size, uint8 *consumed_size, uint64 *readvalue)
#line 605 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 6375 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    bool v703_success UNUSED  = 0;
    {
        uint64 v704__ret_readvalue UNUSED  = 0LL;
        v703_success = _DML_M_b___unmapped_read_access(_dev, memop, (uint64 )(offset), (uint64 )(access_size), &v704__ret_readvalue);
        *readvalue = v704__ret_readvalue;
    }
    *consumed_size = (uint8 )(v703_success ? (access_size) : 0LL);
    return 0;
    #line 609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 6386 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b._unmapped_read_access */
static bool _DML_M_b___unmapped_read_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 *readvalue)
#line 734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        *(readvalue) = 0;
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 746 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 0;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return success;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 6406 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b.int_register.write */
static bool _DML_M_b__int_register__write(test_t *_dev, int num, uint64 val)
#line 916 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 6412 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    return 0;
    #line 924 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 6416 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b.int_register.register_info */
static bool _DML_M_b__int_register__register_info(test_t *_dev, int reg, ireg_info_t reqinfo, int *info)
#line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    int v708_info UNUSED  = 0;
    v708_info = 0;
    *info = v708_info;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 6430 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b.int_register.read */
static bool _DML_M_b__int_register__read(test_t *_dev, int num, uint64 *val)
#line 905 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 6436 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    *val = 0ULL;
    return 0;
    #line 914 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 6441 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b.int_register.get_number */
static bool _DML_M_b__int_register__get_number(test_t *_dev, char const *name, int *num)
#line 893 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 6447 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    *num = (int32 )-1LL;
    return 0;
    #line 897 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 6452 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b.int_register.get_name */
static bool _DML_M_b__int_register__get_name(test_t *_dev, int num, char const **name)
#line 899 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 6458 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    *name = NULL;
    return 0;
    #line 903 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 6463 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b.int_register.all_registers */
static bool _DML_M_b__int_register__all_registers(test_t *_dev, attr_value_t *vals)
#line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v710_vals UNUSED ;
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v710_vals, 0, sizeof(attr_value_t ));
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int v711_count UNUSED  = 0;
        #line 933 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v710_vals = SIM_alloc_attr_list(v711_count);
        v711_count = 0;
        #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *vals = v710_vals;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 6488 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b.instrumentation_order.move_before */
static bool _DML_M_b__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before, bool *success)
#line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v712_success UNUSED  = 0;
    v712_success = _move_before(connection, before, &_dev->b._connections);
    *success = v712_success;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 6502 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b.instrumentation_order.get_connections */
static bool _DML_M_b__instrumentation_order__get_connections(test_t *_dev, attr_value_t *connections)
#line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v714_connections UNUSED ;
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v714_connections, 0, sizeof(attr_value_t ));
    v714_connections = _get_connections(&_dev->b._connections);
    *connections = v714_connections;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 6518 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b.bank_instrumentation_subscribe.remove_connection_callbacks */
static bool _DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_M_b___non_anonymous_bank_obj(_dev), connection, &_dev->b._connections);
    return 0;
    #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 6529 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b.bank_instrumentation_subscribe.remove_callback */
static bool _DML_M_b__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 999 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->b._connections, &_dev->b._before_read_callbacks, &_dev->b._after_read_callbacks, &_dev->b._before_write_callbacks, &_dev->b._after_write_callbacks);
    return 0;
    #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 6540 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b.bank_instrumentation_subscribe.register_before_write */
static bool _DML_M_b__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data, bank_callback_handle_t *handle)
#line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v720_handle UNUSED  = 0;
    #line 981 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v720_handle = _register_before_write(_DML_M_b___non_anonymous_bank_obj(_dev), connection, offset, size, before_write, user_data, &_dev->b._connections, &_dev->b._before_write_callbacks);
    *handle = v720_handle;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 6555 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b.bank_instrumentation_subscribe.register_before_read */
static bool _DML_M_b__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data, bank_callback_handle_t *handle)
#line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v722_handle UNUSED  = 0;
    #line 958 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v722_handle = _register_before_read(_DML_M_b___non_anonymous_bank_obj(_dev), connection, offset, size, before_read, user_data, &_dev->b._connections, &_dev->b._before_read_callbacks);
    *handle = v722_handle;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 6570 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b.bank_instrumentation_subscribe.register_after_write */
static bool _DML_M_b__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data, bank_callback_handle_t *handle)
#line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v724_handle UNUSED  = 0;
    #line 992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v724_handle = _register_after_write(_DML_M_b___non_anonymous_bank_obj(_dev), connection, offset, size, after_write, user_data, &_dev->b._connections, &_dev->b._after_write_callbacks);
    *handle = v724_handle;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 6585 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b.bank_instrumentation_subscribe.register_after_read */
static bool _DML_M_b__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data, bank_callback_handle_t *handle)
#line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v726_handle UNUSED  = 0;
    #line 969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v726_handle = _register_after_read(_DML_M_b___non_anonymous_bank_obj(_dev), connection, offset, size, after_read, user_data, &_dev->b._connections, &_dev->b._after_read_callbacks);
    *handle = v726_handle;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 6600 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b.bank_instrumentation_subscribe.enable_connection_callbacks */
static bool _DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1006 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->b._connections);
    return 0;
    #line 1008 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 6610 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b.bank_instrumentation_subscribe.disable_connection_callbacks */
static bool _DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->b._connections);
    return 0;
    #line 1011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 6620 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a.register_view_catalog.register_offsets */
static bool _DML_M_a__register_view_catalog__register_offsets(test_t *_dev, attr_value_t *ret)
#line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v732_ret UNUSED ;
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v732_ret, 0, sizeof(attr_value_t ));
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v733_table_size UNUSED  = 0;
        {
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v734__ret_num UNUSED  = 0;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_a__register_view__number_of_registers(_dev, &v734__ret_num))
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v733_table_size = v734__ret_num;
            #line 6642 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
        }
        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v732_ret = SIM_alloc_attr_list(v733_table_size);
        int v733_i UNUSED  = 0;
        for (v733_i = 0; v733_i < v733_table_size; (v733_i)++)
        #line 1143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v735_full_info UNUSED ;
            #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v736__ret_info UNUSED ;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v736__ret_info, 0, sizeof(attr_value_t ));
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_a__register_view__register_info(_dev, v733_i, &v736__ret_info))
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v735_full_info = v736__ret_info;
                #line 6663 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
            }
            #line 1148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v732_ret, v733_i, SIM_attr_copy(SIM_attr_list_item(v735_full_info, 3)));
            SIM_attr_free(&v735_full_info);
        }
    }
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v732_ret;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 6676 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a.register_view_catalog.register_names */
static bool _DML_M_a__register_view_catalog__register_names(test_t *_dev, attr_value_t *ret)
#line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v737_ret UNUSED ;
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v737_ret, 0, sizeof(attr_value_t ));
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v738_table_size UNUSED  = 0;
        {
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v739__ret_num UNUSED  = 0;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_a__register_view__number_of_registers(_dev, &v739__ret_num))
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v738_table_size = v739__ret_num;
            #line 6698 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
        }
        #line 1127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v737_ret = SIM_alloc_attr_list(v738_table_size);
        int v738_i UNUSED  = 0;
        for (v738_i = 0; v738_i < v738_table_size; (v738_i)++)
        #line 1129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v740_full_info UNUSED ;
            #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v741__ret_info UNUSED ;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v741__ret_info, 0, sizeof(attr_value_t ));
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_a__register_view__register_info(_dev, v738_i, &v741__ret_info))
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v740_full_info = v741__ret_info;
                #line 6719 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
            }
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v737_ret, v738_i, SIM_attr_copy(SIM_attr_list_item(v740_full_info, 0)));
            SIM_attr_free(&v740_full_info);
        }
    }
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v737_ret;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 6732 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a.register_view.set_register_value */
static bool _DML_M_a__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v743_args UNUSED ;
        #line 1106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v743_args, 0, sizeof(attr_value_t ));
        #line 1116 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v743_args = SIM_make_attr_list(8, SIM_make_attr_string("test"), SIM_make_attr_string("a"), SIM_make_attr_string("a"), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1), SIM_make_attr_uint64(val));
        #line 1118 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        VT_call_python_module_function("register_view", "set_register_value", &v743_args);
        #line 1120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_attr_free(&v743_args);
    }
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 6754 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a.register_view.register_info */
static bool _DML_M_a__register_view__register_info(test_t *_dev, uint32 reg, attr_value_t *info)
#line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v744_info UNUSED ;
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v744_info, 0, sizeof(attr_value_t ));
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v745_args UNUSED ;
        #line 1073 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v745_args, 0, sizeof(attr_value_t ));
        #line 1078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v745_args = SIM_make_attr_list(3, SIM_make_attr_string("test"), SIM_make_attr_string("a"), SIM_make_attr_uint64(reg));
        #line 1082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v744_info = VT_call_python_module_function("register_view", "register_info", &v745_args);
        SIM_attr_free(&v745_args);
    }
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *info = v744_info;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 6781 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a.register_view.number_of_registers */
static bool _DML_M_a__register_view__number_of_registers(test_t *_dev, uint32 *num)
#line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint32 v746_num UNUSED  = 0;
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v747_args UNUSED ;
        #line 1057 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v747_args, 0, sizeof(attr_value_t ));
        #line 1061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v747_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("a"));
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v747_ret UNUSED ;
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v747_ret, 0, sizeof(attr_value_t ));
        #line 1066 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v747_ret = VT_call_python_module_function("register_view", "number_of_registers", &v747_args);
        SIM_attr_free(&v747_args);
        #line 1069 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v746_num = SIM_attr_integer(v747_ret);
        SIM_attr_free(&v747_ret);
    }
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *num = v746_num;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 6813 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a.register_view.get_register_value */
static bool _DML_M_a__register_view__get_register_value(test_t *_dev, uint32 reg, uint64 *val)
#line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v748_val UNUSED  = 0;
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v749_args UNUSED ;
        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v749_args, 0, sizeof(attr_value_t ));
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v749_args = SIM_make_attr_list(7, SIM_make_attr_string("test"), SIM_make_attr_string("a"), SIM_make_attr_string("a"), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1));
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v749_ret UNUSED ;
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v749_ret, 0, sizeof(attr_value_t ));
        #line 1099 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v749_ret = VT_call_python_module_function("register_view", "get_register_value", &v749_args);
        SIM_attr_free(&v749_args);
        #line 1102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v748_val = SIM_attr_integer(v749_ret);
        SIM_attr_free(&v749_ret);
    }
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *val = v748_val;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 6845 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a.register_view.description */
static bool _DML_M_a__register_view__description(test_t *_dev, char const **desc)
#line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char const *v750_desc UNUSED  = NULL;
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v751_args UNUSED ;
        #line 1027 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v751_args, 0, sizeof(attr_value_t ));
        #line 1031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v751_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("a"));
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v751_ret UNUSED ;
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v751_ret, 0, sizeof(attr_value_t ));
        #line 1036 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v751_ret = VT_call_python_module_function("register_view", "description", &v751_args);
        SIM_attr_free(&v751_args);
        v750_desc = SIM_attr_string(v751_ret);
    }
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *desc = v750_desc;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 6875 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a.register_view.big_endian_bitorder */
static bool _DML_M_a__register_view__big_endian_bitorder(test_t *_dev, bool *big_endian)
#line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v752_big_endian UNUSED  = 0;
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v753_args UNUSED ;
        #line 1041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v753_args, 0, sizeof(attr_value_t ));
        #line 1045 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v753_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("a"));
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v753_ret UNUSED ;
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v753_ret, 0, sizeof(attr_value_t ));
        #line 1050 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v753_ret = VT_call_python_module_function("register_view", "big_endian_bitorder", &v753_args);
        SIM_attr_free(&v753_args);
        #line 1053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v752_big_endian = SIM_attr_boolean(v753_ret);
        SIM_attr_free(&v753_ret);
    }
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *big_endian = v752_big_endian;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 6907 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a.io_memory.operation */
static bool _DML_M_a__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info, exception_type_t *ex)
#line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    exception_type_t v754_ex UNUSED  = 0;
    v754_ex = 0x401;
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_a__access(_dev, mem_op, SIM_get_mem_op_physical_address(mem_op) - map_info.base + map_info.start, SIM_get_mem_op_size(mem_op)))
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    goto throw9;
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (false) throw9:
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v754_ex = 0x407;
    *ex = v754_ex;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 6929 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a.access */
static bool _DML_M_a__access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 449 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (size > 8)
    #line 450 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        SIM_LOG_ERROR(_dev->a._obj, 0, "Oversized access to %s", "a");
        return 1;
    }
    if (SIM_mem_op_is_read(memop))
    {
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v761_memop UNUSED  = memop;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v761_offset UNUSED  = offset;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v761_size UNUSED  = size;
        #line 487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            bool v762_success UNUSED  = 0;
            uint64 v762_val UNUSED  = 0;
            {
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v763__ret_success UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v763__ret_readvalue UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_a__read_access(_dev, v761_memop, v761_offset, v761_size, &v763__ret_success, &v763__ret_readvalue))
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v762_success = v763__ret_success;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v762_val = v763__ret_readvalue;
                #line 6966 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
            }
            #line 491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v762_success)
            {
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v765_success UNUSED  = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v765_value UNUSED  = 0;
                #line 619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v765_success = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v762_success = v765_success;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v762_val = v765_value;
                #line 492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 494 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v762_success)
            {
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v768_memop UNUSED  = v761_memop;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v768_offset UNUSED  = v761_offset;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v768_size UNUSED  = v761_size;
                #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->a._obj, 0, "Missed in bank %s", "a");
                #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                _DML_M_a__log_miss(_dev, v768_memop, v768_offset, v768_size);
                return 1;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            else
            {
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v773_memop UNUSED  = v761_memop;
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v773_val UNUSED  = v762_val;
                #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v775_memop UNUSED  = v773_memop;
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint64 v775_value UNUSED  = v773_val;
                    #line 478 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_set_mem_op_value_le(v775_memop, v775_value);
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 499 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    else
    #line 456 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v777_writeval UNUSED  = 0;
        {
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v778_memop UNUSED  = memop;
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v778_writeval UNUSED  = 0;
            #line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v778_writeval = SIM_get_mem_op_value_le(v778_memop);
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v777_writeval = v778_writeval;
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        {
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v780_memop UNUSED  = memop;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v780_offset UNUSED  = offset;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v780_size UNUSED  = size;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v780_value UNUSED  = v777_writeval;
            #line 624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                bool v781_success UNUSED  = 0;
                {
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v782__ret_success UNUSED  = 0;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (_DML_M_a__write_access(_dev, v780_memop, v780_offset, v780_size, v780_value, &v782__ret_success))
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    return 1;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v781_success = v782__ret_success;
                    #line 7057 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
                }
                #line 627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v781_success)
                {
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v784_success UNUSED  = 0;
                    #line 727 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v784_success = 0;
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v781_success = v784_success;
                    #line 628 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v781_success)
                {
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v787_memop UNUSED  = v780_memop;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v787_offset UNUSED  = v780_offset;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v787_size UNUSED  = v780_size;
                    #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_LOG_INFO(4, _dev->a._obj, 0, "Missed in bank %s", "a");
                    #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _DML_M_a__log_miss(_dev, v787_memop, v787_offset, v787_size);
                    return 1;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                else
                {
                    #line 633 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
    }
    return 0;
    #line 461 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7098 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a.write_access */
static bool _DML_M_a__write_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue, bool *success)
#line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v794_success UNUSED  = 0;
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v795_bank_obj UNUSED  = NULL;
        v795_bank_obj = _DML_M_a___non_anonymous_bank_obj(_dev);
        #line 648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v795_suppress UNUSED  = 0;
        conf_object_t *v795_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!SIM_get_mem_op_inquiry(memop))
        #line 653 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _callback_before_write(v795_bank_obj, v795_ini, &offset, size, &writevalue, &v795_suppress, &_dev->a._connections, &_dev->a._before_write_callbacks);
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (v795_suppress)
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            v794_success = 1;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(v795_bank_obj, v795_ini, &offset, size, &v794_success, &_dev->a._connections, &_dev->a._after_write_callbacks);
            #line 661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit166;
        }
        #line 664 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            uint8 v800_accessed_size UNUSED  = 0;
            {
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v801__ret_access_size UNUSED  = 0;
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_a___write_one_reg(_dev, memop, offset, size, writevalue, &v801__ret_access_size))
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v800_accessed_size = v801__ret_access_size;
                #line 7139 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
            }
            #line 668 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v794_success = v800_accessed_size == size;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 671 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(v795_bank_obj, v795_ini, &offset, size, &v794_success, &_dev->a._connections, &_dev->a._after_write_callbacks);
            #line 673 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit166: ;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v794_success;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7158 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a._write_one_reg */
static bool _DML_M_a___write_one_reg(test_t *_dev, generic_transaction_t *memop, uint64 offset, int64 size, uint64 write_value, uint8 *access_size)
#line 712 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 7164 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    bool v804_success UNUSED  = 0;
    v804_success = _DML_M_a___unmapped_write_access(_dev, memop, (uint64 )(offset), (uint64 )(size), (uint64 )(write_value));
    *access_size = (uint8 )(v804_success ? (size) : 0LL);
    return 0;
    #line 716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7171 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a._unmapped_write_access */
static bool _DML_M_a___unmapped_write_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue)
#line 755 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 751 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 756 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 0;
    return success;
    #line 757 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7184 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a._non_anonymous_bank_obj */
static conf_object_t *_DML_M_a___non_anonymous_bank_obj(test_t *_dev)
#line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    conf_object_t *bank_obj UNUSED  = NULL;
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_dev->a._cached_bank_obj == (NULL))
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        char v811_name[(uint64 )_dml_strlen("a") + 6] UNUSED ;
        #line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v811_name, 0, sizeof(char [(uint64 )_dml_strlen("a") + 6]));
        _dml_strcpy(v811_name, "bank.");
        _dml_strcpy(v811_name + 5, "a");
        _dev->a._cached_bank_obj = SIM_object_descendant(&_dev->obj, v811_name);
    }
    bank_obj = _dev->a._cached_bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7208 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a.log_miss */
static void  _DML_M_a__log_miss(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 774 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (SIM_get_mem_op_inquiry(memop))
    goto exit169;
    if (SIM_mem_op_is_read(memop))
    SIM_LOG_SPEC_VIOLATION(1, _dev->a._obj, Register_Read, "%lld byte read access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in a", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 783 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    else
    SIM_LOG_SPEC_VIOLATION(1, _dev->a._obj, Register_Write, "%lld byte write access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in a", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit169: ;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7227 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a.read_access */
static bool _DML_M_a__read_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, bool *success, uint64 *readvalue)
#line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v814_success UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v814_readvalue UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v815_bank_obj UNUSED  = NULL;
        v815_bank_obj = _DML_M_a___non_anonymous_bank_obj(_dev);
        #line 526 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v815_inquiry UNUSED  = SIM_get_mem_op_inquiry(memop);
        bool v815_inquiry_override UNUSED  = 0;
        conf_object_t *v815_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!v815_inquiry)
        #line 529 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 532 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_before_read(v815_bank_obj, v815_ini, &v815_inquiry_override, &offset, size, &_dev->a._connections, &_dev->a._before_read_callbacks);
            if (v815_inquiry_override)
            #line 533 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 535 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_set_mem_op_inquiry(memop, 1);
                v815_inquiry = 1;
            }
        }
        {
            uint8 v819_accessed_size UNUSED  = 0;
            {
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v820__ret_consumed_size UNUSED  = 0;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v820__ret_readvalue UNUSED  = 0;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_a___read_one_reg(_dev, memop, offset, size, &v820__ret_consumed_size, &v820__ret_readvalue))
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v819_accessed_size = v820__ret_consumed_size;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v814_readvalue = v820__ret_readvalue;
                #line 7273 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
            }
            #line 543 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v814_success = v819_accessed_size == size;
            if (!v815_inquiry || v815_inquiry_override)
            #line 547 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_read(v815_bank_obj, v815_ini, &offset, size, &v814_readvalue, &v814_success, &_dev->a._connections, &_dev->a._after_read_callbacks);
            #line 549 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (v815_inquiry_override)
            SIM_set_mem_op_inquiry(memop, 0);
            #line 552 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit170;
        }
        #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit170: ;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v814_success;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *readvalue = v814_readvalue;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7298 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a._read_one_reg */
static bool _DML_M_a___read_one_reg(test_t *_dev, generic_transaction_t *memop, uint64 offset, int64 access_size, uint8 *consumed_size, uint64 *readvalue)
#line 605 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 7304 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    bool v824_success UNUSED  = 0;
    {
        uint64 v825__ret_readvalue UNUSED  = 0LL;
        v824_success = _DML_M_a___unmapped_read_access(_dev, memop, (uint64 )(offset), (uint64 )(access_size), &v825__ret_readvalue);
        *readvalue = v825__ret_readvalue;
    }
    *consumed_size = (uint8 )(v824_success ? (access_size) : 0LL);
    return 0;
    #line 609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7315 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a._unmapped_read_access */
static bool _DML_M_a___unmapped_read_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 *readvalue)
#line 734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        *(readvalue) = 0;
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 746 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 0;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return success;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7335 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a.int_register.write */
static bool _DML_M_a__int_register__write(test_t *_dev, int num, uint64 val)
#line 916 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 7341 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    return 0;
    #line 924 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7345 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a.int_register.register_info */
static bool _DML_M_a__int_register__register_info(test_t *_dev, int reg, ireg_info_t reqinfo, int *info)
#line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    int v829_info UNUSED  = 0;
    v829_info = 0;
    *info = v829_info;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7359 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a.int_register.read */
static bool _DML_M_a__int_register__read(test_t *_dev, int num, uint64 *val)
#line 905 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 7365 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    *val = 0ULL;
    return 0;
    #line 914 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7370 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a.int_register.get_number */
static bool _DML_M_a__int_register__get_number(test_t *_dev, char const *name, int *num)
#line 893 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 7376 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    *num = (int32 )-1LL;
    return 0;
    #line 897 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7381 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a.int_register.get_name */
static bool _DML_M_a__int_register__get_name(test_t *_dev, int num, char const **name)
#line 899 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 7387 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    *name = NULL;
    return 0;
    #line 903 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7392 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a.int_register.all_registers */
static bool _DML_M_a__int_register__all_registers(test_t *_dev, attr_value_t *vals)
#line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v831_vals UNUSED ;
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v831_vals, 0, sizeof(attr_value_t ));
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int v832_count UNUSED  = 0;
        #line 933 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v831_vals = SIM_alloc_attr_list(v832_count);
        v832_count = 0;
        #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *vals = v831_vals;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7417 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a.instrumentation_order.move_before */
static bool _DML_M_a__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before, bool *success)
#line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v833_success UNUSED  = 0;
    v833_success = _move_before(connection, before, &_dev->a._connections);
    *success = v833_success;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7431 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a.instrumentation_order.get_connections */
static bool _DML_M_a__instrumentation_order__get_connections(test_t *_dev, attr_value_t *connections)
#line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v835_connections UNUSED ;
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v835_connections, 0, sizeof(attr_value_t ));
    v835_connections = _get_connections(&_dev->a._connections);
    *connections = v835_connections;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7447 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a.bank_instrumentation_subscribe.remove_connection_callbacks */
static bool _DML_M_a__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_M_a___non_anonymous_bank_obj(_dev), connection, &_dev->a._connections);
    return 0;
    #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7458 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a.bank_instrumentation_subscribe.remove_callback */
static bool _DML_M_a__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 999 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->a._connections, &_dev->a._before_read_callbacks, &_dev->a._after_read_callbacks, &_dev->a._before_write_callbacks, &_dev->a._after_write_callbacks);
    return 0;
    #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7469 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a.bank_instrumentation_subscribe.register_before_write */
static bool _DML_M_a__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data, bank_callback_handle_t *handle)
#line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v841_handle UNUSED  = 0;
    #line 981 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v841_handle = _register_before_write(_DML_M_a___non_anonymous_bank_obj(_dev), connection, offset, size, before_write, user_data, &_dev->a._connections, &_dev->a._before_write_callbacks);
    *handle = v841_handle;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7484 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a.bank_instrumentation_subscribe.register_before_read */
static bool _DML_M_a__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data, bank_callback_handle_t *handle)
#line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v843_handle UNUSED  = 0;
    #line 958 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v843_handle = _register_before_read(_DML_M_a___non_anonymous_bank_obj(_dev), connection, offset, size, before_read, user_data, &_dev->a._connections, &_dev->a._before_read_callbacks);
    *handle = v843_handle;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7499 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a.bank_instrumentation_subscribe.register_after_write */
static bool _DML_M_a__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data, bank_callback_handle_t *handle)
#line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v845_handle UNUSED  = 0;
    #line 992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v845_handle = _register_after_write(_DML_M_a___non_anonymous_bank_obj(_dev), connection, offset, size, after_write, user_data, &_dev->a._connections, &_dev->a._after_write_callbacks);
    *handle = v845_handle;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7514 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a.bank_instrumentation_subscribe.register_after_read */
static bool _DML_M_a__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data, bank_callback_handle_t *handle)
#line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v847_handle UNUSED  = 0;
    #line 969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v847_handle = _register_after_read(_DML_M_a___non_anonymous_bank_obj(_dev), connection, offset, size, after_read, user_data, &_dev->a._connections, &_dev->a._after_read_callbacks);
    *handle = v847_handle;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7529 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a.bank_instrumentation_subscribe.enable_connection_callbacks */
static bool _DML_M_a__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1006 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->a._connections);
    return 0;
    #line 1008 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7539 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a.bank_instrumentation_subscribe.disable_connection_callbacks */
static bool _DML_M_a__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->a._connections);
    return 0;
    #line 1011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7549 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i].flag.after_set */
static bool _DML_M_d__flag__after_set(test_t *_dev, uint32 _idx0)
#line 297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7558 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i].flag.set */
static bool _DML_M_d__flag__set(test_t *_dev, uint32 _idx0, attr_value_t value)
#line 359 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 363 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->d.flag[_idx0] = SIM_attr_boolean(value);
    #line 375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7570 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i].flag.before_set */
static bool _DML_M_d__flag__before_set(test_t *_dev, uint32 _idx0)
#line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7579 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i].flag.after_set */
static bool _DML_M_c__flag__after_set(test_t *_dev, uint32 _idx0)
#line 297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7588 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i].flag.set */
static bool _DML_M_c__flag__set(test_t *_dev, uint32 _idx0, attr_value_t value)
#line 359 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 363 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->c.flag[_idx0] = SIM_attr_boolean(value);
    #line 375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7600 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i].flag.before_set */
static bool _DML_M_c__flag__before_set(test_t *_dev, uint32 _idx0)
#line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7609 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b.flag.after_set */
static bool _DML_M_b__flag__after_set(test_t *_dev)
#line 297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7618 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b.flag.set */
static bool _DML_M_b__flag__set(test_t *_dev, attr_value_t value)
#line 359 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 363 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.flag = SIM_attr_boolean(value);
    #line 375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7630 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b.flag.before_set */
static bool _DML_M_b__flag__before_set(test_t *_dev)
#line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7639 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* alttest.after_set */
static bool _DML_M_alttest__after_set(test_t *_dev)
#line 297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7648 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i].m */
static bool _DML_M_d__m(test_t *_dev, uint32 _idx0)
#line 13 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
{
    SIM_LOG_INFO(1, _dev->d._obj[_idx0], 0, "running d[%u].m", (uint32 )(_idx0));
    _dev->d.flag[_idx0] = 1;
    return 0;
    #line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
}
#line 7659 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i].m */
static bool _DML_M_c__m(test_t *_dev, uint32 _idx0)
#line 13 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
{
    SIM_LOG_INFO(1, _dev->c._obj[_idx0], 0, "running c[%u].m", (uint32 )(_idx0));
    _dev->c.flag[_idx0] = 1;
    return 0;
    #line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
}
#line 7670 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b.m */
static bool _DML_M_b__m(test_t *_dev)
#line 13 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
{
    SIM_LOG_INFO(1, _dev->b._obj, 0, "running b.m");
    _dev->b.flag = 1;
    return 0;
    #line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
}
#line 7681 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a.m */
static bool _DML_M_a__m(test_t *_dev)
#line 13 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
{
    SIM_LOG_INFO(1, _dev->a._obj, 0, "running a.m");
    _dev->a.flag = 1;
    return 0;
    #line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\events\\\\T_after_chk_dup.dml"
}
#line 7692 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* alttest.before_set */
static bool _DML_M_alttest__before_set(test_t *_dev)
#line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7701 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a.flag.after_set */
static bool _DML_M_a__flag__after_set(test_t *_dev)
#line 297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7710 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a.flag.set */
static bool _DML_M_a__flag__set(test_t *_dev, attr_value_t value)
#line 359 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 363 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->a.flag = SIM_attr_boolean(value);
    #line 375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7722 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a.flag.before_set */
static bool _DML_M_a__flag__before_set(test_t *_dev)
#line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7731 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* soft_reset */
static bool _DML_M_soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_a__soft_reset(_dev))
    #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__soft_reset(_dev))
    #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai9_0;
        #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai9_0 = 0; (_ai9_0) < 2; ({
            #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai9_0;
            #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_c__soft_reset(_dev, _ai9_0))
        #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 7758 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    }
    #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai9_0;
        #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai9_0 = 0; (_ai9_0) < 2; ({
            #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai9_0;
            #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_d__soft_reset(_dev, _ai9_0))
        #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 7773 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    }
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7779 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i].soft_reset */
static bool _DML_M_d__soft_reset(test_t *_dev, uint32 _idx0)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7789 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i].soft_reset */
static bool _DML_M_c__soft_reset(test_t *_dev, uint32 _idx0)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7799 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b.soft_reset */
static bool _DML_M_b__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7809 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a.soft_reset */
static bool _DML_M_a__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7819 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* hard_reset */
static bool _DML_M_hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_a__hard_reset(_dev))
    #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__hard_reset(_dev))
    #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai18_0;
        #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai18_0 = 0; (_ai18_0) < 2; ({
            #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai18_0;
            #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_c__hard_reset(_dev, _ai18_0))
        #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 7846 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    }
    #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai18_0;
        #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai18_0 = 0; (_ai18_0) < 2; ({
            #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai18_0;
            #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_d__hard_reset(_dev, _ai18_0))
        #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 7861 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"
    }
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7867 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* d[$i].hard_reset */
static bool _DML_M_d__hard_reset(test_t *_dev, uint32 _idx0)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7877 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* c[$i].hard_reset */
static bool _DML_M_c__hard_reset(test_t *_dev, uint32 _idx0)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7887 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* b.hard_reset */
static bool _DML_M_b__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7897 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

/* a.hard_reset */
static bool _DML_M_a__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 7907 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\events\\after_chk_dup\\T_after_chk_dup.c"

conf_class_t *
_initialize_T_after_chk_dup(void)
{

    const class_info_t funcs = {
        .alloc = test_alloc,
        .init = test_init,
        .finalize = test_finalize,
        .objects_finalized = test_objects_finalized,
        .dealloc = test_dealloc,
        .description = "test device",
    };

    conf_class_t *class = SIM_create_class("test", &funcs);
    _dev_class = class;
    if (SIM_clear_exception() != SimExc_No_Exception) {
        fprintf(stderr, "Failed to register class test: %s\n", SIM_last_error());
        return NULL;
    }

    _initialize_traits();
    _initialize_identity_ht();
    _initialize_vtable_hts();
    _initialize_typeseq_after_on_hook_hts();
    _register_events(class);
    _port_class_a = _register_port_class("test.a", NULL, NULL);
    SIM_register_port(class, "bank.a", _port_class_a, NULL);
    _port_class_b = _register_port_class("test.b", NULL, NULL);
    SIM_register_port(class, "bank.b", _port_class_b, NULL);
    _port_class_c = _register_port_class("test.c", NULL, NULL);
    for (int _i0 = 0; _i0 < 2; ++_i0) {
        strbuf_t portname = sb_newf("bank.c[%d]", _i0);
        SIM_register_port(class, sb_str(&portname), _port_class_c, NULL);
        sb_free(&portname);
    }
    _port_class_d = _register_port_class("test.d", NULL, NULL);
    for (int _i0 = 0; _i0 < 2; ++_i0) {
        strbuf_t portname = sb_newf("bank.d[%d]", _i0);
        SIM_register_port(class, sb_str(&portname), _port_class_d, NULL);
        sb_free(&portname);
    }
    _register_port_attr(class, _port_class_a, offsetof(test_t, a._obj), true, "a", "flag", get_a_flag, set_a_flag, Sim_Attr_Optional|Sim_Attr_Internal, "b", "Undocumented");
    _DML_register_attribute(class, "alttest", 0, NULL, set_alttest, NULL, Sim_Attr_Pseudo|Sim_Attr_Internal, "i", "Undocumented");
    _register_port_attr(class, _port_class_b, offsetof(test_t, b._obj), true, "b", "flag", get_b_flag, set_b_flag, Sim_Attr_Optional|Sim_Attr_Internal, "b", "Undocumented");
    _register_port_array_attr(class, _port_class_c, offsetof(test_t, c._obj[0]), 2, true, "c", "flag", get_c_flag, set_c_flag, Sim_Attr_Optional|Sim_Attr_Internal, "b", "Undocumented");
    _register_port_array_attr(class, _port_class_d, offsetof(test_t, d._obj[0]), 2, true, "d", "flag", get_d_flag, set_d_flag, Sim_Attr_Optional|Sim_Attr_Internal, "b", "Undocumented");
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_a__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_a__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_a__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_a__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_a__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_a__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_a__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_a__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_a, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_a__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_a__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_a__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_a__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_a__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_a__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_a__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_a__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "a", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_a__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_a__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_a, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_a__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_a__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "a", NULL);
    }
    {
        static const int_register_interface_t int_register_interface = {
        .all_registers = &_DML_PIFACE_a__int_register__all_registers,
        .get_name = &_DML_PIFACE_a__int_register__get_name,
        .get_number = &_DML_PIFACE_a__int_register__get_number,
        .read = &_DML_PIFACE_a__int_register__read,
        .register_info = &_DML_PIFACE_a__int_register__register_info,
        .write = &_DML_PIFACE_a__int_register__write,
    };
        SIM_register_interface(_port_class_a, "int_register", &int_register_interface);
        static const int_register_interface_t port_iface = {
        .all_registers = &_DML_IFACE_a__int_register__all_registers,
        .get_name = &_DML_IFACE_a__int_register__get_name,
        .get_number = &_DML_IFACE_a__int_register__get_number,
        .read = &_DML_IFACE_a__int_register__read,
        .register_info = &_DML_IFACE_a__int_register__register_info,
        .write = &_DML_IFACE_a__int_register__write,
    };
        SIM_register_port_interface(class, "int_register", &port_iface, "a", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_a__io_memory__operation,
    };
        SIM_register_interface(_port_class_a, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_a__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "a", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_a__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_a__register_view__description,
        .get_register_value = &_DML_PIFACE_a__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_a__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_a__register_view__register_info,
        .set_register_value = &_DML_PIFACE_a__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_a, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_a__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_a__register_view__description,
        .get_register_value = &_DML_IFACE_a__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_a__register_view__number_of_registers,
        .register_info = &_DML_IFACE_a__register_view__register_info,
        .set_register_value = &_DML_IFACE_a__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "a", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_a__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_a__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_a, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_a__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_a__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "a", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_b__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_b__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_b__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_b__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_b__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_b, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "b", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_b__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_b__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_b, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_b__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_b__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "b", NULL);
    }
    {
        static const int_register_interface_t int_register_interface = {
        .all_registers = &_DML_PIFACE_b__int_register__all_registers,
        .get_name = &_DML_PIFACE_b__int_register__get_name,
        .get_number = &_DML_PIFACE_b__int_register__get_number,
        .read = &_DML_PIFACE_b__int_register__read,
        .register_info = &_DML_PIFACE_b__int_register__register_info,
        .write = &_DML_PIFACE_b__int_register__write,
    };
        SIM_register_interface(_port_class_b, "int_register", &int_register_interface);
        static const int_register_interface_t port_iface = {
        .all_registers = &_DML_IFACE_b__int_register__all_registers,
        .get_name = &_DML_IFACE_b__int_register__get_name,
        .get_number = &_DML_IFACE_b__int_register__get_number,
        .read = &_DML_IFACE_b__int_register__read,
        .register_info = &_DML_IFACE_b__int_register__register_info,
        .write = &_DML_IFACE_b__int_register__write,
    };
        SIM_register_port_interface(class, "int_register", &port_iface, "b", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_b__io_memory__operation,
    };
        SIM_register_interface(_port_class_b, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_b__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "b", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_b__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_b__register_view__description,
        .get_register_value = &_DML_PIFACE_b__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_b__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_b__register_view__register_info,
        .set_register_value = &_DML_PIFACE_b__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_b, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_b__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_b__register_view__description,
        .get_register_value = &_DML_IFACE_b__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_b__register_view__number_of_registers,
        .register_info = &_DML_IFACE_b__register_view__register_info,
        .set_register_value = &_DML_IFACE_b__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "b", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_b__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_b__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_b, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_b__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_b__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "b", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_c__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_c__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_c__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_c__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_c__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_c__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_c__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_c__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_c, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t ifaces[2] = {{
        .disable_connection_callbacks = &_DML_IFACE_c__bank_instrumentation_subscribe__disable_connection_callbacks__0,
        .enable_connection_callbacks = &_DML_IFACE_c__bank_instrumentation_subscribe__enable_connection_callbacks__0,
        .register_after_read = &_DML_IFACE_c__bank_instrumentation_subscribe__register_after_read__0,
        .register_after_write = &_DML_IFACE_c__bank_instrumentation_subscribe__register_after_write__0,
        .register_before_read = &_DML_IFACE_c__bank_instrumentation_subscribe__register_before_read__0,
        .register_before_write = &_DML_IFACE_c__bank_instrumentation_subscribe__register_before_write__0,
        .remove_callback = &_DML_IFACE_c__bank_instrumentation_subscribe__remove_callback__0,
        .remove_connection_callbacks = &_DML_IFACE_c__bank_instrumentation_subscribe__remove_connection_callbacks__0,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_c__bank_instrumentation_subscribe__disable_connection_callbacks__1,
        .enable_connection_callbacks = &_DML_IFACE_c__bank_instrumentation_subscribe__enable_connection_callbacks__1,
        .register_after_read = &_DML_IFACE_c__bank_instrumentation_subscribe__register_after_read__1,
        .register_after_write = &_DML_IFACE_c__bank_instrumentation_subscribe__register_after_write__1,
        .register_before_read = &_DML_IFACE_c__bank_instrumentation_subscribe__register_before_read__1,
        .register_before_write = &_DML_IFACE_c__bank_instrumentation_subscribe__register_before_write__1,
        .remove_callback = &_DML_IFACE_c__bank_instrumentation_subscribe__remove_callback__1,
        .remove_connection_callbacks = &_DML_IFACE_c__bank_instrumentation_subscribe__remove_connection_callbacks__1,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 2; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "bank_instrumentation_subscribe", &iface_vect, "c", NULL);
        VFREE(iface_vect);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_c__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_c__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_c, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t ifaces[2] = {{
        .get_connections = &_DML_IFACE_c__instrumentation_order__get_connections__0,
        .move_before = &_DML_IFACE_c__instrumentation_order__move_before__0,
    },
{
        .get_connections = &_DML_IFACE_c__instrumentation_order__get_connections__1,
        .move_before = &_DML_IFACE_c__instrumentation_order__move_before__1,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 2; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "instrumentation_order", &iface_vect, "c", NULL);
        VFREE(iface_vect);
    }
    {
        static const int_register_interface_t int_register_interface = {
        .all_registers = &_DML_PIFACE_c__int_register__all_registers,
        .get_name = &_DML_PIFACE_c__int_register__get_name,
        .get_number = &_DML_PIFACE_c__int_register__get_number,
        .read = &_DML_PIFACE_c__int_register__read,
        .register_info = &_DML_PIFACE_c__int_register__register_info,
        .write = &_DML_PIFACE_c__int_register__write,
    };
        SIM_register_interface(_port_class_c, "int_register", &int_register_interface);
        static const int_register_interface_t ifaces[2] = {{
        .all_registers = &_DML_IFACE_c__int_register__all_registers__0,
        .get_name = &_DML_IFACE_c__int_register__get_name__0,
        .get_number = &_DML_IFACE_c__int_register__get_number__0,
        .read = &_DML_IFACE_c__int_register__read__0,
        .register_info = &_DML_IFACE_c__int_register__register_info__0,
        .write = &_DML_IFACE_c__int_register__write__0,
    },
{
        .all_registers = &_DML_IFACE_c__int_register__all_registers__1,
        .get_name = &_DML_IFACE_c__int_register__get_name__1,
        .get_number = &_DML_IFACE_c__int_register__get_number__1,
        .read = &_DML_IFACE_c__int_register__read__1,
        .register_info = &_DML_IFACE_c__int_register__register_info__1,
        .write = &_DML_IFACE_c__int_register__write__1,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 2; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "int_register", &iface_vect, "c", NULL);
        VFREE(iface_vect);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_c__io_memory__operation,
    };
        SIM_register_interface(_port_class_c, "io_memory", &io_memory_interface);
        static const io_memory_interface_t ifaces[2] = {{
        .operation = &_DML_IFACE_c__io_memory__operation__0,
    },
{
        .operation = &_DML_IFACE_c__io_memory__operation__1,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 2; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "io_memory", &iface_vect, "c", NULL);
        VFREE(iface_vect);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_c__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_c__register_view__description,
        .get_register_value = &_DML_PIFACE_c__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_c__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_c__register_view__register_info,
        .set_register_value = &_DML_PIFACE_c__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_c, "register_view", &register_view_interface);
        static const register_view_interface_t ifaces[2] = {{
        .big_endian_bitorder = &_DML_IFACE_c__register_view__big_endian_bitorder__0,
        .description = &_DML_IFACE_c__register_view__description__0,
        .get_register_value = &_DML_IFACE_c__register_view__get_register_value__0,
        .number_of_registers = &_DML_IFACE_c__register_view__number_of_registers__0,
        .register_info = &_DML_IFACE_c__register_view__register_info__0,
        .set_register_value = &_DML_IFACE_c__register_view__set_register_value__0,
    },
{
        .big_endian_bitorder = &_DML_IFACE_c__register_view__big_endian_bitorder__1,
        .description = &_DML_IFACE_c__register_view__description__1,
        .get_register_value = &_DML_IFACE_c__register_view__get_register_value__1,
        .number_of_registers = &_DML_IFACE_c__register_view__number_of_registers__1,
        .register_info = &_DML_IFACE_c__register_view__register_info__1,
        .set_register_value = &_DML_IFACE_c__register_view__set_register_value__1,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 2; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "register_view", &iface_vect, "c", NULL);
        VFREE(iface_vect);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_c__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_c__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_c, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t ifaces[2] = {{
        .register_names = &_DML_IFACE_c__register_view_catalog__register_names__0,
        .register_offsets = &_DML_IFACE_c__register_view_catalog__register_offsets__0,
    },
{
        .register_names = &_DML_IFACE_c__register_view_catalog__register_names__1,
        .register_offsets = &_DML_IFACE_c__register_view_catalog__register_offsets__1,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 2; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "register_view_catalog", &iface_vect, "c", NULL);
        VFREE(iface_vect);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_d__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_d__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_d__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_d__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_d__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_d__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_d__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_d__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_d, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t ifaces[2] = {{
        .disable_connection_callbacks = &_DML_IFACE_d__bank_instrumentation_subscribe__disable_connection_callbacks__0,
        .enable_connection_callbacks = &_DML_IFACE_d__bank_instrumentation_subscribe__enable_connection_callbacks__0,
        .register_after_read = &_DML_IFACE_d__bank_instrumentation_subscribe__register_after_read__0,
        .register_after_write = &_DML_IFACE_d__bank_instrumentation_subscribe__register_after_write__0,
        .register_before_read = &_DML_IFACE_d__bank_instrumentation_subscribe__register_before_read__0,
        .register_before_write = &_DML_IFACE_d__bank_instrumentation_subscribe__register_before_write__0,
        .remove_callback = &_DML_IFACE_d__bank_instrumentation_subscribe__remove_callback__0,
        .remove_connection_callbacks = &_DML_IFACE_d__bank_instrumentation_subscribe__remove_connection_callbacks__0,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_d__bank_instrumentation_subscribe__disable_connection_callbacks__1,
        .enable_connection_callbacks = &_DML_IFACE_d__bank_instrumentation_subscribe__enable_connection_callbacks__1,
        .register_after_read = &_DML_IFACE_d__bank_instrumentation_subscribe__register_after_read__1,
        .register_after_write = &_DML_IFACE_d__bank_instrumentation_subscribe__register_after_write__1,
        .register_before_read = &_DML_IFACE_d__bank_instrumentation_subscribe__register_before_read__1,
        .register_before_write = &_DML_IFACE_d__bank_instrumentation_subscribe__register_before_write__1,
        .remove_callback = &_DML_IFACE_d__bank_instrumentation_subscribe__remove_callback__1,
        .remove_connection_callbacks = &_DML_IFACE_d__bank_instrumentation_subscribe__remove_connection_callbacks__1,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 2; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "bank_instrumentation_subscribe", &iface_vect, "d", NULL);
        VFREE(iface_vect);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_d__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_d__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_d, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t ifaces[2] = {{
        .get_connections = &_DML_IFACE_d__instrumentation_order__get_connections__0,
        .move_before = &_DML_IFACE_d__instrumentation_order__move_before__0,
    },
{
        .get_connections = &_DML_IFACE_d__instrumentation_order__get_connections__1,
        .move_before = &_DML_IFACE_d__instrumentation_order__move_before__1,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 2; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "instrumentation_order", &iface_vect, "d", NULL);
        VFREE(iface_vect);
    }
    {
        static const int_register_interface_t int_register_interface = {
        .all_registers = &_DML_PIFACE_d__int_register__all_registers,
        .get_name = &_DML_PIFACE_d__int_register__get_name,
        .get_number = &_DML_PIFACE_d__int_register__get_number,
        .read = &_DML_PIFACE_d__int_register__read,
        .register_info = &_DML_PIFACE_d__int_register__register_info,
        .write = &_DML_PIFACE_d__int_register__write,
    };
        SIM_register_interface(_port_class_d, "int_register", &int_register_interface);
        static const int_register_interface_t ifaces[2] = {{
        .all_registers = &_DML_IFACE_d__int_register__all_registers__0,
        .get_name = &_DML_IFACE_d__int_register__get_name__0,
        .get_number = &_DML_IFACE_d__int_register__get_number__0,
        .read = &_DML_IFACE_d__int_register__read__0,
        .register_info = &_DML_IFACE_d__int_register__register_info__0,
        .write = &_DML_IFACE_d__int_register__write__0,
    },
{
        .all_registers = &_DML_IFACE_d__int_register__all_registers__1,
        .get_name = &_DML_IFACE_d__int_register__get_name__1,
        .get_number = &_DML_IFACE_d__int_register__get_number__1,
        .read = &_DML_IFACE_d__int_register__read__1,
        .register_info = &_DML_IFACE_d__int_register__register_info__1,
        .write = &_DML_IFACE_d__int_register__write__1,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 2; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "int_register", &iface_vect, "d", NULL);
        VFREE(iface_vect);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_d__io_memory__operation,
    };
        SIM_register_interface(_port_class_d, "io_memory", &io_memory_interface);
        static const io_memory_interface_t ifaces[2] = {{
        .operation = &_DML_IFACE_d__io_memory__operation__0,
    },
{
        .operation = &_DML_IFACE_d__io_memory__operation__1,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 2; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "io_memory", &iface_vect, "d", NULL);
        VFREE(iface_vect);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_d__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_d__register_view__description,
        .get_register_value = &_DML_PIFACE_d__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_d__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_d__register_view__register_info,
        .set_register_value = &_DML_PIFACE_d__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_d, "register_view", &register_view_interface);
        static const register_view_interface_t ifaces[2] = {{
        .big_endian_bitorder = &_DML_IFACE_d__register_view__big_endian_bitorder__0,
        .description = &_DML_IFACE_d__register_view__description__0,
        .get_register_value = &_DML_IFACE_d__register_view__get_register_value__0,
        .number_of_registers = &_DML_IFACE_d__register_view__number_of_registers__0,
        .register_info = &_DML_IFACE_d__register_view__register_info__0,
        .set_register_value = &_DML_IFACE_d__register_view__set_register_value__0,
    },
{
        .big_endian_bitorder = &_DML_IFACE_d__register_view__big_endian_bitorder__1,
        .description = &_DML_IFACE_d__register_view__description__1,
        .get_register_value = &_DML_IFACE_d__register_view__get_register_value__1,
        .number_of_registers = &_DML_IFACE_d__register_view__number_of_registers__1,
        .register_info = &_DML_IFACE_d__register_view__register_info__1,
        .set_register_value = &_DML_IFACE_d__register_view__set_register_value__1,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 2; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "register_view", &iface_vect, "d", NULL);
        VFREE(iface_vect);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_d__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_d__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_d, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t ifaces[2] = {{
        .register_names = &_DML_IFACE_d__register_view_catalog__register_names__0,
        .register_offsets = &_DML_IFACE_d__register_view_catalog__register_offsets__0,
    },
{
        .register_names = &_DML_IFACE_d__register_view_catalog__register_names__1,
        .register_offsets = &_DML_IFACE_d__register_view_catalog__register_offsets__1,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 2; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "register_view_catalog", &iface_vect, "d", NULL);
        VFREE(iface_vect);
    }

    const char *const log_groups[] = {
        "Register_Read",
        "Register_Write",
        NULL
    };
    SIM_log_register_groups(class, log_groups);
    SIM_log_register_groups(_port_class_a, log_groups);
    SIM_log_register_groups(_port_class_b, log_groups);
    SIM_log_register_groups(_port_class_c, log_groups);
    SIM_log_register_groups(_port_class_d, log_groups);

    _startup_calls();
    return class;
}

static void _initialize_vtable_hts(void)
{
}
static void __attribute__((optimize("O0")))
_tinit_object(struct _object *_ret)
{
}
static void __attribute__((optimize("O0"))) _initialize_traits0(void)
{
    _tinit_object(&_tr__dev__object);
    _tinit_object(&_tr_a__object);
    _tinit_object(&_tr_a_bank_instrumentation_subscribe__object);
    _tinit_object(&_tr_a_flag__object);
    _tinit_object(&_tr_a_instrumentation_order__object);
    _tinit_object(&_tr_a_int_register__object);
    _tinit_object(&_tr_a_io_memory__object);
    _tinit_object(&_tr_a_register_view__object);
    _tinit_object(&_tr_a_register_view_catalog__object);
    _tinit_object(&_tr_alttest__object);
    _tinit_object(&_tr_b__object);
    _tinit_object(&_tr_b_bank_instrumentation_subscribe__object);
    _tinit_object(&_tr_b_flag__object);
    _tinit_object(&_tr_b_instrumentation_order__object);
    _tinit_object(&_tr_b_int_register__object);
    _tinit_object(&_tr_b_io_memory__object);
    _tinit_object(&_tr_b_register_view__object);
    _tinit_object(&_tr_b_register_view_catalog__object);
    _tinit_object(&_tr_c__object);
    _tinit_object(&_tr_c_bank_instrumentation_subscribe__object);
}
static void __attribute__((optimize("O0"))) _initialize_traits1(void)
{
    _tinit_object(&_tr_c_flag__object);
    _tinit_object(&_tr_c_instrumentation_order__object);
    _tinit_object(&_tr_c_int_register__object);
    _tinit_object(&_tr_c_io_memory__object);
    _tinit_object(&_tr_c_register_view__object);
    _tinit_object(&_tr_c_register_view_catalog__object);
    _tinit_object(&_tr_d__object);
    _tinit_object(&_tr_d_bank_instrumentation_subscribe__object);
    _tinit_object(&_tr_d_flag__object);
    _tinit_object(&_tr_d_instrumentation_order__object);
    _tinit_object(&_tr_d_int_register__object);
    _tinit_object(&_tr_d_io_memory__object);
    _tinit_object(&_tr_d_register_view__object);
    _tinit_object(&_tr_d_register_view_catalog__object);
}
static void __attribute__((optimize("O0"))) _initialize_traits(void)
{
    _initialize_traits0();
    _initialize_traits1();
}
static const _vtable_list_t *const _each__object UNUSED = NULL;
static void _initialize_typeseq_after_on_hook_hts(void)
{
}
static void _simple_event_0_callback(conf_object_t *_obj, lang_void *_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _simple_event_data_t *data = (_simple_event_data_t *)_data;
    if (_DML_M_a__m(_dev))
    SIM_LOG_ERROR(_dev->a._obj, 0, "Uncaught DML exception");
    if (data) {
        _free_simple_event_data(*data);
        MM_FREE(data);
    }
}

static void _simple_event_1_callback(conf_object_t *_obj, lang_void *_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _simple_event_data_t *data = (_simple_event_data_t *)_data;
    if (_DML_M_b__m(_dev))
    SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
    if (data) {
        _free_simple_event_data(*data);
        MM_FREE(data);
    }
}

static void _simple_event_2_callback(conf_object_t *_obj, lang_void *_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _simple_event_data_t *data = (_simple_event_data_t *)_data;
    if (!data) {const char *msg = "Failed deserialization of after event data. Using emergency indices/arguments.";
        VT_critical_error(msg, msg);
    }const uint32 *_indices = data ? data->indices : (const uint32 [1]) { 0 };
    if (_DML_M_c__m(_dev, _indices[0]))
    SIM_LOG_ERROR(_dev->c._obj[_indices[0]], 0, "Uncaught DML exception");
    if (data) {
        _free_simple_event_data(*data);
        MM_FREE(data);
    }
}

static attr_value_t _simple_event_2_get_value(conf_object_t *_obj, lang_void *data)
{
    return _serialize_simple_event_data(1, NULL, _id_infos, (_simple_event_data_t *)data);
}

static lang_void *_simple_event_2_set_value(conf_object_t *_obj, attr_value_t val)
{
    _simple_event_data_t *out;
    set_error_t error = _deserialize_simple_event_data((const uint32 []) {2}, 1, 0, NULL, &_id_info_ht, val, &out);
    if (error != Sim_Set_Ok) {
        out = NULL;
    }
    return (lang_void *) out;
}

static void _simple_event_3_callback(conf_object_t *_obj, lang_void *_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _simple_event_data_t *data = (_simple_event_data_t *)_data;
    if (!data) {const char *msg = "Failed deserialization of after event data. Using emergency indices/arguments.";
        VT_critical_error(msg, msg);
    }const uint32 *_indices = data ? data->indices : (const uint32 [1]) { 0 };
    if (_DML_M_d__m(_dev, _indices[0]))
    SIM_LOG_ERROR(_dev->d._obj[_indices[0]], 0, "Uncaught DML exception");
    if (data) {
        _free_simple_event_data(*data);
        MM_FREE(data);
    }
}

static attr_value_t _simple_event_3_get_value(conf_object_t *_obj, lang_void *data)
{
    return _serialize_simple_event_data(1, NULL, _id_infos, (_simple_event_data_t *)data);
}

static lang_void *_simple_event_3_set_value(conf_object_t *_obj, attr_value_t val)
{
    _simple_event_data_t *out;
    set_error_t error = _deserialize_simple_event_data((const uint32 []) {2}, 1, 0, NULL, &_id_info_ht, val, &out);
    if (error != Sim_Set_Ok) {
        out = NULL;
    }
    return (lang_void *) out;
}

static attr_value_t _simple_event_only_domains_get_value(conf_object_t *_obj, lang_void *data)
{
    return _serialize_simple_event_data(0, NULL, _id_infos, (_simple_event_data_t *)data);
}

static lang_void *_simple_event_only_domains_set_value(conf_object_t *_obj, attr_value_t val)
{
    _simple_event_data_t *out;
    set_error_t error = _deserialize_simple_event_data(NULL, 0, 0, NULL, &_id_info_ht, val, &out);
    if (error != Sim_Set_Ok) {
        out = NULL;
    }
    return out;
}

static void _cancel_simple_delay_events(conf_object_t *_obj, conf_object_t *_clock, const _identity_t *_domain)
{
    int (*_pred)(lang_void *, lang_void *) UNUSED = _domain ? _simple_event_predicate : NULL;
    SIM_event_cancel_time(_clock, _evclass_a_m, _obj, _pred, (lang_void *)_domain);
    SIM_event_cancel_time(_clock, _evclass_b_m, _obj, _pred, (lang_void *)_domain);
    SIM_event_cancel_time(_clock, _evclass_c_m, _obj, _pred, (lang_void *)_domain);
    SIM_event_cancel_time(_clock, _evclass_d_m, _obj, _pred, (lang_void *)_domain);
}
static void _cancel_simple_events(conf_object_t *_obj, _identity_t _domain)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (!SIM_marked_for_deletion(_obj) && SIM_object_clock(_obj)) {
        _cancel_simple_delay_events(_obj, SIM_object_clock(_obj), &_domain);
        _cancel_simple_delay_events(_obj, SIM_picosecond_clock(_obj), &_domain);
    }
    _DML_cancel_afters_in_detached_hook_queues(_dev->_detached_hook_queue_stack, _domain);
}

static void _initialize_identity_ht(void)
{
    ht_insert_str(&_id_info_ht, "test", &_id_infos[0]);
    for (uint64 i = 0; i < 34; ++i) {
        ht_insert_str(&_id_info_ht, _id_infos[i].logname, &_id_infos[i]);
    }
}
static void _register_events(conf_class_t *class)
{
    _evclass_a_m = SIM_register_event("a.m", class, 0, _simple_event_0_callback, _destroy_simple_event_data, _simple_event_only_domains_get_value, _simple_event_only_domains_set_value, NULL);
    _evclass_b_m = SIM_register_event("b.m", class, 0, _simple_event_1_callback, _destroy_simple_event_data, _simple_event_only_domains_get_value, _simple_event_only_domains_set_value, NULL);
    _evclass_c_m = SIM_register_event("c[$i].m", class, 0, _simple_event_2_callback, _destroy_simple_event_data, _simple_event_2_get_value, _simple_event_2_set_value, NULL);
    _evclass_d_m = SIM_register_event("d[$i].m", class, 0, _simple_event_3_callback, _destroy_simple_event_data, _simple_event_3_get_value, _simple_event_3_set_value, NULL);
}

static void _init_port_objs(test_t *_dev)
{
    _dev->a._obj = _init_port_object(&_dev->obj, "bank.a", 0, NULL);
    _dev->b._obj = _init_port_object(&_dev->obj, "bank.b", 0, NULL);
    for (int _i0 = 0; _i0 < 2; ++_i0) {
        strbuf_t portname = sb_newf("bank.c[%d]", _i0);
        _dev->c._obj[_i0] = _init_port_object(&_dev->obj, sb_str(&portname), 1, _indices_[_i0]);
        sb_free(&portname);
    }
    for (int _i0 = 0; _i0 < 2; ++_i0) {
        strbuf_t portname = sb_newf("bank.d[%d]", _i0);
        _dev->d._obj[_i0] = _init_port_object(&_dev->obj, sb_str(&portname), 1, _indices_[_i0]);
        sb_free(&portname);
    }
}
static void _init_static_vars(test_t *_dev)
{
}

// DML serialization functions
static UNUSED bool hard_reset(test_t *_dev)
{
    return _DML_M_hard_reset(_dev);
}
static UNUSED bool soft_reset(test_t *_dev)
{
    return _DML_M_soft_reset(_dev);
}
static const uint32 _indices_[2][1] UNUSED = {{0},
    {1}};

