
*** Running vivado
    with args -log top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Fri Dec 12 19:03:17 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source top_module.tcl -notrace
create_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 493.012 ; gain = 213.000
Command: read_checkpoint -auto_incremental -incremental E:/Verilog/Combinational_pipeline/Combinational_pipeline.srcs/utils_1/imports/synth_1/top_module.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/Verilog/Combinational_pipeline/Combinational_pipeline.srcs/utils_1/imports/synth_1/top_module.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18276
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1001.023 ; gain = 494.992
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [E:/Verilog/Combinational_pipeline/Combinational_pipeline.srcs/sources_1/new/top_module.v:18]
INFO: [Synth 8-6157] synthesizing module 'generator' [E:/Verilog/Combinational_pipeline/Combinational_pipeline.srcs/sources_1/new/generator.v:18]
INFO: [Synth 8-6155] done synthesizing module 'generator' (0#1) [E:/Verilog/Combinational_pipeline/Combinational_pipeline.srcs/sources_1/new/generator.v:18]
INFO: [Synth 8-6157] synthesizing module 'logic_processor_unit' [E:/Verilog/Combinational_pipeline/Combinational_pipeline.srcs/sources_1/new/logical_processor_unit.v:18]
INFO: [Synth 8-6155] done synthesizing module 'logic_processor_unit' (0#1) [E:/Verilog/Combinational_pipeline/Combinational_pipeline.srcs/sources_1/new/logical_processor_unit.v:18]
INFO: [Synth 8-6157] synthesizing module 'logic_checker' [E:/Verilog/Combinational_pipeline/Combinational_pipeline.srcs/sources_1/new/logic_checker.v:17]
INFO: [Synth 8-6155] done synthesizing module 'logic_checker' (0#1) [E:/Verilog/Combinational_pipeline/Combinational_pipeline.srcs/sources_1/new/logic_checker.v:17]
WARNING: [Synth 8-7071] port 'o_d1' of module 'logic_checker' is unconnected for instance 'check_inst_1' [E:/Verilog/Combinational_pipeline/Combinational_pipeline.srcs/sources_1/new/top_module.v:47]
WARNING: [Synth 8-7023] instance 'check_inst_1' of module 'logic_checker' has 8 connections declared, but only 7 given [E:/Verilog/Combinational_pipeline/Combinational_pipeline.srcs/sources_1/new/top_module.v:47]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (0#1) [E:/Verilog/Combinational_pipeline/Combinational_pipeline.srcs/sources_1/new/top_module.v:18]
WARNING: [Synth 8-7129] Port i_rst in module logic_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rst in module logic_processor_unit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1106.941 ; gain = 600.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1106.941 ; gain = 600.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1106.941 ; gain = 600.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1106.941 ; gain = 600.910
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top_module has port o_valid driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1301.684 ; gain = 795.652
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1301.684 ; gain = 795.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\lpu_inst_1/o_w1_reg[7]__0 ) from module (top_module) as it is equivalent to (\lpu_inst_1/o_w1_reg[7] ) and driving same net [E:/Verilog/Combinational_pipeline/Combinational_pipeline.srcs/sources_1/new/logical_processor_unit.v:31]
INFO: [Synth 8-4765] Removing register instance (\lpu_inst_1/o_w1_reg[6]__0 ) from module (top_module) as it is equivalent to (\lpu_inst_1/o_w1_reg[6] ) and driving same net [E:/Verilog/Combinational_pipeline/Combinational_pipeline.srcs/sources_1/new/logical_processor_unit.v:31]
INFO: [Synth 8-4765] Removing register instance (\lpu_inst_1/o_w1_reg[5]__0 ) from module (top_module) as it is equivalent to (\lpu_inst_1/o_w1_reg[5] ) and driving same net [E:/Verilog/Combinational_pipeline/Combinational_pipeline.srcs/sources_1/new/logical_processor_unit.v:31]
INFO: [Synth 8-4765] Removing register instance (\lpu_inst_1/o_w1_reg[4]__0 ) from module (top_module) as it is equivalent to (\lpu_inst_1/o_w1_reg[4] ) and driving same net [E:/Verilog/Combinational_pipeline/Combinational_pipeline.srcs/sources_1/new/logical_processor_unit.v:31]
INFO: [Synth 8-4765] Removing register instance (\lpu_inst_1/o_w1_reg[3]__0 ) from module (top_module) as it is equivalent to (\lpu_inst_1/o_w1_reg[3] ) and driving same net [E:/Verilog/Combinational_pipeline/Combinational_pipeline.srcs/sources_1/new/logical_processor_unit.v:31]
INFO: [Synth 8-4765] Removing register instance (\lpu_inst_1/o_w1_reg[2]__0 ) from module (top_module) as it is equivalent to (\lpu_inst_1/o_w1_reg[2] ) and driving same net [E:/Verilog/Combinational_pipeline/Combinational_pipeline.srcs/sources_1/new/logical_processor_unit.v:31]
INFO: [Synth 8-4765] Removing register instance (\lpu_inst_1/o_w1_reg[1]__0 ) from module (top_module) as it is equivalent to (\lpu_inst_1/o_w1_reg[1] ) and driving same net [E:/Verilog/Combinational_pipeline/Combinational_pipeline.srcs/sources_1/new/logical_processor_unit.v:31]
INFO: [Synth 8-4765] Removing register instance (\lpu_inst_1/o_w1_reg[0]__0 ) from module (top_module) as it is equivalent to (\lpu_inst_1/o_w1_reg[0] ) and driving same net [E:/Verilog/Combinational_pipeline/Combinational_pipeline.srcs/sources_1/new/logical_processor_unit.v:31]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1301.684 ; gain = 795.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1517.117 ; gain = 1011.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1517.117 ; gain = 1011.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1517.117 ; gain = 1011.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1517.117 ; gain = 1011.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1517.117 ; gain = 1011.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1517.117 ; gain = 1011.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    17|
|3     |LUT1   |     2|
|4     |LUT2   |    24|
|5     |LUT3   |     8|
|6     |LUT6   |     3|
|7     |FDRE   |   113|
|8     |IBUF   |     2|
|9     |OBUF   |    34|
+------+-------+------+

Report Instance Areas: 
+------+------------------+---------------------+------+
|      |Instance          |Module               |Cells |
+------+------------------+---------------------+------+
|1     |top               |                     |   204|
|2     |  check_inst_1    |logic_checker        |    54|
|3     |  data_gen_inst_1 |generator            |    49|
|4     |  lpu_inst_1      |logic_processor_unit |    64|
+------+------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1517.117 ; gain = 1011.086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1517.117 ; gain = 1011.086
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1517.117 ; gain = 1011.086
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1532.215 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1644.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 86ef74b4
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1644.438 ; gain = 1144.418
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1644.438 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Verilog/Combinational_pipeline/Combinational_pipeline.runs/synth_1/top_module.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 12 19:04:12 2025...
