// Seed: 1899345426
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_9;
  ;
  always force id_4 = 1'b0;
endmodule
module module_1 #(
    parameter id_7 = 32'd81
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8
);
  output tri id_8;
  inout wire _id_7;
  output logic [7:0] id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_5,
      id_3,
      id_4,
      id_1,
      id_8,
      id_4
  );
  assign id_8 = 1;
  logic [1 : id_7] id_9;
  ;
  assign id_6[-1 :-1] = id_2;
  logic id_10;
  ;
endmodule
