// Seed: 1499351402
`timescale 1 ps / 1 ps
`define pp_7 0
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output id_7;
  inout id_6;
  input id_5;
  output id_4;
  output id_3;
  inout id_2;
  inout id_1;
  assign id_7 = 1'd0;
  initial id_6[1] = 1;
  for (id_7 = 1'b0; 1; id_2 = 1) begin
    defparam id_8.id_9 = 1;
    logic id_10;
  end
  logic id_11;
  type_16(
      1, 1, id_4
  );
  logic id_12;
  reg   id_13;
  always begin
    id_4 <= id_13;
    if (id_2) @* id_12 = 1 == id_11;
  end
  always begin
    id_3 = id_7;
  end
endmodule
`timescale 1ps / 1ps
