Analysis & Synthesis report for Lab3
Tue May 10 01:13:47 2011
Quartus II Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Lab3|Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|m_next
 12. State Machine - |Lab3|Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|m_state
 13. State Machine - |Lab3|Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|i_next
 14. State Machine - |Lab3|Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|i_state
 15. State Machine - |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|Lab3_SOPC_clock_2_master_FSM:master_FSM|master_state
 16. State Machine - |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|Lab3_SOPC_clock_2_slave_FSM:slave_FSM|slave_state
 17. State Machine - |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|Lab3_SOPC_clock_1_master_FSM:master_FSM|master_state
 18. State Machine - |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|Lab3_SOPC_clock_1_slave_FSM:slave_FSM|slave_state
 19. State Machine - |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|Lab3_SOPC_clock_0_master_FSM:master_FSM|master_state
 20. State Machine - |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|Lab3_SOPC_clock_0_slave_FSM:slave_FSM|slave_state
 21. State Machine - |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|DRsize
 22. Registers Protected by Synthesis
 23. Registers Removed During Synthesis
 24. Removed Registers Triggering Further Register Optimizations
 25. General Register Statistics
 26. Inverted Register Statistics
 27. Multiplexer Restructuring Statistics (Restructuring Performed)
 28. Source assignments for Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_ic_data_module:CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated
 29. Source assignments for Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_ic_tag_module:CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_41g1:auto_generated
 30. Source assignments for Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_bht_module:CPU_bht|altsyncram:the_altsyncram|altsyncram_pkf1:auto_generated
 31. Source assignments for Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_register_bank_a_module:CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_p2f1:auto_generated
 32. Source assignments for Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_register_bank_b_module:CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_q2f1:auto_generated
 33. Source assignments for Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_tag_module:CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_p9f1:auto_generated
 34. Source assignments for Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_data_module:CPU_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated
 35. Source assignments for Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_victim_module:CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated
 36. Source assignments for Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_mult_cell:the_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
 37. Source assignments for Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_mult_cell:the_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
 38. Source assignments for Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated
 39. Source assignments for Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated
 40. Source assignments for Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 41. Source assignments for Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 42. Source assignments for Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 43. Source assignments for Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 44. Source assignments for Lab3_SOPC:sopc_module|Flash_bridge_avalon_slave_arbitrator:the_Flash_bridge_avalon_slave
 45. Source assignments for Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_w:the_JTAG_controller_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 46. Source assignments for Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_r:the_JTAG_controller_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 47. Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0
 48. Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
 49. Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
 50. Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
 51. Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
 52. Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|Lab3_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe
 53. Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1
 54. Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer
 55. Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1
 56. Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2
 57. Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3
 58. Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|Lab3_SOPC_clock_1_bit_pipe:endofpacket_bit_pipe
 59. Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2
 60. Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer
 61. Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1
 62. Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2
 63. Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3
 64. Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|Lab3_SOPC_clock_2_bit_pipe:endofpacket_bit_pipe
 65. Source assignments for Lab3_SOPC:sopc_module|PLL:the_PLL
 66. Source assignments for Lab3_SOPC:sopc_module|PLL:the_PLL|PLL_stdsync_sv6:stdsync2|PLL_dffpipe_l2c:dffpipe3
 67. Source assignments for Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller
 68. Source assignments for Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave
 69. Source assignments for Lab3_SOPC:sopc_module|on_chip_memory:the_on_chip_memory|altsyncram:the_altsyncram|altsyncram_q0c1:auto_generated
 70. Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_reset_clock_to_CPU_domain_synch_module:Lab3_SOPC_reset_clock_to_CPU_domain_synch
 71. Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_reset_clock_from_board_domain_synch_module:Lab3_SOPC_reset_clock_from_board_domain_synch
 72. Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_reset_clock_to_SDRAM_domain_synch_module:Lab3_SOPC_reset_clock_to_SDRAM_domain_synch
 73. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_ic_data_module:CPU_ic_data
 74. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_ic_data_module:CPU_ic_data|altsyncram:the_altsyncram
 75. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_ic_tag_module:CPU_ic_tag
 76. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_ic_tag_module:CPU_ic_tag|altsyncram:the_altsyncram
 77. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_bht_module:CPU_bht
 78. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_bht_module:CPU_bht|altsyncram:the_altsyncram
 79. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_register_bank_a_module:CPU_register_bank_a
 80. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_register_bank_a_module:CPU_register_bank_a|altsyncram:the_altsyncram
 81. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_register_bank_b_module:CPU_register_bank_b
 82. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_register_bank_b_module:CPU_register_bank_b|altsyncram:the_altsyncram
 83. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_tag_module:CPU_dc_tag
 84. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_tag_module:CPU_dc_tag|altsyncram:the_altsyncram
 85. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_data_module:CPU_dc_data
 86. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_data_module:CPU_dc_data|altsyncram:the_altsyncram
 87. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_victim_module:CPU_dc_victim
 88. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_victim_module:CPU_dc_victim|altsyncram:the_altsyncram
 89. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_mult_cell:the_CPU_mult_cell|altmult_add:the_altmult_add_part_1
 90. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_mult_cell:the_CPU_mult_cell|altmult_add:the_altmult_add_part_2
 91. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component
 92. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 93. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component
 94. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 95. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 96. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 97. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 98. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 99. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CPU_jtag_debug_module_phy
100. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_w:the_JTAG_controller_scfifo_w|scfifo:wfifo
101. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_r:the_JTAG_controller_scfifo_r|scfifo:rfifo
102. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic
103. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
104. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
105. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
106. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
107. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer
108. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1
109. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2
110. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3
111. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer
112. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1
113. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2
114. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3
115. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|PLL:the_PLL|altpll:sd1
116. Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|on_chip_memory:the_on_chip_memory|altsyncram:the_altsyncram
117. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
118. altsyncram Parameter Settings by Entity Instance
119. altmult_add Parameter Settings by Entity Instance
120. scfifo Parameter Settings by Entity Instance
121. altpll Parameter Settings by Entity Instance
122. Port Connectivity Checks: "Lab3_SOPC:sopc_module|Lab3_SOPC_reset_clock_to_SDRAM_domain_synch_module:Lab3_SOPC_reset_clock_to_SDRAM_domain_synch"
123. Port Connectivity Checks: "Lab3_SOPC:sopc_module|Lab3_SOPC_reset_clock_from_board_domain_synch_module:Lab3_SOPC_reset_clock_from_board_domain_synch"
124. Port Connectivity Checks: "Lab3_SOPC:sopc_module|Lab3_SOPC_reset_clock_to_CPU_domain_synch_module:Lab3_SOPC_reset_clock_to_CPU_domain_synch"
125. Port Connectivity Checks: "Lab3_SOPC:sopc_module|sysid:the_sysid"
126. Port Connectivity Checks: "Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|SDRAM_controller_input_efifo_module:the_SDRAM_controller_input_efifo_module"
127. Port Connectivity Checks: "Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|rdv_fifo_for_Lab3_SOPC_clock_2_out_to_SDRAM_controller_s1_module:rdv_fifo_for_Lab3_SOPC_clock_2_out_to_SDRAM_controller_s1"
128. Port Connectivity Checks: "Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|rdv_fifo_for_Lab3_SOPC_clock_1_out_to_SDRAM_controller_s1_module:rdv_fifo_for_Lab3_SOPC_clock_1_out_to_SDRAM_controller_s1"
129. Port Connectivity Checks: "Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2"
130. Port Connectivity Checks: "Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2_in_arbitrator:the_Lab3_SOPC_clock_2_in"
131. Port Connectivity Checks: "Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1"
132. Port Connectivity Checks: "Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1_in_arbitrator:the_Lab3_SOPC_clock_1_in"
133. Port Connectivity Checks: "Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0"
134. Port Connectivity Checks: "Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0_in_arbitrator:the_Lab3_SOPC_clock_0_in"
135. Port Connectivity Checks: "Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic"
136. Port Connectivity Checks: "Lab3_SOPC:sopc_module|JTAG_controller_avalon_jtag_slave_arbitrator:the_JTAG_controller_avalon_jtag_slave"
137. Port Connectivity Checks: "Lab3_SOPC:sopc_module"
138. Elapsed Time Per Partition
139. Analysis & Synthesis Messages
140. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May 10 01:13:47 2011          ;
; Quartus II Version                 ; 10.1 Build 197 01/19/2011 SP 1 SJ Full Version ;
; Revision Name                      ; Lab3                                           ;
; Top-level Entity Name              ; Lab3                                           ;
; Family                             ; Cyclone II                                     ;
; Total logic elements               ; 5,717                                          ;
;     Total combinational functions  ; 4,402                                          ;
;     Dedicated logic registers      ; 3,328                                          ;
; Total registers                    ; 3328                                           ;
; Total pins                         ; 530                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 305,472                                        ;
; Embedded Multiplier 9-bit elements ; 4                                              ;
; Total PLLs                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; Lab3               ; Lab3               ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+-------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                             ;
+-------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------+
; PLL.v                               ; yes             ; User Verilog HDL File                  ; C:/EECS2002/Lab3/PLL.v                                                   ;
; seg7.v                              ; yes             ; User Verilog HDL File                  ; C:/EECS2002/Lab3/seg7.v                                                  ;
; seven_segment_displays_controller.v ; yes             ; User Verilog HDL File                  ; C:/EECS2002/Lab3/seven_segment_displays_controller.v                     ;
; ltm.v                               ; yes             ; User Verilog HDL File                  ; C:/EECS2002/Lab3/ltm.v                                                   ;
; LTM_controller.v                    ; yes             ; User Verilog HDL File                  ; C:/EECS2002/Lab3/LTM_controller.v                                        ;
; lab3.v                              ; yes             ; Auto-Found Verilog HDL File            ; C:/EECS2002/Lab3/lab3.v                                                  ;
; lab3_sopc.v                         ; yes             ; Auto-Found Verilog HDL File            ; C:/EECS2002/Lab3/lab3_sopc.v                                             ;
; cpu.v                               ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/EECS2002/Lab3/cpu.v                                                   ;
; cpu_test_bench.v                    ; yes             ; Auto-Found Verilog HDL File            ; C:/EECS2002/Lab3/cpu_test_bench.v                                        ;
; altsyncram.tdf                      ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/altsyncram.tdf            ;
; db/altsyncram_qed1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/EECS2002/Lab3/db/altsyncram_qed1.tdf                                  ;
; db/altsyncram_41g1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/EECS2002/Lab3/db/altsyncram_41g1.tdf                                  ;
; CPU_ic_tag_ram.mif                  ; yes             ; Auto-Found Memory Initialization File  ; C:/EECS2002/Lab3/CPU_ic_tag_ram.mif                                      ;
; db/altsyncram_pkf1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/EECS2002/Lab3/db/altsyncram_pkf1.tdf                                  ;
; CPU_bht_ram.mif                     ; yes             ; Auto-Found Memory Initialization File  ; C:/EECS2002/Lab3/CPU_bht_ram.mif                                         ;
; db/altsyncram_p2f1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/EECS2002/Lab3/db/altsyncram_p2f1.tdf                                  ;
; CPU_rf_ram_a.mif                    ; yes             ; Auto-Found Memory Initialization File  ; C:/EECS2002/Lab3/CPU_rf_ram_a.mif                                        ;
; db/altsyncram_q2f1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/EECS2002/Lab3/db/altsyncram_q2f1.tdf                                  ;
; CPU_rf_ram_b.mif                    ; yes             ; Auto-Found Memory Initialization File  ; C:/EECS2002/Lab3/CPU_rf_ram_b.mif                                        ;
; db/altsyncram_p9f1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/EECS2002/Lab3/db/altsyncram_p9f1.tdf                                  ;
; CPU_dc_tag_ram.mif                  ; yes             ; Auto-Found Memory Initialization File  ; C:/EECS2002/Lab3/CPU_dc_tag_ram.mif                                      ;
; db/altsyncram_29f1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/EECS2002/Lab3/db/altsyncram_29f1.tdf                                  ;
; db/altsyncram_9vc1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/EECS2002/Lab3/db/altsyncram_9vc1.tdf                                  ;
; cpu_mult_cell.v                     ; yes             ; Auto-Found Verilog HDL File            ; C:/EECS2002/Lab3/cpu_mult_cell.v                                         ;
; altmult_add.tdf                     ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/altmult_add.tdf           ;
; db/mult_add_4cr2.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/EECS2002/Lab3/db/mult_add_4cr2.tdf                                    ;
; db/ded_mult_2o81.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/EECS2002/Lab3/db/ded_mult_2o81.tdf                                    ;
; db/dffpipe_93c.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/EECS2002/Lab3/db/dffpipe_93c.tdf                                      ;
; db/mult_add_6cr2.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/EECS2002/Lab3/db/mult_add_6cr2.tdf                                    ;
; db/altsyncram_t072.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/EECS2002/Lab3/db/altsyncram_t072.tdf                                  ;
; CPU_ociram_default_contents.mif     ; yes             ; Auto-Found Memory Initialization File  ; C:/EECS2002/Lab3/CPU_ociram_default_contents.mif                         ;
; cpu_oci_test_bench.v                ; yes             ; Auto-Found Verilog HDL File            ; C:/EECS2002/Lab3/cpu_oci_test_bench.v                                    ;
; db/altsyncram_e502.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/EECS2002/Lab3/db/altsyncram_e502.tdf                                  ;
; cpu_jtag_debug_module_wrapper.v     ; yes             ; Auto-Found Verilog HDL File            ; C:/EECS2002/Lab3/cpu_jtag_debug_module_wrapper.v                         ;
; cpu_jtag_debug_module_tck.v         ; yes             ; Auto-Found Verilog HDL File            ; C:/EECS2002/Lab3/cpu_jtag_debug_module_tck.v                             ;
; altera_std_synchronizer.v           ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/altera_std_synchronizer.v ;
; cpu_jtag_debug_module_sysclk.v      ; yes             ; Auto-Found Verilog HDL File            ; C:/EECS2002/Lab3/cpu_jtag_debug_module_sysclk.v                          ;
; sld_virtual_jtag_basic.v            ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v  ;
; jtag_controller.v                   ; yes             ; Auto-Found Verilog HDL File            ; C:/EECS2002/Lab3/jtag_controller.v                                       ;
; scfifo.tdf                          ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf                ;
; db/scfifo_1n21.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/EECS2002/Lab3/db/scfifo_1n21.tdf                                      ;
; db/a_dpfifo_8t21.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/EECS2002/Lab3/db/a_dpfifo_8t21.tdf                                    ;
; db/a_fefifo_7cf.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/EECS2002/Lab3/db/a_fefifo_7cf.tdf                                     ;
; db/cntr_rj7.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/EECS2002/Lab3/db/cntr_rj7.tdf                                         ;
; db/dpram_5h21.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/EECS2002/Lab3/db/dpram_5h21.tdf                                       ;
; db/altsyncram_9tl1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/EECS2002/Lab3/db/altsyncram_9tl1.tdf                                  ;
; db/cntr_fjb.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/EECS2002/Lab3/db/cntr_fjb.tdf                                         ;
; alt_jtag_atlantic.v                 ; yes             ; Encrypted Megafunction                 ; c:/altera/10.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v       ;
; lcd_controller.v                    ; yes             ; Auto-Found Verilog HDL File            ; C:/EECS2002/Lab3/lcd_controller.v                                        ;
; lab3_sopc_clock_0.v                 ; yes             ; Auto-Found Verilog HDL File            ; C:/EECS2002/Lab3/lab3_sopc_clock_0.v                                     ;
; lab3_sopc_clock_1.v                 ; yes             ; Auto-Found Verilog HDL File            ; C:/EECS2002/Lab3/lab3_sopc_clock_1.v                                     ;
; lab3_sopc_clock_2.v                 ; yes             ; Auto-Found Verilog HDL File            ; C:/EECS2002/Lab3/lab3_sopc_clock_2.v                                     ;
; altpll.tdf                          ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/altpll.tdf                ;
; sdram_controller.v                  ; yes             ; Auto-Found Verilog HDL File            ; C:/EECS2002/Lab3/sdram_controller.v                                      ;
; green_leds_controller.v             ; yes             ; Auto-Found Verilog HDL File            ; C:/EECS2002/Lab3/green_leds_controller.v                                 ;
; on_chip_memory.v                    ; yes             ; Auto-Found Verilog HDL File            ; C:/EECS2002/Lab3/on_chip_memory.v                                        ;
; db/altsyncram_q0c1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/EECS2002/Lab3/db/altsyncram_q0c1.tdf                                  ;
; on_chip_memory.hex                  ; yes             ; Auto-Found Memory Initialization File  ; C:/EECS2002/Lab3/on_chip_memory.hex                                      ;
; db/decode_1oa.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/EECS2002/Lab3/db/decode_1oa.tdf                                       ;
; db/mux_ujb.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/EECS2002/Lab3/db/mux_ujb.tdf                                          ;
; push_button_switches_controller.v   ; yes             ; Auto-Found Verilog HDL File            ; C:/EECS2002/Lab3/push_button_switches_controller.v                       ;
; red_leds_controller.v               ; yes             ; Auto-Found Verilog HDL File            ; C:/EECS2002/Lab3/red_leds_controller.v                                   ;
; sysid.v                             ; yes             ; Auto-Found Verilog HDL File            ; C:/EECS2002/Lab3/sysid.v                                                 ;
; system_clock_timer.v                ; yes             ; Auto-Found Verilog HDL File            ; C:/EECS2002/Lab3/system_clock_timer.v                                    ;
; timestamp_timer.v                   ; yes             ; Auto-Found Verilog HDL File            ; C:/EECS2002/Lab3/timestamp_timer.v                                       ;
; toggle_switches_controller.v        ; yes             ; Auto-Found Verilog HDL File            ; C:/EECS2002/Lab3/toggle_switches_controller.v                            ;
; sld_hub.vhd                         ; yes             ; Encrypted Megafunction                 ; c:/altera/10.1/quartus/libraries/megafunctions/sld_hub.vhd               ;
; sld_rom_sr.vhd                      ; yes             ; Encrypted Megafunction                 ; c:/altera/10.1/quartus/libraries/megafunctions/sld_rom_sr.vhd            ;
+-------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                      ;
+---------------------------------------------+----------------------------------------------------+
; Resource                                    ; Usage                                              ;
+---------------------------------------------+----------------------------------------------------+
; Estimated Total logic elements              ; 5,717                                              ;
;                                             ;                                                    ;
; Total combinational functions               ; 4402                                               ;
; Logic element usage by number of LUT inputs ;                                                    ;
;     -- 4 input functions                    ; 2282                                               ;
;     -- 3 input functions                    ; 1419                                               ;
;     -- <=2 input functions                  ; 701                                                ;
;                                             ;                                                    ;
; Logic elements by mode                      ;                                                    ;
;     -- normal mode                          ; 3931                                               ;
;     -- arithmetic mode                      ; 471                                                ;
;                                             ;                                                    ;
; Total registers                             ; 3328                                               ;
;     -- Dedicated logic registers            ; 3328                                               ;
;     -- I/O registers                        ; 0                                                  ;
;                                             ;                                                    ;
; I/O pins                                    ; 530                                                ;
; Total memory bits                           ; 305472                                             ;
; Embedded Multiplier 9-bit elements          ; 4                                                  ;
; Total PLLs                                  ; 1                                                  ;
;     -- PLLs                                 ; 1                                                  ;
;                                             ;                                                    ;
; Maximum fan-out node                        ; Lab3_SOPC:sopc_module|PLL:the_PLL|altpll:sd1|_clk0 ;
; Maximum fan-out                             ; 3379                                               ;
; Total fan-out                               ; 32871                                              ;
; Average fan-out                             ; 3.83                                               ;
+---------------------------------------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                        ; Library Name ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Lab3                                                                                                                                 ; 4402 (35)         ; 3328 (25)    ; 305472      ; 4            ; 0       ; 2         ; 530  ; 0            ; |Lab3                                                                                                                                                                                                                                                      ;              ;
;    |Lab3_SOPC:sopc_module|                                                                                                            ; 4245 (1)          ; 3227 (0)     ; 305472      ; 4            ; 0       ; 2         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module                                                                                                                                                                                                                                ;              ;
;       |CPU:the_CPU|                                                                                                                   ; 2146 (1913)       ; 1632 (1448)  ; 64448       ; 4            ; 0       ; 2         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU                                                                                                                                                                                                                    ;              ;
;          |CPU_bht_module:CPU_bht|                                                                                                     ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_bht_module:CPU_bht                                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_bht_module:CPU_bht|altsyncram:the_altsyncram                                                                                                                                                                   ;              ;
;                |altsyncram_pkf1:auto_generated|                                                                                       ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_bht_module:CPU_bht|altsyncram:the_altsyncram|altsyncram_pkf1:auto_generated                                                                                                                                    ;              ;
;          |CPU_dc_data_module:CPU_dc_data|                                                                                             ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_data_module:CPU_dc_data                                                                                                                                                                                     ;              ;
;             |altsyncram:the_altsyncram|                                                                                               ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_data_module:CPU_dc_data|altsyncram:the_altsyncram                                                                                                                                                           ;              ;
;                |altsyncram_29f1:auto_generated|                                                                                       ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_data_module:CPU_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated                                                                                                                            ;              ;
;          |CPU_dc_tag_module:CPU_dc_tag|                                                                                               ; 0 (0)             ; 0 (0)        ; 1216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_tag_module:CPU_dc_tag                                                                                                                                                                                       ;              ;
;             |altsyncram:the_altsyncram|                                                                                               ; 0 (0)             ; 0 (0)        ; 1216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_tag_module:CPU_dc_tag|altsyncram:the_altsyncram                                                                                                                                                             ;              ;
;                |altsyncram_p9f1:auto_generated|                                                                                       ; 0 (0)             ; 0 (0)        ; 1216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_tag_module:CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_p9f1:auto_generated                                                                                                                              ;              ;
;          |CPU_dc_victim_module:CPU_dc_victim|                                                                                         ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_victim_module:CPU_dc_victim                                                                                                                                                                                 ;              ;
;             |altsyncram:the_altsyncram|                                                                                               ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_victim_module:CPU_dc_victim|altsyncram:the_altsyncram                                                                                                                                                       ;              ;
;                |altsyncram_9vc1:auto_generated|                                                                                       ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_victim_module:CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated                                                                                                                        ;              ;
;          |CPU_ic_data_module:CPU_ic_data|                                                                                             ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_ic_data_module:CPU_ic_data                                                                                                                                                                                     ;              ;
;             |altsyncram:the_altsyncram|                                                                                               ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_ic_data_module:CPU_ic_data|altsyncram:the_altsyncram                                                                                                                                                           ;              ;
;                |altsyncram_qed1:auto_generated|                                                                                       ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_ic_data_module:CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated                                                                                                                            ;              ;
;          |CPU_ic_tag_module:CPU_ic_tag|                                                                                               ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_ic_tag_module:CPU_ic_tag                                                                                                                                                                                       ;              ;
;             |altsyncram:the_altsyncram|                                                                                               ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_ic_tag_module:CPU_ic_tag|altsyncram:the_altsyncram                                                                                                                                                             ;              ;
;                |altsyncram_41g1:auto_generated|                                                                                       ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_ic_tag_module:CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_41g1:auto_generated                                                                                                                              ;              ;
;          |CPU_mult_cell:the_CPU_mult_cell|                                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_mult_cell:the_CPU_mult_cell                                                                                                                                                                                    ;              ;
;             |altmult_add:the_altmult_add_part_1|                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_mult_cell:the_CPU_mult_cell|altmult_add:the_altmult_add_part_1                                                                                                                                                 ;              ;
;                |mult_add_4cr2:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_mult_cell:the_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated                                                                                                                    ;              ;
;                   |ded_mult_2o81:ded_mult1|                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_mult_cell:the_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1                                                                                            ;              ;
;             |altmult_add:the_altmult_add_part_2|                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_mult_cell:the_CPU_mult_cell|altmult_add:the_altmult_add_part_2                                                                                                                                                 ;              ;
;                |mult_add_6cr2:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_mult_cell:the_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated                                                                                                                    ;              ;
;                   |ded_mult_2o81:ded_mult1|                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_mult_cell:the_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1                                                                                            ;              ;
;          |CPU_nios2_oci:the_CPU_nios2_oci|                                                                                            ; 223 (24)          ; 184 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci                                                                                                                                                                                    ;              ;
;             |CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|                                                         ; 92 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper                                                                                                                    ;              ;
;                |CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk|                                                        ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk                                                      ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;              ;
;                |CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|                                                              ; 82 (82)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck                                                            ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer        ;              ;
;                |sld_virtual_jtag_basic:CPU_jtag_debug_module_phy|                                                                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CPU_jtag_debug_module_phy                                                                   ;              ;
;             |CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|                                                                           ; 13 (13)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg                                                                                                                                      ;              ;
;             |CPU_nios2_oci_break:the_CPU_nios2_oci_break|                                                                             ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_break:the_CPU_nios2_oci_break                                                                                                                                        ;              ;
;             |CPU_nios2_oci_debug:the_CPU_nios2_oci_debug|                                                                             ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_debug:the_CPU_nios2_oci_debug                                                                                                                                        ;              ;
;             |CPU_nios2_ocimem:the_CPU_nios2_ocimem|                                                                                   ; 54 (54)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem                                                                                                                                              ;              ;
;                |CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component|                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component                                                                   ;              ;
;                   |altsyncram:the_altsyncram|                                                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                         ;              ;
;                      |altsyncram_t072:auto_generated|                                                                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated          ;              ;
;          |CPU_register_bank_a_module:CPU_register_bank_a|                                                                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_register_bank_a_module:CPU_register_bank_a                                                                                                                                                                     ;              ;
;             |altsyncram:the_altsyncram|                                                                                               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_register_bank_a_module:CPU_register_bank_a|altsyncram:the_altsyncram                                                                                                                                           ;              ;
;                |altsyncram_p2f1:auto_generated|                                                                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_register_bank_a_module:CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_p2f1:auto_generated                                                                                                            ;              ;
;          |CPU_register_bank_b_module:CPU_register_bank_b|                                                                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_register_bank_b_module:CPU_register_bank_b                                                                                                                                                                     ;              ;
;             |altsyncram:the_altsyncram|                                                                                               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_register_bank_b_module:CPU_register_bank_b|altsyncram:the_altsyncram                                                                                                                                           ;              ;
;                |altsyncram_q2f1:auto_generated|                                                                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_register_bank_b_module:CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_q2f1:auto_generated                                                                                                            ;              ;
;          |CPU_test_bench:the_CPU_test_bench|                                                                                          ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench                                                                                                                                                                                  ;              ;
;       |CPU_data_master_arbitrator:the_CPU_data_master|                                                                                ; 339 (339)         ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU_data_master_arbitrator:the_CPU_data_master                                                                                                                                                                                 ;              ;
;       |CPU_instruction_master_arbitrator:the_CPU_instruction_master|                                                                  ; 153 (153)         ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU_instruction_master_arbitrator:the_CPU_instruction_master                                                                                                                                                                   ;              ;
;       |CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module|                                                                    ; 27 (27)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module                                                                                                                                                                     ;              ;
;       |Flash_bridge_avalon_slave_arbitrator:the_Flash_bridge_avalon_slave|                                                            ; 67 (67)           ; 77 (77)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Flash_bridge_avalon_slave_arbitrator:the_Flash_bridge_avalon_slave                                                                                                                                                             ;              ;
;       |JTAG_controller:the_JTAG_controller|                                                                                           ; 144 (42)          ; 107 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller                                                                                                                                                                                            ;              ;
;          |JTAG_controller_scfifo_r:the_JTAG_controller_scfifo_r|                                                                      ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_r:the_JTAG_controller_scfifo_r                                                                                                                                      ;              ;
;             |scfifo:rfifo|                                                                                                            ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_r:the_JTAG_controller_scfifo_r|scfifo:rfifo                                                                                                                         ;              ;
;                |scfifo_1n21:auto_generated|                                                                                           ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_r:the_JTAG_controller_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated                                                                                              ;              ;
;                   |a_dpfifo_8t21:dpfifo|                                                                                              ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_r:the_JTAG_controller_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                         ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                        ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_r:the_JTAG_controller_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                 ;              ;
;                         |cntr_rj7:count_usedw|                                                                                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_r:the_JTAG_controller_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                            ;              ;
;                      |cntr_fjb:rd_ptr_count|                                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_r:the_JTAG_controller_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                   ;              ;
;                      |cntr_fjb:wr_ptr|                                                                                                ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_r:the_JTAG_controller_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                         ;              ;
;                      |dpram_5h21:FIFOram|                                                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_r:the_JTAG_controller_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                      ;              ;
;                         |altsyncram_9tl1:altsyncram2|                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_r:the_JTAG_controller_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                          ;              ;
;          |JTAG_controller_scfifo_w:the_JTAG_controller_scfifo_w|                                                                      ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_w:the_JTAG_controller_scfifo_w                                                                                                                                      ;              ;
;             |scfifo:wfifo|                                                                                                            ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_w:the_JTAG_controller_scfifo_w|scfifo:wfifo                                                                                                                         ;              ;
;                |scfifo_1n21:auto_generated|                                                                                           ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_w:the_JTAG_controller_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated                                                                                              ;              ;
;                   |a_dpfifo_8t21:dpfifo|                                                                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_w:the_JTAG_controller_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                         ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                        ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_w:the_JTAG_controller_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                 ;              ;
;                         |cntr_rj7:count_usedw|                                                                                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_w:the_JTAG_controller_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                            ;              ;
;                      |cntr_fjb:rd_ptr_count|                                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_w:the_JTAG_controller_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                   ;              ;
;                      |cntr_fjb:wr_ptr|                                                                                                ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_w:the_JTAG_controller_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                         ;              ;
;                      |dpram_5h21:FIFOram|                                                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_w:the_JTAG_controller_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                      ;              ;
;                         |altsyncram_9tl1:altsyncram2|                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_w:the_JTAG_controller_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                          ;              ;
;          |alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|                                                                        ; 51 (51)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic                                                                                                                                        ;              ;
;       |JTAG_controller_avalon_jtag_slave_arbitrator:the_JTAG_controller_avalon_jtag_slave|                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|JTAG_controller_avalon_jtag_slave_arbitrator:the_JTAG_controller_avalon_jtag_slave                                                                                                                                             ;              ;
;       |LCD_controller:the_LCD_controller|                                                                                             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|LCD_controller:the_LCD_controller                                                                                                                                                                                              ;              ;
;       |LCD_controller_control_slave_arbitrator:the_LCD_controller_control_slave|                                                      ; 27 (27)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|LCD_controller_control_slave_arbitrator:the_LCD_controller_control_slave                                                                                                                                                       ;              ;
;       |LTM_controller:the_LTM_controller|                                                                                             ; 263 (0)           ; 94 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|LTM_controller:the_LTM_controller                                                                                                                                                                                              ;              ;
;          |ltm:ltm_controller|                                                                                                         ; 263 (0)           ; 94 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|LTM_controller:the_LTM_controller|ltm:ltm_controller                                                                                                                                                                           ;              ;
;             |pattern_generator:u1|                                                                                                    ; 68 (68)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|LTM_controller:the_LTM_controller|ltm:ltm_controller|pattern_generator:u1                                                                                                                                                      ;              ;
;             |timing_controller:u0|                                                                                                    ; 195 (195)         ; 92 (92)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|LTM_controller:the_LTM_controller|ltm:ltm_controller|timing_controller:u0                                                                                                                                                      ;              ;
;       |LTM_controller_s1_arbitrator:the_LTM_controller_s1|                                                                            ; 6 (6)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|LTM_controller_s1_arbitrator:the_LTM_controller_s1                                                                                                                                                                             ;              ;
;       |Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|                                                                                       ; 18 (0)            ; 34 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0                                                                                                                                                                                        ;              ;
;          |Lab3_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse|                                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|Lab3_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                ;              ;
;          |Lab3_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse|                                                                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|Lab3_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse                                                                                                                             ;              ;
;          |Lab3_SOPC_clock_0_edge_to_pulse:write_done_edge_to_pulse|                                                                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|Lab3_SOPC_clock_0_edge_to_pulse:write_done_edge_to_pulse                                                                                                                               ;              ;
;          |Lab3_SOPC_clock_0_edge_to_pulse:write_request_edge_to_pulse|                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|Lab3_SOPC_clock_0_edge_to_pulse:write_request_edge_to_pulse                                                                                                                            ;              ;
;          |Lab3_SOPC_clock_0_master_FSM:master_FSM|                                                                                    ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|Lab3_SOPC_clock_0_master_FSM:master_FSM                                                                                                                                                ;              ;
;          |Lab3_SOPC_clock_0_slave_FSM:slave_FSM|                                                                                      ; 12 (12)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|Lab3_SOPC_clock_0_slave_FSM:slave_FSM                                                                                                                                                  ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                   ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                   ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                   ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                    ;              ;
;       |Lab3_SOPC_clock_0_in_arbitrator:the_Lab3_SOPC_clock_0_in|                                                                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0_in_arbitrator:the_Lab3_SOPC_clock_0_in                                                                                                                                                                       ;              ;
;       |Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|                                                                                       ; 50 (33)           ; 202 (184)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1                                                                                                                                                                                        ;              ;
;          |Lab3_SOPC_clock_1_edge_to_pulse:read_done_edge_to_pulse|                                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|Lab3_SOPC_clock_1_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                ;              ;
;          |Lab3_SOPC_clock_1_edge_to_pulse:read_request_edge_to_pulse|                                                                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|Lab3_SOPC_clock_1_edge_to_pulse:read_request_edge_to_pulse                                                                                                                             ;              ;
;          |Lab3_SOPC_clock_1_edge_to_pulse:write_request_edge_to_pulse|                                                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|Lab3_SOPC_clock_1_edge_to_pulse:write_request_edge_to_pulse                                                                                                                            ;              ;
;          |Lab3_SOPC_clock_1_master_FSM:master_FSM|                                                                                    ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|Lab3_SOPC_clock_1_master_FSM:master_FSM                                                                                                                                                ;              ;
;          |Lab3_SOPC_clock_1_slave_FSM:slave_FSM|                                                                                      ; 6 (6)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|Lab3_SOPC_clock_1_slave_FSM:slave_FSM                                                                                                                                                  ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                   ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                       ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                   ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                    ;              ;
;       |Lab3_SOPC_clock_1_in_arbitrator:the_Lab3_SOPC_clock_1_in|                                                                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1_in_arbitrator:the_Lab3_SOPC_clock_1_in                                                                                                                                                                       ;              ;
;       |Lab3_SOPC_clock_1_out_arbitrator:the_Lab3_SOPC_clock_1_out|                                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1_out_arbitrator:the_Lab3_SOPC_clock_1_out                                                                                                                                                                     ;              ;
;       |Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|                                                                                       ; 23 (1)            ; 208 (184)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2                                                                                                                                                                                        ;              ;
;          |Lab3_SOPC_clock_2_edge_to_pulse:read_done_edge_to_pulse|                                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|Lab3_SOPC_clock_2_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                ;              ;
;          |Lab3_SOPC_clock_2_edge_to_pulse:read_request_edge_to_pulse|                                                                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|Lab3_SOPC_clock_2_edge_to_pulse:read_request_edge_to_pulse                                                                                                                             ;              ;
;          |Lab3_SOPC_clock_2_edge_to_pulse:write_done_edge_to_pulse|                                                                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|Lab3_SOPC_clock_2_edge_to_pulse:write_done_edge_to_pulse                                                                                                                               ;              ;
;          |Lab3_SOPC_clock_2_edge_to_pulse:write_request_edge_to_pulse|                                                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|Lab3_SOPC_clock_2_edge_to_pulse:write_request_edge_to_pulse                                                                                                                            ;              ;
;          |Lab3_SOPC_clock_2_master_FSM:master_FSM|                                                                                    ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|Lab3_SOPC_clock_2_master_FSM:master_FSM                                                                                                                                                ;              ;
;          |Lab3_SOPC_clock_2_slave_FSM:slave_FSM|                                                                                      ; 11 (11)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|Lab3_SOPC_clock_2_slave_FSM:slave_FSM                                                                                                                                                  ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                   ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                   ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                   ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                    ;              ;
;       |Lab3_SOPC_clock_2_in_arbitrator:the_Lab3_SOPC_clock_2_in|                                                                      ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2_in_arbitrator:the_Lab3_SOPC_clock_2_in                                                                                                                                                                       ;              ;
;       |Lab3_SOPC_clock_2_out_arbitrator:the_Lab3_SOPC_clock_2_out|                                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2_out_arbitrator:the_Lab3_SOPC_clock_2_out                                                                                                                                                                     ;              ;
;       |Lab3_SOPC_reset_clock_from_board_domain_synch_module:Lab3_SOPC_reset_clock_from_board_domain_synch|                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_reset_clock_from_board_domain_synch_module:Lab3_SOPC_reset_clock_from_board_domain_synch                                                                                                                             ;              ;
;       |Lab3_SOPC_reset_clock_to_CPU_domain_synch_module:Lab3_SOPC_reset_clock_to_CPU_domain_synch|                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_reset_clock_to_CPU_domain_synch_module:Lab3_SOPC_reset_clock_to_CPU_domain_synch                                                                                                                                     ;              ;
;       |Lab3_SOPC_reset_clock_to_SDRAM_domain_synch_module:Lab3_SOPC_reset_clock_to_SDRAM_domain_synch|                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_reset_clock_to_SDRAM_domain_synch_module:Lab3_SOPC_reset_clock_to_SDRAM_domain_synch                                                                                                                                 ;              ;
;       |PLL:the_PLL|                                                                                                                   ; 5 (5)             ; 5 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|PLL:the_PLL                                                                                                                                                                                                                    ;              ;
;          |PLL_stdsync_sv6:stdsync2|                                                                                                   ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|PLL:the_PLL|PLL_stdsync_sv6:stdsync2                                                                                                                                                                                           ;              ;
;             |PLL_dffpipe_l2c:dffpipe3|                                                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|PLL:the_PLL|PLL_stdsync_sv6:stdsync2|PLL_dffpipe_l2c:dffpipe3                                                                                                                                                                  ;              ;
;          |altpll:sd1|                                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|PLL:the_PLL|altpll:sd1                                                                                                                                                                                                         ;              ;
;       |SDRAM_controller:the_SDRAM_controller|                                                                                         ; 332 (261)         ; 336 (210)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller                                                                                                                                                                                          ;              ;
;          |SDRAM_controller_input_efifo_module:the_SDRAM_controller_input_efifo_module|                                                ; 71 (71)           ; 126 (126)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|SDRAM_controller_input_efifo_module:the_SDRAM_controller_input_efifo_module                                                                                                              ;              ;
;       |SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|                                                                        ; 121 (71)          ; 34 (3)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1                                                                                                                                                                         ;              ;
;          |rdv_fifo_for_Lab3_SOPC_clock_1_out_to_SDRAM_controller_s1_module:rdv_fifo_for_Lab3_SOPC_clock_1_out_to_SDRAM_controller_s1| ; 25 (25)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|rdv_fifo_for_Lab3_SOPC_clock_1_out_to_SDRAM_controller_s1_module:rdv_fifo_for_Lab3_SOPC_clock_1_out_to_SDRAM_controller_s1                                              ;              ;
;          |rdv_fifo_for_Lab3_SOPC_clock_2_out_to_SDRAM_controller_s1_module:rdv_fifo_for_Lab3_SOPC_clock_2_out_to_SDRAM_controller_s1| ; 25 (25)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|rdv_fifo_for_Lab3_SOPC_clock_2_out_to_SDRAM_controller_s1_module:rdv_fifo_for_Lab3_SOPC_clock_2_out_to_SDRAM_controller_s1                                              ;              ;
;       |SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave|                                                            ; 43 (43)           ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave                                                                                                                                                             ;              ;
;       |green_LEDs_controller:the_green_LEDs_controller|                                                                               ; 7 (7)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|green_LEDs_controller:the_green_LEDs_controller                                                                                                                                                                                ;              ;
;       |green_LEDs_controller_s1_arbitrator:the_green_LEDs_controller_s1|                                                              ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|green_LEDs_controller_s1_arbitrator:the_green_LEDs_controller_s1                                                                                                                                                               ;              ;
;       |on_chip_memory:the_on_chip_memory|                                                                                             ; 2 (0)             ; 1 (0)        ; 240000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|on_chip_memory:the_on_chip_memory                                                                                                                                                                                              ;              ;
;          |altsyncram:the_altsyncram|                                                                                                  ; 2 (0)             ; 1 (0)        ; 240000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|on_chip_memory:the_on_chip_memory|altsyncram:the_altsyncram                                                                                                                                                                    ;              ;
;             |altsyncram_q0c1:auto_generated|                                                                                          ; 2 (0)             ; 1 (1)        ; 240000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|on_chip_memory:the_on_chip_memory|altsyncram:the_altsyncram|altsyncram_q0c1:auto_generated                                                                                                                                     ;              ;
;                |decode_1oa:decode3|                                                                                                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|on_chip_memory:the_on_chip_memory|altsyncram:the_altsyncram|altsyncram_q0c1:auto_generated|decode_1oa:decode3                                                                                                                  ;              ;
;       |on_chip_memory_s1_arbitrator:the_on_chip_memory_s1|                                                                            ; 35 (35)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|on_chip_memory_s1_arbitrator:the_on_chip_memory_s1                                                                                                                                                                             ;              ;
;       |push_button_switches_controller:the_push_button_switches_controller|                                                           ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|push_button_switches_controller:the_push_button_switches_controller                                                                                                                                                            ;              ;
;       |push_button_switches_controller_s1_arbitrator:the_push_button_switches_controller_s1|                                          ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|push_button_switches_controller_s1_arbitrator:the_push_button_switches_controller_s1                                                                                                                                           ;              ;
;       |red_LEDs_controller:the_red_LEDs_controller|                                                                                   ; 13 (13)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|red_LEDs_controller:the_red_LEDs_controller                                                                                                                                                                                    ;              ;
;       |red_LEDs_controller_s1_arbitrator:the_red_LEDs_controller_s1|                                                                  ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|red_LEDs_controller_s1_arbitrator:the_red_LEDs_controller_s1                                                                                                                                                                   ;              ;
;       |seven_segment_displays_controller:the_seven_segment_displays_controller|                                                       ; 93 (0)            ; 36 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|seven_segment_displays_controller:the_seven_segment_displays_controller                                                                                                                                                        ;              ;
;          |seg7:seven_segment_displays_controller|                                                                                     ; 93 (37)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|seven_segment_displays_controller:the_seven_segment_displays_controller|seg7:seven_segment_displays_controller                                                                                                                 ;              ;
;             |binary_to_seven_segment_converter:u0|                                                                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|seven_segment_displays_controller:the_seven_segment_displays_controller|seg7:seven_segment_displays_controller|binary_to_seven_segment_converter:u0                                                                            ;              ;
;             |binary_to_seven_segment_converter:u1|                                                                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|seven_segment_displays_controller:the_seven_segment_displays_controller|seg7:seven_segment_displays_controller|binary_to_seven_segment_converter:u1                                                                            ;              ;
;             |binary_to_seven_segment_converter:u2|                                                                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|seven_segment_displays_controller:the_seven_segment_displays_controller|seg7:seven_segment_displays_controller|binary_to_seven_segment_converter:u2                                                                            ;              ;
;             |binary_to_seven_segment_converter:u3|                                                                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|seven_segment_displays_controller:the_seven_segment_displays_controller|seg7:seven_segment_displays_controller|binary_to_seven_segment_converter:u3                                                                            ;              ;
;             |binary_to_seven_segment_converter:u4|                                                                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|seven_segment_displays_controller:the_seven_segment_displays_controller|seg7:seven_segment_displays_controller|binary_to_seven_segment_converter:u4                                                                            ;              ;
;             |binary_to_seven_segment_converter:u5|                                                                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|seven_segment_displays_controller:the_seven_segment_displays_controller|seg7:seven_segment_displays_controller|binary_to_seven_segment_converter:u5                                                                            ;              ;
;             |binary_to_seven_segment_converter:u6|                                                                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|seven_segment_displays_controller:the_seven_segment_displays_controller|seg7:seven_segment_displays_controller|binary_to_seven_segment_converter:u6                                                                            ;              ;
;             |binary_to_seven_segment_converter:u7|                                                                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|seven_segment_displays_controller:the_seven_segment_displays_controller|seg7:seven_segment_displays_controller|binary_to_seven_segment_converter:u7                                                                            ;              ;
;       |seven_segment_displays_controller_s1_arbitrator:the_seven_segment_displays_controller_s1|                                      ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|seven_segment_displays_controller_s1_arbitrator:the_seven_segment_displays_controller_s1                                                                                                                                       ;              ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                                        ; 6 (6)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                         ;              ;
;       |system_clock_timer:the_system_clock_timer|                                                                                     ; 125 (125)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|system_clock_timer:the_system_clock_timer                                                                                                                                                                                      ;              ;
;       |system_clock_timer_s1_arbitrator:the_system_clock_timer_s1|                                                                    ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|system_clock_timer_s1_arbitrator:the_system_clock_timer_s1                                                                                                                                                                     ;              ;
;       |timestamp_timer:the_timestamp_timer|                                                                                           ; 124 (124)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|timestamp_timer:the_timestamp_timer                                                                                                                                                                                            ;              ;
;       |timestamp_timer_s1_arbitrator:the_timestamp_timer_s1|                                                                          ; 6 (6)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|timestamp_timer_s1_arbitrator:the_timestamp_timer_s1                                                                                                                                                                           ;              ;
;       |toggle_switches_controller:the_toggle_switches_controller|                                                                     ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|toggle_switches_controller:the_toggle_switches_controller                                                                                                                                                                      ;              ;
;       |toggle_switches_controller_s1_arbitrator:the_toggle_switches_controller_s1|                                                    ; 9 (9)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Lab3_SOPC:sopc_module|toggle_switches_controller_s1_arbitrator:the_toggle_switches_controller_s1                                                                                                                                                     ;              ;
;    |sld_hub:auto_hub|                                                                                                                 ; 122 (81)          ; 76 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|sld_hub:auto_hub                                                                                                                                                                                                                                     ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                                                       ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                             ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                                                     ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                           ;              ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; Name                                                                                                                                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_bht_module:CPU_bht|altsyncram:the_altsyncram|altsyncram_pkf1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; CPU_bht_ram.mif                 ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_data_module:CPU_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                            ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_tag_module:CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_p9f1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 19           ; 64           ; 19           ; 1216   ; CPU_dc_tag_ram.mif              ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_victim_module:CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None                            ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_ic_data_module:CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                            ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_ic_tag_module:CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_41g1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072   ; CPU_ic_tag_ram.mif              ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192   ; CPU_ociram_default_contents.mif ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_register_bank_a_module:CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_p2f1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; CPU_rf_ram_a.mif                ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_register_bank_b_module:CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_q2f1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; CPU_rf_ram_b.mif                ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_r:the_JTAG_controller_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_w:the_JTAG_controller_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; Lab3_SOPC:sopc_module|on_chip_memory:the_on_chip_memory|altsyncram:the_altsyncram|altsyncram_q0c1:auto_generated|ALTSYNCRAM                                                                                                                            ; AUTO ; Single Port      ; 7500         ; 32           ; --           ; --           ; 240000 ; on_chip_memory.hex              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                              ;
+--------+-------------------------------+---------+--------------+--------------+---------------------------------------------------------------+-----------------------------------+
; Vendor ; IP Core Name                  ; Version ; Release Date ; License Type ; Entity Instance                                               ; IP Include File                   ;
+--------+-------------------------------+---------+--------------+--------------+---------------------------------------------------------------+-----------------------------------+
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU                       ; C:/EECS2002/Lab3/cpu.v            ;
; Altera ; N/A                           ; N/A     ; N/A          ; N/A          ; |Lab3|Lab3_SOPC:sopc_module|LTM_controller:the_LTM_controller ; C:/EECS2002/Lab3/LTM_controller.v ;
+--------+-------------------------------+---------+--------------+--------------+---------------------------------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |Lab3|Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|m_next     ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab3|Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|m_state                                                                                                             ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |Lab3|Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|i_next ;
+------------+------------+------------+------------+--------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                           ;
+------------+------------+------------+------------+--------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                    ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                    ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                    ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                    ;
+------------+------------+------------+------------+--------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |Lab3|Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|i_state       ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|Lab3_SOPC_clock_2_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+---------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                ;
+------------------+------------------+------------------+---------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                               ;
; master_state.010 ; 0                ; 1                ; 1                                                                               ;
; master_state.100 ; 1                ; 0                ; 1                                                                               ;
+------------------+------------------+------------------+---------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|Lab3_SOPC_clock_2_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+---------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                 ;
+-----------------+-----------------+-----------------+---------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                               ;
; slave_state.010 ; 0               ; 1               ; 1                                                                               ;
; slave_state.100 ; 1               ; 0               ; 1                                                                               ;
+-----------------+-----------------+-----------------+---------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|Lab3_SOPC_clock_1_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+---------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                ;
+------------------+------------------+------------------+---------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                               ;
; master_state.010 ; 0                ; 1                ; 1                                                                               ;
; master_state.100 ; 1                ; 0                ; 1                                                                               ;
+------------------+------------------+------------------+---------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|Lab3_SOPC_clock_1_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+---------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                 ;
+-----------------+-----------------+-----------------+---------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                               ;
; slave_state.010 ; 0               ; 1               ; 1                                                                               ;
; slave_state.100 ; 1               ; 0               ; 1                                                                               ;
+-----------------+-----------------+-----------------+---------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|Lab3_SOPC_clock_0_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+---------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                ;
+------------------+------------------+------------------+---------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                               ;
; master_state.010 ; 0                ; 1                ; 1                                                                               ;
; master_state.100 ; 1                ; 0                ; 1                                                                               ;
+------------------+------------------+------------------+---------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|Lab3_SOPC_clock_0_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+---------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                 ;
+-----------------+-----------------+-----------------+---------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                               ;
; slave_state.010 ; 0               ; 1               ; 1                                                                               ;
; slave_state.100 ; 1               ; 0               ; 1                                                                               ;
+-----------------+-----------------+-----------------+---------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                               ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                        ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                        ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                        ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                        ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                        ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|td_shift[0]                                                                                                                                    ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_reset_clock_to_CPU_domain_synch_module:Lab3_SOPC_reset_clock_to_CPU_domain_synch|data_out                                                                                                                                    ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_reset_clock_to_SDRAM_domain_synch_module:Lab3_SOPC_reset_clock_to_SDRAM_domain_synch|data_out                                                                                                                                ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                    ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                    ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|td_shift[1]                                                                                                                                    ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|rvalid                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|td_shift[9]                                                                                                                                    ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_reset_clock_to_CPU_domain_synch_module:Lab3_SOPC_reset_clock_to_CPU_domain_synch|data_in_d1                                                                                                                                  ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_address[11]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_address[11]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_address[25]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_address[25]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_address[12]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_address[12]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_address[13]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_address[13]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_address[14]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_address[14]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_address[15]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_address[15]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_address[16]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_address[16]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_address[17]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_address[17]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_address[18]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_address[18]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_address[19]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_address[19]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_address[20]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_address[20]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_address[21]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_address[21]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_address[22]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_address[22]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_address[23]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_address[23]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_address[24]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_address[24]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_address[2]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_address[2]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_reset_clock_to_SDRAM_domain_synch_module:Lab3_SOPC_reset_clock_to_SDRAM_domain_synch|data_in_d1                                                                                                                              ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_address[3]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_address[3]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_address[4]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_address[4]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_address[5]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_address[5]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_address[6]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_address[6]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_address[7]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_address[7]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_address[8]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_address[8]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_address[9]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_address[9]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_address[10]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_address[10]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_byteenable[0]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_byteenable[0]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_byteenable[2]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_byteenable[2]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_byteenable[1]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_byteenable[1]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_byteenable[3]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_byteenable[3]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|master_writedata[0]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|master_address[3]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|master_address[2]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_reset_clock_from_board_domain_synch_module:Lab3_SOPC_reset_clock_from_board_domain_synch|data_out                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                    ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                     ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                     ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|td_shift[2]                                                                                                                                    ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|write_stalled                                                                                                                                  ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|td_shift[10]                                                                                                                                   ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|rdata[7]                                                                                                                                       ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_address_d1[11]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_address_d1[11]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_address_d1[25]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_address_d1[25]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_address_d1[12]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_address_d1[12]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_address_d1[13]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_address_d1[13]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_address_d1[14]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_address_d1[14]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_address_d1[15]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_address_d1[15]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_address_d1[16]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_address_d1[16]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_address_d1[17]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_address_d1[17]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_address_d1[18]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_address_d1[18]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_address_d1[19]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_address_d1[19]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_address_d1[20]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_address_d1[20]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_address_d1[21]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_address_d1[21]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_address_d1[22]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_address_d1[22]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_address_d1[23]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_address_d1[23]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_address_d1[24]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_address_d1[24]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_address_d1[2]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_address_d1[2]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_address_d1[3]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_address_d1[3]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_address_d1[4]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_address_d1[4]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_address_d1[5]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_address_d1[5]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_address_d1[6]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_address_d1[6]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_address_d1[7]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_address_d1[7]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_address_d1[8]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_address_d1[8]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_address_d1[9]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_address_d1[9]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_address_d1[10]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_address_d1[10]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_byteenable_d1[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_byteenable_d1[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_byteenable_d1[2]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_byteenable_d1[2]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_byteenable_d1[1]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_byteenable_d1[1]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_byteenable_d1[3]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_byteenable_d1[3]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_writedata_d1[0]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_address_d1[3]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_address_d1[2]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_reset_clock_from_board_domain_synch_module:Lab3_SOPC_reset_clock_from_board_domain_synch|data_in_d1                                                                                                                          ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                     ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|td_shift[3]                                                                                                                                    ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|rdata[0]                                                                                                                                       ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|read_req                                                                                                                                       ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|write_valid                                                                                                                                    ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|td_shift[4]                                                                                                                                    ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|rdata[1]                                                                                                                                       ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|read_write                                                                                                                                     ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_writedata[0]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_writedata[0]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_writedata[1]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_writedata[1]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_writedata[2]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_writedata[2]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_writedata[3]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_writedata[3]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_writedata[4]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_writedata[4]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_writedata[5]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_writedata[5]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_writedata[6]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_writedata[6]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_writedata[7]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_writedata[7]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_writedata[8]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_writedata[8]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_writedata[9]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_writedata[9]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_writedata[10]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_writedata[10]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_writedata[11]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_writedata[11]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_writedata[12]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_writedata[12]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_writedata[13]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_writedata[13]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_writedata[14]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_writedata[14]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_writedata[15]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_writedata[15]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_writedata[16]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_writedata[16]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_writedata[17]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_writedata[17]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_writedata[18]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_writedata[18]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_writedata[19]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_writedata[19]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_writedata[20]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_writedata[20]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_writedata[21]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_writedata[21]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_writedata[22]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_writedata[22]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_writedata[23]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_writedata[23]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_writedata[24]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_writedata[24]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_writedata[25]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_writedata[25]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_writedata[26]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_writedata[26]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_writedata[27]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_writedata[27]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_writedata[28]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_writedata[28]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_writedata[29]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_writedata[29]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_writedata[30]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_writedata[30]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|master_writedata[31]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|master_writedata[31]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|td_shift[5]                                                                                                                                    ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|rdata[2]                                                                                                                                       ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_writedata_d1[0]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_writedata_d1[0]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_writedata_d1[1]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_writedata_d1[1]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_writedata_d1[2]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_writedata_d1[2]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_writedata_d1[3]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_writedata_d1[3]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_writedata_d1[4]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_writedata_d1[4]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_writedata_d1[5]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_writedata_d1[5]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_writedata_d1[6]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_writedata_d1[6]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_writedata_d1[7]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_writedata_d1[7]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_writedata_d1[8]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_writedata_d1[8]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_writedata_d1[9]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_writedata_d1[9]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_writedata_d1[10]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_writedata_d1[10]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_writedata_d1[11]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_writedata_d1[11]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_writedata_d1[12]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_writedata_d1[12]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_writedata_d1[13]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_writedata_d1[13]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_writedata_d1[14]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_writedata_d1[14]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_writedata_d1[15]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_writedata_d1[15]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_writedata_d1[16]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_writedata_d1[16]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_writedata_d1[17]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_writedata_d1[17]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_writedata_d1[18]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_writedata_d1[18]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_writedata_d1[19]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_writedata_d1[19]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_writedata_d1[20]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_writedata_d1[20]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_writedata_d1[21]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_writedata_d1[21]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_writedata_d1[22]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_writedata_d1[22]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_writedata_d1[23]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_writedata_d1[23]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_writedata_d1[24]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_writedata_d1[24]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_writedata_d1[25]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_writedata_d1[25]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_writedata_d1[26]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_writedata_d1[26]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_writedata_d1[27]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_writedata_d1[27]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_writedata_d1[28]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_writedata_d1[28]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_writedata_d1[29]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_writedata_d1[29]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_writedata_d1[30]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_writedata_d1[30]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|slave_writedata_d1[31]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|slave_writedata_d1[31]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|wdata[2]                                                                                                                                       ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|wdata[1]                                                                                                                                       ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|wdata[0]                                                                                                                                       ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|wdata[3]                                                                                                                                       ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|wdata[4]                                                                                                                                       ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|wdata[5]                                                                                                                                       ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|wdata[6]                                                                                                                                       ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|wdata[7]                                                                                                                                       ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|td_shift[6]                                                                                                                                    ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|rdata[3]                                                                                                                                       ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|td_shift[7]                                                                                                                                    ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|td_shift[8]                                                                                                                                    ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|rdata[4]                                                                                                                                       ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|jupdate                                                                                                                                        ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|master_writedata[1]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|rdata[5]                                                                                                                                       ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|rdata[6]                                                                                                                                       ; yes                                                              ; yes                                        ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_writedata_d1[1]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[0..35]                                                                                     ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|on_chip_memory_s1_arbitrator:the_on_chip_memory_s1|d1_reasons_to_wait                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave|d1_reasons_to_wait                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|i_addr[4..5]                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                     ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata_p1[2..31]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata[2..31]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|E_control_reg_rddata[3..31]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|M_control_reg_rddata[3..31]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|E_ctrl_br_always_pred_taken                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|M_ctrl_br_always_pred_taken                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_im_addr[0..6]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_wrap                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_dbrk:the_CPU_nios2_oci_dbrk|dbrk_goto1                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_dbrk:the_CPU_nios2_oci_dbrk|dbrk_break_pulse                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_dbrk:the_CPU_nios2_oci_dbrk|dbrk_goto0                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_xbrk:the_CPU_nios2_oci_xbrk|xbrk_break                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_xbrk:the_CPU_nios2_oci_xbrk|E_xbrk_goto0                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_xbrk:the_CPU_nios2_oci_xbrk|E_xbrk_goto1                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_xbrk:the_CPU_nios2_oci_xbrk|M_xbrk_goto0                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_xbrk:the_CPU_nios2_oci_xbrk|M_xbrk_goto1                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_jtag_addr[0..16]                                                                                   ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|SDRAM_controller_s1_slavearbiterlockenable                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|d1_reasons_to_wait                                                                                                                ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|SDRAM_controller_s1_arb_share_counter                                                                                             ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|last_cycle_Lab3_SOPC_clock_2_out_granted_slave_SDRAM_controller_s1                                                                ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|last_cycle_Lab3_SOPC_clock_1_out_granted_slave_SDRAM_controller_s1                                                                ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|SDRAM_controller_s1_saved_chosen_master_vector[1]                                                                                 ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|SDRAM_controller_s1_reg_firsttransfer                                                                                             ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|rst1                                                                                             ; Merged with Lab3_SOPC:sopc_module|CPU:the_CPU|clr_break_line                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[5]                                                                                 ; Merged with Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[6]                                                                                 ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[6]                                                                                 ; Merged with Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[7]                                                                                 ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[7]                                                                                 ; Merged with Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[8]                                                                                 ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[8]                                                                                 ; Merged with Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[9]                                                                                 ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[9]                                                                                 ; Merged with Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[10]                                                                                ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[10]                                                                                ; Merged with Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[11]                                                                                ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[11]                                                                                ; Merged with Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[12]                                                                                ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[12]                                                                                ; Merged with Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[13]                                                                                ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[13]                                                                                ; Merged with Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[14]                                                                                ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[14]                                                                                ; Merged with Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[15]                                                                                ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[15]                                                                                ; Merged with Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[16]                                                                                ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[16]                                                                                ; Merged with Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[17]                                                                                ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[17]                                                                                ; Merged with Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[18]                                                                                ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[18]                                                                                ; Merged with Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[19]                                                                                ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[19]                                                                                ; Merged with Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[20]                                                                                ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[20]                                                                                ; Merged with Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[21]                                                                                ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[21]                                                                                ; Merged with Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[22]                                                                                ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[22]                                                                                ; Merged with Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[23]                                                                                ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[23]                                                                                ; Merged with Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[24]                                                                                ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[24]                                                                                ; Merged with Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[25]                                                                                ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[25]                                                                                ; Merged with Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[26]                                                                                ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[26]                                                                                ; Merged with Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[27]                                                                                ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[27]                                                                                ; Merged with Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[28]                                                                                ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[28]                                                                                ; Merged with Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[29]                                                                                ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[29]                                                                                ; Merged with Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[30]                                                                                ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[30]                                                                                ; Merged with Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[31]                                                                                ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[31]                                                                                ; Merged with Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[3]                                                                                 ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[3]                                                                                 ; Merged with Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[4]                                                                                 ;
; Lab3_SOPC:sopc_module|toggle_switches_controller_s1_arbitrator:the_toggle_switches_controller_s1|d1_toggle_switches_controller_s1_end_xfer                                                                     ; Merged with Lab3_SOPC:sopc_module|toggle_switches_controller_s1_arbitrator:the_toggle_switches_controller_s1|d1_reasons_to_wait                                                                                            ;
; Lab3_SOPC:sopc_module|timestamp_timer_s1_arbitrator:the_timestamp_timer_s1|d1_timestamp_timer_s1_end_xfer                                                                                                      ; Merged with Lab3_SOPC:sopc_module|timestamp_timer_s1_arbitrator:the_timestamp_timer_s1|d1_reasons_to_wait                                                                                                                  ;
; Lab3_SOPC:sopc_module|system_clock_timer_s1_arbitrator:the_system_clock_timer_s1|d1_system_clock_timer_s1_end_xfer                                                                                             ; Merged with Lab3_SOPC:sopc_module|system_clock_timer_s1_arbitrator:the_system_clock_timer_s1|d1_reasons_to_wait                                                                                                            ;
; Lab3_SOPC:sopc_module|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_sysid_control_slave_end_xfer                                                                                                   ; Merged with Lab3_SOPC:sopc_module|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_reasons_to_wait                                                                                                                ;
; Lab3_SOPC:sopc_module|seven_segment_displays_controller_s1_arbitrator:the_seven_segment_displays_controller_s1|d1_seven_segment_displays_controller_s1_end_xfer                                                ; Merged with Lab3_SOPC:sopc_module|seven_segment_displays_controller_s1_arbitrator:the_seven_segment_displays_controller_s1|d1_reasons_to_wait                                                                              ;
; Lab3_SOPC:sopc_module|red_LEDs_controller_s1_arbitrator:the_red_LEDs_controller_s1|d1_red_LEDs_controller_s1_end_xfer                                                                                          ; Merged with Lab3_SOPC:sopc_module|red_LEDs_controller_s1_arbitrator:the_red_LEDs_controller_s1|d1_reasons_to_wait                                                                                                          ;
; Lab3_SOPC:sopc_module|push_button_switches_controller_s1_arbitrator:the_push_button_switches_controller_s1|d1_push_button_switches_controller_s1_end_xfer                                                      ; Merged with Lab3_SOPC:sopc_module|push_button_switches_controller_s1_arbitrator:the_push_button_switches_controller_s1|d1_reasons_to_wait                                                                                  ;
; Lab3_SOPC:sopc_module|on_chip_memory_s1_arbitrator:the_on_chip_memory_s1|on_chip_memory_s1_arb_addend[0]                                                                                                       ; Merged with Lab3_SOPC:sopc_module|on_chip_memory_s1_arbitrator:the_on_chip_memory_s1|on_chip_memory_s1_arb_addend[1]                                                                                                       ;
; Lab3_SOPC:sopc_module|green_LEDs_controller_s1_arbitrator:the_green_LEDs_controller_s1|d1_green_LEDs_controller_s1_end_xfer                                                                                    ; Merged with Lab3_SOPC:sopc_module|green_LEDs_controller_s1_arbitrator:the_green_LEDs_controller_s1|d1_reasons_to_wait                                                                                                      ;
; Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave|SSRAM_bridge_avalon_slave_arb_addend[0]                                                                               ; Merged with Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave|SSRAM_bridge_avalon_slave_arb_addend[1]                                                                               ;
; Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|i_addr[0..3,6..11]                                                                                                                                 ; Merged with Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|i_addr[12]                                                                                                                                         ;
; Lab3_SOPC:sopc_module|LTM_controller_s1_arbitrator:the_LTM_controller_s1|d1_LTM_controller_s1_end_xfer                                                                                                         ; Merged with Lab3_SOPC:sopc_module|LTM_controller_s1_arbitrator:the_LTM_controller_s1|d1_reasons_to_wait                                                                                                                    ;
; Lab3_SOPC:sopc_module|LCD_controller_control_slave_arbitrator:the_LCD_controller_control_slave|d1_LCD_controller_control_slave_end_xfer                                                                        ; Merged with Lab3_SOPC:sopc_module|LCD_controller_control_slave_arbitrator:the_LCD_controller_control_slave|d1_reasons_to_wait                                                                                              ;
; Lab3_SOPC:sopc_module|Flash_bridge_avalon_slave_arbitrator:the_Flash_bridge_avalon_slave|d1_Flash_bridge_avalon_slave_end_xfer                                                                                 ; Merged with Lab3_SOPC:sopc_module|Flash_bridge_avalon_slave_arbitrator:the_Flash_bridge_avalon_slave|d1_reasons_to_wait                                                                                                    ;
; Lab3_SOPC:sopc_module|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module|d1_CPU_jtag_debug_module_end_xfer                                                                                             ; Merged with Lab3_SOPC:sopc_module|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module|d1_reasons_to_wait                                                                                                            ;
; Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|rdv_fifo_for_Lab3_SOPC_clock_2_out_to_SDRAM_controller_s1_module:rdv_fifo_for_Lab3_SOPC_clock_2_out_to_SDRAM_controller_s1|full_6 ; Merged with Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|rdv_fifo_for_Lab3_SOPC_clock_1_out_to_SDRAM_controller_s1_module:rdv_fifo_for_Lab3_SOPC_clock_1_out_to_SDRAM_controller_s1|full_6 ;
; Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|rdv_fifo_for_Lab3_SOPC_clock_2_out_to_SDRAM_controller_s1_module:rdv_fifo_for_Lab3_SOPC_clock_2_out_to_SDRAM_controller_s1|full_5 ; Merged with Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|rdv_fifo_for_Lab3_SOPC_clock_1_out_to_SDRAM_controller_s1_module:rdv_fifo_for_Lab3_SOPC_clock_1_out_to_SDRAM_controller_s1|full_5 ;
; Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|rdv_fifo_for_Lab3_SOPC_clock_2_out_to_SDRAM_controller_s1_module:rdv_fifo_for_Lab3_SOPC_clock_2_out_to_SDRAM_controller_s1|full_4 ; Merged with Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|rdv_fifo_for_Lab3_SOPC_clock_1_out_to_SDRAM_controller_s1_module:rdv_fifo_for_Lab3_SOPC_clock_1_out_to_SDRAM_controller_s1|full_4 ;
; Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|rdv_fifo_for_Lab3_SOPC_clock_2_out_to_SDRAM_controller_s1_module:rdv_fifo_for_Lab3_SOPC_clock_2_out_to_SDRAM_controller_s1|full_3 ; Merged with Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|rdv_fifo_for_Lab3_SOPC_clock_1_out_to_SDRAM_controller_s1_module:rdv_fifo_for_Lab3_SOPC_clock_1_out_to_SDRAM_controller_s1|full_3 ;
; Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|rdv_fifo_for_Lab3_SOPC_clock_2_out_to_SDRAM_controller_s1_module:rdv_fifo_for_Lab3_SOPC_clock_2_out_to_SDRAM_controller_s1|full_2 ; Merged with Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|rdv_fifo_for_Lab3_SOPC_clock_1_out_to_SDRAM_controller_s1_module:rdv_fifo_for_Lab3_SOPC_clock_1_out_to_SDRAM_controller_s1|full_2 ;
; Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|rdv_fifo_for_Lab3_SOPC_clock_2_out_to_SDRAM_controller_s1_module:rdv_fifo_for_Lab3_SOPC_clock_2_out_to_SDRAM_controller_s1|full_1 ; Merged with Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|rdv_fifo_for_Lab3_SOPC_clock_1_out_to_SDRAM_controller_s1_module:rdv_fifo_for_Lab3_SOPC_clock_1_out_to_SDRAM_controller_s1|full_1 ;
; Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|rdv_fifo_for_Lab3_SOPC_clock_2_out_to_SDRAM_controller_s1_module:rdv_fifo_for_Lab3_SOPC_clock_2_out_to_SDRAM_controller_s1|full_0 ; Merged with Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|rdv_fifo_for_Lab3_SOPC_clock_1_out_to_SDRAM_controller_s1_module:rdv_fifo_for_Lab3_SOPC_clock_1_out_to_SDRAM_controller_s1|full_0 ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|D_ctrl_jmp_direct                                                                                                                                                            ; Merged with Lab3_SOPC:sopc_module|CPU:the_CPU|D_ctrl_a_not_src                                                                                                                                                             ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|D_ctrl_b_not_src                                                                                                                                                             ; Merged with Lab3_SOPC:sopc_module|CPU:the_CPU|D_ctrl_b_is_dst                                                                                                                                                              ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|Lab3_SOPC_clock_1_slave_FSM:slave_FSM|slave_write_request                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_break:the_CPU_nios2_oci_break|trigger_state                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Lab3_SOPC:sopc_module|CPU_instruction_master_arbitrator:the_CPU_instruction_master|CPU_instruction_master_dbs_rdv_counter[0]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Lab3_SOPC:sopc_module|CPU_instruction_master_arbitrator:the_CPU_instruction_master|CPU_instruction_master_dbs_address[0]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Lab3_SOPC:sopc_module|CPU_data_master_arbitrator:the_CPU_data_master|CPU_data_master_dbs_rdv_counter[0]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Lab3_SOPC:sopc_module|CPU_data_master_arbitrator:the_CPU_data_master|CPU_data_master_dbs_address[0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_dbrk:the_CPU_nios2_oci_dbrk|dbrk_break                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_break:the_CPU_nios2_oci_break|trigbrktype                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave|SSRAM_bridge_avalon_slave_arb_share_counter[1]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Lab3_SOPC:sopc_module|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module|CPU_jtag_debug_module_arb_share_counter[1]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Lab3_SOPC:sopc_module|on_chip_memory_s1_arbitrator:the_on_chip_memory_s1|on_chip_memory_s1_arb_share_counter[1]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Lab3_SOPC:sopc_module|on_chip_memory_s1_arbitrator:the_on_chip_memory_s1|on_chip_memory_s1_arb_share_counter[0]                                                                                                ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module|CPU_jtag_debug_module_arb_share_counter[0]                                                                                    ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave|SSRAM_bridge_avalon_slave_arb_share_counter[0]                                                                        ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave|SSRAM_bridge_avalon_slave_slavearbiterlockenable                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Lab3_SOPC:sopc_module|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module|CPU_jtag_debug_module_slavearbiterlockenable                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Lab3_SOPC:sopc_module|on_chip_memory_s1_arbitrator:the_on_chip_memory_s1|on_chip_memory_s1_slavearbiterlockenable                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave|last_cycle_CPU_instruction_master_granted_slave_SSRAM_controller_s1                                                   ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave|last_cycle_CPU_data_master_granted_slave_SSRAM_controller_s1                                                          ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module|last_cycle_CPU_instruction_master_granted_slave_CPU_jtag_debug_module                                                         ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module|last_cycle_CPU_data_master_granted_slave_CPU_jtag_debug_module                                                                ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|on_chip_memory_s1_arbitrator:the_on_chip_memory_s1|last_cycle_CPU_instruction_master_granted_slave_on_chip_memory_s1                                                                     ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|on_chip_memory_s1_arbitrator:the_on_chip_memory_s1|last_cycle_CPU_data_master_granted_slave_on_chip_memory_s1                                                                            ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave|SSRAM_bridge_avalon_slave_reg_firsttransfer                                                                           ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave|SSRAM_bridge_avalon_slave_saved_chosen_master_vector[1]                                                               ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module|CPU_jtag_debug_module_reg_firsttransfer                                                                                       ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module|CPU_jtag_debug_module_saved_chosen_master_vector[1]                                                                           ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|on_chip_memory_s1_arbitrator:the_on_chip_memory_s1|on_chip_memory_s1_reg_firsttransfer                                                                                                   ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|on_chip_memory_s1_arbitrator:the_on_chip_memory_s1|on_chip_memory_s1_saved_chosen_master_vector[1]                                                                                       ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave|SSRAM_bridge_avalon_slave_saved_chosen_master_vector[0]                                                               ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|on_chip_memory_s1_arbitrator:the_on_chip_memory_s1|on_chip_memory_s1_saved_chosen_master_vector[0]                                                                                       ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|m_next~9                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|m_next~10                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|m_next~13                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|m_next~14                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|m_next~16                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|i_next~4                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|i_next~5                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|i_next~6                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|i_state~14                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|i_state~15                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|i_state~16                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|DRsize~3             ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|DRsize~4             ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|DRsize~5             ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|DRsize.101           ; Lost fanout                                                                                                                                                                                                                ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|Lab3_SOPC_clock_0_master_FSM:master_FSM|master_write                                                                                             ; Merged with Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|Lab3_SOPC_clock_0_master_FSM:master_FSM|master_state.100                                                                                         ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|Lab3_SOPC_clock_0_master_FSM:master_FSM|master_state.010                                                                                         ; Merged with Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|Lab3_SOPC_clock_0_master_FSM:master_FSM|master_read                                                                                              ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|DRsize.011           ; Merged with Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|DRsize.001           ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|Lab3_SOPC_clock_1_slave_FSM:slave_FSM|slave_state.100                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|DRsize.001           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Lab3_SOPC:sopc_module|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module|CPU_jtag_debug_module_saved_chosen_master_vector[0]                                                                           ; Lost fanout                                                                                                                                                                                                                ;
; Total Number of Removed Registers = 314                                                                                                                                                                        ;                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                               ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Lab3_SOPC:sopc_module|on_chip_memory_s1_arbitrator:the_on_chip_memory_s1|d1_reasons_to_wait                                 ; Stuck at GND              ; Lab3_SOPC:sopc_module|on_chip_memory_s1_arbitrator:the_on_chip_memory_s1|on_chip_memory_s1_arb_share_counter[1],                                              ;
;                                                                                                                             ; due to stuck port data_in ; Lab3_SOPC:sopc_module|on_chip_memory_s1_arbitrator:the_on_chip_memory_s1|on_chip_memory_s1_slavearbiterlockenable,                                            ;
;                                                                                                                             ;                           ; Lab3_SOPC:sopc_module|on_chip_memory_s1_arbitrator:the_on_chip_memory_s1|last_cycle_CPU_instruction_master_granted_slave_on_chip_memory_s1,                   ;
;                                                                                                                             ;                           ; Lab3_SOPC:sopc_module|on_chip_memory_s1_arbitrator:the_on_chip_memory_s1|last_cycle_CPU_data_master_granted_slave_on_chip_memory_s1,                          ;
;                                                                                                                             ;                           ; Lab3_SOPC:sopc_module|on_chip_memory_s1_arbitrator:the_on_chip_memory_s1|on_chip_memory_s1_reg_firsttransfer,                                                 ;
;                                                                                                                             ;                           ; Lab3_SOPC:sopc_module|on_chip_memory_s1_arbitrator:the_on_chip_memory_s1|on_chip_memory_s1_saved_chosen_master_vector[1],                                     ;
;                                                                                                                             ;                           ; Lab3_SOPC:sopc_module|on_chip_memory_s1_arbitrator:the_on_chip_memory_s1|on_chip_memory_s1_saved_chosen_master_vector[0]                                      ;
; Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave|d1_reasons_to_wait                 ; Stuck at GND              ; Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave|SSRAM_bridge_avalon_slave_arb_share_counter[1],                      ;
;                                                                                                                             ; due to stuck port data_in ; Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave|SSRAM_bridge_avalon_slave_slavearbiterlockenable,                    ;
;                                                                                                                             ;                           ; Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave|last_cycle_CPU_instruction_master_granted_slave_SSRAM_controller_s1, ;
;                                                                                                                             ;                           ; Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave|last_cycle_CPU_data_master_granted_slave_SSRAM_controller_s1,        ;
;                                                                                                                             ;                           ; Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave|SSRAM_bridge_avalon_slave_reg_firsttransfer,                         ;
;                                                                                                                             ;                           ; Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave|SSRAM_bridge_avalon_slave_saved_chosen_master_vector[1],             ;
;                                                                                                                             ;                           ; Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave|SSRAM_bridge_avalon_slave_saved_chosen_master_vector[0]              ;
; Lab3_SOPC:sopc_module|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module|CPU_jtag_debug_module_arb_share_counter[1] ; Stuck at GND              ; Lab3_SOPC:sopc_module|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module|CPU_jtag_debug_module_slavearbiterlockenable,                                ;
;                                                                                                                             ; due to stuck port data_in ; Lab3_SOPC:sopc_module|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module|last_cycle_CPU_instruction_master_granted_slave_CPU_jtag_debug_module,       ;
;                                                                                                                             ;                           ; Lab3_SOPC:sopc_module|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module|last_cycle_CPU_data_master_granted_slave_CPU_jtag_debug_module,              ;
;                                                                                                                             ;                           ; Lab3_SOPC:sopc_module|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module|CPU_jtag_debug_module_reg_firsttransfer,                                     ;
;                                                                                                                             ;                           ; Lab3_SOPC:sopc_module|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module|CPU_jtag_debug_module_saved_chosen_master_vector[1],                         ;
;                                                                                                                             ;                           ; Lab3_SOPC:sopc_module|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module|CPU_jtag_debug_module_saved_chosen_master_vector[0]                          ;
; Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|SDRAM_controller_s1_slavearbiterlockenable     ; Stuck at GND              ; Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|d1_reasons_to_wait,                                                              ;
;                                                                                                                             ; due to stuck port data_in ; Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|last_cycle_Lab3_SOPC_clock_2_out_granted_slave_SDRAM_controller_s1,              ;
;                                                                                                                             ;                           ; Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|last_cycle_Lab3_SOPC_clock_1_out_granted_slave_SDRAM_controller_s1,              ;
;                                                                                                                             ;                           ; Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|SDRAM_controller_s1_saved_chosen_master_vector[1]                                ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata_p1[29]                                         ; Stuck at GND              ; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata[29]                                                                              ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata_p1[28]                                         ; Stuck at GND              ; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata[28]                                                                              ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata_p1[27]                                         ; Stuck at GND              ; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata[27]                                                                              ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata_p1[26]                                         ; Stuck at GND              ; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata[26]                                                                              ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata_p1[25]                                         ; Stuck at GND              ; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata[25]                                                                              ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata_p1[24]                                         ; Stuck at GND              ; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata[24]                                                                              ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata_p1[23]                                         ; Stuck at GND              ; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata[23]                                                                              ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata_p1[22]                                         ; Stuck at GND              ; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata[22]                                                                              ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata_p1[21]                                         ; Stuck at GND              ; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata[21]                                                                              ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata_p1[20]                                         ; Stuck at GND              ; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata[20]                                                                              ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata_p1[19]                                         ; Stuck at GND              ; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata[19]                                                                              ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata_p1[18]                                         ; Stuck at GND              ; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata[18]                                                                              ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata_p1[17]                                         ; Stuck at GND              ; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata[17]                                                                              ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata_p1[16]                                         ; Stuck at GND              ; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata[16]                                                                              ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata_p1[15]                                         ; Stuck at GND              ; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata[15]                                                                              ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata_p1[14]                                         ; Stuck at GND              ; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata[14]                                                                              ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata_p1[13]                                         ; Stuck at GND              ; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata[13]                                                                              ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata_p1[12]                                         ; Stuck at GND              ; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata[12]                                                                              ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata_p1[11]                                         ; Stuck at GND              ; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata[11]                                                                              ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata_p1[10]                                         ; Stuck at GND              ; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata[10]                                                                              ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata_p1[9]                                          ; Stuck at GND              ; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata[9]                                                                               ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata_p1[8]                                          ; Stuck at GND              ; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata[8]                                                                               ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata_p1[7]                                          ; Stuck at GND              ; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata[7]                                                                               ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata_p1[6]                                          ; Stuck at GND              ; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata[6]                                                                               ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata_p1[5]                                          ; Stuck at GND              ; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata[5]                                                                               ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata_p1[4]                                          ; Stuck at GND              ; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata[4]                                                                               ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata_p1[3]                                          ; Stuck at GND              ; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata[3]                                                                               ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata_p1[2]                                          ; Stuck at GND              ; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata[2]                                                                               ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|E_control_reg_rddata[31]                                                                  ; Stuck at GND              ; Lab3_SOPC:sopc_module|CPU:the_CPU|M_control_reg_rddata[31]                                                                                                    ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|E_control_reg_rddata[30]                                                                  ; Stuck at GND              ; Lab3_SOPC:sopc_module|CPU:the_CPU|M_control_reg_rddata[30]                                                                                                    ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|E_control_reg_rddata[29]                                                                  ; Stuck at GND              ; Lab3_SOPC:sopc_module|CPU:the_CPU|M_control_reg_rddata[29]                                                                                                    ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|E_control_reg_rddata[28]                                                                  ; Stuck at GND              ; Lab3_SOPC:sopc_module|CPU:the_CPU|M_control_reg_rddata[28]                                                                                                    ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|E_control_reg_rddata[27]                                                                  ; Stuck at GND              ; Lab3_SOPC:sopc_module|CPU:the_CPU|M_control_reg_rddata[27]                                                                                                    ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|E_control_reg_rddata[26]                                                                  ; Stuck at GND              ; Lab3_SOPC:sopc_module|CPU:the_CPU|M_control_reg_rddata[26]                                                                                                    ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|E_control_reg_rddata[25]                                                                  ; Stuck at GND              ; Lab3_SOPC:sopc_module|CPU:the_CPU|M_control_reg_rddata[25]                                                                                                    ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|E_control_reg_rddata[24]                                                                  ; Stuck at GND              ; Lab3_SOPC:sopc_module|CPU:the_CPU|M_control_reg_rddata[24]                                                                                                    ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|E_control_reg_rddata[23]                                                                  ; Stuck at GND              ; Lab3_SOPC:sopc_module|CPU:the_CPU|M_control_reg_rddata[23]                                                                                                    ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|E_control_reg_rddata[22]                                                                  ; Stuck at GND              ; Lab3_SOPC:sopc_module|CPU:the_CPU|M_control_reg_rddata[22]                                                                                                    ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|E_control_reg_rddata[21]                                                                  ; Stuck at GND              ; Lab3_SOPC:sopc_module|CPU:the_CPU|M_control_reg_rddata[21]                                                                                                    ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|E_control_reg_rddata[20]                                                                  ; Stuck at GND              ; Lab3_SOPC:sopc_module|CPU:the_CPU|M_control_reg_rddata[20]                                                                                                    ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|E_control_reg_rddata[19]                                                                  ; Stuck at GND              ; Lab3_SOPC:sopc_module|CPU:the_CPU|M_control_reg_rddata[19]                                                                                                    ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|E_control_reg_rddata[18]                                                                  ; Stuck at GND              ; Lab3_SOPC:sopc_module|CPU:the_CPU|M_control_reg_rddata[18]                                                                                                    ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|E_control_reg_rddata[17]                                                                  ; Stuck at GND              ; Lab3_SOPC:sopc_module|CPU:the_CPU|M_control_reg_rddata[17]                                                                                                    ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata_p1[31]                                         ; Stuck at GND              ; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata[31]                                                                              ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|E_control_reg_rddata[15]                                                                  ; Stuck at GND              ; Lab3_SOPC:sopc_module|CPU:the_CPU|M_control_reg_rddata[15]                                                                                                    ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|E_control_reg_rddata[14]                                                                  ; Stuck at GND              ; Lab3_SOPC:sopc_module|CPU:the_CPU|M_control_reg_rddata[14]                                                                                                    ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|E_control_reg_rddata[13]                                                                  ; Stuck at GND              ; Lab3_SOPC:sopc_module|CPU:the_CPU|M_control_reg_rddata[13]                                                                                                    ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|E_control_reg_rddata[12]                                                                  ; Stuck at GND              ; Lab3_SOPC:sopc_module|CPU:the_CPU|M_control_reg_rddata[12]                                                                                                    ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|E_control_reg_rddata[11]                                                                  ; Stuck at GND              ; Lab3_SOPC:sopc_module|CPU:the_CPU|M_control_reg_rddata[11]                                                                                                    ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|E_control_reg_rddata[10]                                                                  ; Stuck at GND              ; Lab3_SOPC:sopc_module|CPU:the_CPU|M_control_reg_rddata[10]                                                                                                    ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|E_control_reg_rddata[9]                                                                   ; Stuck at GND              ; Lab3_SOPC:sopc_module|CPU:the_CPU|M_control_reg_rddata[9]                                                                                                     ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|E_control_reg_rddata[16]                                                                  ; Stuck at GND              ; Lab3_SOPC:sopc_module|CPU:the_CPU|M_control_reg_rddata[16]                                                                                                    ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|E_control_reg_rddata[7]                                                                   ; Stuck at GND              ; Lab3_SOPC:sopc_module|CPU:the_CPU|M_control_reg_rddata[7]                                                                                                     ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|E_control_reg_rddata[6]                                                                   ; Stuck at GND              ; Lab3_SOPC:sopc_module|CPU:the_CPU|M_control_reg_rddata[6]                                                                                                     ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|E_control_reg_rddata[5]                                                                   ; Stuck at GND              ; Lab3_SOPC:sopc_module|CPU:the_CPU|M_control_reg_rddata[5]                                                                                                     ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|E_control_reg_rddata[4]                                                                   ; Stuck at GND              ; Lab3_SOPC:sopc_module|CPU:the_CPU|M_control_reg_rddata[4]                                                                                                     ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|E_control_reg_rddata[3]                                                                   ; Stuck at GND              ; Lab3_SOPC:sopc_module|CPU:the_CPU|M_control_reg_rddata[3]                                                                                                     ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|E_ctrl_br_always_pred_taken                                                               ; Stuck at GND              ; Lab3_SOPC:sopc_module|CPU:the_CPU|M_ctrl_br_always_pred_taken                                                                                                 ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata_p1[30]                                         ; Stuck at GND              ; Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|slave_readdata[30]                                                                              ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|E_control_reg_rddata[8]                                                                   ; Stuck at GND              ; Lab3_SOPC:sopc_module|CPU:the_CPU|M_control_reg_rddata[8]                                                                                                     ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3328  ;
; Number of registers using Synchronous Clear  ; 124   ;
; Number of registers using Synchronous Load   ; 344   ;
; Number of registers using Asynchronous Clear ; 2926  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1982  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                            ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Lab3_SOPC:sopc_module|system_clock_timer:the_system_clock_timer|internal_counter[0]                                                                                                                                          ; 3       ;
; Lab3_SOPC:sopc_module|system_clock_timer:the_system_clock_timer|internal_counter[1]                                                                                                                                          ; 3       ;
; Lab3_SOPC:sopc_module|system_clock_timer:the_system_clock_timer|internal_counter[2]                                                                                                                                          ; 3       ;
; Lab3_SOPC:sopc_module|system_clock_timer:the_system_clock_timer|internal_counter[3]                                                                                                                                          ; 3       ;
; Lab3_SOPC:sopc_module|system_clock_timer:the_system_clock_timer|internal_counter[4]                                                                                                                                          ; 3       ;
; Lab3_SOPC:sopc_module|system_clock_timer:the_system_clock_timer|internal_counter[7]                                                                                                                                          ; 3       ;
; Lab3_SOPC:sopc_module|system_clock_timer:the_system_clock_timer|internal_counter[9]                                                                                                                                          ; 3       ;
; Lab3_SOPC:sopc_module|system_clock_timer:the_system_clock_timer|internal_counter[10]                                                                                                                                         ; 3       ;
; Lab3_SOPC:sopc_module|system_clock_timer:the_system_clock_timer|internal_counter[15]                                                                                                                                         ; 3       ;
; Lab3_SOPC:sopc_module|system_clock_timer:the_system_clock_timer|internal_counter[16]                                                                                                                                         ; 3       ;
; Lab3_SOPC:sopc_module|timestamp_timer:the_timestamp_timer|internal_counter[0]                                                                                                                                                ; 3       ;
; Lab3_SOPC:sopc_module|timestamp_timer:the_timestamp_timer|internal_counter[1]                                                                                                                                                ; 3       ;
; Lab3_SOPC:sopc_module|timestamp_timer:the_timestamp_timer|internal_counter[2]                                                                                                                                                ; 3       ;
; Lab3_SOPC:sopc_module|timestamp_timer:the_timestamp_timer|internal_counter[3]                                                                                                                                                ; 3       ;
; Lab3_SOPC:sopc_module|timestamp_timer:the_timestamp_timer|internal_counter[4]                                                                                                                                                ; 3       ;
; Lab3_SOPC:sopc_module|timestamp_timer:the_timestamp_timer|internal_counter[7]                                                                                                                                                ; 3       ;
; Lab3_SOPC:sopc_module|timestamp_timer:the_timestamp_timer|internal_counter[9]                                                                                                                                                ; 3       ;
; Lab3_SOPC:sopc_module|timestamp_timer:the_timestamp_timer|internal_counter[10]                                                                                                                                               ; 3       ;
; Lab3_SOPC:sopc_module|timestamp_timer:the_timestamp_timer|internal_counter[15]                                                                                                                                               ; 3       ;
; Lab3_SOPC:sopc_module|timestamp_timer:the_timestamp_timer|internal_counter[16]                                                                                                                                               ; 3       ;
; Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|m_cmd[0]                                                                                                                                                         ; 3       ;
; Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|m_cmd[1]                                                                                                                                                         ; 3       ;
; Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|m_cmd[2]                                                                                                                                                         ; 3       ;
; Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|m_cmd[3]                                                                                                                                                         ; 2       ;
; Lab3_SOPC:sopc_module|Flash_bridge_avalon_slave_arbitrator:the_Flash_bridge_avalon_slave|write_n_to_the_Flash_controller                                                                                                     ; 1       ;
; Lab3_SOPC:sopc_module|Flash_bridge_avalon_slave_arbitrator:the_Flash_bridge_avalon_slave|read_n_to_the_Flash_controller                                                                                                      ; 1       ;
; Lab3_SOPC:sopc_module|Flash_bridge_avalon_slave_arbitrator:the_Flash_bridge_avalon_slave|select_n_to_the_Flash_controller                                                                                                    ; 1       ;
; Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave|adsc_n_to_the_SSRAM_controller                                                                                                      ; 1       ;
; Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave|bw_n_to_the_SSRAM_controller[0]                                                                                                     ; 1       ;
; Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave|bw_n_to_the_SSRAM_controller[1]                                                                                                     ; 1       ;
; Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave|bw_n_to_the_SSRAM_controller[2]                                                                                                     ; 1       ;
; Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave|bw_n_to_the_SSRAM_controller[3]                                                                                                     ; 1       ;
; Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave|chipenable1_n_to_the_SSRAM_controller                                                                                               ; 3       ;
; Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave|outputenable_n_to_the_SSRAM_controller                                                                                              ; 1       ;
; Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave|bwe_n_to_the_SSRAM_controller                                                                                                       ; 1       ;
; Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|i_addr[12]                                                                                                                                                       ; 11      ;
; Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|i_cmd[0]                                                                                                                                                         ; 2       ;
; Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|i_cmd[1]                                                                                                                                                         ; 2       ;
; Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|i_cmd[2]                                                                                                                                                         ; 2       ;
; Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|i_cmd[3]                                                                                                                                                         ; 2       ;
; Lab3_SOPC:sopc_module|Flash_bridge_avalon_slave_arbitrator:the_Flash_bridge_avalon_slave|Flash_bridge_avalon_slave_arb_addend[0]                                                                                             ; 6       ;
; Lab3_SOPC:sopc_module|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module|CPU_jtag_debug_module_arb_addend[0]                                                                                                         ; 5       ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|av_waitrequest                                                                                                                                                     ; 6       ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|t_dav                                                                                                                                                              ; 4       ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|count[9]                                                                                                       ; 11      ;
; Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|rdv_fifo_for_Lab3_SOPC_clock_2_out_to_SDRAM_controller_s1_module:rdv_fifo_for_Lab3_SOPC_clock_2_out_to_SDRAM_controller_s1|fifo_contains_ones_n ; 3       ;
; Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|rdv_fifo_for_Lab3_SOPC_clock_1_out_to_SDRAM_controller_s1_module:rdv_fifo_for_Lab3_SOPC_clock_1_out_to_SDRAM_controller_s1|fifo_contains_ones_n ; 3       ;
; Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|SDRAM_controller_s1_arb_addend[0]                                                                                                               ; 5       ;
; Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|refresh_counter[14]                                                                                                                                              ; 2       ;
; Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|refresh_counter[11]                                                                                                                                              ; 2       ;
; Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|refresh_counter[10]                                                                                                                                              ; 2       ;
; Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|refresh_counter[9]                                                                                                                                               ; 2       ;
; Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|refresh_counter[5]                                                                                                                                               ; 2       ;
; Lab3_SOPC:sopc_module|Flash_bridge_avalon_slave_arbitrator:the_Flash_bridge_avalon_slave|Flash_bridge_avalon_slave_reg_firsttransfer                                                                                         ; 1       ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|M_pipe_flush                                                                                                                                                                               ; 54      ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|hbreak_enabled                                                                                                                                                                             ; 11      ;
; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|rst2                                                                                                           ; 3       ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|ic_tag_clr_valid_bits                                                                                                                                                                      ; 1       ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|M_pipe_flush_waddr[24]                                                                                                                                                                     ; 1       ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|A_wr_dst_reg_from_M                                                                                                                                                                        ; 66      ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|clr_break_line                                                                                                                                                                             ; 6       ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[0]                                                                                               ; 2       ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[1]                                                                                               ; 2       ;
; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[2]                                                                                               ; 2       ;
; Lab3_SOPC:sopc_module|system_clock_timer:the_system_clock_timer|period_l_register[2]                                                                                                                                         ; 2       ;
; Lab3_SOPC:sopc_module|timestamp_timer:the_timestamp_timer|period_l_register[2]                                                                                                                                               ; 2       ;
; Lab3_SOPC:sopc_module|system_clock_timer:the_system_clock_timer|period_l_register[10]                                                                                                                                        ; 2       ;
; Lab3_SOPC:sopc_module|timestamp_timer:the_timestamp_timer|period_l_register[10]                                                                                                                                              ; 2       ;
; Lab3_SOPC:sopc_module|system_clock_timer:the_system_clock_timer|period_l_register[1]                                                                                                                                         ; 2       ;
; Lab3_SOPC:sopc_module|timestamp_timer:the_timestamp_timer|period_l_register[1]                                                                                                                                               ; 2       ;
; Lab3_SOPC:sopc_module|timestamp_timer:the_timestamp_timer|period_l_register[9]                                                                                                                                               ; 2       ;
; Lab3_SOPC:sopc_module|system_clock_timer:the_system_clock_timer|period_l_register[9]                                                                                                                                         ; 2       ;
; Lab3_SOPC:sopc_module|system_clock_timer:the_system_clock_timer|period_l_register[0]                                                                                                                                         ; 2       ;
; Lab3_SOPC:sopc_module|system_clock_timer:the_system_clock_timer|period_h_register[0]                                                                                                                                         ; 2       ;
; Lab3_SOPC:sopc_module|timestamp_timer:the_timestamp_timer|period_l_register[0]                                                                                                                                               ; 2       ;
; Lab3_SOPC:sopc_module|timestamp_timer:the_timestamp_timer|period_h_register[0]                                                                                                                                               ; 2       ;
; Lab3_SOPC:sopc_module|system_clock_timer:the_system_clock_timer|period_l_register[3]                                                                                                                                         ; 2       ;
; Lab3_SOPC:sopc_module|timestamp_timer:the_timestamp_timer|period_l_register[3]                                                                                                                                               ; 2       ;
; Lab3_SOPC:sopc_module|system_clock_timer:the_system_clock_timer|period_l_register[4]                                                                                                                                         ; 2       ;
; Lab3_SOPC:sopc_module|timestamp_timer:the_timestamp_timer|period_l_register[4]                                                                                                                                               ; 2       ;
; Lab3_SOPC:sopc_module|system_clock_timer:the_system_clock_timer|period_l_register[7]                                                                                                                                         ; 2       ;
; Lab3_SOPC:sopc_module|timestamp_timer:the_timestamp_timer|period_l_register[7]                                                                                                                                               ; 2       ;
; Lab3_SOPC:sopc_module|timestamp_timer:the_timestamp_timer|period_l_register[15]                                                                                                                                              ; 2       ;
; Lab3_SOPC:sopc_module|system_clock_timer:the_system_clock_timer|period_l_register[15]                                                                                                                                        ; 2       ;
; Lab3_SOPC:sopc_module|PLL:the_PLL|pfdena_reg                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|tdo                                                                                                                                                                                                         ; 2       ;
; Total number of inverted registers = 86                                                                                                                                                                                      ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|d_byteenable[2]                                                                                                                                                                         ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|d_address_line_field[2]                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|CPU_data_master_arbitrator:the_CPU_data_master|CPU_data_master_latency_counter[2]                                                                                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|count[6]                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|CPU_instruction_master_arbitrator:the_CPU_instruction_master|CPU_instruction_master_latency_counter[0]                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|M_mem_byte_en[1]                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|A_slow_inst_result[7]                                                                                                                                                                   ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|D_iw[25]                                                                                                                                                                                ;
; 3:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|A_inst_result[10]                                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|A_inst_result[0]                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|ic_fill_ap_cnt[3]                                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|ic_fill_ap_offset[0]                                                                                                                                                                    ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|seven_segment_displays_controller:the_seven_segment_displays_controller|seg7:seven_segment_displays_controller|avs_s1_readdata[0]                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|SDRAM_controller_input_efifo_module:the_SDRAM_controller_input_efifo_module|entries[1]                                                                        ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|d_writedata[20]                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|A_dc_rd_addr_cnt[2]                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|A_dc_rd_data_cnt[3]                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|A_dc_wr_data_cnt[0]                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|td_shift[9]                                                                                                 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|ic_tag_wraddress[3]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|E_src2[24]                                                                                                                                                                              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|E_control_reg_rddata[1]                                                                                                                                                                 ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|MonDReg[23]                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|Flash_bridge_avalon_slave_arbitrator:the_Flash_bridge_avalon_slave|Flash_controller_s1_wait_counter[2]                                                                                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|LCD_controller_control_slave_arbitrator:the_LCD_controller_control_slave|LCD_controller_control_slave_wait_counter[0]                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|M_st_data[28]                                                                                                                                                                           ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|MonDReg[8]                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|sr[37]                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|sr[33]                          ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|sr[13]                          ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|sr[25]                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|d_address_offset_field[1]                                                                                                                                                               ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|E_src1[23]                                                                                                                                                                              ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|MonAReg[8]                                                                                                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|m_dqm[3]                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|M_mem_byte_en[3]                                                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_break:the_CPU_nios2_oci_break|break_readreg[5]                                                                                            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|F_pc[17]                                                                                                                                                                                ;
; 6:1                ; 25 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|M_pipe_flush_waddr[20]                                                                                                                                                                  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|m_addr[11]                                                                                                                                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|m_addr[5]                                                                                                                                                     ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|m_addr[8]                                                                                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|td_shift[7]                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic|td_shift[2]                                                                                                 ;
; 12:1               ; 61 bits   ; 488 LEs       ; 0 LEs                ; 488 LEs                ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|active_data[0]                                                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|d_writedata[1]                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab3|Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|m_data[20]                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Lab3|Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave|SSRAM_bridge_avalon_slave_arb_share_counter_next_value[0]                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|E_logic_result[23]                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Lab3|Lab3_SOPC:sopc_module|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module|CPU_jtag_debug_module_arb_share_counter_next_value[0]                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Lab3|Lab3_SOPC:sopc_module|on_chip_memory_s1_arbitrator:the_on_chip_memory_s1|on_chip_memory_s1_arb_share_counter_next_value[0]                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|F_iw[4]                                                                                                                                                                                 ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|dc_data_rd_port_addr[0]                                                                                                                                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|dc_data_wr_port_addr[5]                                                                                                                                                                 ;
; 3:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|dc_data_wr_port_data[3]                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|Lab3_SOPC_clock_1_slave_FSM:slave_FSM|Selector0                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Lab3|Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|comb                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Lab3|Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|rdv_fifo_for_Lab3_SOPC_clock_2_out_to_SDRAM_controller_s1_module:rdv_fifo_for_Lab3_SOPC_clock_2_out_to_SDRAM_controller_s1|updated_one_count ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Lab3|Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|rdv_fifo_for_Lab3_SOPC_clock_1_out_to_SDRAM_controller_s1_module:rdv_fifo_for_Lab3_SOPC_clock_1_out_to_SDRAM_controller_s1|updated_one_count ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|E_alu_result[1]                                                                                                                                                                         ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|E_alu_result[10]                                                                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|D_dst_regnum[0]                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|dc_data_wr_port_byte_en[2]                                                                                                                                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|readdata[0]                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|Lab3_SOPC_clock_2_slave_FSM:slave_FSM|Selector0                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Lab3|Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|Lab3_SOPC_clock_0_slave_FSM:slave_FSM|Selector3                                                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|E_alu_result[28]                                                                                                                                                                        ;
; 5:1                ; 17 bits   ; 51 LEs        ; 51 LEs               ; 0 LEs                  ; No         ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|E_alu_result[27]                                                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|D_src2_reg[10]                                                                                                                                                                          ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|A_wr_data_unfiltered[30]                                                                                                                                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|A_wr_data_unfiltered[15]                                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|A_wr_data_unfiltered[6]                                                                                                                                                                 ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Lab3|Lab3_SOPC:sopc_module|CPU:the_CPU|F_ic_tag_rd_addr_nxt[0]                                                                                                                                                                 ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |Lab3|Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|Selector35                                                                                                                                                    ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |Lab3|Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|Selector28                                                                                                                                                    ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |Lab3|sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                            ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |Lab3|sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Lab3|sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                  ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |Lab3|sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                     ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |Lab3|sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                     ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |Lab3|sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                              ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |Lab3|sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_ic_data_module:CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_ic_tag_module:CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_41g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_bht_module:CPU_bht|altsyncram:the_altsyncram|altsyncram_pkf1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_register_bank_a_module:CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_p2f1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_register_bank_b_module:CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_q2f1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_tag_module:CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_p9f1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_data_module:CPU_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_victim_module:CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_mult_cell:the_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_mult_cell:the_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|Flash_bridge_avalon_slave_arbitrator:the_Flash_bridge_avalon_slave ;
+-----------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                 ;
+-----------------------------+-------+------+--------------------------------------------------------------------+
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[22]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[21]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[20]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[19]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[18]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[17]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[16]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[15]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[14]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[13]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[12]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[11]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[10]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[9]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[8]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[7]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[6]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[5]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[4]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[3]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[2]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[1]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[0]                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_Flash_controller[15]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_Flash_controller[14]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_Flash_controller[13]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_Flash_controller[12]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_Flash_controller[11]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_Flash_controller[10]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_Flash_controller[9]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_Flash_controller[8]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_Flash_controller[7]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_Flash_controller[6]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_Flash_controller[5]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_Flash_controller[4]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_Flash_controller[3]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_Flash_controller[2]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_Flash_controller[1]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_Flash_controller[0]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; read_n_to_the_Flash_controller                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; select_n_to_the_Flash_controller                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; write_n_to_the_Flash_controller                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; select_n_to_the_Flash_controller~reg0                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_Flash_controller[15]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_Flash_controller[14]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_Flash_controller[13]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_Flash_controller[12]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_Flash_controller[11]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_Flash_controller[10]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_Flash_controller[9]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_Flash_controller[8]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_Flash_controller[7]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_Flash_controller[6]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_Flash_controller[5]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_Flash_controller[4]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_Flash_controller[3]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_Flash_controller[2]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_Flash_controller[1]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_Flash_controller[0]~reg0             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_Flash_controller[15]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_Flash_controller[14]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_Flash_controller[13]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_Flash_controller[12]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_Flash_controller[11]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_Flash_controller[10]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_Flash_controller[9]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_Flash_controller[8]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_Flash_controller[7]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_Flash_controller[6]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_Flash_controller[5]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_Flash_controller[4]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_Flash_controller[3]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_Flash_controller[2]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_Flash_controller[1]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_Flash_controller[0]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; d1_in_a_write_cycle                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; read_n_to_the_Flash_controller~reg0                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; write_n_to_the_Flash_controller~reg0                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[22]~reg0                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[21]~reg0                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[20]~reg0                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[19]~reg0                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[18]~reg0                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[17]~reg0                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[16]~reg0                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[15]~reg0                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[14]~reg0                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[13]~reg0                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[12]~reg0                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[11]~reg0                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[10]~reg0                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[9]~reg0                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[8]~reg0                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[7]~reg0                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[6]~reg0                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[5]~reg0                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[4]~reg0                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[3]~reg0                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[2]~reg0                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[1]~reg0                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_Flash_controller[0]~reg0                            ;
+-----------------------------+-------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_w:the_JTAG_controller_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_r:the_JTAG_controller_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0 ;
+-------------------+-------+------+---------------------------------------------------+
; Assignment        ; Value ; From ; To                                                ;
+-------------------+-------+------+---------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[31]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[30]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[29]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[28]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[27]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[26]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[25]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[24]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[23]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[22]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[21]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[20]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[19]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[18]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[17]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[16]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[3]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[2]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                         ;
+-------------------+-------+------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|Lab3_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1 ;
+-------------------+-------+------+---------------------------------------------------+
; Assignment        ; Value ; From ; To                                                ;
+-------------------+-------+------+---------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[25]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[24]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[23]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[22]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[21]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[20]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[19]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[18]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[17]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[16]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[15]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[23]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[22]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[21]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[20]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[19]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[18]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[17]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[16]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[15]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[14]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[13]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[31]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[30]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[29]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[28]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[27]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[26]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[25]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[24]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[23]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[22]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[21]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[20]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[19]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[18]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[17]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[16]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[25]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[24]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[23]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[22]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[21]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[20]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[19]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[18]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[17]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[16]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[15]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[14]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[13]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[12]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[11]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[10]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[9]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[8]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[7]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[6]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[5]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[4]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[25]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[24]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[23]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[22]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[21]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[20]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[19]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[18]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[17]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[16]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[15]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]~reg0                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]~reg0                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]~reg0                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]~reg0                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]~reg0                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]~reg0                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[23]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[22]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[21]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[20]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[19]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[18]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[17]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[16]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[15]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[14]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[13]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[12]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[11]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[10]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[9]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[8]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[7]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[6]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[5]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[4]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[3]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[2]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[23]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[22]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[21]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[20]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[19]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[18]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[17]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[16]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[15]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[14]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[13]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[3]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[2]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                         ;
+-------------------+-------+------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|Lab3_SOPC_clock_1_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2 ;
+-------------------+-------+------+---------------------------------------------------+
; Assignment        ; Value ; From ; To                                                ;
+-------------------+-------+------+---------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[25]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[24]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[23]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[22]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[21]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[20]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[19]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[18]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[17]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[16]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[15]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[23]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[22]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[21]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[20]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[19]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[18]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[17]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[16]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[15]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[14]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[13]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[31]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[30]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[29]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[28]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[27]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[26]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[25]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[24]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[23]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[22]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[21]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[20]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[19]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[18]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[17]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[16]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[25]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[24]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[23]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[22]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[21]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[20]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[19]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[18]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[17]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[16]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[15]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[14]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[13]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[12]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[11]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[10]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[9]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[8]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[7]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[6]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[5]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[4]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[25]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[24]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[23]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[22]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[21]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[20]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[19]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[18]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[17]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[16]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[15]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]~reg0                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]~reg0                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]~reg0                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]~reg0                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]~reg0                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]~reg0                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[23]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[22]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[21]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[20]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[19]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[18]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[17]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[16]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[15]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[14]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[13]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[12]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[11]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[10]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[9]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[8]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[7]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[6]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[5]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[4]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[3]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[2]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[23]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[22]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[21]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[20]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[19]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[18]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[17]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[16]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[15]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[14]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[13]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[3]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[2]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                         ;
+-------------------+-------+------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|Lab3_SOPC_clock_2_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|PLL:the_PLL ;
+----------------+-------+------+--------------------------+
; Assignment     ; Value ; From ; To                       ;
+----------------+-------+------+--------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg               ;
+----------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|PLL:the_PLL|PLL_stdsync_sv6:stdsync2|PLL_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller ;
+-----------------------------+-------+------+---------------------------------------+
; Assignment                  ; Value ; From ; To                                    ;
+-----------------------------+-------+------+---------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                       ;
+-----------------------------+-------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave ;
+-----------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                 ;
+-----------------------------+-------+------+--------------------------------------------------------------------+
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[20]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[19]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[18]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[17]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[16]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[15]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[14]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[13]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[12]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[11]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[10]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[9]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[8]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[7]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[6]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[5]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[4]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[3]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[2]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[1]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[0]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; adsc_n_to_the_SSRAM_controller                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bw_n_to_the_SSRAM_controller[3]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bw_n_to_the_SSRAM_controller[2]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bw_n_to_the_SSRAM_controller[1]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bw_n_to_the_SSRAM_controller[0]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bwe_n_to_the_SSRAM_controller                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; chipenable1_n_to_the_SSRAM_controller                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[31]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[30]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[29]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[28]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[27]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[26]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[25]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[24]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[23]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[22]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[21]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[20]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[19]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[18]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[17]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[16]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[15]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[14]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[13]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[12]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[11]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[10]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[9]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[8]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[7]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[6]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[5]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[4]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[3]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[2]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[1]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[0]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; outputenable_n_to_the_SSRAM_controller                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; reset_n_to_the_SSRAM_controller                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; chipenable1_n_to_the_SSRAM_controller~reg0                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[31]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[30]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[29]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[28]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[27]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[26]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[25]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[24]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[23]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[22]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[21]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[20]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[19]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[18]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[17]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[16]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[15]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[14]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[13]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[12]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[11]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[10]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[9]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[8]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[7]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[6]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[5]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[4]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[3]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[2]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[1]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_SSRAM_controller[0]~reg0             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_SSRAM_controller[31]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_SSRAM_controller[30]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_SSRAM_controller[29]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_SSRAM_controller[28]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_SSRAM_controller[27]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_SSRAM_controller[26]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_SSRAM_controller[25]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_SSRAM_controller[24]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_SSRAM_controller[23]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_SSRAM_controller[22]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_SSRAM_controller[21]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_SSRAM_controller[20]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_SSRAM_controller[19]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_SSRAM_controller[18]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_SSRAM_controller[17]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_SSRAM_controller[16]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_SSRAM_controller[15]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_SSRAM_controller[14]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_SSRAM_controller[13]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_SSRAM_controller[12]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_SSRAM_controller[11]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_SSRAM_controller[10]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_SSRAM_controller[9]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_SSRAM_controller[8]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_SSRAM_controller[7]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_SSRAM_controller[6]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_SSRAM_controller[5]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_SSRAM_controller[4]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_SSRAM_controller[3]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_SSRAM_controller[2]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_SSRAM_controller[1]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_SSRAM_controller[0]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; d1_in_a_write_cycle                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; adsc_n_to_the_SSRAM_controller~reg0                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; outputenable_n_to_the_SSRAM_controller~reg0                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; reset_n_to_the_SSRAM_controller~reg0                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bwe_n_to_the_SSRAM_controller~reg0                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bw_n_to_the_SSRAM_controller[3]~reg0                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bw_n_to_the_SSRAM_controller[2]~reg0                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bw_n_to_the_SSRAM_controller[1]~reg0                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bw_n_to_the_SSRAM_controller[0]~reg0                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[20]~reg0                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[19]~reg0                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[18]~reg0                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[17]~reg0                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[16]~reg0                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[15]~reg0                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[14]~reg0                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[13]~reg0                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[12]~reg0                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[11]~reg0                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[10]~reg0                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[9]~reg0                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[8]~reg0                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[7]~reg0                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[6]~reg0                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[5]~reg0                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[4]~reg0                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[3]~reg0                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[2]~reg0                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[1]~reg0                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_SSRAM_controller[0]~reg0                            ;
+-----------------------------+-------+------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|on_chip_memory:the_on_chip_memory|altsyncram:the_altsyncram|altsyncram_q0c1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_reset_clock_to_CPU_domain_synch_module:Lab3_SOPC_reset_clock_to_CPU_domain_synch ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_reset_clock_from_board_domain_synch_module:Lab3_SOPC_reset_clock_from_board_domain_synch ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_SOPC:sopc_module|Lab3_SOPC_reset_clock_to_SDRAM_domain_synch_module:Lab3_SOPC_reset_clock_to_SDRAM_domain_synch ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_ic_data_module:CPU_ic_data ;
+----------------+--------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_ic_data_module:CPU_ic_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                              ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                              ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_qed1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_ic_tag_module:CPU_ic_tag ;
+----------------+--------------------+-----------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                  ;
+----------------+--------------------+-----------------------------------------------------------------------+
; lpm_file       ; CPU_ic_tag_ram.mif ; String                                                                ;
+----------------+--------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_ic_tag_module:CPU_ic_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 24                   ; Signed Integer                                                            ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                            ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; CPU_ic_tag_ram.mif   ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_41g1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_bht_module:CPU_bht ;
+----------------+-----------------+--------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                               ;
+----------------+-----------------+--------------------------------------------------------------------+
; lpm_file       ; CPU_bht_ram.mif ; String                                                             ;
+----------------+-----------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_bht_module:CPU_bht|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                             ;
; WIDTH_A                            ; 2                    ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 2                    ; Signed Integer                                                      ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                      ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; CPU_bht_ram.mif      ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_pkf1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_register_bank_a_module:CPU_register_bank_a ;
+----------------+------------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                      ;
+----------------+------------------+-------------------------------------------------------------------------------------------+
; lpm_file       ; CPU_rf_ram_a.mif ; String                                                                                    ;
+----------------+------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_register_bank_a_module:CPU_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                              ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                              ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                              ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; INIT_FILE                          ; CPU_rf_ram_a.mif     ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_p2f1      ; Untyped                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_register_bank_b_module:CPU_register_bank_b ;
+----------------+------------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                      ;
+----------------+------------------+-------------------------------------------------------------------------------------------+
; lpm_file       ; CPU_rf_ram_b.mif ; String                                                                                    ;
+----------------+------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_register_bank_b_module:CPU_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                              ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                              ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                              ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; INIT_FILE                          ; CPU_rf_ram_b.mif     ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_q2f1      ; Untyped                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_tag_module:CPU_dc_tag ;
+----------------+--------------------+-----------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                  ;
+----------------+--------------------+-----------------------------------------------------------------------+
; lpm_file       ; CPU_dc_tag_ram.mif ; String                                                                ;
+----------------+--------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_tag_module:CPU_dc_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 19                   ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 19                   ; Signed Integer                                                            ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                            ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; CPU_dc_tag_ram.mif   ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_p9f1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_data_module:CPU_dc_data ;
+----------------+--------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_data_module:CPU_dc_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                              ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                              ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_29f1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_victim_module:CPU_dc_victim ;
+----------------+--------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_victim_module:CPU_dc_victim|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                  ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                                                  ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_9vc1      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_mult_cell:the_CPU_mult_cell|altmult_add:the_altmult_add_part_1 ;
+---------------------------------------+-------------------+---------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                  ;
+---------------------------------------+-------------------+---------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                        ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                               ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                               ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                               ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                               ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                               ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                               ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                               ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                               ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                               ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                               ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                               ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                               ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                               ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                               ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                               ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                               ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                               ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                               ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                               ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                               ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                               ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                               ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                               ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                               ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                               ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                               ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                               ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                               ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                               ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                               ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                               ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                               ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                               ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                               ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                               ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                               ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                               ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                               ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                               ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                               ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                               ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                               ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                               ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                               ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                               ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                               ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                               ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                               ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                               ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                               ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                               ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                               ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                               ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                               ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                               ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                               ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                               ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                               ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                               ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                               ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                               ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                               ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                               ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                               ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                               ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                               ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                               ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                               ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                               ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                               ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                               ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                               ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                               ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                               ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                               ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                               ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                               ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                               ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                               ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                               ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                               ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                               ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                               ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                               ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                               ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                               ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                               ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                               ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                               ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                                        ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                               ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                               ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                               ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                               ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                               ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                               ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                               ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                               ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                               ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                               ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                               ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                               ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                               ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                               ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                               ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                               ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                               ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                               ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                               ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                               ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                               ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                               ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                               ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                               ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                               ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                               ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                               ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                               ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                               ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                               ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                               ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                               ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                               ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                               ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                               ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                               ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                               ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                               ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                               ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                               ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                               ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                               ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                               ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                               ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                               ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                               ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                               ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                               ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                               ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                               ;
; WIDTH_A                               ; 16                ; Signed Integer                                                                        ;
; WIDTH_B                               ; 16                ; Signed Integer                                                                        ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                               ;
; WIDTH_RESULT                          ; 32                ; Signed Integer                                                                        ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                               ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                               ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                               ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                               ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                               ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                               ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                               ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                               ;
; CBXI_PARAMETER                        ; mult_add_4cr2     ; Untyped                                                                               ;
; DEVICE_FAMILY                         ; Cyclone II        ; Untyped                                                                               ;
; WIDTH_C                               ; 22                ; Untyped                                                                               ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                                               ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                                               ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                                               ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                                               ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                                               ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                                               ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                                               ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                                               ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                                               ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                                               ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                                               ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                                               ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                                               ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                                               ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                                               ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                                               ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                                               ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                                               ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                                               ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                                               ;
; COEF0_0                               ; 0                 ; Untyped                                                                               ;
; COEF0_1                               ; 0                 ; Untyped                                                                               ;
; COEF0_2                               ; 0                 ; Untyped                                                                               ;
; COEF0_3                               ; 0                 ; Untyped                                                                               ;
; COEF0_4                               ; 0                 ; Untyped                                                                               ;
; COEF0_5                               ; 0                 ; Untyped                                                                               ;
; COEF0_6                               ; 0                 ; Untyped                                                                               ;
; COEF0_7                               ; 0                 ; Untyped                                                                               ;
; COEF1_0                               ; 0                 ; Untyped                                                                               ;
; COEF1_1                               ; 0                 ; Untyped                                                                               ;
; COEF1_2                               ; 0                 ; Untyped                                                                               ;
; COEF1_3                               ; 0                 ; Untyped                                                                               ;
; COEF1_4                               ; 0                 ; Untyped                                                                               ;
; COEF1_5                               ; 0                 ; Untyped                                                                               ;
; COEF1_6                               ; 0                 ; Untyped                                                                               ;
; COEF1_7                               ; 0                 ; Untyped                                                                               ;
; COEF2_0                               ; 0                 ; Untyped                                                                               ;
; COEF2_1                               ; 0                 ; Untyped                                                                               ;
; COEF2_2                               ; 0                 ; Untyped                                                                               ;
; COEF2_3                               ; 0                 ; Untyped                                                                               ;
; COEF2_4                               ; 0                 ; Untyped                                                                               ;
; COEF2_5                               ; 0                 ; Untyped                                                                               ;
; COEF2_6                               ; 0                 ; Untyped                                                                               ;
; COEF2_7                               ; 0                 ; Untyped                                                                               ;
; COEF3_0                               ; 0                 ; Untyped                                                                               ;
; COEF3_1                               ; 0                 ; Untyped                                                                               ;
; COEF3_2                               ; 0                 ; Untyped                                                                               ;
; COEF3_3                               ; 0                 ; Untyped                                                                               ;
; COEF3_4                               ; 0                 ; Untyped                                                                               ;
; COEF3_5                               ; 0                 ; Untyped                                                                               ;
; COEF3_6                               ; 0                 ; Untyped                                                                               ;
; COEF3_7                               ; 0                 ; Untyped                                                                               ;
; WIDTH_COEF                            ; 18                ; Untyped                                                                               ;
+---------------------------------------+-------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_mult_cell:the_CPU_mult_cell|altmult_add:the_altmult_add_part_2 ;
+---------------------------------------+-------------------+---------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                  ;
+---------------------------------------+-------------------+---------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                        ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                               ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                               ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                               ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                               ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                               ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                               ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                               ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                               ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                               ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                               ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                               ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                               ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                               ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                               ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                               ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                               ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                               ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                               ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                               ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                               ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                               ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                               ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                               ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                               ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                               ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                               ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                               ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                               ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                               ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                               ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                               ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                               ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                               ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                               ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                               ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                               ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                               ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                               ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                               ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                               ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                               ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                               ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                               ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                               ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                               ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                               ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                               ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                               ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                               ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                               ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                               ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                               ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                               ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                               ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                               ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                               ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                               ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                               ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                               ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                               ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                               ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                               ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                               ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                               ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                               ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                               ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                               ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                               ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                               ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                               ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                               ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                               ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                               ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                               ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                               ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                               ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                               ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                               ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                               ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                               ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                               ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                               ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                               ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                               ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                               ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                               ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                               ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                               ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                               ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                                        ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                               ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                               ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                               ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                               ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                               ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                               ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                               ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                               ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                               ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                               ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                               ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                               ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                               ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                               ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                               ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                               ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                               ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                               ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                               ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                               ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                               ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                               ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                               ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                               ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                               ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                               ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                               ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                               ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                               ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                               ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                               ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                               ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                               ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                               ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                               ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                               ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                               ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                               ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                               ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                               ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                               ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                               ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                               ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                               ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                               ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                               ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                               ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                               ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                               ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                               ;
; WIDTH_A                               ; 16                ; Signed Integer                                                                        ;
; WIDTH_B                               ; 16                ; Signed Integer                                                                        ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                               ;
; WIDTH_RESULT                          ; 16                ; Signed Integer                                                                        ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                               ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                               ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                               ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                               ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                               ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                               ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                               ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                               ;
; CBXI_PARAMETER                        ; mult_add_6cr2     ; Untyped                                                                               ;
; DEVICE_FAMILY                         ; Cyclone II        ; Untyped                                                                               ;
; WIDTH_C                               ; 22                ; Untyped                                                                               ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                                               ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                                               ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                                               ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                                               ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                                               ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                                               ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                                               ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                                               ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                                               ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                                               ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                                               ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                                               ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                                               ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                                               ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                                               ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                                               ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                                               ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                                               ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                                               ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                                               ;
; COEF0_0                               ; 0                 ; Untyped                                                                               ;
; COEF0_1                               ; 0                 ; Untyped                                                                               ;
; COEF0_2                               ; 0                 ; Untyped                                                                               ;
; COEF0_3                               ; 0                 ; Untyped                                                                               ;
; COEF0_4                               ; 0                 ; Untyped                                                                               ;
; COEF0_5                               ; 0                 ; Untyped                                                                               ;
; COEF0_6                               ; 0                 ; Untyped                                                                               ;
; COEF0_7                               ; 0                 ; Untyped                                                                               ;
; COEF1_0                               ; 0                 ; Untyped                                                                               ;
; COEF1_1                               ; 0                 ; Untyped                                                                               ;
; COEF1_2                               ; 0                 ; Untyped                                                                               ;
; COEF1_3                               ; 0                 ; Untyped                                                                               ;
; COEF1_4                               ; 0                 ; Untyped                                                                               ;
; COEF1_5                               ; 0                 ; Untyped                                                                               ;
; COEF1_6                               ; 0                 ; Untyped                                                                               ;
; COEF1_7                               ; 0                 ; Untyped                                                                               ;
; COEF2_0                               ; 0                 ; Untyped                                                                               ;
; COEF2_1                               ; 0                 ; Untyped                                                                               ;
; COEF2_2                               ; 0                 ; Untyped                                                                               ;
; COEF2_3                               ; 0                 ; Untyped                                                                               ;
; COEF2_4                               ; 0                 ; Untyped                                                                               ;
; COEF2_5                               ; 0                 ; Untyped                                                                               ;
; COEF2_6                               ; 0                 ; Untyped                                                                               ;
; COEF2_7                               ; 0                 ; Untyped                                                                               ;
; COEF3_0                               ; 0                 ; Untyped                                                                               ;
; COEF3_1                               ; 0                 ; Untyped                                                                               ;
; COEF3_2                               ; 0                 ; Untyped                                                                               ;
; COEF3_3                               ; 0                 ; Untyped                                                                               ;
; COEF3_4                               ; 0                 ; Untyped                                                                               ;
; COEF3_5                               ; 0                 ; Untyped                                                                               ;
; COEF3_6                               ; 0                 ; Untyped                                                                               ;
; COEF3_7                               ; 0                 ; Untyped                                                                               ;
; WIDTH_COEF                            ; 18                ; Untyped                                                                               ;
+---------------------------------------+-------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component ;
+----------------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                                                                                                                                         ;
+----------------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; CPU_ociram_default_contents.mif ; String                                                                                                                                                                       ;
+----------------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                                                                                                                                               ;
+------------------------------------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                                                                                                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                 ; Untyped                                                                                                                                                                            ;
; WIDTH_A                            ; 32                              ; Signed Integer                                                                                                                                                                     ;
; WIDTHAD_A                          ; 8                               ; Signed Integer                                                                                                                                                                     ;
; NUMWORDS_A                         ; 256                             ; Signed Integer                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                            ;
; WIDTH_B                            ; 32                              ; Signed Integer                                                                                                                                                                     ;
; WIDTHAD_B                          ; 8                               ; Signed Integer                                                                                                                                                                     ;
; NUMWORDS_B                         ; 256                             ; Signed Integer                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 4                               ; Signed Integer                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                        ; Untyped                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                                            ;
; INIT_FILE                          ; CPU_ociram_default_contents.mif ; Untyped                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone II                      ; Untyped                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_t072                 ; Untyped                                                                                                                                                                            ;
+------------------------------------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                           ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                                    ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                                    ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                                    ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                                    ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_e502      ; Untyped                                                                                                                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CPU_jtag_debug_module_phy ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                         ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                               ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                               ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                               ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                               ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                       ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                               ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                               ;
; sld_sim_action          ;                        ; String                                                                                                                                                                       ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                               ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                       ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                       ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_w:the_JTAG_controller_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                              ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                    ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                    ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                    ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                    ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                           ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                           ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                           ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                           ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                                           ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_r:the_JTAG_controller_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                              ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                    ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                    ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                    ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                    ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                           ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                           ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                           ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                           ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                                           ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic ;
+-------------------------+----------------------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                                                          ;
+-------------------------+----------------------------------+-----------------------------------------------------------------------------------------------+
; INSTANCE_ID             ; 0                                ; Signed Integer                                                                                ;
; SLD_NODE_INFO           ; 00001100000000000110111000000000 ; Unsigned Binary                                                                               ;
; SLD_AUTO_INSTANCE_INDEX ; YES                              ; String                                                                                        ;
; LOG2_TXFIFO_DEPTH       ; 6                                ; Signed Integer                                                                                ;
; LOG2_RXFIFO_DEPTH       ; 6                                ; Signed Integer                                                                                ;
; RESERVED                ; 0                                ; Signed Integer                                                                                ;
; DATA_WIDTH              ; 8                                ; Signed Integer                                                                                ;
; NODE_IR_WIDTH           ; 1                                ; Signed Integer                                                                                ;
; SCAN_LENGTH             ; 11                               ; Signed Integer                                                                                ;
+-------------------------+----------------------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|PLL:the_PLL|altpll:sd1 ;
+-------------------------------+-------------------+---------------------------------------+
; Parameter Name                ; Value             ; Type                                  ;
+-------------------------------+-------------------+---------------------------------------+
; OPERATION_MODE                ; normal            ; Untyped                               ;
; PLL_TYPE                      ; AUTO              ; Untyped                               ;
; LPM_HINT                      ; UNUSED            ; Untyped                               ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                               ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                               ;
; SCAN_CHAIN                    ; LONG              ; Untyped                               ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                               ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                               ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                               ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                               ;
; LOCK_HIGH                     ; 1                 ; Untyped                               ;
; LOCK_LOW                      ; 1                 ; Untyped                               ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                               ;
; SKIP_VCO                      ; OFF               ; Untyped                               ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                               ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                               ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                               ;
; BANDWIDTH                     ; 0                 ; Untyped                               ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                               ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                               ;
; DOWN_SPREAD                   ; 0                 ; Untyped                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                               ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                               ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                               ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                               ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                               ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                               ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                               ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                               ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                               ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                        ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer                        ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                               ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                               ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                               ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                               ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                               ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                               ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                               ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                               ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                        ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                        ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK1_PHASE_SHIFT              ; -1806             ; Untyped                               ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                               ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                               ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                               ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                               ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                               ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                               ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                               ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                               ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                               ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                               ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                               ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                               ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                               ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                               ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                               ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                               ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                               ;
; DPA_DIVIDER                   ; 0                 ; Untyped                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                               ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                               ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                               ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                               ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                               ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                               ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                               ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                               ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                               ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                               ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                               ;
; VCO_MIN                       ; 0                 ; Untyped                               ;
; VCO_MAX                       ; 0                 ; Untyped                               ;
; VCO_CENTER                    ; 0                 ; Untyped                               ;
; PFD_MIN                       ; 0                 ; Untyped                               ;
; PFD_MAX                       ; 0                 ; Untyped                               ;
; M_INITIAL                     ; 0                 ; Untyped                               ;
; M                             ; 0                 ; Untyped                               ;
; N                             ; 1                 ; Untyped                               ;
; M2                            ; 1                 ; Untyped                               ;
; N2                            ; 1                 ; Untyped                               ;
; SS                            ; 1                 ; Untyped                               ;
; C0_HIGH                       ; 0                 ; Untyped                               ;
; C1_HIGH                       ; 0                 ; Untyped                               ;
; C2_HIGH                       ; 0                 ; Untyped                               ;
; C3_HIGH                       ; 0                 ; Untyped                               ;
; C4_HIGH                       ; 0                 ; Untyped                               ;
; C5_HIGH                       ; 0                 ; Untyped                               ;
; C6_HIGH                       ; 0                 ; Untyped                               ;
; C7_HIGH                       ; 0                 ; Untyped                               ;
; C8_HIGH                       ; 0                 ; Untyped                               ;
; C9_HIGH                       ; 0                 ; Untyped                               ;
; C0_LOW                        ; 0                 ; Untyped                               ;
; C1_LOW                        ; 0                 ; Untyped                               ;
; C2_LOW                        ; 0                 ; Untyped                               ;
; C3_LOW                        ; 0                 ; Untyped                               ;
; C4_LOW                        ; 0                 ; Untyped                               ;
; C5_LOW                        ; 0                 ; Untyped                               ;
; C6_LOW                        ; 0                 ; Untyped                               ;
; C7_LOW                        ; 0                 ; Untyped                               ;
; C8_LOW                        ; 0                 ; Untyped                               ;
; C9_LOW                        ; 0                 ; Untyped                               ;
; C0_INITIAL                    ; 0                 ; Untyped                               ;
; C1_INITIAL                    ; 0                 ; Untyped                               ;
; C2_INITIAL                    ; 0                 ; Untyped                               ;
; C3_INITIAL                    ; 0                 ; Untyped                               ;
; C4_INITIAL                    ; 0                 ; Untyped                               ;
; C5_INITIAL                    ; 0                 ; Untyped                               ;
; C6_INITIAL                    ; 0                 ; Untyped                               ;
; C7_INITIAL                    ; 0                 ; Untyped                               ;
; C8_INITIAL                    ; 0                 ; Untyped                               ;
; C9_INITIAL                    ; 0                 ; Untyped                               ;
; C0_MODE                       ; BYPASS            ; Untyped                               ;
; C1_MODE                       ; BYPASS            ; Untyped                               ;
; C2_MODE                       ; BYPASS            ; Untyped                               ;
; C3_MODE                       ; BYPASS            ; Untyped                               ;
; C4_MODE                       ; BYPASS            ; Untyped                               ;
; C5_MODE                       ; BYPASS            ; Untyped                               ;
; C6_MODE                       ; BYPASS            ; Untyped                               ;
; C7_MODE                       ; BYPASS            ; Untyped                               ;
; C8_MODE                       ; BYPASS            ; Untyped                               ;
; C9_MODE                       ; BYPASS            ; Untyped                               ;
; C0_PH                         ; 0                 ; Untyped                               ;
; C1_PH                         ; 0                 ; Untyped                               ;
; C2_PH                         ; 0                 ; Untyped                               ;
; C3_PH                         ; 0                 ; Untyped                               ;
; C4_PH                         ; 0                 ; Untyped                               ;
; C5_PH                         ; 0                 ; Untyped                               ;
; C6_PH                         ; 0                 ; Untyped                               ;
; C7_PH                         ; 0                 ; Untyped                               ;
; C8_PH                         ; 0                 ; Untyped                               ;
; C9_PH                         ; 0                 ; Untyped                               ;
; L0_HIGH                       ; 1                 ; Untyped                               ;
; L1_HIGH                       ; 1                 ; Untyped                               ;
; G0_HIGH                       ; 1                 ; Untyped                               ;
; G1_HIGH                       ; 1                 ; Untyped                               ;
; G2_HIGH                       ; 1                 ; Untyped                               ;
; G3_HIGH                       ; 1                 ; Untyped                               ;
; E0_HIGH                       ; 1                 ; Untyped                               ;
; E1_HIGH                       ; 1                 ; Untyped                               ;
; E2_HIGH                       ; 1                 ; Untyped                               ;
; E3_HIGH                       ; 1                 ; Untyped                               ;
; L0_LOW                        ; 1                 ; Untyped                               ;
; L1_LOW                        ; 1                 ; Untyped                               ;
; G0_LOW                        ; 1                 ; Untyped                               ;
; G1_LOW                        ; 1                 ; Untyped                               ;
; G2_LOW                        ; 1                 ; Untyped                               ;
; G3_LOW                        ; 1                 ; Untyped                               ;
; E0_LOW                        ; 1                 ; Untyped                               ;
; E1_LOW                        ; 1                 ; Untyped                               ;
; E2_LOW                        ; 1                 ; Untyped                               ;
; E3_LOW                        ; 1                 ; Untyped                               ;
; L0_INITIAL                    ; 1                 ; Untyped                               ;
; L1_INITIAL                    ; 1                 ; Untyped                               ;
; G0_INITIAL                    ; 1                 ; Untyped                               ;
; G1_INITIAL                    ; 1                 ; Untyped                               ;
; G2_INITIAL                    ; 1                 ; Untyped                               ;
; G3_INITIAL                    ; 1                 ; Untyped                               ;
; E0_INITIAL                    ; 1                 ; Untyped                               ;
; E1_INITIAL                    ; 1                 ; Untyped                               ;
; E2_INITIAL                    ; 1                 ; Untyped                               ;
; E3_INITIAL                    ; 1                 ; Untyped                               ;
; L0_MODE                       ; BYPASS            ; Untyped                               ;
; L1_MODE                       ; BYPASS            ; Untyped                               ;
; G0_MODE                       ; BYPASS            ; Untyped                               ;
; G1_MODE                       ; BYPASS            ; Untyped                               ;
; G2_MODE                       ; BYPASS            ; Untyped                               ;
; G3_MODE                       ; BYPASS            ; Untyped                               ;
; E0_MODE                       ; BYPASS            ; Untyped                               ;
; E1_MODE                       ; BYPASS            ; Untyped                               ;
; E2_MODE                       ; BYPASS            ; Untyped                               ;
; E3_MODE                       ; BYPASS            ; Untyped                               ;
; L0_PH                         ; 0                 ; Untyped                               ;
; L1_PH                         ; 0                 ; Untyped                               ;
; G0_PH                         ; 0                 ; Untyped                               ;
; G1_PH                         ; 0                 ; Untyped                               ;
; G2_PH                         ; 0                 ; Untyped                               ;
; G3_PH                         ; 0                 ; Untyped                               ;
; E0_PH                         ; 0                 ; Untyped                               ;
; E1_PH                         ; 0                 ; Untyped                               ;
; E2_PH                         ; 0                 ; Untyped                               ;
; E3_PH                         ; 0                 ; Untyped                               ;
; M_PH                          ; 0                 ; Untyped                               ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                               ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                               ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                               ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                               ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                               ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                               ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                               ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                               ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                               ;
; CLK0_COUNTER                  ; G0                ; Untyped                               ;
; CLK1_COUNTER                  ; G0                ; Untyped                               ;
; CLK2_COUNTER                  ; G0                ; Untyped                               ;
; CLK3_COUNTER                  ; G0                ; Untyped                               ;
; CLK4_COUNTER                  ; G0                ; Untyped                               ;
; CLK5_COUNTER                  ; G0                ; Untyped                               ;
; CLK6_COUNTER                  ; E0                ; Untyped                               ;
; CLK7_COUNTER                  ; E1                ; Untyped                               ;
; CLK8_COUNTER                  ; E2                ; Untyped                               ;
; CLK9_COUNTER                  ; E3                ; Untyped                               ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                               ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                               ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                               ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                               ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                               ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                               ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                               ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                               ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                               ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                               ;
; M_TIME_DELAY                  ; 0                 ; Untyped                               ;
; N_TIME_DELAY                  ; 0                 ; Untyped                               ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                               ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                               ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                               ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                               ;
; ENABLE0_COUNTER               ; L0                ; Untyped                               ;
; ENABLE1_COUNTER               ; L0                ; Untyped                               ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                               ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                               ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                               ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                               ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                               ;
; VCO_POST_SCALE                ; 0                 ; Untyped                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                               ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                               ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                               ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                               ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                               ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                               ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                               ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                               ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                               ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                               ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                               ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                               ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                               ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                        ;
+-------------------------------+-------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_SOPC:sopc_module|on_chip_memory:the_on_chip_memory|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 7500                 ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; on_chip_memory.hex   ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 7500                 ; Signed Integer                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_q0c1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub                                             ;
+--------------------------+------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                            ; Type            ;
+--------------------------+------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                ; Untyped         ;
; device_family            ; Cyclone II                                                       ; Untyped         ;
; n_nodes                  ; 2                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                ; Untyped         ;
; n_node_ir_bits           ; 5                                                                ; Untyped         ;
; node_info                ; 0000110000000000011011100000000000011001000100000100011000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                ; Signed Integer  ;
+--------------------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                             ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                            ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 11                                                                                                                                                                                                               ;
; Entity Instance                           ; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_ic_data_module:CPU_ic_data|altsyncram:the_altsyncram                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                        ;
; Entity Instance                           ; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_ic_tag_module:CPU_ic_tag|altsyncram:the_altsyncram                                                                                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 24                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 24                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                         ;
; Entity Instance                           ; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_bht_module:CPU_bht|altsyncram:the_altsyncram                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 2                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                         ;
; Entity Instance                           ; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_register_bank_a_module:CPU_register_bank_a|altsyncram:the_altsyncram                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                         ;
; Entity Instance                           ; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_register_bank_b_module:CPU_register_bank_b|altsyncram:the_altsyncram                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                         ;
; Entity Instance                           ; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_tag_module:CPU_dc_tag|altsyncram:the_altsyncram                                                                                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 19                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 19                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                         ;
; Entity Instance                           ; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_data_module:CPU_dc_data|altsyncram:the_altsyncram                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                        ;
; Entity Instance                           ; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_victim_module:CPU_dc_victim|altsyncram:the_altsyncram                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                         ;
; Entity Instance                           ; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                         ;
; Entity Instance                           ; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 36                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 36                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                         ;
; Entity Instance                           ; Lab3_SOPC:sopc_module|on_chip_memory:the_on_chip_memory|altsyncram:the_altsyncram                                                                                                                                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 7500                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; altmult_add Parameter Settings by Entity Instance                                                                                            ;
+---------------------------------------+------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                ;
+---------------------------------------+------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                                                    ;
; Entity Instance                       ; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_mult_cell:the_CPU_mult_cell|altmult_add:the_altmult_add_part_1 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                  ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                                                    ;
;     -- port_signa                     ; PORT_UNUSED                                                                                          ;
;     -- port_signb                     ; PORT_UNUSED                                                                                          ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                             ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                             ;
;     -- WIDTH_A                        ; 16                                                                                                   ;
;     -- WIDTH_B                        ; 16                                                                                                   ;
;     -- WIDTH_RESULT                   ; 32                                                                                                   ;
; Entity Instance                       ; Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_mult_cell:the_CPU_mult_cell|altmult_add:the_altmult_add_part_2 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                  ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                                                    ;
;     -- port_signa                     ; PORT_UNUSED                                                                                          ;
;     -- port_signb                     ; PORT_UNUSED                                                                                          ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                             ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                             ;
;     -- WIDTH_A                        ; 16                                                                                                   ;
;     -- WIDTH_B                        ; 16                                                                                                   ;
;     -- WIDTH_RESULT                   ; 16                                                                                                   ;
+---------------------------------------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                              ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                        ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                            ;
; Entity Instance            ; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_w:the_JTAG_controller_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                 ;
;     -- lpm_width           ; 8                                                                                                                            ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                          ;
;     -- USE_EAB             ; ON                                                                                                                           ;
; Entity Instance            ; Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_r:the_JTAG_controller_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                 ;
;     -- lpm_width           ; 8                                                                                                                            ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                          ;
;     -- USE_EAB             ; ON                                                                                                                           ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                 ;
+-------------------------------+----------------------------------------------+
; Name                          ; Value                                        ;
+-------------------------------+----------------------------------------------+
; Number of entity instances    ; 1                                            ;
; Entity Instance               ; Lab3_SOPC:sopc_module|PLL:the_PLL|altpll:sd1 ;
;     -- OPERATION_MODE         ; normal                                       ;
;     -- PLL_TYPE               ; AUTO                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                            ;
+-------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab3_SOPC:sopc_module|Lab3_SOPC_reset_clock_to_SDRAM_domain_synch_module:Lab3_SOPC_reset_clock_to_SDRAM_domain_synch" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab3_SOPC:sopc_module|Lab3_SOPC_reset_clock_from_board_domain_synch_module:Lab3_SOPC_reset_clock_from_board_domain_synch" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab3_SOPC:sopc_module|Lab3_SOPC_reset_clock_to_CPU_domain_synch_module:Lab3_SOPC_reset_clock_to_CPU_domain_synch" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                    ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "Lab3_SOPC:sopc_module|sysid:the_sysid" ;
+-------+-------+----------+----------------------------------------+
; Port  ; Type  ; Severity ; Details                                ;
+-------+-------+----------+----------------------------------------+
; clock ; Input ; Info     ; Stuck at GND                           ;
+-------+-------+----------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|SDRAM_controller_input_efifo_module:the_SDRAM_controller_input_efifo_module" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                          ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|rdv_fifo_for_Lab3_SOPC_clock_2_out_to_SDRAM_controller_s1_module:rdv_fifo_for_Lab3_SOPC_clock_2_out_to_SDRAM_controller_s1" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                       ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                             ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                             ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                       ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|rdv_fifo_for_Lab3_SOPC_clock_1_out_to_SDRAM_controller_s1_module:rdv_fifo_for_Lab3_SOPC_clock_1_out_to_SDRAM_controller_s1" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                       ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                             ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                             ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                       ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2"                                      ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2_in_arbitrator:the_Lab3_SOPC_clock_2_in"                                         ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                     ; Type   ; Severity ; Details                                                                             ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Lab3_SOPC_clock_2_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1"                                      ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slave_writedata      ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1_in_arbitrator:the_Lab3_SOPC_clock_1_in"                                         ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                     ; Type   ; Severity ; Details                                                                             ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Lab3_SOPC_clock_1_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0"                                      ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0_in_arbitrator:the_Lab3_SOPC_clock_0_in"                                         ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                     ; Type   ; Severity ; Details                                                                             ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Lab3_SOPC_clock_0_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic"                                         ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab3_SOPC:sopc_module|JTAG_controller_avalon_jtag_slave_arbitrator:the_JTAG_controller_avalon_jtag_slave"                              ;
+---------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                                    ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; JTAG_controller_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; JTAG_controller_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab3_SOPC:sopc_module"                                                                                                                                                                                   ;
+-----------------------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                                    ; Type   ; Severity ; Details                                                                                                                                                               ;
+-----------------------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_to_the_SSRAM_controller         ; Output ; Warning  ; Output or bidir port (21 bits) is wider than the port expression (20 bits) it drives; bit(s) "address_to_the_SSRAM_controller[20..20]" have no fanouts                ;
; address_to_the_SSRAM_controller[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; address_to_the_Flash_controller[0]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; out_port_from_the_green_LEDs_controller ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (9 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; locked_from_the_PLL                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; phasedone_from_the_PLL                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; reset_n_to_the_SSRAM_controller         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
+-----------------------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:28     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Tue May 10 01:13:11 2011
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 3 design units, including 3 entities, in source file pll.v
    Info: Found entity 1: PLL_dffpipe_l2c
    Info: Found entity 2: PLL_stdsync_sv6
    Info: Found entity 3: PLL
Info: Found 2 design units, including 2 entities, in source file seg7.v
    Info: Found entity 1: seg7
    Info: Found entity 2: binary_to_seven_segment_converter
Info: Found 1 design units, including 1 entities, in source file seven_segment_displays_controller.v
    Info: Found entity 1: seven_segment_displays_controller
Info: Found 3 design units, including 3 entities, in source file ltm.v
    Info: Found entity 1: ltm
    Info: Found entity 2: timing_controller
    Info: Found entity 3: pattern_generator
Info: Found 1 design units, including 1 entities, in source file ltm_controller.v
    Info: Found entity 1: LTM_controller
Warning: Using design file lab3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Lab3
Info: Elaborating entity "Lab3" for the top level hierarchy
Warning (10034): Output port "oSRAM_A[18]" at lab3.v(311) has no driver
Warning (10034): Output port "oOTG_A" at lab3.v(325) has no driver
Warning (10034): Output port "oVGA_R" at lab3.v(364) has no driver
Warning (10034): Output port "oVGA_G" at lab3.v(365) has no driver
Warning (10034): Output port "oVGA_B" at lab3.v(366) has no driver
Warning (10034): Output port "oUART_TXD" at lab3.v(268) has no driver
Warning (10034): Output port "oUART_CTS" at lab3.v(270) has no driver
Warning (10034): Output port "oIRDA_TXD" at lab3.v(273) has no driver
Warning (10034): Output port "oOTG_CS_N" at lab3.v(326) has no driver
Warning (10034): Output port "oOTG_OE_N" at lab3.v(327) has no driver
Warning (10034): Output port "oOTG_WE_N" at lab3.v(328) has no driver
Warning (10034): Output port "oOTG_RESET_N" at lab3.v(329) has no driver
Warning (10034): Output port "oOTG_DACK0_N" at lab3.v(336) has no driver
Warning (10034): Output port "oOTG_DACK1_N" at lab3.v(337) has no driver
Warning (10034): Output port "oSD_CLK" at lab3.v(349) has no driver
Warning (10034): Output port "oI2C_SCLK" at lab3.v(352) has no driver
Warning (10034): Output port "oVGA_CLOCK" at lab3.v(359) has no driver
Warning (10034): Output port "oVGA_HS" at lab3.v(360) has no driver
Warning (10034): Output port "oVGA_VS" at lab3.v(361) has no driver
Warning (10034): Output port "oVGA_BLANK_N" at lab3.v(362) has no driver
Warning (10034): Output port "oVGA_SYNC_N" at lab3.v(363) has no driver
Warning (10034): Output port "oENET_CMD" at lab3.v(369) has no driver
Warning (10034): Output port "oENET_CS_N" at lab3.v(370) has no driver
Warning (10034): Output port "oENET_IOW_N" at lab3.v(371) has no driver
Warning (10034): Output port "oENET_IOR_N" at lab3.v(372) has no driver
Warning (10034): Output port "oENET_RESET_N" at lab3.v(373) has no driver
Warning (10034): Output port "oENET_CLK" at lab3.v(375) has no driver
Warning (10034): Output port "oAUD_DACDAT" at lab3.v(380) has no driver
Warning (10034): Output port "oAUD_XCK" at lab3.v(382) has no driver
Warning: Using design file lab3_sopc.v, which is not specified as a design file for the current project, but contains definitions for 41 design units and 41 entities in project
    Info: Found entity 1: CPU_jtag_debug_module_arbitrator
    Info: Found entity 2: CPU_data_master_arbitrator
    Info: Found entity 3: CPU_instruction_master_arbitrator
    Info: Found entity 4: Flash_bridge_avalon_slave_arbitrator
    Info: Found entity 5: Flash_bridge_bridge_arbitrator
    Info: Found entity 6: JTAG_controller_avalon_jtag_slave_arbitrator
    Info: Found entity 7: LCD_controller_control_slave_arbitrator
    Info: Found entity 8: LTM_controller_s1_arbitrator
    Info: Found entity 9: Lab3_SOPC_clock_0_in_arbitrator
    Info: Found entity 10: Lab3_SOPC_clock_0_out_arbitrator
    Info: Found entity 11: Lab3_SOPC_clock_1_in_arbitrator
    Info: Found entity 12: Lab3_SOPC_clock_1_out_arbitrator
    Info: Found entity 13: Lab3_SOPC_clock_2_in_arbitrator
    Info: Found entity 14: Lab3_SOPC_clock_2_out_arbitrator
    Info: Found entity 15: PLL_pll_slave_arbitrator
    Info: Found entity 16: rdv_fifo_for_Lab3_SOPC_clock_1_out_to_SDRAM_controller_s1_module
    Info: Found entity 17: rdv_fifo_for_Lab3_SOPC_clock_2_out_to_SDRAM_controller_s1_module
    Info: Found entity 18: SDRAM_controller_s1_arbitrator
    Info: Found entity 19: SSRAM_bridge_avalon_slave_arbitrator
    Info: Found entity 20: SSRAM_bridge_bridge_arbitrator
    Info: Found entity 21: green_LEDs_controller_s1_arbitrator
    Info: Found entity 22: on_chip_memory_s1_arbitrator
    Info: Found entity 23: push_button_switches_controller_s1_arbitrator
    Info: Found entity 24: red_LEDs_controller_s1_arbitrator
    Info: Found entity 25: seven_segment_displays_controller_s1_arbitrator
    Info: Found entity 26: sysid_control_slave_arbitrator
    Info: Found entity 27: system_clock_timer_s1_arbitrator
    Info: Found entity 28: timestamp_timer_s1_arbitrator
    Info: Found entity 29: toggle_switches_controller_s1_arbitrator
    Info: Found entity 30: Lab3_SOPC_reset_clock_to_CPU_domain_synch_module
    Info: Found entity 31: Lab3_SOPC_reset_clock_from_board_domain_synch_module
    Info: Found entity 32: Lab3_SOPC_reset_clock_to_SDRAM_domain_synch_module
    Info: Found entity 33: Lab3_SOPC
    Info: Found entity 34: Flash_controller_lane0_module
    Info: Found entity 35: Flash_controller_lane1_module
    Info: Found entity 36: Flash_controller
    Info: Found entity 37: SSRAM_controller_lane0_module
    Info: Found entity 38: SSRAM_controller_lane1_module
    Info: Found entity 39: SSRAM_controller_lane2_module
    Info: Found entity 40: SSRAM_controller_lane3_module
    Info: Found entity 41: SSRAM_controller
Info: Elaborating entity "Lab3_SOPC" for hierarchy "Lab3_SOPC:sopc_module"
Info: Elaborating entity "CPU_jtag_debug_module_arbitrator" for hierarchy "Lab3_SOPC:sopc_module|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module"
Info: Elaborating entity "CPU_data_master_arbitrator" for hierarchy "Lab3_SOPC:sopc_module|CPU_data_master_arbitrator:the_CPU_data_master"
Info: Elaborating entity "CPU_instruction_master_arbitrator" for hierarchy "Lab3_SOPC:sopc_module|CPU_instruction_master_arbitrator:the_CPU_instruction_master"
Info: Found 28 design units, including 28 entities, in source file cpu.v
    Info: Found entity 1: CPU_ic_data_module
    Info: Found entity 2: CPU_ic_tag_module
    Info: Found entity 3: CPU_bht_module
    Info: Found entity 4: CPU_register_bank_a_module
    Info: Found entity 5: CPU_register_bank_b_module
    Info: Found entity 6: CPU_dc_tag_module
    Info: Found entity 7: CPU_dc_data_module
    Info: Found entity 8: CPU_dc_victim_module
    Info: Found entity 9: CPU_nios2_oci_debug
    Info: Found entity 10: CPU_ociram_lpm_dram_bdp_component_module
    Info: Found entity 11: CPU_nios2_ocimem
    Info: Found entity 12: CPU_nios2_avalon_reg
    Info: Found entity 13: CPU_nios2_oci_break
    Info: Found entity 14: CPU_nios2_oci_xbrk
    Info: Found entity 15: CPU_nios2_oci_dbrk
    Info: Found entity 16: CPU_nios2_oci_itrace
    Info: Found entity 17: CPU_nios2_oci_td_mode
    Info: Found entity 18: CPU_nios2_oci_dtrace
    Info: Found entity 19: CPU_nios2_oci_compute_tm_count
    Info: Found entity 20: CPU_nios2_oci_fifowp_inc
    Info: Found entity 21: CPU_nios2_oci_fifocount_inc
    Info: Found entity 22: CPU_nios2_oci_fifo
    Info: Found entity 23: CPU_nios2_oci_pib
    Info: Found entity 24: CPU_traceram_lpm_dram_bdp_component_module
    Info: Found entity 25: CPU_nios2_oci_im
    Info: Found entity 26: CPU_nios2_performance_monitors
    Info: Found entity 27: CPU_nios2_oci
    Info: Found entity 28: CPU
Info: Elaborating entity "CPU" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU"
Warning: Using design file cpu_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: CPU_test_bench
Info: Elaborating entity "CPU_test_bench" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench"
Info: Elaborating entity "CPU_ic_data_module" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_ic_data_module:CPU_ic_data"
Info: Elaborating entity "altsyncram" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_ic_data_module:CPU_ic_data|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_ic_data_module:CPU_ic_data|altsyncram:the_altsyncram"
Info: Instantiated megafunction "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_ic_data_module:CPU_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "numwords_b" = "1024"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "widthad_b" = "10"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf
    Info: Found entity 1: altsyncram_qed1
Info: Elaborating entity "altsyncram_qed1" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_ic_data_module:CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated"
Info: Elaborating entity "CPU_ic_tag_module" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_ic_tag_module:CPU_ic_tag"
Info: Elaborating entity "altsyncram" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_ic_tag_module:CPU_ic_tag|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_ic_tag_module:CPU_ic_tag|altsyncram:the_altsyncram"
Info: Instantiated megafunction "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_ic_tag_module:CPU_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "CPU_ic_tag_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "numwords_b" = "128"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "24"
    Info: Parameter "width_b" = "24"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "widthad_b" = "7"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_41g1.tdf
    Info: Found entity 1: altsyncram_41g1
Info: Elaborating entity "altsyncram_41g1" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_ic_tag_module:CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_41g1:auto_generated"
Info: Elaborating entity "CPU_bht_module" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_bht_module:CPU_bht"
Info: Elaborating entity "altsyncram" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_bht_module:CPU_bht|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_bht_module:CPU_bht|altsyncram:the_altsyncram"
Info: Instantiated megafunction "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_bht_module:CPU_bht|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "CPU_bht_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "2"
    Info: Parameter "width_b" = "2"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pkf1.tdf
    Info: Found entity 1: altsyncram_pkf1
Info: Elaborating entity "altsyncram_pkf1" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_bht_module:CPU_bht|altsyncram:the_altsyncram|altsyncram_pkf1:auto_generated"
Info: Elaborating entity "CPU_register_bank_a_module" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_register_bank_a_module:CPU_register_bank_a"
Info: Elaborating entity "altsyncram" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_register_bank_a_module:CPU_register_bank_a|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_register_bank_a_module:CPU_register_bank_a|altsyncram:the_altsyncram"
Info: Instantiated megafunction "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_register_bank_a_module:CPU_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "CPU_rf_ram_a.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_p2f1.tdf
    Info: Found entity 1: altsyncram_p2f1
Info: Elaborating entity "altsyncram_p2f1" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_register_bank_a_module:CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_p2f1:auto_generated"
Info: Elaborating entity "CPU_register_bank_b_module" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_register_bank_b_module:CPU_register_bank_b"
Info: Elaborating entity "altsyncram" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_register_bank_b_module:CPU_register_bank_b|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_register_bank_b_module:CPU_register_bank_b|altsyncram:the_altsyncram"
Info: Instantiated megafunction "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_register_bank_b_module:CPU_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "CPU_rf_ram_b.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_q2f1.tdf
    Info: Found entity 1: altsyncram_q2f1
Info: Elaborating entity "altsyncram_q2f1" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_register_bank_b_module:CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_q2f1:auto_generated"
Info: Elaborating entity "CPU_dc_tag_module" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_tag_module:CPU_dc_tag"
Info: Elaborating entity "altsyncram" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_tag_module:CPU_dc_tag|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_tag_module:CPU_dc_tag|altsyncram:the_altsyncram"
Info: Instantiated megafunction "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_tag_module:CPU_dc_tag|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "CPU_dc_tag_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "64"
    Info: Parameter "numwords_b" = "64"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "19"
    Info: Parameter "width_b" = "19"
    Info: Parameter "widthad_a" = "6"
    Info: Parameter "widthad_b" = "6"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_p9f1.tdf
    Info: Found entity 1: altsyncram_p9f1
Info: Elaborating entity "altsyncram_p9f1" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_tag_module:CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_p9f1:auto_generated"
Info: Elaborating entity "CPU_dc_data_module" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_data_module:CPU_dc_data"
Info: Elaborating entity "altsyncram" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_data_module:CPU_dc_data|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_data_module:CPU_dc_data|altsyncram:the_altsyncram"
Info: Instantiated megafunction "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_data_module:CPU_dc_data|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "512"
    Info: Parameter "numwords_b" = "512"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "9"
    Info: Parameter "widthad_b" = "9"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_29f1.tdf
    Info: Found entity 1: altsyncram_29f1
Info: Elaborating entity "altsyncram_29f1" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_data_module:CPU_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated"
Info: Elaborating entity "CPU_dc_victim_module" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_victim_module:CPU_dc_victim"
Info: Elaborating entity "altsyncram" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_victim_module:CPU_dc_victim|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_victim_module:CPU_dc_victim|altsyncram:the_altsyncram"
Info: Instantiated megafunction "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_victim_module:CPU_dc_victim|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "8"
    Info: Parameter "numwords_b" = "8"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "3"
    Info: Parameter "widthad_b" = "3"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9vc1.tdf
    Info: Found entity 1: altsyncram_9vc1
Info: Elaborating entity "altsyncram_9vc1" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_dc_victim_module:CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated"
Warning: Using design file cpu_mult_cell.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: CPU_mult_cell
Info: Elaborating entity "CPU_mult_cell" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_mult_cell:the_CPU_mult_cell"
Info: Elaborating entity "altmult_add" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_mult_cell:the_CPU_mult_cell|altmult_add:the_altmult_add_part_1"
Info: Elaborated megafunction instantiation "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_mult_cell:the_CPU_mult_cell|altmult_add:the_altmult_add_part_1"
Info: Instantiated megafunction "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_mult_cell:the_CPU_mult_cell|altmult_add:the_altmult_add_part_1" with the following parameter:
    Info: Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info: Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info: Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info: Parameter "dedicated_multiplier_circuitry" = "YES"
    Info: Parameter "input_register_a0" = "UNREGISTERED"
    Info: Parameter "input_register_b0" = "UNREGISTERED"
    Info: Parameter "input_source_a0" = "DATAA"
    Info: Parameter "input_source_b0" = "DATAB"
    Info: Parameter "intended_device_family" = "CYCLONEII"
    Info: Parameter "lpm_type" = "altmult_add"
    Info: Parameter "multiplier1_direction" = "ADD"
    Info: Parameter "multiplier_aclr0" = "ACLR0"
    Info: Parameter "multiplier_register0" = "CLOCK0"
    Info: Parameter "number_of_multipliers" = "1"
    Info: Parameter "output_register" = "UNREGISTERED"
    Info: Parameter "port_addnsub1" = "PORT_UNUSED"
    Info: Parameter "port_signa" = "PORT_UNUSED"
    Info: Parameter "port_signb" = "PORT_UNUSED"
    Info: Parameter "representation_a" = "UNSIGNED"
    Info: Parameter "representation_b" = "UNSIGNED"
    Info: Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info: Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info: Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info: Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info: Parameter "signed_register_a" = "UNREGISTERED"
    Info: Parameter "signed_register_b" = "UNREGISTERED"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "16"
    Info: Parameter "width_result" = "32"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_4cr2.tdf
    Info: Found entity 1: mult_add_4cr2
Info: Elaborating entity "mult_add_4cr2" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_mult_cell:the_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/ded_mult_2o81.tdf
    Info: Found entity 1: ded_mult_2o81
Info: Elaborating entity "ded_mult_2o81" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_mult_cell:the_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf
    Info: Found entity 1: dffpipe_93c
Info: Elaborating entity "dffpipe_93c" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_mult_cell:the_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result"
Info: Elaborating entity "altmult_add" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_mult_cell:the_CPU_mult_cell|altmult_add:the_altmult_add_part_2"
Info: Elaborated megafunction instantiation "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_mult_cell:the_CPU_mult_cell|altmult_add:the_altmult_add_part_2"
Info: Instantiated megafunction "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_mult_cell:the_CPU_mult_cell|altmult_add:the_altmult_add_part_2" with the following parameter:
    Info: Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info: Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info: Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info: Parameter "dedicated_multiplier_circuitry" = "YES"
    Info: Parameter "input_register_a0" = "UNREGISTERED"
    Info: Parameter "input_register_b0" = "UNREGISTERED"
    Info: Parameter "input_source_a0" = "DATAA"
    Info: Parameter "input_source_b0" = "DATAB"
    Info: Parameter "intended_device_family" = "CYCLONEII"
    Info: Parameter "lpm_type" = "altmult_add"
    Info: Parameter "multiplier1_direction" = "ADD"
    Info: Parameter "multiplier_aclr0" = "ACLR0"
    Info: Parameter "multiplier_register0" = "CLOCK0"
    Info: Parameter "number_of_multipliers" = "1"
    Info: Parameter "output_register" = "UNREGISTERED"
    Info: Parameter "port_addnsub1" = "PORT_UNUSED"
    Info: Parameter "port_signa" = "PORT_UNUSED"
    Info: Parameter "port_signb" = "PORT_UNUSED"
    Info: Parameter "representation_a" = "UNSIGNED"
    Info: Parameter "representation_b" = "UNSIGNED"
    Info: Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info: Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info: Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info: Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info: Parameter "signed_register_a" = "UNREGISTERED"
    Info: Parameter "signed_register_b" = "UNREGISTERED"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "16"
    Info: Parameter "width_result" = "16"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_6cr2.tdf
    Info: Found entity 1: mult_add_6cr2
Info: Elaborating entity "mult_add_6cr2" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_mult_cell:the_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated"
Info: Elaborating entity "CPU_nios2_oci" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci"
Info: Elaborating entity "CPU_nios2_oci_debug" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_debug:the_CPU_nios2_oci_debug"
Info: Elaborating entity "CPU_nios2_ocimem" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem"
Info: Elaborating entity "CPU_ociram_lpm_dram_bdp_component_module" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "CPU_ociram_default_contents.mif"
    Info: Parameter "intended_device_family" = "CYCLONEII"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_t072.tdf
    Info: Found entity 1: altsyncram_t072
Info: Elaborating entity "altsyncram_t072" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated"
Info: Elaborating entity "CPU_nios2_avalon_reg" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg"
Info: Elaborating entity "CPU_nios2_oci_break" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_break:the_CPU_nios2_oci_break"
Info: Elaborating entity "CPU_nios2_oci_xbrk" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_xbrk:the_CPU_nios2_oci_xbrk"
Info: Elaborating entity "CPU_nios2_oci_dbrk" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_dbrk:the_CPU_nios2_oci_dbrk"
Info: Elaborating entity "CPU_nios2_oci_itrace" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace"
Info: Elaborating entity "CPU_nios2_oci_dtrace" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_dtrace:the_CPU_nios2_oci_dtrace"
Info: Elaborating entity "CPU_nios2_oci_td_mode" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_dtrace:the_CPU_nios2_oci_dtrace|CPU_nios2_oci_td_mode:CPU_nios2_oci_trc_ctrl_td_mode"
Info: Elaborating entity "CPU_nios2_oci_fifo" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_fifo:the_CPU_nios2_oci_fifo"
Info: Elaborating entity "CPU_nios2_oci_compute_tm_count" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_fifo:the_CPU_nios2_oci_fifo|CPU_nios2_oci_compute_tm_count:CPU_nios2_oci_compute_tm_count_tm_count"
Info: Elaborating entity "CPU_nios2_oci_fifowp_inc" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_fifo:the_CPU_nios2_oci_fifo|CPU_nios2_oci_fifowp_inc:CPU_nios2_oci_fifowp_inc_fifowp"
Info: Elaborating entity "CPU_nios2_oci_fifocount_inc" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_fifo:the_CPU_nios2_oci_fifo|CPU_nios2_oci_fifocount_inc:CPU_nios2_oci_fifocount_inc_fifocount"
Warning: Using design file cpu_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: CPU_oci_test_bench
Info: Elaborating entity "CPU_oci_test_bench" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_fifo:the_CPU_nios2_oci_fifo|CPU_oci_test_bench:the_CPU_oci_test_bench"
Warning: Entity "CPU_oci_test_bench" contains only dangling pins
Info: Elaborating entity "CPU_nios2_oci_pib" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_pib:the_CPU_nios2_oci_pib"
Info: Elaborating entity "CPU_nios2_oci_im" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im"
Info: Elaborating entity "CPU_traceram_lpm_dram_bdp_component_module" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "UNUSED"
    Info: Parameter "intended_device_family" = "CYCLONEII"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "numwords_b" = "128"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "36"
    Info: Parameter "width_b" = "36"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "widthad_b" = "7"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf
    Info: Found entity 1: altsyncram_e502
Info: Elaborating entity "altsyncram_e502" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated"
Warning: Using design file cpu_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: CPU_jtag_debug_module_wrapper
Info: Elaborating entity "CPU_jtag_debug_module_wrapper" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper"
Warning: Using design file cpu_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: CPU_jtag_debug_module_tck
Info: Elaborating entity "CPU_jtag_debug_module_tck" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck"
Info: Elaborating entity "altera_std_synchronizer" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info: Elaborated megafunction instantiation "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info: Instantiated megafunction "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info: Parameter "depth" = "2"
Warning: Using design file cpu_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: CPU_jtag_debug_module_sysclk
Info: Elaborating entity "CPU_jtag_debug_module_sysclk" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk"
Info: Elaborating entity "sld_virtual_jtag_basic" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CPU_jtag_debug_module_phy"
Info: Elaborated megafunction instantiation "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CPU_jtag_debug_module_phy"
Info: Instantiated megafunction "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CPU_jtag_debug_module_phy" with the following parameter:
    Info: Parameter "sld_auto_instance_index" = "YES"
    Info: Parameter "sld_instance_index" = "0"
    Info: Parameter "sld_ir_width" = "2"
    Info: Parameter "sld_mfg_id" = "70"
    Info: Parameter "sld_sim_action" = ""
    Info: Parameter "sld_sim_n_scan" = "0"
    Info: Parameter "sld_sim_total_length" = "0"
    Info: Parameter "sld_type_id" = "34"
    Info: Parameter "sld_version" = "3"
Info: Elaborating entity "sld_virtual_jtag_impl" for hierarchy "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CPU_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info: Elaborated megafunction instantiation "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CPU_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CPU_jtag_debug_module_phy"
Info: Elaborating entity "Flash_bridge_avalon_slave_arbitrator" for hierarchy "Lab3_SOPC:sopc_module|Flash_bridge_avalon_slave_arbitrator:the_Flash_bridge_avalon_slave"
Info: Elaborating entity "JTAG_controller_avalon_jtag_slave_arbitrator" for hierarchy "Lab3_SOPC:sopc_module|JTAG_controller_avalon_jtag_slave_arbitrator:the_JTAG_controller_avalon_jtag_slave"
Warning: Using design file jtag_controller.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project
    Info: Found entity 1: JTAG_controller_log_module
    Info: Found entity 2: JTAG_controller_sim_scfifo_w
    Info: Found entity 3: JTAG_controller_scfifo_w
    Info: Found entity 4: JTAG_controller_drom_module
    Info: Found entity 5: JTAG_controller_sim_scfifo_r
    Info: Found entity 6: JTAG_controller_scfifo_r
    Info: Found entity 7: JTAG_controller
Info: Elaborating entity "JTAG_controller" for hierarchy "Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller"
Info: Elaborating entity "JTAG_controller_scfifo_w" for hierarchy "Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_w:the_JTAG_controller_scfifo_w"
Info: Elaborating entity "scfifo" for hierarchy "Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_w:the_JTAG_controller_scfifo_w|scfifo:wfifo"
Info: Elaborated megafunction instantiation "Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_w:the_JTAG_controller_scfifo_w|scfifo:wfifo"
Info: Instantiated megafunction "Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_w:the_JTAG_controller_scfifo_w|scfifo:wfifo" with the following parameter:
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info: Parameter "lpm_numwords" = "64"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "6"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf
    Info: Found entity 1: scfifo_1n21
Info: Elaborating entity "scfifo_1n21" for hierarchy "Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_w:the_JTAG_controller_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf
    Info: Found entity 1: a_dpfifo_8t21
Info: Elaborating entity "a_dpfifo_8t21" for hierarchy "Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_w:the_JTAG_controller_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info: Found entity 1: a_fefifo_7cf
Info: Elaborating entity "a_fefifo_7cf" for hierarchy "Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_w:the_JTAG_controller_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state"
Info: Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf
    Info: Found entity 1: cntr_rj7
Info: Elaborating entity "cntr_rj7" for hierarchy "Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_w:the_JTAG_controller_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw"
Info: Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf
    Info: Found entity 1: dpram_5h21
Info: Elaborating entity "dpram_5h21" for hierarchy "Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_w:the_JTAG_controller_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf
    Info: Found entity 1: altsyncram_9tl1
Info: Elaborating entity "altsyncram_9tl1" for hierarchy "Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_w:the_JTAG_controller_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2"
Info: Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf
    Info: Found entity 1: cntr_fjb
Info: Elaborating entity "cntr_fjb" for hierarchy "Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_w:the_JTAG_controller_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count"
Info: Elaborating entity "JTAG_controller_scfifo_r" for hierarchy "Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|JTAG_controller_scfifo_r:the_JTAG_controller_scfifo_r"
Info: Elaborating entity "alt_jtag_atlantic" for hierarchy "Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic"
Info: Elaborated megafunction instantiation "Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic"
Info: Instantiated megafunction "Lab3_SOPC:sopc_module|JTAG_controller:the_JTAG_controller|alt_jtag_atlantic:JTAG_controller_alt_jtag_atlantic" with the following parameter:
    Info: Parameter "INSTANCE_ID" = "0"
    Info: Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info: Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info: Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info: Elaborating entity "LCD_controller_control_slave_arbitrator" for hierarchy "Lab3_SOPC:sopc_module|LCD_controller_control_slave_arbitrator:the_LCD_controller_control_slave"
Warning: Using design file lcd_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: LCD_controller
Info: Elaborating entity "LCD_controller" for hierarchy "Lab3_SOPC:sopc_module|LCD_controller:the_LCD_controller"
Info: Elaborating entity "LTM_controller_s1_arbitrator" for hierarchy "Lab3_SOPC:sopc_module|LTM_controller_s1_arbitrator:the_LTM_controller_s1"
Info: Elaborating entity "LTM_controller" for hierarchy "Lab3_SOPC:sopc_module|LTM_controller:the_LTM_controller"
Info: Elaborating entity "ltm" for hierarchy "Lab3_SOPC:sopc_module|LTM_controller:the_LTM_controller|ltm:ltm_controller"
Info: Elaborating entity "timing_controller" for hierarchy "Lab3_SOPC:sopc_module|LTM_controller:the_LTM_controller|ltm:ltm_controller|timing_controller:u0"
Warning (10230): Verilog HDL assignment warning at ltm.v(88): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at ltm.v(100): truncated value with size 32 to match size of target (24)
Info: Elaborating entity "pattern_generator" for hierarchy "Lab3_SOPC:sopc_module|LTM_controller:the_LTM_controller|ltm:ltm_controller|pattern_generator:u1"
Warning (10230): Verilog HDL assignment warning at ltm.v(171): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ltm.v(172): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ltm.v(173): truncated value with size 32 to match size of target (8)
Info: Elaborating entity "Lab3_SOPC_clock_0_in_arbitrator" for hierarchy "Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0_in_arbitrator:the_Lab3_SOPC_clock_0_in"
Info: Elaborating entity "Lab3_SOPC_clock_0_out_arbitrator" for hierarchy "Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0_out_arbitrator:the_Lab3_SOPC_clock_0_out"
Warning: Using design file lab3_sopc_clock_0.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info: Found entity 1: Lab3_SOPC_clock_0_edge_to_pulse
    Info: Found entity 2: Lab3_SOPC_clock_0_slave_FSM
    Info: Found entity 3: Lab3_SOPC_clock_0_master_FSM
    Info: Found entity 4: Lab3_SOPC_clock_0_bit_pipe
    Info: Found entity 5: Lab3_SOPC_clock_0
Info: Elaborating entity "Lab3_SOPC_clock_0" for hierarchy "Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0"
Info: Elaborating entity "Lab3_SOPC_clock_0_edge_to_pulse" for hierarchy "Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|Lab3_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "Lab3_SOPC_clock_0_slave_FSM" for hierarchy "Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|Lab3_SOPC_clock_0_slave_FSM:slave_FSM"
Info: Elaborating entity "Lab3_SOPC_clock_0_master_FSM" for hierarchy "Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|Lab3_SOPC_clock_0_master_FSM:master_FSM"
Info: Elaborating entity "Lab3_SOPC_clock_0_bit_pipe" for hierarchy "Lab3_SOPC:sopc_module|Lab3_SOPC_clock_0:the_Lab3_SOPC_clock_0|Lab3_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "Lab3_SOPC_clock_1_in_arbitrator" for hierarchy "Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1_in_arbitrator:the_Lab3_SOPC_clock_1_in"
Info: Elaborating entity "Lab3_SOPC_clock_1_out_arbitrator" for hierarchy "Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1_out_arbitrator:the_Lab3_SOPC_clock_1_out"
Warning: Using design file lab3_sopc_clock_1.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info: Found entity 1: Lab3_SOPC_clock_1_edge_to_pulse
    Info: Found entity 2: Lab3_SOPC_clock_1_slave_FSM
    Info: Found entity 3: Lab3_SOPC_clock_1_master_FSM
    Info: Found entity 4: Lab3_SOPC_clock_1_bit_pipe
    Info: Found entity 5: Lab3_SOPC_clock_1
Info: Elaborating entity "Lab3_SOPC_clock_1" for hierarchy "Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1"
Info: Elaborating entity "Lab3_SOPC_clock_1_edge_to_pulse" for hierarchy "Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|Lab3_SOPC_clock_1_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "Lab3_SOPC_clock_1_slave_FSM" for hierarchy "Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|Lab3_SOPC_clock_1_slave_FSM:slave_FSM"
Info: Elaborating entity "Lab3_SOPC_clock_1_master_FSM" for hierarchy "Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|Lab3_SOPC_clock_1_master_FSM:master_FSM"
Info: Elaborating entity "Lab3_SOPC_clock_1_bit_pipe" for hierarchy "Lab3_SOPC:sopc_module|Lab3_SOPC_clock_1:the_Lab3_SOPC_clock_1|Lab3_SOPC_clock_1_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "Lab3_SOPC_clock_2_in_arbitrator" for hierarchy "Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2_in_arbitrator:the_Lab3_SOPC_clock_2_in"
Info: Elaborating entity "Lab3_SOPC_clock_2_out_arbitrator" for hierarchy "Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2_out_arbitrator:the_Lab3_SOPC_clock_2_out"
Warning: Using design file lab3_sopc_clock_2.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info: Found entity 1: Lab3_SOPC_clock_2_edge_to_pulse
    Info: Found entity 2: Lab3_SOPC_clock_2_slave_FSM
    Info: Found entity 3: Lab3_SOPC_clock_2_master_FSM
    Info: Found entity 4: Lab3_SOPC_clock_2_bit_pipe
    Info: Found entity 5: Lab3_SOPC_clock_2
Info: Elaborating entity "Lab3_SOPC_clock_2" for hierarchy "Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2"
Info: Elaborating entity "Lab3_SOPC_clock_2_edge_to_pulse" for hierarchy "Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|Lab3_SOPC_clock_2_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "Lab3_SOPC_clock_2_slave_FSM" for hierarchy "Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|Lab3_SOPC_clock_2_slave_FSM:slave_FSM"
Info: Elaborating entity "Lab3_SOPC_clock_2_master_FSM" for hierarchy "Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|Lab3_SOPC_clock_2_master_FSM:master_FSM"
Info: Elaborating entity "Lab3_SOPC_clock_2_bit_pipe" for hierarchy "Lab3_SOPC:sopc_module|Lab3_SOPC_clock_2:the_Lab3_SOPC_clock_2|Lab3_SOPC_clock_2_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "PLL_pll_slave_arbitrator" for hierarchy "Lab3_SOPC:sopc_module|PLL_pll_slave_arbitrator:the_PLL_pll_slave"
Info: Elaborating entity "PLL" for hierarchy "Lab3_SOPC:sopc_module|PLL:the_PLL"
Info: Elaborating entity "PLL_stdsync_sv6" for hierarchy "Lab3_SOPC:sopc_module|PLL:the_PLL|PLL_stdsync_sv6:stdsync2"
Info: Elaborating entity "PLL_dffpipe_l2c" for hierarchy "Lab3_SOPC:sopc_module|PLL:the_PLL|PLL_stdsync_sv6:stdsync2|PLL_dffpipe_l2c:dffpipe3"
Info: Elaborating entity "altpll" for hierarchy "Lab3_SOPC:sopc_module|PLL:the_PLL|altpll:sd1"
Info: Elaborated megafunction instantiation "Lab3_SOPC:sopc_module|PLL:the_PLL|altpll:sd1"
Info: Instantiated megafunction "Lab3_SOPC:sopc_module|PLL:the_PLL|altpll:sd1" with the following parameter:
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "2"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "2"
    Info: Parameter "clk1_phase_shift" = "-1806"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "operation_mode" = "normal"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altpll"
Info: Elaborating entity "SDRAM_controller_s1_arbitrator" for hierarchy "Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1"
Info: Elaborating entity "rdv_fifo_for_Lab3_SOPC_clock_1_out_to_SDRAM_controller_s1_module" for hierarchy "Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|rdv_fifo_for_Lab3_SOPC_clock_1_out_to_SDRAM_controller_s1_module:rdv_fifo_for_Lab3_SOPC_clock_1_out_to_SDRAM_controller_s1"
Info: Elaborating entity "rdv_fifo_for_Lab3_SOPC_clock_2_out_to_SDRAM_controller_s1_module" for hierarchy "Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|rdv_fifo_for_Lab3_SOPC_clock_2_out_to_SDRAM_controller_s1_module:rdv_fifo_for_Lab3_SOPC_clock_2_out_to_SDRAM_controller_s1"
Warning: Using design file sdram_controller.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info: Found entity 1: SDRAM_controller_input_efifo_module
    Info: Found entity 2: SDRAM_controller
Info: Elaborating entity "SDRAM_controller" for hierarchy "Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller"
Info: Elaborating entity "SDRAM_controller_input_efifo_module" for hierarchy "Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|SDRAM_controller_input_efifo_module:the_SDRAM_controller_input_efifo_module"
Info: Elaborating entity "SSRAM_bridge_avalon_slave_arbitrator" for hierarchy "Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave"
Info: Elaborating entity "green_LEDs_controller_s1_arbitrator" for hierarchy "Lab3_SOPC:sopc_module|green_LEDs_controller_s1_arbitrator:the_green_LEDs_controller_s1"
Warning: Using design file green_leds_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: green_LEDs_controller
Info: Elaborating entity "green_LEDs_controller" for hierarchy "Lab3_SOPC:sopc_module|green_LEDs_controller:the_green_LEDs_controller"
Info: Elaborating entity "on_chip_memory_s1_arbitrator" for hierarchy "Lab3_SOPC:sopc_module|on_chip_memory_s1_arbitrator:the_on_chip_memory_s1"
Warning: Using design file on_chip_memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: on_chip_memory
Info: Elaborating entity "on_chip_memory" for hierarchy "Lab3_SOPC:sopc_module|on_chip_memory:the_on_chip_memory"
Info: Elaborating entity "altsyncram" for hierarchy "Lab3_SOPC:sopc_module|on_chip_memory:the_on_chip_memory|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "Lab3_SOPC:sopc_module|on_chip_memory:the_on_chip_memory|altsyncram:the_altsyncram"
Info: Instantiated megafunction "Lab3_SOPC:sopc_module|on_chip_memory:the_on_chip_memory|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "byte_size" = "8"
    Info: Parameter "init_file" = "on_chip_memory.hex"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "maximum_depth" = "7500"
    Info: Parameter "numwords_a" = "7500"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "13"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_q0c1.tdf
    Info: Found entity 1: altsyncram_q0c1
Info: Elaborating entity "altsyncram_q0c1" for hierarchy "Lab3_SOPC:sopc_module|on_chip_memory:the_on_chip_memory|altsyncram:the_altsyncram|altsyncram_q0c1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf
    Info: Found entity 1: decode_1oa
Info: Elaborating entity "decode_1oa" for hierarchy "Lab3_SOPC:sopc_module|on_chip_memory:the_on_chip_memory|altsyncram:the_altsyncram|altsyncram_q0c1:auto_generated|decode_1oa:decode3"
Info: Found 1 design units, including 1 entities, in source file db/mux_ujb.tdf
    Info: Found entity 1: mux_ujb
Info: Elaborating entity "mux_ujb" for hierarchy "Lab3_SOPC:sopc_module|on_chip_memory:the_on_chip_memory|altsyncram:the_altsyncram|altsyncram_q0c1:auto_generated|mux_ujb:mux2"
Info: Elaborating entity "push_button_switches_controller_s1_arbitrator" for hierarchy "Lab3_SOPC:sopc_module|push_button_switches_controller_s1_arbitrator:the_push_button_switches_controller_s1"
Warning: Using design file push_button_switches_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: push_button_switches_controller
Info: Elaborating entity "push_button_switches_controller" for hierarchy "Lab3_SOPC:sopc_module|push_button_switches_controller:the_push_button_switches_controller"
Info: Elaborating entity "red_LEDs_controller_s1_arbitrator" for hierarchy "Lab3_SOPC:sopc_module|red_LEDs_controller_s1_arbitrator:the_red_LEDs_controller_s1"
Warning: Using design file red_leds_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: red_LEDs_controller
Info: Elaborating entity "red_LEDs_controller" for hierarchy "Lab3_SOPC:sopc_module|red_LEDs_controller:the_red_LEDs_controller"
Info: Elaborating entity "seven_segment_displays_controller_s1_arbitrator" for hierarchy "Lab3_SOPC:sopc_module|seven_segment_displays_controller_s1_arbitrator:the_seven_segment_displays_controller_s1"
Info: Elaborating entity "seven_segment_displays_controller" for hierarchy "Lab3_SOPC:sopc_module|seven_segment_displays_controller:the_seven_segment_displays_controller"
Info: Elaborating entity "seg7" for hierarchy "Lab3_SOPC:sopc_module|seven_segment_displays_controller:the_seven_segment_displays_controller|seg7:seven_segment_displays_controller"
Info: Elaborating entity "binary_to_seven_segment_converter" for hierarchy "Lab3_SOPC:sopc_module|seven_segment_displays_controller:the_seven_segment_displays_controller|seg7:seven_segment_displays_controller|binary_to_seven_segment_converter:u0"
Info: Elaborating entity "sysid_control_slave_arbitrator" for hierarchy "Lab3_SOPC:sopc_module|sysid_control_slave_arbitrator:the_sysid_control_slave"
Warning: Using design file sysid.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: sysid
Info: Elaborating entity "sysid" for hierarchy "Lab3_SOPC:sopc_module|sysid:the_sysid"
Info: Elaborating entity "system_clock_timer_s1_arbitrator" for hierarchy "Lab3_SOPC:sopc_module|system_clock_timer_s1_arbitrator:the_system_clock_timer_s1"
Warning: Using design file system_clock_timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: system_clock_timer
Info: Elaborating entity "system_clock_timer" for hierarchy "Lab3_SOPC:sopc_module|system_clock_timer:the_system_clock_timer"
Info: Elaborating entity "timestamp_timer_s1_arbitrator" for hierarchy "Lab3_SOPC:sopc_module|timestamp_timer_s1_arbitrator:the_timestamp_timer_s1"
Warning: Using design file timestamp_timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: timestamp_timer
Info: Elaborating entity "timestamp_timer" for hierarchy "Lab3_SOPC:sopc_module|timestamp_timer:the_timestamp_timer"
Info: Elaborating entity "toggle_switches_controller_s1_arbitrator" for hierarchy "Lab3_SOPC:sopc_module|toggle_switches_controller_s1_arbitrator:the_toggle_switches_controller_s1"
Warning: Using design file toggle_switches_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: toggle_switches_controller
Info: Elaborating entity "toggle_switches_controller" for hierarchy "Lab3_SOPC:sopc_module|toggle_switches_controller:the_toggle_switches_controller"
Info: Elaborating entity "Lab3_SOPC_reset_clock_to_CPU_domain_synch_module" for hierarchy "Lab3_SOPC:sopc_module|Lab3_SOPC_reset_clock_to_CPU_domain_synch_module:Lab3_SOPC_reset_clock_to_CPU_domain_synch"
Info: Elaborating entity "Lab3_SOPC_reset_clock_from_board_domain_synch_module" for hierarchy "Lab3_SOPC:sopc_module|Lab3_SOPC_reset_clock_from_board_domain_synch_module:Lab3_SOPC_reset_clock_from_board_domain_synch"
Info: Elaborating entity "Lab3_SOPC_reset_clock_to_SDRAM_domain_synch_module" for hierarchy "Lab3_SOPC:sopc_module|Lab3_SOPC_reset_clock_to_SDRAM_domain_synch_module:Lab3_SOPC_reset_clock_to_SDRAM_domain_synch"
Warning: Propagated pin attribute from lower-level pin "Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave|chipenable1_n_to_the_SSRAM_controller" to top-level pin "oSRAM_CE1_N". Did not propagate pin attribute to the other top-level pins listed below
    Warning: Did not propagate pin attribute from lower-level pin to top level pin "oSRAM_CE3_N"
    Warning: Did not propagate pin attribute from lower-level pin to top level pin "oSRAM_CE2"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[35]"
Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: The following nodes have both tri-state and non-tri-state drivers
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[3]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[4]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[5]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[6]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[7]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[8]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[9]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[10]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[11]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[12]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[13]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[14]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[15]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[16]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[17]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[18]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[19]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[20]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[21]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[22]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[23]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[24]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[25]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[26]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[27]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[28]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_0[29]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_CLKOUT_N0" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_CLKOUT_P0" and its non-tri-state driver.
Warning: The following bidir pins have no drivers
    Warning: Bidir "SRAM_DPA[0]" has no driver
    Warning: Bidir "SRAM_DPA[1]" has no driver
    Warning: Bidir "SRAM_DPA[2]" has no driver
    Warning: Bidir "SRAM_DPA[3]" has no driver
    Warning: Bidir "OTG_D[0]" has no driver
    Warning: Bidir "OTG_D[1]" has no driver
    Warning: Bidir "OTG_D[2]" has no driver
    Warning: Bidir "OTG_D[3]" has no driver
    Warning: Bidir "OTG_D[4]" has no driver
    Warning: Bidir "OTG_D[5]" has no driver
    Warning: Bidir "OTG_D[6]" has no driver
    Warning: Bidir "OTG_D[7]" has no driver
    Warning: Bidir "OTG_D[8]" has no driver
    Warning: Bidir "OTG_D[9]" has no driver
    Warning: Bidir "OTG_D[10]" has no driver
    Warning: Bidir "OTG_D[11]" has no driver
    Warning: Bidir "OTG_D[12]" has no driver
    Warning: Bidir "OTG_D[13]" has no driver
    Warning: Bidir "OTG_D[14]" has no driver
    Warning: Bidir "OTG_D[15]" has no driver
    Warning: Bidir "SD_DAT3" has no driver
    Warning: Bidir "SD_CMD" has no driver
    Warning: Bidir "I2C_SDAT" has no driver
    Warning: Bidir "PS2_KBDAT" has no driver
    Warning: Bidir "PS2_KBCLK" has no driver
    Warning: Bidir "PS2_MSDAT" has no driver
    Warning: Bidir "PS2_MSCLK" has no driver
    Warning: Bidir "ENET_D[0]" has no driver
    Warning: Bidir "ENET_D[1]" has no driver
    Warning: Bidir "ENET_D[2]" has no driver
    Warning: Bidir "ENET_D[3]" has no driver
    Warning: Bidir "ENET_D[4]" has no driver
    Warning: Bidir "ENET_D[5]" has no driver
    Warning: Bidir "ENET_D[6]" has no driver
    Warning: Bidir "ENET_D[7]" has no driver
    Warning: Bidir "ENET_D[8]" has no driver
    Warning: Bidir "ENET_D[9]" has no driver
    Warning: Bidir "ENET_D[10]" has no driver
    Warning: Bidir "ENET_D[11]" has no driver
    Warning: Bidir "ENET_D[12]" has no driver
    Warning: Bidir "ENET_D[13]" has no driver
    Warning: Bidir "ENET_D[14]" has no driver
    Warning: Bidir "ENET_D[15]" has no driver
    Warning: Bidir "AUD_DACLRCK" has no driver
    Warning: Bidir "AUD_BCLK" has no driver
    Warning: Bidir "GPIO_CLKOUT_N1" has no driver
    Warning: Bidir "GPIO_CLKOUT_P1" has no driver
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "GPIO_0[3]~synth"
    Warning: Node "GPIO_0[4]~synth"
    Warning: Node "GPIO_0[5]~synth"
    Warning: Node "GPIO_0[6]~synth"
    Warning: Node "GPIO_0[7]~synth"
    Warning: Node "GPIO_0[8]~synth"
    Warning: Node "GPIO_0[9]~synth"
    Warning: Node "GPIO_0[10]~synth"
    Warning: Node "GPIO_0[11]~synth"
    Warning: Node "GPIO_0[12]~synth"
    Warning: Node "GPIO_0[13]~synth"
    Warning: Node "GPIO_0[14]~synth"
    Warning: Node "GPIO_0[15]~synth"
    Warning: Node "GPIO_0[16]~synth"
    Warning: Node "GPIO_0[17]~synth"
    Warning: Node "GPIO_0[18]~synth"
    Warning: Node "GPIO_0[19]~synth"
    Warning: Node "GPIO_0[20]~synth"
    Warning: Node "GPIO_0[21]~synth"
    Warning: Node "GPIO_0[22]~synth"
    Warning: Node "GPIO_0[23]~synth"
    Warning: Node "GPIO_0[24]~synth"
    Warning: Node "GPIO_0[25]~synth"
    Warning: Node "GPIO_0[26]~synth"
    Warning: Node "GPIO_0[27]~synth"
    Warning: Node "GPIO_0[28]~synth"
    Warning: Node "GPIO_0[29]~synth"
    Warning: Node "GPIO_CLKOUT_N0~synth"
    Warning: Node "GPIO_CLKOUT_P0~synth"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "oHEX0_DP" is stuck at VCC
    Warning (13410): Pin "oHEX1_DP" is stuck at VCC
    Warning (13410): Pin "oHEX2_DP" is stuck at VCC
    Warning (13410): Pin "oHEX3_DP" is stuck at VCC
    Warning (13410): Pin "oHEX4_DP" is stuck at VCC
    Warning (13410): Pin "oHEX5_DP" is stuck at VCC
    Warning (13410): Pin "oHEX6_DP" is stuck at VCC
    Warning (13410): Pin "oHEX7_DP" is stuck at VCC
    Warning (13410): Pin "oLEDG[8]" is stuck at GND
    Warning (13410): Pin "oUART_TXD" is stuck at GND
    Warning (13410): Pin "oUART_CTS" is stuck at GND
    Warning (13410): Pin "oIRDA_TXD" is stuck at GND
    Warning (13410): Pin "oDRAM0_CKE" is stuck at VCC
    Warning (13410): Pin "oDRAM1_CKE" is stuck at VCC
    Warning (13410): Pin "oFLASH_RST_N" is stuck at VCC
    Warning (13410): Pin "oFLASH_WP_N" is stuck at VCC
    Warning (13410): Pin "oFLASH_BYTE_N" is stuck at VCC
    Warning (13410): Pin "oSRAM_A[18]" is stuck at GND
    Warning (13410): Pin "oSRAM_ADSP_N" is stuck at VCC
    Warning (13410): Pin "oSRAM_ADV_N" is stuck at VCC
    Warning (13410): Pin "oSRAM_GW_N" is stuck at VCC
    Warning (13410): Pin "oOTG_A[0]" is stuck at GND
    Warning (13410): Pin "oOTG_A[1]" is stuck at GND
    Warning (13410): Pin "oOTG_CS_N" is stuck at GND
    Warning (13410): Pin "oOTG_OE_N" is stuck at GND
    Warning (13410): Pin "oOTG_WE_N" is stuck at GND
    Warning (13410): Pin "oOTG_RESET_N" is stuck at GND
    Warning (13410): Pin "oOTG_DACK0_N" is stuck at GND
    Warning (13410): Pin "oOTG_DACK1_N" is stuck at GND
    Warning (13410): Pin "oLCD_ON" is stuck at VCC
    Warning (13410): Pin "oLCD_BLON" is stuck at VCC
    Warning (13410): Pin "oSD_CLK" is stuck at GND
    Warning (13410): Pin "oI2C_SCLK" is stuck at GND
    Warning (13410): Pin "oVGA_CLOCK" is stuck at GND
    Warning (13410): Pin "oVGA_HS" is stuck at GND
    Warning (13410): Pin "oVGA_VS" is stuck at GND
    Warning (13410): Pin "oVGA_BLANK_N" is stuck at GND
    Warning (13410): Pin "oVGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "oVGA_R[0]" is stuck at GND
    Warning (13410): Pin "oVGA_R[1]" is stuck at GND
    Warning (13410): Pin "oVGA_R[2]" is stuck at GND
    Warning (13410): Pin "oVGA_R[3]" is stuck at GND
    Warning (13410): Pin "oVGA_R[4]" is stuck at GND
    Warning (13410): Pin "oVGA_R[5]" is stuck at GND
    Warning (13410): Pin "oVGA_R[6]" is stuck at GND
    Warning (13410): Pin "oVGA_R[7]" is stuck at GND
    Warning (13410): Pin "oVGA_R[8]" is stuck at GND
    Warning (13410): Pin "oVGA_R[9]" is stuck at GND
    Warning (13410): Pin "oVGA_G[0]" is stuck at GND
    Warning (13410): Pin "oVGA_G[1]" is stuck at GND
    Warning (13410): Pin "oVGA_G[2]" is stuck at GND
    Warning (13410): Pin "oVGA_G[3]" is stuck at GND
    Warning (13410): Pin "oVGA_G[4]" is stuck at GND
    Warning (13410): Pin "oVGA_G[5]" is stuck at GND
    Warning (13410): Pin "oVGA_G[6]" is stuck at GND
    Warning (13410): Pin "oVGA_G[7]" is stuck at GND
    Warning (13410): Pin "oVGA_G[8]" is stuck at GND
    Warning (13410): Pin "oVGA_G[9]" is stuck at GND
    Warning (13410): Pin "oVGA_B[0]" is stuck at GND
    Warning (13410): Pin "oVGA_B[1]" is stuck at GND
    Warning (13410): Pin "oVGA_B[2]" is stuck at GND
    Warning (13410): Pin "oVGA_B[3]" is stuck at GND
    Warning (13410): Pin "oVGA_B[4]" is stuck at GND
    Warning (13410): Pin "oVGA_B[5]" is stuck at GND
    Warning (13410): Pin "oVGA_B[6]" is stuck at GND
    Warning (13410): Pin "oVGA_B[7]" is stuck at GND
    Warning (13410): Pin "oVGA_B[8]" is stuck at GND
    Warning (13410): Pin "oVGA_B[9]" is stuck at GND
    Warning (13410): Pin "oENET_CMD" is stuck at GND
    Warning (13410): Pin "oENET_CS_N" is stuck at GND
    Warning (13410): Pin "oENET_IOW_N" is stuck at GND
    Warning (13410): Pin "oENET_IOR_N" is stuck at GND
    Warning (13410): Pin "oENET_RESET_N" is stuck at GND
    Warning (13410): Pin "oENET_CLK" is stuck at GND
    Warning (13410): Pin "oAUD_DACDAT" is stuck at GND
    Warning (13410): Pin "oAUD_XCK" is stuck at GND
Info: 92 registers lost all their fanouts during netlist optimizations. The first 92 are displayed below.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[34]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[33]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[32]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[35]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_jtag_addr[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_jtag_addr[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_jtag_addr[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_jtag_addr[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_jtag_addr[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_jtag_addr[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_jtag_addr[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_jtag_addr[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_jtag_addr[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_jtag_addr[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_jtag_addr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_jtag_addr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_jtag_addr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_jtag_addr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_jtag_addr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_jtag_addr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_jtag_addr[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|d1_reasons_to_wait" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|SDRAM_controller_s1_arb_share_counter" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|last_cycle_Lab3_SOPC_clock_2_out_granted_slave_SDRAM_controller_s1" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|last_cycle_Lab3_SOPC_clock_1_out_granted_slave_SDRAM_controller_s1" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|SDRAM_controller_s1_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|SDRAM_controller_s1_arbitrator:the_SDRAM_controller_s1|SDRAM_controller_s1_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|on_chip_memory_s1_arbitrator:the_on_chip_memory_s1|on_chip_memory_s1_arb_share_counter[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module|CPU_jtag_debug_module_arb_share_counter[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave|SSRAM_bridge_avalon_slave_arb_share_counter[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave|last_cycle_CPU_instruction_master_granted_slave_SSRAM_controller_s1" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave|last_cycle_CPU_data_master_granted_slave_SSRAM_controller_s1" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module|last_cycle_CPU_instruction_master_granted_slave_CPU_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module|last_cycle_CPU_data_master_granted_slave_CPU_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|on_chip_memory_s1_arbitrator:the_on_chip_memory_s1|last_cycle_CPU_instruction_master_granted_slave_on_chip_memory_s1" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|on_chip_memory_s1_arbitrator:the_on_chip_memory_s1|last_cycle_CPU_data_master_granted_slave_on_chip_memory_s1" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave|SSRAM_bridge_avalon_slave_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave|SSRAM_bridge_avalon_slave_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module|CPU_jtag_debug_module_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module|CPU_jtag_debug_module_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|on_chip_memory_s1_arbitrator:the_on_chip_memory_s1|on_chip_memory_s1_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|on_chip_memory_s1_arbitrator:the_on_chip_memory_s1|on_chip_memory_s1_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|SSRAM_bridge_avalon_slave_arbitrator:the_SSRAM_bridge_avalon_slave|SSRAM_bridge_avalon_slave_saved_chosen_master_vector[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|on_chip_memory_s1_arbitrator:the_on_chip_memory_s1|on_chip_memory_s1_saved_chosen_master_vector[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|m_next~9" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|m_next~10" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|m_next~13" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|m_next~14" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|m_next~16" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|i_next~4" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|i_next~5" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|i_next~6" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|i_state~14" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|i_state~15" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|SDRAM_controller:the_SDRAM_controller|i_state~16" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|DRsize~3" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|DRsize~4" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|DRsize~5" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|DRsize.101" lost all its fanouts during netlist optimizations.
    Info: Register "Lab3_SOPC:sopc_module|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module|CPU_jtag_debug_module_saved_chosen_master_vector[0]" lost all its fanouts during netlist optimizations.
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Generated suppressed messages file C:/EECS2002/Lab3/Lab3.map.smsg
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding node "Lab3_SOPC:sopc_module|PLL:the_PLL|altpll:sd1|pll"
Warning: Design contains 41 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iCLK_28"
    Warning (15610): No output dependent on input pin "iCLK_50_2"
    Warning (15610): No output dependent on input pin "iCLK_50_3"
    Warning (15610): No output dependent on input pin "iCLK_50_4"
    Warning (15610): No output dependent on input pin "iEXT_CLOCK"
    Warning (15610): No output dependent on input pin "iUART_RXD"
    Warning (15610): No output dependent on input pin "iUART_RTS"
    Warning (15610): No output dependent on input pin "iIRDA_RXD"
    Warning (15610): No output dependent on input pin "iFLASH_RY_N"
    Warning (15610): No output dependent on input pin "iOTG_INT0"
    Warning (15610): No output dependent on input pin "iOTG_INT1"
    Warning (15610): No output dependent on input pin "iOTG_DREQ0"
    Warning (15610): No output dependent on input pin "iOTG_DREQ1"
    Warning (15610): No output dependent on input pin "iENET_INT"
    Warning (15610): No output dependent on input pin "iAUD_ADCDAT"
    Warning (15610): No output dependent on input pin "iTD1_CLK27"
    Warning (15610): No output dependent on input pin "iTD1_D[0]"
    Warning (15610): No output dependent on input pin "iTD1_D[1]"
    Warning (15610): No output dependent on input pin "iTD1_D[2]"
    Warning (15610): No output dependent on input pin "iTD1_D[3]"
    Warning (15610): No output dependent on input pin "iTD1_D[4]"
    Warning (15610): No output dependent on input pin "iTD1_D[5]"
    Warning (15610): No output dependent on input pin "iTD1_D[6]"
    Warning (15610): No output dependent on input pin "iTD1_D[7]"
    Warning (15610): No output dependent on input pin "iTD1_HS"
    Warning (15610): No output dependent on input pin "iTD1_VS"
    Warning (15610): No output dependent on input pin "iTD2_CLK27"
    Warning (15610): No output dependent on input pin "iTD2_D[0]"
    Warning (15610): No output dependent on input pin "iTD2_D[1]"
    Warning (15610): No output dependent on input pin "iTD2_D[2]"
    Warning (15610): No output dependent on input pin "iTD2_D[3]"
    Warning (15610): No output dependent on input pin "iTD2_D[4]"
    Warning (15610): No output dependent on input pin "iTD2_D[5]"
    Warning (15610): No output dependent on input pin "iTD2_D[6]"
    Warning (15610): No output dependent on input pin "iTD2_D[7]"
    Warning (15610): No output dependent on input pin "iTD2_HS"
    Warning (15610): No output dependent on input pin "iTD2_VS"
    Warning (15610): No output dependent on input pin "GPIO_CLKIN_N0"
    Warning (15610): No output dependent on input pin "GPIO_CLKIN_P0"
    Warning (15610): No output dependent on input pin "GPIO_CLKIN_N1"
    Warning (15610): No output dependent on input pin "GPIO_CLKIN_P1"
Info: Implemented 6980 device resources after synthesis - the final resource count might be different
    Info: Implemented 67 input pins
    Info: Implemented 262 output pins
    Info: Implemented 205 bidirectional pins
    Info: Implemented 6123 logic cells
    Info: Implemented 317 RAM segments
    Info: Implemented 1 PLLs
    Info: Implemented 4 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 326 warnings
    Info: Peak virtual memory: 351 megabytes
    Info: Processing ended: Tue May 10 01:13:48 2011
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:00:37


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/EECS2002/Lab3/Lab3.map.smsg.


