{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606649706158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606649706158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 29 13:35:06 2020 " "Processing started: Sun Nov 29 13:35:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606649706158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606649706158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Block_Dominskyi_SM -c Block_Dominskyi_SM --generate_functional_sim_netlist " "Command: quartus_map Block_Dominskyi_SM -c Block_Dominskyi_SM --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606649706159 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1606649706395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_dominskyi_sm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block_dominskyi_sm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block_Dominskyi_SM " "Found entity 1: Block_Dominskyi_SM" {  } { { "Block_Dominskyi_SM.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/Block_Dominskyi_SM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606649706430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606649706430 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block_Dominskyi_SM " "Elaborating entity \"Block_Dominskyi_SM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1606649706451 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/forstudy/architecure-of-computer/architecture-of-computer/labs/lab4/lab1_sm/lab2_sm_v2.bdf 1 1 " "Using design file /forstudy/architecure-of-computer/architecture-of-computer/labs/lab4/lab1_sm/lab2_sm_v2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_SM_v2 " "Found entity 1: Lab2_SM_v2" {  } { { "lab2_sm_v2.bdf" "" { Schematic "d:/forstudy/architecure-of-computer/architecture-of-computer/labs/lab4/lab1_sm/lab2_sm_v2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606649706465 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606649706465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_SM_v2 Lab2_SM_v2:inst " "Elaborating entity \"Lab2_SM_v2\" for hierarchy \"Lab2_SM_v2:inst\"" {  } { { "Block_Dominskyi_SM.bdf" "inst" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/Block_Dominskyi_SM.bdf" { { -24 312 408 72 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606649706467 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/forstudy/architecure-of-computer/architecture-of-computer/labs/lab4/lab1_sm/sm2_v2.v 1 1 " "Using design file /forstudy/architecure-of-computer/architecture-of-computer/labs/lab4/lab1_sm/sm2_v2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SM2_v2 " "Found entity 1: SM2_v2" {  } { { "sm2_v2.v" "" { Text "d:/forstudy/architecure-of-computer/architecture-of-computer/labs/lab4/lab1_sm/sm2_v2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606649706480 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606649706480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM2_v2 Lab2_SM_v2:inst\|SM2_v2:inst " "Elaborating entity \"SM2_v2\" for hierarchy \"Lab2_SM_v2:inst\|SM2_v2:inst\"" {  } { { "lab2_sm_v2.bdf" "inst" { Schematic "d:/forstudy/architecure-of-computer/architecture-of-computer/labs/lab4/lab1_sm/lab2_sm_v2.bdf" { { 256 552 712 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606649706483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Lab2_SM_v2:inst\|SM2_v2:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Lab2_SM_v2:inst\|SM2_v2:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "sm2_v2.v" "LPM_ADD_SUB_component" { Text "d:/forstudy/architecure-of-computer/architecture-of-computer/labs/lab4/lab1_sm/sm2_v2.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606649706513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab2_SM_v2:inst\|SM2_v2:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"Lab2_SM_v2:inst\|SM2_v2:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "sm2_v2.v" "" { Text "d:/forstudy/architecure-of-computer/architecture-of-computer/labs/lab4/lab1_sm/sm2_v2.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606649706518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab2_SM_v2:inst\|SM2_v2:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"Lab2_SM_v2:inst\|SM2_v2:inst\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606649706518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606649706518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606649706518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606649706518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606649706518 ""}  } { { "sm2_v2.v" "" { Text "d:/forstudy/architecure-of-computer/architecture-of-computer/labs/lab4/lab1_sm/sm2_v2.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606649706518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qdi " "Found entity 1: add_sub_qdi" {  } { { "db/add_sub_qdi.tdf" "" { Text "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Block_Dominskyi_SM/db/add_sub_qdi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606649706572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606649706572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qdi Lab2_SM_v2:inst\|SM2_v2:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_qdi:auto_generated " "Elaborating entity \"add_sub_qdi\" for hierarchy \"Lab2_SM_v2:inst\|SM2_v2:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_qdi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/forstudy/architecure-of-computer/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606649706573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4560 " "Peak virtual memory: 4560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606649706673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 29 13:35:06 2020 " "Processing ended: Sun Nov 29 13:35:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606649706673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606649706673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606649706673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606649706673 ""}
