-- VHDL for IBM SMS ALD group I1401OpDecode
-- Title: I1401OpDecode
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 7/24/2020 2:20:16 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity I1401OpDecode is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PS_OP_REG_1401_C_BIT: in STD_LOGIC;
		PS_OP_REG_1401_NOT_C_BIT: in STD_LOGIC;
		PS_I_O_PERCENT_LATCH: in STD_LOGIC;
		MS_I_O_PERCENT_LATCH: in STD_LOGIC;
		PS_LAST_INSN_RO_CYCLE: in STD_LOGIC;
		PS_1401_MODE: in STD_LOGIC;
		MS_CONTROL_REG_DISABLE: in STD_LOGIC;
		MS_STOP_DOT_BRANCH_OP_CODE: in STD_LOGIC;
		MS_E_CH_STACKER_SEL_OP_CODE: in STD_LOGIC;
		MS_E_CH_FORMS_CTRL_OP_CODE: in STD_LOGIC;
		PS_OP_REG_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_OP_REG_NOT_BUS: in STD_LOGIC_VECTOR (5 downTo 0);
		MS_I_RING_HDL_BUS: in STD_LOGIC_VECTOR (11 downTo 0);
		PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_8_B: out STD_LOGIC;
		PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B: out STD_LOGIC;
		PS_OP_DCDR_NOT_B_DOT_A_DOT_NOT_8_B: out STD_LOGIC;
		PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_NOT_8_B: out STD_LOGIC;
		PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B: out STD_LOGIC;
		PS_OP_DCDR_B_DOT_A_DOT_8_B: out STD_LOGIC;
		PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B: out STD_LOGIC;
		PS_OP_DCDR_B_DOT_NOT_A_DOT_8_B: out STD_LOGIC;
		PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B: out STD_LOGIC;
		PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B: out STD_LOGIC;
		PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B: out STD_LOGIC;
		PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B: out STD_LOGIC;
		PS_OP_DCDR_4_DOT_2_DOT_NOT_1_B: out STD_LOGIC;
		PS_OP_DCDR_4_DOT_NOT_2_DOT_1_B: out STD_LOGIC;
		PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B: out STD_LOGIC;
		PS_OP_DCDR_4_DOT_2_DOT_1_B: out STD_LOGIC;
		PS_1401_D_OR_P_OR_Y_OP_CODES: out STD_LOGIC;
		PS_1401_P_OP_CODE: out STD_LOGIC;
		PS_1401_L_NOT_PERCENT_OP_CODE: out STD_LOGIC;
		MS_1401_D_OP_CODE: out STD_LOGIC;
		MS_1401_Y_OP_CODE: out STD_LOGIC;
		MS_1401_DATA_MOVE_OP: out STD_LOGIC;
		MS_1401_I_O_MOVE_OP: out STD_LOGIC;
		MS_1401_I_O_LOAD_OP: out STD_LOGIC;
		MS_1401_M_OP_CODE: out STD_LOGIC;
		MS_1401_L_OP_CODE: out STD_LOGIC;
		PS_1401_DATA_MOVE_OP_CODES: out STD_LOGIC;
		PS_1401_COND_TEST_OP_CODE: out STD_LOGIC;
		PS_1401_STORE_A_AR_OP_CODE: out STD_LOGIC;
		PS_1401_POUND_SIGN_OP_CODE: out STD_LOGIC;
		MS_1401_CHAR_TEST_OP_CODE: out STD_LOGIC;
		MS_1401_COND_TEST_OP_CODE: out STD_LOGIC;
		MS_1401_B_OP_CODE: out STD_LOGIC;
		MS_1401_POUND_SIGN_OP_CODE: out STD_LOGIC;
		MS_1401_STORE_A_AR_OP_CODE: out STD_LOGIC;
		MS_1401_STORE_B_AR_OP_CODE: out STD_LOGIC;
		MS_1401_NO_OP_DOT_LIROC: out STD_LOGIC;
		PS_1401_NO_EXE_CY_BRANCH_OPS: out STD_LOGIC;
		PS_1401_I_RING_8_BRANCH_OPS: out STD_LOGIC;
		PS_1401_I_RING_9_BRANCH_OPS: out STD_LOGIC;
		PS_1401_CARD_OR_PRINT_OP_CODE: out STD_LOGIC;
		MS_1401_CARD_OR_PRINT_OP_CODE: out STD_LOGIC);
end I1401OpDecode;


ARCHITECTURE structural of I1401OpDecode is

	 signal XX_PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B: STD_LOGIC;
	 signal XX_PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B: STD_LOGIC;
	 signal XX_PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B: STD_LOGIC;
	 signal XX_PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B: STD_LOGIC;
	 signal XX_PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B: STD_LOGIC;
	 signal XX_PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B: STD_LOGIC;
	 signal XX_PS_OP_DCDR_4_DOT_2_DOT_1_B: STD_LOGIC;
	 signal XX_PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_8_B: STD_LOGIC;
	 signal XX_PS_OP_DCDR_B_DOT_A_DOT_8_B: STD_LOGIC;
	 signal XX_PS_OP_DCDR_B_DOT_NOT_A_DOT_8_B: STD_LOGIC;
	 signal XX_PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B: STD_LOGIC;
	 signal XX_PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_NOT_8_B: STD_LOGIC;
	 signal XX_PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B: STD_LOGIC;
	 signal XX_PS_OP_DCDR_4_DOT_NOT_2_DOT_1_B: STD_LOGIC;
	 signal XX_MS_1401_COND_TEST_OP_CODE: STD_LOGIC;

BEGIN

	PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B <= 
		XX_PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B;
	PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B <= 
		XX_PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B;
	PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B <= 
		XX_PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B;
	PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B <= 
		XX_PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B;
	PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B <= 
		XX_PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B;
	PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B <= 
		XX_PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B;
	PS_OP_DCDR_4_DOT_2_DOT_1_B <= 
		XX_PS_OP_DCDR_4_DOT_2_DOT_1_B;
	PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_8_B <= 
		XX_PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_8_B;
	PS_OP_DCDR_B_DOT_A_DOT_8_B <= 
		XX_PS_OP_DCDR_B_DOT_A_DOT_8_B;
	PS_OP_DCDR_B_DOT_NOT_A_DOT_8_B <= 
		XX_PS_OP_DCDR_B_DOT_NOT_A_DOT_8_B;
	PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B <= 
		XX_PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B;
	PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_NOT_8_B <= 
		XX_PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_NOT_8_B;
	PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B <= 
		XX_PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B;
	PS_OP_DCDR_4_DOT_NOT_2_DOT_1_B <= 
		XX_PS_OP_DCDR_4_DOT_NOT_2_DOT_1_B;
	MS_1401_COND_TEST_OP_CODE <= 
		XX_MS_1401_COND_TEST_OP_CODE;

Page_13_11_01_1: ENTITY ALD_13_11_01_1_OPERATION_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_REG_NOT_B_BIT =>
		PS_OP_REG_NOT_BUS(5),
	PS_OP_REG_A_BIT =>
		PS_OP_REG_BUS(4),
	PS_OP_REG_NOT_8_BIT =>
		PS_OP_REG_NOT_BUS(3),
	PS_OP_REG_8_BIT =>
		PS_OP_REG_BUS(3),
	PS_OP_REG_NOT_A_BIT =>
		PS_OP_REG_NOT_BUS(4),
	PS_OP_REG_B_BIT =>
		PS_OP_REG_BUS(5),
	PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_8_B =>
		XX_PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_8_B,
	PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B =>
		XX_PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B,
	PS_OP_DCDR_NOT_B_DOT_A_DOT_NOT_8_B =>
		PS_OP_DCDR_NOT_B_DOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_NOT_8_B =>
		XX_PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_B_DOT_A_DOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_A_DOT_8_B,
	PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_B_DOT_NOT_A_DOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_NOT_A_DOT_8_B
	);

Page_13_11_02_1: ENTITY ALD_13_11_02_1_OPERATION_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_REG_NOT_4_BIT =>
		PS_OP_REG_NOT_BUS(2),
	PS_OP_REG_NOT_2_BIT =>
		PS_OP_REG_NOT_BUS(1),
	PS_OP_REG_NOT_1_BIT =>
		PS_OP_REG_NOT_BUS(0),
	PS_OP_REG_1_BIT =>
		PS_OP_REG_BUS(0),
	PS_OP_REG_2_BIT =>
		PS_OP_REG_BUS(1),
	PS_OP_REG_4_BIT =>
		PS_OP_REG_BUS(2),
	PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B,
	PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B,
	PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B,
	PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B,
	PS_OP_DCDR_4_DOT_2_DOT_NOT_1_B =>
		PS_OP_DCDR_4_DOT_2_DOT_NOT_1_B,
	PS_OP_DCDR_4_DOT_NOT_2_DOT_1_B =>
		XX_PS_OP_DCDR_4_DOT_NOT_2_DOT_1_B,
	PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B,
	PS_OP_DCDR_4_DOT_2_DOT_1_B =>
		XX_PS_OP_DCDR_4_DOT_2_DOT_1_B
	);

Page_13_13_09_1: ENTITY ALD_13_13_09_1_1401_OP_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B =>
		XX_PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B,
	PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B,
	PS_OP_DCDR_4_DOT_2_DOT_1_B =>
		XX_PS_OP_DCDR_4_DOT_2_DOT_1_B,
	PS_OP_REG_1401_C_BIT =>
		PS_OP_REG_1401_C_BIT,
	PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B,
	PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B,
	MS_I_O_PERCENT_LATCH =>
		MS_I_O_PERCENT_LATCH,
	PS_OP_REG_1401_NOT_C_BIT =>
		PS_OP_REG_1401_NOT_C_BIT,
	PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B,
	PS_I_O_PERCENT_LATCH =>
		PS_I_O_PERCENT_LATCH,
	PS_1401_D_OR_P_OR_Y_OP_CODES =>
		PS_1401_D_OR_P_OR_Y_OP_CODES,
	MS_1401_Y_OP_CODE =>
		MS_1401_Y_OP_CODE,
	MS_1401_DATA_MOVE_OP =>
		MS_1401_DATA_MOVE_OP,
	PS_1401_DATA_MOVE_OP_CODES =>
		PS_1401_DATA_MOVE_OP_CODES,
	PS_1401_P_OP_CODE =>
		PS_1401_P_OP_CODE,
	MS_1401_D_OP_CODE =>
		MS_1401_D_OP_CODE,
	MS_1401_M_OP_CODE =>
		MS_1401_M_OP_CODE,
	PS_1401_L_NOT_PERCENT_OP_CODE =>
		PS_1401_L_NOT_PERCENT_OP_CODE,
	MS_1401_L_OP_CODE =>
		MS_1401_L_OP_CODE,
	MS_1401_I_O_MOVE_OP =>
		MS_1401_I_O_MOVE_OP,
	MS_1401_I_O_LOAD_OP =>
		MS_1401_I_O_LOAD_OP
	);

Page_13_13_10_1: ENTITY ALD_13_13_10_1_1401_OP_DECODE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_I_RING_OP_TIME =>
		MS_I_RING_HDL_BUS(0),
	MS_I_RING_4_TIME =>
		MS_I_RING_HDL_BUS(4),
	MS_I_RING_11_TIME =>
		MS_I_RING_HDL_BUS(11),
	PS_OP_REG_1401_NOT_C_BIT =>
		PS_OP_REG_1401_NOT_C_BIT,
	PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B,
	PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_8_B =>
		XX_PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_8_B,
	PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B,
	PS_OP_REG_1401_C_BIT =>
		PS_OP_REG_1401_C_BIT,
	PS_OP_DCDR_B_DOT_NOT_A_DOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_NOT_A_DOT_8_B,
	PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B,
	PS_OP_DCDR_B_DOT_A_DOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_A_DOT_8_B,
	MS_1401_COND_TEST_OP_CODE =>
		XX_MS_1401_COND_TEST_OP_CODE,
	PS_1401_COND_TEST_OP_CODE =>
		PS_1401_COND_TEST_OP_CODE,
	MS_1401_CHAR_TEST_OP_CODE =>
		MS_1401_CHAR_TEST_OP_CODE,
	MS_1401_B_OP_CODE =>
		MS_1401_B_OP_CODE,
	PS_1401_POUND_SIGN_OP_CODE =>
		PS_1401_POUND_SIGN_OP_CODE,
	MS_1401_POUND_SIGN_OP_CODE =>
		MS_1401_POUND_SIGN_OP_CODE,
	MS_1401_STORE_A_AR_OP_CODE =>
		MS_1401_STORE_A_AR_OP_CODE,
	PS_1401_STORE_A_AR_OP_CODE =>
		PS_1401_STORE_A_AR_OP_CODE,
	MS_1401_STORE_B_AR_OP_CODE =>
		MS_1401_STORE_B_AR_OP_CODE
	);

Page_13_13_11_1: ENTITY ALD_13_13_11_1_1401_OP_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_REG_1401_NOT_C_BIT =>
		PS_OP_REG_1401_NOT_C_BIT,
	PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_8_B =>
		XX_PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_8_B,
	PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B,
	PS_LAST_INSN_RO_CYCLE =>
		PS_LAST_INSN_RO_CYCLE,
	PS_OP_REG_1401_C_BIT =>
		PS_OP_REG_1401_C_BIT,
	PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B,
	PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_4_DOT_NOT_2_DOT_1_B =>
		XX_PS_OP_DCDR_4_DOT_NOT_2_DOT_1_B,
	PS_OP_REG_2_BIT =>
		PS_OP_REG_BUS(1),
	MS_STOP_DOT_BRANCH_OP_CODE =>
		MS_STOP_DOT_BRANCH_OP_CODE,
	MS_E_CH_STACKER_SEL_OP_CODE =>
		MS_E_CH_STACKER_SEL_OP_CODE,
	PS_1401_MODE =>
		PS_1401_MODE,
	MS_CONTROL_REG_DISABLE =>
		MS_CONTROL_REG_DISABLE,
	PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_NOT_8_B =>
		XX_PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_NOT_8_B,
	MS_E_CH_FORMS_CTRL_OP_CODE =>
		MS_E_CH_FORMS_CTRL_OP_CODE,
	MS_1401_COND_TEST_OP_CODE =>
		XX_MS_1401_COND_TEST_OP_CODE,
	MS_1401_NO_OP_DOT_LIROC =>
		MS_1401_NO_OP_DOT_LIROC,
	PS_1401_I_RING_8_BRANCH_OPS =>
		PS_1401_I_RING_8_BRANCH_OPS,
	PS_1401_I_RING_9_BRANCH_OPS =>
		PS_1401_I_RING_9_BRANCH_OPS,
	PS_1401_CARD_OR_PRINT_OP_CODE =>
		PS_1401_CARD_OR_PRINT_OP_CODE,
	PS_1401_NO_EXE_CY_BRANCH_OPS =>
		PS_1401_NO_EXE_CY_BRANCH_OPS,
	MS_1401_CARD_OR_PRINT_OP_CODE =>
		MS_1401_CARD_OR_PRINT_OP_CODE
	);


END;
