{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 15:39:41 2017 " "Info: Processing started: Tue Oct 31 15:39:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_1 -c test_1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test_1 -c test_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test_1.v(69) " "Warning (10273): Verilog HDL warning at test_1.v(69): extended using \"x\" or \"z\"" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test_1.v(319) " "Warning (10273): Verilog HDL warning at test_1.v(319): extended using \"x\" or \"z\"" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 319 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test_1.v(432) " "Warning (10273): Verilog HDL warning at test_1.v(432): extended using \"x\" or \"z\"" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 432 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_1.v 10 10 " "Info: Found 10 design units, including 10 entities, in source file test_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_1 " "Info: Found entity 1: test_1" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 w_uPC " "Info: Found entity 2: w_uPC" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 219 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 register " "Info: Found entity 3: register" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 270 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 registerformdr " "Info: Found entity 4: registerformdr" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 292 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "5 registerforoutput " "Info: Found entity 5: registerforoutput" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 326 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "6 w_alu " "Info: Found entity 6: w_alu" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 371 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "7 addrforram " "Info: Found entity 7: addrforram" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 442 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "8 wrcontroller " "Info: Found entity 8: wrcontroller" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 456 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "9 decode " "Info: Found entity 9: decode" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 500 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "10 decode_7 " "Info: Found entity 10: decode_7" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 523 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_uPC test_1.v(45) " "Warning (10236): Verilog HDL Implicit Net warning at test_1.v(45): created implicit net for \"w_uPC\"" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_1 " "Info: Elaborating entity \"test_1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_uPC test_1.v(45) " "Warning (10036): Verilog HDL or VHDL warning at test_1.v(45): object \"w_uPC\" assigned a value but never read" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wupc test_1.v(16) " "Warning (10034): Output port \"wupc\" at test_1.v(16) has no driver" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrcontroller wrcontroller:wrcontroller " "Info: Elaborating entity \"wrcontroller\" for hierarchy \"wrcontroller:wrcontroller\"" {  } { { "test_1.v" "wrcontroller" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode wrcontroller:wrcontroller\|decode:decode_l_r " "Info: Elaborating entity \"decode\" for hierarchy \"wrcontroller:wrcontroller\|decode:decode_l_r\"" {  } { { "test_1.v" "decode_l_r" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 474 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addrforram addrforram:addrforram " "Info: Elaborating entity \"addrforram\" for hierarchy \"addrforram:addrforram\"" {  } { { "test_1.v" "addrforram" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 99 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "w_uPC w_uPC:upc " "Info: Elaborating entity \"w_uPC\" for hierarchy \"w_uPC:upc\"" {  } { { "test_1.v" "upc" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test_1.v(242) " "Warning (10230): Verilog HDL assignment warning at test_1.v(242): truncated value with size 32 to match size of target (8)" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7 w_uPC:upc\|decode_7:decode " "Info: Elaborating entity \"decode_7\" for hierarchy \"w_uPC:upc\|decode_7:decode\"" {  } { { "test_1.v" "decode" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 235 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "test_1.v(527) " "Warning (10270): Verilog HDL Case Statement warning at test_1.v(527): incomplete case statement has no default case item" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 527 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out test_1.v(527) " "Warning (10240): Verilog HDL Always Construct warning at test_1.v(527): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 527 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] test_1.v(527) " "Info (10041): Inferred latch for \"out\[0\]\" at test_1.v(527)" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] test_1.v(527) " "Info (10041): Inferred latch for \"out\[1\]\" at test_1.v(527)" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] test_1.v(527) " "Info (10041): Inferred latch for \"out\[2\]\" at test_1.v(527)" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] test_1.v(527) " "Info (10041): Inferred latch for \"out\[3\]\" at test_1.v(527)" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] test_1.v(527) " "Info (10041): Inferred latch for \"out\[4\]\" at test_1.v(527)" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] test_1.v(527) " "Info (10041): Inferred latch for \"out\[5\]\" at test_1.v(527)" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] test_1.v(527) " "Info (10041): Inferred latch for \"out\[6\]\" at test_1.v(527)" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] test_1.v(527) " "Info (10041): Inferred latch for \"out\[7\]\" at test_1.v(527)" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 527 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:reg_add " "Info: Elaborating entity \"register\" for hierarchy \"register:reg_add\"" {  } { { "test_1.v" "reg_add" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 126 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerformdr registerformdr:reg_mdr " "Info: Elaborating entity \"registerformdr\" for hierarchy \"registerformdr:reg_mdr\"" {  } { { "test_1.v" "reg_mdr" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 148 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerforoutput registerforoutput:reg_mar " "Info: Elaborating entity \"registerforoutput\" for hierarchy \"registerforoutput:reg_mar\"" {  } { { "test_1.v" "reg_mar" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 159 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test_1.v(342) " "Warning (10230): Verilog HDL assignment warning at test_1.v(342): truncated value with size 32 to match size of target (8)" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "w_alu w_alu:alu " "Info: Elaborating entity \"w_alu\" for hierarchy \"w_alu:alu\"" {  } { { "test_1.v" "alu" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 213 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout_sub test_1.v(388) " "Warning (10036): Verilog HDL or VHDL warning at test_1.v(388): object \"cout_sub\" assigned a value but never read" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 388 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test_1.v(430) " "Warning (10230): Verilog HDL assignment warning at test_1.v(430): truncated value with size 32 to match size of target (8)" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem test_1.v(435) " "Warning (10240): Verilog HDL Always Construct warning at test_1.v(435): inferring latch(es) for variable \"mem\", which holds its previous value in one or more paths through the always construct" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 435 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cout_add test_1.v(435) " "Warning (10240): Verilog HDL Always Construct warning at test_1.v(435): inferring latch(es) for variable \"cout_add\", which holds its previous value in one or more paths through the always construct" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 435 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout_add test_1.v(435) " "Info (10041): Inferred latch for \"cout_add\" at test_1.v(435)" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 435 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\] test_1.v(435) " "Info (10041): Inferred latch for \"mem\[0\]\" at test_1.v(435)" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 435 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\] test_1.v(435) " "Info (10041): Inferred latch for \"mem\[1\]\" at test_1.v(435)" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 435 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\] test_1.v(435) " "Info (10041): Inferred latch for \"mem\[2\]\" at test_1.v(435)" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 435 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\] test_1.v(435) " "Info (10041): Inferred latch for \"mem\[3\]\" at test_1.v(435)" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 435 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\] test_1.v(435) " "Info (10041): Inferred latch for \"mem\[4\]\" at test_1.v(435)" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 435 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\] test_1.v(435) " "Info (10041): Inferred latch for \"mem\[5\]\" at test_1.v(435)" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 435 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\] test_1.v(435) " "Info (10041): Inferred latch for \"mem\[6\]\" at test_1.v(435)" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 435 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\] test_1.v(435) " "Info (10041): Inferred latch for \"mem\[7\]\" at test_1.v(435)" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 435 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "w_alu:alu\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"w_alu:alu\|Mult0\"" {  } { { "test_1.v" "Mult0" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 427 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "w_alu:alu\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"w_alu:alu\|Div0\"" {  } { { "test_1.v" "Div0" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 431 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "w_alu:alu\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"w_alu:alu\|lpm_mult:Mult0\"" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 427 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "w_alu:alu\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"w_alu:alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Info: Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Info: Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Info: Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Info: Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 427 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_cs01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_cs01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_cs01 " "Info: Found entity 1: mult_cs01" {  } { { "db/mult_cs01.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo/db/mult_cs01.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "w_alu:alu\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"w_alu:alu\|lpm_divide:Div0\"" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 431 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "w_alu:alu\|lpm_divide:Div0 " "Info: Instantiated megafunction \"w_alu:alu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Info: Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 431 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5dm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_5dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5dm " "Info: Found entity 1: lpm_divide_5dm" {  } { { "db/lpm_divide_5dm.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo/db/lpm_divide_5dm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Info: Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Info: Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo/db/alt_u_div_00f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/dell/Desktop/zjtao/podo/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "register:reg_add\|out\[7\] w_alu:alu\|out " "Warning: Converted the fan-out from the tri-state buffer \"register:reg_add\|out\[7\]\" to the node \"w_alu:alu\|out\" into an OR gate" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 271 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "register:reg_add\|out\[6\] w_alu:alu\|out " "Warning: Converted the fan-out from the tri-state buffer \"register:reg_add\|out\[6\]\" to the node \"w_alu:alu\|out\" into an OR gate" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 271 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "register:reg_add\|out\[5\] w_alu:alu\|out " "Warning: Converted the fan-out from the tri-state buffer \"register:reg_add\|out\[5\]\" to the node \"w_alu:alu\|out\" into an OR gate" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 271 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "register:reg_add\|out\[4\] w_alu:alu\|out " "Warning: Converted the fan-out from the tri-state buffer \"register:reg_add\|out\[4\]\" to the node \"w_alu:alu\|out\" into an OR gate" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 271 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "register:reg_add\|out\[3\] w_alu:alu\|out " "Warning: Converted the fan-out from the tri-state buffer \"register:reg_add\|out\[3\]\" to the node \"w_alu:alu\|out\" into an OR gate" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 271 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "register:reg_add\|out\[2\] w_alu:alu\|out " "Warning: Converted the fan-out from the tri-state buffer \"register:reg_add\|out\[2\]\" to the node \"w_alu:alu\|out\" into an OR gate" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 271 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "register:reg_add\|out\[1\] w_alu:alu\|out " "Warning: Converted the fan-out from the tri-state buffer \"register:reg_add\|out\[1\]\" to the node \"w_alu:alu\|out\" into an OR gate" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 271 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "register:reg_add\|out\[0\] w_alu:alu\|Add0 " "Warning: Converted the fan-out from the tri-state buffer \"register:reg_add\|out\[0\]\" to the node \"w_alu:alu\|Add0\" into an OR gate" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 271 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "w_alu:alu\|out\[1\] register:reg_ans\|mem " "Warning: Converted the fan-out from the tri-state buffer \"w_alu:alu\|out\[1\]\" to the node \"register:reg_ans\|mem\" into an OR gate" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 374 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "w_alu:alu\|out\[0\] register:reg_ans\|mem " "Warning: Converted the fan-out from the tri-state buffer \"w_alu:alu\|out\[0\]\" to the node \"register:reg_ans\|mem\" into an OR gate" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 374 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "w_alu:alu\|out\[2\] register:reg_ans\|mem " "Warning: Converted the fan-out from the tri-state buffer \"w_alu:alu\|out\[2\]\" to the node \"register:reg_ans\|mem\" into an OR gate" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 374 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "w_alu:alu\|out\[3\] register:reg_ans\|mem " "Warning: Converted the fan-out from the tri-state buffer \"w_alu:alu\|out\[3\]\" to the node \"register:reg_ans\|mem\" into an OR gate" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 374 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "w_alu:alu\|out\[4\] register:reg_ans\|mem " "Warning: Converted the fan-out from the tri-state buffer \"w_alu:alu\|out\[4\]\" to the node \"register:reg_ans\|mem\" into an OR gate" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 374 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "w_alu:alu\|out\[5\] register:reg_ans\|mem " "Warning: Converted the fan-out from the tri-state buffer \"w_alu:alu\|out\[5\]\" to the node \"register:reg_ans\|mem\" into an OR gate" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 374 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "w_alu:alu\|out\[6\] register:reg_ans\|mem " "Warning: Converted the fan-out from the tri-state buffer \"w_alu:alu\|out\[6\]\" to the node \"register:reg_ans\|mem\" into an OR gate" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 374 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "w_alu:alu\|out\[7\] w_alu:alu\|Equal0 " "Warning: Converted the fan-out from the tri-state buffer \"w_alu:alu\|out\[7\]\" to the node \"w_alu:alu\|Equal0\" into an OR gate" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 374 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "clk out_clk " "Warning: Converted the fan-out from the tri-state buffer \"clk\" to the node \"out_clk\" into an OR gate" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 28 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "clk in_keyboard\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"clk\" to the node \"in_keyboard\[0\]\" into an OR gate" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 28 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dbus\[7\] w_alu:alu\|out " "Warning: Converted the fan-out from the tri-state buffer \"dbus\[7\]\" to the node \"w_alu:alu\|out\" into an OR gate" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dbus\[6\] w_alu:alu\|out " "Warning: Converted the fan-out from the tri-state buffer \"dbus\[6\]\" to the node \"w_alu:alu\|out\" into an OR gate" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dbus\[5\] w_alu:alu\|out " "Warning: Converted the fan-out from the tri-state buffer \"dbus\[5\]\" to the node \"w_alu:alu\|out\" into an OR gate" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dbus\[4\] w_alu:alu\|out " "Warning: Converted the fan-out from the tri-state buffer \"dbus\[4\]\" to the node \"w_alu:alu\|out\" into an OR gate" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dbus\[3\] w_alu:alu\|out " "Warning: Converted the fan-out from the tri-state buffer \"dbus\[3\]\" to the node \"w_alu:alu\|out\" into an OR gate" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dbus\[2\] w_alu:alu\|out " "Warning: Converted the fan-out from the tri-state buffer \"dbus\[2\]\" to the node \"w_alu:alu\|out\" into an OR gate" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dbus\[1\] w_alu:alu\|out " "Warning: Converted the fan-out from the tri-state buffer \"dbus\[1\]\" to the node \"w_alu:alu\|out\" into an OR gate" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "dbus\[0\] led_reg\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"dbus\[0\]\" to the node \"led_reg\[0\]\" into an OR gate" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "w_alu:alu\|mem\[0\] " "Warning: Latch w_alu:alu\|mem\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA in_rom_efficient " "Warning: Ports D and ENA on the latch are fed by the same signal in_rom_efficient" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 435 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "w_alu:alu\|mem\[2\] " "Warning: Latch w_alu:alu\|mem\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA in_rom_efficient " "Warning: Ports D and ENA on the latch are fed by the same signal in_rom_efficient" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 435 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "w_alu:alu\|mem\[3\] " "Warning: Latch w_alu:alu\|mem\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA w_alu:alu\|out\[7\]~32 " "Warning: Ports D and ENA on the latch are fed by the same signal w_alu:alu\|out\[7\]~32" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 374 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 435 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "w_alu:alu\|mem\[4\] " "Warning: Latch w_alu:alu\|mem\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA w_alu:alu\|out\[7\]~32 " "Warning: Ports D and ENA on the latch are fed by the same signal w_alu:alu\|out\[7\]~32" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 374 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 435 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "w_uPC:upc\|decode_7:decode\|out\[0\] " "Warning: Latch w_uPC:upc\|decode_7:decode\|out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerforoutput:reg_ir\|mem\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal registerforoutput:reg_ir\|mem\[7\]" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 336 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 527 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "w_uPC:upc\|decode_7:decode\|out\[1\] " "Warning: Latch w_uPC:upc\|decode_7:decode\|out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerforoutput:reg_ir\|mem\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal registerforoutput:reg_ir\|mem\[7\]" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 336 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 527 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "w_uPC:upc\|decode_7:decode\|out\[2\] " "Warning: Latch w_uPC:upc\|decode_7:decode\|out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerforoutput:reg_ir\|mem\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal registerforoutput:reg_ir\|mem\[7\]" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 336 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 527 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "w_uPC:upc\|decode_7:decode\|out\[3\] " "Warning: Latch w_uPC:upc\|decode_7:decode\|out\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerforoutput:reg_ir\|mem\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal registerforoutput:reg_ir\|mem\[7\]" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 336 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 527 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "w_uPC:upc\|decode_7:decode\|out\[4\] " "Warning: Latch w_uPC:upc\|decode_7:decode\|out\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerforoutput:reg_ir\|mem\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal registerforoutput:reg_ir\|mem\[7\]" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 336 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 527 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "w_uPC:upc\|decode_7:decode\|out\[5\] " "Warning: Latch w_uPC:upc\|decode_7:decode\|out\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerforoutput:reg_ir\|mem\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal registerforoutput:reg_ir\|mem\[6\]" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 336 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 527 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "w_uPC:upc\|decode_7:decode\|out\[6\] " "Warning: Latch w_uPC:upc\|decode_7:decode\|out\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerforoutput:reg_ir\|mem\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal registerforoutput:reg_ir\|mem\[6\]" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 336 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 527 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "w_uPC:upc\|decode_7:decode\|out\[7\] " "Warning: Latch w_uPC:upc\|decode_7:decode\|out\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerforoutput:reg_ir\|mem\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal registerforoutput:reg_ir\|mem\[6\]" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 336 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 527 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "wupc GND " "Warning (13410): Pin \"wupc\" is stuck at GND" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led\[1\] GND " "Warning (13410): Pin \"led\[1\]\" is stuck at GND" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led\[5\] GND " "Warning (13410): Pin \"led\[5\]\" is stuck at GND" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led\[6\] GND " "Warning (13410): Pin \"led\[6\]\" is stuck at GND" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led\[7\] GND " "Warning (13410): Pin \"led\[7\]\" is stuck at GND" {  } { { "test_1.v" "" { Text "C:/Users/dell/Desktop/zjtao/podo/test_1.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dell/Desktop/zjtao/podo/test_1.map.smsg " "Info: Generated suppressed messages file C:/Users/dell/Desktop/zjtao/podo/test_1.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "654 " "Info: Implemented 654 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Info: Implemented 37 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Info: Implemented 60 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "548 " "Info: Implemented 548 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Info: Implemented 1 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "250 " "Info: Peak virtual memory: 250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 31 15:39:44 2017 " "Info: Processing ended: Tue Oct 31 15:39:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
