{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573243165465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573243165468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 08 21:59:25 2019 " "Processing started: Fri Nov 08 21:59:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573243165468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573243165468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OurProject -c OurProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off OurProject -c OurProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573243165468 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573243166523 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573243166523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixty_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixty_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixty_counter-ar " "Found design unit 1: sixty_counter-ar" {  } { { "sixty_counter.vhd" "" { Text "D:/GUC/Semester 5/CSEN 605/Assignments/Assigment 1/OurProject/sixty_counter.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573243182813 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixty_counter " "Found entity 1: sixty_counter" {  } { { "sixty_counter.vhd" "" { Text "D:/GUC/Semester 5/CSEN 605/Assignments/Assigment 1/OurProject/sixty_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573243182813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573243182813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ourproject.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ourproject.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OurProject-f " "Found design unit 1: OurProject-f" {  } { { "OurProject.vhd" "" { Text "D:/GUC/Semester 5/CSEN 605/Assignments/Assigment 1/OurProject/OurProject.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573243182839 ""} { "Info" "ISGN_ENTITY_NAME" "1 OurProject " "Found entity 1: OurProject" {  } { { "OurProject.vhd" "" { Text "D:/GUC/Semester 5/CSEN 605/Assignments/Assigment 1/OurProject/OurProject.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573243182839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573243182839 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "scale_clock.vhd " "Can't analyze file -- file scale_clock.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1573243182850 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "OurProject " "Elaborating entity \"OurProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573243182932 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clkout OurProject.vhd(6) " "VHDL Signal Declaration warning at OurProject.vhd(6): used implicit default value for signal \"clkout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "OurProject.vhd" "" { Text "D:/GUC/Semester 5/CSEN 605/Assignments/Assigment 1/OurProject/OurProject.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1573243182933 "|OurProject"}
{ "Warning" "WSGN_SEARCH_FILE" "clk_generator.vhd 2 1 " "Using design file clk_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_generator-arc " "Found design unit 1: clk_generator-arc" {  } { { "clk_generator.vhd" "" { Text "D:/GUC/Semester 5/CSEN 605/Assignments/Assigment 1/OurProject/clk_generator.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573243182955 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_generator " "Found entity 1: clk_generator" {  } { { "clk_generator.vhd" "" { Text "D:/GUC/Semester 5/CSEN 605/Assignments/Assigment 1/OurProject/clk_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573243182955 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573243182955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_generator clk_generator:gen " "Elaborating entity \"clk_generator\" for hierarchy \"clk_generator:gen\"" {  } { { "OurProject.vhd" "gen" { Text "D:/GUC/Semester 5/CSEN 605/Assignments/Assigment 1/OurProject/OurProject.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573243182956 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clockcounter clk_generator.vhd(25) " "VHDL Process Statement warning at clk_generator.vhd(25): signal \"clockcounter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clk_generator.vhd" "" { Text "D:/GUC/Semester 5/CSEN 605/Assignments/Assigment 1/OurProject/clk_generator.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1573243182958 "|OurProject|clk_generator:gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1Hz_temp clk_generator.vhd(26) " "VHDL Process Statement warning at clk_generator.vhd(26): signal \"clk_1Hz_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clk_generator.vhd" "" { Text "D:/GUC/Semester 5/CSEN 605/Assignments/Assigment 1/OurProject/clk_generator.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1573243182958 "|OurProject|clk_generator:gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixty_counter sixty_counter:six " "Elaborating entity \"sixty_counter\" for hierarchy \"sixty_counter:six\"" {  } { { "OurProject.vhd" "six" { Text "D:/GUC/Semester 5/CSEN 605/Assignments/Assigment 1/OurProject/OurProject.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573243182967 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "l sixty_counter.vhd(16) " "VHDL Process Statement warning at sixty_counter.vhd(16): signal \"l\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sixty_counter.vhd" "" { Text "D:/GUC/Semester 5/CSEN 605/Assignments/Assigment 1/OurProject/sixty_counter.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1573243182967 "|OurProject|sixty_counter:six"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m sixty_counter.vhd(17) " "VHDL Process Statement warning at sixty_counter.vhd(17): signal \"m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sixty_counter.vhd" "" { Text "D:/GUC/Semester 5/CSEN 605/Assignments/Assigment 1/OurProject/sixty_counter.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1573243182967 "|OurProject|sixty_counter:six"}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_dec.vhd 2 1 " "Using design file seven_seg_dec.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_Seg_dec-arc " "Found design unit 1: seven_Seg_dec-arc" {  } { { "seven_seg_dec.vhd" "" { Text "D:/GUC/Semester 5/CSEN 605/Assignments/Assigment 1/OurProject/seven_seg_dec.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573243182990 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_dec " "Found entity 1: seven_seg_dec" {  } { { "seven_seg_dec.vhd" "" { Text "D:/GUC/Semester 5/CSEN 605/Assignments/Assigment 1/OurProject/seven_seg_dec.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573243182990 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573243182990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_dec seven_seg_dec:sevenl " "Elaborating entity \"seven_seg_dec\" for hierarchy \"seven_seg_dec:sevenl\"" {  } { { "OurProject.vhd" "sevenl" { Text "D:/GUC/Semester 5/CSEN 605/Assignments/Assigment 1/OurProject/OurProject.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573243182991 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "clkout GND " "Pin \"clkout\" is stuck at GND" {  } { { "OurProject.vhd" "" { Text "D:/GUC/Semester 5/CSEN 605/Assignments/Assigment 1/OurProject/OurProject.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573243184032 "|OurProject|clkout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1573243184032 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573243184168 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573243185267 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573243185267 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "165 " "Implemented 165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573243185321 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573243185321 ""} { "Info" "ICUT_CUT_TM_LCELLS" "147 " "Implemented 147 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573243185321 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573243185321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "679 " "Peak virtual memory: 679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573243185343 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 08 21:59:45 2019 " "Processing ended: Fri Nov 08 21:59:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573243185343 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573243185343 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573243185343 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573243185343 ""}
