#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sat Jan 15 14:44:00 2022
# Process ID: 253820
# Current directory: /home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.runs/synth_1
# Command line: vivado -log board_top_signal_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source board_top_signal_test.tcl
# Log file: /home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.runs/synth_1/board_top_signal_test.vds
# Journal file: /home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.runs/synth_1/vivado.jou
# Running On: niklasPC, OS: Linux, CPU Frequency: 4002.122 MHz, CPU Physical cores: 16, Host memory: 33678 MB
#-----------------------------------------------------------
source board_top_signal_test.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.srcs/utils_1/imports/synth_1/generated.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.srcs/utils_1/imports/synth_1/generated.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top board_top_signal_test -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
WARNING: [Vivado_Tcl 4-1101] Global synthesis options have changed for the design, incremental synthesis will not be run
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 255208
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2588.023 ; gain = 0.000 ; free physical = 2188 ; free virtual = 17533
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'board_top_signal_test' [/home/niklas/dev/EDiC/sim_ttl/_src/board_top_signal_test.v:1]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/sim_ttl/_src/board_top_signal_test.v:63]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/sim_ttl/_src/board_top_signal_test.v:63]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/sim_ttl/_src/board_top_signal_test.v:63]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/sim_ttl/_src/board_top_signal_test.v:63]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/sim_ttl/_src/board_top_signal_test.v:63]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/sim_ttl/_src/board_top_signal_test.v:63]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/sim_ttl/_src/board_top_signal_test.v:63]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/sim_ttl/_src/board_top_signal_test.v:63]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/sim_ttl/_src/board_top_signal_test.v:63]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/sim_ttl/_src/board_top_signal_test.v:63]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/sim_ttl/_src/board_top_signal_test.v:63]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/sim_ttl/_src/board_top_signal_test.v:63]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/sim_ttl/_src/board_top_signal_test.v:63]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/sim_ttl/_src/board_top_signal_test.v:63]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/sim_ttl/_src/board_top_signal_test.v:63]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/sim_ttl/_src/board_top_signal_test.v:63]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/sim_ttl/_src/board_top_signal_test.v:78]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/sim_ttl/_src/board_top_signal_test.v:80]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/sim_ttl/_src/board_top_signal_test.v:84]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/sim_ttl/_src/board_top_signal_test.v:88]
INFO: [Synth 8-155] case statement is not full and has no default [/home/niklas/dev/EDiC/sim_ttl/_src/board_top_signal_test.v:90]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/sim_ttl/_src/board_top_signal_test.v:101]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/sim_ttl/_src/board_top_signal_test.v:101]
WARNING: [Synth 8-6014] Unused sequential element o_ld17_b_reg was removed.  [/home/niklas/dev/EDiC/sim_ttl/_src/board_top_signal_test.v:108]
WARNING: [Synth 8-3848] Net o_cathodes in module/entity board_top_signal_test does not have driver. [/home/niklas/dev/EDiC/sim_ttl/_src/board_top_signal_test.v:12]
WARNING: [Synth 8-3848] Net o_anodes in module/entity board_top_signal_test does not have driver. [/home/niklas/dev/EDiC/sim_ttl/_src/board_top_signal_test.v:13]
WARNING: [Synth 8-3848] Net o_r0 in module/entity board_top_signal_test does not have driver. [/home/niklas/dev/EDiC/sim_ttl/_src/board_top_signal_test.v:31]
WARNING: [Synth 8-3848] Net o_r1 in module/entity board_top_signal_test does not have driver. [/home/niklas/dev/EDiC/sim_ttl/_src/board_top_signal_test.v:32]
WARNING: [Synth 8-3848] Net o_serialOut in module/entity board_top_signal_test does not have driver. [/home/niklas/dev/EDiC/sim_ttl/_src/board_top_signal_test.v:36]
INFO: [Synth 8-6155] done synthesizing module 'board_top_signal_test' (1#1) [/home/niklas/dev/EDiC/sim_ttl/_src/board_top_signal_test.v:1]
WARNING: [Synth 8-7129] Port o_cathodes[7] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_cathodes[6] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_cathodes[5] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_cathodes[4] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_cathodes[3] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_cathodes[2] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_cathodes[1] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_cathodes[0] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_anodes[7] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_anodes[6] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_anodes[5] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_anodes[4] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_anodes[3] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_anodes[2] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_anodes[1] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_anodes[0] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r0[7] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r0[6] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r0[5] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r0[4] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r0[3] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r0[2] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r0[1] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r0[0] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r1[7] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r1[6] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r1[5] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r1[4] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r1[3] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r1[2] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r1[1] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r1[0] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_serialOut in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_btnStep in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_swInstrNCycle in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_swStepNRun in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_swEnableBreakpoint in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_btnReset in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_switches[7] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_serialIn in module board_top_signal_test is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2588.023 ; gain = 0.000 ; free physical = 2146 ; free virtual = 17489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2588.023 ; gain = 0.000 ; free physical = 2983 ; free virtual = 18328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2588.023 ; gain = 0.000 ; free physical = 2983 ; free virtual = 18327
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2588.023 ; gain = 0.000 ; free physical = 2964 ; free virtual = 18308
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/niklas/dev/EDiC/sim_ttl/_src/io_constraints.xdc]
WARNING: [Vivado 12-508] No pins matched 'inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0'. [/home/niklas/dev/EDiC/sim_ttl/_src/io_constraints.xdc:103]
CRITICAL WARNING: [Vivado 12-4739] get_clocks:No valid object(s) found for '--of_objects [get_pins inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0]'. [/home/niklas/dev/EDiC/sim_ttl/_src/io_constraints.xdc:103]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0'. [/home/niklas/dev/EDiC/sim_ttl/_src/io_constraints.xdc:104]
CRITICAL WARNING: [Vivado 12-4739] get_clocks:No valid object(s) found for '--of_objects [get_pins inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0]'. [/home/niklas/dev/EDiC/sim_ttl/_src/io_constraints.xdc:104]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2'. [/home/niklas/dev/EDiC/sim_ttl/_src/io_constraints.xdc:105]
CRITICAL WARNING: [Vivado 12-4739] get_clocks:No valid object(s) found for '--of_objects [get_pins inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2]'. [/home/niklas/dev/EDiC/sim_ttl/_src/io_constraints.xdc:105]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'inst_generated/inst_U41/port21_reg_1'. [/home/niklas/dev/EDiC/sim_ttl/_src/io_constraints.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/niklas/dev/EDiC/sim_ttl/_src/io_constraints.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'inst_generated/inst_U41/port22_reg_1'. [/home/niklas/dev/EDiC/sim_ttl/_src/io_constraints.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/niklas/dev/EDiC/sim_ttl/_src/io_constraints.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'inst_generated/inst_U41/port15_reg_1'. [/home/niklas/dev/EDiC/sim_ttl/_src/io_constraints.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/niklas/dev/EDiC/sim_ttl/_src/io_constraints.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'inst_generated/inst_U41/port16_reg_1'. [/home/niklas/dev/EDiC/sim_ttl/_src/io_constraints.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/niklas/dev/EDiC/sim_ttl/_src/io_constraints.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'inst_generated/inst_U41/port17_reg_1'. [/home/niklas/dev/EDiC/sim_ttl/_src/io_constraints.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/niklas/dev/EDiC/sim_ttl/_src/io_constraints.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'inst_generated/inst_U41/port18_reg_1'. [/home/niklas/dev/EDiC/sim_ttl/_src/io_constraints.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/niklas/dev/EDiC/sim_ttl/_src/io_constraints.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'inst_generated/inst_U41/port19_reg_1'. [/home/niklas/dev/EDiC/sim_ttl/_src/io_constraints.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/niklas/dev/EDiC/sim_ttl/_src/io_constraints.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'inst_generated/inst_U70/inst_mem_i_38_n_0'. [/home/niklas/dev/EDiC/sim_ttl/_src/io_constraints.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/niklas/dev/EDiC/sim_ttl/_src/io_constraints.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/niklas/dev/EDiC/sim_ttl/_src/io_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/niklas/dev/EDiC/sim_ttl/_src/io_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/board_top_signal_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/board_top_signal_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2651.820 ; gain = 0.000 ; free physical = 2759 ; free virtual = 18127
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2651.820 ; gain = 0.000 ; free physical = 2759 ; free virtual = 18127
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2651.820 ; gain = 63.797 ; free physical = 2843 ; free virtual = 18213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2651.820 ; gain = 63.797 ; free physical = 2843 ; free virtual = 18213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2651.820 ; gain = 63.797 ; free physical = 2843 ; free virtual = 18213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2651.820 ; gain = 63.797 ; free physical = 2845 ; free virtual = 18213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2651.820 ; gain = 63.797 ; free physical = 2845 ; free virtual = 18213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2651.820 ; gain = 63.797 ; free physical = 2836 ; free virtual = 18204
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Global synthesis options have changed


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 5     
	   6 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port o_cathodes[7] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_cathodes[6] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_cathodes[5] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_cathodes[4] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_cathodes[3] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_cathodes[2] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_cathodes[1] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_cathodes[0] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_anodes[7] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_anodes[6] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_anodes[5] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_anodes[4] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_anodes[3] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_anodes[2] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_anodes[1] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_anodes[0] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r0[7] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r0[6] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r0[5] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r0[4] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r0[3] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r0[2] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r0[1] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r0[0] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r1[7] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r1[6] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r1[5] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r1[4] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r1[3] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r1[2] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r1[1] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r1[0] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_serialOut in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_btnStep in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_swInstrNCycle in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_swStepNRun in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_swEnableBreakpoint in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_btnReset in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_switches[7] in module board_top_signal_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_serialIn in module board_top_signal_test is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2651.820 ; gain = 63.797 ; free physical = 2794 ; free virtual = 18173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2651.820 ; gain = 63.797 ; free physical = 2723 ; free virtual = 18127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2651.820 ; gain = 63.797 ; free physical = 2655 ; free virtual = 18110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2651.820 ; gain = 63.797 ; free physical = 2656 ; free virtual = 18107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2651.820 ; gain = 63.797 ; free physical = 2622 ; free virtual = 18070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2651.820 ; gain = 63.797 ; free physical = 2622 ; free virtual = 18069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2651.820 ; gain = 63.797 ; free physical = 2621 ; free virtual = 18068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2651.820 ; gain = 63.797 ; free physical = 2621 ; free virtual = 18068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2651.820 ; gain = 63.797 ; free physical = 2620 ; free virtual = 18067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2651.820 ; gain = 63.797 ; free physical = 2619 ; free virtual = 18067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     9|
|3     |LUT3  |     4|
|4     |LUT4  |    16|
|5     |LUT5  |     8|
|6     |LUT6  |    10|
|7     |FDRE  |     2|
|8     |IBUF  |     8|
|9     |IOBUF |     8|
|10    |OBUF  |    16|
|11    |OBUFT |    33|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2651.820 ; gain = 63.797 ; free physical = 2626 ; free virtual = 18074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 41 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2651.820 ; gain = 0.000 ; free physical = 2688 ; free virtual = 18136
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2651.820 ; gain = 63.797 ; free physical = 2688 ; free virtual = 18136
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2651.820 ; gain = 0.000 ; free physical = 2781 ; free virtual = 18228
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2651.820 ; gain = 0.000 ; free physical = 2720 ; free virtual = 18167
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

Synth Design complete, checksum: 949b9166
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 121 Warnings, 11 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2651.820 ; gain = 64.031 ; free physical = 2917 ; free virtual = 18364
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.runs/synth_1/board_top_signal_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file board_top_signal_test_utilization_synth.rpt -pb board_top_signal_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 15 14:44:29 2022...
