Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Fri Nov  6 21:01:48 2020
| Host         : LAPTOP-SKTNOLCK running 64-bit major release  (build 9200)
| Command      : report_drc -file EE214_Proj8Chal1_drc_opted.rpt -pb EE214_Proj8Chal1_drc_opted.pb -rpx EE214_Proj8Chal1_drc_opted.rpx
| Design       : EE214_Proj8Chal1
| Device       : xc7z007sclg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 4
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 3          |
| ZPS7-1      | Warning  | PS7 block required                                          | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT bcdClk_0/o_divClk[3]_i_3__0 is driving clock pin of 4 cells. This could lead to large hold time violations. Involved cells are:
bcdClk_1/o_divClk_reg[0], bcdClk_1/o_divClk_reg[1],
bcdClk_1/o_divClk_reg[2], bcdClk_1/o_divClk_reg[3]
Related violations: <none>

PLHOLDVIO-2#2 Warning
Non-Optimal connections which could lead to hold violations  
A LUT bcdClk_1/o_divClk[3]_i_3 is driving clock pin of 4 cells. This could lead to large hold time violations. Involved cells are:
bcdClk_2/o_divClk_reg[0], bcdClk_2/o_divClk_reg[1],
bcdClk_2/o_divClk_reg[2], bcdClk_2/o_divClk_reg[3]
Related violations: <none>

PLHOLDVIO-2#3 Warning
Non-Optimal connections which could lead to hold violations  
A LUT bcdClk_2/o_divClk[3]_i_3__2 is driving clock pin of 4 cells. This could lead to large hold time violations. Involved cells are:
bcdClk_3/o_divClk_reg[0], bcdClk_3/o_divClk_reg[1],
bcdClk_3/o_divClk_reg[2], bcdClk_3/o_divClk_reg[3]
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


