<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › chelsio › cxgb › suni1x10gexp_regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>suni1x10gexp_regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*****************************************************************************</span>
<span class="cm"> *                                                                           *</span>
<span class="cm"> * File: suni1x10gexp_regs.h                                                 *</span>
<span class="cm"> * $Revision: 1.9 $                                                          *</span>
<span class="cm"> * $Date: 2005/06/22 00:17:04 $                                              *</span>
<span class="cm"> * Description:                                                              *</span>
<span class="cm"> *  PMC/SIERRA (pm3393) MAC-PHY functionality.                               *</span>
<span class="cm"> *  part of the Chelsio 10Gb Ethernet Driver.                                *</span>
<span class="cm"> *                                                                           *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify      *</span>
<span class="cm"> * it under the terms of the GNU General Public License, version 2, as       *</span>
<span class="cm"> * published by the Free Software Foundation.                                *</span>
<span class="cm"> *                                                                           *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along   *</span>
<span class="cm"> * with this program; if not, write to the Free Software Foundation, Inc.,   *</span>
<span class="cm"> * 59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.                 *</span>
<span class="cm"> *                                                                           *</span>
<span class="cm"> * THIS SOFTWARE IS PROVIDED ``AS IS&#39;&#39; AND WITHOUT ANY EXPRESS OR IMPLIED    *</span>
<span class="cm"> * WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF      *</span>
<span class="cm"> * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.                     *</span>
<span class="cm"> *                                                                           *</span>
<span class="cm"> * http://www.chelsio.com                                                    *</span>
<span class="cm"> *                                                                           *</span>
<span class="cm"> * Maintainers: maintainers@chelsio.com                                      *</span>
<span class="cm"> *                                                                           *</span>
<span class="cm"> * Authors: PMC/SIERRA                                                       *</span>
<span class="cm"> *                                                                           *</span>
<span class="cm"> * History:                                                                  *</span>
<span class="cm"> *                                                                           *</span>
<span class="cm"> ****************************************************************************/</span>

<span class="cp">#ifndef _CXGB_SUNI1x10GEXP_REGS_H_</span>
<span class="cp">#define _CXGB_SUNI1x10GEXP_REGS_H_</span>

<span class="cm">/*</span>
<span class="cm">** Space allocated for each Exact Match Filter</span>
<span class="cm">**     There are 8 filter configurations</span>
<span class="cm">*/</span>
<span class="cp">#define SUNI1x10GEXP_REG_SIZEOF_MAC_FILTER 0x0003</span>

<span class="cp">#define mSUNI1x10GEXP_MAC_FILTER_OFFSET(filterId)       ( (filterId) * SUNI1x10GEXP_REG_SIZEOF_MAC_FILTER )</span>

<span class="cm">/*</span>
<span class="cm">** Space allocated for VLAN-Id Filter</span>
<span class="cm">**      There are 8 filter configurations</span>
<span class="cm">*/</span>
<span class="cp">#define SUNI1x10GEXP_REG_SIZEOF_MAC_VID_FILTER 0x0001</span>

<span class="cp">#define mSUNI1x10GEXP_MAC_VID_FILTER_OFFSET(filterId)   ( (filterId) * SUNI1x10GEXP_REG_SIZEOF_MAC_VID_FILTER )</span>

<span class="cm">/*</span>
<span class="cm">** Space allocated for each MSTAT Counter</span>
<span class="cm">*/</span>
<span class="cp">#define SUNI1x10GEXP_REG_SIZEOF_MSTAT_COUNT 0x0004</span>

<span class="cp">#define mSUNI1x10GEXP_MSTAT_COUNT_OFFSET(countId)       ( (countId) * SUNI1x10GEXP_REG_SIZEOF_MSTAT_COUNT )</span>


<span class="cm">/******************************************************************************/</span>
<span class="cm">/** S/UNI-1x10GE-XP REGISTER ADDRESS MAP                                     **/</span>
<span class="cm">/******************************************************************************/</span>
<span class="cm">/* Refer to the Register Bit Masks bellow for the naming of each register and */</span>
<span class="cm">/* to the S/UNI-1x10GE-XP Data Sheet for the signification of each bit        */</span>
<span class="cm">/******************************************************************************/</span>


<span class="cp">#define SUNI1x10GEXP_REG_IDENTIFICATION                                  0x0000</span>
<span class="cp">#define SUNI1x10GEXP_REG_PRODUCT_REVISION                                0x0001</span>
<span class="cp">#define SUNI1x10GEXP_REG_CONFIG_AND_RESET_CONTROL                        0x0002</span>
<span class="cp">#define SUNI1x10GEXP_REG_LOOPBACK_MISC_CTRL                              0x0003</span>
<span class="cp">#define SUNI1x10GEXP_REG_DEVICE_STATUS                                   0x0004</span>
<span class="cp">#define SUNI1x10GEXP_REG_GLOBAL_PERFORMANCE_MONITOR_UPDATE               0x0005</span>

<span class="cp">#define SUNI1x10GEXP_REG_MDIO_COMMAND                                    0x0006</span>
<span class="cp">#define SUNI1x10GEXP_REG_MDIO_INTERRUPT_ENABLE                           0x0007</span>
<span class="cp">#define SUNI1x10GEXP_REG_MDIO_INTERRUPT_STATUS                           0x0008</span>
<span class="cp">#define SUNI1x10GEXP_REG_MMD_PHY_ADDRESS                                 0x0009</span>
<span class="cp">#define SUNI1x10GEXP_REG_MMD_CONTROL_ADDRESS_DATA                        0x000A</span>
<span class="cp">#define SUNI1x10GEXP_REG_MDIO_READ_STATUS_DATA                           0x000B</span>

<span class="cp">#define SUNI1x10GEXP_REG_OAM_INTF_CTRL                                   0x000C</span>
<span class="cp">#define SUNI1x10GEXP_REG_MASTER_INTERRUPT_STATUS                         0x000D</span>
<span class="cp">#define SUNI1x10GEXP_REG_GLOBAL_INTERRUPT_ENABLE                         0x000E</span>
<span class="cp">#define SUNI1x10GEXP_REG_FREE                                            0x000F</span>

<span class="cp">#define SUNI1x10GEXP_REG_XTEF_MISC_CTRL                                  0x0010</span>
<span class="cp">#define SUNI1x10GEXP_REG_XRF_MISC_CTRL                                   0x0011</span>

<span class="cp">#define SUNI1x10GEXP_REG_SERDES_3125_CONFIG_1                            0x0100</span>
<span class="cp">#define SUNI1x10GEXP_REG_SERDES_3125_CONFIG_2                            0x0101</span>
<span class="cp">#define SUNI1x10GEXP_REG_SERDES_3125_INTERRUPT_ENABLE                    0x0102</span>
<span class="cp">#define SUNI1x10GEXP_REG_SERDES_3125_INTERRUPT_VISIBLE                   0x0103</span>
<span class="cp">#define SUNI1x10GEXP_REG_SERDES_3125_INTERRUPT_STATUS                    0x0104</span>
<span class="cp">#define SUNI1x10GEXP_REG_SERDES_3125_TEST_CONFIG                         0x0107</span>

<span class="cp">#define SUNI1x10GEXP_REG_RXXG_CONFIG_1                                   0x2040</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_CONFIG_2                                   0x2041</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_CONFIG_3                                   0x2042</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_INTERRUPT                                  0x2043</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_MAX_FRAME_LENGTH                           0x2045</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_SA_15_0                                    0x2046</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_SA_31_16                                   0x2047</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_SA_47_32                                   0x2048</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_RECEIVE_FIFO_THRESHOLD                     0x2049</span>
<span class="cp">#define mSUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_LOW(filterId) (0x204A + mSUNI1x10GEXP_MAC_FILTER_OFFSET(filterId))</span>
<span class="cp">#define mSUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_MID(filterId) (0x204B + mSUNI1x10GEXP_MAC_FILTER_OFFSET(filterId))</span>
<span class="cp">#define mSUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_HIGH(filterId)(0x204C + mSUNI1x10GEXP_MAC_FILTER_OFFSET(filterId))</span>
<span class="cp">#define mSUNI1x10GEXP_REG_RXXG_EXACT_MATCH_VID(filterId)      (0x2062 + mSUNI1x10GEXP_MAC_VID_FILTER_OFFSET(filterId))</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_0_LOW                     0x204A</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_0_MID                     0x204B</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_0_HIGH                    0x204C</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_1_LOW                     0x204D</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_1_MID                     0x204E</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_1_HIGH                    0x204F</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_2_LOW                     0x2050</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_2_MID                     0x2051</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_2_HIGH                    0x2052</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_3_LOW                     0x2053</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_3_MID                     0x2054</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_3_HIGH                    0x2055</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_4_LOW                     0x2056</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_4_MID                     0x2057</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_4_HIGH                    0x2058</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_5_LOW                     0x2059</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_5_MID                     0x205A</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_5_HIGH                    0x205B</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_6_LOW                     0x205C</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_6_MID                     0x205D</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_6_HIGH                    0x205E</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_7_LOW                     0x205F</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_7_MID                     0x2060</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_7_HIGH                    0x2061</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_VID_0                          0x2062</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_VID_1                          0x2063</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_VID_2                          0x2064</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_VID_3                          0x2065</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_VID_4                          0x2066</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_VID_5                          0x2067</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_VID_6                          0x2068</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_VID_7                          0x2069</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_MULTICAST_HASH_LOW                         0x206A</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_MULTICAST_HASH_MIDLOW                      0x206B</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_MULTICAST_HASH_MIDHIGH                     0x206C</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_MULTICAST_HASH_HIGH                        0x206D</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_ADDRESS_FILTER_CONTROL_0                   0x206E</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_ADDRESS_FILTER_CONTROL_1                   0x206F</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXXG_ADDRESS_FILTER_CONTROL_2                   0x2070</span>

<span class="cp">#define SUNI1x10GEXP_REG_XRF_PATTERN_GEN_CTRL                            0x2081</span>
<span class="cp">#define SUNI1x10GEXP_REG_XRF_8BTB_ERR_COUNT_LANE_0                       0x2084</span>
<span class="cp">#define SUNI1x10GEXP_REG_XRF_8BTB_ERR_COUNT_LANE_1                       0x2085</span>
<span class="cp">#define SUNI1x10GEXP_REG_XRF_8BTB_ERR_COUNT_LANE_2                       0x2086</span>
<span class="cp">#define SUNI1x10GEXP_REG_XRF_8BTB_ERR_COUNT_LANE_3                       0x2087</span>
<span class="cp">#define SUNI1x10GEXP_REG_XRF_INTERRUPT_ENABLE                            0x2088</span>
<span class="cp">#define SUNI1x10GEXP_REG_XRF_INTERRUPT_STATUS                            0x2089</span>
<span class="cp">#define SUNI1x10GEXP_REG_XRF_ERR_STATUS                                  0x208A</span>
<span class="cp">#define SUNI1x10GEXP_REG_XRF_DIAG_INTERRUPT_ENABLE                       0x208B</span>
<span class="cp">#define SUNI1x10GEXP_REG_XRF_DIAG_INTERRUPT_STATUS                       0x208C</span>
<span class="cp">#define SUNI1x10GEXP_REG_XRF_CODE_ERR_THRES                              0x2092</span>

<span class="cp">#define SUNI1x10GEXP_REG_RXOAM_CONFIG                                    0x20C0</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXOAM_FILTER_1_CONFIG                           0x20C1</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXOAM_FILTER_2_CONFIG                           0x20C2</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXOAM_CONFIG_2                                  0x20C3</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXOAM_HEC_CONFIG                                0x20C4</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXOAM_HEC_ERR_THRES                             0x20C5</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXOAM_INTERRUPT_ENABLE                          0x20C7</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXOAM_INTERRUPT_STATUS                          0x20C8</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXOAM_STATUS                                    0x20C9</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXOAM_HEC_ERR_COUNT                             0x20CA</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXOAM_FIFO_OVERFLOW_COUNT                       0x20CB</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXOAM_FILTER_MISMATCH_COUNT_LSB                 0x20CC</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXOAM_FILTER_MISMATCH_COUNT_MSB                 0x20CD</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXOAM_FILTER_1_MISMATCH_COUNT_LSB               0x20CE</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXOAM_FILTER_1_MISMATCH_COUNT_MSB               0x20CF</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXOAM_FILTER_2_MISMATCH_COUNT_LSB               0x20D0</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXOAM_FILTER_2_MISMATCH_COUNT_MSB               0x20D1</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXOAM_OAM_EXTRACT_COUNT_LSB                     0x20D2</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXOAM_OAM_EXTRACT_COUNT_MSB                     0x20D3</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXOAM_MINI_PACKET_COUNT_LSB                     0x20D4</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXOAM_MINI_PACKET_COUNT_MSB                     0x20D5</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXOAM_FILTER_MISMATCH_THRES_LSB                 0x20D6</span>
<span class="cp">#define SUNI1x10GEXP_REG_RXOAM_FILTER_MISMATCH_THRES_MSB                 0x20D7</span>

<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_CONTROL                                   0x2100</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_ROLLOVER_0                        0x2101</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_ROLLOVER_1                        0x2102</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_ROLLOVER_2                        0x2103</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_ROLLOVER_3                        0x2104</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_INTERRUPT_MASK_0                          0x2105</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_INTERRUPT_MASK_1                          0x2106</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_INTERRUPT_MASK_2                          0x2107</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_INTERRUPT_MASK_3                          0x2108</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_WRITE_ADDRESS                     0x2109</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_WRITE_DATA_LOW                    0x210A</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_WRITE_DATA_MIDDLE                 0x210B</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_WRITE_DATA_HIGH                   0x210C</span>
<span class="cp">#define mSUNI1x10GEXP_REG_MSTAT_COUNTER_LOW(countId)   (0x2110 + mSUNI1x10GEXP_MSTAT_COUNT_OFFSET(countId))</span>
<span class="cp">#define mSUNI1x10GEXP_REG_MSTAT_COUNTER_MID(countId)   (0x2111 + mSUNI1x10GEXP_MSTAT_COUNT_OFFSET(countId))</span>
<span class="cp">#define mSUNI1x10GEXP_REG_MSTAT_COUNTER_HIGH(countId)  (0x2112 + mSUNI1x10GEXP_MSTAT_COUNT_OFFSET(countId))</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_0_LOW                             0x2110</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_0_MID                             0x2111</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_0_HIGH                            0x2112</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_0_RESVD                           0x2113</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_1_LOW                             0x2114</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_1_MID                             0x2115</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_1_HIGH                            0x2116</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_1_RESVD                           0x2117</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_2_LOW                             0x2118</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_2_MID                             0x2119</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_2_HIGH                            0x211A</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_2_RESVD                           0x211B</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_3_LOW                             0x211C</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_3_MID                             0x211D</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_3_HIGH                            0x211E</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_3_RESVD                           0x211F</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_4_LOW                             0x2120</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_4_MID                             0x2121</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_4_HIGH                            0x2122</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_4_RESVD                           0x2123</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_5_LOW                             0x2124</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_5_MID                             0x2125</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_5_HIGH                            0x2126</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_5_RESVD                           0x2127</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_6_LOW                             0x2128</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_6_MID                             0x2129</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_6_HIGH                            0x212A</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_6_RESVD                           0x212B</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_7_LOW                             0x212C</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_7_MID                             0x212D</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_7_HIGH                            0x212E</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_7_RESVD                           0x212F</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_8_LOW                             0x2130</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_8_MID                             0x2131</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_8_HIGH                            0x2132</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_8_RESVD                           0x2133</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_9_LOW                             0x2134</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_9_MID                             0x2135</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_9_HIGH                            0x2136</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_9_RESVD                           0x2137</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_10_LOW                            0x2138</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_10_MID                            0x2139</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_10_HIGH                           0x213A</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_10_RESVD                          0x213B</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_11_LOW                            0x213C</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_11_MID                            0x213D</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_11_HIGH                           0x213E</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_11_RESVD                          0x213F</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_12_LOW                            0x2140</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_12_MID                            0x2141</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_12_HIGH                           0x2142</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_12_RESVD                          0x2143</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_13_LOW                            0x2144</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_13_MID                            0x2145</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_13_HIGH                           0x2146</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_13_RESVD                          0x2147</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_14_LOW                            0x2148</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_14_MID                            0x2149</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_14_HIGH                           0x214A</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_14_RESVD                          0x214B</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_15_LOW                            0x214C</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_15_MID                            0x214D</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_15_HIGH                           0x214E</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_15_RESVD                          0x214F</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_16_LOW                            0x2150</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_16_MID                            0x2151</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_16_HIGH                           0x2152</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_16_RESVD                          0x2153</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_17_LOW                            0x2154</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_17_MID                            0x2155</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_17_HIGH                           0x2156</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_17_RESVD                          0x2157</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_18_LOW                            0x2158</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_18_MID                            0x2159</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_18_HIGH                           0x215A</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_18_RESVD                          0x215B</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_19_LOW                            0x215C</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_19_MID                            0x215D</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_19_HIGH                           0x215E</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_19_RESVD                          0x215F</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_20_LOW                            0x2160</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_20_MID                            0x2161</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_20_HIGH                           0x2162</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_20_RESVD                          0x2163</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_21_LOW                            0x2164</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_21_MID                            0x2165</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_21_HIGH                           0x2166</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_21_RESVD                          0x2167</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_22_LOW                            0x2168</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_22_MID                            0x2169</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_22_HIGH                           0x216A</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_22_RESVD                          0x216B</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_23_LOW                            0x216C</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_23_MID                            0x216D</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_23_HIGH                           0x216E</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_23_RESVD                          0x216F</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_24_LOW                            0x2170</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_24_MID                            0x2171</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_24_HIGH                           0x2172</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_24_RESVD                          0x2173</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_25_LOW                            0x2174</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_25_MID                            0x2175</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_25_HIGH                           0x2176</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_25_RESVD                          0x2177</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_26_LOW                            0x2178</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_26_MID                            0x2179</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_26_HIGH                           0x217a</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_26_RESVD                          0x217b</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_27_LOW                            0x217c</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_27_MID                            0x217d</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_27_HIGH                           0x217e</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_27_RESVD                          0x217f</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_28_LOW                            0x2180</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_28_MID                            0x2181</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_28_HIGH                           0x2182</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_28_RESVD                          0x2183</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_29_LOW                            0x2184</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_29_MID                            0x2185</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_29_HIGH                           0x2186</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_29_RESVD                          0x2187</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_30_LOW                            0x2188</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_30_MID                            0x2189</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_30_HIGH                           0x218A</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_30_RESVD                          0x218B</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_31_LOW                            0x218C</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_31_MID                            0x218D</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_31_HIGH                           0x218E</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_31_RESVD                          0x218F</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_32_LOW                            0x2190</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_32_MID                            0x2191</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_32_HIGH                           0x2192</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_32_RESVD                          0x2193</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_33_LOW                            0x2194</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_33_MID                            0x2195</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_33_HIGH                           0x2196</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_33_RESVD                          0x2197</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_34_LOW                            0x2198</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_34_MID                            0x2199</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_34_HIGH                           0x219A</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_34_RESVD                          0x219B</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_35_LOW                            0x219C</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_35_MID                            0x219D</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_35_HIGH                           0x219E</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_35_RESVD                          0x219F</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_36_LOW                            0x21A0</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_36_MID                            0x21A1</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_36_HIGH                           0x21A2</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_36_RESVD                          0x21A3</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_37_LOW                            0x21A4</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_37_MID                            0x21A5</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_37_HIGH                           0x21A6</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_37_RESVD                          0x21A7</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_38_LOW                            0x21A8</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_38_MID                            0x21A9</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_38_HIGH                           0x21AA</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_38_RESVD                          0x21AB</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_39_LOW                            0x21AC</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_39_MID                            0x21AD</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_39_HIGH                           0x21AE</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_39_RESVD                          0x21AF</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_40_LOW                            0x21B0</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_40_MID                            0x21B1</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_40_HIGH                           0x21B2</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_40_RESVD                          0x21B3</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_41_LOW                            0x21B4</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_41_MID                            0x21B5</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_41_HIGH                           0x21B6</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_41_RESVD                          0x21B7</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_42_LOW                            0x21B8</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_42_MID                            0x21B9</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_42_HIGH                           0x21BA</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_42_RESVD                          0x21BB</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_43_LOW                            0x21BC</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_43_MID                            0x21BD</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_43_HIGH                           0x21BE</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_43_RESVD                          0x21BF</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_44_LOW                            0x21C0</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_44_MID                            0x21C1</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_44_HIGH                           0x21C2</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_44_RESVD                          0x21C3</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_45_LOW                            0x21C4</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_45_MID                            0x21C5</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_45_HIGH                           0x21C6</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_45_RESVD                          0x21C7</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_46_LOW                            0x21C8</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_46_MID                            0x21C9</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_46_HIGH                           0x21CA</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_46_RESVD                          0x21CB</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_47_LOW                            0x21CC</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_47_MID                            0x21CD</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_47_HIGH                           0x21CE</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_47_RESVD                          0x21CF</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_48_LOW                            0x21D0</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_48_MID                            0x21D1</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_48_HIGH                           0x21D2</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_48_RESVD                          0x21D3</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_49_LOW                            0x21D4</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_49_MID                            0x21D5</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_49_HIGH                           0x21D6</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_49_RESVD                          0x21D7</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_50_LOW                            0x21D8</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_50_MID                            0x21D9</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_50_HIGH                           0x21DA</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_50_RESVD                          0x21DB</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_51_LOW                            0x21DC</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_51_MID                            0x21DD</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_51_HIGH                           0x21DE</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_51_RESVD                          0x21DF</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_52_LOW                            0x21E0</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_52_MID                            0x21E1</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_52_HIGH                           0x21E2</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_52_RESVD                          0x21E3</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_53_LOW                            0x21E4</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_53_MID                            0x21E5</span>
<span class="cp">#define SUNI1x10GEXP_REG_MSTAT_COUNTER_53_HIGH                           0x21E6</span>
<span class="cp">#define SUNI1x10GEXP_CNTR_MAC_ETHERNET_NUM                               51</span>

<span class="cp">#define SUNI1x10GEXP_REG_IFLX_GLOBAL_CONFIG                              0x2200</span>
<span class="cp">#define SUNI1x10GEXP_REG_IFLX_CHANNEL_PROVISION                          0x2201</span>
<span class="cp">#define SUNI1x10GEXP_REG_IFLX_FIFO_OVERFLOW_ENABLE                       0x2209</span>
<span class="cp">#define SUNI1x10GEXP_REG_IFLX_FIFO_OVERFLOW_INTERRUPT                    0x220A</span>
<span class="cp">#define SUNI1x10GEXP_REG_IFLX_INDIR_CHANNEL_ADDRESS                      0x220D</span>
<span class="cp">#define SUNI1x10GEXP_REG_IFLX_INDIR_LOGICAL_FIFO_LOW_LIMIT_PROVISION     0x220E</span>
<span class="cp">#define SUNI1x10GEXP_REG_IFLX_INDIR_LOGICAL_FIFO_HIGH_LIMIT              0x220F</span>
<span class="cp">#define SUNI1x10GEXP_REG_IFLX_INDIR_FULL_ALMOST_FULL_STATUS_LIMIT        0x2210</span>
<span class="cp">#define SUNI1x10GEXP_REG_IFLX_INDIR_EMPTY_ALMOST_EMPTY_STATUS_LIMIT      0x2211</span>

<span class="cp">#define SUNI1x10GEXP_REG_PL4MOS_CONFIG                                   0x2240</span>
<span class="cp">#define SUNI1x10GEXP_REG_PL4MOS_MASK                                     0x2241</span>
<span class="cp">#define SUNI1x10GEXP_REG_PL4MOS_FAIRNESS_MASKING                         0x2242</span>
<span class="cp">#define SUNI1x10GEXP_REG_PL4MOS_MAXBURST1                                0x2243</span>
<span class="cp">#define SUNI1x10GEXP_REG_PL4MOS_MAXBURST2                                0x2244</span>
<span class="cp">#define SUNI1x10GEXP_REG_PL4MOS_TRANSFER_SIZE                            0x2245</span>

<span class="cp">#define SUNI1x10GEXP_REG_PL4ODP_CONFIG                                   0x2280</span>
<span class="cp">#define SUNI1x10GEXP_REG_PL4ODP_INTERRUPT_MASK                           0x2282</span>
<span class="cp">#define SUNI1x10GEXP_REG_PL4ODP_INTERRUPT                                0x2283</span>
<span class="cp">#define SUNI1x10GEXP_REG_PL4ODP_CONFIG_MAX_T                             0x2284</span>

<span class="cp">#define SUNI1x10GEXP_REG_PL4IO_LOCK_DETECT_STATUS                        0x2300</span>
<span class="cp">#define SUNI1x10GEXP_REG_PL4IO_LOCK_DETECT_CHANGE                        0x2301</span>
<span class="cp">#define SUNI1x10GEXP_REG_PL4IO_LOCK_DETECT_MASK                          0x2302</span>
<span class="cp">#define SUNI1x10GEXP_REG_PL4IO_LOCK_DETECT_LIMITS                        0x2303</span>
<span class="cp">#define SUNI1x10GEXP_REG_PL4IO_CALENDAR_REPETITIONS                      0x2304</span>
<span class="cp">#define SUNI1x10GEXP_REG_PL4IO_CONFIG                                    0x2305</span>

<span class="cp">#define SUNI1x10GEXP_REG_TXXG_CONFIG_1                                   0x3040</span>
<span class="cp">#define SUNI1x10GEXP_REG_TXXG_CONFIG_2                                   0x3041</span>
<span class="cp">#define SUNI1x10GEXP_REG_TXXG_CONFIG_3                                   0x3042</span>
<span class="cp">#define SUNI1x10GEXP_REG_TXXG_INTERRUPT                                  0x3043</span>
<span class="cp">#define SUNI1x10GEXP_REG_TXXG_STATUS                                     0x3044</span>
<span class="cp">#define SUNI1x10GEXP_REG_TXXG_MAX_FRAME_SIZE                             0x3045</span>
<span class="cp">#define SUNI1x10GEXP_REG_TXXG_MIN_FRAME_SIZE                             0x3046</span>
<span class="cp">#define SUNI1x10GEXP_REG_TXXG_SA_15_0                                    0x3047</span>
<span class="cp">#define SUNI1x10GEXP_REG_TXXG_SA_31_16                                   0x3048</span>
<span class="cp">#define SUNI1x10GEXP_REG_TXXG_SA_47_32                                   0x3049</span>
<span class="cp">#define SUNI1x10GEXP_REG_TXXG_PAUSE_TIMER                                0x304D</span>
<span class="cp">#define SUNI1x10GEXP_REG_TXXG_PAUSE_TIMER_INTERVAL                       0x304E</span>
<span class="cp">#define SUNI1x10GEXP_REG_TXXG_FILTER_ERROR_COUNTER                       0x3051</span>
<span class="cp">#define SUNI1x10GEXP_REG_TXXG_PAUSE_QUANTUM_CONFIG                       0x3052</span>

<span class="cp">#define SUNI1x10GEXP_REG_XTEF_CTRL                                       0x3080</span>
<span class="cp">#define SUNI1x10GEXP_REG_XTEF_INTERRUPT_STATUS                           0x3084</span>
<span class="cp">#define SUNI1x10GEXP_REG_XTEF_INTERRUPT_ENABLE                           0x3085</span>
<span class="cp">#define SUNI1x10GEXP_REG_XTEF_VISIBILITY                                 0x3086</span>

<span class="cp">#define SUNI1x10GEXP_REG_TXOAM_OAM_CONFIG                                0x30C0</span>
<span class="cp">#define SUNI1x10GEXP_REG_TXOAM_MINI_RATE_CONFIG                          0x30C1</span>
<span class="cp">#define SUNI1x10GEXP_REG_TXOAM_MINI_GAP_FIFO_CONFIG                      0x30C2</span>
<span class="cp">#define SUNI1x10GEXP_REG_TXOAM_P1P2_STATIC_VALUES                        0x30C3</span>
<span class="cp">#define SUNI1x10GEXP_REG_TXOAM_P3P4_STATIC_VALUES                        0x30C4</span>
<span class="cp">#define SUNI1x10GEXP_REG_TXOAM_P5P6_STATIC_VALUES                        0x30C5</span>
<span class="cp">#define SUNI1x10GEXP_REG_TXOAM_INTERRUPT_ENABLE                          0x30C6</span>
<span class="cp">#define SUNI1x10GEXP_REG_TXOAM_INTERRUPT_STATUS                          0x30C7</span>
<span class="cp">#define SUNI1x10GEXP_REG_TXOAM_INSERT_COUNT_LSB                          0x30C8</span>
<span class="cp">#define SUNI1x10GEXP_REG_TXOAM_INSERT_COUNT_MSB                          0x30C9</span>
<span class="cp">#define SUNI1x10GEXP_REG_TXOAM_OAM_MINI_COUNT_LSB                        0x30CA</span>
<span class="cp">#define SUNI1x10GEXP_REG_TXOAM_OAM_MINI_COUNT_MSB                        0x30CB</span>
<span class="cp">#define SUNI1x10GEXP_REG_TXOAM_P1P2_MINI_MASK                            0x30CC</span>
<span class="cp">#define SUNI1x10GEXP_REG_TXOAM_P3P4_MINI_MASK                            0x30CD</span>
<span class="cp">#define SUNI1x10GEXP_REG_TXOAM_P5P6_MINI_MASK                            0x30CE</span>
<span class="cp">#define SUNI1x10GEXP_REG_TXOAM_COSET                                     0x30CF</span>
<span class="cp">#define SUNI1x10GEXP_REG_TXOAM_EMPTY_FIFO_INS_OP_CNT_LSB                 0x30D0</span>
<span class="cp">#define SUNI1x10GEXP_REG_TXOAM_EMPTY_FIFO_INS_OP_CNT_MSB                 0x30D1</span>
<span class="cp">#define SUNI1x10GEXP_REG_TXOAM_STATIC_VALUE_MINI_COUNT_LSB               0x30D2</span>
<span class="cp">#define SUNI1x10GEXP_REG_TXOAM_STATIC_VALUE_MINI_COUNT_MSB               0x30D3</span>


<span class="cp">#define SUNI1x10GEXP_REG_EFLX_GLOBAL_CONFIG                              0x3200</span>
<span class="cp">#define SUNI1x10GEXP_REG_EFLX_ERCU_GLOBAL_STATUS                         0x3201</span>
<span class="cp">#define SUNI1x10GEXP_REG_EFLX_INDIR_CHANNEL_ADDRESS                      0x3202</span>
<span class="cp">#define SUNI1x10GEXP_REG_EFLX_INDIR_FIFO_LOW_LIMIT                       0x3203</span>
<span class="cp">#define SUNI1x10GEXP_REG_EFLX_INDIR_FIFO_HIGH_LIMIT                      0x3204</span>
<span class="cp">#define SUNI1x10GEXP_REG_EFLX_INDIR_FULL_ALMOST_FULL_STATUS_AND_LIMIT    0x3205</span>
<span class="cp">#define SUNI1x10GEXP_REG_EFLX_INDIR_EMPTY_ALMOST_EMPTY_STATUS_AND_LIMIT  0x3206</span>
<span class="cp">#define SUNI1x10GEXP_REG_EFLX_INDIR_FIFO_CUT_THROUGH_THRESHOLD           0x3207</span>
<span class="cp">#define SUNI1x10GEXP_REG_EFLX_FIFO_OVERFLOW_ERROR_ENABLE                 0x320C</span>
<span class="cp">#define SUNI1x10GEXP_REG_EFLX_FIFO_OVERFLOW_ERROR_INDICATION             0x320D</span>
<span class="cp">#define SUNI1x10GEXP_REG_EFLX_CHANNEL_PROVISION                          0x3210</span>

<span class="cp">#define SUNI1x10GEXP_REG_PL4IDU_CONFIG                                   0x3280</span>
<span class="cp">#define SUNI1x10GEXP_REG_PL4IDU_INTERRUPT_MASK                           0x3282</span>
<span class="cp">#define SUNI1x10GEXP_REG_PL4IDU_INTERRUPT                                0x3283</span>


<span class="cm">/*----------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_REG_MAX_OFFSET                                      0x3480</span>

<span class="cm">/******************************************************************************/</span>
<span class="cm">/*                 -- End register offset definitions --                      */</span>
<span class="cm">/******************************************************************************/</span>

<span class="cm">/******************************************************************************/</span>
<span class="cm">/** SUNI-1x10GE-XP REGISTER BIT MASKS                                        **/</span>
<span class="cm">/******************************************************************************/</span>

<span class="cp">#define SUNI1x10GEXP_BITMSK_BITS_1   0x00001</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_BITS_2   0x00003</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_BITS_3   0x00007</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_BITS_4   0x0000f</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_BITS_5   0x0001f</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_BITS_6   0x0003f</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_BITS_7   0x0007f</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_BITS_8   0x000ff</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_BITS_9   0x001ff</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_BITS_10  0x003ff</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_BITS_11  0x007ff</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_BITS_12  0x00fff</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_BITS_13  0x01fff</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_BITS_14  0x03fff</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_BITS_15  0x07fff</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_BITS_16  0x0ffff</span>

<span class="cp">#define mSUNI1x10GEXP_CLR_MSBITS_1(v)  ((v) &amp; SUNI1x10GEXP_BITMSK_BITS_15)</span>
<span class="cp">#define mSUNI1x10GEXP_CLR_MSBITS_2(v)  ((v) &amp; SUNI1x10GEXP_BITMSK_BITS_14)</span>
<span class="cp">#define mSUNI1x10GEXP_CLR_MSBITS_3(v)  ((v) &amp; SUNI1x10GEXP_BITMSK_BITS_13)</span>
<span class="cp">#define mSUNI1x10GEXP_CLR_MSBITS_4(v)  ((v) &amp; SUNI1x10GEXP_BITMSK_BITS_12)</span>
<span class="cp">#define mSUNI1x10GEXP_CLR_MSBITS_5(v)  ((v) &amp; SUNI1x10GEXP_BITMSK_BITS_11)</span>
<span class="cp">#define mSUNI1x10GEXP_CLR_MSBITS_6(v)  ((v) &amp; SUNI1x10GEXP_BITMSK_BITS_10)</span>
<span class="cp">#define mSUNI1x10GEXP_CLR_MSBITS_7(v)  ((v) &amp; SUNI1x10GEXP_BITMSK_BITS_9)</span>
<span class="cp">#define mSUNI1x10GEXP_CLR_MSBITS_8(v)  ((v) &amp; SUNI1x10GEXP_BITMSK_BITS_8)</span>
<span class="cp">#define mSUNI1x10GEXP_CLR_MSBITS_9(v)  ((v) &amp; SUNI1x10GEXP_BITMSK_BITS_7)</span>
<span class="cp">#define mSUNI1x10GEXP_CLR_MSBITS_10(v) ((v) &amp; SUNI1x10GEXP_BITMSK_BITS_6)</span>
<span class="cp">#define mSUNI1x10GEXP_CLR_MSBITS_11(v) ((v) &amp; SUNI1x10GEXP_BITMSK_BITS_5)</span>
<span class="cp">#define mSUNI1x10GEXP_CLR_MSBITS_12(v) ((v) &amp; SUNI1x10GEXP_BITMSK_BITS_4)</span>
<span class="cp">#define mSUNI1x10GEXP_CLR_MSBITS_13(v) ((v) &amp; SUNI1x10GEXP_BITMSK_BITS_3)</span>
<span class="cp">#define mSUNI1x10GEXP_CLR_MSBITS_14(v) ((v) &amp; SUNI1x10GEXP_BITMSK_BITS_2)</span>
<span class="cp">#define mSUNI1x10GEXP_CLR_MSBITS_15(v) ((v) &amp; SUNI1x10GEXP_BITMSK_BITS_1)</span>

<span class="cp">#define mSUNI1x10GEXP_GET_BIT(val, bitMsk) (((val)&amp;(bitMsk)) ? 1:0)</span>



<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x0001: S/UNI-1x10GE-XP Product Revision</span>
<span class="cm"> *    Bit 3-0  REVISION</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_REVISION  0x000F</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x0002: S/UNI-1x10GE-XP Configuration and Reset Control</span>
<span class="cm"> *    Bit 2  XAUI_ARESETB</span>
<span class="cm"> *    Bit 1  PL4_ARESETB</span>
<span class="cm"> *    Bit 0  DRESETB</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_XAUI_ARESET  0x0004</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4_ARESET   0x0002</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_DRESETB      0x0001</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x0003: S/UNI-1x10GE-XP Loop Back and Miscellaneous Control</span>
<span class="cm"> *    Bit 11  PL4IO_OUTCLKSEL</span>
<span class="cm"> *    Bit 9   SYSPCSLB</span>
<span class="cm"> *    Bit 8   LINEPCSLB</span>
<span class="cm"> *    Bit 7   MSTAT_BYPASS</span>
<span class="cm"> *    Bit 6   RXXG_BYPASS</span>
<span class="cm"> *    Bit 5   TXXG_BYPASS</span>
<span class="cm"> *    Bit 4   SOP_PAD_EN</span>
<span class="cm"> *    Bit 1   LOS_INV</span>
<span class="cm"> *    Bit 0   OVERRIDE_LOS</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4IO_OUTCLKSEL  0x0800</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_SYSPCSLB         0x0200</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_LINEPCSLB        0x0100</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_MSTAT_BYPASS     0x0080</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXXG_BYPASS      0x0040</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXXG_BYPASS      0x0020</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_SOP_PAD_EN       0x0010</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_LOS_INV          0x0002</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_OVERRIDE_LOS     0x0001</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x0004: S/UNI-1x10GE-XP Device Status</span>
<span class="cm"> *    Bit 9 TOP_SXRA_EXPIRED</span>
<span class="cm"> *    Bit 8 TOP_MDIO_BUSY</span>
<span class="cm"> *    Bit 7 TOP_DTRB</span>
<span class="cm"> *    Bit 6 TOP_EXPIRED</span>
<span class="cm"> *    Bit 5 TOP_PAUSED</span>
<span class="cm"> *    Bit 4 TOP_PL4_ID_DOOL</span>
<span class="cm"> *    Bit 3 TOP_PL4_IS_DOOL</span>
<span class="cm"> *    Bit 2 TOP_PL4_ID_ROOL</span>
<span class="cm"> *    Bit 1 TOP_PL4_IS_ROOL</span>
<span class="cm"> *    Bit 0 TOP_PL4_OUT_ROOL</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TOP_SXRA_EXPIRED  0x0200</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TOP_MDIO_BUSY     0x0100</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TOP_DTRB          0x0080</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TOP_EXPIRED       0x0040</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TOP_PAUSED        0x0020</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TOP_PL4_ID_DOOL   0x0010</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TOP_PL4_IS_DOOL   0x0008</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TOP_PL4_ID_ROOL   0x0004</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TOP_PL4_IS_ROOL   0x0002</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TOP_PL4_OUT_ROOL  0x0001</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x0005: Global Performance Update and Clock Monitors</span>
<span class="cm"> *    Bit 15 TIP</span>
<span class="cm"> *    Bit 8  XAUI_REF_CLKA</span>
<span class="cm"> *    Bit 7  RXLANE3CLKA</span>
<span class="cm"> *    Bit 6  RXLANE2CLKA</span>
<span class="cm"> *    Bit 5  RXLANE1CLKA</span>
<span class="cm"> *    Bit 4  RXLANE0CLKA</span>
<span class="cm"> *    Bit 3  CSUCLKA</span>
<span class="cm"> *    Bit 2  TDCLKA</span>
<span class="cm"> *    Bit 1  RSCLKA</span>
<span class="cm"> *    Bit 0  RDCLKA</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TIP            0x8000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_XAUI_REF_CLKA  0x0100</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXLANE3CLKA    0x0080</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXLANE2CLKA    0x0040</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXLANE1CLKA    0x0020</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXLANE0CLKA    0x0010</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_CSUCLKA        0x0008</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TDCLKA         0x0004</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RSCLKA         0x0002</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RDCLKA         0x0001</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x0006: MDIO Command</span>
<span class="cm"> *    Bit 4 MDIO_RDINC</span>
<span class="cm"> *    Bit 3 MDIO_RSTAT</span>
<span class="cm"> *    Bit 2 MDIO_LCTLD</span>
<span class="cm"> *    Bit 1 MDIO_LCTLA</span>
<span class="cm"> *    Bit 0 MDIO_SPRE</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_MDIO_RDINC  0x0010</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_MDIO_RSTAT  0x0008</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_MDIO_LCTLD  0x0004</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_MDIO_LCTLA  0x0002</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_MDIO_SPRE   0x0001</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x0007: MDIO Interrupt Enable</span>
<span class="cm"> *    Bit 0 MDIO_BUSY_EN</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_MDIO_BUSY_EN  0x0001</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x0008: MDIO Interrupt Status</span>
<span class="cm"> *    Bit 0 MDIO_BUSYI</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_MDIO_BUSYI  0x0001</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x0009: MMD PHY Address</span>
<span class="cm"> *    Bit 12-8 MDIO_DEVADR</span>
<span class="cm"> *    Bit 4-0 MDIO_PRTADR</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_MDIO_DEVADR  0x1F00</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_MDIO_DEVADR  8</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_MDIO_PRTADR  0x001F</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_MDIO_PRTADR  0</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x000C: OAM Interface Control</span>
<span class="cm"> *    Bit 6 MDO_OD_ENB</span>
<span class="cm"> *    Bit 5 MDI_INV</span>
<span class="cm"> *    Bit 4 MDI_SEL</span>
<span class="cm"> *    Bit 3 RXOAMEN</span>
<span class="cm"> *    Bit 2 RXOAMCLKEN</span>
<span class="cm"> *    Bit 1 TXOAMEN</span>
<span class="cm"> *    Bit 0 TXOAMCLKEN</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_MDO_OD_ENB  0x0040</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_MDI_INV     0x0020</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_MDI_SEL     0x0010</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAMEN     0x0008</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAMCLKEN  0x0004</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXOAMEN     0x0002</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXOAMCLKEN  0x0001</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x000D: S/UNI-1x10GE-XP Master Interrupt Status</span>
<span class="cm"> *    Bit 15 TOP_PL4IO_INT</span>
<span class="cm"> *    Bit 14 TOP_IRAM_INT</span>
<span class="cm"> *    Bit 13 TOP_ERAM_INT</span>
<span class="cm"> *    Bit 12 TOP_XAUI_INT</span>
<span class="cm"> *    Bit 11 TOP_MSTAT_INT</span>
<span class="cm"> *    Bit 10 TOP_RXXG_INT</span>
<span class="cm"> *    Bit 9 TOP_TXXG_INT</span>
<span class="cm"> *    Bit 8 TOP_XRF_INT</span>
<span class="cm"> *    Bit 7 TOP_XTEF_INT</span>
<span class="cm"> *    Bit 6 TOP_MDIO_BUSY_INT</span>
<span class="cm"> *    Bit 5 TOP_RXOAM_INT</span>
<span class="cm"> *    Bit 4 TOP_TXOAM_INT</span>
<span class="cm"> *    Bit 3 TOP_IFLX_INT</span>
<span class="cm"> *    Bit 2 TOP_EFLX_INT</span>
<span class="cm"> *    Bit 1 TOP_PL4ODP_INT</span>
<span class="cm"> *    Bit 0 TOP_PL4IDU_INT</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TOP_PL4IO_INT      0x8000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TOP_IRAM_INT       0x4000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TOP_ERAM_INT       0x2000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TOP_XAUI_INT       0x1000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TOP_MSTAT_INT      0x0800</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TOP_RXXG_INT       0x0400</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TOP_TXXG_INT       0x0200</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TOP_XRF_INT        0x0100</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TOP_XTEF_INT       0x0080</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TOP_MDIO_BUSY_INT  0x0040</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TOP_RXOAM_INT      0x0020</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TOP_TXOAM_INT      0x0010</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TOP_IFLX_INT       0x0008</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TOP_EFLX_INT       0x0004</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TOP_PL4ODP_INT     0x0002</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TOP_PL4IDU_INT     0x0001</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x000E:PM3393 Global interrupt enable</span>
<span class="cm"> *    Bit 15 TOP_INTE</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TOP_INTE  0x8000</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x0010: XTEF Miscellaneous Control</span>
<span class="cm"> *    Bit 7 RF_VAL</span>
<span class="cm"> *    Bit 6 RF_OVERRIDE</span>
<span class="cm"> *    Bit 5 LF_VAL</span>
<span class="cm"> *    Bit 4 LF_OVERRIDE</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RF_VAL             0x0080</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RF_OVERRIDE        0x0040</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_LF_VAL             0x0020</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_LF_OVERRIDE        0x0010</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_LFRF_OVERRIDE_VAL  0x00F0</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x0011: XRF Miscellaneous Control</span>
<span class="cm"> *    Bit 6-4 EN_IDLE_REP</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_EN_IDLE_REP  0x0070</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x0100: SERDES 3125 Configuration Register 1</span>
<span class="cm"> *    Bit 10 RXEQB_3</span>
<span class="cm"> *    Bit 8  RXEQB_2</span>
<span class="cm"> *    Bit 6  RXEQB_1</span>
<span class="cm"> *    Bit 4  RXEQB_0</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXEQB    0x0FF0</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_RXEQB_3  10</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_RXEQB_2  8</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_RXEQB_1  6</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_RXEQB_0  4</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x0101: SERDES 3125 Configuration Register 2</span>
<span class="cm"> *    Bit 12 YSEL</span>
<span class="cm"> *    Bit  7 PRE_EMPH_3</span>
<span class="cm"> *    Bit  6 PRE_EMPH_2</span>
<span class="cm"> *    Bit  5 PRE_EMPH_1</span>
<span class="cm"> *    Bit  4 PRE_EMPH_0</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_YSEL        0x1000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PRE_EMPH    0x00F0</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PRE_EMPH_3  0x0080</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PRE_EMPH_2  0x0040</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PRE_EMPH_1  0x0020</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PRE_EMPH_0  0x0010</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x0102: SERDES 3125 Interrupt Enable Register</span>
<span class="cm"> *    Bit 3 LASIE</span>
<span class="cm"> *    Bit 2 SPLL_RAE</span>
<span class="cm"> *    Bit 1 MPLL_RAE</span>
<span class="cm"> *    Bit 0 PLL_LOCKE</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_LASIE      0x0008</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_SPLL_RAE   0x0004</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_MPLL_RAE   0x0002</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PLL_LOCKE  0x0001</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x0103: SERDES 3125 Interrupt Visibility Register</span>
<span class="cm"> *    Bit 3 LASIV</span>
<span class="cm"> *    Bit 2 SPLL_RAV</span>
<span class="cm"> *    Bit 1 MPLL_RAV</span>
<span class="cm"> *    Bit 0 PLL_LOCKV</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_LASIV      0x0008</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_SPLL_RAV   0x0004</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_MPLL_RAV   0x0002</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PLL_LOCKV  0x0001</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x0104: SERDES 3125 Interrupt Status Register</span>
<span class="cm"> *    Bit 3 LASII</span>
<span class="cm"> *    Bit 2 SPLL_RAI</span>
<span class="cm"> *    Bit 1 MPLL_RAI</span>
<span class="cm"> *    Bit 0 PLL_LOCKI</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_LASII      0x0008</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_SPLL_RAI   0x0004</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_MPLL_RAI   0x0002</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PLL_LOCKI  0x0001</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x0107: SERDES 3125 Test Configuration</span>
<span class="cm"> *    Bit 12 DUALTX</span>
<span class="cm"> *    Bit 10 HC_1</span>
<span class="cm"> *    Bit  9 HC_0</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_DUALTX  0x1000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_HC      0x0600</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_HC_0    9</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x2040: RXXG Configuration 1</span>
<span class="cm"> *    Bit 15  RXXG_RXEN</span>
<span class="cm"> *    Bit 14  RXXG_ROCF</span>
<span class="cm"> *    Bit 13  RXXG_PAD_STRIP</span>
<span class="cm"> *    Bit 10  RXXG_PUREP</span>
<span class="cm"> *    Bit 9   RXXG_LONGP</span>
<span class="cm"> *    Bit 8   RXXG_PARF</span>
<span class="cm"> *    Bit 7   RXXG_FLCHK</span>
<span class="cm"> *    Bit 5   RXXG_PASS_CTRL</span>
<span class="cm"> *    Bit 3   RXXG_CRC_STRIP</span>
<span class="cm"> *    Bit 2-0 RXXG_MIFG</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXXG_RXEN       0x8000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXXG_ROCF       0x4000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXXG_PAD_STRIP  0x2000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXXG_PUREP      0x0400</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXXG_LONGP      0x0200</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXXG_PARF       0x0100</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXXG_FLCHK      0x0080</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXXG_PASS_CTRL  0x0020</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXXG_CRC_STRIP  0x0008</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x02041: RXXG Configuration 2</span>
<span class="cm"> *    Bit 7-0 RXXG_HDRSIZE</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXXG_HDRSIZE  0x00FF</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x2042: RXXG Configuration 3</span>
<span class="cm"> *    Bit 15 RXXG_MIN_LERRE</span>
<span class="cm"> *    Bit 14 RXXG_MAX_LERRE</span>
<span class="cm"> *    Bit 12 RXXG_LINE_ERRE</span>
<span class="cm"> *    Bit 10 RXXG_RX_OVRE</span>
<span class="cm"> *    Bit 9  RXXG_ADR_FILTERE</span>
<span class="cm"> *    Bit 8  RXXG_ERR_FILTERE</span>
<span class="cm"> *    Bit 5  RXXG_PRMB_ERRE</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXXG_MIN_LERRE     0x8000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXXG_MAX_LERRE     0x4000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXXG_LINE_ERRE     0x1000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXXG_RX_OVRE       0x0400</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXXG_ADR_FILTERE   0x0200</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXXG_ERR_FILTERRE  0x0100</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXXG_PRMB_ERRE     0x0020</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x2043: RXXG Interrupt</span>
<span class="cm"> *    Bit 15 RXXG_MIN_LERRI</span>
<span class="cm"> *    Bit 14 RXXG_MAX_LERRI</span>
<span class="cm"> *    Bit 12 RXXG_LINE_ERRI</span>
<span class="cm"> *    Bit 10 RXXG_RX_OVRI</span>
<span class="cm"> *    Bit 9  RXXG_ADR_FILTERI</span>
<span class="cm"> *    Bit 8  RXXG_ERR_FILTERI</span>
<span class="cm"> *    Bit 5  RXXG_PRMB_ERRE</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXXG_MIN_LERRI    0x8000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXXG_MAX_LERRI    0x4000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXXG_LINE_ERRI    0x1000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXXG_RX_OVRI      0x0400</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXXG_ADR_FILTERI  0x0200</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXXG_ERR_FILTERI  0x0100</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXXG_PRMB_ERRE    0x0020</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x2049: RXXG Receive FIFO Threshold</span>
<span class="cm"> *    Bit 2-0 RXXG_CUT_THRU</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXXG_CUT_THRU  0x0007</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_RXXG_CUT_THRU  0</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x2062H - 0x2069: RXXG Exact Match VID</span>
<span class="cm"> *    Bit 11-0 RXXG_VID_MATCH</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXXG_VID_MATCH  0x0FFF</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_RXXG_VID_MATCH  0</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x206EH - 0x206F: RXXG Address Filter Control</span>
<span class="cm"> *    Bit 3 RXXG_FORWARD_ENABLE</span>
<span class="cm"> *    Bit 2 RXXG_VLAN_ENABLE</span>
<span class="cm"> *    Bit 1 RXXG_SRC_ADDR</span>
<span class="cm"> *    Bit 0 RXXG_MATCH_ENABLE</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXXG_FORWARD_ENABLE  0x0008</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXXG_VLAN_ENABLE     0x0004</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXXG_SRC_ADDR        0x0002</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXXG_MATCH_ENABLE    0x0001</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x2070: RXXG Address Filter Control 2</span>
<span class="cm"> *    Bit 1 RXXG_PMODE</span>
<span class="cm"> *    Bit 0 RXXG_MHASH_EN</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXXG_PMODE     0x0002</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXXG_MHASH_EN  0x0001</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x2081: XRF Control Register 2</span>
<span class="cm"> *    Bit 6   EN_PKT_GEN</span>
<span class="cm"> *    Bit 4-2 PATT</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_EN_PKT_GEN  0x0040</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PATT        0x001C</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_PATT        2</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x2088: XRF Interrupt Enable</span>
<span class="cm"> *    Bit 12-9 LANE_HICERE</span>
<span class="cm"> *    Bit 8-5  HS_SD_LANEE</span>
<span class="cm"> *    Bit 4    ALIGN_STATUS_ERRE</span>
<span class="cm"> *    Bit 3-0  LANE_SYNC_STAT_ERRE</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_LANE_HICERE          0x1E00</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_LANE_HICERE          9</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_HS_SD_LANEE          0x01E0</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_HS_SD_LANEE          5</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_ALIGN_STATUS_ERRE    0x0010</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_LANE_SYNC_STAT_ERRE  0x000F</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_LANE_SYNC_STAT_ERRE  0</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x2089: XRF Interrupt Status</span>
<span class="cm"> *    Bit 12-9 LANE_HICERI</span>
<span class="cm"> *    Bit 8-5  HS_SD_LANEI</span>
<span class="cm"> *    Bit 4    ALIGN_STATUS_ERRI</span>
<span class="cm"> *    Bit 3-0  LANE_SYNC_STAT_ERRI</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_LANE_HICERI          0x1E00</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_LANE_HICERI          9</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_HS_SD_LANEI          0x01E0</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_HS_SD_LANEI          5</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_ALIGN_STATUS_ERRI    0x0010</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_LANE_SYNC_STAT_ERRI  0x000F</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_LANE_SYNC_STAT_ERRI  0</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x208A: XRF Error Status</span>
<span class="cm"> *    Bit 8-5  HS_SD_LANE</span>
<span class="cm"> *    Bit 4    ALIGN_STATUS_ERR</span>
<span class="cm"> *    Bit 3-0  LANE_SYNC_STAT_ERR</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_HS_SD_LANE3          0x0100</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_HS_SD_LANE2          0x0080</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_HS_SD_LANE1          0x0040</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_HS_SD_LANE0          0x0020</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_ALIGN_STATUS_ERR     0x0010</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_LANE3_SYNC_STAT_ERR  0x0008</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_LANE2_SYNC_STAT_ERR  0x0004</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_LANE1_SYNC_STAT_ERR  0x0002</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_LANE0_SYNC_STAT_ERR  0x0001</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x208B: XRF Diagnostic Interrupt Enable</span>
<span class="cm"> *    Bit 7-4 LANE_OVERRUNE</span>
<span class="cm"> *    Bit 3-0 LANE_UNDERRUNE</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_LANE_OVERRUNE   0x00F0</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_LANE_OVERRUNE   4</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_LANE_UNDERRUNE  0x000F</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_LANE_UNDERRUNE  0</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x208C: XRF Diagnostic Interrupt Status</span>
<span class="cm"> *    Bit 7-4 LANE_OVERRUNI</span>
<span class="cm"> *    Bit 3-0 LANE_UNDERRUNI</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_LANE_OVERRUNI   0x00F0</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_LANE_OVERRUNI   4</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_LANE_UNDERRUNI  0x000F</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_LANE_UNDERRUNI  0</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x20C0: RXOAM Configuration</span>
<span class="cm"> *    Bit 15    RXOAM_BUSY</span>
<span class="cm"> *    Bit 14-12 RXOAM_F2_SEL</span>
<span class="cm"> *    Bit 10-8  RXOAM_F1_SEL</span>
<span class="cm"> *    Bit 7-6   RXOAM_FILTER_CTRL</span>
<span class="cm"> *    Bit 5-0   RXOAM_PX_EN</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_BUSY         0x8000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_F2_SEL       0x7000</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_RXOAM_F2_SEL       12</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_F1_SEL       0x0700</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_RXOAM_F1_SEL       8</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_FILTER_CTRL  0x00C0</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_RXOAM_FILTER_CTRL  6</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_PX_EN        0x003F</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_RXOAM_PX_EN        0</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x20C1,0x20C2: RXOAM Filter Configuration</span>
<span class="cm"> *    Bit 15-8 RXOAM_FX_MASK</span>
<span class="cm"> *    Bit 7-0  RXOAM_FX_VAL</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_FX_MASK  0xFF00</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_RXOAM_FX_MASK  8</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_FX_VAL   0x00FF</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_RXOAM_FX_VAl   0</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x20C3: RXOAM Configuration Register 2</span>
<span class="cm"> *    Bit 13    RXOAM_REC_BYTE_VAL</span>
<span class="cm"> *    Bit 11-10 RXOAM_BYPASS_MODE</span>
<span class="cm"> *    Bit 5-0   RXOAM_PX_CLEAR</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_REC_BYTE_VAL  0x2000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_BYPASS_MODE   0x0C00</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_RXOAM_BYPASS_MODE   10</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_PX_CLEAR      0x003F</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_RXOAM_PX_CLEAR      0</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x20C4: RXOAM HEC Configuration</span>
<span class="cm"> *    Bit 15-8 RXOAM_COSET</span>
<span class="cm"> *    Bit 2    RXOAM_HEC_ERR_PKT</span>
<span class="cm"> *    Bit 0    RXOAM_HEC_EN</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_COSET        0xFF00</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_RXOAM_COSET        8</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_HEC_ERR_PKT  0x0004</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_HEC_EN       0x0001</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x20C7: RXOAM Interrupt Enable</span>
<span class="cm"> *    Bit 10 RXOAM_FILTER_THRSHE</span>
<span class="cm"> *    Bit 9  RXOAM_OAM_ERRE</span>
<span class="cm"> *    Bit 8  RXOAM_HECE_THRSHE</span>
<span class="cm"> *    Bit 7  RXOAM_SOPE</span>
<span class="cm"> *    Bit 6  RXOAM_RFE</span>
<span class="cm"> *    Bit 5  RXOAM_LFE</span>
<span class="cm"> *    Bit 4  RXOAM_DV_ERRE</span>
<span class="cm"> *    Bit 3  RXOAM_DATA_INVALIDE</span>
<span class="cm"> *    Bit 2  RXOAM_FILTER_DROPE</span>
<span class="cm"> *    Bit 1  RXOAM_HECE</span>
<span class="cm"> *    Bit 0  RXOAM_OFLE</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_FILTER_THRSHE  0x0400</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_OAM_ERRE       0x0200</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_HECE_THRSHE    0x0100</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_SOPE           0x0080</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_RFE            0x0040</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_LFE            0x0020</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_DV_ERRE        0x0010</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_DATA_INVALIDE  0x0008</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_FILTER_DROPE   0x0004</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_HECE           0x0002</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_OFLE           0x0001</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x20C8: RXOAM Interrupt Status</span>
<span class="cm"> *    Bit 10 RXOAM_FILTER_THRSHI</span>
<span class="cm"> *    Bit 9  RXOAM_OAM_ERRI</span>
<span class="cm"> *    Bit 8  RXOAM_HECE_THRSHI</span>
<span class="cm"> *    Bit 7  RXOAM_SOPI</span>
<span class="cm"> *    Bit 6  RXOAM_RFI</span>
<span class="cm"> *    Bit 5  RXOAM_LFI</span>
<span class="cm"> *    Bit 4  RXOAM_DV_ERRI</span>
<span class="cm"> *    Bit 3  RXOAM_DATA_INVALIDI</span>
<span class="cm"> *    Bit 2  RXOAM_FILTER_DROPI</span>
<span class="cm"> *    Bit 1  RXOAM_HECI</span>
<span class="cm"> *    Bit 0  RXOAM_OFLI</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_FILTER_THRSHI  0x0400</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_OAM_ERRI       0x0200</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_HECE_THRSHI    0x0100</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_SOPI           0x0080</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_RFI            0x0040</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_LFI            0x0020</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_DV_ERRI        0x0010</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_DATA_INVALIDI  0x0008</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_FILTER_DROPI   0x0004</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_HECI           0x0002</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_OFLI           0x0001</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x20C9: RXOAM Status</span>
<span class="cm"> *    Bit 10 RXOAM_FILTER_THRSHV</span>
<span class="cm"> *    Bit 8  RXOAM_HECE_THRSHV</span>
<span class="cm"> *    Bit 6  RXOAM_RFV</span>
<span class="cm"> *    Bit 5  RXOAM_LFV</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_FILTER_THRSHV  0x0400</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_HECE_THRSHV    0x0100</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_RFV            0x0040</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_RXOAM_LFV            0x0020</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x2100: MSTAT Control</span>
<span class="cm"> *    Bit 2 MSTAT_WRITE</span>
<span class="cm"> *    Bit 1 MSTAT_CLEAR</span>
<span class="cm"> *    Bit 0 MSTAT_SNAP</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_MSTAT_WRITE  0x0004</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_MSTAT_CLEAR  0x0002</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_MSTAT_SNAP   0x0001</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x2109: MSTAT Counter Write Address</span>
<span class="cm"> *    Bit 5-0 MSTAT_WRITE_ADDRESS</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_MSTAT_WRITE_ADDRESS 0x003F</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_MSTAT_WRITE_ADDRESS 0</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x2200: IFLX Global Configuration Register</span>
<span class="cm"> *    Bit 15   IFLX_IRCU_ENABLE</span>
<span class="cm"> *    Bit 14   IFLX_IDSWT_ENABLE</span>
<span class="cm"> *    Bit 13-0 IFLX_IFD_CNT</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_IFLX_IRCU_ENABLE   0x8000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_IFLX_IDSWT_ENABLE  0x4000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_IFLX_IFD_CNT       0x3FFF</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_IFLX_IFD_CNT       0</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x2209: IFLX FIFO Overflow Enable</span>
<span class="cm"> *    Bit 0 IFLX_OVFE</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_IFLX_OVFE 0x0001</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x220A: IFLX FIFO Overflow Interrupt</span>
<span class="cm"> *    Bit 0 IFLX_OVFI</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_IFLX_OVFI 0x0001</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x220D: IFLX Indirect Channel Address</span>
<span class="cm"> *    Bit 15 IFLX_BUSY</span>
<span class="cm"> *    Bit 14 IFLX_RWB</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_IFLX_BUSY  0x8000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_IFLX_RWB   0x4000</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x220E: IFLX Indirect Logical FIFO Low Limit &amp; Provision</span>
<span class="cm"> *    Bit 9-0 IFLX_LOLIM</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_IFLX_LOLIM  0x03FF</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_IFLX_LOLIM  0</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x220F: IFLX Indirect Logical FIFO High Limit</span>
<span class="cm"> *    Bit 9-0 IFLX_HILIM</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_IFLX_HILIM  0x03FF</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_IFLX_HILIM  0</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x2210: IFLX Indirect Full/Almost Full Status &amp; Limit</span>
<span class="cm"> *    Bit 15   IFLX_FULL</span>
<span class="cm"> *    Bit 14   IFLX_AFULL</span>
<span class="cm"> *    Bit 13-0 IFLX_AFTH</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_IFLX_FULL   0x8000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_IFLX_AFULL  0x4000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_IFLX_AFTH   0x3FFF</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_IFLX_AFTH   0</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x2211: IFLX Indirect Empty/Almost Empty Status &amp; Limit</span>
<span class="cm"> *    Bit 15   IFLX_EMPTY</span>
<span class="cm"> *    Bit 14   IFLX_AEMPTY</span>
<span class="cm"> *    Bit 13-0 IFLX_AETH</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_IFLX_EMPTY   0x8000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_IFLX_AEMPTY  0x4000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_IFLX_AETH    0x3FFF</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_IFLX_AETH    0</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x2240: PL4MOS Configuration Register</span>
<span class="cm"> *    Bit 3 PL4MOS_RE_INIT</span>
<span class="cm"> *    Bit 2 PL4MOS_EN</span>
<span class="cm"> *    Bit 1 PL4MOS_NO_STATUS</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4MOS_RE_INIT          0x0008</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4MOS_EN               0x0004</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4MOS_NO_STATUS        0x0002</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x2243: PL4MOS MaxBurst1 Register</span>
<span class="cm"> *    Bit 11-0 PL4MOS_MAX_BURST1</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4MOS_MAX_BURST1  0x0FFF</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_PL4MOS_MAX_BURST1  0</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x2244: PL4MOS MaxBurst2 Register</span>
<span class="cm"> *    Bit 11-0 PL4MOS_MAX_BURST2</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4MOS_MAX_BURST2  0x0FFF</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_PL4MOS_MAX_BURST2  0</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x2245: PL4MOS Transfer Size Register</span>
<span class="cm"> *    Bit 7-0 PL4MOS_MAX_TRANSFER</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4MOS_MAX_TRANSFER  0x00FF</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_PL4MOS_MAX_TRANSFER  0</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x2280: PL4ODP Configuration</span>
<span class="cm"> *    Bit 15-12 PL4ODP_REPEAT_T</span>
<span class="cm"> *    Bit 8     PL4ODP_SOP_RULE</span>
<span class="cm"> *    Bit 1     PL4ODP_EN_PORTS</span>
<span class="cm"> *    Bit 0     PL4ODP_EN_DFWD</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4ODP_REPEAT_T   0xF000</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_PL4ODP_REPEAT_T   12</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4ODP_SOP_RULE   0x0100</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4ODP_EN_PORTS   0x0002</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4ODP_EN_DFWD    0x0001</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x2282: PL4ODP Interrupt Mask</span>
<span class="cm"> *    Bit 0 PL4ODP_OUT_DISE</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4ODP_OUT_DISE     0x0001</span>



<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4ODP_PPE_EOPEOBE  0x0080</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4ODP_PPE_ERREOPE  0x0040</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4ODP_PPE_MEOPE    0x0008</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4ODP_PPE_MSOPE    0x0004</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4ODP_ES_OVRE      0x0002</span>


<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x2283: PL4ODP Interrupt</span>
<span class="cm"> *    Bit 0 PL4ODP_OUT_DISI</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4ODP_OUT_DISI     0x0001</span>



<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4ODP_PPE_EOPEOBI  0x0080</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4ODP_PPE_ERREOPI  0x0040</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4ODP_PPE_MEOPI    0x0008</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4ODP_PPE_MSOPI    0x0004</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4ODP_ES_OVRI      0x0002</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x2300:  PL4IO Lock Detect Status</span>
<span class="cm"> *    Bit 15 PL4IO_OUT_ROOLV</span>
<span class="cm"> *    Bit 12 PL4IO_IS_ROOLV</span>
<span class="cm"> *    Bit 11 PL4IO_DIP2_ERRV</span>
<span class="cm"> *    Bit 8  PL4IO_ID_ROOLV</span>
<span class="cm"> *    Bit 4  PL4IO_IS_DOOLV</span>
<span class="cm"> *    Bit 0  PL4IO_ID_DOOLV</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4IO_OUT_ROOLV  0x8000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4IO_IS_ROOLV   0x1000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4IO_DIP2_ERRV  0x0800</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4IO_ID_ROOLV   0x0100</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4IO_IS_DOOLV   0x0010</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4IO_ID_DOOLV   0x0001</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x2301:  PL4IO Lock Detect Change</span>
<span class="cm"> *    Bit 15 PL4IO_OUT_ROOLI</span>
<span class="cm"> *    Bit 12 PL4IO_IS_ROOLI</span>
<span class="cm"> *    Bit 11 PL4IO_DIP2_ERRI</span>
<span class="cm"> *    Bit 8  PL4IO_ID_ROOLI</span>
<span class="cm"> *    Bit 4  PL4IO_IS_DOOLI</span>
<span class="cm"> *    Bit 0  PL4IO_ID_DOOLI</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4IO_OUT_ROOLI  0x8000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4IO_IS_ROOLI   0x1000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4IO_DIP2_ERRI  0x0800</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4IO_ID_ROOLI   0x0100</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4IO_IS_DOOLI   0x0010</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4IO_ID_DOOLI   0x0001</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x2302:  PL4IO Lock Detect Mask</span>
<span class="cm"> *    Bit 15 PL4IO_OUT_ROOLE</span>
<span class="cm"> *    Bit 12 PL4IO_IS_ROOLE</span>
<span class="cm"> *    Bit 11 PL4IO_DIP2_ERRE</span>
<span class="cm"> *    Bit 8  PL4IO_ID_ROOLE</span>
<span class="cm"> *    Bit 4  PL4IO_IS_DOOLE</span>
<span class="cm"> *    Bit 0  PL4IO_ID_DOOLE</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4IO_OUT_ROOLE  0x8000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4IO_IS_ROOLE   0x1000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4IO_DIP2_ERRE  0x0800</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4IO_ID_ROOLE   0x0100</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4IO_IS_DOOLE   0x0010</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4IO_ID_DOOLE   0x0001</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x2303:  PL4IO Lock Detect Limits</span>
<span class="cm"> *    Bit 15-8 PL4IO_REF_LIMIT</span>
<span class="cm"> *    Bit 7-0  PL4IO_TRAN_LIMIT</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4IO_REF_LIMIT   0xFF00</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_PL4IO_REF_LIMIT   8</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4IO_TRAN_LIMIT  0x00FF</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_PL4IO_TRAN_LIMIT  0</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x2304:  PL4IO Calendar Repetitions</span>
<span class="cm"> *    Bit 15-8 PL4IO_IN_MUL</span>
<span class="cm"> *    Bit 7-0  PL4IO_OUT_MUL</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4IO_IN_MUL   0xFF00</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_PL4IO_IN_MUL   8</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4IO_OUT_MUL  0x00FF</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_PL4IO_OUT_MUL  0</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x2305:  PL4IO Configuration</span>
<span class="cm"> *    Bit 15  PL4IO_DIP2_ERR_CHK</span>
<span class="cm"> *    Bit 11  PL4IO_ODAT_DIS</span>
<span class="cm"> *    Bit 10  PL4IO_TRAIN_DIS</span>
<span class="cm"> *    Bit 9   PL4IO_OSTAT_DIS</span>
<span class="cm"> *    Bit 8   PL4IO_ISTAT_DIS</span>
<span class="cm"> *    Bit 7   PL4IO_NO_ISTAT</span>
<span class="cm"> *    Bit 6   PL4IO_STAT_OUTSEL</span>
<span class="cm"> *    Bit 5   PL4IO_INSEL</span>
<span class="cm"> *    Bit 4   PL4IO_DLSEL</span>
<span class="cm"> *    Bit 1-0 PL4IO_OUTSEL</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4IO_DIP2_ERR_CHK  0x8000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4IO_ODAT_DIS      0x0800</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4IO_TRAIN_DIS     0x0400</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4IO_OSTAT_DIS     0x0200</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4IO_ISTAT_DIS     0x0100</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4IO_NO_ISTAT      0x0080</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4IO_STAT_OUTSEL   0x0040</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4IO_INSEL         0x0020</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4IO_DLSEL         0x0010</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4IO_OUTSEL        0x0003</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_PL4IO_OUTSEL        0</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x3040: TXXG Configuration Register 1</span>
<span class="cm"> *    Bit 15   TXXG_TXEN0</span>
<span class="cm"> *    Bit 13   TXXG_HOSTPAUSE</span>
<span class="cm"> *    Bit 12-7 TXXG_IPGT</span>
<span class="cm"> *    Bit 5    TXXG_32BIT_ALIGN</span>
<span class="cm"> *    Bit 4    TXXG_CRCEN</span>
<span class="cm"> *    Bit 3    TXXG_FCTX</span>
<span class="cm"> *    Bit 2    TXXG_FCRX</span>
<span class="cm"> *    Bit 1    TXXG_PADEN</span>
<span class="cm"> *    Bit 0    TXXG_SPRE</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXXG_TXEN0        0x8000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXXG_HOSTPAUSE    0x2000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXXG_IPGT         0x1F80</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_TXXG_IPGT         7</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXXG_32BIT_ALIGN  0x0020</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXXG_CRCEN        0x0010</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXXG_FCTX         0x0008</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXXG_FCRX         0x0004</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXXG_PADEN        0x0002</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXXG_SPRE         0x0001</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x3041: TXXG Configuration Register 2</span>
<span class="cm"> *    Bit 7-0   TXXG_HDRSIZE</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXXG_HDRSIZE  0x00FF</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x3042: TXXG Configuration Register 3</span>
<span class="cm"> *    Bit 15 TXXG_FIFO_ERRE</span>
<span class="cm"> *    Bit 14 TXXG_FIFO_UDRE</span>
<span class="cm"> *    Bit 13 TXXG_MAX_LERRE</span>
<span class="cm"> *    Bit 12 TXXG_MIN_LERRE</span>
<span class="cm"> *    Bit 11 TXXG_XFERE</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXXG_FIFO_ERRE  0x8000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXXG_FIFO_UDRE  0x4000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXXG_MAX_LERRE  0x2000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXXG_MIN_LERRE  0x1000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXXG_XFERE      0x0800</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x3043: TXXG Interrupt</span>
<span class="cm"> *    Bit 15 TXXG_FIFO_ERRI</span>
<span class="cm"> *    Bit 14 TXXG_FIFO_UDRI</span>
<span class="cm"> *    Bit 13 TXXG_MAX_LERRI</span>
<span class="cm"> *    Bit 12 TXXG_MIN_LERRI</span>
<span class="cm"> *    Bit 11 TXXG_XFERI</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXXG_FIFO_ERRI  0x8000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXXG_FIFO_UDRI  0x4000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXXG_MAX_LERRI  0x2000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXXG_MIN_LERRI  0x1000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXXG_XFERI      0x0800</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x3044: TXXG Status Register</span>
<span class="cm"> *    Bit 1 TXXG_TXACTIVE</span>
<span class="cm"> *    Bit 0 TXXG_PAUSED</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXXG_TXACTIVE  0x0002</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXXG_PAUSED    0x0001</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x3046: TXXG TX_MINFR -  Transmit Min Frame Size Register</span>
<span class="cm"> *    Bit 7-0 TXXG_TX_MINFR</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXXG_TX_MINFR  0x00FF</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_TXXG_TX_MINFR  0</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x3052: TXXG Pause Quantum Value Configuration Register</span>
<span class="cm"> *    Bit 7-0 TXXG_FC_PAUSE_QNTM</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXXG_FC_PAUSE_QNTM  0x00FF</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_TXXG_FC_PAUSE_QNTM  0</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x3080: XTEF Control</span>
<span class="cm"> *    Bit 3-0 XTEF_FORCE_PARITY_ERR</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_XTEF_FORCE_PARITY_ERR  0x000F</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_XTEF_FORCE_PARITY_ERR  0</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x3084: XTEF Interrupt Event Register</span>
<span class="cm"> *    Bit 0 XTEF_LOST_SYNCI</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_XTEF_LOST_SYNCI  0x0001</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x3085: XTEF Interrupt Enable Register</span>
<span class="cm"> *    Bit 0 XTEF_LOST_SYNCE</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_XTEF_LOST_SYNCE  0x0001</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x3086: XTEF Visibility Register</span>
<span class="cm"> *    Bit 0 XTEF_LOST_SYNCV</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_XTEF_LOST_SYNCV  0x0001</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x30C0: TXOAM OAM Configuration</span>
<span class="cm"> *    Bit 15   TXOAM_HEC_EN</span>
<span class="cm"> *    Bit 14   TXOAM_EMPTYCODE_EN</span>
<span class="cm"> *    Bit 13   TXOAM_FORCE_IDLE</span>
<span class="cm"> *    Bit 12   TXOAM_IGNORE_IDLE</span>
<span class="cm"> *    Bit 11-6 TXOAM_PX_OVERWRITE</span>
<span class="cm"> *    Bit 5-0  TXOAM_PX_SEL</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXOAM_HEC_EN        0x8000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXOAM_EMPTYCODE_EN  0x4000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXOAM_FORCE_IDLE    0x2000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXOAM_IGNORE_IDLE   0x1000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXOAM_PX_OVERWRITE  0x0FC0</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_TXOAM_PX_OVERWRITE  6</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXOAM_PX_SEL        0x003F</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_TXOAM_PX_SEL        0</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x30C1: TXOAM Mini-Packet Rate Configuration</span>
<span class="cm"> *    Bit 15   TXOAM_MINIDIS</span>
<span class="cm"> *    Bit 14   TXOAM_BUSY</span>
<span class="cm"> *    Bit 13   TXOAM_TRANS_EN</span>
<span class="cm"> *    Bit 10-0 TXOAM_MINIRATE</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXOAM_MINIDIS   0x8000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXOAM_BUSY      0x4000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXOAM_TRANS_EN  0x2000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXOAM_MINIRATE  0x07FF</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x30C2: TXOAM Mini-Packet Gap and FIFO Configuration</span>
<span class="cm"> *    Bit 13-10 TXOAM_FTHRESH</span>
<span class="cm"> *    Bit 9-6   TXOAM_MINIPOST</span>
<span class="cm"> *    Bit 5-0   TXOAM_MINIPRE</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXOAM_FTHRESH   0x3C00</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_TXOAM_FTHRESH   10</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXOAM_MINIPOST  0x03C0</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_TXOAM_MINIPOST  6</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXOAM_MINIPRE   0x003F</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x30C6: TXOAM Interrupt Enable</span>
<span class="cm"> *    Bit 2 TXOAM_SOP_ERRE</span>
<span class="cm"> *    Bit 1 TXOAM_OFLE</span>
<span class="cm"> *    Bit 0 TXOAM_ERRE</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXOAM_SOP_ERRE    0x0004</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXOAM_OFLE        0x0002</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXOAM_ERRE        0x0001</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x30C7: TXOAM Interrupt Status</span>
<span class="cm"> *    Bit 2 TXOAM_SOP_ERRI</span>
<span class="cm"> *    Bit 1 TXOAM_OFLI</span>
<span class="cm"> *    Bit 0 TXOAM_ERRI</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXOAM_SOP_ERRI    0x0004</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXOAM_OFLI        0x0002</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXOAM_ERRI        0x0001</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x30CF: TXOAM Coset</span>
<span class="cm"> *    Bit 7-0 TXOAM_COSET</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_TXOAM_COSET  0x00FF</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x3200: EFLX Global Configuration</span>
<span class="cm"> *    Bit 15 EFLX_ERCU_EN</span>
<span class="cm"> *    Bit 7  EFLX_EN_EDSWT</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_EFLX_ERCU_EN   0x8000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_EFLX_EN_EDSWT  0x0080</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x3201: EFLX ERCU Global Status</span>
<span class="cm"> *    Bit 13 EFLX_OVF_ERR</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_EFLX_OVF_ERR  0x2000</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x3202: EFLX Indirect Channel Address</span>
<span class="cm"> *    Bit 15 EFLX_BUSY</span>
<span class="cm"> *    Bit 14 EFLX_RDWRB</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_EFLX_BUSY   0x8000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_EFLX_RDWRB  0x4000</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x3203: EFLX Indirect Logical FIFO Low Limit</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_EFLX_LOLIM                    0x03FF</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_EFLX_LOLIM                    0</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x3204: EFLX Indirect Logical FIFO High Limit</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_EFLX_HILIM                    0x03FF</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_EFLX_HILIM                    0</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x3205: EFLX Indirect Full/Almost-Full Status and Limit</span>
<span class="cm"> *    Bit 15   EFLX_FULL</span>
<span class="cm"> *    Bit 14   EFLX_AFULL</span>
<span class="cm"> *    Bit 13-0 EFLX_AFTH</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_EFLX_FULL   0x8000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_EFLX_AFULL  0x4000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_EFLX_AFTH   0x3FFF</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_EFLX_AFTH   0</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x3206: EFLX Indirect Empty/Almost-Empty Status and Limit</span>
<span class="cm"> *    Bit 15   EFLX_EMPTY</span>
<span class="cm"> *    Bit 14   EFLX_AEMPTY</span>
<span class="cm"> *    Bit 13-0 EFLX_AETH</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_EFLX_EMPTY   0x8000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_EFLX_AEMPTY  0x4000</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_EFLX_AETH    0x3FFF</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_EFLX_AETH    0</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x3207: EFLX Indirect FIFO Cut-Through Threshold</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_EFLX_CUT_THRU                 0x3FFF</span>
<span class="cp">#define SUNI1x10GEXP_BITOFF_EFLX_CUT_THRU                 0</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x320C: EFLX FIFO Overflow Error Enable</span>
<span class="cm"> *    Bit 0 EFLX_OVFE</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_EFLX_OVFE  0x0001</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x320D: EFLX FIFO Overflow Error Indication</span>
<span class="cm"> *    Bit 0 EFLX_OVFI</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_EFLX_OVFI  0x0001</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x3210: EFLX Channel Provision</span>
<span class="cm"> *    Bit 0 EFLX_PROV</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_EFLX_PROV  0x0001</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x3280: PL4IDU Configuration</span>
<span class="cm"> *    Bit 2 PL4IDU_SYNCH_ON_TRAIN</span>
<span class="cm"> *    Bit 1 PL4IDU_EN_PORTS</span>
<span class="cm"> *    Bit 0 PL4IDU_EN_DFWD</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4IDU_SYNCH_ON_TRAIN  0x0004</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4IDU_EN_PORTS        0x0002</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4IDU_EN_DFWD         0x0001</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x3282: PL4IDU Interrupt Mask</span>
<span class="cm"> *    Bit 1 PL4IDU_DIP4E</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4IDU_DIP4E       0x0002</span>

<span class="cm">/*----------------------------------------------------------------------------</span>
<span class="cm"> * Register 0x3283: PL4IDU Interrupt</span>
<span class="cm"> *    Bit 1 PL4IDU_DIP4I</span>
<span class="cm"> *----------------------------------------------------------------------------*/</span>
<span class="cp">#define SUNI1x10GEXP_BITMSK_PL4IDU_DIP4I       0x0002</span>

<span class="cp">#endif </span><span class="cm">/* _CXGB_SUNI1x10GEXP_REGS_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
