/****************************************************************************** 
 *                                                                   
 * Copyright (C) 2009 Nuova/Cisco Systems, Inc.  All rights reserved 
 *                                                                   
 * code copied from simulation team
 * file: woo_hw_sta_reg_test.h
 ******************************************************************************/ 
#ifndef _WOO_HW_STA_TEST_
#define _WOO_HW_STA_TEST_
#include "woo_woo_naxislave_define.h"
/*
 * This file cannot be included in multiple c files as it has variable 
 * definitions in it
 */

typedef struct _woo_sta_table_entry_ {
    char *descr;
    unsigned int word_addr;
    unsigned int init;
} woo_sta_reg_table_entry_t;

const woo_sta_reg_table_entry_t woo_hw_sta_reg_table[] =
{
    {"woo_misc_STA_mdio1",WOO_MISC_STA_MDIO1,WOO_MISC_STA_MDIO1_DEF},
    {"woo_misc_sta_ocdm2",WOO_MISC_STA_OCDM2,WOO_MISC_STA_OCDM2_DEF},
    {"woo_misc_jtag_id",WOO_MISC_JTAG_ID,WOO_MISC_JTAG_ID_DEF},
    {"woo_misc_TEST__EFUSE_READ_VALID",WOO_MISC_TEST__EFUSE_READ_VALID,
     WOO_MISC_TEST__EFUSE_READ_VALID_DEF},
    {"woo_misc_sta_pad",WOO_MISC_STA_PAD,WOO_MISC_STA_PAD_DEF},
    {"woo_misc_spico_gp_out",WOO_MISC_SPICO_GP_OUT,WOO_MISC_SPICO_GP_OUT_DEF},
    {"woo_misc_sta_ocdm1",WOO_MISC_STA_OCDM1,WOO_MISC_STA_OCDM1_DEF},
    {"woo_misc_rnaxi_interrupt_read",WOO_MISC_RNAXI_INTERRUPT_READ,
     WOO_MISC_RNAXI_INTERRUPT_READ_DEF},
    {"woo_misc_sta_debug",WOO_MISC_STA_DEBUG,WOO_MISC_STA_DEBUG_DEF},
    {"woo_misc_STA_mdio2",WOO_MISC_STA_MDIO2,WOO_MISC_STA_MDIO2_DEF},
    {"woo_misc_sta_ocdm0",WOO_MISC_STA_OCDM0,WOO_MISC_STA_OCDM0_DEF},
    {"woo_misc_die_id word 0",WOO_MISC_DIE_ID_00,WOO_MISC_DIE_ID_00_DEF},
    {"woo_misc_die_id word 1",WOO_MISC_DIE_ID_01,WOO_MISC_DIE_ID_01_DEF},
    {"woo_misc_die_id word 2",WOO_MISC_DIE_ID_02,WOO_MISC_DIE_ID_02_DEF},
    {"woo_misc_STA_mdio3",WOO_MISC_STA_MDIO3,WOO_MISC_STA_MDIO3_DEF},
    {"woo_misc_sta_ocdm3",WOO_MISC_STA_OCDM3,WOO_MISC_STA_OCDM3_DEF},
    {"woo_misc_sta_jpc",WOO_MISC_STA_JPC,WOO_MISC_STA_JPC_DEF},
    {"woo_misc_gpio_data_in word 0",WOO_MISC_GPIO_DATA_IN_00,
     WOO_MISC_GPIO_DATA_IN_00_DEF},
    {"woo_misc_gpio_data_in word 1",WOO_MISC_GPIO_DATA_IN_01,
     WOO_MISC_GPIO_DATA_IN_01_DEF},
    {"woo_misc_STA_mdio0",WOO_MISC_STA_MDIO0,WOO_MISC_STA_MDIO0_DEF},
    {"woo_misc_sta_spare",WOO_MISC_STA_SPARE,WOO_MISC_STA_SPARE_DEF},
    {"woo_bi_STA_tx_class_xoff",WOO_BI_STA_TX_CLASS_XOFF,
     WOO_BI_STA_TX_CLASS_XOFF_DEF},
    {"woo_bi_sta_debug",WOO_BI_STA_DEBUG,WOO_BI_STA_DEBUG_DEF},
    {"woo_bi_rnaxi_interrupt_read",WOO_BI_RNAXI_INTERRUPT_READ,
     WOO_BI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_bi_STA_rx_class_xoff",WOO_BI_STA_RX_CLASS_XOFF,
     WOO_BI_STA_RX_CLASS_XOFF_DEF},
    {"woo_bi_sta_bi_spare",WOO_BI_STA_BI_SPARE,
     WOO_BI_STA_BI_SPARE_DEF},
    {"woo_bi_sta_gbe",WOO_BI_STA_GBE,WOO_BI_STA_GBE_DEF},
    {"woo_bi_gbe_STA",WOO_BI_GBE_STA,WOO_BI_GBE_STA_DEF},
    {"woo_bi_gbe_STA_mii",WOO_BI_GBE_STA_MII,WOO_BI_GBE_STA_MII_DEF},
    {"woo_ci_sta_debug",WOO_CI_STA_DEBUG,WOO_CI_STA_DEBUG_DEF},
    {"woo_ci_sta_rx_tstamp_1588",WOO_CI_STA_RX_TSTAMP_1588,
     WOO_CI_STA_RX_TSTAMP_1588_DEF},
    {"woo_ci_gbe_STA",WOO_CI_GBE_STA,WOO_CI_GBE_STA_DEF},
    {"woo_ci_sta_mbist",WOO_CI_STA_MBIST,WOO_CI_STA_MBIST_DEF},
    {"woo_ci_sta_tx_runt_pkt_size",WOO_CI_STA_TX_RUNT_PKT_SIZE,
     WOO_CI_STA_TX_RUNT_PKT_SIZE_DEF},
    {"woo_ci_sta_gbe",WOO_CI_STA_GBE,WOO_CI_STA_GBE_DEF},
    {"woo_ci_sta_ecc_addr",WOO_CI_STA_ECC_ADDR,WOO_CI_STA_ECC_ADDR_DEF},
    {"woo_ci_STA_rx_class_xoff",WOO_CI_STA_RX_CLASS_XOFF,WOO_CI_STA_RX_CLASS_XOFF_DEF},
    {"woo_ci_sta_rx_runt_pkt_size",WOO_CI_STA_RX_RUNT_PKT_SIZE,WOO_CI_STA_RX_RUNT_PKT_SIZE_DEF},
    {"woo_ci_sta_ci_spare",WOO_CI_STA_CI_SPARE,WOO_CI_STA_CI_SPARE_DEF},
    {"woo_ci_STA_tx_class_xoff",WOO_CI_STA_TX_CLASS_XOFF,WOO_CI_STA_TX_CLASS_XOFF_DEF},
    {"woo_ci_gbe_STA_mii",WOO_CI_GBE_STA_MII,WOO_CI_GBE_STA_MII_DEF},
    {"woo_pc_STA_n2r7_latch_addr",WOO_PC_STA_N2R7_LATCH_ADDR,WOO_PC_STA_N2R7_LATCH_ADDR_DEF},
    {"woo_pc_STA_n2r3_latch_addr",WOO_PC_STA_N2R3_LATCH_ADDR,WOO_PC_STA_N2R3_LATCH_ADDR_DEF},
    {"woo_pc_STA_n2r6_latch_addr",WOO_PC_STA_N2R6_LATCH_ADDR,WOO_PC_STA_N2R6_LATCH_ADDR_DEF},
    {"woo_pc_STA_n2r2_latch_addr",WOO_PC_STA_N2R2_LATCH_ADDR,WOO_PC_STA_N2R2_LATCH_ADDR_DEF},
    {"woo_pc_sta_pcie_status word 0",WOO_PC_STA_PCIE_STATUS_00,WOO_PC_STA_PCIE_STATUS_00_DEF},
    {"woo_pc_sta_pcie_status word 1",WOO_PC_STA_PCIE_STATUS_01,WOO_PC_STA_PCIE_STATUS_01_DEF},
    {"woo_pc_STA_n2r1_latch_addr",WOO_PC_STA_N2R1_LATCH_ADDR,WOO_PC_STA_N2R1_LATCH_ADDR_DEF},
    {"woo_pc_STA_n2r4_latch_addr",WOO_PC_STA_N2R4_LATCH_ADDR,WOO_PC_STA_N2R4_LATCH_ADDR_DEF},
    {"woo_pc_sta_debug",WOO_PC_STA_DEBUG,WOO_PC_STA_DEBUG_DEF},
    {"woo_pc_STA_n2r0_latch_addr",WOO_PC_STA_N2R0_LATCH_ADDR,WOO_PC_STA_N2R0_LATCH_ADDR_DEF},
    {"woo_pc_STA_n2r5_latch_addr",WOO_PC_STA_N2R5_LATCH_ADDR,WOO_PC_STA_N2R5_LATCH_ADDR_DEF},
    {"woo_rs_edma_channel_rdy5",WOO_RS_EDMA_CHANNEL_RDY5,WOO_RS_EDMA_CHANNEL_RDY5_DEF},
    {"woo_rs_edma_desc_int0",WOO_RS_EDMA_DESC_INT0,WOO_RS_EDMA_DESC_INT0_DEF},
    {"woo_rs_edma_info",WOO_RS_EDMA_INFO,WOO_RS_EDMA_INFO_DEF},
    {"woo_rs_edma_desc_int1",WOO_RS_EDMA_DESC_INT1,WOO_RS_EDMA_DESC_INT1_DEF},
    {"woo_rs_edma_desc_saddr0 word 0",WOO_RS_EDMA_DESC_SADDR0_00,WOO_RS_EDMA_DESC_SADDR0_00_DEF},
    {"woo_rs_edma_desc_saddr0 word 1",WOO_RS_EDMA_DESC_SADDR0_01,WOO_RS_EDMA_DESC_SADDR0_01_DEF},
    {"woo_rs_edma_desc_dinc4",WOO_RS_EDMA_DESC_DINC4,WOO_RS_EDMA_DESC_DINC4_DEF},
    {"woo_rs_edma_desc_saddr6 word 0",WOO_RS_EDMA_DESC_SADDR6_00,WOO_RS_EDMA_DESC_SADDR6_00_DEF},
    {"woo_rs_edma_desc_saddr6 word 1",WOO_RS_EDMA_DESC_SADDR6_01,WOO_RS_EDMA_DESC_SADDR6_01_DEF},
    {"woo_rs_edma_rxfifo_eop4",WOO_RS_EDMA_RXFIFO_EOP4,WOO_RS_EDMA_RXFIFO_EOP4_DEF},
    {"woo_rs_edma_pending_reads0",WOO_RS_EDMA_PENDING_READS0,WOO_RS_EDMA_PENDING_READS0_DEF},
    {"woo_rs_edma_desc_xfer_size6",WOO_RS_EDMA_DESC_XFER_SIZE6,WOO_RS_EDMA_DESC_XFER_SIZE6_DEF},
    {"woo_rs_edma_desc_daddr1 word 0",WOO_RS_EDMA_DESC_DADDR1_00,WOO_RS_EDMA_DESC_DADDR1_00_DEF},
    {"woo_rs_edma_desc_daddr1 word 1",WOO_RS_EDMA_DESC_DADDR1_01,WOO_RS_EDMA_DESC_DADDR1_01_DEF},
    {"woo_rs_edma_desc_xfer_size1",WOO_RS_EDMA_DESC_XFER_SIZE1,WOO_RS_EDMA_DESC_XFER_SIZE1_DEF},
    {"woo_rs_edma_desc_offset1",WOO_RS_EDMA_DESC_OFFSET1,WOO_RS_EDMA_DESC_OFFSET1_DEF},
    {"woo_rs_edma_desc_sinc5",WOO_RS_EDMA_DESC_SINC5,WOO_RS_EDMA_DESC_SINC5_DEF},
    {"woo_rs_edma_desc_saddr1 word 0",WOO_RS_EDMA_DESC_SADDR1_00,WOO_RS_EDMA_DESC_SADDR1_00_DEF},
    {"woo_rs_edma_desc_saddr1 word 1",WOO_RS_EDMA_DESC_SADDR1_01,WOO_RS_EDMA_DESC_SADDR1_01_DEF},
    {"woo_rs_edma_rxfifo_eop3",WOO_RS_EDMA_RXFIFO_EOP3,WOO_RS_EDMA_RXFIFO_EOP3_DEF},
    {"woo_rs_edma_desc_sinc7",WOO_RS_EDMA_DESC_SINC7,WOO_RS_EDMA_DESC_SINC7_DEF},
    {"woo_rs_edma_desc_saddr4 word 0",WOO_RS_EDMA_DESC_SADDR4_00,WOO_RS_EDMA_DESC_SADDR4_00_DEF},
    {"woo_rs_edma_desc_saddr4 word 1",WOO_RS_EDMA_DESC_SADDR4_01,WOO_RS_EDMA_DESC_SADDR4_01_DEF},
    {"woo_rs_edma_desc_xfer_size7",WOO_RS_EDMA_DESC_XFER_SIZE7,WOO_RS_EDMA_DESC_XFER_SIZE7_DEF},
    {"woo_rs_edma_desc_int4",WOO_RS_EDMA_DESC_INT4,WOO_RS_EDMA_DESC_INT4_DEF},
    {"woo_rs_edma_desc_offset5",WOO_RS_EDMA_DESC_OFFSET5,WOO_RS_EDMA_DESC_OFFSET5_DEF},
    {"woo_rs_edma_desc_daddr5 word 0",WOO_RS_EDMA_DESC_DADDR5_00,WOO_RS_EDMA_DESC_DADDR5_00_DEF},
    {"woo_rs_edma_desc_daddr5 word 1",WOO_RS_EDMA_DESC_DADDR5_01,WOO_RS_EDMA_DESC_DADDR5_01_DEF},
    {"woo_rs_edma_desc_offset0",WOO_RS_EDMA_DESC_OFFSET0,WOO_RS_EDMA_DESC_OFFSET0_DEF},
    {"woo_rs_edma_channel_rdy0",WOO_RS_EDMA_CHANNEL_RDY0,WOO_RS_EDMA_CHANNEL_RDY0_DEF},
    {"woo_rs_edma_desc_sinc0",WOO_RS_EDMA_DESC_SINC0,WOO_RS_EDMA_DESC_SINC0_DEF},
    {"woo_rs_edma_desc_xfer_size5",WOO_RS_EDMA_DESC_XFER_SIZE5,WOO_RS_EDMA_DESC_XFER_SIZE5_DEF},
    {"woo_rs_edma_desc_dinc0",WOO_RS_EDMA_DESC_DINC0,WOO_RS_EDMA_DESC_DINC0_DEF},
    {"woo_rs_edma_channel_rdy2",WOO_RS_EDMA_CHANNEL_RDY2,WOO_RS_EDMA_CHANNEL_RDY2_DEF},
    {"woo_rs_edma_pending_reads5",WOO_RS_EDMA_PENDING_READS5,WOO_RS_EDMA_PENDING_READS5_DEF},
    {"woo_rs_edma_fsm",WOO_RS_EDMA_FSM,WOO_RS_EDMA_FSM_DEF},
    {"woo_rs_edma_desc_saddr2 word 0",WOO_RS_EDMA_DESC_SADDR2_00,WOO_RS_EDMA_DESC_SADDR2_00_DEF},
    {"woo_rs_edma_desc_saddr2 word 1",WOO_RS_EDMA_DESC_SADDR2_01,WOO_RS_EDMA_DESC_SADDR2_01_DEF},
    {"woo_rs_edma_desc_int7",WOO_RS_EDMA_DESC_INT7,WOO_RS_EDMA_DESC_INT7_DEF},
    {"woo_rs_edma_channel_rdy7",WOO_RS_EDMA_CHANNEL_RDY7,WOO_RS_EDMA_CHANNEL_RDY7_DEF},
    {"woo_rs_edma_pending_reads1",WOO_RS_EDMA_PENDING_READS1,WOO_RS_EDMA_PENDING_READS1_DEF},
    {"woo_rs_edma_channel_rdy6",WOO_RS_EDMA_CHANNEL_RDY6,WOO_RS_EDMA_CHANNEL_RDY6_DEF},
    {"woo_rs_edma_pending_reads6",WOO_RS_EDMA_PENDING_READS6,WOO_RS_EDMA_PENDING_READS6_DEF},
    {"woo_rs_edma_rxfifo_eop2",WOO_RS_EDMA_RXFIFO_EOP2,WOO_RS_EDMA_RXFIFO_EOP2_DEF},
    {"woo_rs_edma_desc_int3",WOO_RS_EDMA_DESC_INT3,WOO_RS_EDMA_DESC_INT3_DEF},
    {"woo_rs_edma_rxfifo_eop5",WOO_RS_EDMA_RXFIFO_EOP5,WOO_RS_EDMA_RXFIFO_EOP5_DEF},
    {"woo_rs_edma_desc_sinc1",WOO_RS_EDMA_DESC_SINC1,WOO_RS_EDMA_DESC_SINC1_DEF},
    {"woo_rs_edma_desc_xfer_size2",WOO_RS_EDMA_DESC_XFER_SIZE2,WOO_RS_EDMA_DESC_XFER_SIZE2_DEF},
    {"woo_rs_edma_desc_offset6",WOO_RS_EDMA_DESC_OFFSET6,WOO_RS_EDMA_DESC_OFFSET6_DEF},
    {"woo_rs_edma_desc_daddr2 word 0",WOO_RS_EDMA_DESC_DADDR2_00,WOO_RS_EDMA_DESC_DADDR2_00_DEF},
    {"woo_rs_edma_desc_daddr2 word 1",WOO_RS_EDMA_DESC_DADDR2_01,WOO_RS_EDMA_DESC_DADDR2_01_DEF},
    {"woo_rs_edma_channel_rdy1",WOO_RS_EDMA_CHANNEL_RDY1,WOO_RS_EDMA_CHANNEL_RDY1_DEF},
    {"woo_rs_edma_desc_daddr3 word 0",WOO_RS_EDMA_DESC_DADDR3_00,WOO_RS_EDMA_DESC_DADDR3_00_DEF},
    {"woo_rs_edma_desc_daddr3 word 1",WOO_RS_EDMA_DESC_DADDR3_01,WOO_RS_EDMA_DESC_DADDR3_01_DEF},
    {"woo_rs_edma_desc_int6",WOO_RS_EDMA_DESC_INT6,WOO_RS_EDMA_DESC_INT6_DEF},
    {"woo_rs_edma_desc_xfer_size4",WOO_RS_EDMA_DESC_XFER_SIZE4,WOO_RS_EDMA_DESC_XFER_SIZE4_DEF},
    {"woo_rs_edma_desc_dinc7",WOO_RS_EDMA_DESC_DINC7,WOO_RS_EDMA_DESC_DINC7_DEF},
    {"woo_rs_edma_desc_dinc6",WOO_RS_EDMA_DESC_DINC6,WOO_RS_EDMA_DESC_DINC6_DEF},
    {"woo_rs_edma_pending_reads2",WOO_RS_EDMA_PENDING_READS2,WOO_RS_EDMA_PENDING_READS2_DEF},
    {"woo_rs_edma_desc_offset3",WOO_RS_EDMA_DESC_OFFSET3,WOO_RS_EDMA_DESC_OFFSET3_DEF},
    {"woo_rs_edma_desc_daddr6 word 0",WOO_RS_EDMA_DESC_DADDR6_00,WOO_RS_EDMA_DESC_DADDR6_00_DEF},
    {"woo_rs_edma_desc_daddr6 word 1",WOO_RS_EDMA_DESC_DADDR6_01,WOO_RS_EDMA_DESC_DADDR6_01_DEF},
    {"woo_rs_edma_desc_offset7",WOO_RS_EDMA_DESC_OFFSET7,WOO_RS_EDMA_DESC_OFFSET7_DEF},
    {"woo_rs_edma_desc_offset2",WOO_RS_EDMA_DESC_OFFSET2,WOO_RS_EDMA_DESC_OFFSET2_DEF},
    {"woo_rs_edma_desc_daddr7 word 0",WOO_RS_EDMA_DESC_DADDR7_00,WOO_RS_EDMA_DESC_DADDR7_00_DEF},
    {"woo_rs_edma_desc_daddr7 word 1",WOO_RS_EDMA_DESC_DADDR7_01,WOO_RS_EDMA_DESC_DADDR7_01_DEF},
    {"woo_rs_edma_desc_saddr7 word 0",WOO_RS_EDMA_DESC_SADDR7_00,WOO_RS_EDMA_DESC_SADDR7_00_DEF},
    {"woo_rs_edma_desc_saddr7 word 1",WOO_RS_EDMA_DESC_SADDR7_01,WOO_RS_EDMA_DESC_SADDR7_01_DEF},
    {"woo_rs_edma_desc_xfer_size3",WOO_RS_EDMA_DESC_XFER_SIZE3,WOO_RS_EDMA_DESC_XFER_SIZE3_DEF},
    {"woo_rs_edma_desc_dinc3",WOO_RS_EDMA_DESC_DINC3,WOO_RS_EDMA_DESC_DINC3_DEF},
    {"woo_rs_edma_desc_sinc2",WOO_RS_EDMA_DESC_SINC2,WOO_RS_EDMA_DESC_SINC2_DEF},
    {"woo_rs_edma_desc_dinc2",WOO_RS_EDMA_DESC_DINC2,WOO_RS_EDMA_DESC_DINC2_DEF},
    {"woo_rs_edma_desc_int2",WOO_RS_EDMA_DESC_INT2,WOO_RS_EDMA_DESC_INT2_DEF},
    {"woo_rs_edma_channel_rdy3",WOO_RS_EDMA_CHANNEL_RDY3,WOO_RS_EDMA_CHANNEL_RDY3_DEF},
    {"woo_rs_edma_rxfifo_eop1",WOO_RS_EDMA_RXFIFO_EOP1,WOO_RS_EDMA_RXFIFO_EOP1_DEF},
    {"woo_rs_edma_pending_reads7",WOO_RS_EDMA_PENDING_READS7,WOO_RS_EDMA_PENDING_READS7_DEF},
    {"woo_rs_edma_rxfifo_eop6",WOO_RS_EDMA_RXFIFO_EOP6,WOO_RS_EDMA_RXFIFO_EOP6_DEF},
    {"woo_rs_edma_desc_sinc4",WOO_RS_EDMA_DESC_SINC4,WOO_RS_EDMA_DESC_SINC4_DEF},
    {"woo_rs_edma_desc_daddr0 word 0",WOO_RS_EDMA_DESC_DADDR0_00,WOO_RS_EDMA_DESC_DADDR0_00_DEF},
    {"woo_rs_edma_desc_daddr0 word 1",WOO_RS_EDMA_DESC_DADDR0_01,WOO_RS_EDMA_DESC_DADDR0_01_DEF},
    {"woo_rs_edma_desc_int5",WOO_RS_EDMA_DESC_INT5,WOO_RS_EDMA_DESC_INT5_DEF},
    {"woo_rs_edma_desc_saddr5 word 0",WOO_RS_EDMA_DESC_SADDR5_00,WOO_RS_EDMA_DESC_SADDR5_00_DEF},
    {"woo_rs_edma_desc_saddr5 word 1",WOO_RS_EDMA_DESC_SADDR5_01,WOO_RS_EDMA_DESC_SADDR5_01_DEF},
    {"woo_rs_edma_channel_rdy4",WOO_RS_EDMA_CHANNEL_RDY4,WOO_RS_EDMA_CHANNEL_RDY4_DEF},
    {"woo_rs_edma_pending_reads3",WOO_RS_EDMA_PENDING_READS3,WOO_RS_EDMA_PENDING_READS3_DEF},
    {"woo_rs_edma_desc_offset4",WOO_RS_EDMA_DESC_OFFSET4,WOO_RS_EDMA_DESC_OFFSET4_DEF},
    {"woo_rs_edma_desc_dinc5",WOO_RS_EDMA_DESC_DINC5,WOO_RS_EDMA_DESC_DINC5_DEF},
    {"woo_rs_edma_desc_xfer_size0",WOO_RS_EDMA_DESC_XFER_SIZE0,WOO_RS_EDMA_DESC_XFER_SIZE0_DEF},
    {"woo_rs_edma_desc_dinc1",WOO_RS_EDMA_DESC_DINC1,WOO_RS_EDMA_DESC_DINC1_DEF},
    {"woo_rs_edma_desc_sinc3",WOO_RS_EDMA_DESC_SINC3,WOO_RS_EDMA_DESC_SINC3_DEF},
    {"woo_rs_edma_desc_daddr4 word 0",WOO_RS_EDMA_DESC_DADDR4_00,WOO_RS_EDMA_DESC_DADDR4_00_DEF},
    {"woo_rs_edma_desc_daddr4 word 1",WOO_RS_EDMA_DESC_DADDR4_01,WOO_RS_EDMA_DESC_DADDR4_01_DEF},
    {"woo_rs_edma_desc_saddr3 word 0",WOO_RS_EDMA_DESC_SADDR3_00,WOO_RS_EDMA_DESC_SADDR3_00_DEF},
    {"woo_rs_edma_desc_saddr3 word 1",WOO_RS_EDMA_DESC_SADDR3_01,WOO_RS_EDMA_DESC_SADDR3_01_DEF},
    {"woo_rs_edma_rxfifo_eop7",WOO_RS_EDMA_RXFIFO_EOP7,WOO_RS_EDMA_RXFIFO_EOP7_DEF},
    {"woo_rs_edma_pending_reads4",WOO_RS_EDMA_PENDING_READS4,WOO_RS_EDMA_PENDING_READS4_DEF},
    {"woo_rs_edma_desc_sinc6",WOO_RS_EDMA_DESC_SINC6,WOO_RS_EDMA_DESC_SINC6_DEF},
    {"woo_rs_edma_rxfifo_eop0",WOO_RS_EDMA_RXFIFO_EOP0,WOO_RS_EDMA_RXFIFO_EOP0_DEF},
    {"woo_rs_pcie_STA_int_vec_pnd",WOO_RS_PCIE_STA_INT_VEC_PND,WOO_RS_PCIE_STA_INT_VEC_PND_DEF},
    {"woo_rs_pcie_STA_int_src25",WOO_RS_PCIE_STA_INT_SRC25,WOO_RS_PCIE_STA_INT_SRC25_DEF},
    {"woo_rs_pcie_sta_spare15",WOO_RS_PCIE_STA_SPARE15,WOO_RS_PCIE_STA_SPARE15_DEF},
    {"woo_rs_pcie_STA_int_src31",WOO_RS_PCIE_STA_INT_SRC31,WOO_RS_PCIE_STA_INT_SRC31_DEF},
    {"woo_rs_pcie_STA_int_src4",WOO_RS_PCIE_STA_INT_SRC4,WOO_RS_PCIE_STA_INT_SRC4_DEF},
    {"woo_rs_pcie_sta_spare7",WOO_RS_PCIE_STA_SPARE7,WOO_RS_PCIE_STA_SPARE7_DEF},
    {"woo_rs_pcie_STA_int_vec_sta",WOO_RS_PCIE_STA_INT_VEC_STA,WOO_RS_PCIE_STA_INT_VEC_STA_DEF},
    {"woo_rs_pcie_STA_int_src12",WOO_RS_PCIE_STA_INT_SRC12,WOO_RS_PCIE_STA_INT_SRC12_DEF},
    {"woo_rs_pcie_STA_jtag_drv",WOO_RS_PCIE_STA_JTAG_DRV,WOO_RS_PCIE_STA_JTAG_DRV_DEF},
    {"woo_rs_pcie_STA_int_src20",WOO_RS_PCIE_STA_INT_SRC20,WOO_RS_PCIE_STA_INT_SRC20_DEF},
    {"woo_rs_pcie_sta_spare2",WOO_RS_PCIE_STA_SPARE2,WOO_RS_PCIE_STA_SPARE2_DEF},
    {"woo_rs_pcie_sta_spare11",WOO_RS_PCIE_STA_SPARE11,WOO_RS_PCIE_STA_SPARE11_DEF},
    {"woo_rs_pcie_STA_int_src28",WOO_RS_PCIE_STA_INT_SRC28,WOO_RS_PCIE_STA_INT_SRC28_DEF},
    {"woo_rs_pcie_STA_naxi_la_dreq_state",WOO_RS_PCIE_STA_NAXI_LA_DREQ_STATE,WOO_RS_PCIE_STA_NAXI_LA_DREQ_STATE_DEF},
    {"woo_rs_pcie_STA_int_src16",WOO_RS_PCIE_STA_INT_SRC16,WOO_RS_PCIE_STA_INT_SRC16_DEF},
    {"woo_rs_pcie_STA_int_src13",WOO_RS_PCIE_STA_INT_SRC13,WOO_RS_PCIE_STA_INT_SRC13_DEF},
    {"woo_rs_pcie_STA_int_src8",WOO_RS_PCIE_STA_INT_SRC8,WOO_RS_PCIE_STA_INT_SRC8_DEF},
    {"woo_rs_pcie_STA_naxi_la_creq_fifo_head word 0",WOO_RS_PCIE_STA_NAXI_LA_CREQ_FIFO_HEAD_00,WOO_RS_PCIE_STA_NAXI_LA_CREQ_FIFO_HEAD_00_DEF},
    {"woo_rs_pcie_STA_naxi_la_creq_fifo_head word 1",WOO_RS_PCIE_STA_NAXI_LA_CREQ_FIFO_HEAD_01,WOO_RS_PCIE_STA_NAXI_LA_CREQ_FIFO_HEAD_01_DEF},
    {"woo_rs_pcie_STA_naxi_la_creq_fifo_head word 2",WOO_RS_PCIE_STA_NAXI_LA_CREQ_FIFO_HEAD_02,WOO_RS_PCIE_STA_NAXI_LA_CREQ_FIFO_HEAD_02_DEF},
    {"woo_rs_pcie_STA_err_cnt_data",WOO_RS_PCIE_STA_ERR_CNT_DATA,WOO_RS_PCIE_STA_ERR_CNT_DATA_DEF},
    {"woo_rs_pcie_sta_spare6",WOO_RS_PCIE_STA_SPARE6,WOO_RS_PCIE_STA_SPARE6_DEF},
    {"woo_rs_pcie_STA_int_src3",WOO_RS_PCIE_STA_INT_SRC3,WOO_RS_PCIE_STA_INT_SRC3_DEF},
    {"woo_rs_pcie_STA_naxi_la_rreq_cnt word 0",WOO_RS_PCIE_STA_NAXI_LA_RREQ_CNT_00,WOO_RS_PCIE_STA_NAXI_LA_RREQ_CNT_00_DEF},
    {"woo_rs_pcie_STA_naxi_la_rreq_cnt word 1",WOO_RS_PCIE_STA_NAXI_LA_RREQ_CNT_01,WOO_RS_PCIE_STA_NAXI_LA_RREQ_CNT_01_DEF},
    {"woo_rs_pcie_sta_spare8",WOO_RS_PCIE_STA_SPARE8,WOO_RS_PCIE_STA_SPARE8_DEF},
    {"woo_rs_pcie_STA_int_src6",WOO_RS_PCIE_STA_INT_SRC6,WOO_RS_PCIE_STA_INT_SRC6_DEF},
    {"woo_rs_pcie_STA_int_src17",WOO_RS_PCIE_STA_INT_SRC17,WOO_RS_PCIE_STA_INT_SRC17_DEF},
    {"woo_rs_pcie_sta_spare3",WOO_RS_PCIE_STA_SPARE3,WOO_RS_PCIE_STA_SPARE3_DEF},
    {"woo_rs_pcie_sta_spare14",WOO_RS_PCIE_STA_SPARE14,WOO_RS_PCIE_STA_SPARE14_DEF},
    {"woo_rs_pcie_STA_int_src26",WOO_RS_PCIE_STA_INT_SRC26,WOO_RS_PCIE_STA_INT_SRC26_DEF},
    {"woo_rs_pcie_sta_spare10",WOO_RS_PCIE_STA_SPARE10,WOO_RS_PCIE_STA_SPARE10_DEF},
    {"woo_rs_pcie_STA_int_src29",WOO_RS_PCIE_STA_INT_SRC29,WOO_RS_PCIE_STA_INT_SRC29_DEF},
    {"woo_rs_pcie_STA_i2c_drv",WOO_RS_PCIE_STA_I2C_DRV,WOO_RS_PCIE_STA_I2C_DRV_DEF},
    {"woo_rs_pcie_STA_pcie_cfg_data",WOO_RS_PCIE_STA_PCIE_CFG_DATA,WOO_RS_PCIE_STA_PCIE_CFG_DATA_DEF},
    {"woo_rs_pcie_STA_int_src7",WOO_RS_PCIE_STA_INT_SRC7,WOO_RS_PCIE_STA_INT_SRC7_DEF},
    {"woo_rs_pcie_STA_int_src19",WOO_RS_PCIE_STA_INT_SRC19,WOO_RS_PCIE_STA_INT_SRC19_DEF},
    {"woo_rs_pcie_STA_int_src14",WOO_RS_PCIE_STA_INT_SRC14,WOO_RS_PCIE_STA_INT_SRC14_DEF},
    {"woo_rs_pcie_STA_err_cnt_op",WOO_RS_PCIE_STA_ERR_CNT_OP,WOO_RS_PCIE_STA_ERR_CNT_OP_DEF},
    {"woo_rs_pcie_STA_pcie_cfg_op",WOO_RS_PCIE_STA_PCIE_CFG_OP,WOO_RS_PCIE_STA_PCIE_CFG_OP_DEF},
    {"woo_rs_pcie_sta_spare0",WOO_RS_PCIE_STA_SPARE0,WOO_RS_PCIE_STA_SPARE0_DEF},
    {"woo_rs_pcie_STA_int_src27",WOO_RS_PCIE_STA_INT_SRC27,WOO_RS_PCIE_STA_INT_SRC27_DEF},
    {"woo_rs_pcie_STA_naxi_la_rreq_state",WOO_RS_PCIE_STA_NAXI_LA_RREQ_STATE,WOO_RS_PCIE_STA_NAXI_LA_RREQ_STATE_DEF},
    {"woo_rs_pcie_STA_naxi_la_creq_cnt",WOO_RS_PCIE_STA_NAXI_LA_CREQ_CNT,WOO_RS_PCIE_STA_NAXI_LA_CREQ_CNT_DEF},
    {"woo_rs_pcie_sta_spare9",WOO_RS_PCIE_STA_SPARE9,WOO_RS_PCIE_STA_SPARE9_DEF},
    {"woo_rs_pcie_STA_mac",WOO_RS_PCIE_STA_MAC,WOO_RS_PCIE_STA_MAC_DEF},
    {"woo_rs_pcie_STA_ini",WOO_RS_PCIE_STA_INI,WOO_RS_PCIE_STA_INI_DEF},
    {"woo_rs_pcie_STA_int_src18",WOO_RS_PCIE_STA_INT_SRC18,WOO_RS_PCIE_STA_INT_SRC18_DEF},
    {"woo_rs_pcie_STA_naxi_la_dreq_fifo_head word 0",WOO_RS_PCIE_STA_NAXI_LA_DREQ_FIFO_HEAD_00,WOO_RS_PCIE_STA_NAXI_LA_DREQ_FIFO_HEAD_00_DEF},
    {"woo_rs_pcie_STA_naxi_la_dreq_fifo_head word 1",WOO_RS_PCIE_STA_NAXI_LA_DREQ_FIFO_HEAD_01,WOO_RS_PCIE_STA_NAXI_LA_DREQ_FIFO_HEAD_01_DEF},
    {"woo_rs_pcie_STA_int_src2",WOO_RS_PCIE_STA_INT_SRC2,WOO_RS_PCIE_STA_INT_SRC2_DEF},
    {"woo_rs_pcie_sta_spare4",WOO_RS_PCIE_STA_SPARE4,WOO_RS_PCIE_STA_SPARE4_DEF},
    {"woo_rs_pcie_STA_int_src9",WOO_RS_PCIE_STA_INT_SRC9,WOO_RS_PCIE_STA_INT_SRC9_DEF},
    {"woo_rs_pcie_STA_int_src_pnd",WOO_RS_PCIE_STA_INT_SRC_PND,WOO_RS_PCIE_STA_INT_SRC_PND_DEF},
    {"woo_rs_pcie_STA_phy_serdes",WOO_RS_PCIE_STA_PHY_SERDES,WOO_RS_PCIE_STA_PHY_SERDES_DEF},
    {"woo_rs_pcie_STA_int_src21",WOO_RS_PCIE_STA_INT_SRC21,WOO_RS_PCIE_STA_INT_SRC21_DEF},
    {"woo_rs_pcie_STA_naxi_la_dreq_cnt word 0",WOO_RS_PCIE_STA_NAXI_LA_DREQ_CNT_00,WOO_RS_PCIE_STA_NAXI_LA_DREQ_CNT_00_DEF},
    {"woo_rs_pcie_STA_naxi_la_dreq_cnt word 1",WOO_RS_PCIE_STA_NAXI_LA_DREQ_CNT_01,WOO_RS_PCIE_STA_NAXI_LA_DREQ_CNT_01_DEF},
    {"woo_rs_pcie_sta_spare13",WOO_RS_PCIE_STA_SPARE13,WOO_RS_PCIE_STA_SPARE13_DEF},
    {"woo_rs_pcie_STA_int_src23",WOO_RS_PCIE_STA_INT_SRC23,WOO_RS_PCIE_STA_INT_SRC23_DEF},
    {"woo_rs_pcie_sta_spare1",WOO_RS_PCIE_STA_SPARE1,WOO_RS_PCIE_STA_SPARE1_DEF},
    {"woo_rs_pcie_STA_int_src24",WOO_RS_PCIE_STA_INT_SRC24,WOO_RS_PCIE_STA_INT_SRC24_DEF},
    {"woo_rs_pcie_STA_int_src11",WOO_RS_PCIE_STA_INT_SRC11,WOO_RS_PCIE_STA_INT_SRC11_DEF},
    {"woo_rs_pcie_STA_int_src30",WOO_RS_PCIE_STA_INT_SRC30,WOO_RS_PCIE_STA_INT_SRC30_DEF},
    {"woo_rs_pcie_STA_tar",WOO_RS_PCIE_STA_TAR,WOO_RS_PCIE_STA_TAR_DEF},
    {"woo_rs_pcie_STA_naxi_la_rreq_fifo_head word 0",WOO_RS_PCIE_STA_NAXI_LA_RREQ_FIFO_HEAD_00,WOO_RS_PCIE_STA_NAXI_LA_RREQ_FIFO_HEAD_00_DEF},
    {"woo_rs_pcie_STA_naxi_la_rreq_fifo_head word 1",WOO_RS_PCIE_STA_NAXI_LA_RREQ_FIFO_HEAD_01,WOO_RS_PCIE_STA_NAXI_LA_RREQ_FIFO_HEAD_01_DEF},
    {"woo_rs_pcie_STA_int_src1",WOO_RS_PCIE_STA_INT_SRC1,WOO_RS_PCIE_STA_INT_SRC1_DEF},
    {"woo_rs_pcie_STA_int_src10",WOO_RS_PCIE_STA_INT_SRC10,WOO_RS_PCIE_STA_INT_SRC10_DEF},
    {"woo_rs_pcie_STA_int_src15",WOO_RS_PCIE_STA_INT_SRC15,WOO_RS_PCIE_STA_INT_SRC15_DEF},
    {"woo_rs_pcie_sta_spare12",WOO_RS_PCIE_STA_SPARE12,WOO_RS_PCIE_STA_SPARE12_DEF},
    {"woo_rs_pcie_STA_int_src22",WOO_RS_PCIE_STA_INT_SRC22,WOO_RS_PCIE_STA_INT_SRC22_DEF},
    {"woo_rs_pcie_STA_int_src5",WOO_RS_PCIE_STA_INT_SRC5,WOO_RS_PCIE_STA_INT_SRC5_DEF},
    {"woo_rs_pcie_STA_rst",WOO_RS_PCIE_STA_RST,WOO_RS_PCIE_STA_RST_DEF},
    {"woo_rs_pcie_sta_spare5",WOO_RS_PCIE_STA_SPARE5,WOO_RS_PCIE_STA_SPARE5_DEF},
    {"woo_rs_pcie_STA_int_src_sta",WOO_RS_PCIE_STA_INT_SRC_STA,WOO_RS_PCIE_STA_INT_SRC_STA_DEF},
    {"woo_rs_pcie_STA_int_src0",WOO_RS_PCIE_STA_INT_SRC0,WOO_RS_PCIE_STA_INT_SRC0_DEF},
    {"woo_rs_pcie_STA_naxi_la_creq_state",WOO_RS_PCIE_STA_NAXI_LA_CREQ_STATE,WOO_RS_PCIE_STA_NAXI_LA_CREQ_STATE_DEF},
    {"woo_hi_sta_arf_mbist",WOO_HI0_STA_ARF_MBIST,WOO_HI_STA_ARF_MBIST_DEF},
    {"woo_hi_sta_spare",WOO_HI0_STA_SPARE,WOO_HI_STA_SPARE_DEF},
    {"woo_hi_sta_xgmii_status",WOO_HI0_STA_XGMII_STATUS,WOO_HI_STA_XGMII_STATUS_DEF},
    {"woo_hi_sta_1588_rx",WOO_HI0_STA_1588_RX,WOO_HI_STA_1588_RX_DEF},
    {"woo_hi_rnaxi_interrupt_read",WOO_HI0_RNAXI_INTERRUPT_READ,WOO_HI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_hi_sta_dropped_svif",WOO_HI0_STA_DROPPED_SVIF,WOO_HI_STA_DROPPED_SVIF_DEF},
    {"woo_hi_sta_debug",WOO_HI0_STA_DEBUG,WOO_HI_STA_DEBUG_DEF},
    {"woo_hi_xe_STA_xg_pause",WOO_HI0_XE_STA_XG_PAUSE,WOO_HI_XE_STA_XG_PAUSE_DEF},
    {"woo_hi_xe_STA_xg_stats_rd_cache",WOO_HI0_XE_STA_XG_STATS_RD_CACHE,WOO_HI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_hi_ge_STA",WOO_HI0_GE_STA,WOO_HI_GE_STA_DEF},
    {"woo_hi_sta_stat_upper",WOO_HI0_STA_STAT_UPPER,WOO_HI_STA_STAT_UPPER_DEF},
    {"woo_hi_sta_xoff",WOO_HI0_STA_XOFF,WOO_HI_STA_XOFF_DEF},
    {"woo_hi_xe_STA_xg_rx_rs",WOO_HI0_XE_STA_XG_RX_RS,WOO_HI_XE_STA_XG_RX_RS_DEF},
    {"woo_hi_xe_STA_xg_spare",WOO_HI0_XE_STA_XG_SPARE,WOO_HI_XE_STA_XG_SPARE_DEF},
    {"woo_hi_sta_mbist",WOO_HI0_STA_MBIST,WOO_HI_STA_MBIST_DEF},
    {"woo_hi_ct_STA_mux_spare",WOO_HI0_CT_STA_MUX_SPARE,WOO_HI_CT_STA_MUX_SPARE_DEF},
    {"woo_hi_sta_1588_tx",WOO_HI0_STA_1588_TX,WOO_HI_STA_1588_TX_DEF},
    {"woo_hi_sta_err_addr",WOO_HI0_STA_ERR_ADDR,WOO_HI_STA_ERR_ADDR_DEF},
    {"woo_hi_ge_STA_spare",WOO_HI0_GE_STA_SPARE,WOO_HI_GE_STA_SPARE_DEF},
    {"woo_hi_ct_STA_utilization",WOO_HI0_CT_STA_UTILIZATION,WOO_HI_CT_STA_UTILIZATION_DEF},
    {"woo_hi_sta_arf_mbist",WOO_HI1_STA_ARF_MBIST,WOO_HI_STA_ARF_MBIST_DEF},
    {"woo_hi_sta_spare",WOO_HI1_STA_SPARE,WOO_HI_STA_SPARE_DEF},
    {"woo_hi_sta_xgmii_status",WOO_HI1_STA_XGMII_STATUS,WOO_HI_STA_XGMII_STATUS_DEF},
    {"woo_hi_sta_1588_rx",WOO_HI1_STA_1588_RX,WOO_HI_STA_1588_RX_DEF},
    {"woo_hi_rnaxi_interrupt_read",WOO_HI1_RNAXI_INTERRUPT_READ,WOO_HI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_hi_sta_dropped_svif",WOO_HI1_STA_DROPPED_SVIF,WOO_HI_STA_DROPPED_SVIF_DEF},
    {"woo_hi_sta_debug",WOO_HI1_STA_DEBUG,WOO_HI_STA_DEBUG_DEF},
    {"woo_hi_xe_STA_xg_pause",WOO_HI1_XE_STA_XG_PAUSE,WOO_HI_XE_STA_XG_PAUSE_DEF},
    {"woo_hi_xe_STA_xg_stats_rd_cache",WOO_HI1_XE_STA_XG_STATS_RD_CACHE,WOO_HI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_hi_ge_STA",WOO_HI1_GE_STA,WOO_HI_GE_STA_DEF},
    {"woo_hi_sta_stat_upper",WOO_HI1_STA_STAT_UPPER,WOO_HI_STA_STAT_UPPER_DEF},
    {"woo_hi_sta_xoff",WOO_HI1_STA_XOFF,WOO_HI_STA_XOFF_DEF},
    {"woo_hi_xe_STA_xg_rx_rs",WOO_HI1_XE_STA_XG_RX_RS,WOO_HI_XE_STA_XG_RX_RS_DEF},
    {"woo_hi_xe_STA_xg_spare",WOO_HI1_XE_STA_XG_SPARE,WOO_HI_XE_STA_XG_SPARE_DEF},
    {"woo_hi_sta_mbist",WOO_HI1_STA_MBIST,WOO_HI_STA_MBIST_DEF},
    {"woo_hi_ct_STA_mux_spare",WOO_HI1_CT_STA_MUX_SPARE,WOO_HI_CT_STA_MUX_SPARE_DEF},
    {"woo_hi_sta_1588_tx",WOO_HI1_STA_1588_TX,WOO_HI_STA_1588_TX_DEF},
    {"woo_hi_sta_err_addr",WOO_HI1_STA_ERR_ADDR,WOO_HI_STA_ERR_ADDR_DEF},
    {"woo_hi_ge_STA_spare",WOO_HI1_GE_STA_SPARE,WOO_HI_GE_STA_SPARE_DEF},
    {"woo_hi_ct_STA_utilization",WOO_HI1_CT_STA_UTILIZATION,WOO_HI_CT_STA_UTILIZATION_DEF},
    {"woo_hi_sta_arf_mbist",WOO_HI2_STA_ARF_MBIST,WOO_HI_STA_ARF_MBIST_DEF},
    {"woo_hi_sta_spare",WOO_HI2_STA_SPARE,WOO_HI_STA_SPARE_DEF},
    {"woo_hi_sta_xgmii_status",WOO_HI2_STA_XGMII_STATUS,WOO_HI_STA_XGMII_STATUS_DEF},
    {"woo_hi_sta_1588_rx",WOO_HI2_STA_1588_RX,WOO_HI_STA_1588_RX_DEF},
    {"woo_hi_rnaxi_interrupt_read",WOO_HI2_RNAXI_INTERRUPT_READ,WOO_HI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_hi_sta_dropped_svif",WOO_HI2_STA_DROPPED_SVIF,WOO_HI_STA_DROPPED_SVIF_DEF},
    {"woo_hi_sta_debug",WOO_HI2_STA_DEBUG,WOO_HI_STA_DEBUG_DEF},
    {"woo_hi_xe_STA_xg_pause",WOO_HI2_XE_STA_XG_PAUSE,WOO_HI_XE_STA_XG_PAUSE_DEF},
    {"woo_hi_xe_STA_xg_stats_rd_cache",WOO_HI2_XE_STA_XG_STATS_RD_CACHE,WOO_HI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_hi_ge_STA",WOO_HI2_GE_STA,WOO_HI_GE_STA_DEF},
    {"woo_hi_sta_stat_upper",WOO_HI2_STA_STAT_UPPER,WOO_HI_STA_STAT_UPPER_DEF},
    {"woo_hi_sta_xoff",WOO_HI2_STA_XOFF,WOO_HI_STA_XOFF_DEF},
    {"woo_hi_xe_STA_xg_rx_rs",WOO_HI2_XE_STA_XG_RX_RS,WOO_HI_XE_STA_XG_RX_RS_DEF},
    {"woo_hi_xe_STA_xg_spare",WOO_HI2_XE_STA_XG_SPARE,WOO_HI_XE_STA_XG_SPARE_DEF},
    {"woo_hi_sta_mbist",WOO_HI2_STA_MBIST,WOO_HI_STA_MBIST_DEF},
    {"woo_hi_ct_STA_mux_spare",WOO_HI2_CT_STA_MUX_SPARE,WOO_HI_CT_STA_MUX_SPARE_DEF},
    {"woo_hi_sta_1588_tx",WOO_HI2_STA_1588_TX,WOO_HI_STA_1588_TX_DEF},
    {"woo_hi_sta_err_addr",WOO_HI2_STA_ERR_ADDR,WOO_HI_STA_ERR_ADDR_DEF},
    {"woo_hi_ge_STA_spare",WOO_HI2_GE_STA_SPARE,WOO_HI_GE_STA_SPARE_DEF},
    {"woo_hi_ct_STA_utilization",WOO_HI2_CT_STA_UTILIZATION,WOO_HI_CT_STA_UTILIZATION_DEF},
    {"woo_hi_sta_arf_mbist",WOO_HI3_STA_ARF_MBIST,WOO_HI_STA_ARF_MBIST_DEF},
    {"woo_hi_sta_spare",WOO_HI3_STA_SPARE,WOO_HI_STA_SPARE_DEF},
    {"woo_hi_sta_xgmii_status",WOO_HI3_STA_XGMII_STATUS,WOO_HI_STA_XGMII_STATUS_DEF},
    {"woo_hi_sta_1588_rx",WOO_HI3_STA_1588_RX,WOO_HI_STA_1588_RX_DEF},
    {"woo_hi_rnaxi_interrupt_read",WOO_HI3_RNAXI_INTERRUPT_READ,WOO_HI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_hi_sta_dropped_svif",WOO_HI3_STA_DROPPED_SVIF,WOO_HI_STA_DROPPED_SVIF_DEF},
    {"woo_hi_sta_debug",WOO_HI3_STA_DEBUG,WOO_HI_STA_DEBUG_DEF},
    {"woo_hi_xe_STA_xg_pause",WOO_HI3_XE_STA_XG_PAUSE,WOO_HI_XE_STA_XG_PAUSE_DEF},
    {"woo_hi_xe_STA_xg_stats_rd_cache",WOO_HI3_XE_STA_XG_STATS_RD_CACHE,WOO_HI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_hi_ge_STA",WOO_HI3_GE_STA,WOO_HI_GE_STA_DEF},
    {"woo_hi_sta_stat_upper",WOO_HI3_STA_STAT_UPPER,WOO_HI_STA_STAT_UPPER_DEF},
    {"woo_hi_sta_xoff",WOO_HI3_STA_XOFF,WOO_HI_STA_XOFF_DEF},
    {"woo_hi_xe_STA_xg_rx_rs",WOO_HI3_XE_STA_XG_RX_RS,WOO_HI_XE_STA_XG_RX_RS_DEF},
    {"woo_hi_xe_STA_xg_spare",WOO_HI3_XE_STA_XG_SPARE,WOO_HI_XE_STA_XG_SPARE_DEF},
    {"woo_hi_sta_mbist",WOO_HI3_STA_MBIST,WOO_HI_STA_MBIST_DEF},
    {"woo_hi_ct_STA_mux_spare",WOO_HI3_CT_STA_MUX_SPARE,WOO_HI_CT_STA_MUX_SPARE_DEF},
    {"woo_hi_sta_1588_tx",WOO_HI3_STA_1588_TX,WOO_HI_STA_1588_TX_DEF},
    {"woo_hi_sta_err_addr",WOO_HI3_STA_ERR_ADDR,WOO_HI_STA_ERR_ADDR_DEF},
    {"woo_hi_ge_STA_spare",WOO_HI3_GE_STA_SPARE,WOO_HI_GE_STA_SPARE_DEF},
    {"woo_hi_ct_STA_utilization",WOO_HI3_CT_STA_UTILIZATION,WOO_HI_CT_STA_UTILIZATION_DEF},
    {"woo_hi_sta_arf_mbist",WOO_HI4_STA_ARF_MBIST,WOO_HI_STA_ARF_MBIST_DEF},
    {"woo_hi_sta_spare",WOO_HI4_STA_SPARE,WOO_HI_STA_SPARE_DEF},
    {"woo_hi_sta_xgmii_status",WOO_HI4_STA_XGMII_STATUS,WOO_HI_STA_XGMII_STATUS_DEF},
    {"woo_hi_sta_1588_rx",WOO_HI4_STA_1588_RX,WOO_HI_STA_1588_RX_DEF},
    {"woo_hi_rnaxi_interrupt_read",WOO_HI4_RNAXI_INTERRUPT_READ,WOO_HI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_hi_sta_dropped_svif",WOO_HI4_STA_DROPPED_SVIF,WOO_HI_STA_DROPPED_SVIF_DEF},
    {"woo_hi_sta_debug",WOO_HI4_STA_DEBUG,WOO_HI_STA_DEBUG_DEF},
    {"woo_hi_xe_STA_xg_pause",WOO_HI4_XE_STA_XG_PAUSE,WOO_HI_XE_STA_XG_PAUSE_DEF},
    {"woo_hi_xe_STA_xg_stats_rd_cache",WOO_HI4_XE_STA_XG_STATS_RD_CACHE,WOO_HI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_hi_ge_STA",WOO_HI4_GE_STA,WOO_HI_GE_STA_DEF},
    {"woo_hi_sta_stat_upper",WOO_HI4_STA_STAT_UPPER,WOO_HI_STA_STAT_UPPER_DEF},
    {"woo_hi_sta_xoff",WOO_HI4_STA_XOFF,WOO_HI_STA_XOFF_DEF},
    {"woo_hi_xe_STA_xg_rx_rs",WOO_HI4_XE_STA_XG_RX_RS,WOO_HI_XE_STA_XG_RX_RS_DEF},
    {"woo_hi_xe_STA_xg_spare",WOO_HI4_XE_STA_XG_SPARE,WOO_HI_XE_STA_XG_SPARE_DEF},
    {"woo_hi_sta_mbist",WOO_HI4_STA_MBIST,WOO_HI_STA_MBIST_DEF},
    {"woo_hi_ct_STA_mux_spare",WOO_HI4_CT_STA_MUX_SPARE,WOO_HI_CT_STA_MUX_SPARE_DEF},
    {"woo_hi_sta_1588_tx",WOO_HI4_STA_1588_TX,WOO_HI_STA_1588_TX_DEF},
    {"woo_hi_sta_err_addr",WOO_HI4_STA_ERR_ADDR,WOO_HI_STA_ERR_ADDR_DEF},
    {"woo_hi_ge_STA_spare",WOO_HI4_GE_STA_SPARE,WOO_HI_GE_STA_SPARE_DEF},
    {"woo_hi_ct_STA_utilization",WOO_HI4_CT_STA_UTILIZATION,WOO_HI_CT_STA_UTILIZATION_DEF},
    {"woo_hi_sta_arf_mbist",WOO_HI5_STA_ARF_MBIST,WOO_HI_STA_ARF_MBIST_DEF},
    {"woo_hi_sta_spare",WOO_HI5_STA_SPARE,WOO_HI_STA_SPARE_DEF},
    {"woo_hi_sta_xgmii_status",WOO_HI5_STA_XGMII_STATUS,WOO_HI_STA_XGMII_STATUS_DEF},
    {"woo_hi_sta_1588_rx",WOO_HI5_STA_1588_RX,WOO_HI_STA_1588_RX_DEF},
    {"woo_hi_rnaxi_interrupt_read",WOO_HI5_RNAXI_INTERRUPT_READ,WOO_HI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_hi_sta_dropped_svif",WOO_HI5_STA_DROPPED_SVIF,WOO_HI_STA_DROPPED_SVIF_DEF},
    {"woo_hi_sta_debug",WOO_HI5_STA_DEBUG,WOO_HI_STA_DEBUG_DEF},
    {"woo_hi_xe_STA_xg_pause",WOO_HI5_XE_STA_XG_PAUSE,WOO_HI_XE_STA_XG_PAUSE_DEF},
    {"woo_hi_xe_STA_xg_stats_rd_cache",WOO_HI5_XE_STA_XG_STATS_RD_CACHE,WOO_HI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_hi_ge_STA",WOO_HI5_GE_STA,WOO_HI_GE_STA_DEF},
    {"woo_hi_sta_stat_upper",WOO_HI5_STA_STAT_UPPER,WOO_HI_STA_STAT_UPPER_DEF},
    {"woo_hi_sta_xoff",WOO_HI5_STA_XOFF,WOO_HI_STA_XOFF_DEF},
    {"woo_hi_xe_STA_xg_rx_rs",WOO_HI5_XE_STA_XG_RX_RS,WOO_HI_XE_STA_XG_RX_RS_DEF},
    {"woo_hi_xe_STA_xg_spare",WOO_HI5_XE_STA_XG_SPARE,WOO_HI_XE_STA_XG_SPARE_DEF},
    {"woo_hi_sta_mbist",WOO_HI5_STA_MBIST,WOO_HI_STA_MBIST_DEF},
    {"woo_hi_ct_STA_mux_spare",WOO_HI5_CT_STA_MUX_SPARE,WOO_HI_CT_STA_MUX_SPARE_DEF},
    {"woo_hi_sta_1588_tx",WOO_HI5_STA_1588_TX,WOO_HI_STA_1588_TX_DEF},
    {"woo_hi_sta_err_addr",WOO_HI5_STA_ERR_ADDR,WOO_HI_STA_ERR_ADDR_DEF},
    {"woo_hi_ge_STA_spare",WOO_HI5_GE_STA_SPARE,WOO_HI_GE_STA_SPARE_DEF},
    {"woo_hi_ct_STA_utilization",WOO_HI5_CT_STA_UTILIZATION,WOO_HI_CT_STA_UTILIZATION_DEF},
    {"woo_hi_sta_arf_mbist",WOO_HI6_STA_ARF_MBIST,WOO_HI_STA_ARF_MBIST_DEF},
    {"woo_hi_sta_spare",WOO_HI6_STA_SPARE,WOO_HI_STA_SPARE_DEF},
    {"woo_hi_sta_xgmii_status",WOO_HI6_STA_XGMII_STATUS,WOO_HI_STA_XGMII_STATUS_DEF},
    {"woo_hi_sta_1588_rx",WOO_HI6_STA_1588_RX,WOO_HI_STA_1588_RX_DEF},
    {"woo_hi_rnaxi_interrupt_read",WOO_HI6_RNAXI_INTERRUPT_READ,WOO_HI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_hi_sta_dropped_svif",WOO_HI6_STA_DROPPED_SVIF,WOO_HI_STA_DROPPED_SVIF_DEF},
    {"woo_hi_sta_debug",WOO_HI6_STA_DEBUG,WOO_HI_STA_DEBUG_DEF},
    {"woo_hi_xe_STA_xg_pause",WOO_HI6_XE_STA_XG_PAUSE,WOO_HI_XE_STA_XG_PAUSE_DEF},
    {"woo_hi_xe_STA_xg_stats_rd_cache",WOO_HI6_XE_STA_XG_STATS_RD_CACHE,WOO_HI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_hi_ge_STA",WOO_HI6_GE_STA,WOO_HI_GE_STA_DEF},
    {"woo_hi_sta_stat_upper",WOO_HI6_STA_STAT_UPPER,WOO_HI_STA_STAT_UPPER_DEF},
    {"woo_hi_sta_xoff",WOO_HI6_STA_XOFF,WOO_HI_STA_XOFF_DEF},
    {"woo_hi_xe_STA_xg_rx_rs",WOO_HI6_XE_STA_XG_RX_RS,WOO_HI_XE_STA_XG_RX_RS_DEF},
    {"woo_hi_xe_STA_xg_spare",WOO_HI6_XE_STA_XG_SPARE,WOO_HI_XE_STA_XG_SPARE_DEF},
    {"woo_hi_sta_mbist",WOO_HI6_STA_MBIST,WOO_HI_STA_MBIST_DEF},
    {"woo_hi_ct_STA_mux_spare",WOO_HI6_CT_STA_MUX_SPARE,WOO_HI_CT_STA_MUX_SPARE_DEF},
    {"woo_hi_sta_1588_tx",WOO_HI6_STA_1588_TX,WOO_HI_STA_1588_TX_DEF},
    {"woo_hi_sta_err_addr",WOO_HI6_STA_ERR_ADDR,WOO_HI_STA_ERR_ADDR_DEF},
    {"woo_hi_ge_STA_spare",WOO_HI6_GE_STA_SPARE,WOO_HI_GE_STA_SPARE_DEF},
    {"woo_hi_ct_STA_utilization",WOO_HI6_CT_STA_UTILIZATION,WOO_HI_CT_STA_UTILIZATION_DEF},
    {"woo_hi_sta_arf_mbist",WOO_HI7_STA_ARF_MBIST,WOO_HI_STA_ARF_MBIST_DEF},
    {"woo_hi_sta_spare",WOO_HI7_STA_SPARE,WOO_HI_STA_SPARE_DEF},
    {"woo_hi_sta_xgmii_status",WOO_HI7_STA_XGMII_STATUS,WOO_HI_STA_XGMII_STATUS_DEF},
    {"woo_hi_sta_1588_rx",WOO_HI7_STA_1588_RX,WOO_HI_STA_1588_RX_DEF},
    {"woo_hi_rnaxi_interrupt_read",WOO_HI7_RNAXI_INTERRUPT_READ,WOO_HI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_hi_sta_dropped_svif",WOO_HI7_STA_DROPPED_SVIF,WOO_HI_STA_DROPPED_SVIF_DEF},
    {"woo_hi_sta_debug",WOO_HI7_STA_DEBUG,WOO_HI_STA_DEBUG_DEF},
    {"woo_hi_xe_STA_xg_pause",WOO_HI7_XE_STA_XG_PAUSE,WOO_HI_XE_STA_XG_PAUSE_DEF},
    {"woo_hi_xe_STA_xg_stats_rd_cache",WOO_HI7_XE_STA_XG_STATS_RD_CACHE,WOO_HI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_hi_ge_STA",WOO_HI7_GE_STA,WOO_HI_GE_STA_DEF},
    {"woo_hi_sta_stat_upper",WOO_HI7_STA_STAT_UPPER,WOO_HI_STA_STAT_UPPER_DEF},
    {"woo_hi_sta_xoff",WOO_HI7_STA_XOFF,WOO_HI_STA_XOFF_DEF},
    {"woo_hi_xe_STA_xg_rx_rs",WOO_HI7_XE_STA_XG_RX_RS,WOO_HI_XE_STA_XG_RX_RS_DEF},
    {"woo_hi_xe_STA_xg_spare",WOO_HI7_XE_STA_XG_SPARE,WOO_HI_XE_STA_XG_SPARE_DEF},
    {"woo_hi_sta_mbist",WOO_HI7_STA_MBIST,WOO_HI_STA_MBIST_DEF},
    {"woo_hi_ct_STA_mux_spare",WOO_HI7_CT_STA_MUX_SPARE,WOO_HI_CT_STA_MUX_SPARE_DEF},
    {"woo_hi_sta_1588_tx",WOO_HI7_STA_1588_TX,WOO_HI_STA_1588_TX_DEF},
    {"woo_hi_sta_err_addr",WOO_HI7_STA_ERR_ADDR,WOO_HI_STA_ERR_ADDR_DEF},
    {"woo_hi_ge_STA_spare",WOO_HI7_GE_STA_SPARE,WOO_HI_GE_STA_SPARE_DEF},
    {"woo_hi_ct_STA_utilization",WOO_HI7_CT_STA_UTILIZATION,WOO_HI_CT_STA_UTILIZATION_DEF},
    {"woo_hi_sta_arf_mbist",WOO_HI8_STA_ARF_MBIST,WOO_HI_STA_ARF_MBIST_DEF},
    {"woo_hi_sta_spare",WOO_HI8_STA_SPARE,WOO_HI_STA_SPARE_DEF},
    {"woo_hi_sta_xgmii_status",WOO_HI8_STA_XGMII_STATUS,WOO_HI_STA_XGMII_STATUS_DEF},
    {"woo_hi_sta_1588_rx",WOO_HI8_STA_1588_RX,WOO_HI_STA_1588_RX_DEF},
    {"woo_hi_rnaxi_interrupt_read",WOO_HI8_RNAXI_INTERRUPT_READ,WOO_HI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_hi_sta_dropped_svif",WOO_HI8_STA_DROPPED_SVIF,WOO_HI_STA_DROPPED_SVIF_DEF},
    {"woo_hi_sta_debug",WOO_HI8_STA_DEBUG,WOO_HI_STA_DEBUG_DEF},
    {"woo_hi_xe_STA_xg_pause",WOO_HI8_XE_STA_XG_PAUSE,WOO_HI_XE_STA_XG_PAUSE_DEF},
    {"woo_hi_xe_STA_xg_stats_rd_cache",WOO_HI8_XE_STA_XG_STATS_RD_CACHE,WOO_HI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_hi_ge_STA",WOO_HI8_GE_STA,WOO_HI_GE_STA_DEF},
    {"woo_hi_sta_stat_upper",WOO_HI8_STA_STAT_UPPER,WOO_HI_STA_STAT_UPPER_DEF},
    {"woo_hi_sta_xoff",WOO_HI8_STA_XOFF,WOO_HI_STA_XOFF_DEF},
    {"woo_hi_xe_STA_xg_rx_rs",WOO_HI8_XE_STA_XG_RX_RS,WOO_HI_XE_STA_XG_RX_RS_DEF},
    {"woo_hi_xe_STA_xg_spare",WOO_HI8_XE_STA_XG_SPARE,WOO_HI_XE_STA_XG_SPARE_DEF},
    {"woo_hi_sta_mbist",WOO_HI8_STA_MBIST,WOO_HI_STA_MBIST_DEF},
    {"woo_hi_ct_STA_mux_spare",WOO_HI8_CT_STA_MUX_SPARE,WOO_HI_CT_STA_MUX_SPARE_DEF},
    {"woo_hi_sta_1588_tx",WOO_HI8_STA_1588_TX,WOO_HI_STA_1588_TX_DEF},
    {"woo_hi_sta_err_addr",WOO_HI8_STA_ERR_ADDR,WOO_HI_STA_ERR_ADDR_DEF},
    {"woo_hi_ge_STA_spare",WOO_HI8_GE_STA_SPARE,WOO_HI_GE_STA_SPARE_DEF},
    {"woo_hi_ct_STA_utilization",WOO_HI8_CT_STA_UTILIZATION,WOO_HI_CT_STA_UTILIZATION_DEF},
    {"woo_hi_sta_arf_mbist",WOO_HI9_STA_ARF_MBIST,WOO_HI_STA_ARF_MBIST_DEF},
    {"woo_hi_sta_spare",WOO_HI9_STA_SPARE,WOO_HI_STA_SPARE_DEF},
    {"woo_hi_sta_xgmii_status",WOO_HI9_STA_XGMII_STATUS,WOO_HI_STA_XGMII_STATUS_DEF},
    {"woo_hi_sta_1588_rx",WOO_HI9_STA_1588_RX,WOO_HI_STA_1588_RX_DEF},
    {"woo_hi_rnaxi_interrupt_read",WOO_HI9_RNAXI_INTERRUPT_READ,WOO_HI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_hi_sta_dropped_svif",WOO_HI9_STA_DROPPED_SVIF,WOO_HI_STA_DROPPED_SVIF_DEF},
    {"woo_hi_sta_debug",WOO_HI9_STA_DEBUG,WOO_HI_STA_DEBUG_DEF},
    {"woo_hi_xe_STA_xg_pause",WOO_HI9_XE_STA_XG_PAUSE,WOO_HI_XE_STA_XG_PAUSE_DEF},
    {"woo_hi_xe_STA_xg_stats_rd_cache",WOO_HI9_XE_STA_XG_STATS_RD_CACHE,WOO_HI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_hi_ge_STA",WOO_HI9_GE_STA,WOO_HI_GE_STA_DEF},
    {"woo_hi_sta_stat_upper",WOO_HI9_STA_STAT_UPPER,WOO_HI_STA_STAT_UPPER_DEF},
    {"woo_hi_sta_xoff",WOO_HI9_STA_XOFF,WOO_HI_STA_XOFF_DEF},
    {"woo_hi_xe_STA_xg_rx_rs",WOO_HI9_XE_STA_XG_RX_RS,WOO_HI_XE_STA_XG_RX_RS_DEF},
    {"woo_hi_xe_STA_xg_spare",WOO_HI9_XE_STA_XG_SPARE,WOO_HI_XE_STA_XG_SPARE_DEF},
    {"woo_hi_sta_mbist",WOO_HI9_STA_MBIST,WOO_HI_STA_MBIST_DEF},
    {"woo_hi_ct_STA_mux_spare",WOO_HI9_CT_STA_MUX_SPARE,WOO_HI_CT_STA_MUX_SPARE_DEF},
    {"woo_hi_sta_1588_tx",WOO_HI9_STA_1588_TX,WOO_HI_STA_1588_TX_DEF},
    {"woo_hi_sta_err_addr",WOO_HI9_STA_ERR_ADDR,WOO_HI_STA_ERR_ADDR_DEF},
    {"woo_hi_ge_STA_spare",WOO_HI9_GE_STA_SPARE,WOO_HI_GE_STA_SPARE_DEF},
    {"woo_hi_ct_STA_utilization",WOO_HI9_CT_STA_UTILIZATION,WOO_HI_CT_STA_UTILIZATION_DEF},
    {"woo_hi_sta_arf_mbist",WOO_HI10_STA_ARF_MBIST,WOO_HI_STA_ARF_MBIST_DEF},
    {"woo_hi_sta_spare",WOO_HI10_STA_SPARE,WOO_HI_STA_SPARE_DEF},
    {"woo_hi_sta_xgmii_status",WOO_HI10_STA_XGMII_STATUS,WOO_HI_STA_XGMII_STATUS_DEF},
    {"woo_hi_sta_1588_rx",WOO_HI10_STA_1588_RX,WOO_HI_STA_1588_RX_DEF},
    {"woo_hi_rnaxi_interrupt_read",WOO_HI10_RNAXI_INTERRUPT_READ,WOO_HI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_hi_sta_dropped_svif",WOO_HI10_STA_DROPPED_SVIF,WOO_HI_STA_DROPPED_SVIF_DEF},
    {"woo_hi_sta_debug",WOO_HI10_STA_DEBUG,WOO_HI_STA_DEBUG_DEF},
    {"woo_hi_xe_STA_xg_pause",WOO_HI10_XE_STA_XG_PAUSE,WOO_HI_XE_STA_XG_PAUSE_DEF},
    {"woo_hi_xe_STA_xg_stats_rd_cache",WOO_HI10_XE_STA_XG_STATS_RD_CACHE,WOO_HI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_hi_ge_STA",WOO_HI10_GE_STA,WOO_HI_GE_STA_DEF},
    {"woo_hi_sta_stat_upper",WOO_HI10_STA_STAT_UPPER,WOO_HI_STA_STAT_UPPER_DEF},
    {"woo_hi_sta_xoff",WOO_HI10_STA_XOFF,WOO_HI_STA_XOFF_DEF},
    {"woo_hi_xe_STA_xg_rx_rs",WOO_HI10_XE_STA_XG_RX_RS,WOO_HI_XE_STA_XG_RX_RS_DEF},
    {"woo_hi_xe_STA_xg_spare",WOO_HI10_XE_STA_XG_SPARE,WOO_HI_XE_STA_XG_SPARE_DEF},
    {"woo_hi_sta_mbist",WOO_HI10_STA_MBIST,WOO_HI_STA_MBIST_DEF},
    {"woo_hi_ct_STA_mux_spare",WOO_HI10_CT_STA_MUX_SPARE,WOO_HI_CT_STA_MUX_SPARE_DEF},
    {"woo_hi_sta_1588_tx",WOO_HI10_STA_1588_TX,WOO_HI_STA_1588_TX_DEF},
    {"woo_hi_sta_err_addr",WOO_HI10_STA_ERR_ADDR,WOO_HI_STA_ERR_ADDR_DEF},
    {"woo_hi_ge_STA_spare",WOO_HI10_GE_STA_SPARE,WOO_HI_GE_STA_SPARE_DEF},
    {"woo_hi_ct_STA_utilization",WOO_HI10_CT_STA_UTILIZATION,WOO_HI_CT_STA_UTILIZATION_DEF},
    {"woo_hi_sta_arf_mbist",WOO_HI11_STA_ARF_MBIST,WOO_HI_STA_ARF_MBIST_DEF},
    {"woo_hi_sta_spare",WOO_HI11_STA_SPARE,WOO_HI_STA_SPARE_DEF},
    {"woo_hi_sta_xgmii_status",WOO_HI11_STA_XGMII_STATUS,WOO_HI_STA_XGMII_STATUS_DEF},
    {"woo_hi_sta_1588_rx",WOO_HI11_STA_1588_RX,WOO_HI_STA_1588_RX_DEF},
    {"woo_hi_rnaxi_interrupt_read",WOO_HI11_RNAXI_INTERRUPT_READ,WOO_HI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_hi_sta_dropped_svif",WOO_HI11_STA_DROPPED_SVIF,WOO_HI_STA_DROPPED_SVIF_DEF},
    {"woo_hi_sta_debug",WOO_HI11_STA_DEBUG,WOO_HI_STA_DEBUG_DEF},
    {"woo_hi_xe_STA_xg_pause",WOO_HI11_XE_STA_XG_PAUSE,WOO_HI_XE_STA_XG_PAUSE_DEF},
    {"woo_hi_xe_STA_xg_stats_rd_cache",WOO_HI11_XE_STA_XG_STATS_RD_CACHE,WOO_HI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_hi_ge_STA",WOO_HI11_GE_STA,WOO_HI_GE_STA_DEF},
    {"woo_hi_sta_stat_upper",WOO_HI11_STA_STAT_UPPER,WOO_HI_STA_STAT_UPPER_DEF},
    {"woo_hi_sta_xoff",WOO_HI11_STA_XOFF,WOO_HI_STA_XOFF_DEF},
    {"woo_hi_xe_STA_xg_rx_rs",WOO_HI11_XE_STA_XG_RX_RS,WOO_HI_XE_STA_XG_RX_RS_DEF},
    {"woo_hi_xe_STA_xg_spare",WOO_HI11_XE_STA_XG_SPARE,WOO_HI_XE_STA_XG_SPARE_DEF},
    {"woo_hi_sta_mbist",WOO_HI11_STA_MBIST,WOO_HI_STA_MBIST_DEF},
    {"woo_hi_ct_STA_mux_spare",WOO_HI11_CT_STA_MUX_SPARE,WOO_HI_CT_STA_MUX_SPARE_DEF},
    {"woo_hi_sta_1588_tx",WOO_HI11_STA_1588_TX,WOO_HI_STA_1588_TX_DEF},
    {"woo_hi_sta_err_addr",WOO_HI11_STA_ERR_ADDR,WOO_HI_STA_ERR_ADDR_DEF},
    {"woo_hi_ge_STA_spare",WOO_HI11_GE_STA_SPARE,WOO_HI_GE_STA_SPARE_DEF},
    {"woo_hi_ct_STA_utilization",WOO_HI11_CT_STA_UTILIZATION,WOO_HI_CT_STA_UTILIZATION_DEF},
    {"woo_hi_sta_arf_mbist",WOO_HI12_STA_ARF_MBIST,WOO_HI_STA_ARF_MBIST_DEF},
    {"woo_hi_sta_spare",WOO_HI12_STA_SPARE,WOO_HI_STA_SPARE_DEF},
    {"woo_hi_sta_xgmii_status",WOO_HI12_STA_XGMII_STATUS,WOO_HI_STA_XGMII_STATUS_DEF},
    {"woo_hi_sta_1588_rx",WOO_HI12_STA_1588_RX,WOO_HI_STA_1588_RX_DEF},
    {"woo_hi_rnaxi_interrupt_read",WOO_HI12_RNAXI_INTERRUPT_READ,WOO_HI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_hi_sta_dropped_svif",WOO_HI12_STA_DROPPED_SVIF,WOO_HI_STA_DROPPED_SVIF_DEF},
    {"woo_hi_sta_debug",WOO_HI12_STA_DEBUG,WOO_HI_STA_DEBUG_DEF},
    {"woo_hi_xe_STA_xg_pause",WOO_HI12_XE_STA_XG_PAUSE,WOO_HI_XE_STA_XG_PAUSE_DEF},
    {"woo_hi_xe_STA_xg_stats_rd_cache",WOO_HI12_XE_STA_XG_STATS_RD_CACHE,WOO_HI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_hi_ge_STA",WOO_HI12_GE_STA,WOO_HI_GE_STA_DEF},
    {"woo_hi_sta_stat_upper",WOO_HI12_STA_STAT_UPPER,WOO_HI_STA_STAT_UPPER_DEF},
    {"woo_hi_sta_xoff",WOO_HI12_STA_XOFF,WOO_HI_STA_XOFF_DEF},
    {"woo_hi_xe_STA_xg_rx_rs",WOO_HI12_XE_STA_XG_RX_RS,WOO_HI_XE_STA_XG_RX_RS_DEF},
    {"woo_hi_xe_STA_xg_spare",WOO_HI12_XE_STA_XG_SPARE,WOO_HI_XE_STA_XG_SPARE_DEF},
    {"woo_hi_sta_mbist",WOO_HI12_STA_MBIST,WOO_HI_STA_MBIST_DEF},
    {"woo_hi_ct_STA_mux_spare",WOO_HI12_CT_STA_MUX_SPARE,WOO_HI_CT_STA_MUX_SPARE_DEF},
    {"woo_hi_sta_1588_tx",WOO_HI12_STA_1588_TX,WOO_HI_STA_1588_TX_DEF},
    {"woo_hi_sta_err_addr",WOO_HI12_STA_ERR_ADDR,WOO_HI_STA_ERR_ADDR_DEF},
    {"woo_hi_ge_STA_spare",WOO_HI12_GE_STA_SPARE,WOO_HI_GE_STA_SPARE_DEF},
    {"woo_hi_ct_STA_utilization",WOO_HI12_CT_STA_UTILIZATION,WOO_HI_CT_STA_UTILIZATION_DEF},
    {"woo_hi_sta_arf_mbist",WOO_HI13_STA_ARF_MBIST,WOO_HI_STA_ARF_MBIST_DEF},
    {"woo_hi_sta_spare",WOO_HI13_STA_SPARE,WOO_HI_STA_SPARE_DEF},
    {"woo_hi_sta_xgmii_status",WOO_HI13_STA_XGMII_STATUS,WOO_HI_STA_XGMII_STATUS_DEF},
    {"woo_hi_sta_1588_rx",WOO_HI13_STA_1588_RX,WOO_HI_STA_1588_RX_DEF},
    {"woo_hi_rnaxi_interrupt_read",WOO_HI13_RNAXI_INTERRUPT_READ,WOO_HI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_hi_sta_dropped_svif",WOO_HI13_STA_DROPPED_SVIF,WOO_HI_STA_DROPPED_SVIF_DEF},
    {"woo_hi_sta_debug",WOO_HI13_STA_DEBUG,WOO_HI_STA_DEBUG_DEF},
    {"woo_hi_xe_STA_xg_pause",WOO_HI13_XE_STA_XG_PAUSE,WOO_HI_XE_STA_XG_PAUSE_DEF},
    {"woo_hi_xe_STA_xg_stats_rd_cache",WOO_HI13_XE_STA_XG_STATS_RD_CACHE,WOO_HI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_hi_ge_STA",WOO_HI13_GE_STA,WOO_HI_GE_STA_DEF},
    {"woo_hi_sta_stat_upper",WOO_HI13_STA_STAT_UPPER,WOO_HI_STA_STAT_UPPER_DEF},
    {"woo_hi_sta_xoff",WOO_HI13_STA_XOFF,WOO_HI_STA_XOFF_DEF},
    {"woo_hi_xe_STA_xg_rx_rs",WOO_HI13_XE_STA_XG_RX_RS,WOO_HI_XE_STA_XG_RX_RS_DEF},
    {"woo_hi_xe_STA_xg_spare",WOO_HI13_XE_STA_XG_SPARE,WOO_HI_XE_STA_XG_SPARE_DEF},
    {"woo_hi_sta_mbist",WOO_HI13_STA_MBIST,WOO_HI_STA_MBIST_DEF},
    {"woo_hi_ct_STA_mux_spare",WOO_HI13_CT_STA_MUX_SPARE,WOO_HI_CT_STA_MUX_SPARE_DEF},
    {"woo_hi_sta_1588_tx",WOO_HI13_STA_1588_TX,WOO_HI_STA_1588_TX_DEF},
    {"woo_hi_sta_err_addr",WOO_HI13_STA_ERR_ADDR,WOO_HI_STA_ERR_ADDR_DEF},
    {"woo_hi_ge_STA_spare",WOO_HI13_GE_STA_SPARE,WOO_HI_GE_STA_SPARE_DEF},
    {"woo_hi_ct_STA_utilization",WOO_HI13_CT_STA_UTILIZATION,WOO_HI_CT_STA_UTILIZATION_DEF},
    {"woo_hi_sta_arf_mbist",WOO_HI14_STA_ARF_MBIST,WOO_HI_STA_ARF_MBIST_DEF},
    {"woo_hi_sta_spare",WOO_HI14_STA_SPARE,WOO_HI_STA_SPARE_DEF},
    {"woo_hi_sta_xgmii_status",WOO_HI14_STA_XGMII_STATUS,WOO_HI_STA_XGMII_STATUS_DEF},
    {"woo_hi_sta_1588_rx",WOO_HI14_STA_1588_RX,WOO_HI_STA_1588_RX_DEF},
    {"woo_hi_rnaxi_interrupt_read",WOO_HI14_RNAXI_INTERRUPT_READ,WOO_HI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_hi_sta_dropped_svif",WOO_HI14_STA_DROPPED_SVIF,WOO_HI_STA_DROPPED_SVIF_DEF},
    {"woo_hi_sta_debug",WOO_HI14_STA_DEBUG,WOO_HI_STA_DEBUG_DEF},
    {"woo_hi_xe_STA_xg_pause",WOO_HI14_XE_STA_XG_PAUSE,WOO_HI_XE_STA_XG_PAUSE_DEF},
    {"woo_hi_xe_STA_xg_stats_rd_cache",WOO_HI14_XE_STA_XG_STATS_RD_CACHE,WOO_HI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_hi_ge_STA",WOO_HI14_GE_STA,WOO_HI_GE_STA_DEF},
    {"woo_hi_sta_stat_upper",WOO_HI14_STA_STAT_UPPER,WOO_HI_STA_STAT_UPPER_DEF},
    {"woo_hi_sta_xoff",WOO_HI14_STA_XOFF,WOO_HI_STA_XOFF_DEF},
    {"woo_hi_xe_STA_xg_rx_rs",WOO_HI14_XE_STA_XG_RX_RS,WOO_HI_XE_STA_XG_RX_RS_DEF},
    {"woo_hi_xe_STA_xg_spare",WOO_HI14_XE_STA_XG_SPARE,WOO_HI_XE_STA_XG_SPARE_DEF},
    {"woo_hi_sta_mbist",WOO_HI14_STA_MBIST,WOO_HI_STA_MBIST_DEF},
    {"woo_hi_ct_STA_mux_spare",WOO_HI14_CT_STA_MUX_SPARE,WOO_HI_CT_STA_MUX_SPARE_DEF},
    {"woo_hi_sta_1588_tx",WOO_HI14_STA_1588_TX,WOO_HI_STA_1588_TX_DEF},
    {"woo_hi_sta_err_addr",WOO_HI14_STA_ERR_ADDR,WOO_HI_STA_ERR_ADDR_DEF},
    {"woo_hi_ge_STA_spare",WOO_HI14_GE_STA_SPARE,WOO_HI_GE_STA_SPARE_DEF},
    {"woo_hi_ct_STA_utilization",WOO_HI14_CT_STA_UTILIZATION,WOO_HI_CT_STA_UTILIZATION_DEF},
    {"woo_hi_sta_arf_mbist",WOO_HI15_STA_ARF_MBIST,WOO_HI_STA_ARF_MBIST_DEF},
    {"woo_hi_sta_spare",WOO_HI15_STA_SPARE,WOO_HI_STA_SPARE_DEF},
    {"woo_hi_sta_xgmii_status",WOO_HI15_STA_XGMII_STATUS,WOO_HI_STA_XGMII_STATUS_DEF},
    {"woo_hi_sta_1588_rx",WOO_HI15_STA_1588_RX,WOO_HI_STA_1588_RX_DEF},
    {"woo_hi_rnaxi_interrupt_read",WOO_HI15_RNAXI_INTERRUPT_READ,WOO_HI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_hi_sta_dropped_svif",WOO_HI15_STA_DROPPED_SVIF,WOO_HI_STA_DROPPED_SVIF_DEF},
    {"woo_hi_sta_debug",WOO_HI15_STA_DEBUG,WOO_HI_STA_DEBUG_DEF},
    {"woo_hi_xe_STA_xg_pause",WOO_HI15_XE_STA_XG_PAUSE,WOO_HI_XE_STA_XG_PAUSE_DEF},
    {"woo_hi_xe_STA_xg_stats_rd_cache",WOO_HI15_XE_STA_XG_STATS_RD_CACHE,WOO_HI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_hi_ge_STA",WOO_HI15_GE_STA,WOO_HI_GE_STA_DEF},
    {"woo_hi_sta_stat_upper",WOO_HI15_STA_STAT_UPPER,WOO_HI_STA_STAT_UPPER_DEF},
    {"woo_hi_sta_xoff",WOO_HI15_STA_XOFF,WOO_HI_STA_XOFF_DEF},
    {"woo_hi_xe_STA_xg_rx_rs",WOO_HI15_XE_STA_XG_RX_RS,WOO_HI_XE_STA_XG_RX_RS_DEF},
    {"woo_hi_xe_STA_xg_spare",WOO_HI15_XE_STA_XG_SPARE,WOO_HI_XE_STA_XG_SPARE_DEF},
    {"woo_hi_sta_mbist",WOO_HI15_STA_MBIST,WOO_HI_STA_MBIST_DEF},
    {"woo_hi_ct_STA_mux_spare",WOO_HI15_CT_STA_MUX_SPARE,WOO_HI_CT_STA_MUX_SPARE_DEF},
    {"woo_hi_sta_1588_tx",WOO_HI15_STA_1588_TX,WOO_HI_STA_1588_TX_DEF},
    {"woo_hi_sta_err_addr",WOO_HI15_STA_ERR_ADDR,WOO_HI_STA_ERR_ADDR_DEF},
    {"woo_hi_ge_STA_spare",WOO_HI15_GE_STA_SPARE,WOO_HI_GE_STA_SPARE_DEF},
    {"woo_hi_ct_STA_utilization",WOO_HI15_CT_STA_UTILIZATION,WOO_HI_CT_STA_UTILIZATION_DEF},
    {"woo_hi_sta_arf_mbist",WOO_HI16_STA_ARF_MBIST,WOO_HI_STA_ARF_MBIST_DEF},
    {"woo_hi_sta_spare",WOO_HI16_STA_SPARE,WOO_HI_STA_SPARE_DEF},
    {"woo_hi_sta_xgmii_status",WOO_HI16_STA_XGMII_STATUS,WOO_HI_STA_XGMII_STATUS_DEF},
    {"woo_hi_sta_1588_rx",WOO_HI16_STA_1588_RX,WOO_HI_STA_1588_RX_DEF},
    {"woo_hi_rnaxi_interrupt_read",WOO_HI16_RNAXI_INTERRUPT_READ,WOO_HI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_hi_sta_dropped_svif",WOO_HI16_STA_DROPPED_SVIF,WOO_HI_STA_DROPPED_SVIF_DEF},
    {"woo_hi_sta_debug",WOO_HI16_STA_DEBUG,WOO_HI_STA_DEBUG_DEF},
    {"woo_hi_xe_STA_xg_pause",WOO_HI16_XE_STA_XG_PAUSE,WOO_HI_XE_STA_XG_PAUSE_DEF},
    {"woo_hi_xe_STA_xg_stats_rd_cache",WOO_HI16_XE_STA_XG_STATS_RD_CACHE,WOO_HI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_hi_ge_STA",WOO_HI16_GE_STA,WOO_HI_GE_STA_DEF},
    {"woo_hi_sta_stat_upper",WOO_HI16_STA_STAT_UPPER,WOO_HI_STA_STAT_UPPER_DEF},
    {"woo_hi_sta_xoff",WOO_HI16_STA_XOFF,WOO_HI_STA_XOFF_DEF},
    {"woo_hi_xe_STA_xg_rx_rs",WOO_HI16_XE_STA_XG_RX_RS,WOO_HI_XE_STA_XG_RX_RS_DEF},
    {"woo_hi_xe_STA_xg_spare",WOO_HI16_XE_STA_XG_SPARE,WOO_HI_XE_STA_XG_SPARE_DEF},
    {"woo_hi_sta_mbist",WOO_HI16_STA_MBIST,WOO_HI_STA_MBIST_DEF},
    {"woo_hi_ct_STA_mux_spare",WOO_HI16_CT_STA_MUX_SPARE,WOO_HI_CT_STA_MUX_SPARE_DEF},
    {"woo_hi_sta_1588_tx",WOO_HI16_STA_1588_TX,WOO_HI_STA_1588_TX_DEF},
    {"woo_hi_sta_err_addr",WOO_HI16_STA_ERR_ADDR,WOO_HI_STA_ERR_ADDR_DEF},
    {"woo_hi_ge_STA_spare",WOO_HI16_GE_STA_SPARE,WOO_HI_GE_STA_SPARE_DEF},
    {"woo_hi_ct_STA_utilization",WOO_HI16_CT_STA_UTILIZATION,WOO_HI_CT_STA_UTILIZATION_DEF},
    {"woo_hi_sta_arf_mbist",WOO_HI17_STA_ARF_MBIST,WOO_HI_STA_ARF_MBIST_DEF},
    {"woo_hi_sta_spare",WOO_HI17_STA_SPARE,WOO_HI_STA_SPARE_DEF},
    {"woo_hi_sta_xgmii_status",WOO_HI17_STA_XGMII_STATUS,WOO_HI_STA_XGMII_STATUS_DEF},
    {"woo_hi_sta_1588_rx",WOO_HI17_STA_1588_RX,WOO_HI_STA_1588_RX_DEF},
    {"woo_hi_rnaxi_interrupt_read",WOO_HI17_RNAXI_INTERRUPT_READ,WOO_HI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_hi_sta_dropped_svif",WOO_HI17_STA_DROPPED_SVIF,WOO_HI_STA_DROPPED_SVIF_DEF},
    {"woo_hi_sta_debug",WOO_HI17_STA_DEBUG,WOO_HI_STA_DEBUG_DEF},
    {"woo_hi_xe_STA_xg_pause",WOO_HI17_XE_STA_XG_PAUSE,WOO_HI_XE_STA_XG_PAUSE_DEF},
    {"woo_hi_xe_STA_xg_stats_rd_cache",WOO_HI17_XE_STA_XG_STATS_RD_CACHE,WOO_HI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_hi_ge_STA",WOO_HI17_GE_STA,WOO_HI_GE_STA_DEF},
    {"woo_hi_sta_stat_upper",WOO_HI17_STA_STAT_UPPER,WOO_HI_STA_STAT_UPPER_DEF},
    {"woo_hi_sta_xoff",WOO_HI17_STA_XOFF,WOO_HI_STA_XOFF_DEF},
    {"woo_hi_xe_STA_xg_rx_rs",WOO_HI17_XE_STA_XG_RX_RS,WOO_HI_XE_STA_XG_RX_RS_DEF},
    {"woo_hi_xe_STA_xg_spare",WOO_HI17_XE_STA_XG_SPARE,WOO_HI_XE_STA_XG_SPARE_DEF},
    {"woo_hi_sta_mbist",WOO_HI17_STA_MBIST,WOO_HI_STA_MBIST_DEF},
    {"woo_hi_ct_STA_mux_spare",WOO_HI17_CT_STA_MUX_SPARE,WOO_HI_CT_STA_MUX_SPARE_DEF},
    {"woo_hi_sta_1588_tx",WOO_HI17_STA_1588_TX,WOO_HI_STA_1588_TX_DEF},
    {"woo_hi_sta_err_addr",WOO_HI17_STA_ERR_ADDR,WOO_HI_STA_ERR_ADDR_DEF},
    {"woo_hi_ge_STA_spare",WOO_HI17_GE_STA_SPARE,WOO_HI_GE_STA_SPARE_DEF},
    {"woo_hi_ct_STA_utilization",WOO_HI17_CT_STA_UTILIZATION,WOO_HI_CT_STA_UTILIZATION_DEF},
    {"woo_hi_sta_arf_mbist",WOO_HI18_STA_ARF_MBIST,WOO_HI_STA_ARF_MBIST_DEF},
    {"woo_hi_sta_spare",WOO_HI18_STA_SPARE,WOO_HI_STA_SPARE_DEF},
    {"woo_hi_sta_xgmii_status",WOO_HI18_STA_XGMII_STATUS,WOO_HI_STA_XGMII_STATUS_DEF},
    {"woo_hi_sta_1588_rx",WOO_HI18_STA_1588_RX,WOO_HI_STA_1588_RX_DEF},
    {"woo_hi_rnaxi_interrupt_read",WOO_HI18_RNAXI_INTERRUPT_READ,WOO_HI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_hi_sta_dropped_svif",WOO_HI18_STA_DROPPED_SVIF,WOO_HI_STA_DROPPED_SVIF_DEF},
    {"woo_hi_sta_debug",WOO_HI18_STA_DEBUG,WOO_HI_STA_DEBUG_DEF},
    {"woo_hi_xe_STA_xg_pause",WOO_HI18_XE_STA_XG_PAUSE,WOO_HI_XE_STA_XG_PAUSE_DEF},
    {"woo_hi_xe_STA_xg_stats_rd_cache",WOO_HI18_XE_STA_XG_STATS_RD_CACHE,WOO_HI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_hi_ge_STA",WOO_HI18_GE_STA,WOO_HI_GE_STA_DEF},
    {"woo_hi_sta_stat_upper",WOO_HI18_STA_STAT_UPPER,WOO_HI_STA_STAT_UPPER_DEF},
    {"woo_hi_sta_xoff",WOO_HI18_STA_XOFF,WOO_HI_STA_XOFF_DEF},
    {"woo_hi_xe_STA_xg_rx_rs",WOO_HI18_XE_STA_XG_RX_RS,WOO_HI_XE_STA_XG_RX_RS_DEF},
    {"woo_hi_xe_STA_xg_spare",WOO_HI18_XE_STA_XG_SPARE,WOO_HI_XE_STA_XG_SPARE_DEF},
    {"woo_hi_sta_mbist",WOO_HI18_STA_MBIST,WOO_HI_STA_MBIST_DEF},
    {"woo_hi_ct_STA_mux_spare",WOO_HI18_CT_STA_MUX_SPARE,WOO_HI_CT_STA_MUX_SPARE_DEF},
    {"woo_hi_sta_1588_tx",WOO_HI18_STA_1588_TX,WOO_HI_STA_1588_TX_DEF},
    {"woo_hi_sta_err_addr",WOO_HI18_STA_ERR_ADDR,WOO_HI_STA_ERR_ADDR_DEF},
    {"woo_hi_ge_STA_spare",WOO_HI18_GE_STA_SPARE,WOO_HI_GE_STA_SPARE_DEF},
    {"woo_hi_ct_STA_utilization",WOO_HI18_CT_STA_UTILIZATION,WOO_HI_CT_STA_UTILIZATION_DEF},
    {"woo_hi_sta_arf_mbist",WOO_HI19_STA_ARF_MBIST,WOO_HI_STA_ARF_MBIST_DEF},
    {"woo_hi_sta_spare",WOO_HI19_STA_SPARE,WOO_HI_STA_SPARE_DEF},
    {"woo_hi_sta_xgmii_status",WOO_HI19_STA_XGMII_STATUS,WOO_HI_STA_XGMII_STATUS_DEF},
    {"woo_hi_sta_1588_rx",WOO_HI19_STA_1588_RX,WOO_HI_STA_1588_RX_DEF},
    {"woo_hi_rnaxi_interrupt_read",WOO_HI19_RNAXI_INTERRUPT_READ,WOO_HI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_hi_sta_dropped_svif",WOO_HI19_STA_DROPPED_SVIF,WOO_HI_STA_DROPPED_SVIF_DEF},
    {"woo_hi_sta_debug",WOO_HI19_STA_DEBUG,WOO_HI_STA_DEBUG_DEF},
    {"woo_hi_xe_STA_xg_pause",WOO_HI19_XE_STA_XG_PAUSE,WOO_HI_XE_STA_XG_PAUSE_DEF},
    {"woo_hi_xe_STA_xg_stats_rd_cache",WOO_HI19_XE_STA_XG_STATS_RD_CACHE,WOO_HI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_hi_ge_STA",WOO_HI19_GE_STA,WOO_HI_GE_STA_DEF},
    {"woo_hi_sta_stat_upper",WOO_HI19_STA_STAT_UPPER,WOO_HI_STA_STAT_UPPER_DEF},
    {"woo_hi_sta_xoff",WOO_HI19_STA_XOFF,WOO_HI_STA_XOFF_DEF},
    {"woo_hi_xe_STA_xg_rx_rs",WOO_HI19_XE_STA_XG_RX_RS,WOO_HI_XE_STA_XG_RX_RS_DEF},
    {"woo_hi_xe_STA_xg_spare",WOO_HI19_XE_STA_XG_SPARE,WOO_HI_XE_STA_XG_SPARE_DEF},
    {"woo_hi_sta_mbist",WOO_HI19_STA_MBIST,WOO_HI_STA_MBIST_DEF},
    {"woo_hi_ct_STA_mux_spare",WOO_HI19_CT_STA_MUX_SPARE,WOO_HI_CT_STA_MUX_SPARE_DEF},
    {"woo_hi_sta_1588_tx",WOO_HI19_STA_1588_TX,WOO_HI_STA_1588_TX_DEF},
    {"woo_hi_sta_err_addr",WOO_HI19_STA_ERR_ADDR,WOO_HI_STA_ERR_ADDR_DEF},
    {"woo_hi_ge_STA_spare",WOO_HI19_GE_STA_SPARE,WOO_HI_GE_STA_SPARE_DEF},
    {"woo_hi_ct_STA_utilization",WOO_HI19_CT_STA_UTILIZATION,WOO_HI_CT_STA_UTILIZATION_DEF},
    {"woo_hi_sta_arf_mbist",WOO_HI20_STA_ARF_MBIST,WOO_HI_STA_ARF_MBIST_DEF},
    {"woo_hi_sta_spare",WOO_HI20_STA_SPARE,WOO_HI_STA_SPARE_DEF},
    {"woo_hi_sta_xgmii_status",WOO_HI20_STA_XGMII_STATUS,WOO_HI_STA_XGMII_STATUS_DEF},
    {"woo_hi_sta_1588_rx",WOO_HI20_STA_1588_RX,WOO_HI_STA_1588_RX_DEF},
    {"woo_hi_rnaxi_interrupt_read",WOO_HI20_RNAXI_INTERRUPT_READ,WOO_HI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_hi_sta_dropped_svif",WOO_HI20_STA_DROPPED_SVIF,WOO_HI_STA_DROPPED_SVIF_DEF},
    {"woo_hi_sta_debug",WOO_HI20_STA_DEBUG,WOO_HI_STA_DEBUG_DEF},
    {"woo_hi_xe_STA_xg_pause",WOO_HI20_XE_STA_XG_PAUSE,WOO_HI_XE_STA_XG_PAUSE_DEF},
    {"woo_hi_xe_STA_xg_stats_rd_cache",WOO_HI20_XE_STA_XG_STATS_RD_CACHE,WOO_HI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_hi_ge_STA",WOO_HI20_GE_STA,WOO_HI_GE_STA_DEF},
    {"woo_hi_sta_stat_upper",WOO_HI20_STA_STAT_UPPER,WOO_HI_STA_STAT_UPPER_DEF},
    {"woo_hi_sta_xoff",WOO_HI20_STA_XOFF,WOO_HI_STA_XOFF_DEF},
    {"woo_hi_xe_STA_xg_rx_rs",WOO_HI20_XE_STA_XG_RX_RS,WOO_HI_XE_STA_XG_RX_RS_DEF},
    {"woo_hi_xe_STA_xg_spare",WOO_HI20_XE_STA_XG_SPARE,WOO_HI_XE_STA_XG_SPARE_DEF},
    {"woo_hi_sta_mbist",WOO_HI20_STA_MBIST,WOO_HI_STA_MBIST_DEF},
    {"woo_hi_ct_STA_mux_spare",WOO_HI20_CT_STA_MUX_SPARE,WOO_HI_CT_STA_MUX_SPARE_DEF},
    {"woo_hi_sta_1588_tx",WOO_HI20_STA_1588_TX,WOO_HI_STA_1588_TX_DEF},
    {"woo_hi_sta_err_addr",WOO_HI20_STA_ERR_ADDR,WOO_HI_STA_ERR_ADDR_DEF},
    {"woo_hi_ge_STA_spare",WOO_HI20_GE_STA_SPARE,WOO_HI_GE_STA_SPARE_DEF},
    {"woo_hi_ct_STA_utilization",WOO_HI20_CT_STA_UTILIZATION,WOO_HI_CT_STA_UTILIZATION_DEF},
    {"woo_hi_sta_arf_mbist",WOO_HI21_STA_ARF_MBIST,WOO_HI_STA_ARF_MBIST_DEF},
    {"woo_hi_sta_spare",WOO_HI21_STA_SPARE,WOO_HI_STA_SPARE_DEF},
    {"woo_hi_sta_xgmii_status",WOO_HI21_STA_XGMII_STATUS,WOO_HI_STA_XGMII_STATUS_DEF},
    {"woo_hi_sta_1588_rx",WOO_HI21_STA_1588_RX,WOO_HI_STA_1588_RX_DEF},
    {"woo_hi_rnaxi_interrupt_read",WOO_HI21_RNAXI_INTERRUPT_READ,WOO_HI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_hi_sta_dropped_svif",WOO_HI21_STA_DROPPED_SVIF,WOO_HI_STA_DROPPED_SVIF_DEF},
    {"woo_hi_sta_debug",WOO_HI21_STA_DEBUG,WOO_HI_STA_DEBUG_DEF},
    {"woo_hi_xe_STA_xg_pause",WOO_HI21_XE_STA_XG_PAUSE,WOO_HI_XE_STA_XG_PAUSE_DEF},
    {"woo_hi_xe_STA_xg_stats_rd_cache",WOO_HI21_XE_STA_XG_STATS_RD_CACHE,WOO_HI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_hi_ge_STA",WOO_HI21_GE_STA,WOO_HI_GE_STA_DEF},
    {"woo_hi_sta_stat_upper",WOO_HI21_STA_STAT_UPPER,WOO_HI_STA_STAT_UPPER_DEF},
    {"woo_hi_sta_xoff",WOO_HI21_STA_XOFF,WOO_HI_STA_XOFF_DEF},
    {"woo_hi_xe_STA_xg_rx_rs",WOO_HI21_XE_STA_XG_RX_RS,WOO_HI_XE_STA_XG_RX_RS_DEF},
    {"woo_hi_xe_STA_xg_spare",WOO_HI21_XE_STA_XG_SPARE,WOO_HI_XE_STA_XG_SPARE_DEF},
    {"woo_hi_sta_mbist",WOO_HI21_STA_MBIST,WOO_HI_STA_MBIST_DEF},
    {"woo_hi_ct_STA_mux_spare",WOO_HI21_CT_STA_MUX_SPARE,WOO_HI_CT_STA_MUX_SPARE_DEF},
    {"woo_hi_sta_1588_tx",WOO_HI21_STA_1588_TX,WOO_HI_STA_1588_TX_DEF},
    {"woo_hi_sta_err_addr",WOO_HI21_STA_ERR_ADDR,WOO_HI_STA_ERR_ADDR_DEF},
    {"woo_hi_ge_STA_spare",WOO_HI21_GE_STA_SPARE,WOO_HI_GE_STA_SPARE_DEF},
    {"woo_hi_ct_STA_utilization",WOO_HI21_CT_STA_UTILIZATION,WOO_HI_CT_STA_UTILIZATION_DEF},
    {"woo_hi_sta_arf_mbist",WOO_HI22_STA_ARF_MBIST,WOO_HI_STA_ARF_MBIST_DEF},
    {"woo_hi_sta_spare",WOO_HI22_STA_SPARE,WOO_HI_STA_SPARE_DEF},
    {"woo_hi_sta_xgmii_status",WOO_HI22_STA_XGMII_STATUS,WOO_HI_STA_XGMII_STATUS_DEF},
    {"woo_hi_sta_1588_rx",WOO_HI22_STA_1588_RX,WOO_HI_STA_1588_RX_DEF},
    {"woo_hi_rnaxi_interrupt_read",WOO_HI22_RNAXI_INTERRUPT_READ,WOO_HI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_hi_sta_dropped_svif",WOO_HI22_STA_DROPPED_SVIF,WOO_HI_STA_DROPPED_SVIF_DEF},
    {"woo_hi_sta_debug",WOO_HI22_STA_DEBUG,WOO_HI_STA_DEBUG_DEF},
    {"woo_hi_xe_STA_xg_pause",WOO_HI22_XE_STA_XG_PAUSE,WOO_HI_XE_STA_XG_PAUSE_DEF},
    {"woo_hi_xe_STA_xg_stats_rd_cache",WOO_HI22_XE_STA_XG_STATS_RD_CACHE,WOO_HI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_hi_ge_STA",WOO_HI22_GE_STA,WOO_HI_GE_STA_DEF},
    {"woo_hi_sta_stat_upper",WOO_HI22_STA_STAT_UPPER,WOO_HI_STA_STAT_UPPER_DEF},
    {"woo_hi_sta_xoff",WOO_HI22_STA_XOFF,WOO_HI_STA_XOFF_DEF},
    {"woo_hi_xe_STA_xg_rx_rs",WOO_HI22_XE_STA_XG_RX_RS,WOO_HI_XE_STA_XG_RX_RS_DEF},
    {"woo_hi_xe_STA_xg_spare",WOO_HI22_XE_STA_XG_SPARE,WOO_HI_XE_STA_XG_SPARE_DEF},
    {"woo_hi_sta_mbist",WOO_HI22_STA_MBIST,WOO_HI_STA_MBIST_DEF},
    {"woo_hi_ct_STA_mux_spare",WOO_HI22_CT_STA_MUX_SPARE,WOO_HI_CT_STA_MUX_SPARE_DEF},
    {"woo_hi_sta_1588_tx",WOO_HI22_STA_1588_TX,WOO_HI_STA_1588_TX_DEF},
    {"woo_hi_sta_err_addr",WOO_HI22_STA_ERR_ADDR,WOO_HI_STA_ERR_ADDR_DEF},
    {"woo_hi_ge_STA_spare",WOO_HI22_GE_STA_SPARE,WOO_HI_GE_STA_SPARE_DEF},
    {"woo_hi_ct_STA_utilization",WOO_HI22_CT_STA_UTILIZATION,WOO_HI_CT_STA_UTILIZATION_DEF},
    {"woo_hi_sta_arf_mbist",WOO_HI23_STA_ARF_MBIST,WOO_HI_STA_ARF_MBIST_DEF},
    {"woo_hi_sta_spare",WOO_HI23_STA_SPARE,WOO_HI_STA_SPARE_DEF},
    {"woo_hi_sta_xgmii_status",WOO_HI23_STA_XGMII_STATUS,WOO_HI_STA_XGMII_STATUS_DEF},
    {"woo_hi_sta_1588_rx",WOO_HI23_STA_1588_RX,WOO_HI_STA_1588_RX_DEF},
    {"woo_hi_rnaxi_interrupt_read",WOO_HI23_RNAXI_INTERRUPT_READ,WOO_HI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_hi_sta_dropped_svif",WOO_HI23_STA_DROPPED_SVIF,WOO_HI_STA_DROPPED_SVIF_DEF},
    {"woo_hi_sta_debug",WOO_HI23_STA_DEBUG,WOO_HI_STA_DEBUG_DEF},
    {"woo_hi_xe_STA_xg_pause",WOO_HI23_XE_STA_XG_PAUSE,WOO_HI_XE_STA_XG_PAUSE_DEF},
    {"woo_hi_xe_STA_xg_stats_rd_cache",WOO_HI23_XE_STA_XG_STATS_RD_CACHE,WOO_HI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_hi_ge_STA",WOO_HI23_GE_STA,WOO_HI_GE_STA_DEF},
    {"woo_hi_sta_stat_upper",WOO_HI23_STA_STAT_UPPER,WOO_HI_STA_STAT_UPPER_DEF},
    {"woo_hi_sta_xoff",WOO_HI23_STA_XOFF,WOO_HI_STA_XOFF_DEF},
    {"woo_hi_xe_STA_xg_rx_rs",WOO_HI23_XE_STA_XG_RX_RS,WOO_HI_XE_STA_XG_RX_RS_DEF},
    {"woo_hi_xe_STA_xg_spare",WOO_HI23_XE_STA_XG_SPARE,WOO_HI_XE_STA_XG_SPARE_DEF},
    {"woo_hi_sta_mbist",WOO_HI23_STA_MBIST,WOO_HI_STA_MBIST_DEF},
    {"woo_hi_ct_STA_mux_spare",WOO_HI23_CT_STA_MUX_SPARE,WOO_HI_CT_STA_MUX_SPARE_DEF},
    {"woo_hi_sta_1588_tx",WOO_HI23_STA_1588_TX,WOO_HI_STA_1588_TX_DEF},
    {"woo_hi_sta_err_addr",WOO_HI23_STA_ERR_ADDR,WOO_HI_STA_ERR_ADDR_DEF},
    {"woo_hi_ge_STA_spare",WOO_HI23_GE_STA_SPARE,WOO_HI_GE_STA_SPARE_DEF},
    {"woo_hi_ct_STA_utilization",WOO_HI23_CT_STA_UTILIZATION,WOO_HI_CT_STA_UTILIZATION_DEF},
    {"woo_hi_sta_arf_mbist",WOO_HI24_STA_ARF_MBIST,WOO_HI_STA_ARF_MBIST_DEF},
    {"woo_hi_sta_spare",WOO_HI24_STA_SPARE,WOO_HI_STA_SPARE_DEF},
    {"woo_hi_sta_xgmii_status",WOO_HI24_STA_XGMII_STATUS,WOO_HI_STA_XGMII_STATUS_DEF},
    {"woo_hi_sta_1588_rx",WOO_HI24_STA_1588_RX,WOO_HI_STA_1588_RX_DEF},
    {"woo_hi_rnaxi_interrupt_read",WOO_HI24_RNAXI_INTERRUPT_READ,WOO_HI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_hi_sta_dropped_svif",WOO_HI24_STA_DROPPED_SVIF,WOO_HI_STA_DROPPED_SVIF_DEF},
    {"woo_hi_sta_debug",WOO_HI24_STA_DEBUG,WOO_HI_STA_DEBUG_DEF},
    {"woo_hi_xe_STA_xg_pause",WOO_HI24_XE_STA_XG_PAUSE,WOO_HI_XE_STA_XG_PAUSE_DEF},
    {"woo_hi_xe_STA_xg_stats_rd_cache",WOO_HI24_XE_STA_XG_STATS_RD_CACHE,WOO_HI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_hi_ge_STA",WOO_HI24_GE_STA,WOO_HI_GE_STA_DEF},
    {"woo_hi_sta_stat_upper",WOO_HI24_STA_STAT_UPPER,WOO_HI_STA_STAT_UPPER_DEF},
    {"woo_hi_sta_xoff",WOO_HI24_STA_XOFF,WOO_HI_STA_XOFF_DEF},
    {"woo_hi_xe_STA_xg_rx_rs",WOO_HI24_XE_STA_XG_RX_RS,WOO_HI_XE_STA_XG_RX_RS_DEF},
    {"woo_hi_xe_STA_xg_spare",WOO_HI24_XE_STA_XG_SPARE,WOO_HI_XE_STA_XG_SPARE_DEF},
    {"woo_hi_sta_mbist",WOO_HI24_STA_MBIST,WOO_HI_STA_MBIST_DEF},
    {"woo_hi_ct_STA_mux_spare",WOO_HI24_CT_STA_MUX_SPARE,WOO_HI_CT_STA_MUX_SPARE_DEF},
    {"woo_hi_sta_1588_tx",WOO_HI24_STA_1588_TX,WOO_HI_STA_1588_TX_DEF},
    {"woo_hi_sta_err_addr",WOO_HI24_STA_ERR_ADDR,WOO_HI_STA_ERR_ADDR_DEF},
    {"woo_hi_ge_STA_spare",WOO_HI24_GE_STA_SPARE,WOO_HI_GE_STA_SPARE_DEF},
    {"woo_hi_ct_STA_utilization",WOO_HI24_CT_STA_UTILIZATION,WOO_HI_CT_STA_UTILIZATION_DEF},
    {"woo_hi_sta_arf_mbist",WOO_HI25_STA_ARF_MBIST,WOO_HI_STA_ARF_MBIST_DEF},
    {"woo_hi_sta_spare",WOO_HI25_STA_SPARE,WOO_HI_STA_SPARE_DEF},
    {"woo_hi_sta_xgmii_status",WOO_HI25_STA_XGMII_STATUS,WOO_HI_STA_XGMII_STATUS_DEF},
    {"woo_hi_sta_1588_rx",WOO_HI25_STA_1588_RX,WOO_HI_STA_1588_RX_DEF},
    {"woo_hi_rnaxi_interrupt_read",WOO_HI25_RNAXI_INTERRUPT_READ,WOO_HI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_hi_sta_dropped_svif",WOO_HI25_STA_DROPPED_SVIF,WOO_HI_STA_DROPPED_SVIF_DEF},
    {"woo_hi_sta_debug",WOO_HI25_STA_DEBUG,WOO_HI_STA_DEBUG_DEF},
    {"woo_hi_xe_STA_xg_pause",WOO_HI25_XE_STA_XG_PAUSE,WOO_HI_XE_STA_XG_PAUSE_DEF},
    {"woo_hi_xe_STA_xg_stats_rd_cache",WOO_HI25_XE_STA_XG_STATS_RD_CACHE,WOO_HI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_hi_ge_STA",WOO_HI25_GE_STA,WOO_HI_GE_STA_DEF},
    {"woo_hi_sta_stat_upper",WOO_HI25_STA_STAT_UPPER,WOO_HI_STA_STAT_UPPER_DEF},
    {"woo_hi_sta_xoff",WOO_HI25_STA_XOFF,WOO_HI_STA_XOFF_DEF},
    {"woo_hi_xe_STA_xg_rx_rs",WOO_HI25_XE_STA_XG_RX_RS,WOO_HI_XE_STA_XG_RX_RS_DEF},
    {"woo_hi_xe_STA_xg_spare",WOO_HI25_XE_STA_XG_SPARE,WOO_HI_XE_STA_XG_SPARE_DEF},
    {"woo_hi_sta_mbist",WOO_HI25_STA_MBIST,WOO_HI_STA_MBIST_DEF},
    {"woo_hi_ct_STA_mux_spare",WOO_HI25_CT_STA_MUX_SPARE,WOO_HI_CT_STA_MUX_SPARE_DEF},
    {"woo_hi_sta_1588_tx",WOO_HI25_STA_1588_TX,WOO_HI_STA_1588_TX_DEF},
    {"woo_hi_sta_err_addr",WOO_HI25_STA_ERR_ADDR,WOO_HI_STA_ERR_ADDR_DEF},
    {"woo_hi_ge_STA_spare",WOO_HI25_GE_STA_SPARE,WOO_HI_GE_STA_SPARE_DEF},
    {"woo_hi_ct_STA_utilization",WOO_HI25_CT_STA_UTILIZATION,WOO_HI_CT_STA_UTILIZATION_DEF},
    {"woo_hi_sta_arf_mbist",WOO_HI26_STA_ARF_MBIST,WOO_HI_STA_ARF_MBIST_DEF},
    {"woo_hi_sta_spare",WOO_HI26_STA_SPARE,WOO_HI_STA_SPARE_DEF},
    {"woo_hi_sta_xgmii_status",WOO_HI26_STA_XGMII_STATUS,WOO_HI_STA_XGMII_STATUS_DEF},
    {"woo_hi_sta_1588_rx",WOO_HI26_STA_1588_RX,WOO_HI_STA_1588_RX_DEF},
    {"woo_hi_rnaxi_interrupt_read",WOO_HI26_RNAXI_INTERRUPT_READ,WOO_HI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_hi_sta_dropped_svif",WOO_HI26_STA_DROPPED_SVIF,WOO_HI_STA_DROPPED_SVIF_DEF},
    {"woo_hi_sta_debug",WOO_HI26_STA_DEBUG,WOO_HI_STA_DEBUG_DEF},
    {"woo_hi_xe_STA_xg_pause",WOO_HI26_XE_STA_XG_PAUSE,WOO_HI_XE_STA_XG_PAUSE_DEF},
    {"woo_hi_xe_STA_xg_stats_rd_cache",WOO_HI26_XE_STA_XG_STATS_RD_CACHE,WOO_HI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_hi_ge_STA",WOO_HI26_GE_STA,WOO_HI_GE_STA_DEF},
    {"woo_hi_sta_stat_upper",WOO_HI26_STA_STAT_UPPER,WOO_HI_STA_STAT_UPPER_DEF},
    {"woo_hi_sta_xoff",WOO_HI26_STA_XOFF,WOO_HI_STA_XOFF_DEF},
    {"woo_hi_xe_STA_xg_rx_rs",WOO_HI26_XE_STA_XG_RX_RS,WOO_HI_XE_STA_XG_RX_RS_DEF},
    {"woo_hi_xe_STA_xg_spare",WOO_HI26_XE_STA_XG_SPARE,WOO_HI_XE_STA_XG_SPARE_DEF},
    {"woo_hi_sta_mbist",WOO_HI26_STA_MBIST,WOO_HI_STA_MBIST_DEF},
    {"woo_hi_ct_STA_mux_spare",WOO_HI26_CT_STA_MUX_SPARE,WOO_HI_CT_STA_MUX_SPARE_DEF},
    {"woo_hi_sta_1588_tx",WOO_HI26_STA_1588_TX,WOO_HI_STA_1588_TX_DEF},
    {"woo_hi_sta_err_addr",WOO_HI26_STA_ERR_ADDR,WOO_HI_STA_ERR_ADDR_DEF},
    {"woo_hi_ge_STA_spare",WOO_HI26_GE_STA_SPARE,WOO_HI_GE_STA_SPARE_DEF},
    {"woo_hi_ct_STA_utilization",WOO_HI26_CT_STA_UTILIZATION,WOO_HI_CT_STA_UTILIZATION_DEF},
    {"woo_hi_sta_arf_mbist",WOO_HI27_STA_ARF_MBIST,WOO_HI_STA_ARF_MBIST_DEF},
    {"woo_hi_sta_spare",WOO_HI27_STA_SPARE,WOO_HI_STA_SPARE_DEF},
    {"woo_hi_sta_xgmii_status",WOO_HI27_STA_XGMII_STATUS,WOO_HI_STA_XGMII_STATUS_DEF},
    {"woo_hi_sta_1588_rx",WOO_HI27_STA_1588_RX,WOO_HI_STA_1588_RX_DEF},
    {"woo_hi_rnaxi_interrupt_read",WOO_HI27_RNAXI_INTERRUPT_READ,WOO_HI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_hi_sta_dropped_svif",WOO_HI27_STA_DROPPED_SVIF,WOO_HI_STA_DROPPED_SVIF_DEF},
    {"woo_hi_sta_debug",WOO_HI27_STA_DEBUG,WOO_HI_STA_DEBUG_DEF},
    {"woo_hi_xe_STA_xg_pause",WOO_HI27_XE_STA_XG_PAUSE,WOO_HI_XE_STA_XG_PAUSE_DEF},
    {"woo_hi_xe_STA_xg_stats_rd_cache",WOO_HI27_XE_STA_XG_STATS_RD_CACHE,WOO_HI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_hi_ge_STA",WOO_HI27_GE_STA,WOO_HI_GE_STA_DEF},
    {"woo_hi_sta_stat_upper",WOO_HI27_STA_STAT_UPPER,WOO_HI_STA_STAT_UPPER_DEF},
    {"woo_hi_sta_xoff",WOO_HI27_STA_XOFF,WOO_HI_STA_XOFF_DEF},
    {"woo_hi_xe_STA_xg_rx_rs",WOO_HI27_XE_STA_XG_RX_RS,WOO_HI_XE_STA_XG_RX_RS_DEF},
    {"woo_hi_xe_STA_xg_spare",WOO_HI27_XE_STA_XG_SPARE,WOO_HI_XE_STA_XG_SPARE_DEF},
    {"woo_hi_sta_mbist",WOO_HI27_STA_MBIST,WOO_HI_STA_MBIST_DEF},
    {"woo_hi_ct_STA_mux_spare",WOO_HI27_CT_STA_MUX_SPARE,WOO_HI_CT_STA_MUX_SPARE_DEF},
    {"woo_hi_sta_1588_tx",WOO_HI27_STA_1588_TX,WOO_HI_STA_1588_TX_DEF},
    {"woo_hi_sta_err_addr",WOO_HI27_STA_ERR_ADDR,WOO_HI_STA_ERR_ADDR_DEF},
    {"woo_hi_ge_STA_spare",WOO_HI27_GE_STA_SPARE,WOO_HI_GE_STA_SPARE_DEF},
    {"woo_hi_ct_STA_utilization",WOO_HI27_CT_STA_UTILIZATION,WOO_HI_CT_STA_UTILIZATION_DEF},
    {"woo_hi_sta_arf_mbist",WOO_HI28_STA_ARF_MBIST,WOO_HI_STA_ARF_MBIST_DEF},
    {"woo_hi_sta_spare",WOO_HI28_STA_SPARE,WOO_HI_STA_SPARE_DEF},
    {"woo_hi_sta_xgmii_status",WOO_HI28_STA_XGMII_STATUS,WOO_HI_STA_XGMII_STATUS_DEF},
    {"woo_hi_sta_1588_rx",WOO_HI28_STA_1588_RX,WOO_HI_STA_1588_RX_DEF},
    {"woo_hi_rnaxi_interrupt_read",WOO_HI28_RNAXI_INTERRUPT_READ,WOO_HI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_hi_sta_dropped_svif",WOO_HI28_STA_DROPPED_SVIF,WOO_HI_STA_DROPPED_SVIF_DEF},
    {"woo_hi_sta_debug",WOO_HI28_STA_DEBUG,WOO_HI_STA_DEBUG_DEF},
    {"woo_hi_xe_STA_xg_pause",WOO_HI28_XE_STA_XG_PAUSE,WOO_HI_XE_STA_XG_PAUSE_DEF},
    {"woo_hi_xe_STA_xg_stats_rd_cache",WOO_HI28_XE_STA_XG_STATS_RD_CACHE,WOO_HI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_hi_ge_STA",WOO_HI28_GE_STA,WOO_HI_GE_STA_DEF},
    {"woo_hi_sta_stat_upper",WOO_HI28_STA_STAT_UPPER,WOO_HI_STA_STAT_UPPER_DEF},
    {"woo_hi_sta_xoff",WOO_HI28_STA_XOFF,WOO_HI_STA_XOFF_DEF},
    {"woo_hi_xe_STA_xg_rx_rs",WOO_HI28_XE_STA_XG_RX_RS,WOO_HI_XE_STA_XG_RX_RS_DEF},
    {"woo_hi_xe_STA_xg_spare",WOO_HI28_XE_STA_XG_SPARE,WOO_HI_XE_STA_XG_SPARE_DEF},
    {"woo_hi_sta_mbist",WOO_HI28_STA_MBIST,WOO_HI_STA_MBIST_DEF},
    {"woo_hi_ct_STA_mux_spare",WOO_HI28_CT_STA_MUX_SPARE,WOO_HI_CT_STA_MUX_SPARE_DEF},
    {"woo_hi_sta_1588_tx",WOO_HI28_STA_1588_TX,WOO_HI_STA_1588_TX_DEF},
    {"woo_hi_sta_err_addr",WOO_HI28_STA_ERR_ADDR,WOO_HI_STA_ERR_ADDR_DEF},
    {"woo_hi_ge_STA_spare",WOO_HI28_GE_STA_SPARE,WOO_HI_GE_STA_SPARE_DEF},
    {"woo_hi_ct_STA_utilization",WOO_HI28_CT_STA_UTILIZATION,WOO_HI_CT_STA_UTILIZATION_DEF},
    {"woo_hi_sta_arf_mbist",WOO_HI29_STA_ARF_MBIST,WOO_HI_STA_ARF_MBIST_DEF},
    {"woo_hi_sta_spare",WOO_HI29_STA_SPARE,WOO_HI_STA_SPARE_DEF},
    {"woo_hi_sta_xgmii_status",WOO_HI29_STA_XGMII_STATUS,WOO_HI_STA_XGMII_STATUS_DEF},
    {"woo_hi_sta_1588_rx",WOO_HI29_STA_1588_RX,WOO_HI_STA_1588_RX_DEF},
    {"woo_hi_rnaxi_interrupt_read",WOO_HI29_RNAXI_INTERRUPT_READ,WOO_HI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_hi_sta_dropped_svif",WOO_HI29_STA_DROPPED_SVIF,WOO_HI_STA_DROPPED_SVIF_DEF},
    {"woo_hi_sta_debug",WOO_HI29_STA_DEBUG,WOO_HI_STA_DEBUG_DEF},
    {"woo_hi_xe_STA_xg_pause",WOO_HI29_XE_STA_XG_PAUSE,WOO_HI_XE_STA_XG_PAUSE_DEF},
    {"woo_hi_xe_STA_xg_stats_rd_cache",WOO_HI29_XE_STA_XG_STATS_RD_CACHE,WOO_HI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_hi_ge_STA",WOO_HI29_GE_STA,WOO_HI_GE_STA_DEF},
    {"woo_hi_sta_stat_upper",WOO_HI29_STA_STAT_UPPER,WOO_HI_STA_STAT_UPPER_DEF},
    {"woo_hi_sta_xoff",WOO_HI29_STA_XOFF,WOO_HI_STA_XOFF_DEF},
    {"woo_hi_xe_STA_xg_rx_rs",WOO_HI29_XE_STA_XG_RX_RS,WOO_HI_XE_STA_XG_RX_RS_DEF},
    {"woo_hi_xe_STA_xg_spare",WOO_HI29_XE_STA_XG_SPARE,WOO_HI_XE_STA_XG_SPARE_DEF},
    {"woo_hi_sta_mbist",WOO_HI29_STA_MBIST,WOO_HI_STA_MBIST_DEF},
    {"woo_hi_ct_STA_mux_spare",WOO_HI29_CT_STA_MUX_SPARE,WOO_HI_CT_STA_MUX_SPARE_DEF},
    {"woo_hi_sta_1588_tx",WOO_HI29_STA_1588_TX,WOO_HI_STA_1588_TX_DEF},
    {"woo_hi_sta_err_addr",WOO_HI29_STA_ERR_ADDR,WOO_HI_STA_ERR_ADDR_DEF},
    {"woo_hi_ge_STA_spare",WOO_HI29_GE_STA_SPARE,WOO_HI_GE_STA_SPARE_DEF},
    {"woo_hi_ct_STA_utilization",WOO_HI29_CT_STA_UTILIZATION,WOO_HI_CT_STA_UTILIZATION_DEF},
    {"woo_hi_sta_arf_mbist",WOO_HI30_STA_ARF_MBIST,WOO_HI_STA_ARF_MBIST_DEF},
    {"woo_hi_sta_spare",WOO_HI30_STA_SPARE,WOO_HI_STA_SPARE_DEF},
    {"woo_hi_sta_xgmii_status",WOO_HI30_STA_XGMII_STATUS,WOO_HI_STA_XGMII_STATUS_DEF},
    {"woo_hi_sta_1588_rx",WOO_HI30_STA_1588_RX,WOO_HI_STA_1588_RX_DEF},
    {"woo_hi_rnaxi_interrupt_read",WOO_HI30_RNAXI_INTERRUPT_READ,WOO_HI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_hi_sta_dropped_svif",WOO_HI30_STA_DROPPED_SVIF,WOO_HI_STA_DROPPED_SVIF_DEF},
    {"woo_hi_sta_debug",WOO_HI30_STA_DEBUG,WOO_HI_STA_DEBUG_DEF},
    {"woo_hi_xe_STA_xg_pause",WOO_HI30_XE_STA_XG_PAUSE,WOO_HI_XE_STA_XG_PAUSE_DEF},
    {"woo_hi_xe_STA_xg_stats_rd_cache",WOO_HI30_XE_STA_XG_STATS_RD_CACHE,WOO_HI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_hi_ge_STA",WOO_HI30_GE_STA,WOO_HI_GE_STA_DEF},
    {"woo_hi_sta_stat_upper",WOO_HI30_STA_STAT_UPPER,WOO_HI_STA_STAT_UPPER_DEF},
    {"woo_hi_sta_xoff",WOO_HI30_STA_XOFF,WOO_HI_STA_XOFF_DEF},
    {"woo_hi_xe_STA_xg_rx_rs",WOO_HI30_XE_STA_XG_RX_RS,WOO_HI_XE_STA_XG_RX_RS_DEF},
    {"woo_hi_xe_STA_xg_spare",WOO_HI30_XE_STA_XG_SPARE,WOO_HI_XE_STA_XG_SPARE_DEF},
    {"woo_hi_sta_mbist",WOO_HI30_STA_MBIST,WOO_HI_STA_MBIST_DEF},
    {"woo_hi_ct_STA_mux_spare",WOO_HI30_CT_STA_MUX_SPARE,WOO_HI_CT_STA_MUX_SPARE_DEF},
    {"woo_hi_sta_1588_tx",WOO_HI30_STA_1588_TX,WOO_HI_STA_1588_TX_DEF},
    {"woo_hi_sta_err_addr",WOO_HI30_STA_ERR_ADDR,WOO_HI_STA_ERR_ADDR_DEF},
    {"woo_hi_ge_STA_spare",WOO_HI30_GE_STA_SPARE,WOO_HI_GE_STA_SPARE_DEF},
    {"woo_hi_ct_STA_utilization",WOO_HI30_CT_STA_UTILIZATION,WOO_HI_CT_STA_UTILIZATION_DEF},
    {"woo_hi_sta_arf_mbist",WOO_HI31_STA_ARF_MBIST,WOO_HI_STA_ARF_MBIST_DEF},
    {"woo_hi_sta_spare",WOO_HI31_STA_SPARE,WOO_HI_STA_SPARE_DEF},
    {"woo_hi_sta_xgmii_status",WOO_HI31_STA_XGMII_STATUS,WOO_HI_STA_XGMII_STATUS_DEF},
    {"woo_hi_sta_1588_rx",WOO_HI31_STA_1588_RX,WOO_HI_STA_1588_RX_DEF},
    {"woo_hi_rnaxi_interrupt_read",WOO_HI31_RNAXI_INTERRUPT_READ,WOO_HI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_hi_sta_dropped_svif",WOO_HI31_STA_DROPPED_SVIF,WOO_HI_STA_DROPPED_SVIF_DEF},
    {"woo_hi_sta_debug",WOO_HI31_STA_DEBUG,WOO_HI_STA_DEBUG_DEF},
    {"woo_hi_xe_STA_xg_pause",WOO_HI31_XE_STA_XG_PAUSE,WOO_HI_XE_STA_XG_PAUSE_DEF},
    {"woo_hi_xe_STA_xg_stats_rd_cache",WOO_HI31_XE_STA_XG_STATS_RD_CACHE,WOO_HI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_hi_ge_STA",WOO_HI31_GE_STA,WOO_HI_GE_STA_DEF},
    {"woo_hi_sta_stat_upper",WOO_HI31_STA_STAT_UPPER,WOO_HI_STA_STAT_UPPER_DEF},
    {"woo_hi_sta_xoff",WOO_HI31_STA_XOFF,WOO_HI_STA_XOFF_DEF},
    {"woo_hi_xe_STA_xg_rx_rs",WOO_HI31_XE_STA_XG_RX_RS,WOO_HI_XE_STA_XG_RX_RS_DEF},
    {"woo_hi_xe_STA_xg_spare",WOO_HI31_XE_STA_XG_SPARE,WOO_HI_XE_STA_XG_SPARE_DEF},
    {"woo_hi_sta_mbist",WOO_HI31_STA_MBIST,WOO_HI_STA_MBIST_DEF},
    {"woo_hi_ct_STA_mux_spare",WOO_HI31_CT_STA_MUX_SPARE,WOO_HI_CT_STA_MUX_SPARE_DEF},
    {"woo_hi_sta_1588_tx",WOO_HI31_STA_1588_TX,WOO_HI_STA_1588_TX_DEF},
    {"woo_hi_sta_err_addr",WOO_HI31_STA_ERR_ADDR,WOO_HI_STA_ERR_ADDR_DEF},
    {"woo_hi_ge_STA_spare",WOO_HI31_GE_STA_SPARE,WOO_HI_GE_STA_SPARE_DEF},
    {"woo_hi_ct_STA_utilization",WOO_HI31_CT_STA_UTILIZATION,WOO_HI_CT_STA_UTILIZATION_DEF},
    {"woo_ss_sta_frh6_port8",WOO_SS0_STA_FRH6_PORT8,WOO_SS_STA_FRH6_PORT8_DEF},
    {"woo_ss_sta_frh3_port2",WOO_SS0_STA_FRH3_PORT2,WOO_SS_STA_FRH3_PORT2_DEF},
    {"woo_ss_sta_frh7_port0",WOO_SS0_STA_FRH7_PORT0,WOO_SS_STA_FRH7_PORT0_DEF},
    {"woo_ss_sta_frh7_port3",WOO_SS0_STA_FRH7_PORT3,WOO_SS_STA_FRH7_PORT3_DEF},
    {"woo_ss_sta_frh5_port2",WOO_SS0_STA_FRH5_PORT2,WOO_SS_STA_FRH5_PORT2_DEF},
    {"woo_ss_sta_mcast7",WOO_SS0_STA_MCAST7,WOO_SS_STA_MCAST7_DEF},
    {"woo_ss_sta_frh0_port5",WOO_SS0_STA_FRH0_PORT5,WOO_SS_STA_FRH0_PORT5_DEF},
    {"woo_ss_sta_cntl_mem_ecc",WOO_SS0_STA_CNTL_MEM_ECC,WOO_SS_STA_CNTL_MEM_ECC_DEF},
    {"woo_ss_sta_frh3_port6",WOO_SS0_STA_FRH3_PORT6,WOO_SS_STA_FRH3_PORT6_DEF},
    {"woo_ss_sta_mm0_ecc",WOO_SS0_STA_MM0_ECC,WOO_SS_STA_MM0_ECC_DEF},
    {"woo_ss_sta_frh4_port2",WOO_SS0_STA_FRH4_PORT2,WOO_SS_STA_FRH4_PORT2_DEF},
    {"woo_ss_sta_mcast2",WOO_SS0_STA_MCAST2,WOO_SS_STA_MCAST2_DEF},
    {"woo_ss_sta_frh5_port1",WOO_SS0_STA_FRH5_PORT1,WOO_SS_STA_FRH5_PORT1_DEF},
    {"woo_ss_sta_mcast0",WOO_SS0_STA_MCAST0,WOO_SS_STA_MCAST0_DEF},
    {"woo_ss_sta_frh5_port6",WOO_SS0_STA_FRH5_PORT6,WOO_SS_STA_FRH5_PORT6_DEF},
    {"woo_ss_sta_frh5_port8",WOO_SS0_STA_FRH5_PORT8,WOO_SS_STA_FRH5_PORT8_DEF},
    {"woo_ss_sta_frh1_port5",WOO_SS0_STA_FRH1_PORT5,WOO_SS_STA_FRH1_PORT5_DEF},
    {"woo_ss_sta_frh1_port3",WOO_SS0_STA_FRH1_PORT3,WOO_SS_STA_FRH1_PORT3_DEF},
    {"woo_ss_sta_frh0_port6",WOO_SS0_STA_FRH0_PORT6,WOO_SS_STA_FRH0_PORT6_DEF},
    {"woo_ss_sta_frh0_port8",WOO_SS0_STA_FRH0_PORT8,WOO_SS_STA_FRH0_PORT8_DEF},
    {"woo_ss_sta_frh4_port4",WOO_SS0_STA_FRH4_PORT4,WOO_SS_STA_FRH4_PORT4_DEF},
    {"woo_ss_sta_mcast6",WOO_SS0_STA_MCAST6,WOO_SS_STA_MCAST6_DEF},
    {"woo_ss_sta_frh2_port4",WOO_SS0_STA_FRH2_PORT4,WOO_SS_STA_FRH2_PORT4_DEF},
    {"woo_ss_sta_frh0_port1",WOO_SS0_STA_FRH0_PORT1,WOO_SS_STA_FRH0_PORT1_DEF},
    {"woo_ss_sta_mm1_ecc",WOO_SS0_STA_MM1_ECC,WOO_SS_STA_MM1_ECC_DEF},
    {"woo_ss_sta_frh7_port4",WOO_SS0_STA_FRH7_PORT4,WOO_SS_STA_FRH7_PORT4_DEF},
    {"woo_ss_sta_mcast8",WOO_SS0_STA_MCAST8,WOO_SS_STA_MCAST8_DEF},
    {"woo_ss_sta_frh7_port1",WOO_SS0_STA_FRH7_PORT1,WOO_SS_STA_FRH7_PORT1_DEF},
    {"woo_ss_sta_frh2_port6",WOO_SS0_STA_FRH2_PORT6,WOO_SS_STA_FRH2_PORT6_DEF},
    {"woo_ss_sta_frh5_port3",WOO_SS0_STA_FRH5_PORT3,WOO_SS_STA_FRH5_PORT3_DEF},
    {"woo_ss_sta_frh6_port5",WOO_SS0_STA_FRH6_PORT5,WOO_SS_STA_FRH6_PORT5_DEF},
    {"woo_ss_sta_frh3_port3",WOO_SS0_STA_FRH3_PORT3,WOO_SS_STA_FRH3_PORT3_DEF},
    {"woo_ss_sta_frh3_port7",WOO_SS0_STA_FRH3_PORT7,WOO_SS_STA_FRH3_PORT7_DEF},
    {"woo_ss_sta_td",WOO_SS0_STA_TD,WOO_SS_STA_TD_DEF},
    {"woo_ss_sta_mcast3",WOO_SS0_STA_MCAST3,WOO_SS_STA_MCAST3_DEF},
    {"woo_ss_sta_frh2_port1",WOO_SS0_STA_FRH2_PORT1,WOO_SS_STA_FRH2_PORT1_DEF},
    {"woo_ss_sta_frh6_port0",WOO_SS0_STA_FRH6_PORT0,WOO_SS_STA_FRH6_PORT0_DEF},
    {"woo_ss_sta_frh5_port7",WOO_SS0_STA_FRH5_PORT7,WOO_SS_STA_FRH5_PORT7_DEF},
    {"woo_ss_sta_frh1_port4",WOO_SS0_STA_FRH1_PORT4,WOO_SS_STA_FRH1_PORT4_DEF},
    {"woo_ss_sta_frh1_port6",WOO_SS0_STA_FRH1_PORT6,WOO_SS_STA_FRH1_PORT6_DEF},
    {"woo_ss_sta_frh0_port3",WOO_SS0_STA_FRH0_PORT3,WOO_SS_STA_FRH0_PORT3_DEF},
    {"woo_ss_sta_frh0_port7",WOO_SS0_STA_FRH0_PORT7,WOO_SS_STA_FRH0_PORT7_DEF},
    {"woo_ss_sta_frh2_port0",WOO_SS0_STA_FRH2_PORT0,WOO_SS_STA_FRH2_PORT0_DEF},
    {"woo_ss_sta_frh3_port1",WOO_SS0_STA_FRH3_PORT1,WOO_SS_STA_FRH3_PORT1_DEF},
    {"woo_ss_sta_frh0_port2",WOO_SS0_STA_FRH0_PORT2,WOO_SS_STA_FRH0_PORT2_DEF},
    {"woo_ss_sta_frh6_port6",WOO_SS0_STA_FRH6_PORT6,WOO_SS_STA_FRH6_PORT6_DEF},
    {"woo_ss_sta_mbist",WOO_SS0_STA_MBIST,WOO_SS_STA_MBIST_DEF},
    {"woo_ss_sta_frh2_port5",WOO_SS0_STA_FRH2_PORT5,WOO_SS_STA_FRH2_PORT5_DEF},
    {"woo_ss_sta_debug",WOO_SS0_STA_DEBUG,WOO_SS_STA_DEBUG_DEF},
    {"woo_ss_sta_frh4_port5",WOO_SS0_STA_FRH4_PORT5,WOO_SS_STA_FRH4_PORT5_DEF},
    {"woo_ss_sta_frh4_port6",WOO_SS0_STA_FRH4_PORT6,WOO_SS_STA_FRH4_PORT6_DEF},
    {"woo_ss_sta_frh6_port1",WOO_SS0_STA_FRH6_PORT1,WOO_SS_STA_FRH6_PORT1_DEF},
    {"woo_ss_sta_frh4_port0",WOO_SS0_STA_FRH4_PORT0,WOO_SS_STA_FRH4_PORT0_DEF},
    {"woo_ss_sta_frh3_port4",WOO_SS0_STA_FRH3_PORT4,WOO_SS_STA_FRH3_PORT4_DEF},
    {"woo_ss_sta_frh2_port7",WOO_SS0_STA_FRH2_PORT7,WOO_SS_STA_FRH2_PORT7_DEF},
    {"woo_ss_sta_frh1_port1",WOO_SS0_STA_FRH1_PORT1,WOO_SS_STA_FRH1_PORT1_DEF},
    {"woo_ss_sta_frh7_port5",WOO_SS0_STA_FRH7_PORT5,WOO_SS_STA_FRH7_PORT5_DEF},
    {"woo_ss_sta_fc_ptr",WOO_SS0_STA_FC_PTR,WOO_SS_STA_FC_PTR_DEF},
    {"woo_ss_sta_mcast4",WOO_SS0_STA_MCAST4,WOO_SS_STA_MCAST4_DEF},
    {"woo_ss_sta_frh2_port2",WOO_SS0_STA_FRH2_PORT2,WOO_SS_STA_FRH2_PORT2_DEF},
    {"woo_ss_sta_frh4_port3",WOO_SS0_STA_FRH4_PORT3,WOO_SS_STA_FRH4_PORT3_DEF},
    {"woo_ss_rnaxi_interrupt_read",WOO_SS0_RNAXI_INTERRUPT_READ,WOO_SS_RNAXI_INTERRUPT_READ_DEF},
    {"woo_ss_sta_frh3_port8",WOO_SS0_STA_FRH3_PORT8,WOO_SS_STA_FRH3_PORT8_DEF},
    {"woo_ss_sta_frh7_port2",WOO_SS0_STA_FRH7_PORT2,WOO_SS_STA_FRH7_PORT2_DEF},
    {"woo_ss_sta_frh1_port0",WOO_SS0_STA_FRH1_PORT0,WOO_SS_STA_FRH1_PORT0_DEF},
    {"woo_ss_sta_frh3_port0",WOO_SS0_STA_FRH3_PORT0,WOO_SS_STA_FRH3_PORT0_DEF},
    {"woo_ss_sta_frh6_port3",WOO_SS0_STA_FRH6_PORT3,WOO_SS_STA_FRH6_PORT3_DEF},
    {"woo_ss_sta_frh1_port7",WOO_SS0_STA_FRH1_PORT7,WOO_SS_STA_FRH1_PORT7_DEF},
    {"woo_ss_sta_frh3_port5",WOO_SS0_STA_FRH3_PORT5,WOO_SS_STA_FRH3_PORT5_DEF},
    {"woo_ss_sta_frh0_port4",WOO_SS0_STA_FRH0_PORT4,WOO_SS_STA_FRH0_PORT4_DEF},
    {"woo_ss_sta_frh5_port4",WOO_SS0_STA_FRH5_PORT4,WOO_SS_STA_FRH5_PORT4_DEF},
    {"woo_ss_sta_frh7_port7",WOO_SS0_STA_FRH7_PORT7,WOO_SS_STA_FRH7_PORT7_DEF},
    {"woo_ss_sta_mcast1",WOO_SS0_STA_MCAST1,WOO_SS_STA_MCAST1_DEF},
    {"woo_ss_sta_frh4_port7",WOO_SS0_STA_FRH4_PORT7,WOO_SS_STA_FRH4_PORT7_DEF},
    {"woo_ss_sta_frh4_port8",WOO_SS0_STA_FRH4_PORT8,WOO_SS_STA_FRH4_PORT8_DEF},
    {"woo_ss_sta_frh1_port2",WOO_SS0_STA_FRH1_PORT2,WOO_SS_STA_FRH1_PORT2_DEF},
    {"woo_ss_sta_frh4_port1",WOO_SS0_STA_FRH4_PORT1,WOO_SS_STA_FRH4_PORT1_DEF},
    {"woo_ss_sta_frh2_port8",WOO_SS0_STA_FRH2_PORT8,WOO_SS_STA_FRH2_PORT8_DEF},
    {"woo_ss_sta_frh7_port6",WOO_SS0_STA_FRH7_PORT6,WOO_SS_STA_FRH7_PORT6_DEF},
    {"woo_ss_sta_frh6_port7",WOO_SS0_STA_FRH6_PORT7,WOO_SS_STA_FRH6_PORT7_DEF},
    {"woo_ss_sta_frh6_port2",WOO_SS0_STA_FRH6_PORT2,WOO_SS_STA_FRH6_PORT2_DEF},
    {"woo_ss_sta_frh0_port0",WOO_SS0_STA_FRH0_PORT0,WOO_SS_STA_FRH0_PORT0_DEF},
    {"woo_ss_sta_frh6_port4",WOO_SS0_STA_FRH6_PORT4,WOO_SS_STA_FRH6_PORT4_DEF},
    {"woo_ss_sta_frh2_port3",WOO_SS0_STA_FRH2_PORT3,WOO_SS_STA_FRH2_PORT3_DEF},
    {"woo_ss_sta_frh7_port8",WOO_SS0_STA_FRH7_PORT8,WOO_SS_STA_FRH7_PORT8_DEF},
    {"woo_ss_sta_frh5_port0",WOO_SS0_STA_FRH5_PORT0,WOO_SS_STA_FRH5_PORT0_DEF},
    {"woo_ss_sta_frh5_port5",WOO_SS0_STA_FRH5_PORT5,WOO_SS_STA_FRH5_PORT5_DEF},
    {"woo_ss_sta_frh1_port8",WOO_SS0_STA_FRH1_PORT8,WOO_SS_STA_FRH1_PORT8_DEF},
    {"woo_ss_sta_mcast5",WOO_SS0_STA_MCAST5,WOO_SS_STA_MCAST5_DEF},
    {"woo_ss_sta_fc_cnt",WOO_SS0_STA_FC_CNT,WOO_SS_STA_FC_CNT_DEF},
    {"woo_ss_sta_frh6_port8",WOO_SS1_STA_FRH6_PORT8,WOO_SS_STA_FRH6_PORT8_DEF},
    {"woo_ss_sta_frh3_port2",WOO_SS1_STA_FRH3_PORT2,WOO_SS_STA_FRH3_PORT2_DEF},
    {"woo_ss_sta_frh7_port0",WOO_SS1_STA_FRH7_PORT0,WOO_SS_STA_FRH7_PORT0_DEF},
    {"woo_ss_sta_frh7_port3",WOO_SS1_STA_FRH7_PORT3,WOO_SS_STA_FRH7_PORT3_DEF},
    {"woo_ss_sta_frh5_port2",WOO_SS1_STA_FRH5_PORT2,WOO_SS_STA_FRH5_PORT2_DEF},
    {"woo_ss_sta_mcast7",WOO_SS1_STA_MCAST7,WOO_SS_STA_MCAST7_DEF},
    {"woo_ss_sta_frh0_port5",WOO_SS1_STA_FRH0_PORT5,WOO_SS_STA_FRH0_PORT5_DEF},
    {"woo_ss_sta_cntl_mem_ecc",WOO_SS1_STA_CNTL_MEM_ECC,WOO_SS_STA_CNTL_MEM_ECC_DEF},
    {"woo_ss_sta_frh3_port6",WOO_SS1_STA_FRH3_PORT6,WOO_SS_STA_FRH3_PORT6_DEF},
    {"woo_ss_sta_mm0_ecc",WOO_SS1_STA_MM0_ECC,WOO_SS_STA_MM0_ECC_DEF},
    {"woo_ss_sta_frh4_port2",WOO_SS1_STA_FRH4_PORT2,WOO_SS_STA_FRH4_PORT2_DEF},
    {"woo_ss_sta_mcast2",WOO_SS1_STA_MCAST2,WOO_SS_STA_MCAST2_DEF},
    {"woo_ss_sta_frh5_port1",WOO_SS1_STA_FRH5_PORT1,WOO_SS_STA_FRH5_PORT1_DEF},
    {"woo_ss_sta_mcast0",WOO_SS1_STA_MCAST0,WOO_SS_STA_MCAST0_DEF},
    {"woo_ss_sta_frh5_port6",WOO_SS1_STA_FRH5_PORT6,WOO_SS_STA_FRH5_PORT6_DEF},
    {"woo_ss_sta_frh5_port8",WOO_SS1_STA_FRH5_PORT8,WOO_SS_STA_FRH5_PORT8_DEF},
    {"woo_ss_sta_frh1_port5",WOO_SS1_STA_FRH1_PORT5,WOO_SS_STA_FRH1_PORT5_DEF},
    {"woo_ss_sta_frh1_port3",WOO_SS1_STA_FRH1_PORT3,WOO_SS_STA_FRH1_PORT3_DEF},
    {"woo_ss_sta_frh0_port6",WOO_SS1_STA_FRH0_PORT6,WOO_SS_STA_FRH0_PORT6_DEF},
    {"woo_ss_sta_frh0_port8",WOO_SS1_STA_FRH0_PORT8,WOO_SS_STA_FRH0_PORT8_DEF},
    {"woo_ss_sta_frh4_port4",WOO_SS1_STA_FRH4_PORT4,WOO_SS_STA_FRH4_PORT4_DEF},
    {"woo_ss_sta_mcast6",WOO_SS1_STA_MCAST6,WOO_SS_STA_MCAST6_DEF},
    {"woo_ss_sta_frh2_port4",WOO_SS1_STA_FRH2_PORT4,WOO_SS_STA_FRH2_PORT4_DEF},
    {"woo_ss_sta_frh0_port1",WOO_SS1_STA_FRH0_PORT1,WOO_SS_STA_FRH0_PORT1_DEF},
    {"woo_ss_sta_mm1_ecc",WOO_SS1_STA_MM1_ECC,WOO_SS_STA_MM1_ECC_DEF},
    {"woo_ss_sta_frh7_port4",WOO_SS1_STA_FRH7_PORT4,WOO_SS_STA_FRH7_PORT4_DEF},
    {"woo_ss_sta_mcast8",WOO_SS1_STA_MCAST8,WOO_SS_STA_MCAST8_DEF},
    {"woo_ss_sta_frh7_port1",WOO_SS1_STA_FRH7_PORT1,WOO_SS_STA_FRH7_PORT1_DEF},
    {"woo_ss_sta_frh2_port6",WOO_SS1_STA_FRH2_PORT6,WOO_SS_STA_FRH2_PORT6_DEF},
    {"woo_ss_sta_frh5_port3",WOO_SS1_STA_FRH5_PORT3,WOO_SS_STA_FRH5_PORT3_DEF},
    {"woo_ss_sta_frh6_port5",WOO_SS1_STA_FRH6_PORT5,WOO_SS_STA_FRH6_PORT5_DEF},
    {"woo_ss_sta_frh3_port3",WOO_SS1_STA_FRH3_PORT3,WOO_SS_STA_FRH3_PORT3_DEF},
    {"woo_ss_sta_frh3_port7",WOO_SS1_STA_FRH3_PORT7,WOO_SS_STA_FRH3_PORT7_DEF},
    {"woo_ss_sta_td",WOO_SS1_STA_TD,WOO_SS_STA_TD_DEF},
    {"woo_ss_sta_mcast3",WOO_SS1_STA_MCAST3,WOO_SS_STA_MCAST3_DEF},
    {"woo_ss_sta_frh2_port1",WOO_SS1_STA_FRH2_PORT1,WOO_SS_STA_FRH2_PORT1_DEF},
    {"woo_ss_sta_frh6_port0",WOO_SS1_STA_FRH6_PORT0,WOO_SS_STA_FRH6_PORT0_DEF},
    {"woo_ss_sta_frh5_port7",WOO_SS1_STA_FRH5_PORT7,WOO_SS_STA_FRH5_PORT7_DEF},
    {"woo_ss_sta_frh1_port4",WOO_SS1_STA_FRH1_PORT4,WOO_SS_STA_FRH1_PORT4_DEF},
    {"woo_ss_sta_frh1_port6",WOO_SS1_STA_FRH1_PORT6,WOO_SS_STA_FRH1_PORT6_DEF},
    {"woo_ss_sta_frh0_port3",WOO_SS1_STA_FRH0_PORT3,WOO_SS_STA_FRH0_PORT3_DEF},
    {"woo_ss_sta_frh0_port7",WOO_SS1_STA_FRH0_PORT7,WOO_SS_STA_FRH0_PORT7_DEF},
    {"woo_ss_sta_frh2_port0",WOO_SS1_STA_FRH2_PORT0,WOO_SS_STA_FRH2_PORT0_DEF},
    {"woo_ss_sta_frh3_port1",WOO_SS1_STA_FRH3_PORT1,WOO_SS_STA_FRH3_PORT1_DEF},
    {"woo_ss_sta_frh0_port2",WOO_SS1_STA_FRH0_PORT2,WOO_SS_STA_FRH0_PORT2_DEF},
    {"woo_ss_sta_frh6_port6",WOO_SS1_STA_FRH6_PORT6,WOO_SS_STA_FRH6_PORT6_DEF},
    {"woo_ss_sta_mbist",WOO_SS1_STA_MBIST,WOO_SS_STA_MBIST_DEF},
    {"woo_ss_sta_frh2_port5",WOO_SS1_STA_FRH2_PORT5,WOO_SS_STA_FRH2_PORT5_DEF},
    {"woo_ss_sta_debug",WOO_SS1_STA_DEBUG,WOO_SS_STA_DEBUG_DEF},
    {"woo_ss_sta_frh4_port5",WOO_SS1_STA_FRH4_PORT5,WOO_SS_STA_FRH4_PORT5_DEF},
    {"woo_ss_sta_frh4_port6",WOO_SS1_STA_FRH4_PORT6,WOO_SS_STA_FRH4_PORT6_DEF},
    {"woo_ss_sta_frh6_port1",WOO_SS1_STA_FRH6_PORT1,WOO_SS_STA_FRH6_PORT1_DEF},
    {"woo_ss_sta_frh4_port0",WOO_SS1_STA_FRH4_PORT0,WOO_SS_STA_FRH4_PORT0_DEF},
    {"woo_ss_sta_frh3_port4",WOO_SS1_STA_FRH3_PORT4,WOO_SS_STA_FRH3_PORT4_DEF},
    {"woo_ss_sta_frh2_port7",WOO_SS1_STA_FRH2_PORT7,WOO_SS_STA_FRH2_PORT7_DEF},
    {"woo_ss_sta_frh1_port1",WOO_SS1_STA_FRH1_PORT1,WOO_SS_STA_FRH1_PORT1_DEF},
    {"woo_ss_sta_frh7_port5",WOO_SS1_STA_FRH7_PORT5,WOO_SS_STA_FRH7_PORT5_DEF},
    {"woo_ss_sta_fc_ptr",WOO_SS1_STA_FC_PTR,WOO_SS_STA_FC_PTR_DEF},
    {"woo_ss_sta_mcast4",WOO_SS1_STA_MCAST4,WOO_SS_STA_MCAST4_DEF},
    {"woo_ss_sta_frh2_port2",WOO_SS1_STA_FRH2_PORT2,WOO_SS_STA_FRH2_PORT2_DEF},
    {"woo_ss_sta_frh4_port3",WOO_SS1_STA_FRH4_PORT3,WOO_SS_STA_FRH4_PORT3_DEF},
    {"woo_ss_rnaxi_interrupt_read",WOO_SS1_RNAXI_INTERRUPT_READ,WOO_SS_RNAXI_INTERRUPT_READ_DEF},
    {"woo_ss_sta_frh3_port8",WOO_SS1_STA_FRH3_PORT8,WOO_SS_STA_FRH3_PORT8_DEF},
    {"woo_ss_sta_frh7_port2",WOO_SS1_STA_FRH7_PORT2,WOO_SS_STA_FRH7_PORT2_DEF},
    {"woo_ss_sta_frh1_port0",WOO_SS1_STA_FRH1_PORT0,WOO_SS_STA_FRH1_PORT0_DEF},
    {"woo_ss_sta_frh3_port0",WOO_SS1_STA_FRH3_PORT0,WOO_SS_STA_FRH3_PORT0_DEF},
    {"woo_ss_sta_frh6_port3",WOO_SS1_STA_FRH6_PORT3,WOO_SS_STA_FRH6_PORT3_DEF},
    {"woo_ss_sta_frh1_port7",WOO_SS1_STA_FRH1_PORT7,WOO_SS_STA_FRH1_PORT7_DEF},
    {"woo_ss_sta_frh3_port5",WOO_SS1_STA_FRH3_PORT5,WOO_SS_STA_FRH3_PORT5_DEF},
    {"woo_ss_sta_frh0_port4",WOO_SS1_STA_FRH0_PORT4,WOO_SS_STA_FRH0_PORT4_DEF},
    {"woo_ss_sta_frh5_port4",WOO_SS1_STA_FRH5_PORT4,WOO_SS_STA_FRH5_PORT4_DEF},
    {"woo_ss_sta_frh7_port7",WOO_SS1_STA_FRH7_PORT7,WOO_SS_STA_FRH7_PORT7_DEF},
    {"woo_ss_sta_mcast1",WOO_SS1_STA_MCAST1,WOO_SS_STA_MCAST1_DEF},
    {"woo_ss_sta_frh4_port7",WOO_SS1_STA_FRH4_PORT7,WOO_SS_STA_FRH4_PORT7_DEF},
    {"woo_ss_sta_frh4_port8",WOO_SS1_STA_FRH4_PORT8,WOO_SS_STA_FRH4_PORT8_DEF},
    {"woo_ss_sta_frh1_port2",WOO_SS1_STA_FRH1_PORT2,WOO_SS_STA_FRH1_PORT2_DEF},
    {"woo_ss_sta_frh4_port1",WOO_SS1_STA_FRH4_PORT1,WOO_SS_STA_FRH4_PORT1_DEF},
    {"woo_ss_sta_frh2_port8",WOO_SS1_STA_FRH2_PORT8,WOO_SS_STA_FRH2_PORT8_DEF},
    {"woo_ss_sta_frh7_port6",WOO_SS1_STA_FRH7_PORT6,WOO_SS_STA_FRH7_PORT6_DEF},
    {"woo_ss_sta_frh6_port7",WOO_SS1_STA_FRH6_PORT7,WOO_SS_STA_FRH6_PORT7_DEF},
    {"woo_ss_sta_frh6_port2",WOO_SS1_STA_FRH6_PORT2,WOO_SS_STA_FRH6_PORT2_DEF},
    {"woo_ss_sta_frh0_port0",WOO_SS1_STA_FRH0_PORT0,WOO_SS_STA_FRH0_PORT0_DEF},
    {"woo_ss_sta_frh6_port4",WOO_SS1_STA_FRH6_PORT4,WOO_SS_STA_FRH6_PORT4_DEF},
    {"woo_ss_sta_frh2_port3",WOO_SS1_STA_FRH2_PORT3,WOO_SS_STA_FRH2_PORT3_DEF},
    {"woo_ss_sta_frh7_port8",WOO_SS1_STA_FRH7_PORT8,WOO_SS_STA_FRH7_PORT8_DEF},
    {"woo_ss_sta_frh5_port0",WOO_SS1_STA_FRH5_PORT0,WOO_SS_STA_FRH5_PORT0_DEF},
    {"woo_ss_sta_frh5_port5",WOO_SS1_STA_FRH5_PORT5,WOO_SS_STA_FRH5_PORT5_DEF},
    {"woo_ss_sta_frh1_port8",WOO_SS1_STA_FRH1_PORT8,WOO_SS_STA_FRH1_PORT8_DEF},
    {"woo_ss_sta_mcast5",WOO_SS1_STA_MCAST5,WOO_SS_STA_MCAST5_DEF},
    {"woo_ss_sta_fc_cnt",WOO_SS1_STA_FC_CNT,WOO_SS_STA_FC_CNT_DEF},
    {"woo_ss_sta_frh6_port8",WOO_SS2_STA_FRH6_PORT8,WOO_SS_STA_FRH6_PORT8_DEF},
    {"woo_ss_sta_frh3_port2",WOO_SS2_STA_FRH3_PORT2,WOO_SS_STA_FRH3_PORT2_DEF},
    {"woo_ss_sta_frh7_port0",WOO_SS2_STA_FRH7_PORT0,WOO_SS_STA_FRH7_PORT0_DEF},
    {"woo_ss_sta_frh7_port3",WOO_SS2_STA_FRH7_PORT3,WOO_SS_STA_FRH7_PORT3_DEF},
    {"woo_ss_sta_frh5_port2",WOO_SS2_STA_FRH5_PORT2,WOO_SS_STA_FRH5_PORT2_DEF},
    {"woo_ss_sta_mcast7",WOO_SS2_STA_MCAST7,WOO_SS_STA_MCAST7_DEF},
    {"woo_ss_sta_frh0_port5",WOO_SS2_STA_FRH0_PORT5,WOO_SS_STA_FRH0_PORT5_DEF},
    {"woo_ss_sta_cntl_mem_ecc",WOO_SS2_STA_CNTL_MEM_ECC,WOO_SS_STA_CNTL_MEM_ECC_DEF},
    {"woo_ss_sta_frh3_port6",WOO_SS2_STA_FRH3_PORT6,WOO_SS_STA_FRH3_PORT6_DEF},
    {"woo_ss_sta_mm0_ecc",WOO_SS2_STA_MM0_ECC,WOO_SS_STA_MM0_ECC_DEF},
    {"woo_ss_sta_frh4_port2",WOO_SS2_STA_FRH4_PORT2,WOO_SS_STA_FRH4_PORT2_DEF},
    {"woo_ss_sta_mcast2",WOO_SS2_STA_MCAST2,WOO_SS_STA_MCAST2_DEF},
    {"woo_ss_sta_frh5_port1",WOO_SS2_STA_FRH5_PORT1,WOO_SS_STA_FRH5_PORT1_DEF},
    {"woo_ss_sta_mcast0",WOO_SS2_STA_MCAST0,WOO_SS_STA_MCAST0_DEF},
    {"woo_ss_sta_frh5_port6",WOO_SS2_STA_FRH5_PORT6,WOO_SS_STA_FRH5_PORT6_DEF},
    {"woo_ss_sta_frh5_port8",WOO_SS2_STA_FRH5_PORT8,WOO_SS_STA_FRH5_PORT8_DEF},
    {"woo_ss_sta_frh1_port5",WOO_SS2_STA_FRH1_PORT5,WOO_SS_STA_FRH1_PORT5_DEF},
    {"woo_ss_sta_frh1_port3",WOO_SS2_STA_FRH1_PORT3,WOO_SS_STA_FRH1_PORT3_DEF},
    {"woo_ss_sta_frh0_port6",WOO_SS2_STA_FRH0_PORT6,WOO_SS_STA_FRH0_PORT6_DEF},
    {"woo_ss_sta_frh0_port8",WOO_SS2_STA_FRH0_PORT8,WOO_SS_STA_FRH0_PORT8_DEF},
    {"woo_ss_sta_frh4_port4",WOO_SS2_STA_FRH4_PORT4,WOO_SS_STA_FRH4_PORT4_DEF},
    {"woo_ss_sta_mcast6",WOO_SS2_STA_MCAST6,WOO_SS_STA_MCAST6_DEF},
    {"woo_ss_sta_frh2_port4",WOO_SS2_STA_FRH2_PORT4,WOO_SS_STA_FRH2_PORT4_DEF},
    {"woo_ss_sta_frh0_port1",WOO_SS2_STA_FRH0_PORT1,WOO_SS_STA_FRH0_PORT1_DEF},
    {"woo_ss_sta_mm1_ecc",WOO_SS2_STA_MM1_ECC,WOO_SS_STA_MM1_ECC_DEF},
    {"woo_ss_sta_frh7_port4",WOO_SS2_STA_FRH7_PORT4,WOO_SS_STA_FRH7_PORT4_DEF},
    {"woo_ss_sta_mcast8",WOO_SS2_STA_MCAST8,WOO_SS_STA_MCAST8_DEF},
    {"woo_ss_sta_frh7_port1",WOO_SS2_STA_FRH7_PORT1,WOO_SS_STA_FRH7_PORT1_DEF},
    {"woo_ss_sta_frh2_port6",WOO_SS2_STA_FRH2_PORT6,WOO_SS_STA_FRH2_PORT6_DEF},
    {"woo_ss_sta_frh5_port3",WOO_SS2_STA_FRH5_PORT3,WOO_SS_STA_FRH5_PORT3_DEF},
    {"woo_ss_sta_frh6_port5",WOO_SS2_STA_FRH6_PORT5,WOO_SS_STA_FRH6_PORT5_DEF},
    {"woo_ss_sta_frh3_port3",WOO_SS2_STA_FRH3_PORT3,WOO_SS_STA_FRH3_PORT3_DEF},
    {"woo_ss_sta_frh3_port7",WOO_SS2_STA_FRH3_PORT7,WOO_SS_STA_FRH3_PORT7_DEF},
    {"woo_ss_sta_td",WOO_SS2_STA_TD,WOO_SS_STA_TD_DEF},
    {"woo_ss_sta_mcast3",WOO_SS2_STA_MCAST3,WOO_SS_STA_MCAST3_DEF},
    {"woo_ss_sta_frh2_port1",WOO_SS2_STA_FRH2_PORT1,WOO_SS_STA_FRH2_PORT1_DEF},
    {"woo_ss_sta_frh6_port0",WOO_SS2_STA_FRH6_PORT0,WOO_SS_STA_FRH6_PORT0_DEF},
    {"woo_ss_sta_frh5_port7",WOO_SS2_STA_FRH5_PORT7,WOO_SS_STA_FRH5_PORT7_DEF},
    {"woo_ss_sta_frh1_port4",WOO_SS2_STA_FRH1_PORT4,WOO_SS_STA_FRH1_PORT4_DEF},
    {"woo_ss_sta_frh1_port6",WOO_SS2_STA_FRH1_PORT6,WOO_SS_STA_FRH1_PORT6_DEF},
    {"woo_ss_sta_frh0_port3",WOO_SS2_STA_FRH0_PORT3,WOO_SS_STA_FRH0_PORT3_DEF},
    {"woo_ss_sta_frh0_port7",WOO_SS2_STA_FRH0_PORT7,WOO_SS_STA_FRH0_PORT7_DEF},
    {"woo_ss_sta_frh2_port0",WOO_SS2_STA_FRH2_PORT0,WOO_SS_STA_FRH2_PORT0_DEF},
    {"woo_ss_sta_frh3_port1",WOO_SS2_STA_FRH3_PORT1,WOO_SS_STA_FRH3_PORT1_DEF},
    {"woo_ss_sta_frh0_port2",WOO_SS2_STA_FRH0_PORT2,WOO_SS_STA_FRH0_PORT2_DEF},
    {"woo_ss_sta_frh6_port6",WOO_SS2_STA_FRH6_PORT6,WOO_SS_STA_FRH6_PORT6_DEF},
    {"woo_ss_sta_mbist",WOO_SS2_STA_MBIST,WOO_SS_STA_MBIST_DEF},
    {"woo_ss_sta_frh2_port5",WOO_SS2_STA_FRH2_PORT5,WOO_SS_STA_FRH2_PORT5_DEF},
    {"woo_ss_sta_debug",WOO_SS2_STA_DEBUG,WOO_SS_STA_DEBUG_DEF},
    {"woo_ss_sta_frh4_port5",WOO_SS2_STA_FRH4_PORT5,WOO_SS_STA_FRH4_PORT5_DEF},
    {"woo_ss_sta_frh4_port6",WOO_SS2_STA_FRH4_PORT6,WOO_SS_STA_FRH4_PORT6_DEF},
    {"woo_ss_sta_frh6_port1",WOO_SS2_STA_FRH6_PORT1,WOO_SS_STA_FRH6_PORT1_DEF},
    {"woo_ss_sta_frh4_port0",WOO_SS2_STA_FRH4_PORT0,WOO_SS_STA_FRH4_PORT0_DEF},
    {"woo_ss_sta_frh3_port4",WOO_SS2_STA_FRH3_PORT4,WOO_SS_STA_FRH3_PORT4_DEF},
    {"woo_ss_sta_frh2_port7",WOO_SS2_STA_FRH2_PORT7,WOO_SS_STA_FRH2_PORT7_DEF},
    {"woo_ss_sta_frh1_port1",WOO_SS2_STA_FRH1_PORT1,WOO_SS_STA_FRH1_PORT1_DEF},
    {"woo_ss_sta_frh7_port5",WOO_SS2_STA_FRH7_PORT5,WOO_SS_STA_FRH7_PORT5_DEF},
    {"woo_ss_sta_fc_ptr",WOO_SS2_STA_FC_PTR,WOO_SS_STA_FC_PTR_DEF},
    {"woo_ss_sta_mcast4",WOO_SS2_STA_MCAST4,WOO_SS_STA_MCAST4_DEF},
    {"woo_ss_sta_frh2_port2",WOO_SS2_STA_FRH2_PORT2,WOO_SS_STA_FRH2_PORT2_DEF},
    {"woo_ss_sta_frh4_port3",WOO_SS2_STA_FRH4_PORT3,WOO_SS_STA_FRH4_PORT3_DEF},
    {"woo_ss_rnaxi_interrupt_read",WOO_SS2_RNAXI_INTERRUPT_READ,WOO_SS_RNAXI_INTERRUPT_READ_DEF},
    {"woo_ss_sta_frh3_port8",WOO_SS2_STA_FRH3_PORT8,WOO_SS_STA_FRH3_PORT8_DEF},
    {"woo_ss_sta_frh7_port2",WOO_SS2_STA_FRH7_PORT2,WOO_SS_STA_FRH7_PORT2_DEF},
    {"woo_ss_sta_frh1_port0",WOO_SS2_STA_FRH1_PORT0,WOO_SS_STA_FRH1_PORT0_DEF},
    {"woo_ss_sta_frh3_port0",WOO_SS2_STA_FRH3_PORT0,WOO_SS_STA_FRH3_PORT0_DEF},
    {"woo_ss_sta_frh6_port3",WOO_SS2_STA_FRH6_PORT3,WOO_SS_STA_FRH6_PORT3_DEF},
    {"woo_ss_sta_frh1_port7",WOO_SS2_STA_FRH1_PORT7,WOO_SS_STA_FRH1_PORT7_DEF},
    {"woo_ss_sta_frh3_port5",WOO_SS2_STA_FRH3_PORT5,WOO_SS_STA_FRH3_PORT5_DEF},
    {"woo_ss_sta_frh0_port4",WOO_SS2_STA_FRH0_PORT4,WOO_SS_STA_FRH0_PORT4_DEF},
    {"woo_ss_sta_frh5_port4",WOO_SS2_STA_FRH5_PORT4,WOO_SS_STA_FRH5_PORT4_DEF},
    {"woo_ss_sta_frh7_port7",WOO_SS2_STA_FRH7_PORT7,WOO_SS_STA_FRH7_PORT7_DEF},
    {"woo_ss_sta_mcast1",WOO_SS2_STA_MCAST1,WOO_SS_STA_MCAST1_DEF},
    {"woo_ss_sta_frh4_port7",WOO_SS2_STA_FRH4_PORT7,WOO_SS_STA_FRH4_PORT7_DEF},
    {"woo_ss_sta_frh4_port8",WOO_SS2_STA_FRH4_PORT8,WOO_SS_STA_FRH4_PORT8_DEF},
    {"woo_ss_sta_frh1_port2",WOO_SS2_STA_FRH1_PORT2,WOO_SS_STA_FRH1_PORT2_DEF},
    {"woo_ss_sta_frh4_port1",WOO_SS2_STA_FRH4_PORT1,WOO_SS_STA_FRH4_PORT1_DEF},
    {"woo_ss_sta_frh2_port8",WOO_SS2_STA_FRH2_PORT8,WOO_SS_STA_FRH2_PORT8_DEF},
    {"woo_ss_sta_frh7_port6",WOO_SS2_STA_FRH7_PORT6,WOO_SS_STA_FRH7_PORT6_DEF},
    {"woo_ss_sta_frh6_port7",WOO_SS2_STA_FRH6_PORT7,WOO_SS_STA_FRH6_PORT7_DEF},
    {"woo_ss_sta_frh6_port2",WOO_SS2_STA_FRH6_PORT2,WOO_SS_STA_FRH6_PORT2_DEF},
    {"woo_ss_sta_frh0_port0",WOO_SS2_STA_FRH0_PORT0,WOO_SS_STA_FRH0_PORT0_DEF},
    {"woo_ss_sta_frh6_port4",WOO_SS2_STA_FRH6_PORT4,WOO_SS_STA_FRH6_PORT4_DEF},
    {"woo_ss_sta_frh2_port3",WOO_SS2_STA_FRH2_PORT3,WOO_SS_STA_FRH2_PORT3_DEF},
    {"woo_ss_sta_frh7_port8",WOO_SS2_STA_FRH7_PORT8,WOO_SS_STA_FRH7_PORT8_DEF},
    {"woo_ss_sta_frh5_port0",WOO_SS2_STA_FRH5_PORT0,WOO_SS_STA_FRH5_PORT0_DEF},
    {"woo_ss_sta_frh5_port5",WOO_SS2_STA_FRH5_PORT5,WOO_SS_STA_FRH5_PORT5_DEF},
    {"woo_ss_sta_frh1_port8",WOO_SS2_STA_FRH1_PORT8,WOO_SS_STA_FRH1_PORT8_DEF},
    {"woo_ss_sta_mcast5",WOO_SS2_STA_MCAST5,WOO_SS_STA_MCAST5_DEF},
    {"woo_ss_sta_fc_cnt",WOO_SS2_STA_FC_CNT,WOO_SS_STA_FC_CNT_DEF},
    {"woo_ss_sta_frh6_port8",WOO_SS3_STA_FRH6_PORT8,WOO_SS_STA_FRH6_PORT8_DEF},
    {"woo_ss_sta_frh3_port2",WOO_SS3_STA_FRH3_PORT2,WOO_SS_STA_FRH3_PORT2_DEF},
    {"woo_ss_sta_frh7_port0",WOO_SS3_STA_FRH7_PORT0,WOO_SS_STA_FRH7_PORT0_DEF},
    {"woo_ss_sta_frh7_port3",WOO_SS3_STA_FRH7_PORT3,WOO_SS_STA_FRH7_PORT3_DEF},
    {"woo_ss_sta_frh5_port2",WOO_SS3_STA_FRH5_PORT2,WOO_SS_STA_FRH5_PORT2_DEF},
    {"woo_ss_sta_mcast7",WOO_SS3_STA_MCAST7,WOO_SS_STA_MCAST7_DEF},
    {"woo_ss_sta_frh0_port5",WOO_SS3_STA_FRH0_PORT5,WOO_SS_STA_FRH0_PORT5_DEF},
    {"woo_ss_sta_cntl_mem_ecc",WOO_SS3_STA_CNTL_MEM_ECC,WOO_SS_STA_CNTL_MEM_ECC_DEF},
    {"woo_ss_sta_frh3_port6",WOO_SS3_STA_FRH3_PORT6,WOO_SS_STA_FRH3_PORT6_DEF},
    {"woo_ss_sta_mm0_ecc",WOO_SS3_STA_MM0_ECC,WOO_SS_STA_MM0_ECC_DEF},
    {"woo_ss_sta_frh4_port2",WOO_SS3_STA_FRH4_PORT2,WOO_SS_STA_FRH4_PORT2_DEF},
    {"woo_ss_sta_mcast2",WOO_SS3_STA_MCAST2,WOO_SS_STA_MCAST2_DEF},
    {"woo_ss_sta_frh5_port1",WOO_SS3_STA_FRH5_PORT1,WOO_SS_STA_FRH5_PORT1_DEF},
    {"woo_ss_sta_mcast0",WOO_SS3_STA_MCAST0,WOO_SS_STA_MCAST0_DEF},
    {"woo_ss_sta_frh5_port6",WOO_SS3_STA_FRH5_PORT6,WOO_SS_STA_FRH5_PORT6_DEF},
    {"woo_ss_sta_frh5_port8",WOO_SS3_STA_FRH5_PORT8,WOO_SS_STA_FRH5_PORT8_DEF},
    {"woo_ss_sta_frh1_port5",WOO_SS3_STA_FRH1_PORT5,WOO_SS_STA_FRH1_PORT5_DEF},
    {"woo_ss_sta_frh1_port3",WOO_SS3_STA_FRH1_PORT3,WOO_SS_STA_FRH1_PORT3_DEF},
    {"woo_ss_sta_frh0_port6",WOO_SS3_STA_FRH0_PORT6,WOO_SS_STA_FRH0_PORT6_DEF},
    {"woo_ss_sta_frh0_port8",WOO_SS3_STA_FRH0_PORT8,WOO_SS_STA_FRH0_PORT8_DEF},
    {"woo_ss_sta_frh4_port4",WOO_SS3_STA_FRH4_PORT4,WOO_SS_STA_FRH4_PORT4_DEF},
    {"woo_ss_sta_mcast6",WOO_SS3_STA_MCAST6,WOO_SS_STA_MCAST6_DEF},
    {"woo_ss_sta_frh2_port4",WOO_SS3_STA_FRH2_PORT4,WOO_SS_STA_FRH2_PORT4_DEF},
    {"woo_ss_sta_frh0_port1",WOO_SS3_STA_FRH0_PORT1,WOO_SS_STA_FRH0_PORT1_DEF},
    {"woo_ss_sta_mm1_ecc",WOO_SS3_STA_MM1_ECC,WOO_SS_STA_MM1_ECC_DEF},
    {"woo_ss_sta_frh7_port4",WOO_SS3_STA_FRH7_PORT4,WOO_SS_STA_FRH7_PORT4_DEF},
    {"woo_ss_sta_mcast8",WOO_SS3_STA_MCAST8,WOO_SS_STA_MCAST8_DEF},
    {"woo_ss_sta_frh7_port1",WOO_SS3_STA_FRH7_PORT1,WOO_SS_STA_FRH7_PORT1_DEF},
    {"woo_ss_sta_frh2_port6",WOO_SS3_STA_FRH2_PORT6,WOO_SS_STA_FRH2_PORT6_DEF},
    {"woo_ss_sta_frh5_port3",WOO_SS3_STA_FRH5_PORT3,WOO_SS_STA_FRH5_PORT3_DEF},
    {"woo_ss_sta_frh6_port5",WOO_SS3_STA_FRH6_PORT5,WOO_SS_STA_FRH6_PORT5_DEF},
    {"woo_ss_sta_frh3_port3",WOO_SS3_STA_FRH3_PORT3,WOO_SS_STA_FRH3_PORT3_DEF},
    {"woo_ss_sta_frh3_port7",WOO_SS3_STA_FRH3_PORT7,WOO_SS_STA_FRH3_PORT7_DEF},
    {"woo_ss_sta_td",WOO_SS3_STA_TD,WOO_SS_STA_TD_DEF},
    {"woo_ss_sta_mcast3",WOO_SS3_STA_MCAST3,WOO_SS_STA_MCAST3_DEF},
    {"woo_ss_sta_frh2_port1",WOO_SS3_STA_FRH2_PORT1,WOO_SS_STA_FRH2_PORT1_DEF},
    {"woo_ss_sta_frh6_port0",WOO_SS3_STA_FRH6_PORT0,WOO_SS_STA_FRH6_PORT0_DEF},
    {"woo_ss_sta_frh5_port7",WOO_SS3_STA_FRH5_PORT7,WOO_SS_STA_FRH5_PORT7_DEF},
    {"woo_ss_sta_frh1_port4",WOO_SS3_STA_FRH1_PORT4,WOO_SS_STA_FRH1_PORT4_DEF},
    {"woo_ss_sta_frh1_port6",WOO_SS3_STA_FRH1_PORT6,WOO_SS_STA_FRH1_PORT6_DEF},
    {"woo_ss_sta_frh0_port3",WOO_SS3_STA_FRH0_PORT3,WOO_SS_STA_FRH0_PORT3_DEF},
    {"woo_ss_sta_frh0_port7",WOO_SS3_STA_FRH0_PORT7,WOO_SS_STA_FRH0_PORT7_DEF},
    {"woo_ss_sta_frh2_port0",WOO_SS3_STA_FRH2_PORT0,WOO_SS_STA_FRH2_PORT0_DEF},
    {"woo_ss_sta_frh3_port1",WOO_SS3_STA_FRH3_PORT1,WOO_SS_STA_FRH3_PORT1_DEF},
    {"woo_ss_sta_frh0_port2",WOO_SS3_STA_FRH0_PORT2,WOO_SS_STA_FRH0_PORT2_DEF},
    {"woo_ss_sta_frh6_port6",WOO_SS3_STA_FRH6_PORT6,WOO_SS_STA_FRH6_PORT6_DEF},
    {"woo_ss_sta_mbist",WOO_SS3_STA_MBIST,WOO_SS_STA_MBIST_DEF},
    {"woo_ss_sta_frh2_port5",WOO_SS3_STA_FRH2_PORT5,WOO_SS_STA_FRH2_PORT5_DEF},
    {"woo_ss_sta_debug",WOO_SS3_STA_DEBUG,WOO_SS_STA_DEBUG_DEF},
    {"woo_ss_sta_frh4_port5",WOO_SS3_STA_FRH4_PORT5,WOO_SS_STA_FRH4_PORT5_DEF},
    {"woo_ss_sta_frh4_port6",WOO_SS3_STA_FRH4_PORT6,WOO_SS_STA_FRH4_PORT6_DEF},
    {"woo_ss_sta_frh6_port1",WOO_SS3_STA_FRH6_PORT1,WOO_SS_STA_FRH6_PORT1_DEF},
    {"woo_ss_sta_frh4_port0",WOO_SS3_STA_FRH4_PORT0,WOO_SS_STA_FRH4_PORT0_DEF},
    {"woo_ss_sta_frh3_port4",WOO_SS3_STA_FRH3_PORT4,WOO_SS_STA_FRH3_PORT4_DEF},
    {"woo_ss_sta_frh2_port7",WOO_SS3_STA_FRH2_PORT7,WOO_SS_STA_FRH2_PORT7_DEF},
    {"woo_ss_sta_frh1_port1",WOO_SS3_STA_FRH1_PORT1,WOO_SS_STA_FRH1_PORT1_DEF},
    {"woo_ss_sta_frh7_port5",WOO_SS3_STA_FRH7_PORT5,WOO_SS_STA_FRH7_PORT5_DEF},
    {"woo_ss_sta_fc_ptr",WOO_SS3_STA_FC_PTR,WOO_SS_STA_FC_PTR_DEF},
    {"woo_ss_sta_mcast4",WOO_SS3_STA_MCAST4,WOO_SS_STA_MCAST4_DEF},
    {"woo_ss_sta_frh2_port2",WOO_SS3_STA_FRH2_PORT2,WOO_SS_STA_FRH2_PORT2_DEF},
    {"woo_ss_sta_frh4_port3",WOO_SS3_STA_FRH4_PORT3,WOO_SS_STA_FRH4_PORT3_DEF},
    {"woo_ss_rnaxi_interrupt_read",WOO_SS3_RNAXI_INTERRUPT_READ,WOO_SS_RNAXI_INTERRUPT_READ_DEF},
    {"woo_ss_sta_frh3_port8",WOO_SS3_STA_FRH3_PORT8,WOO_SS_STA_FRH3_PORT8_DEF},
    {"woo_ss_sta_frh7_port2",WOO_SS3_STA_FRH7_PORT2,WOO_SS_STA_FRH7_PORT2_DEF},
    {"woo_ss_sta_frh1_port0",WOO_SS3_STA_FRH1_PORT0,WOO_SS_STA_FRH1_PORT0_DEF},
    {"woo_ss_sta_frh3_port0",WOO_SS3_STA_FRH3_PORT0,WOO_SS_STA_FRH3_PORT0_DEF},
    {"woo_ss_sta_frh6_port3",WOO_SS3_STA_FRH6_PORT3,WOO_SS_STA_FRH6_PORT3_DEF},
    {"woo_ss_sta_frh1_port7",WOO_SS3_STA_FRH1_PORT7,WOO_SS_STA_FRH1_PORT7_DEF},
    {"woo_ss_sta_frh3_port5",WOO_SS3_STA_FRH3_PORT5,WOO_SS_STA_FRH3_PORT5_DEF},
    {"woo_ss_sta_frh0_port4",WOO_SS3_STA_FRH0_PORT4,WOO_SS_STA_FRH0_PORT4_DEF},
    {"woo_ss_sta_frh5_port4",WOO_SS3_STA_FRH5_PORT4,WOO_SS_STA_FRH5_PORT4_DEF},
    {"woo_ss_sta_frh7_port7",WOO_SS3_STA_FRH7_PORT7,WOO_SS_STA_FRH7_PORT7_DEF},
    {"woo_ss_sta_mcast1",WOO_SS3_STA_MCAST1,WOO_SS_STA_MCAST1_DEF},
    {"woo_ss_sta_frh4_port7",WOO_SS3_STA_FRH4_PORT7,WOO_SS_STA_FRH4_PORT7_DEF},
    {"woo_ss_sta_frh4_port8",WOO_SS3_STA_FRH4_PORT8,WOO_SS_STA_FRH4_PORT8_DEF},
    {"woo_ss_sta_frh1_port2",WOO_SS3_STA_FRH1_PORT2,WOO_SS_STA_FRH1_PORT2_DEF},
    {"woo_ss_sta_frh4_port1",WOO_SS3_STA_FRH4_PORT1,WOO_SS_STA_FRH4_PORT1_DEF},
    {"woo_ss_sta_frh2_port8",WOO_SS3_STA_FRH2_PORT8,WOO_SS_STA_FRH2_PORT8_DEF},
    {"woo_ss_sta_frh7_port6",WOO_SS3_STA_FRH7_PORT6,WOO_SS_STA_FRH7_PORT6_DEF},
    {"woo_ss_sta_frh6_port7",WOO_SS3_STA_FRH6_PORT7,WOO_SS_STA_FRH6_PORT7_DEF},
    {"woo_ss_sta_frh6_port2",WOO_SS3_STA_FRH6_PORT2,WOO_SS_STA_FRH6_PORT2_DEF},
    {"woo_ss_sta_frh0_port0",WOO_SS3_STA_FRH0_PORT0,WOO_SS_STA_FRH0_PORT0_DEF},
    {"woo_ss_sta_frh6_port4",WOO_SS3_STA_FRH6_PORT4,WOO_SS_STA_FRH6_PORT4_DEF},
    {"woo_ss_sta_frh2_port3",WOO_SS3_STA_FRH2_PORT3,WOO_SS_STA_FRH2_PORT3_DEF},
    {"woo_ss_sta_frh7_port8",WOO_SS3_STA_FRH7_PORT8,WOO_SS_STA_FRH7_PORT8_DEF},
    {"woo_ss_sta_frh5_port0",WOO_SS3_STA_FRH5_PORT0,WOO_SS_STA_FRH5_PORT0_DEF},
    {"woo_ss_sta_frh5_port5",WOO_SS3_STA_FRH5_PORT5,WOO_SS_STA_FRH5_PORT5_DEF},
    {"woo_ss_sta_frh1_port8",WOO_SS3_STA_FRH1_PORT8,WOO_SS_STA_FRH1_PORT8_DEF},
    {"woo_ss_sta_mcast5",WOO_SS3_STA_MCAST5,WOO_SS_STA_MCAST5_DEF},
    {"woo_ss_sta_fc_cnt",WOO_SS3_STA_FC_CNT,WOO_SS_STA_FC_CNT_DEF},
    {"woo_ss_sta_frh6_port8",WOO_SS4_STA_FRH6_PORT8,WOO_SS_STA_FRH6_PORT8_DEF},
    {"woo_ss_sta_frh3_port2",WOO_SS4_STA_FRH3_PORT2,WOO_SS_STA_FRH3_PORT2_DEF},
    {"woo_ss_sta_frh7_port0",WOO_SS4_STA_FRH7_PORT0,WOO_SS_STA_FRH7_PORT0_DEF},
    {"woo_ss_sta_frh7_port3",WOO_SS4_STA_FRH7_PORT3,WOO_SS_STA_FRH7_PORT3_DEF},
    {"woo_ss_sta_frh5_port2",WOO_SS4_STA_FRH5_PORT2,WOO_SS_STA_FRH5_PORT2_DEF},
    {"woo_ss_sta_mcast7",WOO_SS4_STA_MCAST7,WOO_SS_STA_MCAST7_DEF},
    {"woo_ss_sta_frh0_port5",WOO_SS4_STA_FRH0_PORT5,WOO_SS_STA_FRH0_PORT5_DEF},
    {"woo_ss_sta_cntl_mem_ecc",WOO_SS4_STA_CNTL_MEM_ECC,WOO_SS_STA_CNTL_MEM_ECC_DEF},
    {"woo_ss_sta_frh3_port6",WOO_SS4_STA_FRH3_PORT6,WOO_SS_STA_FRH3_PORT6_DEF},
    {"woo_ss_sta_mm0_ecc",WOO_SS4_STA_MM0_ECC,WOO_SS_STA_MM0_ECC_DEF},
    {"woo_ss_sta_frh4_port2",WOO_SS4_STA_FRH4_PORT2,WOO_SS_STA_FRH4_PORT2_DEF},
    {"woo_ss_sta_mcast2",WOO_SS4_STA_MCAST2,WOO_SS_STA_MCAST2_DEF},
    {"woo_ss_sta_frh5_port1",WOO_SS4_STA_FRH5_PORT1,WOO_SS_STA_FRH5_PORT1_DEF},
    {"woo_ss_sta_mcast0",WOO_SS4_STA_MCAST0,WOO_SS_STA_MCAST0_DEF},
    {"woo_ss_sta_frh5_port6",WOO_SS4_STA_FRH5_PORT6,WOO_SS_STA_FRH5_PORT6_DEF},
    {"woo_ss_sta_frh5_port8",WOO_SS4_STA_FRH5_PORT8,WOO_SS_STA_FRH5_PORT8_DEF},
    {"woo_ss_sta_frh1_port5",WOO_SS4_STA_FRH1_PORT5,WOO_SS_STA_FRH1_PORT5_DEF},
    {"woo_ss_sta_frh1_port3",WOO_SS4_STA_FRH1_PORT3,WOO_SS_STA_FRH1_PORT3_DEF},
    {"woo_ss_sta_frh0_port6",WOO_SS4_STA_FRH0_PORT6,WOO_SS_STA_FRH0_PORT6_DEF},
    {"woo_ss_sta_frh0_port8",WOO_SS4_STA_FRH0_PORT8,WOO_SS_STA_FRH0_PORT8_DEF},
    {"woo_ss_sta_frh4_port4",WOO_SS4_STA_FRH4_PORT4,WOO_SS_STA_FRH4_PORT4_DEF},
    {"woo_ss_sta_mcast6",WOO_SS4_STA_MCAST6,WOO_SS_STA_MCAST6_DEF},
    {"woo_ss_sta_frh2_port4",WOO_SS4_STA_FRH2_PORT4,WOO_SS_STA_FRH2_PORT4_DEF},
    {"woo_ss_sta_frh0_port1",WOO_SS4_STA_FRH0_PORT1,WOO_SS_STA_FRH0_PORT1_DEF},
    {"woo_ss_sta_mm1_ecc",WOO_SS4_STA_MM1_ECC,WOO_SS_STA_MM1_ECC_DEF},
    {"woo_ss_sta_frh7_port4",WOO_SS4_STA_FRH7_PORT4,WOO_SS_STA_FRH7_PORT4_DEF},
    {"woo_ss_sta_mcast8",WOO_SS4_STA_MCAST8,WOO_SS_STA_MCAST8_DEF},
    {"woo_ss_sta_frh7_port1",WOO_SS4_STA_FRH7_PORT1,WOO_SS_STA_FRH7_PORT1_DEF},
    {"woo_ss_sta_frh2_port6",WOO_SS4_STA_FRH2_PORT6,WOO_SS_STA_FRH2_PORT6_DEF},
    {"woo_ss_sta_frh5_port3",WOO_SS4_STA_FRH5_PORT3,WOO_SS_STA_FRH5_PORT3_DEF},
    {"woo_ss_sta_frh6_port5",WOO_SS4_STA_FRH6_PORT5,WOO_SS_STA_FRH6_PORT5_DEF},
    {"woo_ss_sta_frh3_port3",WOO_SS4_STA_FRH3_PORT3,WOO_SS_STA_FRH3_PORT3_DEF},
    {"woo_ss_sta_frh3_port7",WOO_SS4_STA_FRH3_PORT7,WOO_SS_STA_FRH3_PORT7_DEF},
    {"woo_ss_sta_td",WOO_SS4_STA_TD,WOO_SS_STA_TD_DEF},
    {"woo_ss_sta_mcast3",WOO_SS4_STA_MCAST3,WOO_SS_STA_MCAST3_DEF},
    {"woo_ss_sta_frh2_port1",WOO_SS4_STA_FRH2_PORT1,WOO_SS_STA_FRH2_PORT1_DEF},
    {"woo_ss_sta_frh6_port0",WOO_SS4_STA_FRH6_PORT0,WOO_SS_STA_FRH6_PORT0_DEF},
    {"woo_ss_sta_frh5_port7",WOO_SS4_STA_FRH5_PORT7,WOO_SS_STA_FRH5_PORT7_DEF},
    {"woo_ss_sta_frh1_port4",WOO_SS4_STA_FRH1_PORT4,WOO_SS_STA_FRH1_PORT4_DEF},
    {"woo_ss_sta_frh1_port6",WOO_SS4_STA_FRH1_PORT6,WOO_SS_STA_FRH1_PORT6_DEF},
    {"woo_ss_sta_frh0_port3",WOO_SS4_STA_FRH0_PORT3,WOO_SS_STA_FRH0_PORT3_DEF},
    {"woo_ss_sta_frh0_port7",WOO_SS4_STA_FRH0_PORT7,WOO_SS_STA_FRH0_PORT7_DEF},
    {"woo_ss_sta_frh2_port0",WOO_SS4_STA_FRH2_PORT0,WOO_SS_STA_FRH2_PORT0_DEF},
    {"woo_ss_sta_frh3_port1",WOO_SS4_STA_FRH3_PORT1,WOO_SS_STA_FRH3_PORT1_DEF},
    {"woo_ss_sta_frh0_port2",WOO_SS4_STA_FRH0_PORT2,WOO_SS_STA_FRH0_PORT2_DEF},
    {"woo_ss_sta_frh6_port6",WOO_SS4_STA_FRH6_PORT6,WOO_SS_STA_FRH6_PORT6_DEF},
    {"woo_ss_sta_mbist",WOO_SS4_STA_MBIST,WOO_SS_STA_MBIST_DEF},
    {"woo_ss_sta_frh2_port5",WOO_SS4_STA_FRH2_PORT5,WOO_SS_STA_FRH2_PORT5_DEF},
    {"woo_ss_sta_debug",WOO_SS4_STA_DEBUG,WOO_SS_STA_DEBUG_DEF},
    {"woo_ss_sta_frh4_port5",WOO_SS4_STA_FRH4_PORT5,WOO_SS_STA_FRH4_PORT5_DEF},
    {"woo_ss_sta_frh4_port6",WOO_SS4_STA_FRH4_PORT6,WOO_SS_STA_FRH4_PORT6_DEF},
    {"woo_ss_sta_frh6_port1",WOO_SS4_STA_FRH6_PORT1,WOO_SS_STA_FRH6_PORT1_DEF},
    {"woo_ss_sta_frh4_port0",WOO_SS4_STA_FRH4_PORT0,WOO_SS_STA_FRH4_PORT0_DEF},
    {"woo_ss_sta_frh3_port4",WOO_SS4_STA_FRH3_PORT4,WOO_SS_STA_FRH3_PORT4_DEF},
    {"woo_ss_sta_frh2_port7",WOO_SS4_STA_FRH2_PORT7,WOO_SS_STA_FRH2_PORT7_DEF},
    {"woo_ss_sta_frh1_port1",WOO_SS4_STA_FRH1_PORT1,WOO_SS_STA_FRH1_PORT1_DEF},
    {"woo_ss_sta_frh7_port5",WOO_SS4_STA_FRH7_PORT5,WOO_SS_STA_FRH7_PORT5_DEF},
    {"woo_ss_sta_fc_ptr",WOO_SS4_STA_FC_PTR,WOO_SS_STA_FC_PTR_DEF},
    {"woo_ss_sta_mcast4",WOO_SS4_STA_MCAST4,WOO_SS_STA_MCAST4_DEF},
    {"woo_ss_sta_frh2_port2",WOO_SS4_STA_FRH2_PORT2,WOO_SS_STA_FRH2_PORT2_DEF},
    {"woo_ss_sta_frh4_port3",WOO_SS4_STA_FRH4_PORT3,WOO_SS_STA_FRH4_PORT3_DEF},
    {"woo_ss_rnaxi_interrupt_read",WOO_SS4_RNAXI_INTERRUPT_READ,WOO_SS_RNAXI_INTERRUPT_READ_DEF},
    {"woo_ss_sta_frh3_port8",WOO_SS4_STA_FRH3_PORT8,WOO_SS_STA_FRH3_PORT8_DEF},
    {"woo_ss_sta_frh7_port2",WOO_SS4_STA_FRH7_PORT2,WOO_SS_STA_FRH7_PORT2_DEF},
    {"woo_ss_sta_frh1_port0",WOO_SS4_STA_FRH1_PORT0,WOO_SS_STA_FRH1_PORT0_DEF},
    {"woo_ss_sta_frh3_port0",WOO_SS4_STA_FRH3_PORT0,WOO_SS_STA_FRH3_PORT0_DEF},
    {"woo_ss_sta_frh6_port3",WOO_SS4_STA_FRH6_PORT3,WOO_SS_STA_FRH6_PORT3_DEF},
    {"woo_ss_sta_frh1_port7",WOO_SS4_STA_FRH1_PORT7,WOO_SS_STA_FRH1_PORT7_DEF},
    {"woo_ss_sta_frh3_port5",WOO_SS4_STA_FRH3_PORT5,WOO_SS_STA_FRH3_PORT5_DEF},
    {"woo_ss_sta_frh0_port4",WOO_SS4_STA_FRH0_PORT4,WOO_SS_STA_FRH0_PORT4_DEF},
    {"woo_ss_sta_frh5_port4",WOO_SS4_STA_FRH5_PORT4,WOO_SS_STA_FRH5_PORT4_DEF},
    {"woo_ss_sta_frh7_port7",WOO_SS4_STA_FRH7_PORT7,WOO_SS_STA_FRH7_PORT7_DEF},
    {"woo_ss_sta_mcast1",WOO_SS4_STA_MCAST1,WOO_SS_STA_MCAST1_DEF},
    {"woo_ss_sta_frh4_port7",WOO_SS4_STA_FRH4_PORT7,WOO_SS_STA_FRH4_PORT7_DEF},
    {"woo_ss_sta_frh4_port8",WOO_SS4_STA_FRH4_PORT8,WOO_SS_STA_FRH4_PORT8_DEF},
    {"woo_ss_sta_frh1_port2",WOO_SS4_STA_FRH1_PORT2,WOO_SS_STA_FRH1_PORT2_DEF},
    {"woo_ss_sta_frh4_port1",WOO_SS4_STA_FRH4_PORT1,WOO_SS_STA_FRH4_PORT1_DEF},
    {"woo_ss_sta_frh2_port8",WOO_SS4_STA_FRH2_PORT8,WOO_SS_STA_FRH2_PORT8_DEF},
    {"woo_ss_sta_frh7_port6",WOO_SS4_STA_FRH7_PORT6,WOO_SS_STA_FRH7_PORT6_DEF},
    {"woo_ss_sta_frh6_port7",WOO_SS4_STA_FRH6_PORT7,WOO_SS_STA_FRH6_PORT7_DEF},
    {"woo_ss_sta_frh6_port2",WOO_SS4_STA_FRH6_PORT2,WOO_SS_STA_FRH6_PORT2_DEF},
    {"woo_ss_sta_frh0_port0",WOO_SS4_STA_FRH0_PORT0,WOO_SS_STA_FRH0_PORT0_DEF},
    {"woo_ss_sta_frh6_port4",WOO_SS4_STA_FRH6_PORT4,WOO_SS_STA_FRH6_PORT4_DEF},
    {"woo_ss_sta_frh2_port3",WOO_SS4_STA_FRH2_PORT3,WOO_SS_STA_FRH2_PORT3_DEF},
    {"woo_ss_sta_frh7_port8",WOO_SS4_STA_FRH7_PORT8,WOO_SS_STA_FRH7_PORT8_DEF},
    {"woo_ss_sta_frh5_port0",WOO_SS4_STA_FRH5_PORT0,WOO_SS_STA_FRH5_PORT0_DEF},
    {"woo_ss_sta_frh5_port5",WOO_SS4_STA_FRH5_PORT5,WOO_SS_STA_FRH5_PORT5_DEF},
    {"woo_ss_sta_frh1_port8",WOO_SS4_STA_FRH1_PORT8,WOO_SS_STA_FRH1_PORT8_DEF},
    {"woo_ss_sta_mcast5",WOO_SS4_STA_MCAST5,WOO_SS_STA_MCAST5_DEF},
    {"woo_ss_sta_fc_cnt",WOO_SS4_STA_FC_CNT,WOO_SS_STA_FC_CNT_DEF},
    {"woo_ss_sta_frh6_port8",WOO_SS5_STA_FRH6_PORT8,WOO_SS_STA_FRH6_PORT8_DEF},
    {"woo_ss_sta_frh3_port2",WOO_SS5_STA_FRH3_PORT2,WOO_SS_STA_FRH3_PORT2_DEF},
    {"woo_ss_sta_frh7_port0",WOO_SS5_STA_FRH7_PORT0,WOO_SS_STA_FRH7_PORT0_DEF},
    {"woo_ss_sta_frh7_port3",WOO_SS5_STA_FRH7_PORT3,WOO_SS_STA_FRH7_PORT3_DEF},
    {"woo_ss_sta_frh5_port2",WOO_SS5_STA_FRH5_PORT2,WOO_SS_STA_FRH5_PORT2_DEF},
    {"woo_ss_sta_mcast7",WOO_SS5_STA_MCAST7,WOO_SS_STA_MCAST7_DEF},
    {"woo_ss_sta_frh0_port5",WOO_SS5_STA_FRH0_PORT5,WOO_SS_STA_FRH0_PORT5_DEF},
    {"woo_ss_sta_cntl_mem_ecc",WOO_SS5_STA_CNTL_MEM_ECC,WOO_SS_STA_CNTL_MEM_ECC_DEF},
    {"woo_ss_sta_frh3_port6",WOO_SS5_STA_FRH3_PORT6,WOO_SS_STA_FRH3_PORT6_DEF},
    {"woo_ss_sta_mm0_ecc",WOO_SS5_STA_MM0_ECC,WOO_SS_STA_MM0_ECC_DEF},
    {"woo_ss_sta_frh4_port2",WOO_SS5_STA_FRH4_PORT2,WOO_SS_STA_FRH4_PORT2_DEF},
    {"woo_ss_sta_mcast2",WOO_SS5_STA_MCAST2,WOO_SS_STA_MCAST2_DEF},
    {"woo_ss_sta_frh5_port1",WOO_SS5_STA_FRH5_PORT1,WOO_SS_STA_FRH5_PORT1_DEF},
    {"woo_ss_sta_mcast0",WOO_SS5_STA_MCAST0,WOO_SS_STA_MCAST0_DEF},
    {"woo_ss_sta_frh5_port6",WOO_SS5_STA_FRH5_PORT6,WOO_SS_STA_FRH5_PORT6_DEF},
    {"woo_ss_sta_frh5_port8",WOO_SS5_STA_FRH5_PORT8,WOO_SS_STA_FRH5_PORT8_DEF},
    {"woo_ss_sta_frh1_port5",WOO_SS5_STA_FRH1_PORT5,WOO_SS_STA_FRH1_PORT5_DEF},
    {"woo_ss_sta_frh1_port3",WOO_SS5_STA_FRH1_PORT3,WOO_SS_STA_FRH1_PORT3_DEF},
    {"woo_ss_sta_frh0_port6",WOO_SS5_STA_FRH0_PORT6,WOO_SS_STA_FRH0_PORT6_DEF},
    {"woo_ss_sta_frh0_port8",WOO_SS5_STA_FRH0_PORT8,WOO_SS_STA_FRH0_PORT8_DEF},
    {"woo_ss_sta_frh4_port4",WOO_SS5_STA_FRH4_PORT4,WOO_SS_STA_FRH4_PORT4_DEF},
    {"woo_ss_sta_mcast6",WOO_SS5_STA_MCAST6,WOO_SS_STA_MCAST6_DEF},
    {"woo_ss_sta_frh2_port4",WOO_SS5_STA_FRH2_PORT4,WOO_SS_STA_FRH2_PORT4_DEF},
    {"woo_ss_sta_frh0_port1",WOO_SS5_STA_FRH0_PORT1,WOO_SS_STA_FRH0_PORT1_DEF},
    {"woo_ss_sta_mm1_ecc",WOO_SS5_STA_MM1_ECC,WOO_SS_STA_MM1_ECC_DEF},
    {"woo_ss_sta_frh7_port4",WOO_SS5_STA_FRH7_PORT4,WOO_SS_STA_FRH7_PORT4_DEF},
    {"woo_ss_sta_mcast8",WOO_SS5_STA_MCAST8,WOO_SS_STA_MCAST8_DEF},
    {"woo_ss_sta_frh7_port1",WOO_SS5_STA_FRH7_PORT1,WOO_SS_STA_FRH7_PORT1_DEF},
    {"woo_ss_sta_frh2_port6",WOO_SS5_STA_FRH2_PORT6,WOO_SS_STA_FRH2_PORT6_DEF},
    {"woo_ss_sta_frh5_port3",WOO_SS5_STA_FRH5_PORT3,WOO_SS_STA_FRH5_PORT3_DEF},
    {"woo_ss_sta_frh6_port5",WOO_SS5_STA_FRH6_PORT5,WOO_SS_STA_FRH6_PORT5_DEF},
    {"woo_ss_sta_frh3_port3",WOO_SS5_STA_FRH3_PORT3,WOO_SS_STA_FRH3_PORT3_DEF},
    {"woo_ss_sta_frh3_port7",WOO_SS5_STA_FRH3_PORT7,WOO_SS_STA_FRH3_PORT7_DEF},
    {"woo_ss_sta_td",WOO_SS5_STA_TD,WOO_SS_STA_TD_DEF},
    {"woo_ss_sta_mcast3",WOO_SS5_STA_MCAST3,WOO_SS_STA_MCAST3_DEF},
    {"woo_ss_sta_frh2_port1",WOO_SS5_STA_FRH2_PORT1,WOO_SS_STA_FRH2_PORT1_DEF},
    {"woo_ss_sta_frh6_port0",WOO_SS5_STA_FRH6_PORT0,WOO_SS_STA_FRH6_PORT0_DEF},
    {"woo_ss_sta_frh5_port7",WOO_SS5_STA_FRH5_PORT7,WOO_SS_STA_FRH5_PORT7_DEF},
    {"woo_ss_sta_frh1_port4",WOO_SS5_STA_FRH1_PORT4,WOO_SS_STA_FRH1_PORT4_DEF},
    {"woo_ss_sta_frh1_port6",WOO_SS5_STA_FRH1_PORT6,WOO_SS_STA_FRH1_PORT6_DEF},
    {"woo_ss_sta_frh0_port3",WOO_SS5_STA_FRH0_PORT3,WOO_SS_STA_FRH0_PORT3_DEF},
    {"woo_ss_sta_frh0_port7",WOO_SS5_STA_FRH0_PORT7,WOO_SS_STA_FRH0_PORT7_DEF},
    {"woo_ss_sta_frh2_port0",WOO_SS5_STA_FRH2_PORT0,WOO_SS_STA_FRH2_PORT0_DEF},
    {"woo_ss_sta_frh3_port1",WOO_SS5_STA_FRH3_PORT1,WOO_SS_STA_FRH3_PORT1_DEF},
    {"woo_ss_sta_frh0_port2",WOO_SS5_STA_FRH0_PORT2,WOO_SS_STA_FRH0_PORT2_DEF},
    {"woo_ss_sta_frh6_port6",WOO_SS5_STA_FRH6_PORT6,WOO_SS_STA_FRH6_PORT6_DEF},
    {"woo_ss_sta_mbist",WOO_SS5_STA_MBIST,WOO_SS_STA_MBIST_DEF},
    {"woo_ss_sta_frh2_port5",WOO_SS5_STA_FRH2_PORT5,WOO_SS_STA_FRH2_PORT5_DEF},
    {"woo_ss_sta_debug",WOO_SS5_STA_DEBUG,WOO_SS_STA_DEBUG_DEF},
    {"woo_ss_sta_frh4_port5",WOO_SS5_STA_FRH4_PORT5,WOO_SS_STA_FRH4_PORT5_DEF},
    {"woo_ss_sta_frh4_port6",WOO_SS5_STA_FRH4_PORT6,WOO_SS_STA_FRH4_PORT6_DEF},
    {"woo_ss_sta_frh6_port1",WOO_SS5_STA_FRH6_PORT1,WOO_SS_STA_FRH6_PORT1_DEF},
    {"woo_ss_sta_frh4_port0",WOO_SS5_STA_FRH4_PORT0,WOO_SS_STA_FRH4_PORT0_DEF},
    {"woo_ss_sta_frh3_port4",WOO_SS5_STA_FRH3_PORT4,WOO_SS_STA_FRH3_PORT4_DEF},
    {"woo_ss_sta_frh2_port7",WOO_SS5_STA_FRH2_PORT7,WOO_SS_STA_FRH2_PORT7_DEF},
    {"woo_ss_sta_frh1_port1",WOO_SS5_STA_FRH1_PORT1,WOO_SS_STA_FRH1_PORT1_DEF},
    {"woo_ss_sta_frh7_port5",WOO_SS5_STA_FRH7_PORT5,WOO_SS_STA_FRH7_PORT5_DEF},
    {"woo_ss_sta_fc_ptr",WOO_SS5_STA_FC_PTR,WOO_SS_STA_FC_PTR_DEF},
    {"woo_ss_sta_mcast4",WOO_SS5_STA_MCAST4,WOO_SS_STA_MCAST4_DEF},
    {"woo_ss_sta_frh2_port2",WOO_SS5_STA_FRH2_PORT2,WOO_SS_STA_FRH2_PORT2_DEF},
    {"woo_ss_sta_frh4_port3",WOO_SS5_STA_FRH4_PORT3,WOO_SS_STA_FRH4_PORT3_DEF},
    {"woo_ss_rnaxi_interrupt_read",WOO_SS5_RNAXI_INTERRUPT_READ,WOO_SS_RNAXI_INTERRUPT_READ_DEF},
    {"woo_ss_sta_frh3_port8",WOO_SS5_STA_FRH3_PORT8,WOO_SS_STA_FRH3_PORT8_DEF},
    {"woo_ss_sta_frh7_port2",WOO_SS5_STA_FRH7_PORT2,WOO_SS_STA_FRH7_PORT2_DEF},
    {"woo_ss_sta_frh1_port0",WOO_SS5_STA_FRH1_PORT0,WOO_SS_STA_FRH1_PORT0_DEF},
    {"woo_ss_sta_frh3_port0",WOO_SS5_STA_FRH3_PORT0,WOO_SS_STA_FRH3_PORT0_DEF},
    {"woo_ss_sta_frh6_port3",WOO_SS5_STA_FRH6_PORT3,WOO_SS_STA_FRH6_PORT3_DEF},
    {"woo_ss_sta_frh1_port7",WOO_SS5_STA_FRH1_PORT7,WOO_SS_STA_FRH1_PORT7_DEF},
    {"woo_ss_sta_frh3_port5",WOO_SS5_STA_FRH3_PORT5,WOO_SS_STA_FRH3_PORT5_DEF},
    {"woo_ss_sta_frh0_port4",WOO_SS5_STA_FRH0_PORT4,WOO_SS_STA_FRH0_PORT4_DEF},
    {"woo_ss_sta_frh5_port4",WOO_SS5_STA_FRH5_PORT4,WOO_SS_STA_FRH5_PORT4_DEF},
    {"woo_ss_sta_frh7_port7",WOO_SS5_STA_FRH7_PORT7,WOO_SS_STA_FRH7_PORT7_DEF},
    {"woo_ss_sta_mcast1",WOO_SS5_STA_MCAST1,WOO_SS_STA_MCAST1_DEF},
    {"woo_ss_sta_frh4_port7",WOO_SS5_STA_FRH4_PORT7,WOO_SS_STA_FRH4_PORT7_DEF},
    {"woo_ss_sta_frh4_port8",WOO_SS5_STA_FRH4_PORT8,WOO_SS_STA_FRH4_PORT8_DEF},
    {"woo_ss_sta_frh1_port2",WOO_SS5_STA_FRH1_PORT2,WOO_SS_STA_FRH1_PORT2_DEF},
    {"woo_ss_sta_frh4_port1",WOO_SS5_STA_FRH4_PORT1,WOO_SS_STA_FRH4_PORT1_DEF},
    {"woo_ss_sta_frh2_port8",WOO_SS5_STA_FRH2_PORT8,WOO_SS_STA_FRH2_PORT8_DEF},
    {"woo_ss_sta_frh7_port6",WOO_SS5_STA_FRH7_PORT6,WOO_SS_STA_FRH7_PORT6_DEF},
    {"woo_ss_sta_frh6_port7",WOO_SS5_STA_FRH6_PORT7,WOO_SS_STA_FRH6_PORT7_DEF},
    {"woo_ss_sta_frh6_port2",WOO_SS5_STA_FRH6_PORT2,WOO_SS_STA_FRH6_PORT2_DEF},
    {"woo_ss_sta_frh0_port0",WOO_SS5_STA_FRH0_PORT0,WOO_SS_STA_FRH0_PORT0_DEF},
    {"woo_ss_sta_frh6_port4",WOO_SS5_STA_FRH6_PORT4,WOO_SS_STA_FRH6_PORT4_DEF},
    {"woo_ss_sta_frh2_port3",WOO_SS5_STA_FRH2_PORT3,WOO_SS_STA_FRH2_PORT3_DEF},
    {"woo_ss_sta_frh7_port8",WOO_SS5_STA_FRH7_PORT8,WOO_SS_STA_FRH7_PORT8_DEF},
    {"woo_ss_sta_frh5_port0",WOO_SS5_STA_FRH5_PORT0,WOO_SS_STA_FRH5_PORT0_DEF},
    {"woo_ss_sta_frh5_port5",WOO_SS5_STA_FRH5_PORT5,WOO_SS_STA_FRH5_PORT5_DEF},
    {"woo_ss_sta_frh1_port8",WOO_SS5_STA_FRH1_PORT8,WOO_SS_STA_FRH1_PORT8_DEF},
    {"woo_ss_sta_mcast5",WOO_SS5_STA_MCAST5,WOO_SS_STA_MCAST5_DEF},
    {"woo_ss_sta_fc_cnt",WOO_SS5_STA_FC_CNT,WOO_SS_STA_FC_CNT_DEF},
    {"woo_ss_sta_frh6_port8",WOO_SS6_STA_FRH6_PORT8,WOO_SS_STA_FRH6_PORT8_DEF},
    {"woo_ss_sta_frh3_port2",WOO_SS6_STA_FRH3_PORT2,WOO_SS_STA_FRH3_PORT2_DEF},
    {"woo_ss_sta_frh7_port0",WOO_SS6_STA_FRH7_PORT0,WOO_SS_STA_FRH7_PORT0_DEF},
    {"woo_ss_sta_frh7_port3",WOO_SS6_STA_FRH7_PORT3,WOO_SS_STA_FRH7_PORT3_DEF},
    {"woo_ss_sta_frh5_port2",WOO_SS6_STA_FRH5_PORT2,WOO_SS_STA_FRH5_PORT2_DEF},
    {"woo_ss_sta_mcast7",WOO_SS6_STA_MCAST7,WOO_SS_STA_MCAST7_DEF},
    {"woo_ss_sta_frh0_port5",WOO_SS6_STA_FRH0_PORT5,WOO_SS_STA_FRH0_PORT5_DEF},
    {"woo_ss_sta_cntl_mem_ecc",WOO_SS6_STA_CNTL_MEM_ECC,WOO_SS_STA_CNTL_MEM_ECC_DEF},
    {"woo_ss_sta_frh3_port6",WOO_SS6_STA_FRH3_PORT6,WOO_SS_STA_FRH3_PORT6_DEF},
    {"woo_ss_sta_mm0_ecc",WOO_SS6_STA_MM0_ECC,WOO_SS_STA_MM0_ECC_DEF},
    {"woo_ss_sta_frh4_port2",WOO_SS6_STA_FRH4_PORT2,WOO_SS_STA_FRH4_PORT2_DEF},
    {"woo_ss_sta_mcast2",WOO_SS6_STA_MCAST2,WOO_SS_STA_MCAST2_DEF},
    {"woo_ss_sta_frh5_port1",WOO_SS6_STA_FRH5_PORT1,WOO_SS_STA_FRH5_PORT1_DEF},
    {"woo_ss_sta_mcast0",WOO_SS6_STA_MCAST0,WOO_SS_STA_MCAST0_DEF},
    {"woo_ss_sta_frh5_port6",WOO_SS6_STA_FRH5_PORT6,WOO_SS_STA_FRH5_PORT6_DEF},
    {"woo_ss_sta_frh5_port8",WOO_SS6_STA_FRH5_PORT8,WOO_SS_STA_FRH5_PORT8_DEF},
    {"woo_ss_sta_frh1_port5",WOO_SS6_STA_FRH1_PORT5,WOO_SS_STA_FRH1_PORT5_DEF},
    {"woo_ss_sta_frh1_port3",WOO_SS6_STA_FRH1_PORT3,WOO_SS_STA_FRH1_PORT3_DEF},
    {"woo_ss_sta_frh0_port6",WOO_SS6_STA_FRH0_PORT6,WOO_SS_STA_FRH0_PORT6_DEF},
    {"woo_ss_sta_frh0_port8",WOO_SS6_STA_FRH0_PORT8,WOO_SS_STA_FRH0_PORT8_DEF},
    {"woo_ss_sta_frh4_port4",WOO_SS6_STA_FRH4_PORT4,WOO_SS_STA_FRH4_PORT4_DEF},
    {"woo_ss_sta_mcast6",WOO_SS6_STA_MCAST6,WOO_SS_STA_MCAST6_DEF},
    {"woo_ss_sta_frh2_port4",WOO_SS6_STA_FRH2_PORT4,WOO_SS_STA_FRH2_PORT4_DEF},
    {"woo_ss_sta_frh0_port1",WOO_SS6_STA_FRH0_PORT1,WOO_SS_STA_FRH0_PORT1_DEF},
    {"woo_ss_sta_mm1_ecc",WOO_SS6_STA_MM1_ECC,WOO_SS_STA_MM1_ECC_DEF},
    {"woo_ss_sta_frh7_port4",WOO_SS6_STA_FRH7_PORT4,WOO_SS_STA_FRH7_PORT4_DEF},
    {"woo_ss_sta_mcast8",WOO_SS6_STA_MCAST8,WOO_SS_STA_MCAST8_DEF},
    {"woo_ss_sta_frh7_port1",WOO_SS6_STA_FRH7_PORT1,WOO_SS_STA_FRH7_PORT1_DEF},
    {"woo_ss_sta_frh2_port6",WOO_SS6_STA_FRH2_PORT6,WOO_SS_STA_FRH2_PORT6_DEF},
    {"woo_ss_sta_frh5_port3",WOO_SS6_STA_FRH5_PORT3,WOO_SS_STA_FRH5_PORT3_DEF},
    {"woo_ss_sta_frh6_port5",WOO_SS6_STA_FRH6_PORT5,WOO_SS_STA_FRH6_PORT5_DEF},
    {"woo_ss_sta_frh3_port3",WOO_SS6_STA_FRH3_PORT3,WOO_SS_STA_FRH3_PORT3_DEF},
    {"woo_ss_sta_frh3_port7",WOO_SS6_STA_FRH3_PORT7,WOO_SS_STA_FRH3_PORT7_DEF},
    {"woo_ss_sta_td",WOO_SS6_STA_TD,WOO_SS_STA_TD_DEF},
    {"woo_ss_sta_mcast3",WOO_SS6_STA_MCAST3,WOO_SS_STA_MCAST3_DEF},
    {"woo_ss_sta_frh2_port1",WOO_SS6_STA_FRH2_PORT1,WOO_SS_STA_FRH2_PORT1_DEF},
    {"woo_ss_sta_frh6_port0",WOO_SS6_STA_FRH6_PORT0,WOO_SS_STA_FRH6_PORT0_DEF},
    {"woo_ss_sta_frh5_port7",WOO_SS6_STA_FRH5_PORT7,WOO_SS_STA_FRH5_PORT7_DEF},
    {"woo_ss_sta_frh1_port4",WOO_SS6_STA_FRH1_PORT4,WOO_SS_STA_FRH1_PORT4_DEF},
    {"woo_ss_sta_frh1_port6",WOO_SS6_STA_FRH1_PORT6,WOO_SS_STA_FRH1_PORT6_DEF},
    {"woo_ss_sta_frh0_port3",WOO_SS6_STA_FRH0_PORT3,WOO_SS_STA_FRH0_PORT3_DEF},
    {"woo_ss_sta_frh0_port7",WOO_SS6_STA_FRH0_PORT7,WOO_SS_STA_FRH0_PORT7_DEF},
    {"woo_ss_sta_frh2_port0",WOO_SS6_STA_FRH2_PORT0,WOO_SS_STA_FRH2_PORT0_DEF},
    {"woo_ss_sta_frh3_port1",WOO_SS6_STA_FRH3_PORT1,WOO_SS_STA_FRH3_PORT1_DEF},
    {"woo_ss_sta_frh0_port2",WOO_SS6_STA_FRH0_PORT2,WOO_SS_STA_FRH0_PORT2_DEF},
    {"woo_ss_sta_frh6_port6",WOO_SS6_STA_FRH6_PORT6,WOO_SS_STA_FRH6_PORT6_DEF},
    {"woo_ss_sta_mbist",WOO_SS6_STA_MBIST,WOO_SS_STA_MBIST_DEF},
    {"woo_ss_sta_frh2_port5",WOO_SS6_STA_FRH2_PORT5,WOO_SS_STA_FRH2_PORT5_DEF},
    {"woo_ss_sta_debug",WOO_SS6_STA_DEBUG,WOO_SS_STA_DEBUG_DEF},
    {"woo_ss_sta_frh4_port5",WOO_SS6_STA_FRH4_PORT5,WOO_SS_STA_FRH4_PORT5_DEF},
    {"woo_ss_sta_frh4_port6",WOO_SS6_STA_FRH4_PORT6,WOO_SS_STA_FRH4_PORT6_DEF},
    {"woo_ss_sta_frh6_port1",WOO_SS6_STA_FRH6_PORT1,WOO_SS_STA_FRH6_PORT1_DEF},
    {"woo_ss_sta_frh4_port0",WOO_SS6_STA_FRH4_PORT0,WOO_SS_STA_FRH4_PORT0_DEF},
    {"woo_ss_sta_frh3_port4",WOO_SS6_STA_FRH3_PORT4,WOO_SS_STA_FRH3_PORT4_DEF},
    {"woo_ss_sta_frh2_port7",WOO_SS6_STA_FRH2_PORT7,WOO_SS_STA_FRH2_PORT7_DEF},
    {"woo_ss_sta_frh1_port1",WOO_SS6_STA_FRH1_PORT1,WOO_SS_STA_FRH1_PORT1_DEF},
    {"woo_ss_sta_frh7_port5",WOO_SS6_STA_FRH7_PORT5,WOO_SS_STA_FRH7_PORT5_DEF},
    {"woo_ss_sta_fc_ptr",WOO_SS6_STA_FC_PTR,WOO_SS_STA_FC_PTR_DEF},
    {"woo_ss_sta_mcast4",WOO_SS6_STA_MCAST4,WOO_SS_STA_MCAST4_DEF},
    {"woo_ss_sta_frh2_port2",WOO_SS6_STA_FRH2_PORT2,WOO_SS_STA_FRH2_PORT2_DEF},
    {"woo_ss_sta_frh4_port3",WOO_SS6_STA_FRH4_PORT3,WOO_SS_STA_FRH4_PORT3_DEF},
    {"woo_ss_rnaxi_interrupt_read",WOO_SS6_RNAXI_INTERRUPT_READ,WOO_SS_RNAXI_INTERRUPT_READ_DEF},
    {"woo_ss_sta_frh3_port8",WOO_SS6_STA_FRH3_PORT8,WOO_SS_STA_FRH3_PORT8_DEF},
    {"woo_ss_sta_frh7_port2",WOO_SS6_STA_FRH7_PORT2,WOO_SS_STA_FRH7_PORT2_DEF},
    {"woo_ss_sta_frh1_port0",WOO_SS6_STA_FRH1_PORT0,WOO_SS_STA_FRH1_PORT0_DEF},
    {"woo_ss_sta_frh3_port0",WOO_SS6_STA_FRH3_PORT0,WOO_SS_STA_FRH3_PORT0_DEF},
    {"woo_ss_sta_frh6_port3",WOO_SS6_STA_FRH6_PORT3,WOO_SS_STA_FRH6_PORT3_DEF},
    {"woo_ss_sta_frh1_port7",WOO_SS6_STA_FRH1_PORT7,WOO_SS_STA_FRH1_PORT7_DEF},
    {"woo_ss_sta_frh3_port5",WOO_SS6_STA_FRH3_PORT5,WOO_SS_STA_FRH3_PORT5_DEF},
    {"woo_ss_sta_frh0_port4",WOO_SS6_STA_FRH0_PORT4,WOO_SS_STA_FRH0_PORT4_DEF},
    {"woo_ss_sta_frh5_port4",WOO_SS6_STA_FRH5_PORT4,WOO_SS_STA_FRH5_PORT4_DEF},
    {"woo_ss_sta_frh7_port7",WOO_SS6_STA_FRH7_PORT7,WOO_SS_STA_FRH7_PORT7_DEF},
    {"woo_ss_sta_mcast1",WOO_SS6_STA_MCAST1,WOO_SS_STA_MCAST1_DEF},
    {"woo_ss_sta_frh4_port7",WOO_SS6_STA_FRH4_PORT7,WOO_SS_STA_FRH4_PORT7_DEF},
    {"woo_ss_sta_frh4_port8",WOO_SS6_STA_FRH4_PORT8,WOO_SS_STA_FRH4_PORT8_DEF},
    {"woo_ss_sta_frh1_port2",WOO_SS6_STA_FRH1_PORT2,WOO_SS_STA_FRH1_PORT2_DEF},
    {"woo_ss_sta_frh4_port1",WOO_SS6_STA_FRH4_PORT1,WOO_SS_STA_FRH4_PORT1_DEF},
    {"woo_ss_sta_frh2_port8",WOO_SS6_STA_FRH2_PORT8,WOO_SS_STA_FRH2_PORT8_DEF},
    {"woo_ss_sta_frh7_port6",WOO_SS6_STA_FRH7_PORT6,WOO_SS_STA_FRH7_PORT6_DEF},
    {"woo_ss_sta_frh6_port7",WOO_SS6_STA_FRH6_PORT7,WOO_SS_STA_FRH6_PORT7_DEF},
    {"woo_ss_sta_frh6_port2",WOO_SS6_STA_FRH6_PORT2,WOO_SS_STA_FRH6_PORT2_DEF},
    {"woo_ss_sta_frh0_port0",WOO_SS6_STA_FRH0_PORT0,WOO_SS_STA_FRH0_PORT0_DEF},
    {"woo_ss_sta_frh6_port4",WOO_SS6_STA_FRH6_PORT4,WOO_SS_STA_FRH6_PORT4_DEF},
    {"woo_ss_sta_frh2_port3",WOO_SS6_STA_FRH2_PORT3,WOO_SS_STA_FRH2_PORT3_DEF},
    {"woo_ss_sta_frh7_port8",WOO_SS6_STA_FRH7_PORT8,WOO_SS_STA_FRH7_PORT8_DEF},
    {"woo_ss_sta_frh5_port0",WOO_SS6_STA_FRH5_PORT0,WOO_SS_STA_FRH5_PORT0_DEF},
    {"woo_ss_sta_frh5_port5",WOO_SS6_STA_FRH5_PORT5,WOO_SS_STA_FRH5_PORT5_DEF},
    {"woo_ss_sta_frh1_port8",WOO_SS6_STA_FRH1_PORT8,WOO_SS_STA_FRH1_PORT8_DEF},
    {"woo_ss_sta_mcast5",WOO_SS6_STA_MCAST5,WOO_SS_STA_MCAST5_DEF},
    {"woo_ss_sta_fc_cnt",WOO_SS6_STA_FC_CNT,WOO_SS_STA_FC_CNT_DEF},
    {"woo_ss_sta_frh6_port8",WOO_SS7_STA_FRH6_PORT8,WOO_SS_STA_FRH6_PORT8_DEF},
    {"woo_ss_sta_frh3_port2",WOO_SS7_STA_FRH3_PORT2,WOO_SS_STA_FRH3_PORT2_DEF},
    {"woo_ss_sta_frh7_port0",WOO_SS7_STA_FRH7_PORT0,WOO_SS_STA_FRH7_PORT0_DEF},
    {"woo_ss_sta_frh7_port3",WOO_SS7_STA_FRH7_PORT3,WOO_SS_STA_FRH7_PORT3_DEF},
    {"woo_ss_sta_frh5_port2",WOO_SS7_STA_FRH5_PORT2,WOO_SS_STA_FRH5_PORT2_DEF},
    {"woo_ss_sta_mcast7",WOO_SS7_STA_MCAST7,WOO_SS_STA_MCAST7_DEF},
    {"woo_ss_sta_frh0_port5",WOO_SS7_STA_FRH0_PORT5,WOO_SS_STA_FRH0_PORT5_DEF},
    {"woo_ss_sta_cntl_mem_ecc",WOO_SS7_STA_CNTL_MEM_ECC,WOO_SS_STA_CNTL_MEM_ECC_DEF},
    {"woo_ss_sta_frh3_port6",WOO_SS7_STA_FRH3_PORT6,WOO_SS_STA_FRH3_PORT6_DEF},
    {"woo_ss_sta_mm0_ecc",WOO_SS7_STA_MM0_ECC,WOO_SS_STA_MM0_ECC_DEF},
    {"woo_ss_sta_frh4_port2",WOO_SS7_STA_FRH4_PORT2,WOO_SS_STA_FRH4_PORT2_DEF},
    {"woo_ss_sta_mcast2",WOO_SS7_STA_MCAST2,WOO_SS_STA_MCAST2_DEF},
    {"woo_ss_sta_frh5_port1",WOO_SS7_STA_FRH5_PORT1,WOO_SS_STA_FRH5_PORT1_DEF},
    {"woo_ss_sta_mcast0",WOO_SS7_STA_MCAST0,WOO_SS_STA_MCAST0_DEF},
    {"woo_ss_sta_frh5_port6",WOO_SS7_STA_FRH5_PORT6,WOO_SS_STA_FRH5_PORT6_DEF},
    {"woo_ss_sta_frh5_port8",WOO_SS7_STA_FRH5_PORT8,WOO_SS_STA_FRH5_PORT8_DEF},
    {"woo_ss_sta_frh1_port5",WOO_SS7_STA_FRH1_PORT5,WOO_SS_STA_FRH1_PORT5_DEF},
    {"woo_ss_sta_frh1_port3",WOO_SS7_STA_FRH1_PORT3,WOO_SS_STA_FRH1_PORT3_DEF},
    {"woo_ss_sta_frh0_port6",WOO_SS7_STA_FRH0_PORT6,WOO_SS_STA_FRH0_PORT6_DEF},
    {"woo_ss_sta_frh0_port8",WOO_SS7_STA_FRH0_PORT8,WOO_SS_STA_FRH0_PORT8_DEF},
    {"woo_ss_sta_frh4_port4",WOO_SS7_STA_FRH4_PORT4,WOO_SS_STA_FRH4_PORT4_DEF},
    {"woo_ss_sta_mcast6",WOO_SS7_STA_MCAST6,WOO_SS_STA_MCAST6_DEF},
    {"woo_ss_sta_frh2_port4",WOO_SS7_STA_FRH2_PORT4,WOO_SS_STA_FRH2_PORT4_DEF},
    {"woo_ss_sta_frh0_port1",WOO_SS7_STA_FRH0_PORT1,WOO_SS_STA_FRH0_PORT1_DEF},
    {"woo_ss_sta_mm1_ecc",WOO_SS7_STA_MM1_ECC,WOO_SS_STA_MM1_ECC_DEF},
    {"woo_ss_sta_frh7_port4",WOO_SS7_STA_FRH7_PORT4,WOO_SS_STA_FRH7_PORT4_DEF},
    {"woo_ss_sta_mcast8",WOO_SS7_STA_MCAST8,WOO_SS_STA_MCAST8_DEF},
    {"woo_ss_sta_frh7_port1",WOO_SS7_STA_FRH7_PORT1,WOO_SS_STA_FRH7_PORT1_DEF},
    {"woo_ss_sta_frh2_port6",WOO_SS7_STA_FRH2_PORT6,WOO_SS_STA_FRH2_PORT6_DEF},
    {"woo_ss_sta_frh5_port3",WOO_SS7_STA_FRH5_PORT3,WOO_SS_STA_FRH5_PORT3_DEF},
    {"woo_ss_sta_frh6_port5",WOO_SS7_STA_FRH6_PORT5,WOO_SS_STA_FRH6_PORT5_DEF},
    {"woo_ss_sta_frh3_port3",WOO_SS7_STA_FRH3_PORT3,WOO_SS_STA_FRH3_PORT3_DEF},
    {"woo_ss_sta_frh3_port7",WOO_SS7_STA_FRH3_PORT7,WOO_SS_STA_FRH3_PORT7_DEF},
    {"woo_ss_sta_td",WOO_SS7_STA_TD,WOO_SS_STA_TD_DEF},
    {"woo_ss_sta_mcast3",WOO_SS7_STA_MCAST3,WOO_SS_STA_MCAST3_DEF},
    {"woo_ss_sta_frh2_port1",WOO_SS7_STA_FRH2_PORT1,WOO_SS_STA_FRH2_PORT1_DEF},
    {"woo_ss_sta_frh6_port0",WOO_SS7_STA_FRH6_PORT0,WOO_SS_STA_FRH6_PORT0_DEF},
    {"woo_ss_sta_frh5_port7",WOO_SS7_STA_FRH5_PORT7,WOO_SS_STA_FRH5_PORT7_DEF},
    {"woo_ss_sta_frh1_port4",WOO_SS7_STA_FRH1_PORT4,WOO_SS_STA_FRH1_PORT4_DEF},
    {"woo_ss_sta_frh1_port6",WOO_SS7_STA_FRH1_PORT6,WOO_SS_STA_FRH1_PORT6_DEF},
    {"woo_ss_sta_frh0_port3",WOO_SS7_STA_FRH0_PORT3,WOO_SS_STA_FRH0_PORT3_DEF},
    {"woo_ss_sta_frh0_port7",WOO_SS7_STA_FRH0_PORT7,WOO_SS_STA_FRH0_PORT7_DEF},
    {"woo_ss_sta_frh2_port0",WOO_SS7_STA_FRH2_PORT0,WOO_SS_STA_FRH2_PORT0_DEF},
    {"woo_ss_sta_frh3_port1",WOO_SS7_STA_FRH3_PORT1,WOO_SS_STA_FRH3_PORT1_DEF},
    {"woo_ss_sta_frh0_port2",WOO_SS7_STA_FRH0_PORT2,WOO_SS_STA_FRH0_PORT2_DEF},
    {"woo_ss_sta_frh6_port6",WOO_SS7_STA_FRH6_PORT6,WOO_SS_STA_FRH6_PORT6_DEF},
    {"woo_ss_sta_mbist",WOO_SS7_STA_MBIST,WOO_SS_STA_MBIST_DEF},
    {"woo_ss_sta_frh2_port5",WOO_SS7_STA_FRH2_PORT5,WOO_SS_STA_FRH2_PORT5_DEF},
    {"woo_ss_sta_debug",WOO_SS7_STA_DEBUG,WOO_SS_STA_DEBUG_DEF},
    {"woo_ss_sta_frh4_port5",WOO_SS7_STA_FRH4_PORT5,WOO_SS_STA_FRH4_PORT5_DEF},
    {"woo_ss_sta_frh4_port6",WOO_SS7_STA_FRH4_PORT6,WOO_SS_STA_FRH4_PORT6_DEF},
    {"woo_ss_sta_frh6_port1",WOO_SS7_STA_FRH6_PORT1,WOO_SS_STA_FRH6_PORT1_DEF},
    {"woo_ss_sta_frh4_port0",WOO_SS7_STA_FRH4_PORT0,WOO_SS_STA_FRH4_PORT0_DEF},
    {"woo_ss_sta_frh3_port4",WOO_SS7_STA_FRH3_PORT4,WOO_SS_STA_FRH3_PORT4_DEF},
    {"woo_ss_sta_frh2_port7",WOO_SS7_STA_FRH2_PORT7,WOO_SS_STA_FRH2_PORT7_DEF},
    {"woo_ss_sta_frh1_port1",WOO_SS7_STA_FRH1_PORT1,WOO_SS_STA_FRH1_PORT1_DEF},
    {"woo_ss_sta_frh7_port5",WOO_SS7_STA_FRH7_PORT5,WOO_SS_STA_FRH7_PORT5_DEF},
    {"woo_ss_sta_fc_ptr",WOO_SS7_STA_FC_PTR,WOO_SS_STA_FC_PTR_DEF},
    {"woo_ss_sta_mcast4",WOO_SS7_STA_MCAST4,WOO_SS_STA_MCAST4_DEF},
    {"woo_ss_sta_frh2_port2",WOO_SS7_STA_FRH2_PORT2,WOO_SS_STA_FRH2_PORT2_DEF},
    {"woo_ss_sta_frh4_port3",WOO_SS7_STA_FRH4_PORT3,WOO_SS_STA_FRH4_PORT3_DEF},
    {"woo_ss_rnaxi_interrupt_read",WOO_SS7_RNAXI_INTERRUPT_READ,WOO_SS_RNAXI_INTERRUPT_READ_DEF},
    {"woo_ss_sta_frh3_port8",WOO_SS7_STA_FRH3_PORT8,WOO_SS_STA_FRH3_PORT8_DEF},
    {"woo_ss_sta_frh7_port2",WOO_SS7_STA_FRH7_PORT2,WOO_SS_STA_FRH7_PORT2_DEF},
    {"woo_ss_sta_frh1_port0",WOO_SS7_STA_FRH1_PORT0,WOO_SS_STA_FRH1_PORT0_DEF},
    {"woo_ss_sta_frh3_port0",WOO_SS7_STA_FRH3_PORT0,WOO_SS_STA_FRH3_PORT0_DEF},
    {"woo_ss_sta_frh6_port3",WOO_SS7_STA_FRH6_PORT3,WOO_SS_STA_FRH6_PORT3_DEF},
    {"woo_ss_sta_frh1_port7",WOO_SS7_STA_FRH1_PORT7,WOO_SS_STA_FRH1_PORT7_DEF},
    {"woo_ss_sta_frh3_port5",WOO_SS7_STA_FRH3_PORT5,WOO_SS_STA_FRH3_PORT5_DEF},
    {"woo_ss_sta_frh0_port4",WOO_SS7_STA_FRH0_PORT4,WOO_SS_STA_FRH0_PORT4_DEF},
    {"woo_ss_sta_frh5_port4",WOO_SS7_STA_FRH5_PORT4,WOO_SS_STA_FRH5_PORT4_DEF},
    {"woo_ss_sta_frh7_port7",WOO_SS7_STA_FRH7_PORT7,WOO_SS_STA_FRH7_PORT7_DEF},
    {"woo_ss_sta_mcast1",WOO_SS7_STA_MCAST1,WOO_SS_STA_MCAST1_DEF},
    {"woo_ss_sta_frh4_port7",WOO_SS7_STA_FRH4_PORT7,WOO_SS_STA_FRH4_PORT7_DEF},
    {"woo_ss_sta_frh4_port8",WOO_SS7_STA_FRH4_PORT8,WOO_SS_STA_FRH4_PORT8_DEF},
    {"woo_ss_sta_frh1_port2",WOO_SS7_STA_FRH1_PORT2,WOO_SS_STA_FRH1_PORT2_DEF},
    {"woo_ss_sta_frh4_port1",WOO_SS7_STA_FRH4_PORT1,WOO_SS_STA_FRH4_PORT1_DEF},
    {"woo_ss_sta_frh2_port8",WOO_SS7_STA_FRH2_PORT8,WOO_SS_STA_FRH2_PORT8_DEF},
    {"woo_ss_sta_frh7_port6",WOO_SS7_STA_FRH7_PORT6,WOO_SS_STA_FRH7_PORT6_DEF},
    {"woo_ss_sta_frh6_port7",WOO_SS7_STA_FRH6_PORT7,WOO_SS_STA_FRH6_PORT7_DEF},
    {"woo_ss_sta_frh6_port2",WOO_SS7_STA_FRH6_PORT2,WOO_SS_STA_FRH6_PORT2_DEF},
    {"woo_ss_sta_frh0_port0",WOO_SS7_STA_FRH0_PORT0,WOO_SS_STA_FRH0_PORT0_DEF},
    {"woo_ss_sta_frh6_port4",WOO_SS7_STA_FRH6_PORT4,WOO_SS_STA_FRH6_PORT4_DEF},
    {"woo_ss_sta_frh2_port3",WOO_SS7_STA_FRH2_PORT3,WOO_SS_STA_FRH2_PORT3_DEF},
    {"woo_ss_sta_frh7_port8",WOO_SS7_STA_FRH7_PORT8,WOO_SS_STA_FRH7_PORT8_DEF},
    {"woo_ss_sta_frh5_port0",WOO_SS7_STA_FRH5_PORT0,WOO_SS_STA_FRH5_PORT0_DEF},
    {"woo_ss_sta_frh5_port5",WOO_SS7_STA_FRH5_PORT5,WOO_SS_STA_FRH5_PORT5_DEF},
    {"woo_ss_sta_frh1_port8",WOO_SS7_STA_FRH1_PORT8,WOO_SS_STA_FRH1_PORT8_DEF},
    {"woo_ss_sta_mcast5",WOO_SS7_STA_MCAST5,WOO_SS_STA_MCAST5_DEF},
    {"woo_ss_sta_fc_cnt",WOO_SS7_STA_FC_CNT,WOO_SS_STA_FC_CNT_DEF},
    {"woo_ni_ct_STA_mux_spare",WOO_NI0_CT_STA_MUX_SPARE,WOO_NI_CT_STA_MUX_SPARE_DEF},
    {"woo_ni_sta_arf_mbist",WOO_NI0_STA_ARF_MBIST,WOO_NI_STA_ARF_MBIST_DEF},
    {"woo_ni_sta_xoff",WOO_NI0_STA_XOFF,WOO_NI_STA_XOFF_DEF},
    {"woo_ni_sta_xgmii_status",WOO_NI0_STA_XGMII_STATUS,WOO_NI_STA_XGMII_STATUS_DEF},
    {"woo_ni_sta_1588_rx",WOO_NI0_STA_1588_RX,WOO_NI_STA_1588_RX_DEF},
    {"woo_ni_xe_STA_xg_rx_rs",WOO_NI0_XE_STA_XG_RX_RS,WOO_NI_XE_STA_XG_RX_RS_DEF},
    {"woo_ni_xe_STA_xg_spare",WOO_NI0_XE_STA_XG_SPARE,WOO_NI_XE_STA_XG_SPARE_DEF},
    {"woo_ni_ct_STA_utilization",WOO_NI0_CT_STA_UTILIZATION,WOO_NI_CT_STA_UTILIZATION_DEF},
    {"woo_ni_sta_debug",WOO_NI0_STA_DEBUG,WOO_NI_STA_DEBUG_DEF},
    {"woo_ni_sta_1588_tx",WOO_NI0_STA_1588_TX,WOO_NI_STA_1588_TX_DEF},
    {"woo_ni_rnaxi_interrupt_read",WOO_NI0_RNAXI_INTERRUPT_READ,WOO_NI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_ni_sta_spare",WOO_NI0_STA_SPARE,WOO_NI_STA_SPARE_DEF},
    {"woo_ni_xe_STA_xg_stats_rd_cache",WOO_NI0_XE_STA_XG_STATS_RD_CACHE,WOO_NI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_ni_xe_STA_xg_pause",WOO_NI0_XE_STA_XG_PAUSE,WOO_NI_XE_STA_XG_PAUSE_DEF},
    {"woo_ni_sta_stat_upper",WOO_NI0_STA_STAT_UPPER,WOO_NI_STA_STAT_UPPER_DEF},
    {"woo_ni_ct_STA_mux_spare",WOO_NI1_CT_STA_MUX_SPARE,WOO_NI_CT_STA_MUX_SPARE_DEF},
    {"woo_ni_sta_arf_mbist",WOO_NI1_STA_ARF_MBIST,WOO_NI_STA_ARF_MBIST_DEF},
    {"woo_ni_sta_xoff",WOO_NI1_STA_XOFF,WOO_NI_STA_XOFF_DEF},
    {"woo_ni_sta_xgmii_status",WOO_NI1_STA_XGMII_STATUS,WOO_NI_STA_XGMII_STATUS_DEF},
    {"woo_ni_sta_1588_rx",WOO_NI1_STA_1588_RX,WOO_NI_STA_1588_RX_DEF},
    {"woo_ni_xe_STA_xg_rx_rs",WOO_NI1_XE_STA_XG_RX_RS,WOO_NI_XE_STA_XG_RX_RS_DEF},
    {"woo_ni_xe_STA_xg_spare",WOO_NI1_XE_STA_XG_SPARE,WOO_NI_XE_STA_XG_SPARE_DEF},
    {"woo_ni_ct_STA_utilization",WOO_NI1_CT_STA_UTILIZATION,WOO_NI_CT_STA_UTILIZATION_DEF},
    {"woo_ni_sta_debug",WOO_NI1_STA_DEBUG,WOO_NI_STA_DEBUG_DEF},
    {"woo_ni_sta_1588_tx",WOO_NI1_STA_1588_TX,WOO_NI_STA_1588_TX_DEF},
    {"woo_ni_rnaxi_interrupt_read",WOO_NI1_RNAXI_INTERRUPT_READ,WOO_NI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_ni_sta_spare",WOO_NI1_STA_SPARE,WOO_NI_STA_SPARE_DEF},
    {"woo_ni_xe_STA_xg_stats_rd_cache",WOO_NI1_XE_STA_XG_STATS_RD_CACHE,WOO_NI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_ni_xe_STA_xg_pause",WOO_NI1_XE_STA_XG_PAUSE,WOO_NI_XE_STA_XG_PAUSE_DEF},
    {"woo_ni_sta_stat_upper",WOO_NI1_STA_STAT_UPPER,WOO_NI_STA_STAT_UPPER_DEF},
    {"woo_ni_ct_STA_mux_spare",WOO_NI2_CT_STA_MUX_SPARE,WOO_NI_CT_STA_MUX_SPARE_DEF},
    {"woo_ni_sta_arf_mbist",WOO_NI2_STA_ARF_MBIST,WOO_NI_STA_ARF_MBIST_DEF},
    {"woo_ni_sta_xoff",WOO_NI2_STA_XOFF,WOO_NI_STA_XOFF_DEF},
    {"woo_ni_sta_xgmii_status",WOO_NI2_STA_XGMII_STATUS,WOO_NI_STA_XGMII_STATUS_DEF},
    {"woo_ni_sta_1588_rx",WOO_NI2_STA_1588_RX,WOO_NI_STA_1588_RX_DEF},
    {"woo_ni_xe_STA_xg_rx_rs",WOO_NI2_XE_STA_XG_RX_RS,WOO_NI_XE_STA_XG_RX_RS_DEF},
    {"woo_ni_xe_STA_xg_spare",WOO_NI2_XE_STA_XG_SPARE,WOO_NI_XE_STA_XG_SPARE_DEF},
    {"woo_ni_ct_STA_utilization",WOO_NI2_CT_STA_UTILIZATION,WOO_NI_CT_STA_UTILIZATION_DEF},
    {"woo_ni_sta_debug",WOO_NI2_STA_DEBUG,WOO_NI_STA_DEBUG_DEF},
    {"woo_ni_sta_1588_tx",WOO_NI2_STA_1588_TX,WOO_NI_STA_1588_TX_DEF},
    {"woo_ni_rnaxi_interrupt_read",WOO_NI2_RNAXI_INTERRUPT_READ,WOO_NI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_ni_sta_spare",WOO_NI2_STA_SPARE,WOO_NI_STA_SPARE_DEF},
    {"woo_ni_xe_STA_xg_stats_rd_cache",WOO_NI2_XE_STA_XG_STATS_RD_CACHE,WOO_NI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_ni_xe_STA_xg_pause",WOO_NI2_XE_STA_XG_PAUSE,WOO_NI_XE_STA_XG_PAUSE_DEF},
    {"woo_ni_sta_stat_upper",WOO_NI2_STA_STAT_UPPER,WOO_NI_STA_STAT_UPPER_DEF},
    {"woo_ni_ct_STA_mux_spare",WOO_NI3_CT_STA_MUX_SPARE,WOO_NI_CT_STA_MUX_SPARE_DEF},
    {"woo_ni_sta_arf_mbist",WOO_NI3_STA_ARF_MBIST,WOO_NI_STA_ARF_MBIST_DEF},
    {"woo_ni_sta_xoff",WOO_NI3_STA_XOFF,WOO_NI_STA_XOFF_DEF},
    {"woo_ni_sta_xgmii_status",WOO_NI3_STA_XGMII_STATUS,WOO_NI_STA_XGMII_STATUS_DEF},
    {"woo_ni_sta_1588_rx",WOO_NI3_STA_1588_RX,WOO_NI_STA_1588_RX_DEF},
    {"woo_ni_xe_STA_xg_rx_rs",WOO_NI3_XE_STA_XG_RX_RS,WOO_NI_XE_STA_XG_RX_RS_DEF},
    {"woo_ni_xe_STA_xg_spare",WOO_NI3_XE_STA_XG_SPARE,WOO_NI_XE_STA_XG_SPARE_DEF},
    {"woo_ni_ct_STA_utilization",WOO_NI3_CT_STA_UTILIZATION,WOO_NI_CT_STA_UTILIZATION_DEF},
    {"woo_ni_sta_debug",WOO_NI3_STA_DEBUG,WOO_NI_STA_DEBUG_DEF},
    {"woo_ni_sta_1588_tx",WOO_NI3_STA_1588_TX,WOO_NI_STA_1588_TX_DEF},
    {"woo_ni_rnaxi_interrupt_read",WOO_NI3_RNAXI_INTERRUPT_READ,WOO_NI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_ni_sta_spare",WOO_NI3_STA_SPARE,WOO_NI_STA_SPARE_DEF},
    {"woo_ni_xe_STA_xg_stats_rd_cache",WOO_NI3_XE_STA_XG_STATS_RD_CACHE,WOO_NI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_ni_xe_STA_xg_pause",WOO_NI3_XE_STA_XG_PAUSE,WOO_NI_XE_STA_XG_PAUSE_DEF},
    {"woo_ni_sta_stat_upper",WOO_NI3_STA_STAT_UPPER,WOO_NI_STA_STAT_UPPER_DEF},
    {"woo_ni_ct_STA_mux_spare",WOO_NI4_CT_STA_MUX_SPARE,WOO_NI_CT_STA_MUX_SPARE_DEF},
    {"woo_ni_sta_arf_mbist",WOO_NI4_STA_ARF_MBIST,WOO_NI_STA_ARF_MBIST_DEF},
    {"woo_ni_sta_xoff",WOO_NI4_STA_XOFF,WOO_NI_STA_XOFF_DEF},
    {"woo_ni_sta_xgmii_status",WOO_NI4_STA_XGMII_STATUS,WOO_NI_STA_XGMII_STATUS_DEF},
    {"woo_ni_sta_1588_rx",WOO_NI4_STA_1588_RX,WOO_NI_STA_1588_RX_DEF},
    {"woo_ni_xe_STA_xg_rx_rs",WOO_NI4_XE_STA_XG_RX_RS,WOO_NI_XE_STA_XG_RX_RS_DEF},
    {"woo_ni_xe_STA_xg_spare",WOO_NI4_XE_STA_XG_SPARE,WOO_NI_XE_STA_XG_SPARE_DEF},
    {"woo_ni_ct_STA_utilization",WOO_NI4_CT_STA_UTILIZATION,WOO_NI_CT_STA_UTILIZATION_DEF},
    {"woo_ni_sta_debug",WOO_NI4_STA_DEBUG,WOO_NI_STA_DEBUG_DEF},
    {"woo_ni_sta_1588_tx",WOO_NI4_STA_1588_TX,WOO_NI_STA_1588_TX_DEF},
    {"woo_ni_rnaxi_interrupt_read",WOO_NI4_RNAXI_INTERRUPT_READ,WOO_NI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_ni_sta_spare",WOO_NI4_STA_SPARE,WOO_NI_STA_SPARE_DEF},
    {"woo_ni_xe_STA_xg_stats_rd_cache",WOO_NI4_XE_STA_XG_STATS_RD_CACHE,WOO_NI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_ni_xe_STA_xg_pause",WOO_NI4_XE_STA_XG_PAUSE,WOO_NI_XE_STA_XG_PAUSE_DEF},
    {"woo_ni_sta_stat_upper",WOO_NI4_STA_STAT_UPPER,WOO_NI_STA_STAT_UPPER_DEF},
    {"woo_ni_ct_STA_mux_spare",WOO_NI5_CT_STA_MUX_SPARE,WOO_NI_CT_STA_MUX_SPARE_DEF},
    {"woo_ni_sta_arf_mbist",WOO_NI5_STA_ARF_MBIST,WOO_NI_STA_ARF_MBIST_DEF},
    {"woo_ni_sta_xoff",WOO_NI5_STA_XOFF,WOO_NI_STA_XOFF_DEF},
    {"woo_ni_sta_xgmii_status",WOO_NI5_STA_XGMII_STATUS,WOO_NI_STA_XGMII_STATUS_DEF},
    {"woo_ni_sta_1588_rx",WOO_NI5_STA_1588_RX,WOO_NI_STA_1588_RX_DEF},
    {"woo_ni_xe_STA_xg_rx_rs",WOO_NI5_XE_STA_XG_RX_RS,WOO_NI_XE_STA_XG_RX_RS_DEF},
    {"woo_ni_xe_STA_xg_spare",WOO_NI5_XE_STA_XG_SPARE,WOO_NI_XE_STA_XG_SPARE_DEF},
    {"woo_ni_ct_STA_utilization",WOO_NI5_CT_STA_UTILIZATION,WOO_NI_CT_STA_UTILIZATION_DEF},
    {"woo_ni_sta_debug",WOO_NI5_STA_DEBUG,WOO_NI_STA_DEBUG_DEF},
    {"woo_ni_sta_1588_tx",WOO_NI5_STA_1588_TX,WOO_NI_STA_1588_TX_DEF},
    {"woo_ni_rnaxi_interrupt_read",WOO_NI5_RNAXI_INTERRUPT_READ,WOO_NI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_ni_sta_spare",WOO_NI5_STA_SPARE,WOO_NI_STA_SPARE_DEF},
    {"woo_ni_xe_STA_xg_stats_rd_cache",WOO_NI5_XE_STA_XG_STATS_RD_CACHE,WOO_NI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_ni_xe_STA_xg_pause",WOO_NI5_XE_STA_XG_PAUSE,WOO_NI_XE_STA_XG_PAUSE_DEF},
    {"woo_ni_sta_stat_upper",WOO_NI5_STA_STAT_UPPER,WOO_NI_STA_STAT_UPPER_DEF},
    {"woo_ni_ct_STA_mux_spare",WOO_NI6_CT_STA_MUX_SPARE,WOO_NI_CT_STA_MUX_SPARE_DEF},
    {"woo_ni_sta_arf_mbist",WOO_NI6_STA_ARF_MBIST,WOO_NI_STA_ARF_MBIST_DEF},
    {"woo_ni_sta_xoff",WOO_NI6_STA_XOFF,WOO_NI_STA_XOFF_DEF},
    {"woo_ni_sta_xgmii_status",WOO_NI6_STA_XGMII_STATUS,WOO_NI_STA_XGMII_STATUS_DEF},
    {"woo_ni_sta_1588_rx",WOO_NI6_STA_1588_RX,WOO_NI_STA_1588_RX_DEF},
    {"woo_ni_xe_STA_xg_rx_rs",WOO_NI6_XE_STA_XG_RX_RS,WOO_NI_XE_STA_XG_RX_RS_DEF},
    {"woo_ni_xe_STA_xg_spare",WOO_NI6_XE_STA_XG_SPARE,WOO_NI_XE_STA_XG_SPARE_DEF},
    {"woo_ni_ct_STA_utilization",WOO_NI6_CT_STA_UTILIZATION,WOO_NI_CT_STA_UTILIZATION_DEF},
    {"woo_ni_sta_debug",WOO_NI6_STA_DEBUG,WOO_NI_STA_DEBUG_DEF},
    {"woo_ni_sta_1588_tx",WOO_NI6_STA_1588_TX,WOO_NI_STA_1588_TX_DEF},
    {"woo_ni_rnaxi_interrupt_read",WOO_NI6_RNAXI_INTERRUPT_READ,WOO_NI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_ni_sta_spare",WOO_NI6_STA_SPARE,WOO_NI_STA_SPARE_DEF},
    {"woo_ni_xe_STA_xg_stats_rd_cache",WOO_NI6_XE_STA_XG_STATS_RD_CACHE,WOO_NI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_ni_xe_STA_xg_pause",WOO_NI6_XE_STA_XG_PAUSE,WOO_NI_XE_STA_XG_PAUSE_DEF},
    {"woo_ni_sta_stat_upper",WOO_NI6_STA_STAT_UPPER,WOO_NI_STA_STAT_UPPER_DEF},
    {"woo_ni_ct_STA_mux_spare",WOO_NI7_CT_STA_MUX_SPARE,WOO_NI_CT_STA_MUX_SPARE_DEF},
    {"woo_ni_sta_arf_mbist",WOO_NI7_STA_ARF_MBIST,WOO_NI_STA_ARF_MBIST_DEF},
    {"woo_ni_sta_xoff",WOO_NI7_STA_XOFF,WOO_NI_STA_XOFF_DEF},
    {"woo_ni_sta_xgmii_status",WOO_NI7_STA_XGMII_STATUS,WOO_NI_STA_XGMII_STATUS_DEF},
    {"woo_ni_sta_1588_rx",WOO_NI7_STA_1588_RX,WOO_NI_STA_1588_RX_DEF},
    {"woo_ni_xe_STA_xg_rx_rs",WOO_NI7_XE_STA_XG_RX_RS,WOO_NI_XE_STA_XG_RX_RS_DEF},
    {"woo_ni_xe_STA_xg_spare",WOO_NI7_XE_STA_XG_SPARE,WOO_NI_XE_STA_XG_SPARE_DEF},
    {"woo_ni_ct_STA_utilization",WOO_NI7_CT_STA_UTILIZATION,WOO_NI_CT_STA_UTILIZATION_DEF},
    {"woo_ni_sta_debug",WOO_NI7_STA_DEBUG,WOO_NI_STA_DEBUG_DEF},
    {"woo_ni_sta_1588_tx",WOO_NI7_STA_1588_TX,WOO_NI_STA_1588_TX_DEF},
    {"woo_ni_rnaxi_interrupt_read",WOO_NI7_RNAXI_INTERRUPT_READ,WOO_NI_RNAXI_INTERRUPT_READ_DEF},
    {"woo_ni_sta_spare",WOO_NI7_STA_SPARE,WOO_NI_STA_SPARE_DEF},
    {"woo_ni_xe_STA_xg_stats_rd_cache",WOO_NI7_XE_STA_XG_STATS_RD_CACHE,WOO_NI_XE_STA_XG_STATS_RD_CACHE_DEF},
    {"woo_ni_xe_STA_xg_pause",WOO_NI7_XE_STA_XG_PAUSE,WOO_NI_XE_STA_XG_PAUSE_DEF},
    {"woo_ni_sta_stat_upper",WOO_NI7_STA_STAT_UPPER,WOO_NI_STA_STAT_UPPER_DEF},
    {"woo_hf_sta_spare",WOO_HF0_STA_SPARE,WOO_HF_STA_SPARE_DEF},
    {"woo_hf_STA_tcam_TCAM_BIST_DONE_FAIL_OUT",WOO_HF0_STA_TCAM_TCAM_BIST_DONE_FAIL_OUT,WOO_HF_STA_TCAM_TCAM_BIST_DONE_FAIL_OUT_DEF},
    {"woo_hf_sta_cnt_ac_bytes word 0",WOO_HF0_STA_CNT_AC_BYTES_00,WOO_HF_STA_CNT_AC_BYTES_00_DEF},
    {"woo_hf_sta_cnt_ac_bytes word 1",WOO_HF0_STA_CNT_AC_BYTES_01,WOO_HF_STA_CNT_AC_BYTES_01_DEF},
    {"woo_hf_rnaxi_interrupt_read",WOO_HF0_RNAXI_INTERRUPT_READ,WOO_HF_RNAXI_INTERRUPT_READ_DEF},
    {"woo_hf_sta_token_negative word 0",WOO_HF0_STA_TOKEN_NEGATIVE_00,
     WOO_HF_STA_TOKEN_NEGATIVE_00_DEF},
    {"woo_hf_sta_token_negative word 1",WOO_HF0_STA_TOKEN_NEGATIVE_01,
     WOO_HF_STA_TOKEN_NEGATIVE_01_DEF},
    {"woo_hf_sta_key_search",WOO_HF0_STA_KEY_SEARCH,WOO_HF_STA_KEY_SEARCH_DEF},
    {"woo_hf_STA_tcam_TCAM_BIST_DONE_PASS_OUT",
     WOO_HF0_STA_TCAM_TCAM_BIST_DONE_PASS_OUT,
     WOO_HF_STA_TCAM_TCAM_BIST_DONE_PASS_OUT_DEF},
    {"woo_hf_sta_mbist",WOO_HF0_STA_MBIST,WOO_HF_STA_MBIST_DEF},
    {"woo_hf_sta_debug",WOO_HF0_STA_DEBUG,WOO_HF_STA_DEBUG_DEF},
    {"woo_hf_sta_ac_err_addr",WOO_HF0_STA_AC_ERR_ADDR,
     WOO_HF_STA_AC_ERR_ADDR_DEF},
    {"woo_hf_sta_err_addr",WOO_HF0_STA_ERR_ADDR,WOO_HF_STA_ERR_ADDR_DEF},
    {"woo_hf_sta_spare",WOO_HF1_STA_SPARE,WOO_HF_STA_SPARE_DEF},
    {"woo_hf_STA_tcam_TCAM_BIST_DONE_FAIL_OUT",
     WOO_HF1_STA_TCAM_TCAM_BIST_DONE_FAIL_OUT,
     WOO_HF_STA_TCAM_TCAM_BIST_DONE_FAIL_OUT_DEF},
    {"woo_hf_sta_cnt_ac_bytes word 0",WOO_HF1_STA_CNT_AC_BYTES_00,
     WOO_HF_STA_CNT_AC_BYTES_00_DEF},
    {"woo_hf_sta_cnt_ac_bytes word 1",WOO_HF1_STA_CNT_AC_BYTES_01,
     WOO_HF_STA_CNT_AC_BYTES_01_DEF},
    {"woo_hf_rnaxi_interrupt_read",WOO_HF1_RNAXI_INTERRUPT_READ,
     WOO_HF_RNAXI_INTERRUPT_READ_DEF},
    {"woo_hf_sta_token_negative word 0",WOO_HF1_STA_TOKEN_NEGATIVE_00,
     WOO_HF_STA_TOKEN_NEGATIVE_00_DEF},
    {"woo_hf_sta_token_negative word 1",WOO_HF1_STA_TOKEN_NEGATIVE_01,
     WOO_HF_STA_TOKEN_NEGATIVE_01_DEF},
    {"woo_hf_sta_key_search",WOO_HF1_STA_KEY_SEARCH,
     WOO_HF_STA_KEY_SEARCH_DEF},
    {"woo_hf_STA_tcam_TCAM_BIST_DONE_PASS_OUT",
     WOO_HF1_STA_TCAM_TCAM_BIST_DONE_PASS_OUT,
     WOO_HF_STA_TCAM_TCAM_BIST_DONE_PASS_OUT_DEF},
    {"woo_hf_sta_mbist",WOO_HF1_STA_MBIST,WOO_HF_STA_MBIST_DEF},
    {"woo_hf_sta_debug",WOO_HF1_STA_DEBUG,WOO_HF_STA_DEBUG_DEF},
    {"woo_hf_sta_ac_err_addr",WOO_HF1_STA_AC_ERR_ADDR,
     WOO_HF_STA_AC_ERR_ADDR_DEF},
    {"woo_hf_sta_err_addr",WOO_HF1_STA_ERR_ADDR,WOO_HF_STA_ERR_ADDR_DEF},
    {"woo_hf_sta_spare",WOO_HF2_STA_SPARE,WOO_HF_STA_SPARE_DEF},
    {"woo_hf_STA_tcam_TCAM_BIST_DONE_FAIL_OUT",
     WOO_HF2_STA_TCAM_TCAM_BIST_DONE_FAIL_OUT,
     WOO_HF_STA_TCAM_TCAM_BIST_DONE_FAIL_OUT_DEF},
    {"woo_hf_sta_cnt_ac_bytes word 0",WOO_HF2_STA_CNT_AC_BYTES_00,
     WOO_HF_STA_CNT_AC_BYTES_00_DEF},
    {"woo_hf_sta_cnt_ac_bytes word 1",WOO_HF2_STA_CNT_AC_BYTES_01,
     WOO_HF_STA_CNT_AC_BYTES_01_DEF},
    {"woo_hf_rnaxi_interrupt_read",WOO_HF2_RNAXI_INTERRUPT_READ,
     WOO_HF_RNAXI_INTERRUPT_READ_DEF},
    {"woo_hf_sta_token_negative word 0",WOO_HF2_STA_TOKEN_NEGATIVE_00,
     WOO_HF_STA_TOKEN_NEGATIVE_00_DEF},
    {"woo_hf_sta_token_negative word 1",WOO_HF2_STA_TOKEN_NEGATIVE_01,
     WOO_HF_STA_TOKEN_NEGATIVE_01_DEF},
    {"woo_hf_sta_key_search",WOO_HF2_STA_KEY_SEARCH,WOO_HF_STA_KEY_SEARCH_DEF},
    {"woo_hf_STA_tcam_TCAM_BIST_DONE_PASS_OUT",
     WOO_HF2_STA_TCAM_TCAM_BIST_DONE_PASS_OUT,
     WOO_HF_STA_TCAM_TCAM_BIST_DONE_PASS_OUT_DEF},
    {"woo_hf_sta_mbist",WOO_HF2_STA_MBIST,WOO_HF_STA_MBIST_DEF},
    {"woo_hf_sta_debug",WOO_HF2_STA_DEBUG,WOO_HF_STA_DEBUG_DEF},
    {"woo_hf_sta_ac_err_addr",WOO_HF2_STA_AC_ERR_ADDR,
     WOO_HF_STA_AC_ERR_ADDR_DEF},
    {"woo_hf_sta_err_addr",WOO_HF2_STA_ERR_ADDR,WOO_HF_STA_ERR_ADDR_DEF},
    {"woo_hf_sta_spare",WOO_HF3_STA_SPARE,WOO_HF_STA_SPARE_DEF},
    {"woo_hf_STA_tcam_TCAM_BIST_DONE_FAIL_OUT",
     WOO_HF3_STA_TCAM_TCAM_BIST_DONE_FAIL_OUT,
     WOO_HF_STA_TCAM_TCAM_BIST_DONE_FAIL_OUT_DEF},
    {"woo_hf_sta_cnt_ac_bytes word 0",WOO_HF3_STA_CNT_AC_BYTES_00,
     WOO_HF_STA_CNT_AC_BYTES_00_DEF},
    {"woo_hf_sta_cnt_ac_bytes word 1",WOO_HF3_STA_CNT_AC_BYTES_01,
     WOO_HF_STA_CNT_AC_BYTES_01_DEF},
    {"woo_hf_rnaxi_interrupt_read",WOO_HF3_RNAXI_INTERRUPT_READ,
     WOO_HF_RNAXI_INTERRUPT_READ_DEF},
    {"woo_hf_sta_token_negative word 0",WOO_HF3_STA_TOKEN_NEGATIVE_00,
     WOO_HF_STA_TOKEN_NEGATIVE_00_DEF},
    {"woo_hf_sta_token_negative word 1",WOO_HF3_STA_TOKEN_NEGATIVE_01,
     WOO_HF_STA_TOKEN_NEGATIVE_01_DEF},
    {"woo_hf_sta_key_search",WOO_HF3_STA_KEY_SEARCH,WOO_HF_STA_KEY_SEARCH_DEF},
    {"woo_hf_STA_tcam_TCAM_BIST_DONE_PASS_OUT",
     WOO_HF3_STA_TCAM_TCAM_BIST_DONE_PASS_OUT,
     WOO_HF_STA_TCAM_TCAM_BIST_DONE_PASS_OUT_DEF},
    {"woo_hf_sta_mbist",WOO_HF3_STA_MBIST,WOO_HF_STA_MBIST_DEF},
    {"woo_hf_sta_debug",WOO_HF3_STA_DEBUG,WOO_HF_STA_DEBUG_DEF},
    {"woo_hf_sta_ac_err_addr",WOO_HF3_STA_AC_ERR_ADDR,
     WOO_HF_STA_AC_ERR_ADDR_DEF},
    {"woo_hf_sta_err_addr",WOO_HF3_STA_ERR_ADDR,WOO_HF_STA_ERR_ADDR_DEF},
    {"woo_nr_sta_oq1_hi_wtrmark_qcntr",WOO_NR_STA_OQ1_HI_WTRMARK_QCNTR,
     WOO_NR_STA_OQ1_HI_WTRMARK_QCNTR_DEF},
    {"woo_nr_sta_mbist word 0",WOO_NR_STA_MBIST_00,WOO_NR_STA_MBIST_00_DEF},
    {"woo_nr_sta_mbist word 1",WOO_NR_STA_MBIST_01,WOO_NR_STA_MBIST_01_DEF},
    {"woo_nr_sta_mbist word 2",WOO_NR_STA_MBIST_02,WOO_NR_STA_MBIST_02_DEF},
    {"woo_nr_sta_debug",WOO_NR_STA_DEBUG,WOO_NR_STA_DEBUG_DEF},
    {"woo_nr_sta_oq1_mem_ecc",WOO_NR_STA_OQ1_MEM_ECC,WOO_NR_STA_OQ1_MEM_ECC_DEF},
    {"woo_nr_sta_oq3_mem_ecc",WOO_NR_STA_OQ3_MEM_ECC,WOO_NR_STA_OQ3_MEM_ECC_DEF},
    {"woo_nr_sta_oq0_hi_wtrmark_qcntr",WOO_NR_STA_OQ0_HI_WTRMARK_QCNTR,
     WOO_NR_STA_OQ0_HI_WTRMARK_QCNTR_DEF},
    {"woo_nr_sta_oq2_mem_ecc",WOO_NR_STA_OQ2_MEM_ECC,WOO_NR_STA_OQ2_MEM_ECC_DEF},
    {"woo_nr_sta_oq2_hi_wtrmark_qcntr",WOO_NR_STA_OQ2_HI_WTRMARK_QCNTR,
     WOO_NR_STA_OQ2_HI_WTRMARK_QCNTR_DEF},
    {"woo_nr_sta_oq3_hi_wtrmark_qcntr",WOO_NR_STA_OQ3_HI_WTRMARK_QCNTR,
     WOO_NR_STA_OQ3_HI_WTRMARK_QCNTR_DEF},
    {"woo_nr_sta_oq0_mem_ecc",WOO_NR_STA_OQ0_MEM_ECC,WOO_NR_STA_OQ0_MEM_ECC_DEF},
    {"woo_hr_sta_oq0_mem_ecc",WOO_HR_STA_OQ0_MEM_ECC,WOO_HR_STA_OQ0_MEM_ECC_DEF},
    {"woo_hr_sta_oq1_hi_wtrmark_qcntr",WOO_HR_STA_OQ1_HI_WTRMARK_QCNTR,
     WOO_HR_STA_OQ1_HI_WTRMARK_QCNTR_DEF},
    {"woo_hr_sta_oq1_mem_ecc",WOO_HR_STA_OQ1_MEM_ECC,
     WOO_HR_STA_OQ1_MEM_ECC_DEF},
    {"woo_hr_sta_mbist",WOO_HR_STA_MBIST,WOO_HR_STA_MBIST_DEF},
    {"woo_hr_sta_oq3_hi_wtrmark_qcntr",WOO_HR_STA_OQ3_HI_WTRMARK_QCNTR,
     WOO_HR_STA_OQ3_HI_WTRMARK_QCNTR_DEF},
    {"woo_hr_sta_oq0_hi_wtrmark_qcntr",WOO_HR_STA_OQ0_HI_WTRMARK_QCNTR,
     WOO_HR_STA_OQ0_HI_WTRMARK_QCNTR_DEF},
    {"woo_hr_sta_debug",WOO_HR_STA_DEBUG,WOO_HR_STA_DEBUG_DEF},
    {"woo_hr_sta_oq2_hi_wtrmark_qcntr",WOO_HR_STA_OQ2_HI_WTRMARK_QCNTR,
     WOO_HR_STA_OQ2_HI_WTRMARK_QCNTR_DEF},
    {"woo_hr_sta_oq3_mem_ecc",WOO_HR_STA_OQ3_MEM_ECC,WOO_HR_STA_OQ3_MEM_ECC_DEF},
    {"woo_hr_sta_oq2_mem_ecc",WOO_HR_STA_OQ2_MEM_ECC,WOO_HR_STA_OQ2_MEM_ECC_DEF},
    {"woo_nf_sta_debug",WOO_NF_STA_DEBUG,WOO_NF_STA_DEBUG_DEF},
    {"woo_nf_sta_mbist",WOO_NF_STA_MBIST,WOO_NF_STA_MBIST_DEF},
    {"woo_nf_sta_ecc_err",WOO_NF_STA_ECC_ERR,WOO_NF_STA_ECC_ERR_DEF},
    {"woo_nf_sta_spare",WOO_NF_STA_SPARE,WOO_NF_STA_SPARE_DEF},
};
#endif
