$date
	Wed Aug 10 22:41:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$scope module a $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ q3 $end
$var wire 1 % q2 $end
$var wire 1 & q1 $end
$var wire 1 ! q $end
$scope module a $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var reg 1 & q $end
$upscope $end
$scope module b $end
$var wire 1 " clk $end
$var wire 1 & d $end
$var reg 1 % q $end
$upscope $end
$scope module c $end
$var wire 1 " clk $end
$var wire 1 % d $end
$var reg 1 $ q $end
$upscope $end
$scope module d1 $end
$var wire 1 " clk $end
$var wire 1 $ d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
1#
0"
0!
$end
#5
1&
1"
#10
0"
0#
#15
1%
0&
1"
#20
0"
1#
#25
1&
0%
1$
1"
#30
0"
#35
1!
0$
1%
1"
#40
0"
#45
1$
0!
1"
#50
0"
#55
1!
1"
#60
0"
#65
1"
#70
0"
