#### Verilog HDL


<img width="1073" height="546" alt="image" src="https://github.com/user-attachments/assets/4337bba9-38e8-4dbb-a161-ea275b544d6f" />
