
# Program: Catapult Ultra Synthesis
# Version: 10.5c/896140
#    File: Nlview netlist

module new "axi_add:core:run:rsci:run:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-2 -attr oid 1 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_ctrl/core.wen}
load port {run:rsci.oswt} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-3 -attr oid 2 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_ctrl/run:rsci.oswt}
load port {core.wten} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-4 -attr oid 3 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_ctrl/core.wten}
load port {run:rsci.biwt} output -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-5 -attr oid 4 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_ctrl/run:rsci.biwt}
load port {run:rsci.bdwt} output -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-6 -attr oid 5 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_ctrl/run:rsci.bdwt}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-7 -attr oid 6 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-8 -attr oid 7 -attr vt d
load net {run:rsci.oswt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-9 -attr oid 8 -attr vt d
load net {run:rsci.oswt} -port {run:rsci.oswt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-10 -attr oid 9 -attr vt d
load net {core.wten} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-11 -attr oid 10 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-12 -attr oid 11 -attr vt d
load net {run:rsci.biwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-13 -attr oid 12 -attr vt d
load net {run:rsci.biwt} -port {run:rsci.biwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-14 -attr oid 13 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_ctrl/run:rsci.biwt}
load net {run:rsci.bdwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-15 -attr oid 14 -attr vt d
load net {run:rsci.bdwt} -port {run:rsci.bdwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-16 -attr oid 15 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_ctrl/run:rsci.bdwt}
load inst "if:and" "and(2,1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-17 -attr oid 16 -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_ctrl/if:and} -attr area 1.110590 -attr delay 0.023999 -attr qmod "nangate-45nm_beh.mgc_and(1,2,1)"
load net {run:rsci.oswt} -pin  "if:and" {A0(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_ctrl/run:rsci.oswt}
load net {core.wen} -pin  "if:and" {A1(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_ctrl/core.wen}
load net {run:rsci.bdwt} -pin  "if:and" {Z(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_ctrl/run:rsci.bdwt}
load inst "if:not" "not(1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-18 -attr oid 17 -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_ctrl/if:not} -attr area 0.530412 -attr delay 0.006000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {core.wten} -pin  "if:not" {A(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_ctrl/core.wten}
load net {if:not.itm} -pin  "if:not" {Z(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_ctrl/if:not.itm}
load inst "if:and#2" "and(2,1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-19 -attr oid 18 -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_ctrl/if:and#2} -attr area 1.110590 -attr delay 0.023999 -attr qmod "nangate-45nm_beh.mgc_and(1,2,1)"
load net {if:not.itm} -pin  "if:and#2" {A0(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_ctrl/if:not.itm}
load net {run:rsci.oswt} -pin  "if:and#2" {A1(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_ctrl/run:rsci.oswt}
load net {run:rsci.biwt} -pin  "if:and#2" {Z(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_ctrl/run:rsci.biwt}
### END MODULE 

module new "axi_add:core:run:rsci:run:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-20 -attr oid 19 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-21 -attr oid 20 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_dp/rst}
load port {run:rsci.ivld.mxwt} output -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-22 -attr oid 21 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_dp/run:rsci.ivld.mxwt}
load port {run:rsci.ivld} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-23 -attr oid 22 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_dp/run:rsci.ivld}
load port {run:rsci.biwt} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-24 -attr oid 23 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_dp/run:rsci.biwt}
load port {run:rsci.bdwt} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-25 -attr oid 24 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_dp/run:rsci.bdwt}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,1)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-26 -attr oid 25 -attr vt d
load net {clk} -port {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-27 -attr oid 26 -attr vt d
load net {rst} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-28 -attr oid 27 -attr vt d
load net {rst} -port {rst} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-29 -attr oid 28 -attr vt d
load net {run:rsci.ivld.mxwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-30 -attr oid 29 -attr vt d
load net {run:rsci.ivld.mxwt} -port {run:rsci.ivld.mxwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-31 -attr oid 30 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_dp/run:rsci.ivld.mxwt}
load net {run:rsci.ivld} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-32 -attr oid 31 -attr vt d
load net {run:rsci.ivld} -port {run:rsci.ivld} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-33 -attr oid 32 -attr vt d
load net {run:rsci.biwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-34 -attr oid 33 -attr vt d
load net {run:rsci.biwt} -port {run:rsci.biwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-35 -attr oid 34 -attr vt d
load net {run:rsci.bdwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-36 -attr oid 35 -attr vt d
load net {run:rsci.bdwt} -port {run:rsci.bdwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-37 -attr oid 36 -attr vt d
load inst "if:nor#1" "nor(2,1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-38 -attr oid 37 -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_dp/if:nor#1} -attr area 0.772429 -attr delay 0.025035 -attr qmod "nangate-45nm_beh.mgc_nor(1,2,1)"
load net {run:rsci.bcwt} -pin  "if:nor#1" {A0(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_dp/run:rsci.bcwt}
load net {run:rsci.biwt} -pin  "if:nor#1" {A1(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_dp/run:rsci.biwt}
load net {if:nor#1.itm} -pin  "if:nor#1" {Z(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_dp/if:nor#1.itm}
load inst "if:nor" "nor(2,1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-39 -attr oid 38 -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_dp/if:nor} -attr area 0.772429 -attr delay 0.025035 -attr qmod "nangate-45nm_beh.mgc_nor(1,2,1)"
load net {if:nor#1.itm} -pin  "if:nor" {A0(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_dp/if:nor#1.itm}
load net {run:rsci.bdwt} -pin  "if:nor" {A1(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_dp/run:rsci.bdwt}
load net {if:nor.itm} -pin  "if:nor" {Z(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_dp/if:nor.itm}
load inst "reg(run:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-40 -attr oid 39 -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)} -attr area 6.376000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(1,0,0,1,1,0,0,4)"
load net {if:nor.itm} -pin  "reg(run:rsci.bcwt)" {D(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_dp/if:nor.itm}
load net {GND} -pin  "reg(run:rsci.bcwt)" {DRs(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_dp/0#1}
load net {clk} -pin  "reg(run:rsci.bcwt)" {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-41 -attr oid 40 -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_dp/clk}
load net {rst} -pin  "reg(run:rsci.bcwt)" {Rs(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_dp/rst}
load net {run:rsci.bcwt} -pin  "reg(run:rsci.bcwt)" {Z(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_dp/run:rsci.bcwt}
load inst "reg(run:rsci.ivld.bfwt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-42 -attr oid 41 -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_dp/reg(run:rsci.ivld.bfwt)} -attr area 6.376000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(1,0,0,1,1,1,1,4)"
load net {run:rsci.ivld} -pin  "reg(run:rsci.ivld.bfwt)" {D(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_dp/run:rsci.ivld}
load net {GND} -pin  "reg(run:rsci.ivld.bfwt)" {DRs(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_dp/0#1}
load net {clk} -pin  "reg(run:rsci.ivld.bfwt)" {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-43 -attr oid 42 -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_dp/clk}
load net {run:rsci.biwt} -pin  "reg(run:rsci.ivld.bfwt)" {en(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_dp/run:rsci.biwt}
load net {rst} -pin  "reg(run:rsci.ivld.bfwt)" {Rs(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_dp/rst}
load net {run:rsci.ivld.bfwt} -pin  "reg(run:rsci.ivld.bfwt)" {Z(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_dp/run:rsci.ivld.bfwt}
load inst "if:mux#1" "mux(2,1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-44 -attr oid 43 -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_dp/if:mux#1} -attr area 1.755424 -attr delay 0.054223 -attr qmod "nangate-45nm_beh.mgc_mux(1,1,2,4)"
load net {run:rsci.ivld} -pin  "if:mux#1" {A0(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_dp/run:rsci.ivld}
load net {run:rsci.ivld.bfwt} -pin  "if:mux#1" {A1(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_dp/run:rsci.ivld.bfwt}
load net {run:rsci.bcwt} -pin  "if:mux#1" {S(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_dp/run:rsci.bcwt}
load net {run:rsci.ivld.mxwt} -pin  "if:mux#1" {Z(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_dp/run:rsci.ivld.mxwt}
### END MODULE 

module new "axi_add:core:run:rsci" "orig" \
 -symlib {fa5a3e9e-da58-429f-b868-eddf052e5260-8 axi_add__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_0T2T1 v5} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-46 -attr oid 44 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/clk}
load port {rst} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-47 -attr oid 45 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/rst}
load port {run:rsc.rdy} output -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-48 -attr oid 46 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/run:rsc.rdy}
load port {run:rsc.vld} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-49 -attr oid 47 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/run:rsc.vld}
load port {core.wen} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-50 -attr oid 48 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/core.wen}
load port {run:rsci.oswt} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-51 -attr oid 49 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/run:rsci.oswt}
load port {core.wten} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-52 -attr oid 50 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/core.wten}
load port {run:rsci.ivld.mxwt} output -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-53 -attr oid 51 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/run:rsci.ivld.mxwt}
load symbol "ccs_ioport.ccs_sync_in_wait" "ccs_ioport.ccs_sync_in_wait(1)" EXT boxcolor 0 \
     port {vld} input \
     port {rdy} output \
     port {ivld} output \
     port {irdy} input \

load symbol "axi_add:core:run:rsci:run:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {run:rsci.oswt} input \
     port {core.wten} input \
     port {run:rsci.biwt} output \
     port {run:rsci.bdwt} output \

load symbol "axi_add:core:run:rsci:run:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {run:rsci.ivld.mxwt} output \
     port {run:rsci.ivld} input \
     port {run:rsci.biwt} input \
     port {run:rsci.bdwt} input \

load net {run:rsci.ivld} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-54 -attr oid 52 -attr vt d
load net {run:rsci.biwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-55 -attr oid 53 -attr vt d
load net {run:rsci.bdwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-56 -attr oid 54 -attr vt d
load net {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-57 -attr oid 55 -attr vt d
load net {clk} -port {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-58 -attr oid 56 -attr vt d
load net {rst} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-59 -attr oid 57 -attr vt d
load net {rst} -port {rst} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-60 -attr oid 58 -attr vt d
load net {run:rsc.rdy} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-61 -attr oid 59 -attr vt d
load net {run:rsc.rdy} -port {run:rsc.rdy} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-62 -attr oid 60 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/run:rsc.rdy}
load net {run:rsc.vld} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-63 -attr oid 61 -attr vt d
load net {run:rsc.vld} -port {run:rsc.vld} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-64 -attr oid 62 -attr vt d
load net {core.wen} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-65 -attr oid 63 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-66 -attr oid 64 -attr vt d
load net {run:rsci.oswt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-67 -attr oid 65 -attr vt d
load net {run:rsci.oswt} -port {run:rsci.oswt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-68 -attr oid 66 -attr vt d
load net {core.wten} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-69 -attr oid 67 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-70 -attr oid 68 -attr vt d
load net {run:rsci.ivld.mxwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-71 -attr oid 69 -attr vt d
load net {run:rsci.ivld.mxwt} -port {run:rsci.ivld.mxwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-72 -attr oid 70 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/run:rsci.ivld.mxwt}
load inst "axi_add:core:run:rsci:run:wait_ctrl:inst" "axi_add:core:run:rsci:run:wait_ctrl" "orig" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-73 -attr oid 71 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_ctrl:inst} -attr area 2.751592 -attr delay 0.029999 -attr hier "/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_ctrl"
load net {core.wen} -pin  "axi_add:core:run:rsci:run:wait_ctrl:inst" {core.wen} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-74 -attr oid 72 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/core.wen}
load net {run:rsci.oswt} -pin  "axi_add:core:run:rsci:run:wait_ctrl:inst" {run:rsci.oswt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-75 -attr oid 73 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/run:rsci.oswt}
load net {core.wten} -pin  "axi_add:core:run:rsci:run:wait_ctrl:inst" {core.wten} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-76 -attr oid 74 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/core.wten}
load net {run:rsci.biwt} -pin  "axi_add:core:run:rsci:run:wait_ctrl:inst" {run:rsci.biwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-77 -attr oid 75 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/run:rsci.biwt}
load net {run:rsci.bdwt} -pin  "axi_add:core:run:rsci:run:wait_ctrl:inst" {run:rsci.bdwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-78 -attr oid 76 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/run:rsci.bdwt}
load inst "axi_add:core:run:rsci:run:wait_dp:inst" "axi_add:core:run:rsci:run:wait_dp" "orig" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-79 -attr oid 77 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_dp:inst} -attr area 16.052282 -attr delay 0.141223 -attr hier "/axi_add/axi_add:core/axi_add:core:run:rsci/axi_add:core:run:rsci:run:wait_dp"
load net {clk} -pin  "axi_add:core:run:rsci:run:wait_dp:inst" {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-80 -attr oid 78 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/clk}
load net {rst} -pin  "axi_add:core:run:rsci:run:wait_dp:inst" {rst} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-81 -attr oid 79 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/rst}
load net {run:rsci.ivld.mxwt} -pin  "axi_add:core:run:rsci:run:wait_dp:inst" {run:rsci.ivld.mxwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-82 -attr oid 80 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/run:rsci.ivld.mxwt}
load net {run:rsci.ivld} -pin  "axi_add:core:run:rsci:run:wait_dp:inst" {run:rsci.ivld} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-83 -attr oid 81 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/run:rsci.ivld}
load net {run:rsci.biwt} -pin  "axi_add:core:run:rsci:run:wait_dp:inst" {run:rsci.biwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-84 -attr oid 82 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/run:rsci.biwt}
load net {run:rsci.bdwt} -pin  "axi_add:core:run:rsci:run:wait_dp:inst" {run:rsci.bdwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-85 -attr oid 83 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/run:rsci.bdwt}
load inst "run:rsci" "ccs_ioport.ccs_sync_in_wait" "ccs_ioport.ccs_sync_in_wait(1)" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-86 -attr oid 84 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/run:rsci} -attr qmod "ccs_ioport.ccs_sync_in_wait(1)"
load net {run:rsc.vld} -pin  "run:rsci" {vld} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-87 -attr oid 85 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/run:rsc.vld}
load net {run:rsc.rdy} -pin  "run:rsci" {rdy} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-88 -attr oid 86 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/run:rsc.rdy}
load net {run:rsci.ivld} -pin  "run:rsci" {ivld} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-89 -attr oid 87 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/run:rsci.ivld}
load net {run:rsci.biwt} -pin  "run:rsci" {irdy} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-90 -attr oid 88 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci/run:rsci.biwt}
### END MODULE 

module new "axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-91 -attr oid 89 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-92 -attr oid 90 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl/core.wten}
load port {a:rsci.oswt} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-93 -attr oid 91 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl/a:rsci.oswt}
load port {a:rsci.biwt} output -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-94 -attr oid 92 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl/a:rsci.biwt}
load port {a:rsci.bdwt} output -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-95 -attr oid 93 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl/a:rsci.bdwt}
load port {a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d.core.sct} output -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-96 -attr oid 94 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl/a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d.core.sct}
load port {a:rsci.oswt.pff} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-97 -attr oid 95 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl/a:rsci.oswt.pff}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-98 -attr oid 96 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl/core.wten.pff}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-99 -attr oid 97 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-100 -attr oid 98 -attr vt d
load net {core.wten} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-101 -attr oid 99 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-102 -attr oid 100 -attr vt d
load net {a:rsci.oswt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-103 -attr oid 101 -attr vt d
load net {a:rsci.oswt} -port {a:rsci.oswt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-104 -attr oid 102 -attr vt d
load net {a:rsci.biwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-105 -attr oid 103 -attr vt d
load net {a:rsci.biwt} -port {a:rsci.biwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-106 -attr oid 104 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl/a:rsci.biwt}
load net {a:rsci.bdwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-107 -attr oid 105 -attr vt d
load net {a:rsci.bdwt} -port {a:rsci.bdwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-108 -attr oid 106 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl/a:rsci.bdwt}
load net {a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d.core.sct} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-109 -attr oid 107 -attr vt d
load net {a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d.core.sct} -port {a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d.core.sct} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-110 -attr oid 108 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl/a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {a:rsci.oswt.pff} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-111 -attr oid 109 -attr vt d
load net {a:rsci.oswt.pff} -port {a:rsci.oswt.pff} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-112 -attr oid 110 -attr vt d
load net {core.wten.pff} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-113 -attr oid 111 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-114 -attr oid 112 -attr vt d
load inst "operator+<32,false>:and" "and(2,1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-115 -attr oid 113 -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl/operator+<32,false>:and} -attr area 1.110590 -attr delay 0.023999 -attr qmod "nangate-45nm_beh.mgc_and(1,2,1)"
load net {a:rsci.oswt} -pin  "operator+<32,false>:and" {A0(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl/a:rsci.oswt}
load net {core.wen} -pin  "operator+<32,false>:and" {A1(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl/core.wen}
load net {a:rsci.bdwt} -pin  "operator+<32,false>:and" {Z(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl/a:rsci.bdwt}
load inst "operator+<32,false>:not" "not(1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-116 -attr oid 114 -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl/operator+<32,false>:not} -attr area 0.530412 -attr delay 0.006000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {core.wten} -pin  "operator+<32,false>:not" {A(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl/core.wten}
load net {operator+<32,false>:not.itm} -pin  "operator+<32,false>:not" {Z(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl/operator+<32,false>:not.itm}
load inst "operator+<32,false>:and#2" "and(2,1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-117 -attr oid 115 -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl/operator+<32,false>:and#2} -attr area 1.110590 -attr delay 0.023999 -attr qmod "nangate-45nm_beh.mgc_and(1,2,1)"
load net {operator+<32,false>:not.itm} -pin  "operator+<32,false>:and#2" {A0(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl/operator+<32,false>:not.itm}
load net {a:rsci.oswt} -pin  "operator+<32,false>:and#2" {A1(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl/a:rsci.oswt}
load net {a:rsci.biwt} -pin  "operator+<32,false>:and#2" {Z(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl/a:rsci.biwt}
load inst "operator+<32,false>:not#1" "not(1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-118 -attr oid 116 -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl/operator+<32,false>:not#1} -attr area 0.530412 -attr delay 0.006000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {core.wten.pff} -pin  "operator+<32,false>:not#1" {A(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl/core.wten.pff}
load net {operator+<32,false>:not#1.itm} -pin  "operator+<32,false>:not#1" {Z(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl/operator+<32,false>:not#1.itm}
load inst "operator+<32,false>:and#4" "and(2,1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-119 -attr oid 117 -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl/operator+<32,false>:and#4} -attr area 1.110590 -attr delay 0.023999 -attr qmod "nangate-45nm_beh.mgc_and(1,2,1)"
load net {a:rsci.oswt.pff} -pin  "operator+<32,false>:and#4" {A0(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl/a:rsci.oswt.pff}
load net {operator+<32,false>:not#1.itm} -pin  "operator+<32,false>:and#4" {A1(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl/operator+<32,false>:not#1.itm}
load net {a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d.core.sct} -pin  "operator+<32,false>:and#4" {Z(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl/a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d.core.sct}
### END MODULE 

module new "axi_add:core:a:rsci#1:a:rsc.@:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-120 -attr oid 118 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-121 -attr oid 119 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/rst}
load portBus a:rsci.q_d(31:0) input 32 {a:rsci.q_d(31)} {a:rsci.q_d(30)} {a:rsci.q_d(29)} {a:rsci.q_d(28)} {a:rsci.q_d(27)} {a:rsci.q_d(26)} {a:rsci.q_d(25)} {a:rsci.q_d(24)} {a:rsci.q_d(23)} {a:rsci.q_d(22)} {a:rsci.q_d(21)} {a:rsci.q_d(20)} {a:rsci.q_d(19)} {a:rsci.q_d(18)} {a:rsci.q_d(17)} {a:rsci.q_d(16)} {a:rsci.q_d(15)} {a:rsci.q_d(14)} {a:rsci.q_d(13)} {a:rsci.q_d(12)} {a:rsci.q_d(11)} {a:rsci.q_d(10)} {a:rsci.q_d(9)} {a:rsci.q_d(8)} {a:rsci.q_d(7)} {a:rsci.q_d(6)} {a:rsci.q_d(5)} {a:rsci.q_d(4)} {a:rsci.q_d(3)} {a:rsci.q_d(2)} {a:rsci.q_d(1)} {a:rsci.q_d(0)} -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-122 -attr oid 120 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load portBus a:rsci.q_d.mxwt(31:0) output 32 {a:rsci.q_d.mxwt(31)} {a:rsci.q_d.mxwt(30)} {a:rsci.q_d.mxwt(29)} {a:rsci.q_d.mxwt(28)} {a:rsci.q_d.mxwt(27)} {a:rsci.q_d.mxwt(26)} {a:rsci.q_d.mxwt(25)} {a:rsci.q_d.mxwt(24)} {a:rsci.q_d.mxwt(23)} {a:rsci.q_d.mxwt(22)} {a:rsci.q_d.mxwt(21)} {a:rsci.q_d.mxwt(20)} {a:rsci.q_d.mxwt(19)} {a:rsci.q_d.mxwt(18)} {a:rsci.q_d.mxwt(17)} {a:rsci.q_d.mxwt(16)} {a:rsci.q_d.mxwt(15)} {a:rsci.q_d.mxwt(14)} {a:rsci.q_d.mxwt(13)} {a:rsci.q_d.mxwt(12)} {a:rsci.q_d.mxwt(11)} {a:rsci.q_d.mxwt(10)} {a:rsci.q_d.mxwt(9)} {a:rsci.q_d.mxwt(8)} {a:rsci.q_d.mxwt(7)} {a:rsci.q_d.mxwt(6)} {a:rsci.q_d.mxwt(5)} {a:rsci.q_d.mxwt(4)} {a:rsci.q_d.mxwt(3)} {a:rsci.q_d.mxwt(2)} {a:rsci.q_d.mxwt(1)} {a:rsci.q_d.mxwt(0)} -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-123 -attr oid 121 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load port {a:rsci.biwt} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-124 -attr oid 122 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.biwt}
load port {a:rsci.bdwt} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-125 -attr oid 123 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.bdwt}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(32,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(31:0) input 32 {DRs(31)} {DRs(30)} {DRs(29)} {DRs(28)} {DRs(27)} {DRs(26)} {DRs(25)} {DRs(24)} {DRs(23)} {DRs(22)} {DRs(21)} {DRs(20)} {DRs(19)} {DRs(18)} {DRs(17)} {DRs(16)} {DRs(15)} {DRs(14)} {DRs(13)} {DRs(12)} {DRs(11)} {DRs(10)} {DRs(9)} {DRs(8)} {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {a:rsci.q_d.bfwt(0)} -attr vt d
load net {a:rsci.q_d.bfwt(1)} -attr vt d
load net {a:rsci.q_d.bfwt(2)} -attr vt d
load net {a:rsci.q_d.bfwt(3)} -attr vt d
load net {a:rsci.q_d.bfwt(4)} -attr vt d
load net {a:rsci.q_d.bfwt(5)} -attr vt d
load net {a:rsci.q_d.bfwt(6)} -attr vt d
load net {a:rsci.q_d.bfwt(7)} -attr vt d
load net {a:rsci.q_d.bfwt(8)} -attr vt d
load net {a:rsci.q_d.bfwt(9)} -attr vt d
load net {a:rsci.q_d.bfwt(10)} -attr vt d
load net {a:rsci.q_d.bfwt(11)} -attr vt d
load net {a:rsci.q_d.bfwt(12)} -attr vt d
load net {a:rsci.q_d.bfwt(13)} -attr vt d
load net {a:rsci.q_d.bfwt(14)} -attr vt d
load net {a:rsci.q_d.bfwt(15)} -attr vt d
load net {a:rsci.q_d.bfwt(16)} -attr vt d
load net {a:rsci.q_d.bfwt(17)} -attr vt d
load net {a:rsci.q_d.bfwt(18)} -attr vt d
load net {a:rsci.q_d.bfwt(19)} -attr vt d
load net {a:rsci.q_d.bfwt(20)} -attr vt d
load net {a:rsci.q_d.bfwt(21)} -attr vt d
load net {a:rsci.q_d.bfwt(22)} -attr vt d
load net {a:rsci.q_d.bfwt(23)} -attr vt d
load net {a:rsci.q_d.bfwt(24)} -attr vt d
load net {a:rsci.q_d.bfwt(25)} -attr vt d
load net {a:rsci.q_d.bfwt(26)} -attr vt d
load net {a:rsci.q_d.bfwt(27)} -attr vt d
load net {a:rsci.q_d.bfwt(28)} -attr vt d
load net {a:rsci.q_d.bfwt(29)} -attr vt d
load net {a:rsci.q_d.bfwt(30)} -attr vt d
load net {a:rsci.q_d.bfwt(31)} -attr vt d
load netBundle {a:rsci.q_d.bfwt} 32 {a:rsci.q_d.bfwt(0)} {a:rsci.q_d.bfwt(1)} {a:rsci.q_d.bfwt(2)} {a:rsci.q_d.bfwt(3)} {a:rsci.q_d.bfwt(4)} {a:rsci.q_d.bfwt(5)} {a:rsci.q_d.bfwt(6)} {a:rsci.q_d.bfwt(7)} {a:rsci.q_d.bfwt(8)} {a:rsci.q_d.bfwt(9)} {a:rsci.q_d.bfwt(10)} {a:rsci.q_d.bfwt(11)} {a:rsci.q_d.bfwt(12)} {a:rsci.q_d.bfwt(13)} {a:rsci.q_d.bfwt(14)} {a:rsci.q_d.bfwt(15)} {a:rsci.q_d.bfwt(16)} {a:rsci.q_d.bfwt(17)} {a:rsci.q_d.bfwt(18)} {a:rsci.q_d.bfwt(19)} {a:rsci.q_d.bfwt(20)} {a:rsci.q_d.bfwt(21)} {a:rsci.q_d.bfwt(22)} {a:rsci.q_d.bfwt(23)} {a:rsci.q_d.bfwt(24)} {a:rsci.q_d.bfwt(25)} {a:rsci.q_d.bfwt(26)} {a:rsci.q_d.bfwt(27)} {a:rsci.q_d.bfwt(28)} {a:rsci.q_d.bfwt(29)} {a:rsci.q_d.bfwt(30)} {a:rsci.q_d.bfwt(31)} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-126 -attr oid 124 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-127 -attr oid 125 -attr vt d
load net {clk} -port {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-128 -attr oid 126 -attr vt d
load net {rst} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-129 -attr oid 127 -attr vt d
load net {rst} -port {rst} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-130 -attr oid 128 -attr vt d
load net {a:rsci.q_d(0)} -attr vt d
load net {a:rsci.q_d(1)} -attr vt d
load net {a:rsci.q_d(2)} -attr vt d
load net {a:rsci.q_d(3)} -attr vt d
load net {a:rsci.q_d(4)} -attr vt d
load net {a:rsci.q_d(5)} -attr vt d
load net {a:rsci.q_d(6)} -attr vt d
load net {a:rsci.q_d(7)} -attr vt d
load net {a:rsci.q_d(8)} -attr vt d
load net {a:rsci.q_d(9)} -attr vt d
load net {a:rsci.q_d(10)} -attr vt d
load net {a:rsci.q_d(11)} -attr vt d
load net {a:rsci.q_d(12)} -attr vt d
load net {a:rsci.q_d(13)} -attr vt d
load net {a:rsci.q_d(14)} -attr vt d
load net {a:rsci.q_d(15)} -attr vt d
load net {a:rsci.q_d(16)} -attr vt d
load net {a:rsci.q_d(17)} -attr vt d
load net {a:rsci.q_d(18)} -attr vt d
load net {a:rsci.q_d(19)} -attr vt d
load net {a:rsci.q_d(20)} -attr vt d
load net {a:rsci.q_d(21)} -attr vt d
load net {a:rsci.q_d(22)} -attr vt d
load net {a:rsci.q_d(23)} -attr vt d
load net {a:rsci.q_d(24)} -attr vt d
load net {a:rsci.q_d(25)} -attr vt d
load net {a:rsci.q_d(26)} -attr vt d
load net {a:rsci.q_d(27)} -attr vt d
load net {a:rsci.q_d(28)} -attr vt d
load net {a:rsci.q_d(29)} -attr vt d
load net {a:rsci.q_d(30)} -attr vt d
load net {a:rsci.q_d(31)} -attr vt d
load netBundle {a:rsci.q_d} 32 {a:rsci.q_d(0)} {a:rsci.q_d(1)} {a:rsci.q_d(2)} {a:rsci.q_d(3)} {a:rsci.q_d(4)} {a:rsci.q_d(5)} {a:rsci.q_d(6)} {a:rsci.q_d(7)} {a:rsci.q_d(8)} {a:rsci.q_d(9)} {a:rsci.q_d(10)} {a:rsci.q_d(11)} {a:rsci.q_d(12)} {a:rsci.q_d(13)} {a:rsci.q_d(14)} {a:rsci.q_d(15)} {a:rsci.q_d(16)} {a:rsci.q_d(17)} {a:rsci.q_d(18)} {a:rsci.q_d(19)} {a:rsci.q_d(20)} {a:rsci.q_d(21)} {a:rsci.q_d(22)} {a:rsci.q_d(23)} {a:rsci.q_d(24)} {a:rsci.q_d(25)} {a:rsci.q_d(26)} {a:rsci.q_d(27)} {a:rsci.q_d(28)} {a:rsci.q_d(29)} {a:rsci.q_d(30)} {a:rsci.q_d(31)} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-131 -attr oid 129 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(0)} -port {a:rsci.q_d(0)} -attr vt d
load net {a:rsci.q_d(1)} -port {a:rsci.q_d(1)} -attr vt d
load net {a:rsci.q_d(2)} -port {a:rsci.q_d(2)} -attr vt d
load net {a:rsci.q_d(3)} -port {a:rsci.q_d(3)} -attr vt d
load net {a:rsci.q_d(4)} -port {a:rsci.q_d(4)} -attr vt d
load net {a:rsci.q_d(5)} -port {a:rsci.q_d(5)} -attr vt d
load net {a:rsci.q_d(6)} -port {a:rsci.q_d(6)} -attr vt d
load net {a:rsci.q_d(7)} -port {a:rsci.q_d(7)} -attr vt d
load net {a:rsci.q_d(8)} -port {a:rsci.q_d(8)} -attr vt d
load net {a:rsci.q_d(9)} -port {a:rsci.q_d(9)} -attr vt d
load net {a:rsci.q_d(10)} -port {a:rsci.q_d(10)} -attr vt d
load net {a:rsci.q_d(11)} -port {a:rsci.q_d(11)} -attr vt d
load net {a:rsci.q_d(12)} -port {a:rsci.q_d(12)} -attr vt d
load net {a:rsci.q_d(13)} -port {a:rsci.q_d(13)} -attr vt d
load net {a:rsci.q_d(14)} -port {a:rsci.q_d(14)} -attr vt d
load net {a:rsci.q_d(15)} -port {a:rsci.q_d(15)} -attr vt d
load net {a:rsci.q_d(16)} -port {a:rsci.q_d(16)} -attr vt d
load net {a:rsci.q_d(17)} -port {a:rsci.q_d(17)} -attr vt d
load net {a:rsci.q_d(18)} -port {a:rsci.q_d(18)} -attr vt d
load net {a:rsci.q_d(19)} -port {a:rsci.q_d(19)} -attr vt d
load net {a:rsci.q_d(20)} -port {a:rsci.q_d(20)} -attr vt d
load net {a:rsci.q_d(21)} -port {a:rsci.q_d(21)} -attr vt d
load net {a:rsci.q_d(22)} -port {a:rsci.q_d(22)} -attr vt d
load net {a:rsci.q_d(23)} -port {a:rsci.q_d(23)} -attr vt d
load net {a:rsci.q_d(24)} -port {a:rsci.q_d(24)} -attr vt d
load net {a:rsci.q_d(25)} -port {a:rsci.q_d(25)} -attr vt d
load net {a:rsci.q_d(26)} -port {a:rsci.q_d(26)} -attr vt d
load net {a:rsci.q_d(27)} -port {a:rsci.q_d(27)} -attr vt d
load net {a:rsci.q_d(28)} -port {a:rsci.q_d(28)} -attr vt d
load net {a:rsci.q_d(29)} -port {a:rsci.q_d(29)} -attr vt d
load net {a:rsci.q_d(30)} -port {a:rsci.q_d(30)} -attr vt d
load net {a:rsci.q_d(31)} -port {a:rsci.q_d(31)} -attr vt d
load netBundle {a:rsci.q_d} 32 {a:rsci.q_d(0)} {a:rsci.q_d(1)} {a:rsci.q_d(2)} {a:rsci.q_d(3)} {a:rsci.q_d(4)} {a:rsci.q_d(5)} {a:rsci.q_d(6)} {a:rsci.q_d(7)} {a:rsci.q_d(8)} {a:rsci.q_d(9)} {a:rsci.q_d(10)} {a:rsci.q_d(11)} {a:rsci.q_d(12)} {a:rsci.q_d(13)} {a:rsci.q_d(14)} {a:rsci.q_d(15)} {a:rsci.q_d(16)} {a:rsci.q_d(17)} {a:rsci.q_d(18)} {a:rsci.q_d(19)} {a:rsci.q_d(20)} {a:rsci.q_d(21)} {a:rsci.q_d(22)} {a:rsci.q_d(23)} {a:rsci.q_d(24)} {a:rsci.q_d(25)} {a:rsci.q_d(26)} {a:rsci.q_d(27)} {a:rsci.q_d(28)} {a:rsci.q_d(29)} {a:rsci.q_d(30)} {a:rsci.q_d(31)} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-132 -attr oid 130 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d.mxwt(0)} -attr vt d
load net {a:rsci.q_d.mxwt(1)} -attr vt d
load net {a:rsci.q_d.mxwt(2)} -attr vt d
load net {a:rsci.q_d.mxwt(3)} -attr vt d
load net {a:rsci.q_d.mxwt(4)} -attr vt d
load net {a:rsci.q_d.mxwt(5)} -attr vt d
load net {a:rsci.q_d.mxwt(6)} -attr vt d
load net {a:rsci.q_d.mxwt(7)} -attr vt d
load net {a:rsci.q_d.mxwt(8)} -attr vt d
load net {a:rsci.q_d.mxwt(9)} -attr vt d
load net {a:rsci.q_d.mxwt(10)} -attr vt d
load net {a:rsci.q_d.mxwt(11)} -attr vt d
load net {a:rsci.q_d.mxwt(12)} -attr vt d
load net {a:rsci.q_d.mxwt(13)} -attr vt d
load net {a:rsci.q_d.mxwt(14)} -attr vt d
load net {a:rsci.q_d.mxwt(15)} -attr vt d
load net {a:rsci.q_d.mxwt(16)} -attr vt d
load net {a:rsci.q_d.mxwt(17)} -attr vt d
load net {a:rsci.q_d.mxwt(18)} -attr vt d
load net {a:rsci.q_d.mxwt(19)} -attr vt d
load net {a:rsci.q_d.mxwt(20)} -attr vt d
load net {a:rsci.q_d.mxwt(21)} -attr vt d
load net {a:rsci.q_d.mxwt(22)} -attr vt d
load net {a:rsci.q_d.mxwt(23)} -attr vt d
load net {a:rsci.q_d.mxwt(24)} -attr vt d
load net {a:rsci.q_d.mxwt(25)} -attr vt d
load net {a:rsci.q_d.mxwt(26)} -attr vt d
load net {a:rsci.q_d.mxwt(27)} -attr vt d
load net {a:rsci.q_d.mxwt(28)} -attr vt d
load net {a:rsci.q_d.mxwt(29)} -attr vt d
load net {a:rsci.q_d.mxwt(30)} -attr vt d
load net {a:rsci.q_d.mxwt(31)} -attr vt d
load netBundle {a:rsci.q_d.mxwt} 32 {a:rsci.q_d.mxwt(0)} {a:rsci.q_d.mxwt(1)} {a:rsci.q_d.mxwt(2)} {a:rsci.q_d.mxwt(3)} {a:rsci.q_d.mxwt(4)} {a:rsci.q_d.mxwt(5)} {a:rsci.q_d.mxwt(6)} {a:rsci.q_d.mxwt(7)} {a:rsci.q_d.mxwt(8)} {a:rsci.q_d.mxwt(9)} {a:rsci.q_d.mxwt(10)} {a:rsci.q_d.mxwt(11)} {a:rsci.q_d.mxwt(12)} {a:rsci.q_d.mxwt(13)} {a:rsci.q_d.mxwt(14)} {a:rsci.q_d.mxwt(15)} {a:rsci.q_d.mxwt(16)} {a:rsci.q_d.mxwt(17)} {a:rsci.q_d.mxwt(18)} {a:rsci.q_d.mxwt(19)} {a:rsci.q_d.mxwt(20)} {a:rsci.q_d.mxwt(21)} {a:rsci.q_d.mxwt(22)} {a:rsci.q_d.mxwt(23)} {a:rsci.q_d.mxwt(24)} {a:rsci.q_d.mxwt(25)} {a:rsci.q_d.mxwt(26)} {a:rsci.q_d.mxwt(27)} {a:rsci.q_d.mxwt(28)} {a:rsci.q_d.mxwt(29)} {a:rsci.q_d.mxwt(30)} {a:rsci.q_d.mxwt(31)} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-133 -attr oid 131 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(0)} -port {a:rsci.q_d.mxwt(0)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(1)} -port {a:rsci.q_d.mxwt(1)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(2)} -port {a:rsci.q_d.mxwt(2)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(3)} -port {a:rsci.q_d.mxwt(3)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(4)} -port {a:rsci.q_d.mxwt(4)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(5)} -port {a:rsci.q_d.mxwt(5)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(6)} -port {a:rsci.q_d.mxwt(6)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(7)} -port {a:rsci.q_d.mxwt(7)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(8)} -port {a:rsci.q_d.mxwt(8)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(9)} -port {a:rsci.q_d.mxwt(9)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(10)} -port {a:rsci.q_d.mxwt(10)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(11)} -port {a:rsci.q_d.mxwt(11)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(12)} -port {a:rsci.q_d.mxwt(12)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(13)} -port {a:rsci.q_d.mxwt(13)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(14)} -port {a:rsci.q_d.mxwt(14)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(15)} -port {a:rsci.q_d.mxwt(15)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(16)} -port {a:rsci.q_d.mxwt(16)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(17)} -port {a:rsci.q_d.mxwt(17)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(18)} -port {a:rsci.q_d.mxwt(18)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(19)} -port {a:rsci.q_d.mxwt(19)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(20)} -port {a:rsci.q_d.mxwt(20)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(21)} -port {a:rsci.q_d.mxwt(21)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(22)} -port {a:rsci.q_d.mxwt(22)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(23)} -port {a:rsci.q_d.mxwt(23)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(24)} -port {a:rsci.q_d.mxwt(24)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(25)} -port {a:rsci.q_d.mxwt(25)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(26)} -port {a:rsci.q_d.mxwt(26)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(27)} -port {a:rsci.q_d.mxwt(27)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(28)} -port {a:rsci.q_d.mxwt(28)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(29)} -port {a:rsci.q_d.mxwt(29)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(30)} -port {a:rsci.q_d.mxwt(30)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(31)} -port {a:rsci.q_d.mxwt(31)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.biwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-134 -attr oid 132 -attr vt d
load net {a:rsci.biwt} -port {a:rsci.biwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-135 -attr oid 133 -attr vt d
load net {a:rsci.bdwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-136 -attr oid 134 -attr vt d
load net {a:rsci.bdwt} -port {a:rsci.bdwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-137 -attr oid 135 -attr vt d
load inst "operator+<32,false>:nor#1" "nor(2,1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-138 -attr oid 136 -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/operator+<32,false>:nor#1} -attr area 0.772429 -attr delay 0.025035 -attr qmod "nangate-45nm_beh.mgc_nor(1,2,1)"
load net {a:rsci.bcwt} -pin  "operator+<32,false>:nor#1" {A0(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.bcwt}
load net {a:rsci.biwt} -pin  "operator+<32,false>:nor#1" {A1(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.biwt}
load net {operator+<32,false>:nor#1.itm} -pin  "operator+<32,false>:nor#1" {Z(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/operator+<32,false>:nor#1.itm}
load inst "operator+<32,false>:nor" "nor(2,1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-139 -attr oid 137 -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/operator+<32,false>:nor} -attr area 0.772429 -attr delay 0.025035 -attr qmod "nangate-45nm_beh.mgc_nor(1,2,1)"
load net {operator+<32,false>:nor#1.itm} -pin  "operator+<32,false>:nor" {A0(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/operator+<32,false>:nor#1.itm}
load net {a:rsci.bdwt} -pin  "operator+<32,false>:nor" {A1(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.bdwt}
load net {operator+<32,false>:nor.itm} -pin  "operator+<32,false>:nor" {Z(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/operator+<32,false>:nor.itm}
load inst "reg(a:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-140 -attr oid 138 -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/reg(a:rsci.bcwt)} -attr area 6.376000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(1,0,0,1,1,0,0,4)"
load net {operator+<32,false>:nor.itm} -pin  "reg(a:rsci.bcwt)" {D(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/operator+<32,false>:nor.itm}
load net {GND} -pin  "reg(a:rsci.bcwt)" {DRs(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/0#1}
load net {clk} -pin  "reg(a:rsci.bcwt)" {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-141 -attr oid 139 -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(a:rsci.bcwt)" {Rs(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/rst}
load net {a:rsci.bcwt} -pin  "reg(a:rsci.bcwt)" {Z(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.bcwt}
load inst "reg(a:rsci.q_d.bfwt)" "reg(32,1,1,0,1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-142 -attr oid 140 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/reg(a:rsci.q_d.bfwt)} -attr area 204.001000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(32,0,0,1,1,1,1,4)"
load net {a:rsci.q_d(0)} -pin  "reg(a:rsci.q_d.bfwt)" {D(0)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(1)} -pin  "reg(a:rsci.q_d.bfwt)" {D(1)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(2)} -pin  "reg(a:rsci.q_d.bfwt)" {D(2)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(3)} -pin  "reg(a:rsci.q_d.bfwt)" {D(3)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(4)} -pin  "reg(a:rsci.q_d.bfwt)" {D(4)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(5)} -pin  "reg(a:rsci.q_d.bfwt)" {D(5)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(6)} -pin  "reg(a:rsci.q_d.bfwt)" {D(6)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(7)} -pin  "reg(a:rsci.q_d.bfwt)" {D(7)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(8)} -pin  "reg(a:rsci.q_d.bfwt)" {D(8)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(9)} -pin  "reg(a:rsci.q_d.bfwt)" {D(9)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(10)} -pin  "reg(a:rsci.q_d.bfwt)" {D(10)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(11)} -pin  "reg(a:rsci.q_d.bfwt)" {D(11)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(12)} -pin  "reg(a:rsci.q_d.bfwt)" {D(12)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(13)} -pin  "reg(a:rsci.q_d.bfwt)" {D(13)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(14)} -pin  "reg(a:rsci.q_d.bfwt)" {D(14)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(15)} -pin  "reg(a:rsci.q_d.bfwt)" {D(15)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(16)} -pin  "reg(a:rsci.q_d.bfwt)" {D(16)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(17)} -pin  "reg(a:rsci.q_d.bfwt)" {D(17)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(18)} -pin  "reg(a:rsci.q_d.bfwt)" {D(18)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(19)} -pin  "reg(a:rsci.q_d.bfwt)" {D(19)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(20)} -pin  "reg(a:rsci.q_d.bfwt)" {D(20)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(21)} -pin  "reg(a:rsci.q_d.bfwt)" {D(21)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(22)} -pin  "reg(a:rsci.q_d.bfwt)" {D(22)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(23)} -pin  "reg(a:rsci.q_d.bfwt)" {D(23)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(24)} -pin  "reg(a:rsci.q_d.bfwt)" {D(24)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(25)} -pin  "reg(a:rsci.q_d.bfwt)" {D(25)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(26)} -pin  "reg(a:rsci.q_d.bfwt)" {D(26)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(27)} -pin  "reg(a:rsci.q_d.bfwt)" {D(27)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(28)} -pin  "reg(a:rsci.q_d.bfwt)" {D(28)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(29)} -pin  "reg(a:rsci.q_d.bfwt)" {D(29)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(30)} -pin  "reg(a:rsci.q_d.bfwt)" {D(30)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(31)} -pin  "reg(a:rsci.q_d.bfwt)" {D(31)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {GND} -pin  "reg(a:rsci.q_d.bfwt)" {DRs(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/0#9}
load net {GND} -pin  "reg(a:rsci.q_d.bfwt)" {DRs(1)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/0#9}
load net {GND} -pin  "reg(a:rsci.q_d.bfwt)" {DRs(2)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/0#9}
load net {GND} -pin  "reg(a:rsci.q_d.bfwt)" {DRs(3)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/0#9}
load net {GND} -pin  "reg(a:rsci.q_d.bfwt)" {DRs(4)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/0#9}
load net {GND} -pin  "reg(a:rsci.q_d.bfwt)" {DRs(5)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/0#9}
load net {GND} -pin  "reg(a:rsci.q_d.bfwt)" {DRs(6)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/0#9}
load net {GND} -pin  "reg(a:rsci.q_d.bfwt)" {DRs(7)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/0#9}
load net {GND} -pin  "reg(a:rsci.q_d.bfwt)" {DRs(8)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/0#9}
load net {GND} -pin  "reg(a:rsci.q_d.bfwt)" {DRs(9)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/0#9}
load net {GND} -pin  "reg(a:rsci.q_d.bfwt)" {DRs(10)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/0#9}
load net {GND} -pin  "reg(a:rsci.q_d.bfwt)" {DRs(11)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/0#9}
load net {GND} -pin  "reg(a:rsci.q_d.bfwt)" {DRs(12)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/0#9}
load net {GND} -pin  "reg(a:rsci.q_d.bfwt)" {DRs(13)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/0#9}
load net {GND} -pin  "reg(a:rsci.q_d.bfwt)" {DRs(14)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/0#9}
load net {GND} -pin  "reg(a:rsci.q_d.bfwt)" {DRs(15)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/0#9}
load net {GND} -pin  "reg(a:rsci.q_d.bfwt)" {DRs(16)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/0#9}
load net {GND} -pin  "reg(a:rsci.q_d.bfwt)" {DRs(17)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/0#9}
load net {GND} -pin  "reg(a:rsci.q_d.bfwt)" {DRs(18)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/0#9}
load net {GND} -pin  "reg(a:rsci.q_d.bfwt)" {DRs(19)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/0#9}
load net {GND} -pin  "reg(a:rsci.q_d.bfwt)" {DRs(20)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/0#9}
load net {GND} -pin  "reg(a:rsci.q_d.bfwt)" {DRs(21)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/0#9}
load net {GND} -pin  "reg(a:rsci.q_d.bfwt)" {DRs(22)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/0#9}
load net {GND} -pin  "reg(a:rsci.q_d.bfwt)" {DRs(23)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/0#9}
load net {GND} -pin  "reg(a:rsci.q_d.bfwt)" {DRs(24)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/0#9}
load net {GND} -pin  "reg(a:rsci.q_d.bfwt)" {DRs(25)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/0#9}
load net {GND} -pin  "reg(a:rsci.q_d.bfwt)" {DRs(26)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/0#9}
load net {GND} -pin  "reg(a:rsci.q_d.bfwt)" {DRs(27)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/0#9}
load net {GND} -pin  "reg(a:rsci.q_d.bfwt)" {DRs(28)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/0#9}
load net {GND} -pin  "reg(a:rsci.q_d.bfwt)" {DRs(29)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/0#9}
load net {GND} -pin  "reg(a:rsci.q_d.bfwt)" {DRs(30)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/0#9}
load net {GND} -pin  "reg(a:rsci.q_d.bfwt)" {DRs(31)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/0#9}
load net {clk} -pin  "reg(a:rsci.q_d.bfwt)" {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-143 -attr oid 141 -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/clk}
load net {a:rsci.biwt} -pin  "reg(a:rsci.q_d.bfwt)" {en(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.biwt}
load net {rst} -pin  "reg(a:rsci.q_d.bfwt)" {Rs(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/rst}
load net {a:rsci.q_d.bfwt(0)} -pin  "reg(a:rsci.q_d.bfwt)" {Z(0)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(1)} -pin  "reg(a:rsci.q_d.bfwt)" {Z(1)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(2)} -pin  "reg(a:rsci.q_d.bfwt)" {Z(2)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(3)} -pin  "reg(a:rsci.q_d.bfwt)" {Z(3)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(4)} -pin  "reg(a:rsci.q_d.bfwt)" {Z(4)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(5)} -pin  "reg(a:rsci.q_d.bfwt)" {Z(5)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(6)} -pin  "reg(a:rsci.q_d.bfwt)" {Z(6)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(7)} -pin  "reg(a:rsci.q_d.bfwt)" {Z(7)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(8)} -pin  "reg(a:rsci.q_d.bfwt)" {Z(8)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(9)} -pin  "reg(a:rsci.q_d.bfwt)" {Z(9)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(10)} -pin  "reg(a:rsci.q_d.bfwt)" {Z(10)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(11)} -pin  "reg(a:rsci.q_d.bfwt)" {Z(11)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(12)} -pin  "reg(a:rsci.q_d.bfwt)" {Z(12)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(13)} -pin  "reg(a:rsci.q_d.bfwt)" {Z(13)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(14)} -pin  "reg(a:rsci.q_d.bfwt)" {Z(14)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(15)} -pin  "reg(a:rsci.q_d.bfwt)" {Z(15)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(16)} -pin  "reg(a:rsci.q_d.bfwt)" {Z(16)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(17)} -pin  "reg(a:rsci.q_d.bfwt)" {Z(17)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(18)} -pin  "reg(a:rsci.q_d.bfwt)" {Z(18)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(19)} -pin  "reg(a:rsci.q_d.bfwt)" {Z(19)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(20)} -pin  "reg(a:rsci.q_d.bfwt)" {Z(20)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(21)} -pin  "reg(a:rsci.q_d.bfwt)" {Z(21)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(22)} -pin  "reg(a:rsci.q_d.bfwt)" {Z(22)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(23)} -pin  "reg(a:rsci.q_d.bfwt)" {Z(23)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(24)} -pin  "reg(a:rsci.q_d.bfwt)" {Z(24)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(25)} -pin  "reg(a:rsci.q_d.bfwt)" {Z(25)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(26)} -pin  "reg(a:rsci.q_d.bfwt)" {Z(26)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(27)} -pin  "reg(a:rsci.q_d.bfwt)" {Z(27)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(28)} -pin  "reg(a:rsci.q_d.bfwt)" {Z(28)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(29)} -pin  "reg(a:rsci.q_d.bfwt)" {Z(29)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(30)} -pin  "reg(a:rsci.q_d.bfwt)" {Z(30)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(31)} -pin  "reg(a:rsci.q_d.bfwt)" {Z(31)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load inst "operator+<32,false>:mux#1" "mux(2,32)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-144 -attr oid 142 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/operator+<32,false>:mux#1} -attr area 56.142568 -attr delay 0.062155 -attr qmod "nangate-45nm_beh.mgc_mux(32,1,2,4)"
load net {a:rsci.q_d(0)} -pin  "operator+<32,false>:mux#1" {A0(0)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(1)} -pin  "operator+<32,false>:mux#1" {A0(1)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(2)} -pin  "operator+<32,false>:mux#1" {A0(2)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(3)} -pin  "operator+<32,false>:mux#1" {A0(3)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(4)} -pin  "operator+<32,false>:mux#1" {A0(4)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(5)} -pin  "operator+<32,false>:mux#1" {A0(5)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(6)} -pin  "operator+<32,false>:mux#1" {A0(6)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(7)} -pin  "operator+<32,false>:mux#1" {A0(7)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(8)} -pin  "operator+<32,false>:mux#1" {A0(8)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(9)} -pin  "operator+<32,false>:mux#1" {A0(9)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(10)} -pin  "operator+<32,false>:mux#1" {A0(10)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(11)} -pin  "operator+<32,false>:mux#1" {A0(11)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(12)} -pin  "operator+<32,false>:mux#1" {A0(12)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(13)} -pin  "operator+<32,false>:mux#1" {A0(13)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(14)} -pin  "operator+<32,false>:mux#1" {A0(14)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(15)} -pin  "operator+<32,false>:mux#1" {A0(15)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(16)} -pin  "operator+<32,false>:mux#1" {A0(16)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(17)} -pin  "operator+<32,false>:mux#1" {A0(17)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(18)} -pin  "operator+<32,false>:mux#1" {A0(18)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(19)} -pin  "operator+<32,false>:mux#1" {A0(19)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(20)} -pin  "operator+<32,false>:mux#1" {A0(20)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(21)} -pin  "operator+<32,false>:mux#1" {A0(21)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(22)} -pin  "operator+<32,false>:mux#1" {A0(22)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(23)} -pin  "operator+<32,false>:mux#1" {A0(23)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(24)} -pin  "operator+<32,false>:mux#1" {A0(24)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(25)} -pin  "operator+<32,false>:mux#1" {A0(25)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(26)} -pin  "operator+<32,false>:mux#1" {A0(26)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(27)} -pin  "operator+<32,false>:mux#1" {A0(27)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(28)} -pin  "operator+<32,false>:mux#1" {A0(28)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(29)} -pin  "operator+<32,false>:mux#1" {A0(29)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(30)} -pin  "operator+<32,false>:mux#1" {A0(30)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d(31)} -pin  "operator+<32,false>:mux#1" {A0(31)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d}
load net {a:rsci.q_d.bfwt(0)} -pin  "operator+<32,false>:mux#1" {A1(0)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(1)} -pin  "operator+<32,false>:mux#1" {A1(1)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(2)} -pin  "operator+<32,false>:mux#1" {A1(2)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(3)} -pin  "operator+<32,false>:mux#1" {A1(3)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(4)} -pin  "operator+<32,false>:mux#1" {A1(4)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(5)} -pin  "operator+<32,false>:mux#1" {A1(5)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(6)} -pin  "operator+<32,false>:mux#1" {A1(6)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(7)} -pin  "operator+<32,false>:mux#1" {A1(7)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(8)} -pin  "operator+<32,false>:mux#1" {A1(8)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(9)} -pin  "operator+<32,false>:mux#1" {A1(9)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(10)} -pin  "operator+<32,false>:mux#1" {A1(10)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(11)} -pin  "operator+<32,false>:mux#1" {A1(11)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(12)} -pin  "operator+<32,false>:mux#1" {A1(12)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(13)} -pin  "operator+<32,false>:mux#1" {A1(13)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(14)} -pin  "operator+<32,false>:mux#1" {A1(14)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(15)} -pin  "operator+<32,false>:mux#1" {A1(15)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(16)} -pin  "operator+<32,false>:mux#1" {A1(16)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(17)} -pin  "operator+<32,false>:mux#1" {A1(17)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(18)} -pin  "operator+<32,false>:mux#1" {A1(18)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(19)} -pin  "operator+<32,false>:mux#1" {A1(19)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(20)} -pin  "operator+<32,false>:mux#1" {A1(20)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(21)} -pin  "operator+<32,false>:mux#1" {A1(21)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(22)} -pin  "operator+<32,false>:mux#1" {A1(22)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(23)} -pin  "operator+<32,false>:mux#1" {A1(23)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(24)} -pin  "operator+<32,false>:mux#1" {A1(24)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(25)} -pin  "operator+<32,false>:mux#1" {A1(25)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(26)} -pin  "operator+<32,false>:mux#1" {A1(26)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(27)} -pin  "operator+<32,false>:mux#1" {A1(27)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(28)} -pin  "operator+<32,false>:mux#1" {A1(28)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(29)} -pin  "operator+<32,false>:mux#1" {A1(29)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(30)} -pin  "operator+<32,false>:mux#1" {A1(30)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.q_d.bfwt(31)} -pin  "operator+<32,false>:mux#1" {A1(31)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt}
load net {a:rsci.bcwt} -pin  "operator+<32,false>:mux#1" {S(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.bcwt}
load net {a:rsci.q_d.mxwt(0)} -pin  "operator+<32,false>:mux#1" {Z(0)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(1)} -pin  "operator+<32,false>:mux#1" {Z(1)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(2)} -pin  "operator+<32,false>:mux#1" {Z(2)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(3)} -pin  "operator+<32,false>:mux#1" {Z(3)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(4)} -pin  "operator+<32,false>:mux#1" {Z(4)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(5)} -pin  "operator+<32,false>:mux#1" {Z(5)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(6)} -pin  "operator+<32,false>:mux#1" {Z(6)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(7)} -pin  "operator+<32,false>:mux#1" {Z(7)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(8)} -pin  "operator+<32,false>:mux#1" {Z(8)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(9)} -pin  "operator+<32,false>:mux#1" {Z(9)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(10)} -pin  "operator+<32,false>:mux#1" {Z(10)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(11)} -pin  "operator+<32,false>:mux#1" {Z(11)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(12)} -pin  "operator+<32,false>:mux#1" {Z(12)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(13)} -pin  "operator+<32,false>:mux#1" {Z(13)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(14)} -pin  "operator+<32,false>:mux#1" {Z(14)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(15)} -pin  "operator+<32,false>:mux#1" {Z(15)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(16)} -pin  "operator+<32,false>:mux#1" {Z(16)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(17)} -pin  "operator+<32,false>:mux#1" {Z(17)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(18)} -pin  "operator+<32,false>:mux#1" {Z(18)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(19)} -pin  "operator+<32,false>:mux#1" {Z(19)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(20)} -pin  "operator+<32,false>:mux#1" {Z(20)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(21)} -pin  "operator+<32,false>:mux#1" {Z(21)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(22)} -pin  "operator+<32,false>:mux#1" {Z(22)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(23)} -pin  "operator+<32,false>:mux#1" {Z(23)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(24)} -pin  "operator+<32,false>:mux#1" {Z(24)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(25)} -pin  "operator+<32,false>:mux#1" {Z(25)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(26)} -pin  "operator+<32,false>:mux#1" {Z(26)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(27)} -pin  "operator+<32,false>:mux#1" {Z(27)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(28)} -pin  "operator+<32,false>:mux#1" {Z(28)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(29)} -pin  "operator+<32,false>:mux#1" {Z(29)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(30)} -pin  "operator+<32,false>:mux#1" {Z(30)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(31)} -pin  "operator+<32,false>:mux#1" {Z(31)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt}
### END MODULE 

module new "axi_add:core:a:rsci#1" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-145 -attr oid 143 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/clk}
load port {rst} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-146 -attr oid 144 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/rst}
load portBus a:rsci.q_d(31:0) input 32 {a:rsci.q_d(31)} {a:rsci.q_d(30)} {a:rsci.q_d(29)} {a:rsci.q_d(28)} {a:rsci.q_d(27)} {a:rsci.q_d(26)} {a:rsci.q_d(25)} {a:rsci.q_d(24)} {a:rsci.q_d(23)} {a:rsci.q_d(22)} {a:rsci.q_d(21)} {a:rsci.q_d(20)} {a:rsci.q_d(19)} {a:rsci.q_d(18)} {a:rsci.q_d(17)} {a:rsci.q_d(16)} {a:rsci.q_d(15)} {a:rsci.q_d(14)} {a:rsci.q_d(13)} {a:rsci.q_d(12)} {a:rsci.q_d(11)} {a:rsci.q_d(10)} {a:rsci.q_d(9)} {a:rsci.q_d(8)} {a:rsci.q_d(7)} {a:rsci.q_d(6)} {a:rsci.q_d(5)} {a:rsci.q_d(4)} {a:rsci.q_d(3)} {a:rsci.q_d(2)} {a:rsci.q_d(1)} {a:rsci.q_d(0)} -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-147 -attr oid 145 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d}
load port {a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d} output -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-148 -attr oid 146 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d}
load port {core.wen} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-149 -attr oid 147 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-150 -attr oid 148 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/core.wten}
load port {a:rsci.oswt} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-151 -attr oid 149 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.oswt}
load portBus a:rsci.q_d.mxwt(31:0) output 32 {a:rsci.q_d.mxwt(31)} {a:rsci.q_d.mxwt(30)} {a:rsci.q_d.mxwt(29)} {a:rsci.q_d.mxwt(28)} {a:rsci.q_d.mxwt(27)} {a:rsci.q_d.mxwt(26)} {a:rsci.q_d.mxwt(25)} {a:rsci.q_d.mxwt(24)} {a:rsci.q_d.mxwt(23)} {a:rsci.q_d.mxwt(22)} {a:rsci.q_d.mxwt(21)} {a:rsci.q_d.mxwt(20)} {a:rsci.q_d.mxwt(19)} {a:rsci.q_d.mxwt(18)} {a:rsci.q_d.mxwt(17)} {a:rsci.q_d.mxwt(16)} {a:rsci.q_d.mxwt(15)} {a:rsci.q_d.mxwt(14)} {a:rsci.q_d.mxwt(13)} {a:rsci.q_d.mxwt(12)} {a:rsci.q_d.mxwt(11)} {a:rsci.q_d.mxwt(10)} {a:rsci.q_d.mxwt(9)} {a:rsci.q_d.mxwt(8)} {a:rsci.q_d.mxwt(7)} {a:rsci.q_d.mxwt(6)} {a:rsci.q_d.mxwt(5)} {a:rsci.q_d.mxwt(4)} {a:rsci.q_d.mxwt(3)} {a:rsci.q_d.mxwt(2)} {a:rsci.q_d.mxwt(1)} {a:rsci.q_d.mxwt(0)} -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-152 -attr oid 150 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load port {a:rsci.oswt.pff} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-153 -attr oid 151 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.oswt.pff}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-154 -attr oid 152 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/core.wten.pff}
load symbol "axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {core.wten} input \
     port {a:rsci.oswt} input \
     port {a:rsci.biwt} output \
     port {a:rsci.bdwt} output \
     port {a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d.core.sct} output \
     port {a:rsci.oswt.pff} input \
     port {core.wten.pff} input \

load symbol "axi_add:core:a:rsci#1:a:rsc.@:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus a:rsci.q_d(31:0) input 32 {a:rsci.q_d(31)} {a:rsci.q_d(30)} {a:rsci.q_d(29)} {a:rsci.q_d(28)} {a:rsci.q_d(27)} {a:rsci.q_d(26)} {a:rsci.q_d(25)} {a:rsci.q_d(24)} {a:rsci.q_d(23)} {a:rsci.q_d(22)} {a:rsci.q_d(21)} {a:rsci.q_d(20)} {a:rsci.q_d(19)} {a:rsci.q_d(18)} {a:rsci.q_d(17)} {a:rsci.q_d(16)} {a:rsci.q_d(15)} {a:rsci.q_d(14)} {a:rsci.q_d(13)} {a:rsci.q_d(12)} {a:rsci.q_d(11)} {a:rsci.q_d(10)} {a:rsci.q_d(9)} {a:rsci.q_d(8)} {a:rsci.q_d(7)} {a:rsci.q_d(6)} {a:rsci.q_d(5)} {a:rsci.q_d(4)} {a:rsci.q_d(3)} {a:rsci.q_d(2)} {a:rsci.q_d(1)} {a:rsci.q_d(0)} \
     portBus a:rsci.q_d.mxwt(31:0) output 32 {a:rsci.q_d.mxwt(31)} {a:rsci.q_d.mxwt(30)} {a:rsci.q_d.mxwt(29)} {a:rsci.q_d.mxwt(28)} {a:rsci.q_d.mxwt(27)} {a:rsci.q_d.mxwt(26)} {a:rsci.q_d.mxwt(25)} {a:rsci.q_d.mxwt(24)} {a:rsci.q_d.mxwt(23)} {a:rsci.q_d.mxwt(22)} {a:rsci.q_d.mxwt(21)} {a:rsci.q_d.mxwt(20)} {a:rsci.q_d.mxwt(19)} {a:rsci.q_d.mxwt(18)} {a:rsci.q_d.mxwt(17)} {a:rsci.q_d.mxwt(16)} {a:rsci.q_d.mxwt(15)} {a:rsci.q_d.mxwt(14)} {a:rsci.q_d.mxwt(13)} {a:rsci.q_d.mxwt(12)} {a:rsci.q_d.mxwt(11)} {a:rsci.q_d.mxwt(10)} {a:rsci.q_d.mxwt(9)} {a:rsci.q_d.mxwt(8)} {a:rsci.q_d.mxwt(7)} {a:rsci.q_d.mxwt(6)} {a:rsci.q_d.mxwt(5)} {a:rsci.q_d.mxwt(4)} {a:rsci.q_d.mxwt(3)} {a:rsci.q_d.mxwt(2)} {a:rsci.q_d.mxwt(1)} {a:rsci.q_d.mxwt(0)} \
     port {a:rsci.biwt} input \
     port {a:rsci.bdwt} input \

load net {a:rsci.biwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-155 -attr oid 153 -attr vt d
load net {a:rsci.bdwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-156 -attr oid 154 -attr vt d
load net {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-157 -attr oid 155 -attr vt d
load net {clk} -port {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-158 -attr oid 156 -attr vt d
load net {rst} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-159 -attr oid 157 -attr vt d
load net {rst} -port {rst} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-160 -attr oid 158 -attr vt d
load net {a:rsci.q_d(0)} -attr vt d
load net {a:rsci.q_d(1)} -attr vt d
load net {a:rsci.q_d(2)} -attr vt d
load net {a:rsci.q_d(3)} -attr vt d
load net {a:rsci.q_d(4)} -attr vt d
load net {a:rsci.q_d(5)} -attr vt d
load net {a:rsci.q_d(6)} -attr vt d
load net {a:rsci.q_d(7)} -attr vt d
load net {a:rsci.q_d(8)} -attr vt d
load net {a:rsci.q_d(9)} -attr vt d
load net {a:rsci.q_d(10)} -attr vt d
load net {a:rsci.q_d(11)} -attr vt d
load net {a:rsci.q_d(12)} -attr vt d
load net {a:rsci.q_d(13)} -attr vt d
load net {a:rsci.q_d(14)} -attr vt d
load net {a:rsci.q_d(15)} -attr vt d
load net {a:rsci.q_d(16)} -attr vt d
load net {a:rsci.q_d(17)} -attr vt d
load net {a:rsci.q_d(18)} -attr vt d
load net {a:rsci.q_d(19)} -attr vt d
load net {a:rsci.q_d(20)} -attr vt d
load net {a:rsci.q_d(21)} -attr vt d
load net {a:rsci.q_d(22)} -attr vt d
load net {a:rsci.q_d(23)} -attr vt d
load net {a:rsci.q_d(24)} -attr vt d
load net {a:rsci.q_d(25)} -attr vt d
load net {a:rsci.q_d(26)} -attr vt d
load net {a:rsci.q_d(27)} -attr vt d
load net {a:rsci.q_d(28)} -attr vt d
load net {a:rsci.q_d(29)} -attr vt d
load net {a:rsci.q_d(30)} -attr vt d
load net {a:rsci.q_d(31)} -attr vt d
load netBundle {a:rsci.q_d} 32 {a:rsci.q_d(0)} {a:rsci.q_d(1)} {a:rsci.q_d(2)} {a:rsci.q_d(3)} {a:rsci.q_d(4)} {a:rsci.q_d(5)} {a:rsci.q_d(6)} {a:rsci.q_d(7)} {a:rsci.q_d(8)} {a:rsci.q_d(9)} {a:rsci.q_d(10)} {a:rsci.q_d(11)} {a:rsci.q_d(12)} {a:rsci.q_d(13)} {a:rsci.q_d(14)} {a:rsci.q_d(15)} {a:rsci.q_d(16)} {a:rsci.q_d(17)} {a:rsci.q_d(18)} {a:rsci.q_d(19)} {a:rsci.q_d(20)} {a:rsci.q_d(21)} {a:rsci.q_d(22)} {a:rsci.q_d(23)} {a:rsci.q_d(24)} {a:rsci.q_d(25)} {a:rsci.q_d(26)} {a:rsci.q_d(27)} {a:rsci.q_d(28)} {a:rsci.q_d(29)} {a:rsci.q_d(30)} {a:rsci.q_d(31)} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-161 -attr oid 159 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d}
load net {a:rsci.q_d(0)} -port {a:rsci.q_d(0)} -attr vt d
load net {a:rsci.q_d(1)} -port {a:rsci.q_d(1)} -attr vt d
load net {a:rsci.q_d(2)} -port {a:rsci.q_d(2)} -attr vt d
load net {a:rsci.q_d(3)} -port {a:rsci.q_d(3)} -attr vt d
load net {a:rsci.q_d(4)} -port {a:rsci.q_d(4)} -attr vt d
load net {a:rsci.q_d(5)} -port {a:rsci.q_d(5)} -attr vt d
load net {a:rsci.q_d(6)} -port {a:rsci.q_d(6)} -attr vt d
load net {a:rsci.q_d(7)} -port {a:rsci.q_d(7)} -attr vt d
load net {a:rsci.q_d(8)} -port {a:rsci.q_d(8)} -attr vt d
load net {a:rsci.q_d(9)} -port {a:rsci.q_d(9)} -attr vt d
load net {a:rsci.q_d(10)} -port {a:rsci.q_d(10)} -attr vt d
load net {a:rsci.q_d(11)} -port {a:rsci.q_d(11)} -attr vt d
load net {a:rsci.q_d(12)} -port {a:rsci.q_d(12)} -attr vt d
load net {a:rsci.q_d(13)} -port {a:rsci.q_d(13)} -attr vt d
load net {a:rsci.q_d(14)} -port {a:rsci.q_d(14)} -attr vt d
load net {a:rsci.q_d(15)} -port {a:rsci.q_d(15)} -attr vt d
load net {a:rsci.q_d(16)} -port {a:rsci.q_d(16)} -attr vt d
load net {a:rsci.q_d(17)} -port {a:rsci.q_d(17)} -attr vt d
load net {a:rsci.q_d(18)} -port {a:rsci.q_d(18)} -attr vt d
load net {a:rsci.q_d(19)} -port {a:rsci.q_d(19)} -attr vt d
load net {a:rsci.q_d(20)} -port {a:rsci.q_d(20)} -attr vt d
load net {a:rsci.q_d(21)} -port {a:rsci.q_d(21)} -attr vt d
load net {a:rsci.q_d(22)} -port {a:rsci.q_d(22)} -attr vt d
load net {a:rsci.q_d(23)} -port {a:rsci.q_d(23)} -attr vt d
load net {a:rsci.q_d(24)} -port {a:rsci.q_d(24)} -attr vt d
load net {a:rsci.q_d(25)} -port {a:rsci.q_d(25)} -attr vt d
load net {a:rsci.q_d(26)} -port {a:rsci.q_d(26)} -attr vt d
load net {a:rsci.q_d(27)} -port {a:rsci.q_d(27)} -attr vt d
load net {a:rsci.q_d(28)} -port {a:rsci.q_d(28)} -attr vt d
load net {a:rsci.q_d(29)} -port {a:rsci.q_d(29)} -attr vt d
load net {a:rsci.q_d(30)} -port {a:rsci.q_d(30)} -attr vt d
load net {a:rsci.q_d(31)} -port {a:rsci.q_d(31)} -attr vt d
load netBundle {a:rsci.q_d} 32 {a:rsci.q_d(0)} {a:rsci.q_d(1)} {a:rsci.q_d(2)} {a:rsci.q_d(3)} {a:rsci.q_d(4)} {a:rsci.q_d(5)} {a:rsci.q_d(6)} {a:rsci.q_d(7)} {a:rsci.q_d(8)} {a:rsci.q_d(9)} {a:rsci.q_d(10)} {a:rsci.q_d(11)} {a:rsci.q_d(12)} {a:rsci.q_d(13)} {a:rsci.q_d(14)} {a:rsci.q_d(15)} {a:rsci.q_d(16)} {a:rsci.q_d(17)} {a:rsci.q_d(18)} {a:rsci.q_d(19)} {a:rsci.q_d(20)} {a:rsci.q_d(21)} {a:rsci.q_d(22)} {a:rsci.q_d(23)} {a:rsci.q_d(24)} {a:rsci.q_d(25)} {a:rsci.q_d(26)} {a:rsci.q_d(27)} {a:rsci.q_d(28)} {a:rsci.q_d(29)} {a:rsci.q_d(30)} {a:rsci.q_d(31)} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-162 -attr oid 160 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d}
load net {a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-163 -attr oid 161 -attr vt d
load net {a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d.core.sct} -port {a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-164 -attr oid 162 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d}
load net {core.wen} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-165 -attr oid 163 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-166 -attr oid 164 -attr vt d
load net {core.wten} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-167 -attr oid 165 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-168 -attr oid 166 -attr vt d
load net {a:rsci.oswt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-169 -attr oid 167 -attr vt d
load net {a:rsci.oswt} -port {a:rsci.oswt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-170 -attr oid 168 -attr vt d
load net {a:rsci.q_d.mxwt(0)} -attr vt d
load net {a:rsci.q_d.mxwt(1)} -attr vt d
load net {a:rsci.q_d.mxwt(2)} -attr vt d
load net {a:rsci.q_d.mxwt(3)} -attr vt d
load net {a:rsci.q_d.mxwt(4)} -attr vt d
load net {a:rsci.q_d.mxwt(5)} -attr vt d
load net {a:rsci.q_d.mxwt(6)} -attr vt d
load net {a:rsci.q_d.mxwt(7)} -attr vt d
load net {a:rsci.q_d.mxwt(8)} -attr vt d
load net {a:rsci.q_d.mxwt(9)} -attr vt d
load net {a:rsci.q_d.mxwt(10)} -attr vt d
load net {a:rsci.q_d.mxwt(11)} -attr vt d
load net {a:rsci.q_d.mxwt(12)} -attr vt d
load net {a:rsci.q_d.mxwt(13)} -attr vt d
load net {a:rsci.q_d.mxwt(14)} -attr vt d
load net {a:rsci.q_d.mxwt(15)} -attr vt d
load net {a:rsci.q_d.mxwt(16)} -attr vt d
load net {a:rsci.q_d.mxwt(17)} -attr vt d
load net {a:rsci.q_d.mxwt(18)} -attr vt d
load net {a:rsci.q_d.mxwt(19)} -attr vt d
load net {a:rsci.q_d.mxwt(20)} -attr vt d
load net {a:rsci.q_d.mxwt(21)} -attr vt d
load net {a:rsci.q_d.mxwt(22)} -attr vt d
load net {a:rsci.q_d.mxwt(23)} -attr vt d
load net {a:rsci.q_d.mxwt(24)} -attr vt d
load net {a:rsci.q_d.mxwt(25)} -attr vt d
load net {a:rsci.q_d.mxwt(26)} -attr vt d
load net {a:rsci.q_d.mxwt(27)} -attr vt d
load net {a:rsci.q_d.mxwt(28)} -attr vt d
load net {a:rsci.q_d.mxwt(29)} -attr vt d
load net {a:rsci.q_d.mxwt(30)} -attr vt d
load net {a:rsci.q_d.mxwt(31)} -attr vt d
load netBundle {a:rsci.q_d.mxwt} 32 {a:rsci.q_d.mxwt(0)} {a:rsci.q_d.mxwt(1)} {a:rsci.q_d.mxwt(2)} {a:rsci.q_d.mxwt(3)} {a:rsci.q_d.mxwt(4)} {a:rsci.q_d.mxwt(5)} {a:rsci.q_d.mxwt(6)} {a:rsci.q_d.mxwt(7)} {a:rsci.q_d.mxwt(8)} {a:rsci.q_d.mxwt(9)} {a:rsci.q_d.mxwt(10)} {a:rsci.q_d.mxwt(11)} {a:rsci.q_d.mxwt(12)} {a:rsci.q_d.mxwt(13)} {a:rsci.q_d.mxwt(14)} {a:rsci.q_d.mxwt(15)} {a:rsci.q_d.mxwt(16)} {a:rsci.q_d.mxwt(17)} {a:rsci.q_d.mxwt(18)} {a:rsci.q_d.mxwt(19)} {a:rsci.q_d.mxwt(20)} {a:rsci.q_d.mxwt(21)} {a:rsci.q_d.mxwt(22)} {a:rsci.q_d.mxwt(23)} {a:rsci.q_d.mxwt(24)} {a:rsci.q_d.mxwt(25)} {a:rsci.q_d.mxwt(26)} {a:rsci.q_d.mxwt(27)} {a:rsci.q_d.mxwt(28)} {a:rsci.q_d.mxwt(29)} {a:rsci.q_d.mxwt(30)} {a:rsci.q_d.mxwt(31)} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-171 -attr oid 169 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(0)} -port {a:rsci.q_d.mxwt(0)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(1)} -port {a:rsci.q_d.mxwt(1)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(2)} -port {a:rsci.q_d.mxwt(2)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(3)} -port {a:rsci.q_d.mxwt(3)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(4)} -port {a:rsci.q_d.mxwt(4)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(5)} -port {a:rsci.q_d.mxwt(5)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(6)} -port {a:rsci.q_d.mxwt(6)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(7)} -port {a:rsci.q_d.mxwt(7)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(8)} -port {a:rsci.q_d.mxwt(8)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(9)} -port {a:rsci.q_d.mxwt(9)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(10)} -port {a:rsci.q_d.mxwt(10)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(11)} -port {a:rsci.q_d.mxwt(11)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(12)} -port {a:rsci.q_d.mxwt(12)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(13)} -port {a:rsci.q_d.mxwt(13)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(14)} -port {a:rsci.q_d.mxwt(14)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(15)} -port {a:rsci.q_d.mxwt(15)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(16)} -port {a:rsci.q_d.mxwt(16)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(17)} -port {a:rsci.q_d.mxwt(17)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(18)} -port {a:rsci.q_d.mxwt(18)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(19)} -port {a:rsci.q_d.mxwt(19)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(20)} -port {a:rsci.q_d.mxwt(20)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(21)} -port {a:rsci.q_d.mxwt(21)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(22)} -port {a:rsci.q_d.mxwt(22)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(23)} -port {a:rsci.q_d.mxwt(23)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(24)} -port {a:rsci.q_d.mxwt(24)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(25)} -port {a:rsci.q_d.mxwt(25)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(26)} -port {a:rsci.q_d.mxwt(26)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(27)} -port {a:rsci.q_d.mxwt(27)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(28)} -port {a:rsci.q_d.mxwt(28)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(29)} -port {a:rsci.q_d.mxwt(29)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(30)} -port {a:rsci.q_d.mxwt(30)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(31)} -port {a:rsci.q_d.mxwt(31)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.oswt.pff} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-172 -attr oid 170 -attr vt d
load net {a:rsci.oswt.pff} -port {a:rsci.oswt.pff} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-173 -attr oid 171 -attr vt d
load net {core.wten.pff} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-174 -attr oid 172 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-175 -attr oid 173 -attr vt d
load inst "axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl:inst" "axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl" "orig" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-176 -attr oid 174 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl:inst} -attr area 4.392594 -attr delay 0.029999 -attr hier "/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl"
load net {core.wen} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl:inst" {core.wen} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-177 -attr oid 175 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/core.wen}
load net {core.wten} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl:inst" {core.wten} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-178 -attr oid 176 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/core.wten}
load net {a:rsci.oswt} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl:inst" {a:rsci.oswt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-179 -attr oid 177 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.oswt}
load net {a:rsci.biwt} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl:inst" {a:rsci.biwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-180 -attr oid 178 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.biwt}
load net {a:rsci.bdwt} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl:inst" {a:rsci.bdwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-181 -attr oid 179 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.bdwt}
load net {a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d.core.sct} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl:inst" {a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d.core.sct} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-182 -attr oid 180 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {a:rsci.oswt.pff} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl:inst" {a:rsci.oswt.pff} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-183 -attr oid 181 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.oswt.pff}
load net {core.wten.pff} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_ctrl:inst" {core.wten.pff} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-184 -attr oid 182 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/core.wten.pff}
load inst "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" "axi_add:core:a:rsci#1:a:rsc.@:wait_dp" "orig" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-185 -attr oid 183 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst} -attr area 268.064426 -attr delay 0.149155 -attr hier "/axi_add/axi_add:core/axi_add:core:a:rsci#1/axi_add:core:a:rsci#1:a:rsc.@:wait_dp"
load net {clk} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-186 -attr oid 184 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/clk}
load net {rst} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {rst} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-187 -attr oid 185 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/rst}
load net {a:rsci.q_d(0)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d(0)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d}
load net {a:rsci.q_d(1)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d(1)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d}
load net {a:rsci.q_d(2)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d(2)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d}
load net {a:rsci.q_d(3)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d(3)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d}
load net {a:rsci.q_d(4)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d(4)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d}
load net {a:rsci.q_d(5)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d(5)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d}
load net {a:rsci.q_d(6)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d(6)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d}
load net {a:rsci.q_d(7)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d(7)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d}
load net {a:rsci.q_d(8)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d(8)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d}
load net {a:rsci.q_d(9)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d(9)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d}
load net {a:rsci.q_d(10)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d(10)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d}
load net {a:rsci.q_d(11)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d(11)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d}
load net {a:rsci.q_d(12)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d(12)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d}
load net {a:rsci.q_d(13)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d(13)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d}
load net {a:rsci.q_d(14)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d(14)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d}
load net {a:rsci.q_d(15)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d(15)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d}
load net {a:rsci.q_d(16)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d(16)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d}
load net {a:rsci.q_d(17)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d(17)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d}
load net {a:rsci.q_d(18)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d(18)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d}
load net {a:rsci.q_d(19)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d(19)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d}
load net {a:rsci.q_d(20)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d(20)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d}
load net {a:rsci.q_d(21)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d(21)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d}
load net {a:rsci.q_d(22)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d(22)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d}
load net {a:rsci.q_d(23)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d(23)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d}
load net {a:rsci.q_d(24)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d(24)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d}
load net {a:rsci.q_d(25)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d(25)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d}
load net {a:rsci.q_d(26)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d(26)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d}
load net {a:rsci.q_d(27)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d(27)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d}
load net {a:rsci.q_d(28)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d(28)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d}
load net {a:rsci.q_d(29)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d(29)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d}
load net {a:rsci.q_d(30)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d(30)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d}
load net {a:rsci.q_d(31)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d(31)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d}
load net {a:rsci.q_d.mxwt(0)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d.mxwt(0)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(1)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d.mxwt(1)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(2)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d.mxwt(2)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(3)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d.mxwt(3)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(4)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d.mxwt(4)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(5)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d.mxwt(5)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(6)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d.mxwt(6)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(7)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d.mxwt(7)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(8)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d.mxwt(8)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(9)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d.mxwt(9)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(10)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d.mxwt(10)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(11)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d.mxwt(11)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(12)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d.mxwt(12)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(13)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d.mxwt(13)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(14)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d.mxwt(14)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(15)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d.mxwt(15)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(16)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d.mxwt(16)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(17)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d.mxwt(17)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(18)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d.mxwt(18)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(19)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d.mxwt(19)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(20)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d.mxwt(20)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(21)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d.mxwt(21)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(22)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d.mxwt(22)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(23)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d.mxwt(23)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(24)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d.mxwt(24)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(25)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d.mxwt(25)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(26)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d.mxwt(26)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(27)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d.mxwt(27)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(28)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d.mxwt(28)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(29)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d.mxwt(29)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(30)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d.mxwt(30)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(31)} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.q_d.mxwt(31)} -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.q_d.mxwt}
load net {a:rsci.biwt} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.biwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-188 -attr oid 186 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.biwt}
load net {a:rsci.bdwt} -pin  "axi_add:core:a:rsci#1:a:rsc.@:wait_dp:inst" {a:rsci.bdwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-189 -attr oid 187 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1/a:rsci.bdwt}
### END MODULE 

module new "axi_add:core:b:rsci#1:b:rsc.@:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {b:rsci.we_d.core.sct.pff} output -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-190 -attr oid 188 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsci#1/axi_add:core:b:rsci#1:b:rsc.@:wait_ctrl/b:rsci.we_d.core.sct.pff}
load port {b:rsci.iswt0.pff} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-191 -attr oid 189 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsci#1/axi_add:core:b:rsci#1:b:rsc.@:wait_ctrl/b:rsci.iswt0.pff}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-192 -attr oid 190 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsci#1/axi_add:core:b:rsci#1:b:rsc.@:wait_ctrl/core.wten.pff}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {b:rsci.we_d.core.sct.pff} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-193 -attr oid 191 -attr vt d
load net {b:rsci.we_d.core.sct.pff} -port {b:rsci.we_d.core.sct.pff} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-194 -attr oid 192 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsci#1/axi_add:core:b:rsci#1:b:rsc.@:wait_ctrl/b:rsci.we_d.core.sct.pff}
load net {b:rsci.iswt0.pff} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-195 -attr oid 193 -attr vt d
load net {b:rsci.iswt0.pff} -port {b:rsci.iswt0.pff} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-196 -attr oid 194 -attr vt d
load net {core.wten.pff} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-197 -attr oid 195 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-198 -attr oid 196 -attr vt d
load inst "ADD_LOOP:not#1" "not(1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-199 -attr oid 197 -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsci#1/axi_add:core:b:rsci#1:b:rsc.@:wait_ctrl/ADD_LOOP:not#1} -attr area 0.530412 -attr delay 0.006000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {core.wten.pff} -pin  "ADD_LOOP:not#1" {A(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsci#1/axi_add:core:b:rsci#1:b:rsc.@:wait_ctrl/core.wten.pff}
load net {ADD_LOOP:not#1.itm} -pin  "ADD_LOOP:not#1" {Z(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsci#1/axi_add:core:b:rsci#1:b:rsc.@:wait_ctrl/ADD_LOOP:not#1.itm}
load inst "ADD_LOOP:and#7" "and(2,1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-200 -attr oid 198 -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsci#1/axi_add:core:b:rsci#1:b:rsc.@:wait_ctrl/ADD_LOOP:and#7} -attr area 1.110590 -attr delay 0.023999 -attr qmod "nangate-45nm_beh.mgc_and(1,2,1)"
load net {b:rsci.iswt0.pff} -pin  "ADD_LOOP:and#7" {A0(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsci#1/axi_add:core:b:rsci#1:b:rsc.@:wait_ctrl/b:rsci.iswt0.pff}
load net {ADD_LOOP:not#1.itm} -pin  "ADD_LOOP:and#7" {A1(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsci#1/axi_add:core:b:rsci#1:b:rsc.@:wait_ctrl/ADD_LOOP:not#1.itm}
load net {b:rsci.we_d.core.sct.pff} -pin  "ADD_LOOP:and#7" {Z(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsci#1/axi_add:core:b:rsci#1:b:rsc.@:wait_ctrl/b:rsci.we_d.core.sct.pff}
### END MODULE 

module new "axi_add:core:b:rsci#1" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {b:rsci.we_d.pff} output -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-201 -attr oid 199 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsci#1/b:rsci.we_d.pff}
load port {b:rsci.iswt0.pff} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-202 -attr oid 200 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsci#1/b:rsci.iswt0.pff}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-203 -attr oid 201 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsci#1/core.wten.pff}
load symbol "axi_add:core:b:rsci#1:b:rsc.@:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {b:rsci.we_d.core.sct.pff} output \
     port {b:rsci.iswt0.pff} input \
     port {core.wten.pff} input \

load net {b:rsci.we_d.pff} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-204 -attr oid 202 -attr vt d
load net {b:rsci.we_d.core.sct.iff} -port {b:rsci.we_d.pff} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-205 -attr oid 203 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsci#1/b:rsci.we_d.pff}
load net {b:rsci.iswt0.pff} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-206 -attr oid 204 -attr vt d
load net {b:rsci.iswt0.pff} -port {b:rsci.iswt0.pff} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-207 -attr oid 205 -attr vt d
load net {core.wten.pff} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-208 -attr oid 206 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-209 -attr oid 207 -attr vt d
load inst "axi_add:core:b:rsci#1:b:rsc.@:wait_ctrl:inst" "axi_add:core:b:rsci#1:b:rsc.@:wait_ctrl" "orig" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-210 -attr oid 208 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsci#1/axi_add:core:b:rsci#1:b:rsc.@:wait_ctrl:inst} -attr area 1.641002 -attr delay 0.029999 -attr hier "/axi_add/axi_add:core/axi_add:core:b:rsci#1/axi_add:core:b:rsci#1:b:rsc.@:wait_ctrl"
load net {b:rsci.we_d.core.sct.iff} -pin  "axi_add:core:b:rsci#1:b:rsc.@:wait_ctrl:inst" {b:rsci.we_d.core.sct.pff} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-211 -attr oid 209 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsci#1/b:rsci.we_d.core.sct.iff}
load net {b:rsci.iswt0.pff} -pin  "axi_add:core:b:rsci#1:b:rsc.@:wait_ctrl:inst" {b:rsci.iswt0.pff} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-212 -attr oid 210 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsci#1/b:rsci.iswt0.pff}
load net {core.wten.pff} -pin  "axi_add:core:b:rsci#1:b:rsc.@:wait_ctrl:inst" {core.wten.pff} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-213 -attr oid 211 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsci#1/core.wten.pff}
### END MODULE 

module new "axi_add:core:complete:rsci:complete:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-214 -attr oid 212 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_ctrl/core.wen}
load port {complete:rsci.oswt} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-215 -attr oid 213 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt}
load port {complete:rsci.biwt} output -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-216 -attr oid 214 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt}
load port {complete:rsci.bdwt} output -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-217 -attr oid 215 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_ctrl/complete:rsci.bdwt}
load port {complete:rsci.bcwt} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-218 -attr oid 216 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_ctrl/complete:rsci.bcwt}
load port {complete:rsci.ivld.core.sct} output -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-219 -attr oid 217 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_ctrl/complete:rsci.ivld.core.sct}
load port {complete:rsci.irdy} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-220 -attr oid 218 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_ctrl/complete:rsci.irdy}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-221 -attr oid 219 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-222 -attr oid 220 -attr vt d
load net {complete:rsci.oswt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-223 -attr oid 221 -attr vt d
load net {complete:rsci.oswt} -port {complete:rsci.oswt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-224 -attr oid 222 -attr vt d
load net {complete:rsci.biwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-225 -attr oid 223 -attr vt d
load net {complete:rsci.biwt} -port {complete:rsci.biwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-226 -attr oid 224 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt}
load net {complete:rsci.bdwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-227 -attr oid 225 -attr vt d
load net {complete:rsci.bdwt} -port {complete:rsci.bdwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-228 -attr oid 226 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_ctrl/complete:rsci.bdwt}
load net {complete:rsci.bcwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-229 -attr oid 227 -attr vt d
load net {complete:rsci.bcwt} -port {complete:rsci.bcwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-230 -attr oid 228 -attr vt d
load net {complete:rsci.ivld.core.sct} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-231 -attr oid 229 -attr vt d
load net {complete:rsci.ogwt} -port {complete:rsci.ivld.core.sct} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-232 -attr oid 230 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_ctrl/complete:rsci.ivld.core.sct}
load net {complete:rsci.irdy} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-233 -attr oid 231 -attr vt d
load net {complete:rsci.irdy} -port {complete:rsci.irdy} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-234 -attr oid 232 -attr vt d
load inst "if:and#4" "and(2,1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-235 -attr oid 233 -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_ctrl/if:and#4} -attr area 1.110590 -attr delay 0.023999 -attr qmod "nangate-45nm_beh.mgc_and(1,2,1)"
load net {complete:rsci.oswt} -pin  "if:and#4" {A0(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt}
load net {core.wen} -pin  "if:and#4" {A1(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_ctrl/core.wen}
load net {complete:rsci.bdwt} -pin  "if:and#4" {Z(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_ctrl/complete:rsci.bdwt}
load inst "if:and#5" "and(2,1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-236 -attr oid 234 -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_ctrl/if:and#5} -attr area 1.110590 -attr delay 0.023999 -attr qmod "nangate-45nm_beh.mgc_and(1,2,1)"
load net {complete:rsci.ogwt} -pin  "if:and#5" {A0(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt}
load net {complete:rsci.irdy} -pin  "if:and#5" {A1(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_ctrl/complete:rsci.irdy}
load net {complete:rsci.biwt} -pin  "if:and#5" {Z(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt}
load inst "if:not#2" "not(1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-237 -attr oid 235 -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_ctrl/if:not#2} -attr area 0.530412 -attr delay 0.006000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {complete:rsci.bcwt} -pin  "if:not#2" {A(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_ctrl/complete:rsci.bcwt}
load net {if:not#2.itm} -pin  "if:not#2" {Z(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_ctrl/if:not#2.itm}
load inst "if:and#7" "and(2,1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-238 -attr oid 236 -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_ctrl/if:and#7} -attr area 1.110590 -attr delay 0.023999 -attr qmod "nangate-45nm_beh.mgc_and(1,2,1)"
load net {complete:rsci.oswt} -pin  "if:and#7" {A0(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt}
load net {if:not#2.itm} -pin  "if:and#7" {A1(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_ctrl/if:not#2.itm}
load net {complete:rsci.ogwt} -pin  "if:and#7" {Z(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt}
### END MODULE 

module new "axi_add:core:complete:rsci:complete:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-239 -attr oid 237 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-240 -attr oid 238 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_dp/rst}
load port {complete:rsci.oswt} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-241 -attr oid 239 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_dp/complete:rsci.oswt}
load port {complete:rsci.wen_comp} output -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-242 -attr oid 240 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp}
load port {complete:rsci.biwt} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-243 -attr oid 241 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_dp/complete:rsci.biwt}
load port {complete:rsci.bdwt} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-244 -attr oid 242 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_dp/complete:rsci.bdwt}
load port {complete:rsci.bcwt} output -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-245 -attr oid 243 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-246 -attr oid 244 -attr vt d
load net {clk} -port {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-247 -attr oid 245 -attr vt d
load net {rst} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-248 -attr oid 246 -attr vt d
load net {rst} -port {rst} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-249 -attr oid 247 -attr vt d
load net {complete:rsci.oswt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-250 -attr oid 248 -attr vt d
load net {complete:rsci.oswt} -port {complete:rsci.oswt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-251 -attr oid 249 -attr vt d
load net {complete:rsci.wen_comp} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-252 -attr oid 250 -attr vt d
load net {complete:rsci.wen_comp} -port {complete:rsci.wen_comp} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-253 -attr oid 251 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp}
load net {complete:rsci.biwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-254 -attr oid 252 -attr vt d
load net {complete:rsci.biwt} -port {complete:rsci.biwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-255 -attr oid 253 -attr vt d
load net {complete:rsci.bdwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-256 -attr oid 254 -attr vt d
load net {complete:rsci.bdwt} -port {complete:rsci.bdwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-257 -attr oid 255 -attr vt d
load net {complete:rsci.bcwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-258 -attr oid 256 -attr vt d
load net {complete:rsci.bcwt} -port {complete:rsci.bcwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-259 -attr oid 257 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load inst "if:nor#4" "nor(2,1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-260 -attr oid 258 -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_dp/if:nor#4} -attr area 0.772429 -attr delay 0.025035 -attr qmod "nangate-45nm_beh.mgc_nor(1,2,1)"
load net {complete:rsci.bcwt} -pin  "if:nor#4" {A0(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load net {complete:rsci.biwt} -pin  "if:nor#4" {A1(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_dp/complete:rsci.biwt}
load net {if:nor#4.itm} -pin  "if:nor#4" {Z(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_dp/if:nor#4.itm}
load inst "if:nor#3" "nor(2,1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-261 -attr oid 259 -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_dp/if:nor#3} -attr area 0.772429 -attr delay 0.025035 -attr qmod "nangate-45nm_beh.mgc_nor(1,2,1)"
load net {if:nor#4.itm} -pin  "if:nor#3" {A0(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_dp/if:nor#4.itm}
load net {complete:rsci.bdwt} -pin  "if:nor#3" {A1(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_dp/complete:rsci.bdwt}
load net {if:nor#3.itm} -pin  "if:nor#3" {Z(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_dp/if:nor#3.itm}
load inst "reg(complete:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-262 -attr oid 260 -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)} -attr area 6.376000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(1,0,0,1,1,0,0,4)"
load net {if:nor#3.itm} -pin  "reg(complete:rsci.bcwt)" {D(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_dp/if:nor#3.itm}
load net {GND} -pin  "reg(complete:rsci.bcwt)" {DRs(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_dp/0#1}
load net {clk} -pin  "reg(complete:rsci.bcwt)" {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-263 -attr oid 261 -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_dp/clk}
load net {rst} -pin  "reg(complete:rsci.bcwt)" {Rs(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_dp/rst}
load net {complete:rsci.bcwt} -pin  "reg(complete:rsci.bcwt)" {Z(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load inst "if:not#3" "not(1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-264 -attr oid 262 -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_dp/if:not#3} -attr area 0.530412 -attr delay 0.006000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {complete:rsci.oswt} -pin  "if:not#3" {A(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_dp/complete:rsci.oswt}
load net {if:not#3.itm} -pin  "if:not#3" {Z(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_dp/if:not#3.itm}
load inst "if:or#2" "or(3,1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-265 -attr oid 263 -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_dp/if:or#2} -attr area 1.385583 -attr delay 0.066023 -attr qmod "nangate-45nm_beh.mgc_or(1,3,4)"
load net {if:not#3.itm} -pin  "if:or#2" {A0(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_dp/if:not#3.itm}
load net {complete:rsci.biwt} -pin  "if:or#2" {A1(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_dp/complete:rsci.biwt}
load net {complete:rsci.bcwt} -pin  "if:or#2" {A2(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load net {complete:rsci.wen_comp} -pin  "if:or#2" {Z(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp}
### END MODULE 

module new "axi_add:core:complete:rsci" "orig" \
 -symlib {fa5a3e9e-da58-429f-b868-eddf052e5260-8 axi_add__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_0T2T1 v5} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-266 -attr oid 264 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/clk}
load port {rst} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-267 -attr oid 265 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/rst}
load port {complete:rsc.rdy} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-268 -attr oid 266 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/complete:rsc.rdy}
load port {complete:rsc.vld} output -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-269 -attr oid 267 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/complete:rsc.vld}
load port {core.wen} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-270 -attr oid 268 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/core.wen}
load port {complete:rsci.oswt} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-271 -attr oid 269 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/complete:rsci.oswt}
load port {complete:rsci.wen_comp} output -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-272 -attr oid 270 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/complete:rsci.wen_comp}
load symbol "ccs_ioport.ccs_sync_out_wait" "ccs_ioport.ccs_sync_out_wait(4)" EXT boxcolor 0 \
     port {vld} output \
     port {rdy} input \
     port {ivld} input \
     port {irdy} output \

load symbol "axi_add:core:complete:rsci:complete:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {complete:rsci.oswt} input \
     port {complete:rsci.biwt} output \
     port {complete:rsci.bdwt} output \
     port {complete:rsci.bcwt} input \
     port {complete:rsci.ivld.core.sct} output \
     port {complete:rsci.irdy} input \

load symbol "axi_add:core:complete:rsci:complete:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {complete:rsci.oswt} input \
     port {complete:rsci.wen_comp} output \
     port {complete:rsci.biwt} input \
     port {complete:rsci.bdwt} input \
     port {complete:rsci.bcwt} output \

load net {complete:rsci.biwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-273 -attr oid 271 -attr vt d
load net {complete:rsci.bdwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-274 -attr oid 272 -attr vt d
load net {complete:rsci.bcwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-275 -attr oid 273 -attr vt d
load net {complete:rsci.ivld.core.sct} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-276 -attr oid 274 -attr vt d
load net {complete:rsci.irdy} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-277 -attr oid 275 -attr vt d
load net {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-278 -attr oid 276 -attr vt d
load net {clk} -port {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-279 -attr oid 277 -attr vt d
load net {rst} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-280 -attr oid 278 -attr vt d
load net {rst} -port {rst} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-281 -attr oid 279 -attr vt d
load net {complete:rsc.rdy} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-282 -attr oid 280 -attr vt d
load net {complete:rsc.rdy} -port {complete:rsc.rdy} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-283 -attr oid 281 -attr vt d
load net {complete:rsc.vld} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-284 -attr oid 282 -attr vt d
load net {complete:rsc.vld} -port {complete:rsc.vld} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-285 -attr oid 283 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/complete:rsc.vld}
load net {core.wen} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-286 -attr oid 284 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-287 -attr oid 285 -attr vt d
load net {complete:rsci.oswt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-288 -attr oid 286 -attr vt d
load net {complete:rsci.oswt} -port {complete:rsci.oswt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-289 -attr oid 287 -attr vt d
load net {complete:rsci.wen_comp} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-290 -attr oid 288 -attr vt d
load net {complete:rsci.wen_comp} -port {complete:rsci.wen_comp} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-291 -attr oid 289 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/complete:rsci.wen_comp}
load inst "axi_add:core:complete:rsci:complete:wait_ctrl:inst" "axi_add:core:complete:rsci:complete:wait_ctrl" "orig" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-292 -attr oid 290 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_ctrl:inst} -attr area 3.862182 -attr delay 0.053998 -attr hier "/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_ctrl"
load net {core.wen} -pin  "axi_add:core:complete:rsci:complete:wait_ctrl:inst" {core.wen} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-293 -attr oid 291 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/core.wen}
load net {complete:rsci.oswt} -pin  "axi_add:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.oswt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-294 -attr oid 292 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/complete:rsci.oswt}
load net {complete:rsci.biwt} -pin  "axi_add:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.biwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-295 -attr oid 293 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/complete:rsci.biwt}
load net {complete:rsci.bdwt} -pin  "axi_add:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.bdwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-296 -attr oid 294 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/complete:rsci.bdwt}
load net {complete:rsci.bcwt} -pin  "axi_add:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.bcwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-297 -attr oid 295 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/complete:rsci.bcwt}
load net {complete:rsci.ivld.core.sct} -pin  "axi_add:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.ivld.core.sct} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-298 -attr oid 296 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/complete:rsci.ivld.core.sct}
load net {complete:rsci.irdy} -pin  "axi_add:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.irdy} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-299 -attr oid 297 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/complete:rsci.irdy}
load inst "axi_add:core:complete:rsci:complete:wait_dp:inst" "axi_add:core:complete:rsci:complete:wait_dp" "orig" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-300 -attr oid 298 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_dp:inst} -attr area 9.836853 -attr delay 0.153023 -attr hier "/axi_add/axi_add:core/axi_add:core:complete:rsci/axi_add:core:complete:rsci:complete:wait_dp"
load net {clk} -pin  "axi_add:core:complete:rsci:complete:wait_dp:inst" {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-301 -attr oid 299 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/clk}
load net {rst} -pin  "axi_add:core:complete:rsci:complete:wait_dp:inst" {rst} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-302 -attr oid 300 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/rst}
load net {complete:rsci.oswt} -pin  "axi_add:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.oswt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-303 -attr oid 301 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/complete:rsci.oswt}
load net {complete:rsci.wen_comp} -pin  "axi_add:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.wen_comp} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-304 -attr oid 302 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/complete:rsci.wen_comp}
load net {complete:rsci.biwt} -pin  "axi_add:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.biwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-305 -attr oid 303 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/complete:rsci.biwt}
load net {complete:rsci.bdwt} -pin  "axi_add:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.bdwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-306 -attr oid 304 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/complete:rsci.bdwt}
load net {complete:rsci.bcwt} -pin  "axi_add:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.bcwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-307 -attr oid 305 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/complete:rsci.bcwt}
load inst "complete:rsci" "ccs_ioport.ccs_sync_out_wait" "ccs_ioport.ccs_sync_out_wait(4)" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-308 -attr oid 306 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/complete:rsci} -attr qmod "ccs_ioport.ccs_sync_out_wait(4)"
load net {complete:rsc.vld} -pin  "complete:rsci" {vld} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-309 -attr oid 307 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/complete:rsc.vld}
load net {complete:rsc.rdy} -pin  "complete:rsci" {rdy} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-310 -attr oid 308 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/complete:rsc.rdy}
load net {complete:rsci.ivld.core.sct} -pin  "complete:rsci" {ivld} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-311 -attr oid 309 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/complete:rsci.ivld.core.sct}
load net {complete:rsci.irdy} -pin  "complete:rsci" {irdy} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-312 -attr oid 310 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci/complete:rsci.irdy}
### END MODULE 

module new "axi_add:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-313 -attr oid 311 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsc.triosy:obj/axi_add:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl/core.wten}
load port {a:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-314 -attr oid 312 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsc.triosy:obj/axi_add:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl/a:rsc.triosy:obj.iswt0}
load port {a:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-315 -attr oid 313 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsc.triosy:obj/axi_add:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl/a:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-316 -attr oid 314 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-317 -attr oid 315 -attr vt d
load net {a:rsc.triosy:obj.iswt0} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-318 -attr oid 316 -attr vt d
load net {a:rsc.triosy:obj.iswt0} -port {a:rsc.triosy:obj.iswt0} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-319 -attr oid 317 -attr vt d
load net {a:rsc.triosy:obj.ld.core.sct} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-320 -attr oid 318 -attr vt d
load net {a:rsc.triosy:obj.ld.core.sct} -port {a:rsc.triosy:obj.ld.core.sct} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-321 -attr oid 319 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsc.triosy:obj/axi_add:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl/a:rsc.triosy:obj.ld.core.sct}
load inst "a:not" "not(1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-322 -attr oid 320 -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsc.triosy:obj/axi_add:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl/a:not} -attr area 0.530412 -attr delay 0.006000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {core.wten} -pin  "a:not" {A(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsc.triosy:obj/axi_add:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl/core.wten}
load net {a:not.itm} -pin  "a:not" {Z(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsc.triosy:obj/axi_add:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl/a:not.itm}
load inst "a:and#3" "and(2,1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-323 -attr oid 321 -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsc.triosy:obj/axi_add:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl/a:and#3} -attr area 1.110590 -attr delay 0.023999 -attr qmod "nangate-45nm_beh.mgc_and(1,2,1)"
load net {a:rsc.triosy:obj.iswt0} -pin  "a:and#3" {A0(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsc.triosy:obj/axi_add:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl/a:rsc.triosy:obj.iswt0}
load net {a:not.itm} -pin  "a:and#3" {A1(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsc.triosy:obj/axi_add:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl/a:not.itm}
load net {a:rsc.triosy:obj.ld.core.sct} -pin  "a:and#3" {Z(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsc.triosy:obj/axi_add:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl/a:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "axi_add:core:a:rsc.triosy:obj" "orig" \
 -symlib {fa5a3e9e-da58-429f-b868-eddf052e5260-9 axi_add__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_0T2T1 v5} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {a:rsc.triosy.lz} output -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-325 -attr oid 322 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsc.triosy:obj/a:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-326 -attr oid 323 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsc.triosy:obj/core.wten}
load port {a:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-327 -attr oid 324 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsc.triosy:obj/a:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "axi_add:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {a:rsc.triosy:obj.iswt0} input \
     port {a:rsc.triosy:obj.ld.core.sct} output \

load net {a:rsc.triosy:obj.ld.core.sct} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-328 -attr oid 325 -attr vt d
load net {a:rsc.triosy.lz} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-329 -attr oid 326 -attr vt d
load net {a:rsc.triosy.lz} -port {a:rsc.triosy.lz} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-330 -attr oid 327 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsc.triosy:obj/a:rsc.triosy.lz}
load net {core.wten} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-331 -attr oid 328 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-332 -attr oid 329 -attr vt d
load net {a:rsc.triosy:obj.iswt0} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-333 -attr oid 330 -attr vt d
load net {a:rsc.triosy:obj.iswt0} -port {a:rsc.triosy:obj.iswt0} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-334 -attr oid 331 -attr vt d
load inst "axi_add:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl:inst" "axi_add:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl" "orig" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-335 -attr oid 332 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsc.triosy:obj/axi_add:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl:inst} -attr area 1.641002 -attr delay 0.029999 -attr hier "/axi_add/axi_add:core/axi_add:core:a:rsc.triosy:obj/axi_add:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "axi_add:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-336 -attr oid 333 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsc.triosy:obj/core.wten}
load net {a:rsc.triosy:obj.iswt0} -pin  "axi_add:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl:inst" {a:rsc.triosy:obj.iswt0} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-337 -attr oid 334 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsc.triosy:obj/a:rsc.triosy:obj.iswt0}
load net {a:rsc.triosy:obj.ld.core.sct} -pin  "axi_add:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl:inst" {a:rsc.triosy:obj.ld.core.sct} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-338 -attr oid 335 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsc.triosy:obj/a:rsc.triosy:obj.ld.core.sct}
load inst "a:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-339 -attr oid 336 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsc.triosy:obj/a:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {a:rsc.triosy:obj.ld.core.sct} -pin  "a:rsc.triosy:obj" {ld} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-340 -attr oid 337 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsc.triosy:obj/a:rsc.triosy:obj.ld.core.sct}
load net {a:rsc.triosy.lz} -pin  "a:rsc.triosy:obj" {lz} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-341 -attr oid 338 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsc.triosy:obj/a:rsc.triosy.lz}
### END MODULE 

module new "axi_add:core:b:rsc.triosy:obj:b:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-342 -attr oid 339 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsc.triosy:obj/axi_add:core:b:rsc.triosy:obj:b:rsc.triosy:wait_ctrl/core.wten}
load port {b:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-343 -attr oid 340 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsc.triosy:obj/axi_add:core:b:rsc.triosy:obj:b:rsc.triosy:wait_ctrl/b:rsc.triosy:obj.iswt0}
load port {b:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-344 -attr oid 341 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsc.triosy:obj/axi_add:core:b:rsc.triosy:obj:b:rsc.triosy:wait_ctrl/b:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-345 -attr oid 342 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-346 -attr oid 343 -attr vt d
load net {b:rsc.triosy:obj.iswt0} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-347 -attr oid 344 -attr vt d
load net {b:rsc.triosy:obj.iswt0} -port {b:rsc.triosy:obj.iswt0} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-348 -attr oid 345 -attr vt d
load net {b:rsc.triosy:obj.ld.core.sct} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-349 -attr oid 346 -attr vt d
load net {b:rsc.triosy:obj.ld.core.sct} -port {b:rsc.triosy:obj.ld.core.sct} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-350 -attr oid 347 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsc.triosy:obj/axi_add:core:b:rsc.triosy:obj:b:rsc.triosy:wait_ctrl/b:rsc.triosy:obj.ld.core.sct}
load inst "b:not" "not(1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-351 -attr oid 348 -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsc.triosy:obj/axi_add:core:b:rsc.triosy:obj:b:rsc.triosy:wait_ctrl/b:not} -attr area 0.530412 -attr delay 0.006000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {core.wten} -pin  "b:not" {A(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsc.triosy:obj/axi_add:core:b:rsc.triosy:obj:b:rsc.triosy:wait_ctrl/core.wten}
load net {b:not.itm} -pin  "b:not" {Z(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsc.triosy:obj/axi_add:core:b:rsc.triosy:obj:b:rsc.triosy:wait_ctrl/b:not.itm}
load inst "b:and#3" "and(2,1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-352 -attr oid 349 -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsc.triosy:obj/axi_add:core:b:rsc.triosy:obj:b:rsc.triosy:wait_ctrl/b:and#3} -attr area 1.110590 -attr delay 0.023999 -attr qmod "nangate-45nm_beh.mgc_and(1,2,1)"
load net {b:rsc.triosy:obj.iswt0} -pin  "b:and#3" {A0(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsc.triosy:obj/axi_add:core:b:rsc.triosy:obj:b:rsc.triosy:wait_ctrl/b:rsc.triosy:obj.iswt0}
load net {b:not.itm} -pin  "b:and#3" {A1(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsc.triosy:obj/axi_add:core:b:rsc.triosy:obj:b:rsc.triosy:wait_ctrl/b:not.itm}
load net {b:rsc.triosy:obj.ld.core.sct} -pin  "b:and#3" {Z(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsc.triosy:obj/axi_add:core:b:rsc.triosy:obj:b:rsc.triosy:wait_ctrl/b:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "axi_add:core:b:rsc.triosy:obj" "orig" \
 -symlib {fa5a3e9e-da58-429f-b868-eddf052e5260-9 axi_add__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_0T2T1 v5} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {b:rsc.triosy.lz} output -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-353 -attr oid 350 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsc.triosy:obj/b:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-354 -attr oid 351 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsc.triosy:obj/core.wten}
load port {b:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-355 -attr oid 352 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsc.triosy:obj/b:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "axi_add:core:b:rsc.triosy:obj:b:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {b:rsc.triosy:obj.iswt0} input \
     port {b:rsc.triosy:obj.ld.core.sct} output \

load net {b:rsc.triosy:obj.ld.core.sct} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-356 -attr oid 353 -attr vt d
load net {b:rsc.triosy.lz} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-357 -attr oid 354 -attr vt d
load net {b:rsc.triosy.lz} -port {b:rsc.triosy.lz} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-358 -attr oid 355 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsc.triosy:obj/b:rsc.triosy.lz}
load net {core.wten} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-359 -attr oid 356 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-360 -attr oid 357 -attr vt d
load net {b:rsc.triosy:obj.iswt0} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-361 -attr oid 358 -attr vt d
load net {b:rsc.triosy:obj.iswt0} -port {b:rsc.triosy:obj.iswt0} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-362 -attr oid 359 -attr vt d
load inst "axi_add:core:b:rsc.triosy:obj:b:rsc.triosy:wait_ctrl:inst" "axi_add:core:b:rsc.triosy:obj:b:rsc.triosy:wait_ctrl" "orig" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-363 -attr oid 360 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsc.triosy:obj/axi_add:core:b:rsc.triosy:obj:b:rsc.triosy:wait_ctrl:inst} -attr area 1.641002 -attr delay 0.029999 -attr hier "/axi_add/axi_add:core/axi_add:core:b:rsc.triosy:obj/axi_add:core:b:rsc.triosy:obj:b:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "axi_add:core:b:rsc.triosy:obj:b:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-364 -attr oid 361 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsc.triosy:obj/core.wten}
load net {b:rsc.triosy:obj.iswt0} -pin  "axi_add:core:b:rsc.triosy:obj:b:rsc.triosy:wait_ctrl:inst" {b:rsc.triosy:obj.iswt0} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-365 -attr oid 362 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsc.triosy:obj/b:rsc.triosy:obj.iswt0}
load net {b:rsc.triosy:obj.ld.core.sct} -pin  "axi_add:core:b:rsc.triosy:obj:b:rsc.triosy:wait_ctrl:inst" {b:rsc.triosy:obj.ld.core.sct} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-366 -attr oid 363 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsc.triosy:obj/b:rsc.triosy:obj.ld.core.sct}
load inst "b:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-367 -attr oid 364 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsc.triosy:obj/b:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {b:rsc.triosy:obj.ld.core.sct} -pin  "b:rsc.triosy:obj" {ld} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-368 -attr oid 365 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsc.triosy:obj/b:rsc.triosy:obj.ld.core.sct}
load net {b:rsc.triosy.lz} -pin  "b:rsc.triosy:obj" {lz} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-369 -attr oid 366 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsc.triosy:obj/b:rsc.triosy.lz}
### END MODULE 

module new "axi_add:core:staller" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-370 -attr oid 367 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:staller/clk}
load port {rst} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-371 -attr oid 368 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:staller/rst}
load port {core.wten} output -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-372 -attr oid 369 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:staller/core.wten}
load port {complete:rsci.wen_comp} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-373 -attr oid 370 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:staller/complete:rsci.wen_comp}
load port {core.wten.pff} output -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-374 -attr oid 371 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:staller/core.wten.pff}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-375 -attr oid 372 -attr vt d
load net {clk} -port {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-376 -attr oid 373 -attr vt d
load net {rst} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-377 -attr oid 374 -attr vt d
load net {rst} -port {rst} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-378 -attr oid 375 -attr vt d
load net {core.wten} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-379 -attr oid 376 -attr vt d
load net {core.wten.reg} -port {core.wten} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-380 -attr oid 377 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:staller/core.wten}
load net {complete:rsci.wen_comp} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-381 -attr oid 378 -attr vt d
load net {complete:rsci.wen_comp} -port {complete:rsci.wen_comp} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-382 -attr oid 379 -attr vt d
load net {core.wten.pff} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-383 -attr oid 380 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-384 -attr oid 381 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core:staller/core.wten.pff}
load inst "not#1" "not(1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-385 -attr oid 382 -attr @path {/axi_add/axi_add:core/axi_add:core:staller/not#1} -attr area 0.530412 -attr delay 0.006000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {complete:rsci.wen_comp} -pin  "not#1" {A(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:staller/complete:rsci.wen_comp}
load net {not#1.itm} -pin  "not#1" {Z(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:staller/not#1.itm}
load inst "reg(core.wten)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-386 -attr oid 383 -attr @path {/axi_add/axi_add:core/axi_add:core:staller/reg(core.wten)} -attr area 6.376000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(1,0,0,1,1,0,0,4)"
load net {not#1.itm} -pin  "reg(core.wten)" {D(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:staller/not#1.itm}
load net {GND} -pin  "reg(core.wten)" {DRs(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:staller/0#1}
load net {clk} -pin  "reg(core.wten)" {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-387 -attr oid 384 -attr @path {/axi_add/axi_add:core/axi_add:core:staller/clk}
load net {rst} -pin  "reg(core.wten)" {Rs(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:staller/rst}
load net {core.wten.reg} -pin  "reg(core.wten)" {Z(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:staller/core.wten.reg}
load inst "not" "not(1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-388 -attr oid 385 -attr @path {/axi_add/axi_add:core/axi_add:core:staller/not} -attr area 0.530412 -attr delay 0.006000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {complete:rsci.wen_comp} -pin  "not" {A(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:staller/complete:rsci.wen_comp}
load net {core.wten.pff} -pin  "not" {Z(0)} -attr @path {/axi_add/axi_add:core/axi_add:core:staller/core.wten.pff}
### END MODULE 

module new "axi_add:core_core:fsm" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-389 -attr oid 386 -attr @path {/axi_add/axi_add:core/axi_add:core_core:fsm/clk}
load port {rst} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-390 -attr oid 387 -attr @path {/axi_add/axi_add:core/axi_add:core_core:fsm/rst}
load port {complete:rsci.wen_comp} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-391 -attr oid 388 -attr @path {/axi_add/axi_add:core/axi_add:core_core:fsm/complete:rsci.wen_comp}
load portBus fsm_output(6:0) output 7 {fsm_output(6)} {fsm_output(5)} {fsm_output(4)} {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-392 -attr oid 389 -attr @path {/axi_add/axi_add:core/axi_add:core_core:fsm/fsm_output}
load port {main.C#0_tr0} input -symbol left_portin noname -attr @path {/axi_add/axi_add:core/axi_add:core_core:fsm/main.C#0_tr0}
load port {ADD_LOOP.C#2_tr0} input -symbol left_portin noname -attr @path {/axi_add/axi_add:core/axi_add:core_core:fsm/ADD_LOOP.C#2_tr0}
load net {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-393 -attr oid 390 -attr vt d
load net {clk} -port {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-394 -attr oid 391
load net {rst} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-395 -attr oid 392 -attr vt d
load net {rst} -port {rst} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-396 -attr oid 393
load net {complete:rsci.wen_comp} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-397 -attr oid 394 -attr vt d
load net {complete:rsci.wen_comp} -port {complete:rsci.wen_comp} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-398 -attr oid 395
load net {fsm_output(0)} -attr vt d
load net {fsm_output(1)} -attr vt d
load net {fsm_output(2)} -attr vt d
load net {fsm_output(3)} -attr vt d
load net {fsm_output(4)} -attr vt d
load net {fsm_output(5)} -attr vt d
load net {fsm_output(6)} -attr vt d
load netBundle {fsm_output} 7 {fsm_output(0)} {fsm_output(1)} {fsm_output(2)} {fsm_output(3)} {fsm_output(4)} {fsm_output(5)} {fsm_output(6)} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-399 -attr oid 396 -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core_core:fsm/fsm_output}
load net {fsm_output(0)} -port {fsm_output(0)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core_core:fsm/fsm_output}
load net {fsm_output(1)} -port {fsm_output(1)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core_core:fsm/fsm_output}
load net {fsm_output(2)} -port {fsm_output(2)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core_core:fsm/fsm_output}
load net {fsm_output(3)} -port {fsm_output(3)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core_core:fsm/fsm_output}
load net {fsm_output(4)} -port {fsm_output(4)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core_core:fsm/fsm_output}
load net {fsm_output(5)} -port {fsm_output(5)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core_core:fsm/fsm_output}
load net {fsm_output(6)} -port {fsm_output(6)} -attr vt d -attr @path {/axi_add/axi_add:core/axi_add:core_core:fsm/fsm_output}
load net {main.C#0_tr0} -attr vt d
load net {main.C#0_tr0} -port {main.C#0_tr0}
load net {ADD_LOOP.C#2_tr0} -attr vt d
load net {ADD_LOOP.C#2_tr0} -port {ADD_LOOP.C#2_tr0}
### END MODULE 

module new "axi_add:core" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-400 -attr oid 397 -attr vt d -attr @path {/axi_add/axi_add:core/clk}
load port {rst} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-401 -attr oid 398 -attr vt d -attr @path {/axi_add/axi_add:core/rst}
load port {run:rsc.rdy} output -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-402 -attr oid 399 -attr vt d -attr @path {/axi_add/axi_add:core/run:rsc.rdy}
load port {run:rsc.vld} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-403 -attr oid 400 -attr vt d -attr @path {/axi_add/axi_add:core/run:rsc.vld}
load port {a:rsc.triosy.lz} output -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-404 -attr oid 401 -attr vt d -attr @path {/axi_add/axi_add:core/a:rsc.triosy.lz}
load port {b:rsc.triosy.lz} output -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-405 -attr oid 402 -attr vt d -attr @path {/axi_add/axi_add:core/b:rsc.triosy.lz}
load port {complete:rsc.rdy} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-406 -attr oid 403 -attr vt d -attr @path {/axi_add/axi_add:core/complete:rsc.rdy}
load port {complete:rsc.vld} output -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-407 -attr oid 404 -attr vt d -attr @path {/axi_add/axi_add:core/complete:rsc.vld}
load portBus a:rsci.q_d(31:0) input 32 {a:rsci.q_d(31)} {a:rsci.q_d(30)} {a:rsci.q_d(29)} {a:rsci.q_d(28)} {a:rsci.q_d(27)} {a:rsci.q_d(26)} {a:rsci.q_d(25)} {a:rsci.q_d(24)} {a:rsci.q_d(23)} {a:rsci.q_d(22)} {a:rsci.q_d(21)} {a:rsci.q_d(20)} {a:rsci.q_d(19)} {a:rsci.q_d(18)} {a:rsci.q_d(17)} {a:rsci.q_d(16)} {a:rsci.q_d(15)} {a:rsci.q_d(14)} {a:rsci.q_d(13)} {a:rsci.q_d(12)} {a:rsci.q_d(11)} {a:rsci.q_d(10)} {a:rsci.q_d(9)} {a:rsci.q_d(8)} {a:rsci.q_d(7)} {a:rsci.q_d(6)} {a:rsci.q_d(5)} {a:rsci.q_d(4)} {a:rsci.q_d(3)} {a:rsci.q_d(2)} {a:rsci.q_d(1)} {a:rsci.q_d(0)} -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-408 -attr oid 405 -attr vt d -attr @path {/axi_add/axi_add:core/a:rsci.q_d}
load port {a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d} output -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-409 -attr oid 406 -attr vt d -attr @path {/axi_add/axi_add:core/a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d}
load portBus b:rsci.d_d(31:0) output 32 {b:rsci.d_d(31)} {b:rsci.d_d(30)} {b:rsci.d_d(29)} {b:rsci.d_d(28)} {b:rsci.d_d(27)} {b:rsci.d_d(26)} {b:rsci.d_d(25)} {b:rsci.d_d(24)} {b:rsci.d_d(23)} {b:rsci.d_d(22)} {b:rsci.d_d(21)} {b:rsci.d_d(20)} {b:rsci.d_d(19)} {b:rsci.d_d(18)} {b:rsci.d_d(17)} {b:rsci.d_d(16)} {b:rsci.d_d(15)} {b:rsci.d_d(14)} {b:rsci.d_d(13)} {b:rsci.d_d(12)} {b:rsci.d_d(11)} {b:rsci.d_d(10)} {b:rsci.d_d(9)} {b:rsci.d_d(8)} {b:rsci.d_d(7)} {b:rsci.d_d(6)} {b:rsci.d_d(5)} {b:rsci.d_d(4)} {b:rsci.d_d(3)} {b:rsci.d_d(2)} {b:rsci.d_d(1)} {b:rsci.d_d(0)} -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-410 -attr oid 407 -attr vt d -attr @path {/axi_add/axi_add:core/b:rsci.d_d}
load portBus a:rsci.adr_d.pff(3:0) output 4 {a:rsci.adr_d.pff(3)} {a:rsci.adr_d.pff(2)} {a:rsci.adr_d.pff(1)} {a:rsci.adr_d.pff(0)} -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-411 -attr oid 408 -attr vt d -attr @path {/axi_add/axi_add:core/a:rsci.adr_d.pff}
load port {b:rsci.we_d.pff} output -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-412 -attr oid 409 -attr vt d -attr @path {/axi_add/axi_add:core/b:rsci.we_d.pff}
load symbol "nangate-45nm_beh.mgc_add(30,0,5,0,30,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(29:0) input 30 {a(29)} {a(28)} {a(27)} {a(26)} {a(25)} {a(24)} {a(23)} {a(22)} {a(21)} {a(20)} {a(19)} {a(18)} {a(17)} {a(16)} {a(15)} {a(14)} {a(13)} {a(12)} {a(11)} {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(4:0) input 5 {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(29:0) output 30 {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "axi_add:core:run:rsci" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {run:rsc.rdy} output \
     port {run:rsc.vld} input \
     port {core.wen} input \
     port {run:rsci.oswt} input \
     port {core.wten} input \
     port {run:rsci.ivld.mxwt} output \

load symbol "axi_add:core:a:rsci#1" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus a:rsci.q_d(31:0) input 32 {a:rsci.q_d(31)} {a:rsci.q_d(30)} {a:rsci.q_d(29)} {a:rsci.q_d(28)} {a:rsci.q_d(27)} {a:rsci.q_d(26)} {a:rsci.q_d(25)} {a:rsci.q_d(24)} {a:rsci.q_d(23)} {a:rsci.q_d(22)} {a:rsci.q_d(21)} {a:rsci.q_d(20)} {a:rsci.q_d(19)} {a:rsci.q_d(18)} {a:rsci.q_d(17)} {a:rsci.q_d(16)} {a:rsci.q_d(15)} {a:rsci.q_d(14)} {a:rsci.q_d(13)} {a:rsci.q_d(12)} {a:rsci.q_d(11)} {a:rsci.q_d(10)} {a:rsci.q_d(9)} {a:rsci.q_d(8)} {a:rsci.q_d(7)} {a:rsci.q_d(6)} {a:rsci.q_d(5)} {a:rsci.q_d(4)} {a:rsci.q_d(3)} {a:rsci.q_d(2)} {a:rsci.q_d(1)} {a:rsci.q_d(0)} \
     port {a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d} output \
     port {core.wen} input \
     port {core.wten} input \
     port {a:rsci.oswt} input \
     portBus a:rsci.q_d.mxwt(31:0) output 32 {a:rsci.q_d.mxwt(31)} {a:rsci.q_d.mxwt(30)} {a:rsci.q_d.mxwt(29)} {a:rsci.q_d.mxwt(28)} {a:rsci.q_d.mxwt(27)} {a:rsci.q_d.mxwt(26)} {a:rsci.q_d.mxwt(25)} {a:rsci.q_d.mxwt(24)} {a:rsci.q_d.mxwt(23)} {a:rsci.q_d.mxwt(22)} {a:rsci.q_d.mxwt(21)} {a:rsci.q_d.mxwt(20)} {a:rsci.q_d.mxwt(19)} {a:rsci.q_d.mxwt(18)} {a:rsci.q_d.mxwt(17)} {a:rsci.q_d.mxwt(16)} {a:rsci.q_d.mxwt(15)} {a:rsci.q_d.mxwt(14)} {a:rsci.q_d.mxwt(13)} {a:rsci.q_d.mxwt(12)} {a:rsci.q_d.mxwt(11)} {a:rsci.q_d.mxwt(10)} {a:rsci.q_d.mxwt(9)} {a:rsci.q_d.mxwt(8)} {a:rsci.q_d.mxwt(7)} {a:rsci.q_d.mxwt(6)} {a:rsci.q_d.mxwt(5)} {a:rsci.q_d.mxwt(4)} {a:rsci.q_d.mxwt(3)} {a:rsci.q_d.mxwt(2)} {a:rsci.q_d.mxwt(1)} {a:rsci.q_d.mxwt(0)} \
     port {a:rsci.oswt.pff} input \
     port {core.wten.pff} input \

load symbol "axi_add:core:b:rsci#1" "orig" GEN \
 fillcolor 1 \
     port {b:rsci.we_d.pff} output \
     port {b:rsci.iswt0.pff} input \
     port {core.wten.pff} input \

load symbol "axi_add:core:complete:rsci" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {complete:rsc.rdy} input \
     port {complete:rsc.vld} output \
     port {core.wen} input \
     port {complete:rsci.oswt} input \
     port {complete:rsci.wen_comp} output \

load symbol "axi_add:core:a:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {a:rsc.triosy.lz} output \
     port {core.wten} input \
     port {a:rsc.triosy:obj.iswt0} input \

load symbol "axi_add:core:b:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {b:rsc.triosy.lz} output \
     port {core.wten} input \
     port {b:rsc.triosy:obj.iswt0} input \

load symbol "axi_add:core:staller" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {core.wten} output \
     port {complete:rsci.wen_comp} input \
     port {core.wten.pff} output \

load symbol "axi_add:core_core:fsm" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {complete:rsci.wen_comp} input \
     portBus fsm_output(6:0) output 7 {fsm_output(6)} {fsm_output(5)} {fsm_output(4)} {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} \
     port {main.C#0_tr0} input \
     port {ADD_LOOP.C#2_tr0} input \

load symbol "reg(1,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,4)" "INTERFACE" AND boxcolor 0 \
     portBus A0(3:0) input 4 {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(3:0) input 4 {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(4,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(3:0) input 4 {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(3:0) input 4 {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(5,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(4:0) input 5 {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(4:0) input 5 {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(4:0) output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,30)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(29:0) input 30 {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(29:0) input 30 {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(29:0) output 30 {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-413 -attr oid 410 -attr vt d
load net {a:rsci.q_d.mxwt(0)} -attr vt d
load net {a:rsci.q_d.mxwt(1)} -attr vt d
load net {a:rsci.q_d.mxwt(2)} -attr vt d
load net {a:rsci.q_d.mxwt(3)} -attr vt d
load net {a:rsci.q_d.mxwt(4)} -attr vt d
load net {a:rsci.q_d.mxwt(5)} -attr vt d
load net {a:rsci.q_d.mxwt(6)} -attr vt d
load net {a:rsci.q_d.mxwt(7)} -attr vt d
load net {a:rsci.q_d.mxwt(8)} -attr vt d
load net {a:rsci.q_d.mxwt(9)} -attr vt d
load net {a:rsci.q_d.mxwt(10)} -attr vt d
load net {a:rsci.q_d.mxwt(11)} -attr vt d
load net {a:rsci.q_d.mxwt(12)} -attr vt d
load net {a:rsci.q_d.mxwt(13)} -attr vt d
load net {a:rsci.q_d.mxwt(14)} -attr vt d
load net {a:rsci.q_d.mxwt(15)} -attr vt d
load net {a:rsci.q_d.mxwt(16)} -attr vt d
load net {a:rsci.q_d.mxwt(17)} -attr vt d
load net {a:rsci.q_d.mxwt(18)} -attr vt d
load net {a:rsci.q_d.mxwt(19)} -attr vt d
load net {a:rsci.q_d.mxwt(20)} -attr vt d
load net {a:rsci.q_d.mxwt(21)} -attr vt d
load net {a:rsci.q_d.mxwt(22)} -attr vt d
load net {a:rsci.q_d.mxwt(23)} -attr vt d
load net {a:rsci.q_d.mxwt(24)} -attr vt d
load net {a:rsci.q_d.mxwt(25)} -attr vt d
load net {a:rsci.q_d.mxwt(26)} -attr vt d
load net {a:rsci.q_d.mxwt(27)} -attr vt d
load net {a:rsci.q_d.mxwt(28)} -attr vt d
load net {a:rsci.q_d.mxwt(29)} -attr vt d
load net {a:rsci.q_d.mxwt(30)} -attr vt d
load net {a:rsci.q_d.mxwt(31)} -attr vt d
load netBundle {a:rsci.q_d.mxwt} 32 {a:rsci.q_d.mxwt(0)} {a:rsci.q_d.mxwt(1)} {a:rsci.q_d.mxwt(2)} {a:rsci.q_d.mxwt(3)} {a:rsci.q_d.mxwt(4)} {a:rsci.q_d.mxwt(5)} {a:rsci.q_d.mxwt(6)} {a:rsci.q_d.mxwt(7)} {a:rsci.q_d.mxwt(8)} {a:rsci.q_d.mxwt(9)} {a:rsci.q_d.mxwt(10)} {a:rsci.q_d.mxwt(11)} {a:rsci.q_d.mxwt(12)} {a:rsci.q_d.mxwt(13)} {a:rsci.q_d.mxwt(14)} {a:rsci.q_d.mxwt(15)} {a:rsci.q_d.mxwt(16)} {a:rsci.q_d.mxwt(17)} {a:rsci.q_d.mxwt(18)} {a:rsci.q_d.mxwt(19)} {a:rsci.q_d.mxwt(20)} {a:rsci.q_d.mxwt(21)} {a:rsci.q_d.mxwt(22)} {a:rsci.q_d.mxwt(23)} {a:rsci.q_d.mxwt(24)} {a:rsci.q_d.mxwt(25)} {a:rsci.q_d.mxwt(26)} {a:rsci.q_d.mxwt(27)} {a:rsci.q_d.mxwt(28)} {a:rsci.q_d.mxwt(29)} {a:rsci.q_d.mxwt(30)} {a:rsci.q_d.mxwt(31)} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-414 -attr oid 411 -attr vt d -attr @path {/axi_add/axi_add:core/a:rsci.q_d.mxwt}
load net {complete:rsci.wen_comp} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-415 -attr oid 412 -attr vt d
load net {ADD_LOOP:i(4:0).sva(3:0)(0)} -attr vt d
load net {ADD_LOOP:i(4:0).sva(3:0)(1)} -attr vt d
load net {ADD_LOOP:i(4:0).sva(3:0)(2)} -attr vt d
load net {ADD_LOOP:i(4:0).sva(3:0)(3)} -attr vt d
load netBundle {ADD_LOOP:i(4:0).sva(3:0)} 4 {ADD_LOOP:i(4:0).sva(3:0)(0)} {ADD_LOOP:i(4:0).sva(3:0)(1)} {ADD_LOOP:i(4:0).sva(3:0)(2)} {ADD_LOOP:i(4:0).sva(3:0)(3)} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-416 -attr oid 413 -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:i(4:0).sva(3:0)}
load net {ADD_LOOP:i(4:0).sva#1(0)} -attr vt d
load net {ADD_LOOP:i(4:0).sva#1(1)} -attr vt d
load net {ADD_LOOP:i(4:0).sva#1(2)} -attr vt d
load net {ADD_LOOP:i(4:0).sva#1(3)} -attr vt d
load net {ADD_LOOP:i(4:0).sva#1(4)} -attr vt d
load netBundle {ADD_LOOP:i(4:0).sva#1} 5 {ADD_LOOP:i(4:0).sva#1(0)} {ADD_LOOP:i(4:0).sva#1(1)} {ADD_LOOP:i(4:0).sva#1(2)} {ADD_LOOP:i(4:0).sva#1(3)} {ADD_LOOP:i(4:0).sva#1(4)} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-417 -attr oid 414 -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:i(4:0).sva#1}
load net {core.wten.iff} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-418 -attr oid 415 -attr vt d
load net {z.out(0)} -attr vt d
load net {z.out(1)} -attr vt d
load net {z.out(2)} -attr vt d
load net {z.out(3)} -attr vt d
load net {z.out(4)} -attr vt d
load net {z.out(5)} -attr vt d
load net {z.out(6)} -attr vt d
load net {z.out(7)} -attr vt d
load net {z.out(8)} -attr vt d
load net {z.out(9)} -attr vt d
load net {z.out(10)} -attr vt d
load net {z.out(11)} -attr vt d
load net {z.out(12)} -attr vt d
load net {z.out(13)} -attr vt d
load net {z.out(14)} -attr vt d
load net {z.out(15)} -attr vt d
load net {z.out(16)} -attr vt d
load net {z.out(17)} -attr vt d
load net {z.out(18)} -attr vt d
load net {z.out(19)} -attr vt d
load net {z.out(20)} -attr vt d
load net {z.out(21)} -attr vt d
load net {z.out(22)} -attr vt d
load net {z.out(23)} -attr vt d
load net {z.out(24)} -attr vt d
load net {z.out(25)} -attr vt d
load net {z.out(26)} -attr vt d
load net {z.out(27)} -attr vt d
load net {z.out(28)} -attr vt d
load net {z.out(29)} -attr vt d
load netBundle {z.out} 30 {z.out(0)} {z.out(1)} {z.out(2)} {z.out(3)} {z.out(4)} {z.out(5)} {z.out(6)} {z.out(7)} {z.out(8)} {z.out(9)} {z.out(10)} {z.out(11)} {z.out(12)} {z.out(13)} {z.out(14)} {z.out(15)} {z.out(16)} {z.out(17)} {z.out(18)} {z.out(19)} {z.out(20)} {z.out(21)} {z.out(22)} {z.out(23)} {z.out(24)} {z.out(25)} {z.out(26)} {z.out(27)} {z.out(28)} {z.out(29)} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-419 -attr oid 416 -attr vt d -attr @path {/axi_add/axi_add:core/z.out}
load net {ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and.itm(0)} -attr vt d
load net {ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and.itm(1)} -attr vt d
load net {ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and.itm(2)} -attr vt d
load net {ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and.itm(3)} -attr vt d
load netBundle {ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and.itm} 4 {ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and.itm(0)} {ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and.itm(1)} {ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and.itm(2)} {ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and.itm(3)} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-420 -attr oid 417 -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and.itm}
load net {ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm(0)} -attr vt d
load net {ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm(1)} -attr vt d
load net {ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm(2)} -attr vt d
load net {ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm(3)} -attr vt d
load netBundle {ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm} 4 {ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm(0)} {ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm(1)} {ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm(2)} {ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm(3)} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-421 -attr oid 418 -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm}
load net {ADD_LOOP:i:exs.itm(0)} -attr vt d
load net {ADD_LOOP:i:exs.itm(1)} -attr vt d
load net {ADD_LOOP:i:exs.itm(2)} -attr vt d
load net {ADD_LOOP:i:exs.itm(3)} -attr vt d
load netBundle {ADD_LOOP:i:exs.itm} 4 {ADD_LOOP:i:exs.itm(0)} {ADD_LOOP:i:exs.itm(1)} {ADD_LOOP:i:exs.itm(2)} {ADD_LOOP:i:exs.itm(3)} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-422 -attr oid 419 -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:i:exs.itm}
load net {ADD_LOOP:slc(z.out)(4-0).itm(0)} -attr vt d
load net {ADD_LOOP:slc(z.out)(4-0).itm(1)} -attr vt d
load net {ADD_LOOP:slc(z.out)(4-0).itm(2)} -attr vt d
load net {ADD_LOOP:slc(z.out)(4-0).itm(3)} -attr vt d
load net {ADD_LOOP:slc(z.out)(4-0).itm(4)} -attr vt d
load netBundle {ADD_LOOP:slc(z.out)(4-0).itm} 5 {ADD_LOOP:slc(z.out)(4-0).itm(0)} {ADD_LOOP:slc(z.out)(4-0).itm(1)} {ADD_LOOP:slc(z.out)(4-0).itm(2)} {ADD_LOOP:slc(z.out)(4-0).itm(3)} {ADD_LOOP:slc(z.out)(4-0).itm(4)} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-423 -attr oid 420 -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:slc(z.out)(4-0).itm}
load net {operator+<32,false>:slc(a:rsci.q_d.mxwt)(1-0).itm(0)} -attr vt d
load net {operator+<32,false>:slc(a:rsci.q_d.mxwt)(1-0).itm(1)} -attr vt d
load netBundle {operator+<32,false>:slc(a:rsci.q_d.mxwt)(1-0).itm} 2 {operator+<32,false>:slc(a:rsci.q_d.mxwt)(1-0).itm(0)} {operator+<32,false>:slc(a:rsci.q_d.mxwt)(1-0).itm(1)} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-424 -attr oid 421 -attr vt d -attr @path {/axi_add/axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(1-0).itm}
load net {ADD_LOOP:mux.itm(0)} -attr vt d
load net {ADD_LOOP:mux.itm(1)} -attr vt d
load net {ADD_LOOP:mux.itm(2)} -attr vt d
load net {ADD_LOOP:mux.itm(3)} -attr vt d
load net {ADD_LOOP:mux.itm(4)} -attr vt d
load net {ADD_LOOP:mux.itm(5)} -attr vt d
load net {ADD_LOOP:mux.itm(6)} -attr vt d
load net {ADD_LOOP:mux.itm(7)} -attr vt d
load net {ADD_LOOP:mux.itm(8)} -attr vt d
load net {ADD_LOOP:mux.itm(9)} -attr vt d
load net {ADD_LOOP:mux.itm(10)} -attr vt d
load net {ADD_LOOP:mux.itm(11)} -attr vt d
load net {ADD_LOOP:mux.itm(12)} -attr vt d
load net {ADD_LOOP:mux.itm(13)} -attr vt d
load net {ADD_LOOP:mux.itm(14)} -attr vt d
load net {ADD_LOOP:mux.itm(15)} -attr vt d
load net {ADD_LOOP:mux.itm(16)} -attr vt d
load net {ADD_LOOP:mux.itm(17)} -attr vt d
load net {ADD_LOOP:mux.itm(18)} -attr vt d
load net {ADD_LOOP:mux.itm(19)} -attr vt d
load net {ADD_LOOP:mux.itm(20)} -attr vt d
load net {ADD_LOOP:mux.itm(21)} -attr vt d
load net {ADD_LOOP:mux.itm(22)} -attr vt d
load net {ADD_LOOP:mux.itm(23)} -attr vt d
load net {ADD_LOOP:mux.itm(24)} -attr vt d
load net {ADD_LOOP:mux.itm(25)} -attr vt d
load net {ADD_LOOP:mux.itm(26)} -attr vt d
load net {ADD_LOOP:mux.itm(27)} -attr vt d
load net {ADD_LOOP:mux.itm(28)} -attr vt d
load net {ADD_LOOP:mux.itm(29)} -attr vt d
load netBundle {ADD_LOOP:mux.itm} 30 {ADD_LOOP:mux.itm(0)} {ADD_LOOP:mux.itm(1)} {ADD_LOOP:mux.itm(2)} {ADD_LOOP:mux.itm(3)} {ADD_LOOP:mux.itm(4)} {ADD_LOOP:mux.itm(5)} {ADD_LOOP:mux.itm(6)} {ADD_LOOP:mux.itm(7)} {ADD_LOOP:mux.itm(8)} {ADD_LOOP:mux.itm(9)} {ADD_LOOP:mux.itm(10)} {ADD_LOOP:mux.itm(11)} {ADD_LOOP:mux.itm(12)} {ADD_LOOP:mux.itm(13)} {ADD_LOOP:mux.itm(14)} {ADD_LOOP:mux.itm(15)} {ADD_LOOP:mux.itm(16)} {ADD_LOOP:mux.itm(17)} {ADD_LOOP:mux.itm(18)} {ADD_LOOP:mux.itm(19)} {ADD_LOOP:mux.itm(20)} {ADD_LOOP:mux.itm(21)} {ADD_LOOP:mux.itm(22)} {ADD_LOOP:mux.itm(23)} {ADD_LOOP:mux.itm(24)} {ADD_LOOP:mux.itm(25)} {ADD_LOOP:mux.itm(26)} {ADD_LOOP:mux.itm(27)} {ADD_LOOP:mux.itm(28)} {ADD_LOOP:mux.itm(29)} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-425 -attr oid 422 -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {conc.itm(0)} -attr vt d
load net {conc.itm(1)} -attr vt d
load net {conc.itm(2)} -attr vt d
load net {conc.itm(3)} -attr vt d
load net {conc.itm(4)} -attr vt d
load net {conc.itm(5)} -attr vt d
load net {conc.itm(6)} -attr vt d
load net {conc.itm(7)} -attr vt d
load net {conc.itm(8)} -attr vt d
load net {conc.itm(9)} -attr vt d
load net {conc.itm(10)} -attr vt d
load net {conc.itm(11)} -attr vt d
load net {conc.itm(12)} -attr vt d
load net {conc.itm(13)} -attr vt d
load net {conc.itm(14)} -attr vt d
load net {conc.itm(15)} -attr vt d
load net {conc.itm(16)} -attr vt d
load net {conc.itm(17)} -attr vt d
load net {conc.itm(18)} -attr vt d
load net {conc.itm(19)} -attr vt d
load net {conc.itm(20)} -attr vt d
load net {conc.itm(21)} -attr vt d
load net {conc.itm(22)} -attr vt d
load net {conc.itm(23)} -attr vt d
load net {conc.itm(24)} -attr vt d
load net {conc.itm(25)} -attr vt d
load net {conc.itm(26)} -attr vt d
load net {conc.itm(27)} -attr vt d
load net {conc.itm(28)} -attr vt d
load net {conc.itm(29)} -attr vt d
load netBundle {conc.itm} 30 {conc.itm(0)} {conc.itm(1)} {conc.itm(2)} {conc.itm(3)} {conc.itm(4)} {conc.itm(5)} {conc.itm(6)} {conc.itm(7)} {conc.itm(8)} {conc.itm(9)} {conc.itm(10)} {conc.itm(11)} {conc.itm(12)} {conc.itm(13)} {conc.itm(14)} {conc.itm(15)} {conc.itm(16)} {conc.itm(17)} {conc.itm(18)} {conc.itm(19)} {conc.itm(20)} {conc.itm(21)} {conc.itm(22)} {conc.itm(23)} {conc.itm(24)} {conc.itm(25)} {conc.itm(26)} {conc.itm(27)} {conc.itm(28)} {conc.itm(29)} -attr vt d -attr @path {/axi_add/axi_add:core/conc.itm}
load net {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(0)} -attr vt d
load net {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(1)} -attr vt d
load net {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(2)} -attr vt d
load net {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(3)} -attr vt d
load net {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(4)} -attr vt d
load net {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(5)} -attr vt d
load net {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(6)} -attr vt d
load net {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(7)} -attr vt d
load net {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(8)} -attr vt d
load net {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(9)} -attr vt d
load net {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(10)} -attr vt d
load net {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(11)} -attr vt d
load net {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(12)} -attr vt d
load net {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(13)} -attr vt d
load net {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(14)} -attr vt d
load net {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(15)} -attr vt d
load net {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(16)} -attr vt d
load net {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(17)} -attr vt d
load net {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(18)} -attr vt d
load net {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(19)} -attr vt d
load net {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(20)} -attr vt d
load net {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(21)} -attr vt d
load net {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(22)} -attr vt d
load net {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(23)} -attr vt d
load net {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(24)} -attr vt d
load net {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(25)} -attr vt d
load net {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(26)} -attr vt d
load net {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(27)} -attr vt d
load net {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(28)} -attr vt d
load net {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(29)} -attr vt d
load netBundle {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm} 30 {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(0)} {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(1)} {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(2)} {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(3)} {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(4)} {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(5)} {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(6)} {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(7)} {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(8)} {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(9)} {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(10)} {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(11)} {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(12)} {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(13)} {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(14)} {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(15)} {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(16)} {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(17)} {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(18)} {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(19)} {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(20)} {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(21)} {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(22)} {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(23)} {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(24)} {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(25)} {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(26)} {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(27)} {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(28)} {operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm(29)} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-426 -attr oid 423 -attr vt d -attr @path {/axi_add/axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm}
load net {ADD_LOOP:exs.itm(0)} -attr vt d
load net {ADD_LOOP:exs.itm(1)} -attr vt d
load net {ADD_LOOP:exs.itm(2)} -attr vt d
load net {ADD_LOOP:exs.itm(3)} -attr vt d
load net {ADD_LOOP:exs.itm(4)} -attr vt d
load netBundle {ADD_LOOP:exs.itm} 5 {ADD_LOOP:exs.itm(0)} {ADD_LOOP:exs.itm(1)} {ADD_LOOP:exs.itm(2)} {ADD_LOOP:exs.itm(3)} {ADD_LOOP:exs.itm(4)} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-427 -attr oid 424 -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:exs.itm}
load net {ADD_LOOP:conc#3.itm(0)} -attr vt d
load net {ADD_LOOP:conc#3.itm(1)} -attr vt d
load net {ADD_LOOP:conc#3.itm(2)} -attr vt d
load net {ADD_LOOP:conc#3.itm(3)} -attr vt d
load netBundle {ADD_LOOP:conc#3.itm} 4 {ADD_LOOP:conc#3.itm(0)} {ADD_LOOP:conc#3.itm(1)} {ADD_LOOP:conc#3.itm(2)} {ADD_LOOP:conc#3.itm(3)} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-428 -attr oid 425 -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:conc#3.itm}
load net {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-429 -attr oid 426 -attr vt d
load net {clk} -port {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-430 -attr oid 427 -attr vt d
load net {rst} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-431 -attr oid 428 -attr vt d
load net {rst} -port {rst} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-432 -attr oid 429 -attr vt d
load net {run:rsc.rdy} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-433 -attr oid 430 -attr vt d
load net {run:rsc.rdy} -port {run:rsc.rdy} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-434 -attr oid 431 -attr vt d -attr @path {/axi_add/axi_add:core/run:rsc.rdy}
load net {run:rsc.vld} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-435 -attr oid 432 -attr vt d
load net {run:rsc.vld} -port {run:rsc.vld} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-436 -attr oid 433 -attr vt d
load net {a:rsc.triosy.lz} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-437 -attr oid 434 -attr vt d
load net {a:rsc.triosy.lz} -port {a:rsc.triosy.lz} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-438 -attr oid 435 -attr vt d -attr @path {/axi_add/axi_add:core/a:rsc.triosy.lz}
load net {b:rsc.triosy.lz} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-439 -attr oid 436 -attr vt d
load net {b:rsc.triosy.lz} -port {b:rsc.triosy.lz} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-440 -attr oid 437 -attr vt d -attr @path {/axi_add/axi_add:core/b:rsc.triosy.lz}
load net {complete:rsc.rdy} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-441 -attr oid 438 -attr vt d
load net {complete:rsc.rdy} -port {complete:rsc.rdy} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-442 -attr oid 439 -attr vt d
load net {complete:rsc.vld} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-443 -attr oid 440 -attr vt d
load net {complete:rsc.vld} -port {complete:rsc.vld} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-444 -attr oid 441 -attr vt d -attr @path {/axi_add/axi_add:core/complete:rsc.vld}
load net {a:rsci.q_d(0)} -attr vt d
load net {a:rsci.q_d(1)} -attr vt d
load net {a:rsci.q_d(2)} -attr vt d
load net {a:rsci.q_d(3)} -attr vt d
load net {a:rsci.q_d(4)} -attr vt d
load net {a:rsci.q_d(5)} -attr vt d
load net {a:rsci.q_d(6)} -attr vt d
load net {a:rsci.q_d(7)} -attr vt d
load net {a:rsci.q_d(8)} -attr vt d
load net {a:rsci.q_d(9)} -attr vt d
load net {a:rsci.q_d(10)} -attr vt d
load net {a:rsci.q_d(11)} -attr vt d
load net {a:rsci.q_d(12)} -attr vt d
load net {a:rsci.q_d(13)} -attr vt d
load net {a:rsci.q_d(14)} -attr vt d
load net {a:rsci.q_d(15)} -attr vt d
load net {a:rsci.q_d(16)} -attr vt d
load net {a:rsci.q_d(17)} -attr vt d
load net {a:rsci.q_d(18)} -attr vt d
load net {a:rsci.q_d(19)} -attr vt d
load net {a:rsci.q_d(20)} -attr vt d
load net {a:rsci.q_d(21)} -attr vt d
load net {a:rsci.q_d(22)} -attr vt d
load net {a:rsci.q_d(23)} -attr vt d
load net {a:rsci.q_d(24)} -attr vt d
load net {a:rsci.q_d(25)} -attr vt d
load net {a:rsci.q_d(26)} -attr vt d
load net {a:rsci.q_d(27)} -attr vt d
load net {a:rsci.q_d(28)} -attr vt d
load net {a:rsci.q_d(29)} -attr vt d
load net {a:rsci.q_d(30)} -attr vt d
load net {a:rsci.q_d(31)} -attr vt d
load netBundle {a:rsci.q_d} 32 {a:rsci.q_d(0)} {a:rsci.q_d(1)} {a:rsci.q_d(2)} {a:rsci.q_d(3)} {a:rsci.q_d(4)} {a:rsci.q_d(5)} {a:rsci.q_d(6)} {a:rsci.q_d(7)} {a:rsci.q_d(8)} {a:rsci.q_d(9)} {a:rsci.q_d(10)} {a:rsci.q_d(11)} {a:rsci.q_d(12)} {a:rsci.q_d(13)} {a:rsci.q_d(14)} {a:rsci.q_d(15)} {a:rsci.q_d(16)} {a:rsci.q_d(17)} {a:rsci.q_d(18)} {a:rsci.q_d(19)} {a:rsci.q_d(20)} {a:rsci.q_d(21)} {a:rsci.q_d(22)} {a:rsci.q_d(23)} {a:rsci.q_d(24)} {a:rsci.q_d(25)} {a:rsci.q_d(26)} {a:rsci.q_d(27)} {a:rsci.q_d(28)} {a:rsci.q_d(29)} {a:rsci.q_d(30)} {a:rsci.q_d(31)} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-445 -attr oid 442 -attr vt d -attr @path {/axi_add/axi_add:core/a:rsci.q_d}
load net {a:rsci.q_d(0)} -port {a:rsci.q_d(0)} -attr vt d
load net {a:rsci.q_d(1)} -port {a:rsci.q_d(1)} -attr vt d
load net {a:rsci.q_d(2)} -port {a:rsci.q_d(2)} -attr vt d
load net {a:rsci.q_d(3)} -port {a:rsci.q_d(3)} -attr vt d
load net {a:rsci.q_d(4)} -port {a:rsci.q_d(4)} -attr vt d
load net {a:rsci.q_d(5)} -port {a:rsci.q_d(5)} -attr vt d
load net {a:rsci.q_d(6)} -port {a:rsci.q_d(6)} -attr vt d
load net {a:rsci.q_d(7)} -port {a:rsci.q_d(7)} -attr vt d
load net {a:rsci.q_d(8)} -port {a:rsci.q_d(8)} -attr vt d
load net {a:rsci.q_d(9)} -port {a:rsci.q_d(9)} -attr vt d
load net {a:rsci.q_d(10)} -port {a:rsci.q_d(10)} -attr vt d
load net {a:rsci.q_d(11)} -port {a:rsci.q_d(11)} -attr vt d
load net {a:rsci.q_d(12)} -port {a:rsci.q_d(12)} -attr vt d
load net {a:rsci.q_d(13)} -port {a:rsci.q_d(13)} -attr vt d
load net {a:rsci.q_d(14)} -port {a:rsci.q_d(14)} -attr vt d
load net {a:rsci.q_d(15)} -port {a:rsci.q_d(15)} -attr vt d
load net {a:rsci.q_d(16)} -port {a:rsci.q_d(16)} -attr vt d
load net {a:rsci.q_d(17)} -port {a:rsci.q_d(17)} -attr vt d
load net {a:rsci.q_d(18)} -port {a:rsci.q_d(18)} -attr vt d
load net {a:rsci.q_d(19)} -port {a:rsci.q_d(19)} -attr vt d
load net {a:rsci.q_d(20)} -port {a:rsci.q_d(20)} -attr vt d
load net {a:rsci.q_d(21)} -port {a:rsci.q_d(21)} -attr vt d
load net {a:rsci.q_d(22)} -port {a:rsci.q_d(22)} -attr vt d
load net {a:rsci.q_d(23)} -port {a:rsci.q_d(23)} -attr vt d
load net {a:rsci.q_d(24)} -port {a:rsci.q_d(24)} -attr vt d
load net {a:rsci.q_d(25)} -port {a:rsci.q_d(25)} -attr vt d
load net {a:rsci.q_d(26)} -port {a:rsci.q_d(26)} -attr vt d
load net {a:rsci.q_d(27)} -port {a:rsci.q_d(27)} -attr vt d
load net {a:rsci.q_d(28)} -port {a:rsci.q_d(28)} -attr vt d
load net {a:rsci.q_d(29)} -port {a:rsci.q_d(29)} -attr vt d
load net {a:rsci.q_d(30)} -port {a:rsci.q_d(30)} -attr vt d
load net {a:rsci.q_d(31)} -port {a:rsci.q_d(31)} -attr vt d
load netBundle {a:rsci.q_d} 32 {a:rsci.q_d(0)} {a:rsci.q_d(1)} {a:rsci.q_d(2)} {a:rsci.q_d(3)} {a:rsci.q_d(4)} {a:rsci.q_d(5)} {a:rsci.q_d(6)} {a:rsci.q_d(7)} {a:rsci.q_d(8)} {a:rsci.q_d(9)} {a:rsci.q_d(10)} {a:rsci.q_d(11)} {a:rsci.q_d(12)} {a:rsci.q_d(13)} {a:rsci.q_d(14)} {a:rsci.q_d(15)} {a:rsci.q_d(16)} {a:rsci.q_d(17)} {a:rsci.q_d(18)} {a:rsci.q_d(19)} {a:rsci.q_d(20)} {a:rsci.q_d(21)} {a:rsci.q_d(22)} {a:rsci.q_d(23)} {a:rsci.q_d(24)} {a:rsci.q_d(25)} {a:rsci.q_d(26)} {a:rsci.q_d(27)} {a:rsci.q_d(28)} {a:rsci.q_d(29)} {a:rsci.q_d(30)} {a:rsci.q_d(31)} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-446 -attr oid 443 -attr vt d -attr @path {/axi_add/axi_add:core/a:rsci.q_d}
load net {a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-447 -attr oid 444 -attr vt d
load net {a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d.reg} -port {a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-448 -attr oid 445 -attr vt d -attr @path {/axi_add/axi_add:core/a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d}
load net {b:rsci.d_d(0)} -attr vt d
load net {b:rsci.d_d(1)} -attr vt d
load net {b:rsci.d_d(2)} -attr vt d
load net {b:rsci.d_d(3)} -attr vt d
load net {b:rsci.d_d(4)} -attr vt d
load net {b:rsci.d_d(5)} -attr vt d
load net {b:rsci.d_d(6)} -attr vt d
load net {b:rsci.d_d(7)} -attr vt d
load net {b:rsci.d_d(8)} -attr vt d
load net {b:rsci.d_d(9)} -attr vt d
load net {b:rsci.d_d(10)} -attr vt d
load net {b:rsci.d_d(11)} -attr vt d
load net {b:rsci.d_d(12)} -attr vt d
load net {b:rsci.d_d(13)} -attr vt d
load net {b:rsci.d_d(14)} -attr vt d
load net {b:rsci.d_d(15)} -attr vt d
load net {b:rsci.d_d(16)} -attr vt d
load net {b:rsci.d_d(17)} -attr vt d
load net {b:rsci.d_d(18)} -attr vt d
load net {b:rsci.d_d(19)} -attr vt d
load net {b:rsci.d_d(20)} -attr vt d
load net {b:rsci.d_d(21)} -attr vt d
load net {b:rsci.d_d(22)} -attr vt d
load net {b:rsci.d_d(23)} -attr vt d
load net {b:rsci.d_d(24)} -attr vt d
load net {b:rsci.d_d(25)} -attr vt d
load net {b:rsci.d_d(26)} -attr vt d
load net {b:rsci.d_d(27)} -attr vt d
load net {b:rsci.d_d(28)} -attr vt d
load net {b:rsci.d_d(29)} -attr vt d
load net {b:rsci.d_d(30)} -attr vt d
load net {b:rsci.d_d(31)} -attr vt d
load netBundle {b:rsci.d_d} 32 {b:rsci.d_d(0)} {b:rsci.d_d(1)} {b:rsci.d_d(2)} {b:rsci.d_d(3)} {b:rsci.d_d(4)} {b:rsci.d_d(5)} {b:rsci.d_d(6)} {b:rsci.d_d(7)} {b:rsci.d_d(8)} {b:rsci.d_d(9)} {b:rsci.d_d(10)} {b:rsci.d_d(11)} {b:rsci.d_d(12)} {b:rsci.d_d(13)} {b:rsci.d_d(14)} {b:rsci.d_d(15)} {b:rsci.d_d(16)} {b:rsci.d_d(17)} {b:rsci.d_d(18)} {b:rsci.d_d(19)} {b:rsci.d_d(20)} {b:rsci.d_d(21)} {b:rsci.d_d(22)} {b:rsci.d_d(23)} {b:rsci.d_d(24)} {b:rsci.d_d(25)} {b:rsci.d_d(26)} {b:rsci.d_d(27)} {b:rsci.d_d(28)} {b:rsci.d_d(29)} {b:rsci.d_d(30)} {b:rsci.d_d(31)} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-449 -attr oid 446 -attr vt d -attr @path {/axi_add/axi_add:core/b:rsci.d_d}
load net {a:rsci.q_d.mxwt(0)} -port {b:rsci.d_d(0)} -attr vt d -attr @path {/axi_add/axi_add:core/b:rsci.d_d}
load net {a:rsci.q_d.mxwt(1)} -port {b:rsci.d_d(1)} -attr vt d -attr @path {/axi_add/axi_add:core/b:rsci.d_d}
load net {z.out(0)} -port {b:rsci.d_d(2)} -attr vt d -attr @path {/axi_add/axi_add:core/b:rsci.d_d}
load net {z.out(1)} -port {b:rsci.d_d(3)} -attr vt d -attr @path {/axi_add/axi_add:core/b:rsci.d_d}
load net {z.out(2)} -port {b:rsci.d_d(4)} -attr vt d -attr @path {/axi_add/axi_add:core/b:rsci.d_d}
load net {z.out(3)} -port {b:rsci.d_d(5)} -attr vt d -attr @path {/axi_add/axi_add:core/b:rsci.d_d}
load net {z.out(4)} -port {b:rsci.d_d(6)} -attr vt d -attr @path {/axi_add/axi_add:core/b:rsci.d_d}
load net {z.out(5)} -port {b:rsci.d_d(7)} -attr vt d -attr @path {/axi_add/axi_add:core/b:rsci.d_d}
load net {z.out(6)} -port {b:rsci.d_d(8)} -attr vt d -attr @path {/axi_add/axi_add:core/b:rsci.d_d}
load net {z.out(7)} -port {b:rsci.d_d(9)} -attr vt d -attr @path {/axi_add/axi_add:core/b:rsci.d_d}
load net {z.out(8)} -port {b:rsci.d_d(10)} -attr vt d -attr @path {/axi_add/axi_add:core/b:rsci.d_d}
load net {z.out(9)} -port {b:rsci.d_d(11)} -attr vt d -attr @path {/axi_add/axi_add:core/b:rsci.d_d}
load net {z.out(10)} -port {b:rsci.d_d(12)} -attr vt d -attr @path {/axi_add/axi_add:core/b:rsci.d_d}
load net {z.out(11)} -port {b:rsci.d_d(13)} -attr vt d -attr @path {/axi_add/axi_add:core/b:rsci.d_d}
load net {z.out(12)} -port {b:rsci.d_d(14)} -attr vt d -attr @path {/axi_add/axi_add:core/b:rsci.d_d}
load net {z.out(13)} -port {b:rsci.d_d(15)} -attr vt d -attr @path {/axi_add/axi_add:core/b:rsci.d_d}
load net {z.out(14)} -port {b:rsci.d_d(16)} -attr vt d -attr @path {/axi_add/axi_add:core/b:rsci.d_d}
load net {z.out(15)} -port {b:rsci.d_d(17)} -attr vt d -attr @path {/axi_add/axi_add:core/b:rsci.d_d}
load net {z.out(16)} -port {b:rsci.d_d(18)} -attr vt d -attr @path {/axi_add/axi_add:core/b:rsci.d_d}
load net {z.out(17)} -port {b:rsci.d_d(19)} -attr vt d -attr @path {/axi_add/axi_add:core/b:rsci.d_d}
load net {z.out(18)} -port {b:rsci.d_d(20)} -attr vt d -attr @path {/axi_add/axi_add:core/b:rsci.d_d}
load net {z.out(19)} -port {b:rsci.d_d(21)} -attr vt d -attr @path {/axi_add/axi_add:core/b:rsci.d_d}
load net {z.out(20)} -port {b:rsci.d_d(22)} -attr vt d -attr @path {/axi_add/axi_add:core/b:rsci.d_d}
load net {z.out(21)} -port {b:rsci.d_d(23)} -attr vt d -attr @path {/axi_add/axi_add:core/b:rsci.d_d}
load net {z.out(22)} -port {b:rsci.d_d(24)} -attr vt d -attr @path {/axi_add/axi_add:core/b:rsci.d_d}
load net {z.out(23)} -port {b:rsci.d_d(25)} -attr vt d -attr @path {/axi_add/axi_add:core/b:rsci.d_d}
load net {z.out(24)} -port {b:rsci.d_d(26)} -attr vt d -attr @path {/axi_add/axi_add:core/b:rsci.d_d}
load net {z.out(25)} -port {b:rsci.d_d(27)} -attr vt d -attr @path {/axi_add/axi_add:core/b:rsci.d_d}
load net {z.out(26)} -port {b:rsci.d_d(28)} -attr vt d -attr @path {/axi_add/axi_add:core/b:rsci.d_d}
load net {z.out(27)} -port {b:rsci.d_d(29)} -attr vt d -attr @path {/axi_add/axi_add:core/b:rsci.d_d}
load net {z.out(28)} -port {b:rsci.d_d(30)} -attr vt d -attr @path {/axi_add/axi_add:core/b:rsci.d_d}
load net {z.out(29)} -port {b:rsci.d_d(31)} -attr vt d -attr @path {/axi_add/axi_add:core/b:rsci.d_d}
load net {a:rsci.adr_d.pff(0)} -attr vt d
load net {a:rsci.adr_d.pff(1)} -attr vt d
load net {a:rsci.adr_d.pff(2)} -attr vt d
load net {a:rsci.adr_d.pff(3)} -attr vt d
load netBundle {a:rsci.adr_d.pff} 4 {a:rsci.adr_d.pff(0)} {a:rsci.adr_d.pff(1)} {a:rsci.adr_d.pff(2)} {a:rsci.adr_d.pff(3)} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-450 -attr oid 447 -attr vt d -attr @path {/axi_add/axi_add:core/a:rsci.adr_d.pff}
load net {ADD_LOOP:i(4:0).sva(3:0)(0)} -port {a:rsci.adr_d.pff(0)} -attr vt d -attr @path {/axi_add/axi_add:core/a:rsci.adr_d.pff}
load net {ADD_LOOP:i(4:0).sva(3:0)(1)} -port {a:rsci.adr_d.pff(1)} -attr vt d -attr @path {/axi_add/axi_add:core/a:rsci.adr_d.pff}
load net {ADD_LOOP:i(4:0).sva(3:0)(2)} -port {a:rsci.adr_d.pff(2)} -attr vt d -attr @path {/axi_add/axi_add:core/a:rsci.adr_d.pff}
load net {ADD_LOOP:i(4:0).sva(3:0)(3)} -port {a:rsci.adr_d.pff(3)} -attr vt d -attr @path {/axi_add/axi_add:core/a:rsci.adr_d.pff}
load net {b:rsci.we_d.pff} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-451 -attr oid 448 -attr vt d
load net {b:rsci.we_d.iff} -port {b:rsci.we_d.pff} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-452 -attr oid 449 -attr vt d -attr @path {/axi_add/axi_add:core/b:rsci.we_d.pff}
load inst "axi_add:core:run:rsci:inst" "axi_add:core:run:rsci" "orig" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-453 -attr oid 450 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:run:rsci:inst} -attr area 18.803874 -attr delay 0.141223 -attr hier "/axi_add/axi_add:core/axi_add:core:run:rsci"
load net {clk} -pin  "axi_add:core:run:rsci:inst" {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-454 -attr oid 451 -attr vt dc -attr @path {/axi_add/axi_add:core/clk}
load net {rst} -pin  "axi_add:core:run:rsci:inst" {rst} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-455 -attr oid 452 -attr vt dc -attr @path {/axi_add/axi_add:core/rst}
load net {run:rsc.rdy} -pin  "axi_add:core:run:rsci:inst" {run:rsc.rdy} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-456 -attr oid 453 -attr vt dc -attr @path {/axi_add/axi_add:core/run:rsc.rdy}
load net {run:rsc.vld} -pin  "axi_add:core:run:rsci:inst" {run:rsc.vld} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-457 -attr oid 454 -attr vt dc -attr @path {/axi_add/axi_add:core/run:rsc.vld}
load net {complete:rsci.wen_comp} -pin  "axi_add:core:run:rsci:inst" {core.wen} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-458 -attr oid 455 -attr vt dc -attr @path {/axi_add/axi_add:core/complete:rsci.wen_comp}
load net {reg(run:rsci.irdy.core.psct).cse} -pin  "axi_add:core:run:rsci:inst" {run:rsci.oswt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-459 -attr oid 456 -attr vt dc -attr @path {/axi_add/axi_add:core/reg(run:rsci.irdy.core.psct).cse}
load net {core.wten} -pin  "axi_add:core:run:rsci:inst" {core.wten} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-460 -attr oid 457 -attr vt dc -attr @path {/axi_add/axi_add:core/core.wten}
load net {run:rsci.ivld.mxwt} -pin  "axi_add:core:run:rsci:inst" {run:rsci.ivld.mxwt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-461 -attr oid 458 -attr vt dc -attr @path {/axi_add/axi_add:core/run:rsci.ivld.mxwt}
load inst "axi_add:core:a:rsci#1:inst" "axi_add:core:a:rsci#1" "orig" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-462 -attr oid 459 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsci#1:inst} -attr area 272.457020 -attr delay 0.149155 -attr hier "/axi_add/axi_add:core/axi_add:core:a:rsci#1"
load net {clk} -pin  "axi_add:core:a:rsci#1:inst" {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-463 -attr oid 460 -attr vt dc -attr @path {/axi_add/axi_add:core/clk}
load net {rst} -pin  "axi_add:core:a:rsci#1:inst" {rst} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-464 -attr oid 461 -attr vt dc -attr @path {/axi_add/axi_add:core/rst}
load net {a:rsci.q_d(0)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d(0)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d}
load net {a:rsci.q_d(1)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d(1)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d}
load net {a:rsci.q_d(2)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d(2)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d}
load net {a:rsci.q_d(3)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d(3)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d}
load net {a:rsci.q_d(4)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d(4)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d}
load net {a:rsci.q_d(5)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d(5)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d}
load net {a:rsci.q_d(6)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d(6)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d}
load net {a:rsci.q_d(7)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d(7)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d}
load net {a:rsci.q_d(8)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d(8)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d}
load net {a:rsci.q_d(9)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d(9)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d}
load net {a:rsci.q_d(10)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d(10)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d}
load net {a:rsci.q_d(11)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d(11)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d}
load net {a:rsci.q_d(12)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d(12)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d}
load net {a:rsci.q_d(13)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d(13)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d}
load net {a:rsci.q_d(14)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d(14)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d}
load net {a:rsci.q_d(15)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d(15)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d}
load net {a:rsci.q_d(16)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d(16)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d}
load net {a:rsci.q_d(17)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d(17)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d}
load net {a:rsci.q_d(18)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d(18)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d}
load net {a:rsci.q_d(19)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d(19)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d}
load net {a:rsci.q_d(20)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d(20)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d}
load net {a:rsci.q_d(21)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d(21)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d}
load net {a:rsci.q_d(22)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d(22)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d}
load net {a:rsci.q_d(23)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d(23)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d}
load net {a:rsci.q_d(24)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d(24)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d}
load net {a:rsci.q_d(25)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d(25)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d}
load net {a:rsci.q_d(26)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d(26)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d}
load net {a:rsci.q_d(27)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d(27)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d}
load net {a:rsci.q_d(28)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d(28)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d}
load net {a:rsci.q_d(29)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d(29)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d}
load net {a:rsci.q_d(30)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d(30)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d}
load net {a:rsci.q_d(31)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d(31)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d}
load net {a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d.reg} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-465 -attr oid 462 -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d.reg}
load net {complete:rsci.wen_comp} -pin  "axi_add:core:a:rsci#1:inst" {core.wen} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-466 -attr oid 463 -attr vt dc -attr @path {/axi_add/axi_add:core/complete:rsci.wen_comp}
load net {core.wten} -pin  "axi_add:core:a:rsci#1:inst" {core.wten} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-467 -attr oid 464 -attr vt dc -attr @path {/axi_add/axi_add:core/core.wten}
load net {reg(a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d.core.psct).cse} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.oswt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-468 -attr oid 465 -attr vt dc -attr @path {/axi_add/axi_add:core/reg(a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d.core.psct).cse}
load net {a:rsci.q_d.mxwt(0)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d.mxwt(0)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(1)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d.mxwt(1)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(2)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d.mxwt(2)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(3)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d.mxwt(3)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(4)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d.mxwt(4)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(5)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d.mxwt(5)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(6)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d.mxwt(6)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(7)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d.mxwt(7)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(8)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d.mxwt(8)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(9)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d.mxwt(9)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(10)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d.mxwt(10)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(11)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d.mxwt(11)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(12)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d.mxwt(12)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(13)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d.mxwt(13)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(14)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d.mxwt(14)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(15)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d.mxwt(15)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(16)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d.mxwt(16)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(17)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d.mxwt(17)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(18)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d.mxwt(18)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(19)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d.mxwt(19)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(20)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d.mxwt(20)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(21)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d.mxwt(21)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(22)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d.mxwt(22)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(23)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d.mxwt(23)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(24)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d.mxwt(24)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(25)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d.mxwt(25)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(26)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d.mxwt(26)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(27)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d.mxwt(27)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(28)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d.mxwt(28)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(29)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d.mxwt(29)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(30)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d.mxwt(30)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d.mxwt}
load net {a:rsci.q_d.mxwt(31)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.q_d.mxwt(31)} -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsci.q_d.mxwt}
load net {fsm_output(2)} -pin  "axi_add:core:a:rsci#1:inst" {a:rsci.oswt.pff} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-469 -attr oid 466 -attr vt dc -attr @path {/axi_add/axi_add:core/slc(fsm_output)(2).itm}
load net {core.wten.iff} -pin  "axi_add:core:a:rsci#1:inst" {core.wten.pff} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-470 -attr oid 467 -attr vt dc -attr @path {/axi_add/axi_add:core/core.wten.iff}
load inst "axi_add:core:b:rsci#1:inst" "axi_add:core:b:rsci#1" "orig" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-471 -attr oid 468 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsci#1:inst} -attr area 1.641002 -attr delay 0.029999 -attr hier "/axi_add/axi_add:core/axi_add:core:b:rsci#1"
load net {b:rsci.we_d.iff} -pin  "axi_add:core:b:rsci#1:inst" {b:rsci.we_d.pff} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-472 -attr oid 469 -attr vt dc -attr @path {/axi_add/axi_add:core/b:rsci.we_d.iff}
load net {fsm_output(3)} -pin  "axi_add:core:b:rsci#1:inst" {b:rsci.iswt0.pff} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-473 -attr oid 470 -attr vt dc -attr @path {/axi_add/axi_add:core/slc(fsm_output)(3).itm}
load net {core.wten.iff} -pin  "axi_add:core:b:rsci#1:inst" {core.wten.pff} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-474 -attr oid 471 -attr vt dc -attr @path {/axi_add/axi_add:core/core.wten.iff}
load inst "axi_add:core:complete:rsci:inst" "axi_add:core:complete:rsci" "orig" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-475 -attr oid 472 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:complete:rsci:inst} -attr area 13.699035 -attr delay 0.207022 -attr hier "/axi_add/axi_add:core/axi_add:core:complete:rsci"
load net {clk} -pin  "axi_add:core:complete:rsci:inst" {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-476 -attr oid 473 -attr vt dc -attr @path {/axi_add/axi_add:core/clk}
load net {rst} -pin  "axi_add:core:complete:rsci:inst" {rst} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-477 -attr oid 474 -attr vt dc -attr @path {/axi_add/axi_add:core/rst}
load net {complete:rsc.rdy} -pin  "axi_add:core:complete:rsci:inst" {complete:rsc.rdy} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-478 -attr oid 475 -attr vt dc -attr @path {/axi_add/axi_add:core/complete:rsc.rdy}
load net {complete:rsc.vld} -pin  "axi_add:core:complete:rsci:inst" {complete:rsc.vld} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-479 -attr oid 476 -attr vt dc -attr @path {/axi_add/axi_add:core/complete:rsc.vld}
load net {complete:rsci.wen_comp} -pin  "axi_add:core:complete:rsci:inst" {core.wen} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-480 -attr oid 477 -attr vt dc -attr @path {/axi_add/axi_add:core/complete:rsci.wen_comp}
load net {reg(complete:rsci.ivld.core.psct).cse} -pin  "axi_add:core:complete:rsci:inst" {complete:rsci.oswt} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-481 -attr oid 478 -attr vt dc -attr @path {/axi_add/axi_add:core/reg(complete:rsci.ivld.core.psct).cse}
load net {complete:rsci.wen_comp} -pin  "axi_add:core:complete:rsci:inst" {complete:rsci.wen_comp} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-482 -attr oid 479 -attr vt dc -attr @path {/axi_add/axi_add:core/complete:rsci.wen_comp}
load inst "axi_add:core:a:rsc.triosy:obj:inst" "axi_add:core:a:rsc.triosy:obj" "orig" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-483 -attr oid 480 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:a:rsc.triosy:obj:inst} -attr area 1.641002 -attr delay 0.029999 -attr hier "/axi_add/axi_add:core/axi_add:core:a:rsc.triosy:obj"
load net {a:rsc.triosy.lz} -pin  "axi_add:core:a:rsc.triosy:obj:inst" {a:rsc.triosy.lz} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-484 -attr oid 481 -attr vt dc -attr @path {/axi_add/axi_add:core/a:rsc.triosy.lz}
load net {core.wten} -pin  "axi_add:core:a:rsc.triosy:obj:inst" {core.wten} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-485 -attr oid 482 -attr vt dc -attr @path {/axi_add/axi_add:core/core.wten}
load net {reg(b:rsc.triosy:obj.ld.core.psct).cse} -pin  "axi_add:core:a:rsc.triosy:obj:inst" {a:rsc.triosy:obj.iswt0} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-486 -attr oid 483 -attr vt dc -attr @path {/axi_add/axi_add:core/reg(b:rsc.triosy:obj.ld.core.psct).cse}
load inst "axi_add:core:b:rsc.triosy:obj:inst" "axi_add:core:b:rsc.triosy:obj" "orig" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-487 -attr oid 484 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:b:rsc.triosy:obj:inst} -attr area 1.641002 -attr delay 0.029999 -attr hier "/axi_add/axi_add:core/axi_add:core:b:rsc.triosy:obj"
load net {b:rsc.triosy.lz} -pin  "axi_add:core:b:rsc.triosy:obj:inst" {b:rsc.triosy.lz} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-488 -attr oid 485 -attr vt dc -attr @path {/axi_add/axi_add:core/b:rsc.triosy.lz}
load net {core.wten} -pin  "axi_add:core:b:rsc.triosy:obj:inst" {core.wten} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-489 -attr oid 486 -attr vt dc -attr @path {/axi_add/axi_add:core/core.wten}
load net {reg(b:rsc.triosy:obj.ld.core.psct).cse} -pin  "axi_add:core:b:rsc.triosy:obj:inst" {b:rsc.triosy:obj.iswt0} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-490 -attr oid 487 -attr vt dc -attr @path {/axi_add/axi_add:core/reg(b:rsc.triosy:obj.ld.core.psct).cse}
load inst "axi_add:core:staller:inst" "axi_add:core:staller" "orig" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-491 -attr oid 488 -attr vt dc -attr @path {/axi_add/axi_add:core/axi_add:core:staller:inst} -attr area 7.436824 -attr delay 0.087000 -attr hier "/axi_add/axi_add:core/axi_add:core:staller"
load net {clk} -pin  "axi_add:core:staller:inst" {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-492 -attr oid 489 -attr vt dc -attr @path {/axi_add/axi_add:core/clk}
load net {rst} -pin  "axi_add:core:staller:inst" {rst} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-493 -attr oid 490 -attr vt dc -attr @path {/axi_add/axi_add:core/rst}
load net {core.wten} -pin  "axi_add:core:staller:inst" {core.wten} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-494 -attr oid 491 -attr vt dc -attr @path {/axi_add/axi_add:core/core.wten}
load net {complete:rsci.wen_comp} -pin  "axi_add:core:staller:inst" {complete:rsci.wen_comp} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-495 -attr oid 492 -attr vt dc -attr @path {/axi_add/axi_add:core/complete:rsci.wen_comp}
load net {core.wten.iff} -pin  "axi_add:core:staller:inst" {core.wten.pff} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-496 -attr oid 493 -attr vt dc -attr @path {/axi_add/axi_add:core/core.wten.iff}
load inst "axi_add:core_core:fsm:inst" "axi_add:core_core:fsm" "orig" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-497 -attr oid 494 -attr @path {/axi_add/axi_add:core/axi_add:core_core:fsm:inst} -attr area 40.000000 -attr hier "/axi_add/axi_add:core/axi_add:core_core:fsm"
load net {clk} -pin  "axi_add:core_core:fsm:inst" {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-498 -attr oid 495 -attr @path {/axi_add/axi_add:core/clk}
load net {rst} -pin  "axi_add:core_core:fsm:inst" {rst} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-499 -attr oid 496 -attr @path {/axi_add/axi_add:core/rst}
load net {complete:rsci.wen_comp} -pin  "axi_add:core_core:fsm:inst" {complete:rsci.wen_comp} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-500 -attr oid 497 -attr @path {/axi_add/axi_add:core/complete:rsci.wen_comp}
load net {fsm_output(0)} -pin  "axi_add:core_core:fsm:inst" {fsm_output(0)} -attr @path {/axi_add/axi_add:core/fsm_output}
load net {fsm_output(1)} -pin  "axi_add:core_core:fsm:inst" {fsm_output(1)} -attr @path {/axi_add/axi_add:core/fsm_output}
load net {fsm_output(2)} -pin  "axi_add:core_core:fsm:inst" {fsm_output(2)} -attr @path {/axi_add/axi_add:core/fsm_output}
load net {fsm_output(3)} -pin  "axi_add:core_core:fsm:inst" {fsm_output(3)} -attr @path {/axi_add/axi_add:core/fsm_output}
load net {fsm_output(4)} -pin  "axi_add:core_core:fsm:inst" {fsm_output(4)} -attr @path {/axi_add/axi_add:core/fsm_output}
load net {fsm_output(5)} -pin  "axi_add:core_core:fsm:inst" {fsm_output(5)} -attr @path {/axi_add/axi_add:core/fsm_output}
load net {fsm_output(6)} -pin  "axi_add:core_core:fsm:inst" {fsm_output(6)} -attr @path {/axi_add/axi_add:core/fsm_output}
load net {not#1.itm} -pin  "axi_add:core_core:fsm:inst" {main.C#0_tr0} -attr @path {/axi_add/axi_add:core/not#1.itm}
load net {ADD_LOOP:i(4:0).sva#1(4)} -pin  "axi_add:core_core:fsm:inst" {ADD_LOOP.C#2_tr0} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-501 -attr oid 498 -attr @path {/axi_add/axi_add:core/ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(4)#1.itm}
load inst "ADD_LOOP:acc#1:rg" "nangate-45nm_beh.mgc_add(30,0,5,0,30,4)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-502 -attr oid 499 -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:acc#1:rg} -attr area 87.805383 -attr delay 1.247536 -attr qmod "nangate-45nm_beh.mgc_add(30,0,5,0,30,4)"
load net {ADD_LOOP:mux.itm(0)} -pin  "ADD_LOOP:acc#1:rg" {a(0)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(1)} -pin  "ADD_LOOP:acc#1:rg" {a(1)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(2)} -pin  "ADD_LOOP:acc#1:rg" {a(2)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(3)} -pin  "ADD_LOOP:acc#1:rg" {a(3)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(4)} -pin  "ADD_LOOP:acc#1:rg" {a(4)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(5)} -pin  "ADD_LOOP:acc#1:rg" {a(5)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(6)} -pin  "ADD_LOOP:acc#1:rg" {a(6)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(7)} -pin  "ADD_LOOP:acc#1:rg" {a(7)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(8)} -pin  "ADD_LOOP:acc#1:rg" {a(8)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(9)} -pin  "ADD_LOOP:acc#1:rg" {a(9)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(10)} -pin  "ADD_LOOP:acc#1:rg" {a(10)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(11)} -pin  "ADD_LOOP:acc#1:rg" {a(11)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(12)} -pin  "ADD_LOOP:acc#1:rg" {a(12)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(13)} -pin  "ADD_LOOP:acc#1:rg" {a(13)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(14)} -pin  "ADD_LOOP:acc#1:rg" {a(14)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(15)} -pin  "ADD_LOOP:acc#1:rg" {a(15)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(16)} -pin  "ADD_LOOP:acc#1:rg" {a(16)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(17)} -pin  "ADD_LOOP:acc#1:rg" {a(17)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(18)} -pin  "ADD_LOOP:acc#1:rg" {a(18)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(19)} -pin  "ADD_LOOP:acc#1:rg" {a(19)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(20)} -pin  "ADD_LOOP:acc#1:rg" {a(20)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(21)} -pin  "ADD_LOOP:acc#1:rg" {a(21)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(22)} -pin  "ADD_LOOP:acc#1:rg" {a(22)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(23)} -pin  "ADD_LOOP:acc#1:rg" {a(23)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(24)} -pin  "ADD_LOOP:acc#1:rg" {a(24)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(25)} -pin  "ADD_LOOP:acc#1:rg" {a(25)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(26)} -pin  "ADD_LOOP:acc#1:rg" {a(26)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(27)} -pin  "ADD_LOOP:acc#1:rg" {a(27)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(28)} -pin  "ADD_LOOP:acc#1:rg" {a(28)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(29)} -pin  "ADD_LOOP:acc#1:rg" {a(29)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {PWR} -pin  "ADD_LOOP:acc#1:rg" {b(0)} -attr @path {/axi_add/axi_add:core/ADD_LOOP:exs.itm}
load net {GND} -pin  "ADD_LOOP:acc#1:rg" {b(1)} -attr @path {/axi_add/axi_add:core/ADD_LOOP:exs.itm}
load net {GND} -pin  "ADD_LOOP:acc#1:rg" {b(2)} -attr @path {/axi_add/axi_add:core/ADD_LOOP:exs.itm}
load net {fsm_output(3)} -pin  "ADD_LOOP:acc#1:rg" {b(3)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:exs.itm}
load net {fsm_output(3)} -pin  "ADD_LOOP:acc#1:rg" {b(4)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:exs.itm}
load net {GND} -pin  "ADD_LOOP:acc#1:rg" {c(0)} -attr @path {/axi_add/axi_add:core/0}
load net {z.out(0)} -pin  "ADD_LOOP:acc#1:rg" {z(0)} -attr vt d -attr @path {/axi_add/axi_add:core/z.out}
load net {z.out(1)} -pin  "ADD_LOOP:acc#1:rg" {z(1)} -attr vt d -attr @path {/axi_add/axi_add:core/z.out}
load net {z.out(2)} -pin  "ADD_LOOP:acc#1:rg" {z(2)} -attr vt d -attr @path {/axi_add/axi_add:core/z.out}
load net {z.out(3)} -pin  "ADD_LOOP:acc#1:rg" {z(3)} -attr vt d -attr @path {/axi_add/axi_add:core/z.out}
load net {z.out(4)} -pin  "ADD_LOOP:acc#1:rg" {z(4)} -attr vt d -attr @path {/axi_add/axi_add:core/z.out}
load net {z.out(5)} -pin  "ADD_LOOP:acc#1:rg" {z(5)} -attr vt d -attr @path {/axi_add/axi_add:core/z.out}
load net {z.out(6)} -pin  "ADD_LOOP:acc#1:rg" {z(6)} -attr vt d -attr @path {/axi_add/axi_add:core/z.out}
load net {z.out(7)} -pin  "ADD_LOOP:acc#1:rg" {z(7)} -attr vt d -attr @path {/axi_add/axi_add:core/z.out}
load net {z.out(8)} -pin  "ADD_LOOP:acc#1:rg" {z(8)} -attr vt d -attr @path {/axi_add/axi_add:core/z.out}
load net {z.out(9)} -pin  "ADD_LOOP:acc#1:rg" {z(9)} -attr vt d -attr @path {/axi_add/axi_add:core/z.out}
load net {z.out(10)} -pin  "ADD_LOOP:acc#1:rg" {z(10)} -attr vt d -attr @path {/axi_add/axi_add:core/z.out}
load net {z.out(11)} -pin  "ADD_LOOP:acc#1:rg" {z(11)} -attr vt d -attr @path {/axi_add/axi_add:core/z.out}
load net {z.out(12)} -pin  "ADD_LOOP:acc#1:rg" {z(12)} -attr vt d -attr @path {/axi_add/axi_add:core/z.out}
load net {z.out(13)} -pin  "ADD_LOOP:acc#1:rg" {z(13)} -attr vt d -attr @path {/axi_add/axi_add:core/z.out}
load net {z.out(14)} -pin  "ADD_LOOP:acc#1:rg" {z(14)} -attr vt d -attr @path {/axi_add/axi_add:core/z.out}
load net {z.out(15)} -pin  "ADD_LOOP:acc#1:rg" {z(15)} -attr vt d -attr @path {/axi_add/axi_add:core/z.out}
load net {z.out(16)} -pin  "ADD_LOOP:acc#1:rg" {z(16)} -attr vt d -attr @path {/axi_add/axi_add:core/z.out}
load net {z.out(17)} -pin  "ADD_LOOP:acc#1:rg" {z(17)} -attr vt d -attr @path {/axi_add/axi_add:core/z.out}
load net {z.out(18)} -pin  "ADD_LOOP:acc#1:rg" {z(18)} -attr vt d -attr @path {/axi_add/axi_add:core/z.out}
load net {z.out(19)} -pin  "ADD_LOOP:acc#1:rg" {z(19)} -attr vt d -attr @path {/axi_add/axi_add:core/z.out}
load net {z.out(20)} -pin  "ADD_LOOP:acc#1:rg" {z(20)} -attr vt d -attr @path {/axi_add/axi_add:core/z.out}
load net {z.out(21)} -pin  "ADD_LOOP:acc#1:rg" {z(21)} -attr vt d -attr @path {/axi_add/axi_add:core/z.out}
load net {z.out(22)} -pin  "ADD_LOOP:acc#1:rg" {z(22)} -attr vt d -attr @path {/axi_add/axi_add:core/z.out}
load net {z.out(23)} -pin  "ADD_LOOP:acc#1:rg" {z(23)} -attr vt d -attr @path {/axi_add/axi_add:core/z.out}
load net {z.out(24)} -pin  "ADD_LOOP:acc#1:rg" {z(24)} -attr vt d -attr @path {/axi_add/axi_add:core/z.out}
load net {z.out(25)} -pin  "ADD_LOOP:acc#1:rg" {z(25)} -attr vt d -attr @path {/axi_add/axi_add:core/z.out}
load net {z.out(26)} -pin  "ADD_LOOP:acc#1:rg" {z(26)} -attr vt d -attr @path {/axi_add/axi_add:core/z.out}
load net {z.out(27)} -pin  "ADD_LOOP:acc#1:rg" {z(27)} -attr vt d -attr @path {/axi_add/axi_add:core/z.out}
load net {z.out(28)} -pin  "ADD_LOOP:acc#1:rg" {z(28)} -attr vt d -attr @path {/axi_add/axi_add:core/z.out}
load net {z.out(29)} -pin  "ADD_LOOP:acc#1:rg" {z(29)} -attr vt d -attr @path {/axi_add/axi_add:core/z.out}
load inst "reg(b:rsc.triosy:obj.ld.core.psct)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-503 -attr oid 500 -attr @path {/axi_add/axi_add:core/reg(b:rsc.triosy:obj.ld.core.psct)} -attr area 6.376000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(1,0,0,1,1,1,1,4)"
load net {fsm_output(5)} -pin  "reg(b:rsc.triosy:obj.ld.core.psct)" {D(0)} -attr @path {/axi_add/axi_add:core/slc(fsm_output)(5).itm}
load net {GND} -pin  "reg(b:rsc.triosy:obj.ld.core.psct)" {DRs(0)} -attr @path {/axi_add/axi_add:core/0}
load net {clk} -pin  "reg(b:rsc.triosy:obj.ld.core.psct)" {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-504 -attr oid 501 -attr @path {/axi_add/axi_add:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(b:rsc.triosy:obj.ld.core.psct)" {en(0)} -attr @path {/axi_add/axi_add:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(b:rsc.triosy:obj.ld.core.psct)" {Rs(0)} -attr @path {/axi_add/axi_add:core/rst}
load net {reg(b:rsc.triosy:obj.ld.core.psct).cse} -pin  "reg(b:rsc.triosy:obj.ld.core.psct)" {Z(0)} -attr @path {/axi_add/axi_add:core/reg(b:rsc.triosy:obj.ld.core.psct).cse}
load inst "and#5" "and(2,1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-505 -attr oid 502 -attr @path {/axi_add/axi_add:core/and#5} -attr area 1.110590 -attr delay 0.023999 -attr qmod "nangate-45nm_beh.mgc_and(1,2,1)"
load net {ADD_LOOP:i(4:0).sva#1(4)} -pin  "and#5" {A0(0)} -attr @path {/axi_add/axi_add:core/ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(4)#2.itm}
load net {fsm_output(4)} -pin  "and#5" {A1(0)} -attr @path {/axi_add/axi_add:core/slc(fsm_output)(4).itm}
load net {and#5.itm} -pin  "and#5" {Z(0)} -attr @path {/axi_add/axi_add:core/and#5.itm}
load inst "reg(complete:rsci.ivld.core.psct)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-506 -attr oid 503 -attr @path {/axi_add/axi_add:core/reg(complete:rsci.ivld.core.psct)} -attr area 6.376000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(1,0,0,1,1,1,1,4)"
load net {and#5.itm} -pin  "reg(complete:rsci.ivld.core.psct)" {D(0)} -attr @path {/axi_add/axi_add:core/and#5.itm}
load net {GND} -pin  "reg(complete:rsci.ivld.core.psct)" {DRs(0)} -attr @path {/axi_add/axi_add:core/0}
load net {clk} -pin  "reg(complete:rsci.ivld.core.psct)" {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-507 -attr oid 504 -attr @path {/axi_add/axi_add:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(complete:rsci.ivld.core.psct)" {en(0)} -attr @path {/axi_add/axi_add:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(complete:rsci.ivld.core.psct)" {Rs(0)} -attr @path {/axi_add/axi_add:core/rst}
load net {reg(complete:rsci.ivld.core.psct).cse} -pin  "reg(complete:rsci.ivld.core.psct)" {Z(0)} -attr @path {/axi_add/axi_add:core/reg(complete:rsci.ivld.core.psct).cse}
load inst "reg(a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d.core.psct)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-508 -attr oid 505 -attr @path {/axi_add/axi_add:core/reg(a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d.core.psct)} -attr area 6.376000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(1,0,0,1,1,1,1,4)"
load net {fsm_output(2)} -pin  "reg(a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d.core.psct)" {D(0)} -attr @path {/axi_add/axi_add:core/slc(fsm_output)(2)#2.itm}
load net {GND} -pin  "reg(a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d.core.psct)" {DRs(0)} -attr @path {/axi_add/axi_add:core/0}
load net {clk} -pin  "reg(a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d.core.psct)" {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-509 -attr oid 506 -attr @path {/axi_add/axi_add:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d.core.psct)" {en(0)} -attr @path {/axi_add/axi_add:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d.core.psct)" {Rs(0)} -attr @path {/axi_add/axi_add:core/rst}
load net {reg(a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d.core.psct).cse} -pin  "reg(a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d.core.psct)" {Z(0)} -attr @path {/axi_add/axi_add:core/reg(a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d.core.psct).cse}
load inst "if:or" "or(2,1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-510 -attr oid 507 -attr @path {/axi_add/axi_add:core/if:or} -attr area 1.110590 -attr delay 0.031493 -attr qmod "nangate-45nm_beh.mgc_or(1,2,1)"
load net {fsm_output(0)} -pin  "if:or" {A0(0)} -attr @path {/axi_add/axi_add:core/slc(fsm_output)(0).itm}
load net {fsm_output(6)} -pin  "if:or" {A1(0)} -attr @path {/axi_add/axi_add:core/slc(fsm_output)(6).itm}
load net {if:or.itm} -pin  "if:or" {Z(0)} -attr @path {/axi_add/axi_add:core/if:or.itm}
load inst "reg(run:rsci.irdy.core.psct)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-511 -attr oid 508 -attr @path {/axi_add/axi_add:core/reg(run:rsci.irdy.core.psct)} -attr area 6.376000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(1,0,0,1,1,1,1,4)"
load net {if:or.itm} -pin  "reg(run:rsci.irdy.core.psct)" {D(0)} -attr @path {/axi_add/axi_add:core/if:or.itm}
load net {GND} -pin  "reg(run:rsci.irdy.core.psct)" {DRs(0)} -attr @path {/axi_add/axi_add:core/0}
load net {clk} -pin  "reg(run:rsci.irdy.core.psct)" {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-512 -attr oid 509 -attr @path {/axi_add/axi_add:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(run:rsci.irdy.core.psct)" {en(0)} -attr @path {/axi_add/axi_add:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(run:rsci.irdy.core.psct)" {Rs(0)} -attr @path {/axi_add/axi_add:core/rst}
load net {reg(run:rsci.irdy.core.psct).cse} -pin  "reg(run:rsci.irdy.core.psct)" {Z(0)} -attr @path {/axi_add/axi_add:core/reg(run:rsci.irdy.core.psct).cse}
load inst "run:and" "and(2,1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-513 -attr oid 510 -attr @path {/axi_add/axi_add:core/run:and} -attr area 1.110590 -attr delay 0.023999 -attr qmod "nangate-45nm_beh.mgc_and(1,2,1)"
load net {complete:rsci.wen_comp} -pin  "run:and" {A0(0)} -attr @path {/axi_add/axi_add:core/complete:rsci.wen_comp}
load net {fsm_output(1)} -pin  "run:and" {A1(0)} -attr @path {/axi_add/axi_add:core/slc(fsm_output)(1)#1.itm}
load net {run:and.itm} -pin  "run:and" {Z(0)} -attr @path {/axi_add/axi_add:core/run:and.itm}
load inst "reg(run_ac_sync_tmp_dobj)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-514 -attr oid 511 -attr @path {/axi_add/axi_add:core/reg(run_ac_sync_tmp_dobj)} -attr area 6.376000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(1,0,0,1,1,1,1,4)"
load net {run:rsci.ivld.mxwt} -pin  "reg(run_ac_sync_tmp_dobj)" {D(0)} -attr @path {/axi_add/axi_add:core/run:rsci.ivld.mxwt}
load net {GND} -pin  "reg(run_ac_sync_tmp_dobj)" {DRs(0)} -attr @path {/axi_add/axi_add:core/0#1}
load net {clk} -pin  "reg(run_ac_sync_tmp_dobj)" {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-515 -attr oid 512 -attr @path {/axi_add/axi_add:core/clk}
load net {run:and.itm} -pin  "reg(run_ac_sync_tmp_dobj)" {en(0)} -attr @path {/axi_add/axi_add:core/run:and.itm}
load net {rst} -pin  "reg(run_ac_sync_tmp_dobj)" {Rs(0)} -attr @path {/axi_add/axi_add:core/rst}
load net {run_ac_sync_tmp_dobj.sva} -pin  "reg(run_ac_sync_tmp_dobj)" {Z(0)} -attr @path {/axi_add/axi_add:core/run_ac_sync_tmp_dobj.sva}
load inst "ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and" "and(2,4)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-516 -attr oid 513 -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and} -attr area 4.439360 -attr delay 0.023999 -attr qmod "nangate-45nm_beh.mgc_and(4,2,1)"
load net {ADD_LOOP:i(4:0).sva#1(0)} -pin  "ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and" {A0(0)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm}
load net {ADD_LOOP:i(4:0).sva#1(1)} -pin  "ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and" {A0(1)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm}
load net {ADD_LOOP:i(4:0).sva#1(2)} -pin  "ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and" {A0(2)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm}
load net {ADD_LOOP:i(4:0).sva#1(3)} -pin  "ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and" {A0(3)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm}
load net {fsm_output(4)} -pin  "ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and" {A1(0)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:i:exs.itm}
load net {fsm_output(4)} -pin  "ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and" {A1(1)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:i:exs.itm}
load net {fsm_output(4)} -pin  "ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and" {A1(2)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:i:exs.itm}
load net {fsm_output(4)} -pin  "ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and" {A1(3)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:i:exs.itm}
load net {ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and.itm(0)} -pin  "ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and" {Z(0)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and.itm}
load net {ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and.itm(1)} -pin  "ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and" {Z(1)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and.itm}
load net {ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and.itm(2)} -pin  "ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and" {Z(2)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and.itm}
load net {ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and.itm(3)} -pin  "ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and" {Z(3)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and.itm}
load inst "ADD_LOOP:i:or" "or(2,1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-517 -attr oid 514 -attr @path {/axi_add/axi_add:core/ADD_LOOP:i:or} -attr area 1.110590 -attr delay 0.031493 -attr qmod "nangate-45nm_beh.mgc_or(1,2,1)"
load net {fsm_output(4)} -pin  "ADD_LOOP:i:or" {A0(0)} -attr @path {/axi_add/axi_add:core/slc(fsm_output)(4)#1.itm}
load net {fsm_output(1)} -pin  "ADD_LOOP:i:or" {A1(0)} -attr @path {/axi_add/axi_add:core/slc(fsm_output)(1).itm}
load net {ADD_LOOP:i:or.itm} -pin  "ADD_LOOP:i:or" {Z(0)} -attr @path {/axi_add/axi_add:core/ADD_LOOP:i:or.itm}
load inst "ADD_LOOP:i:and" "and(2,1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-518 -attr oid 515 -attr @path {/axi_add/axi_add:core/ADD_LOOP:i:and} -attr area 1.110590 -attr delay 0.023999 -attr qmod "nangate-45nm_beh.mgc_and(1,2,1)"
load net {complete:rsci.wen_comp} -pin  "ADD_LOOP:i:and" {A0(0)} -attr @path {/axi_add/axi_add:core/complete:rsci.wen_comp}
load net {ADD_LOOP:i:or.itm} -pin  "ADD_LOOP:i:and" {A1(0)} -attr @path {/axi_add/axi_add:core/ADD_LOOP:i:or.itm}
load net {ADD_LOOP:i:and.itm} -pin  "ADD_LOOP:i:and" {Z(0)} -attr @path {/axi_add/axi_add:core/ADD_LOOP:i:and.itm}
load inst "reg(ADD_LOOP:i(4:0).sva(3:0))" "reg(4,1,1,0,1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-519 -attr oid 516 -attr vt d -attr @path {/axi_add/axi_add:core/reg(ADD_LOOP:i(4:0).sva(3:0))} -attr area 25.501000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(4,0,0,1,1,1,1,4)"
load net {ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and.itm(0)} -pin  "reg(ADD_LOOP:i(4:0).sva(3:0))" {D(0)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and.itm}
load net {ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and.itm(1)} -pin  "reg(ADD_LOOP:i(4:0).sva(3:0))" {D(1)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and.itm}
load net {ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and.itm(2)} -pin  "reg(ADD_LOOP:i(4:0).sva(3:0))" {D(2)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and.itm}
load net {ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and.itm(3)} -pin  "reg(ADD_LOOP:i(4:0).sva(3:0))" {D(3)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and.itm}
load net {GND} -pin  "reg(ADD_LOOP:i(4:0).sva(3:0))" {DRs(0)} -attr @path {/axi_add/axi_add:core/0#10}
load net {GND} -pin  "reg(ADD_LOOP:i(4:0).sva(3:0))" {DRs(1)} -attr @path {/axi_add/axi_add:core/0#10}
load net {GND} -pin  "reg(ADD_LOOP:i(4:0).sva(3:0))" {DRs(2)} -attr @path {/axi_add/axi_add:core/0#10}
load net {GND} -pin  "reg(ADD_LOOP:i(4:0).sva(3:0))" {DRs(3)} -attr @path {/axi_add/axi_add:core/0#10}
load net {clk} -pin  "reg(ADD_LOOP:i(4:0).sva(3:0))" {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-520 -attr oid 517 -attr @path {/axi_add/axi_add:core/clk}
load net {ADD_LOOP:i:and.itm} -pin  "reg(ADD_LOOP:i(4:0).sva(3:0))" {en(0)} -attr @path {/axi_add/axi_add:core/ADD_LOOP:i:and.itm}
load net {rst} -pin  "reg(ADD_LOOP:i(4:0).sva(3:0))" {Rs(0)} -attr @path {/axi_add/axi_add:core/rst}
load net {ADD_LOOP:i(4:0).sva(3:0)(0)} -pin  "reg(ADD_LOOP:i(4:0).sva(3:0))" {Z(0)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:i(4:0).sva(3:0)}
load net {ADD_LOOP:i(4:0).sva(3:0)(1)} -pin  "reg(ADD_LOOP:i(4:0).sva(3:0))" {Z(1)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:i(4:0).sva(3:0)}
load net {ADD_LOOP:i(4:0).sva(3:0)(2)} -pin  "reg(ADD_LOOP:i(4:0).sva(3:0))" {Z(2)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:i(4:0).sva(3:0)}
load net {ADD_LOOP:i(4:0).sva(3:0)(3)} -pin  "reg(ADD_LOOP:i(4:0).sva(3:0))" {Z(3)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:i(4:0).sva(3:0)}
load inst "ADD_LOOP:i:and#1" "and(2,1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-521 -attr oid 518 -attr @path {/axi_add/axi_add:core/ADD_LOOP:i:and#1} -attr area 1.110590 -attr delay 0.023999 -attr qmod "nangate-45nm_beh.mgc_and(1,2,1)"
load net {complete:rsci.wen_comp} -pin  "ADD_LOOP:i:and#1" {A0(0)} -attr @path {/axi_add/axi_add:core/complete:rsci.wen_comp}
load net {fsm_output(2)} -pin  "ADD_LOOP:i:and#1" {A1(0)} -attr @path {/axi_add/axi_add:core/slc(fsm_output)(2)#1.itm}
load net {ADD_LOOP:i:and#1.itm} -pin  "ADD_LOOP:i:and#1" {Z(0)} -attr @path {/axi_add/axi_add:core/ADD_LOOP:i:and#1.itm}
load inst "reg(ADD_LOOP:i(4:0))" "reg(5,1,1,0,1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-522 -attr oid 519 -attr vt d -attr @path {/axi_add/axi_add:core/reg(ADD_LOOP:i(4:0))} -attr area 31.876000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(5,0,0,1,1,1,1,4)"
load net {z.out(0)} -pin  "reg(ADD_LOOP:i(4:0))" {D(0)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:slc(z.out)(4-0).itm}
load net {z.out(1)} -pin  "reg(ADD_LOOP:i(4:0))" {D(1)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:slc(z.out)(4-0).itm}
load net {z.out(2)} -pin  "reg(ADD_LOOP:i(4:0))" {D(2)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:slc(z.out)(4-0).itm}
load net {z.out(3)} -pin  "reg(ADD_LOOP:i(4:0))" {D(3)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:slc(z.out)(4-0).itm}
load net {z.out(4)} -pin  "reg(ADD_LOOP:i(4:0))" {D(4)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:slc(z.out)(4-0).itm}
load net {GND} -pin  "reg(ADD_LOOP:i(4:0))" {DRs(0)} -attr @path {/axi_add/axi_add:core/0#19}
load net {GND} -pin  "reg(ADD_LOOP:i(4:0))" {DRs(1)} -attr @path {/axi_add/axi_add:core/0#19}
load net {GND} -pin  "reg(ADD_LOOP:i(4:0))" {DRs(2)} -attr @path {/axi_add/axi_add:core/0#19}
load net {GND} -pin  "reg(ADD_LOOP:i(4:0))" {DRs(3)} -attr @path {/axi_add/axi_add:core/0#19}
load net {GND} -pin  "reg(ADD_LOOP:i(4:0))" {DRs(4)} -attr @path {/axi_add/axi_add:core/0#19}
load net {clk} -pin  "reg(ADD_LOOP:i(4:0))" {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-523 -attr oid 520 -attr @path {/axi_add/axi_add:core/clk}
load net {ADD_LOOP:i:and#1.itm} -pin  "reg(ADD_LOOP:i(4:0))" {en(0)} -attr @path {/axi_add/axi_add:core/ADD_LOOP:i:and#1.itm}
load net {rst} -pin  "reg(ADD_LOOP:i(4:0))" {Rs(0)} -attr @path {/axi_add/axi_add:core/rst}
load net {ADD_LOOP:i(4:0).sva#1(0)} -pin  "reg(ADD_LOOP:i(4:0))" {Z(0)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:i(4:0).sva#1}
load net {ADD_LOOP:i(4:0).sva#1(1)} -pin  "reg(ADD_LOOP:i(4:0))" {Z(1)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:i(4:0).sva#1}
load net {ADD_LOOP:i(4:0).sva#1(2)} -pin  "reg(ADD_LOOP:i(4:0))" {Z(2)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:i(4:0).sva#1}
load net {ADD_LOOP:i(4:0).sva#1(3)} -pin  "reg(ADD_LOOP:i(4:0))" {Z(3)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:i(4:0).sva#1}
load net {ADD_LOOP:i(4:0).sva#1(4)} -pin  "reg(ADD_LOOP:i(4:0))" {Z(4)} -attr vt d -attr @path {/axi_add/axi_add:core/ADD_LOOP:i(4:0).sva#1}
load inst "ADD_LOOP:mux" "mux(2,30)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-524 -attr oid 521 -attr vt dc -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux} -attr area 52.633720 -attr delay 0.061501 -attr qmod "nangate-45nm_beh.mgc_mux(30,1,2,4)"
load net {ADD_LOOP:i(4:0).sva(3:0)(0)} -pin  "ADD_LOOP:mux" {A0(0)} -attr vt d -attr @path {/axi_add/axi_add:core/conc.itm}
load net {ADD_LOOP:i(4:0).sva(3:0)(1)} -pin  "ADD_LOOP:mux" {A0(1)} -attr vt d -attr @path {/axi_add/axi_add:core/conc.itm}
load net {ADD_LOOP:i(4:0).sva(3:0)(2)} -pin  "ADD_LOOP:mux" {A0(2)} -attr vt d -attr @path {/axi_add/axi_add:core/conc.itm}
load net {ADD_LOOP:i(4:0).sva(3:0)(3)} -pin  "ADD_LOOP:mux" {A0(3)} -attr vt d -attr @path {/axi_add/axi_add:core/conc.itm}
load net {GND} -pin  "ADD_LOOP:mux" {A0(4)} -attr @path {/axi_add/axi_add:core/conc.itm}
load net {GND} -pin  "ADD_LOOP:mux" {A0(5)} -attr @path {/axi_add/axi_add:core/conc.itm}
load net {GND} -pin  "ADD_LOOP:mux" {A0(6)} -attr @path {/axi_add/axi_add:core/conc.itm}
load net {GND} -pin  "ADD_LOOP:mux" {A0(7)} -attr @path {/axi_add/axi_add:core/conc.itm}
load net {GND} -pin  "ADD_LOOP:mux" {A0(8)} -attr @path {/axi_add/axi_add:core/conc.itm}
load net {GND} -pin  "ADD_LOOP:mux" {A0(9)} -attr @path {/axi_add/axi_add:core/conc.itm}
load net {GND} -pin  "ADD_LOOP:mux" {A0(10)} -attr @path {/axi_add/axi_add:core/conc.itm}
load net {GND} -pin  "ADD_LOOP:mux" {A0(11)} -attr @path {/axi_add/axi_add:core/conc.itm}
load net {GND} -pin  "ADD_LOOP:mux" {A0(12)} -attr @path {/axi_add/axi_add:core/conc.itm}
load net {GND} -pin  "ADD_LOOP:mux" {A0(13)} -attr @path {/axi_add/axi_add:core/conc.itm}
load net {GND} -pin  "ADD_LOOP:mux" {A0(14)} -attr @path {/axi_add/axi_add:core/conc.itm}
load net {GND} -pin  "ADD_LOOP:mux" {A0(15)} -attr @path {/axi_add/axi_add:core/conc.itm}
load net {GND} -pin  "ADD_LOOP:mux" {A0(16)} -attr @path {/axi_add/axi_add:core/conc.itm}
load net {GND} -pin  "ADD_LOOP:mux" {A0(17)} -attr @path {/axi_add/axi_add:core/conc.itm}
load net {GND} -pin  "ADD_LOOP:mux" {A0(18)} -attr @path {/axi_add/axi_add:core/conc.itm}
load net {GND} -pin  "ADD_LOOP:mux" {A0(19)} -attr @path {/axi_add/axi_add:core/conc.itm}
load net {GND} -pin  "ADD_LOOP:mux" {A0(20)} -attr @path {/axi_add/axi_add:core/conc.itm}
load net {GND} -pin  "ADD_LOOP:mux" {A0(21)} -attr @path {/axi_add/axi_add:core/conc.itm}
load net {GND} -pin  "ADD_LOOP:mux" {A0(22)} -attr @path {/axi_add/axi_add:core/conc.itm}
load net {GND} -pin  "ADD_LOOP:mux" {A0(23)} -attr @path {/axi_add/axi_add:core/conc.itm}
load net {GND} -pin  "ADD_LOOP:mux" {A0(24)} -attr @path {/axi_add/axi_add:core/conc.itm}
load net {GND} -pin  "ADD_LOOP:mux" {A0(25)} -attr @path {/axi_add/axi_add:core/conc.itm}
load net {GND} -pin  "ADD_LOOP:mux" {A0(26)} -attr @path {/axi_add/axi_add:core/conc.itm}
load net {GND} -pin  "ADD_LOOP:mux" {A0(27)} -attr @path {/axi_add/axi_add:core/conc.itm}
load net {GND} -pin  "ADD_LOOP:mux" {A0(28)} -attr @path {/axi_add/axi_add:core/conc.itm}
load net {GND} -pin  "ADD_LOOP:mux" {A0(29)} -attr @path {/axi_add/axi_add:core/conc.itm}
load net {a:rsci.q_d.mxwt(2)} -pin  "ADD_LOOP:mux" {A1(0)} -attr vt dc -attr @path {/axi_add/axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm}
load net {a:rsci.q_d.mxwt(3)} -pin  "ADD_LOOP:mux" {A1(1)} -attr vt dc -attr @path {/axi_add/axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm}
load net {a:rsci.q_d.mxwt(4)} -pin  "ADD_LOOP:mux" {A1(2)} -attr vt dc -attr @path {/axi_add/axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm}
load net {a:rsci.q_d.mxwt(5)} -pin  "ADD_LOOP:mux" {A1(3)} -attr vt dc -attr @path {/axi_add/axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm}
load net {a:rsci.q_d.mxwt(6)} -pin  "ADD_LOOP:mux" {A1(4)} -attr vt dc -attr @path {/axi_add/axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm}
load net {a:rsci.q_d.mxwt(7)} -pin  "ADD_LOOP:mux" {A1(5)} -attr vt dc -attr @path {/axi_add/axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm}
load net {a:rsci.q_d.mxwt(8)} -pin  "ADD_LOOP:mux" {A1(6)} -attr vt dc -attr @path {/axi_add/axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm}
load net {a:rsci.q_d.mxwt(9)} -pin  "ADD_LOOP:mux" {A1(7)} -attr vt dc -attr @path {/axi_add/axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm}
load net {a:rsci.q_d.mxwt(10)} -pin  "ADD_LOOP:mux" {A1(8)} -attr vt dc -attr @path {/axi_add/axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm}
load net {a:rsci.q_d.mxwt(11)} -pin  "ADD_LOOP:mux" {A1(9)} -attr vt dc -attr @path {/axi_add/axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm}
load net {a:rsci.q_d.mxwt(12)} -pin  "ADD_LOOP:mux" {A1(10)} -attr vt dc -attr @path {/axi_add/axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm}
load net {a:rsci.q_d.mxwt(13)} -pin  "ADD_LOOP:mux" {A1(11)} -attr vt dc -attr @path {/axi_add/axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm}
load net {a:rsci.q_d.mxwt(14)} -pin  "ADD_LOOP:mux" {A1(12)} -attr vt dc -attr @path {/axi_add/axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm}
load net {a:rsci.q_d.mxwt(15)} -pin  "ADD_LOOP:mux" {A1(13)} -attr vt dc -attr @path {/axi_add/axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm}
load net {a:rsci.q_d.mxwt(16)} -pin  "ADD_LOOP:mux" {A1(14)} -attr vt dc -attr @path {/axi_add/axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm}
load net {a:rsci.q_d.mxwt(17)} -pin  "ADD_LOOP:mux" {A1(15)} -attr vt dc -attr @path {/axi_add/axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm}
load net {a:rsci.q_d.mxwt(18)} -pin  "ADD_LOOP:mux" {A1(16)} -attr vt dc -attr @path {/axi_add/axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm}
load net {a:rsci.q_d.mxwt(19)} -pin  "ADD_LOOP:mux" {A1(17)} -attr vt dc -attr @path {/axi_add/axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm}
load net {a:rsci.q_d.mxwt(20)} -pin  "ADD_LOOP:mux" {A1(18)} -attr vt dc -attr @path {/axi_add/axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm}
load net {a:rsci.q_d.mxwt(21)} -pin  "ADD_LOOP:mux" {A1(19)} -attr vt dc -attr @path {/axi_add/axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm}
load net {a:rsci.q_d.mxwt(22)} -pin  "ADD_LOOP:mux" {A1(20)} -attr vt dc -attr @path {/axi_add/axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm}
load net {a:rsci.q_d.mxwt(23)} -pin  "ADD_LOOP:mux" {A1(21)} -attr vt dc -attr @path {/axi_add/axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm}
load net {a:rsci.q_d.mxwt(24)} -pin  "ADD_LOOP:mux" {A1(22)} -attr vt dc -attr @path {/axi_add/axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm}
load net {a:rsci.q_d.mxwt(25)} -pin  "ADD_LOOP:mux" {A1(23)} -attr vt dc -attr @path {/axi_add/axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm}
load net {a:rsci.q_d.mxwt(26)} -pin  "ADD_LOOP:mux" {A1(24)} -attr vt dc -attr @path {/axi_add/axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm}
load net {a:rsci.q_d.mxwt(27)} -pin  "ADD_LOOP:mux" {A1(25)} -attr vt dc -attr @path {/axi_add/axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm}
load net {a:rsci.q_d.mxwt(28)} -pin  "ADD_LOOP:mux" {A1(26)} -attr vt dc -attr @path {/axi_add/axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm}
load net {a:rsci.q_d.mxwt(29)} -pin  "ADD_LOOP:mux" {A1(27)} -attr vt dc -attr @path {/axi_add/axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm}
load net {a:rsci.q_d.mxwt(30)} -pin  "ADD_LOOP:mux" {A1(28)} -attr vt dc -attr @path {/axi_add/axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm}
load net {a:rsci.q_d.mxwt(31)} -pin  "ADD_LOOP:mux" {A1(29)} -attr vt dc -attr @path {/axi_add/axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm}
load net {fsm_output(3)} -pin  "ADD_LOOP:mux" {S(0)} -attr @path {/axi_add/axi_add:core/slc(fsm_output)(3)#3.itm}
load net {ADD_LOOP:mux.itm(0)} -pin  "ADD_LOOP:mux" {Z(0)} -attr vt dc -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(1)} -pin  "ADD_LOOP:mux" {Z(1)} -attr vt dc -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(2)} -pin  "ADD_LOOP:mux" {Z(2)} -attr vt dc -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(3)} -pin  "ADD_LOOP:mux" {Z(3)} -attr vt dc -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(4)} -pin  "ADD_LOOP:mux" {Z(4)} -attr vt dc -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(5)} -pin  "ADD_LOOP:mux" {Z(5)} -attr vt dc -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(6)} -pin  "ADD_LOOP:mux" {Z(6)} -attr vt dc -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(7)} -pin  "ADD_LOOP:mux" {Z(7)} -attr vt dc -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(8)} -pin  "ADD_LOOP:mux" {Z(8)} -attr vt dc -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(9)} -pin  "ADD_LOOP:mux" {Z(9)} -attr vt dc -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(10)} -pin  "ADD_LOOP:mux" {Z(10)} -attr vt dc -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(11)} -pin  "ADD_LOOP:mux" {Z(11)} -attr vt dc -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(12)} -pin  "ADD_LOOP:mux" {Z(12)} -attr vt dc -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(13)} -pin  "ADD_LOOP:mux" {Z(13)} -attr vt dc -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(14)} -pin  "ADD_LOOP:mux" {Z(14)} -attr vt dc -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(15)} -pin  "ADD_LOOP:mux" {Z(15)} -attr vt dc -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(16)} -pin  "ADD_LOOP:mux" {Z(16)} -attr vt dc -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(17)} -pin  "ADD_LOOP:mux" {Z(17)} -attr vt dc -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(18)} -pin  "ADD_LOOP:mux" {Z(18)} -attr vt dc -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(19)} -pin  "ADD_LOOP:mux" {Z(19)} -attr vt dc -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(20)} -pin  "ADD_LOOP:mux" {Z(20)} -attr vt dc -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(21)} -pin  "ADD_LOOP:mux" {Z(21)} -attr vt dc -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(22)} -pin  "ADD_LOOP:mux" {Z(22)} -attr vt dc -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(23)} -pin  "ADD_LOOP:mux" {Z(23)} -attr vt dc -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(24)} -pin  "ADD_LOOP:mux" {Z(24)} -attr vt dc -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(25)} -pin  "ADD_LOOP:mux" {Z(25)} -attr vt dc -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(26)} -pin  "ADD_LOOP:mux" {Z(26)} -attr vt dc -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(27)} -pin  "ADD_LOOP:mux" {Z(27)} -attr vt dc -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(28)} -pin  "ADD_LOOP:mux" {Z(28)} -attr vt dc -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load net {ADD_LOOP:mux.itm(29)} -pin  "ADD_LOOP:mux" {Z(29)} -attr vt dc -attr @path {/axi_add/axi_add:core/ADD_LOOP:mux.itm}
load inst "not#1" "not(1)" "INTERFACE" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-525 -attr oid 522 -attr @path {/axi_add/axi_add:core/not#1} -attr area 0.530412 -attr delay 0.006000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {run_ac_sync_tmp_dobj.sva} -pin  "not#1" {A(0)} -attr @path {/axi_add/axi_add:core/run_ac_sync_tmp_dobj.sva}
load net {not#1.itm} -pin  "not#1" {Z(0)} -attr @path {/axi_add/axi_add:core/not#1.itm}
### END MODULE 

module new "axi_add" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-526 -attr oid 523 -attr vt d -attr @path {/axi_add/clk}
load port {rst} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-527 -attr oid 524 -attr vt d -attr @path {/axi_add/rst}
load port {run:rsc.rdy} output -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-528 -attr oid 525 -attr vt d -attr @path {/axi_add/run:rsc.rdy}
load port {run:rsc.vld} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-529 -attr oid 526 -attr vt d -attr @path {/axi_add/run:rsc.vld}
load portBus a:rsc.adr(3:0) output 4 {a:rsc.adr(3)} {a:rsc.adr(2)} {a:rsc.adr(1)} {a:rsc.adr(0)} -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-530 -attr oid 527 -attr vt d -attr @path {/axi_add/a:rsc.adr}
load portBus a:rsc.d(31:0) output 32 {a:rsc.d(31)} {a:rsc.d(30)} {a:rsc.d(29)} {a:rsc.d(28)} {a:rsc.d(27)} {a:rsc.d(26)} {a:rsc.d(25)} {a:rsc.d(24)} {a:rsc.d(23)} {a:rsc.d(22)} {a:rsc.d(21)} {a:rsc.d(20)} {a:rsc.d(19)} {a:rsc.d(18)} {a:rsc.d(17)} {a:rsc.d(16)} {a:rsc.d(15)} {a:rsc.d(14)} {a:rsc.d(13)} {a:rsc.d(12)} {a:rsc.d(11)} {a:rsc.d(10)} {a:rsc.d(9)} {a:rsc.d(8)} {a:rsc.d(7)} {a:rsc.d(6)} {a:rsc.d(5)} {a:rsc.d(4)} {a:rsc.d(3)} {a:rsc.d(2)} {a:rsc.d(1)} {a:rsc.d(0)} -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-531 -attr oid 528 -attr vt d -attr @path {/axi_add/a:rsc.d}
load port {a:rsc.we} output -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-532 -attr oid 529 -attr vt d -attr @path {/axi_add/a:rsc.we}
load portBus a:rsc.q(31:0) input 32 {a:rsc.q(31)} {a:rsc.q(30)} {a:rsc.q(29)} {a:rsc.q(28)} {a:rsc.q(27)} {a:rsc.q(26)} {a:rsc.q(25)} {a:rsc.q(24)} {a:rsc.q(23)} {a:rsc.q(22)} {a:rsc.q(21)} {a:rsc.q(20)} {a:rsc.q(19)} {a:rsc.q(18)} {a:rsc.q(17)} {a:rsc.q(16)} {a:rsc.q(15)} {a:rsc.q(14)} {a:rsc.q(13)} {a:rsc.q(12)} {a:rsc.q(11)} {a:rsc.q(10)} {a:rsc.q(9)} {a:rsc.q(8)} {a:rsc.q(7)} {a:rsc.q(6)} {a:rsc.q(5)} {a:rsc.q(4)} {a:rsc.q(3)} {a:rsc.q(2)} {a:rsc.q(1)} {a:rsc.q(0)} -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-533 -attr oid 530 -attr vt d -attr @path {/axi_add/a:rsc.q}
load port {a:rsc.triosy.lz} output -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-534 -attr oid 531 -attr vt d -attr @path {/axi_add/a:rsc.triosy.lz}
load portBus b:rsc.adr(3:0) output 4 {b:rsc.adr(3)} {b:rsc.adr(2)} {b:rsc.adr(1)} {b:rsc.adr(0)} -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-535 -attr oid 532 -attr vt d -attr @path {/axi_add/b:rsc.adr}
load portBus b:rsc.d(31:0) output 32 {b:rsc.d(31)} {b:rsc.d(30)} {b:rsc.d(29)} {b:rsc.d(28)} {b:rsc.d(27)} {b:rsc.d(26)} {b:rsc.d(25)} {b:rsc.d(24)} {b:rsc.d(23)} {b:rsc.d(22)} {b:rsc.d(21)} {b:rsc.d(20)} {b:rsc.d(19)} {b:rsc.d(18)} {b:rsc.d(17)} {b:rsc.d(16)} {b:rsc.d(15)} {b:rsc.d(14)} {b:rsc.d(13)} {b:rsc.d(12)} {b:rsc.d(11)} {b:rsc.d(10)} {b:rsc.d(9)} {b:rsc.d(8)} {b:rsc.d(7)} {b:rsc.d(6)} {b:rsc.d(5)} {b:rsc.d(4)} {b:rsc.d(3)} {b:rsc.d(2)} {b:rsc.d(1)} {b:rsc.d(0)} -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-536 -attr oid 533 -attr vt d -attr @path {/axi_add/b:rsc.d}
load port {b:rsc.we} output -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-537 -attr oid 534 -attr vt d -attr @path {/axi_add/b:rsc.we}
load portBus b:rsc.q(31:0) input 32 {b:rsc.q(31)} {b:rsc.q(30)} {b:rsc.q(29)} {b:rsc.q(28)} {b:rsc.q(27)} {b:rsc.q(26)} {b:rsc.q(25)} {b:rsc.q(24)} {b:rsc.q(23)} {b:rsc.q(22)} {b:rsc.q(21)} {b:rsc.q(20)} {b:rsc.q(19)} {b:rsc.q(18)} {b:rsc.q(17)} {b:rsc.q(16)} {b:rsc.q(15)} {b:rsc.q(14)} {b:rsc.q(13)} {b:rsc.q(12)} {b:rsc.q(11)} {b:rsc.q(10)} {b:rsc.q(9)} {b:rsc.q(8)} {b:rsc.q(7)} {b:rsc.q(6)} {b:rsc.q(5)} {b:rsc.q(4)} {b:rsc.q(3)} {b:rsc.q(2)} {b:rsc.q(1)} {b:rsc.q(0)} -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-538 -attr oid 535 -attr vt d -attr @path {/axi_add/b:rsc.q}
load port {b:rsc.triosy.lz} output -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-539 -attr oid 536 -attr vt d -attr @path {/axi_add/b:rsc.triosy.lz}
load port {complete:rsc.rdy} input -symbol left_portin noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-540 -attr oid 537 -attr vt d -attr @path {/axi_add/complete:rsc.rdy}
load port {complete:rsc.vld} output -symbol right_portout noname -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-541 -attr oid 538 -attr vt d -attr @path {/axi_add/complete:rsc.vld}
load symbol "axi_add:ccs_sample_mem.ccs_ram_sync_singleport_rwport(2,32,4,16,16,32,5)gen" "orig" GEN \
 fillcolor 1 \
     portBus q(31:0) input 32 {q(31)} {q(30)} {q(29)} {q(28)} {q(27)} {q(26)} {q(25)} {q(24)} {q(23)} {q(22)} {q(21)} {q(20)} {q(19)} {q(18)} {q(17)} {q(16)} {q(15)} {q(14)} {q(13)} {q(12)} {q(11)} {q(10)} {q(9)} {q(8)} {q(7)} {q(6)} {q(5)} {q(4)} {q(3)} {q(2)} {q(1)} {q(0)} \
     port {we} output \
     portBus d(31:0) output 32 {d(31)} {d(30)} {d(29)} {d(28)} {d(27)} {d(26)} {d(25)} {d(24)} {d(23)} {d(22)} {d(21)} {d(20)} {d(19)} {d(18)} {d(17)} {d(16)} {d(15)} {d(14)} {d(13)} {d(12)} {d(11)} {d(10)} {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus adr(3:0) output 4 {adr(3)} {adr(2)} {adr(1)} {adr(0)} \
     portBus adr_d(3:0) input 4 {adr_d(3)} {adr_d(2)} {adr_d(1)} {adr_d(0)} \
     portBus d_d(31:0) input 32 {d_d(31)} {d_d(30)} {d_d(29)} {d_d(28)} {d_d(27)} {d_d(26)} {d_d(25)} {d_d(24)} {d_d(23)} {d_d(22)} {d_d(21)} {d_d(20)} {d_d(19)} {d_d(18)} {d_d(17)} {d_d(16)} {d_d(15)} {d_d(14)} {d_d(13)} {d_d(12)} {d_d(11)} {d_d(10)} {d_d(9)} {d_d(8)} {d_d(7)} {d_d(6)} {d_d(5)} {d_d(4)} {d_d(3)} {d_d(2)} {d_d(1)} {d_d(0)} \
     port {en} input \
     port {we_d} input \
     port {clk} input \
     portBus q_d(31:0) output 32 {q_d(31)} {q_d(30)} {q_d(29)} {q_d(28)} {q_d(27)} {q_d(26)} {q_d(25)} {q_d(24)} {q_d(23)} {q_d(22)} {q_d(21)} {q_d(20)} {q_d(19)} {q_d(18)} {q_d(17)} {q_d(16)} {q_d(15)} {q_d(14)} {q_d(13)} {q_d(12)} {q_d(11)} {q_d(10)} {q_d(9)} {q_d(8)} {q_d(7)} {q_d(6)} {q_d(5)} {q_d(4)} {q_d(3)} {q_d(2)} {q_d(1)} {q_d(0)} \
     port {port_0_rw_ram_ir_internal_RMASK_B_d} input \
     port {port_0_rw_ram_ir_internal_WMASK_B_d} input \

load symbol "axi_add:ccs_sample_mem.ccs_ram_sync_singleport_rwport(3,32,4,16,16,32,5)gen" "orig" GEN \
 fillcolor 1 \
     portBus q(31:0) input 32 {q(31)} {q(30)} {q(29)} {q(28)} {q(27)} {q(26)} {q(25)} {q(24)} {q(23)} {q(22)} {q(21)} {q(20)} {q(19)} {q(18)} {q(17)} {q(16)} {q(15)} {q(14)} {q(13)} {q(12)} {q(11)} {q(10)} {q(9)} {q(8)} {q(7)} {q(6)} {q(5)} {q(4)} {q(3)} {q(2)} {q(1)} {q(0)} \
     port {we} output \
     portBus d(31:0) output 32 {d(31)} {d(30)} {d(29)} {d(28)} {d(27)} {d(26)} {d(25)} {d(24)} {d(23)} {d(22)} {d(21)} {d(20)} {d(19)} {d(18)} {d(17)} {d(16)} {d(15)} {d(14)} {d(13)} {d(12)} {d(11)} {d(10)} {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus adr(3:0) output 4 {adr(3)} {adr(2)} {adr(1)} {adr(0)} \
     portBus adr_d(3:0) input 4 {adr_d(3)} {adr_d(2)} {adr_d(1)} {adr_d(0)} \
     portBus d_d(31:0) input 32 {d_d(31)} {d_d(30)} {d_d(29)} {d_d(28)} {d_d(27)} {d_d(26)} {d_d(25)} {d_d(24)} {d_d(23)} {d_d(22)} {d_d(21)} {d_d(20)} {d_d(19)} {d_d(18)} {d_d(17)} {d_d(16)} {d_d(15)} {d_d(14)} {d_d(13)} {d_d(12)} {d_d(11)} {d_d(10)} {d_d(9)} {d_d(8)} {d_d(7)} {d_d(6)} {d_d(5)} {d_d(4)} {d_d(3)} {d_d(2)} {d_d(1)} {d_d(0)} \
     port {en} input \
     port {we_d} input \
     port {clk} input \
     portBus q_d(31:0) output 32 {q_d(31)} {q_d(30)} {q_d(29)} {q_d(28)} {q_d(27)} {q_d(26)} {q_d(25)} {q_d(24)} {q_d(23)} {q_d(22)} {q_d(21)} {q_d(20)} {q_d(19)} {q_d(18)} {q_d(17)} {q_d(16)} {q_d(15)} {q_d(14)} {q_d(13)} {q_d(12)} {q_d(11)} {q_d(10)} {q_d(9)} {q_d(8)} {q_d(7)} {q_d(6)} {q_d(5)} {q_d(4)} {q_d(3)} {q_d(2)} {q_d(1)} {q_d(0)} \
     port {port_0_rw_ram_ir_internal_RMASK_B_d} input \
     port {port_0_rw_ram_ir_internal_WMASK_B_d} input \

load symbol "axi_add:core" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {run:rsc.rdy} output \
     port {run:rsc.vld} input \
     port {a:rsc.triosy.lz} output \
     port {b:rsc.triosy.lz} output \
     port {complete:rsc.rdy} input \
     port {complete:rsc.vld} output \
     portBus a:rsci.q_d(31:0) input 32 {a:rsci.q_d(31)} {a:rsci.q_d(30)} {a:rsci.q_d(29)} {a:rsci.q_d(28)} {a:rsci.q_d(27)} {a:rsci.q_d(26)} {a:rsci.q_d(25)} {a:rsci.q_d(24)} {a:rsci.q_d(23)} {a:rsci.q_d(22)} {a:rsci.q_d(21)} {a:rsci.q_d(20)} {a:rsci.q_d(19)} {a:rsci.q_d(18)} {a:rsci.q_d(17)} {a:rsci.q_d(16)} {a:rsci.q_d(15)} {a:rsci.q_d(14)} {a:rsci.q_d(13)} {a:rsci.q_d(12)} {a:rsci.q_d(11)} {a:rsci.q_d(10)} {a:rsci.q_d(9)} {a:rsci.q_d(8)} {a:rsci.q_d(7)} {a:rsci.q_d(6)} {a:rsci.q_d(5)} {a:rsci.q_d(4)} {a:rsci.q_d(3)} {a:rsci.q_d(2)} {a:rsci.q_d(1)} {a:rsci.q_d(0)} \
     port {a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d} output \
     portBus b:rsci.d_d(31:0) output 32 {b:rsci.d_d(31)} {b:rsci.d_d(30)} {b:rsci.d_d(29)} {b:rsci.d_d(28)} {b:rsci.d_d(27)} {b:rsci.d_d(26)} {b:rsci.d_d(25)} {b:rsci.d_d(24)} {b:rsci.d_d(23)} {b:rsci.d_d(22)} {b:rsci.d_d(21)} {b:rsci.d_d(20)} {b:rsci.d_d(19)} {b:rsci.d_d(18)} {b:rsci.d_d(17)} {b:rsci.d_d(16)} {b:rsci.d_d(15)} {b:rsci.d_d(14)} {b:rsci.d_d(13)} {b:rsci.d_d(12)} {b:rsci.d_d(11)} {b:rsci.d_d(10)} {b:rsci.d_d(9)} {b:rsci.d_d(8)} {b:rsci.d_d(7)} {b:rsci.d_d(6)} {b:rsci.d_d(5)} {b:rsci.d_d(4)} {b:rsci.d_d(3)} {b:rsci.d_d(2)} {b:rsci.d_d(1)} {b:rsci.d_d(0)} \
     portBus a:rsci.adr_d.pff(3:0) output 4 {a:rsci.adr_d.pff(3)} {a:rsci.adr_d.pff(2)} {a:rsci.adr_d.pff(1)} {a:rsci.adr_d.pff(0)} \
     port {b:rsci.we_d.pff} output \

load net {a:rsci.q_d(0)} -attr vt d
load net {a:rsci.q_d(1)} -attr vt d
load net {a:rsci.q_d(2)} -attr vt d
load net {a:rsci.q_d(3)} -attr vt d
load net {a:rsci.q_d(4)} -attr vt d
load net {a:rsci.q_d(5)} -attr vt d
load net {a:rsci.q_d(6)} -attr vt d
load net {a:rsci.q_d(7)} -attr vt d
load net {a:rsci.q_d(8)} -attr vt d
load net {a:rsci.q_d(9)} -attr vt d
load net {a:rsci.q_d(10)} -attr vt d
load net {a:rsci.q_d(11)} -attr vt d
load net {a:rsci.q_d(12)} -attr vt d
load net {a:rsci.q_d(13)} -attr vt d
load net {a:rsci.q_d(14)} -attr vt d
load net {a:rsci.q_d(15)} -attr vt d
load net {a:rsci.q_d(16)} -attr vt d
load net {a:rsci.q_d(17)} -attr vt d
load net {a:rsci.q_d(18)} -attr vt d
load net {a:rsci.q_d(19)} -attr vt d
load net {a:rsci.q_d(20)} -attr vt d
load net {a:rsci.q_d(21)} -attr vt d
load net {a:rsci.q_d(22)} -attr vt d
load net {a:rsci.q_d(23)} -attr vt d
load net {a:rsci.q_d(24)} -attr vt d
load net {a:rsci.q_d(25)} -attr vt d
load net {a:rsci.q_d(26)} -attr vt d
load net {a:rsci.q_d(27)} -attr vt d
load net {a:rsci.q_d(28)} -attr vt d
load net {a:rsci.q_d(29)} -attr vt d
load net {a:rsci.q_d(30)} -attr vt d
load net {a:rsci.q_d(31)} -attr vt d
load netBundle {a:rsci.q_d} 32 {a:rsci.q_d(0)} {a:rsci.q_d(1)} {a:rsci.q_d(2)} {a:rsci.q_d(3)} {a:rsci.q_d(4)} {a:rsci.q_d(5)} {a:rsci.q_d(6)} {a:rsci.q_d(7)} {a:rsci.q_d(8)} {a:rsci.q_d(9)} {a:rsci.q_d(10)} {a:rsci.q_d(11)} {a:rsci.q_d(12)} {a:rsci.q_d(13)} {a:rsci.q_d(14)} {a:rsci.q_d(15)} {a:rsci.q_d(16)} {a:rsci.q_d(17)} {a:rsci.q_d(18)} {a:rsci.q_d(19)} {a:rsci.q_d(20)} {a:rsci.q_d(21)} {a:rsci.q_d(22)} {a:rsci.q_d(23)} {a:rsci.q_d(24)} {a:rsci.q_d(25)} {a:rsci.q_d(26)} {a:rsci.q_d(27)} {a:rsci.q_d(28)} {a:rsci.q_d(29)} {a:rsci.q_d(30)} {a:rsci.q_d(31)} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-542 -attr oid 539 -attr vt d -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-543 -attr oid 540 -attr vt d
load net {b:rsci.d_d(0)} -attr vt d
load net {b:rsci.d_d(1)} -attr vt d
load net {b:rsci.d_d(2)} -attr vt d
load net {b:rsci.d_d(3)} -attr vt d
load net {b:rsci.d_d(4)} -attr vt d
load net {b:rsci.d_d(5)} -attr vt d
load net {b:rsci.d_d(6)} -attr vt d
load net {b:rsci.d_d(7)} -attr vt d
load net {b:rsci.d_d(8)} -attr vt d
load net {b:rsci.d_d(9)} -attr vt d
load net {b:rsci.d_d(10)} -attr vt d
load net {b:rsci.d_d(11)} -attr vt d
load net {b:rsci.d_d(12)} -attr vt d
load net {b:rsci.d_d(13)} -attr vt d
load net {b:rsci.d_d(14)} -attr vt d
load net {b:rsci.d_d(15)} -attr vt d
load net {b:rsci.d_d(16)} -attr vt d
load net {b:rsci.d_d(17)} -attr vt d
load net {b:rsci.d_d(18)} -attr vt d
load net {b:rsci.d_d(19)} -attr vt d
load net {b:rsci.d_d(20)} -attr vt d
load net {b:rsci.d_d(21)} -attr vt d
load net {b:rsci.d_d(22)} -attr vt d
load net {b:rsci.d_d(23)} -attr vt d
load net {b:rsci.d_d(24)} -attr vt d
load net {b:rsci.d_d(25)} -attr vt d
load net {b:rsci.d_d(26)} -attr vt d
load net {b:rsci.d_d(27)} -attr vt d
load net {b:rsci.d_d(28)} -attr vt d
load net {b:rsci.d_d(29)} -attr vt d
load net {b:rsci.d_d(30)} -attr vt d
load net {b:rsci.d_d(31)} -attr vt d
load netBundle {b:rsci.d_d} 32 {b:rsci.d_d(0)} {b:rsci.d_d(1)} {b:rsci.d_d(2)} {b:rsci.d_d(3)} {b:rsci.d_d(4)} {b:rsci.d_d(5)} {b:rsci.d_d(6)} {b:rsci.d_d(7)} {b:rsci.d_d(8)} {b:rsci.d_d(9)} {b:rsci.d_d(10)} {b:rsci.d_d(11)} {b:rsci.d_d(12)} {b:rsci.d_d(13)} {b:rsci.d_d(14)} {b:rsci.d_d(15)} {b:rsci.d_d(16)} {b:rsci.d_d(17)} {b:rsci.d_d(18)} {b:rsci.d_d(19)} {b:rsci.d_d(20)} {b:rsci.d_d(21)} {b:rsci.d_d(22)} {b:rsci.d_d(23)} {b:rsci.d_d(24)} {b:rsci.d_d(25)} {b:rsci.d_d(26)} {b:rsci.d_d(27)} {b:rsci.d_d(28)} {b:rsci.d_d(29)} {b:rsci.d_d(30)} {b:rsci.d_d(31)} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-544 -attr oid 541 -attr vt d -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.q_d(0)}
load net {b:rsci.q_d(1)}
load net {b:rsci.q_d(2)}
load net {b:rsci.q_d(3)}
load net {b:rsci.q_d(4)}
load net {b:rsci.q_d(5)}
load net {b:rsci.q_d(6)}
load net {b:rsci.q_d(7)}
load net {b:rsci.q_d(8)}
load net {b:rsci.q_d(9)}
load net {b:rsci.q_d(10)}
load net {b:rsci.q_d(11)}
load net {b:rsci.q_d(12)}
load net {b:rsci.q_d(13)}
load net {b:rsci.q_d(14)}
load net {b:rsci.q_d(15)}
load net {b:rsci.q_d(16)}
load net {b:rsci.q_d(17)}
load net {b:rsci.q_d(18)}
load net {b:rsci.q_d(19)}
load net {b:rsci.q_d(20)}
load net {b:rsci.q_d(21)}
load net {b:rsci.q_d(22)}
load net {b:rsci.q_d(23)}
load net {b:rsci.q_d(24)}
load net {b:rsci.q_d(25)}
load net {b:rsci.q_d(26)}
load net {b:rsci.q_d(27)}
load net {b:rsci.q_d(28)}
load net {b:rsci.q_d(29)}
load net {b:rsci.q_d(30)}
load net {b:rsci.q_d(31)}
load netBundle {b:rsci.q_d} 32 {b:rsci.q_d(0)} {b:rsci.q_d(1)} {b:rsci.q_d(2)} {b:rsci.q_d(3)} {b:rsci.q_d(4)} {b:rsci.q_d(5)} {b:rsci.q_d(6)} {b:rsci.q_d(7)} {b:rsci.q_d(8)} {b:rsci.q_d(9)} {b:rsci.q_d(10)} {b:rsci.q_d(11)} {b:rsci.q_d(12)} {b:rsci.q_d(13)} {b:rsci.q_d(14)} {b:rsci.q_d(15)} {b:rsci.q_d(16)} {b:rsci.q_d(17)} {b:rsci.q_d(18)} {b:rsci.q_d(19)} {b:rsci.q_d(20)} {b:rsci.q_d(21)} {b:rsci.q_d(22)} {b:rsci.q_d(23)} {b:rsci.q_d(24)} {b:rsci.q_d(25)} {b:rsci.q_d(26)} {b:rsci.q_d(27)} {b:rsci.q_d(28)} {b:rsci.q_d(29)} {b:rsci.q_d(30)} {b:rsci.q_d(31)} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-545 -attr oid 542 -attr @path {/axi_add/b:rsci.q_d}
load net {a:rsci.adr_d.iff(0)} -attr vt d
load net {a:rsci.adr_d.iff(1)} -attr vt d
load net {a:rsci.adr_d.iff(2)} -attr vt d
load net {a:rsci.adr_d.iff(3)} -attr vt d
load netBundle {a:rsci.adr_d.iff} 4 {a:rsci.adr_d.iff(0)} {a:rsci.adr_d.iff(1)} {a:rsci.adr_d.iff(2)} {a:rsci.adr_d.iff(3)} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-546 -attr oid 543 -attr vt d -attr @path {/axi_add/a:rsci.adr_d.iff}
load net {b:rsci.we_d.iff} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-547 -attr oid 544 -attr vt d
load net {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-548 -attr oid 545 -attr vt d
load net {clk} -port {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-549 -attr oid 546 -attr vt d
load net {rst} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-550 -attr oid 547 -attr vt d
load net {rst} -port {rst} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-551 -attr oid 548 -attr vt d
load net {run:rsc.rdy} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-552 -attr oid 549 -attr vt d
load net {run:rsc.rdy} -port {run:rsc.rdy} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-553 -attr oid 550 -attr vt d -attr @path {/axi_add/run:rsc.rdy}
load net {run:rsc.vld} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-554 -attr oid 551 -attr vt d
load net {run:rsc.vld} -port {run:rsc.vld} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-555 -attr oid 552 -attr vt d
load net {a:rsc.adr(0)} -attr vt d
load net {a:rsc.adr(1)} -attr vt d
load net {a:rsc.adr(2)} -attr vt d
load net {a:rsc.adr(3)} -attr vt d
load netBundle {a:rsc.adr} 4 {a:rsc.adr(0)} {a:rsc.adr(1)} {a:rsc.adr(2)} {a:rsc.adr(3)} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-556 -attr oid 553 -attr vt d -attr @path {/axi_add/a:rsc.adr}
load net {a:rsc.adr(0)} -port {a:rsc.adr(0)} -attr vt d -attr @path {/axi_add/a:rsc.adr}
load net {a:rsc.adr(1)} -port {a:rsc.adr(1)} -attr vt d -attr @path {/axi_add/a:rsc.adr}
load net {a:rsc.adr(2)} -port {a:rsc.adr(2)} -attr vt d -attr @path {/axi_add/a:rsc.adr}
load net {a:rsc.adr(3)} -port {a:rsc.adr(3)} -attr vt d -attr @path {/axi_add/a:rsc.adr}
load net {a:rsc.d(0)} -attr vt d
load net {a:rsc.d(1)} -attr vt d
load net {a:rsc.d(2)} -attr vt d
load net {a:rsc.d(3)} -attr vt d
load net {a:rsc.d(4)} -attr vt d
load net {a:rsc.d(5)} -attr vt d
load net {a:rsc.d(6)} -attr vt d
load net {a:rsc.d(7)} -attr vt d
load net {a:rsc.d(8)} -attr vt d
load net {a:rsc.d(9)} -attr vt d
load net {a:rsc.d(10)} -attr vt d
load net {a:rsc.d(11)} -attr vt d
load net {a:rsc.d(12)} -attr vt d
load net {a:rsc.d(13)} -attr vt d
load net {a:rsc.d(14)} -attr vt d
load net {a:rsc.d(15)} -attr vt d
load net {a:rsc.d(16)} -attr vt d
load net {a:rsc.d(17)} -attr vt d
load net {a:rsc.d(18)} -attr vt d
load net {a:rsc.d(19)} -attr vt d
load net {a:rsc.d(20)} -attr vt d
load net {a:rsc.d(21)} -attr vt d
load net {a:rsc.d(22)} -attr vt d
load net {a:rsc.d(23)} -attr vt d
load net {a:rsc.d(24)} -attr vt d
load net {a:rsc.d(25)} -attr vt d
load net {a:rsc.d(26)} -attr vt d
load net {a:rsc.d(27)} -attr vt d
load net {a:rsc.d(28)} -attr vt d
load net {a:rsc.d(29)} -attr vt d
load net {a:rsc.d(30)} -attr vt d
load net {a:rsc.d(31)} -attr vt d
load netBundle {a:rsc.d} 32 {a:rsc.d(0)} {a:rsc.d(1)} {a:rsc.d(2)} {a:rsc.d(3)} {a:rsc.d(4)} {a:rsc.d(5)} {a:rsc.d(6)} {a:rsc.d(7)} {a:rsc.d(8)} {a:rsc.d(9)} {a:rsc.d(10)} {a:rsc.d(11)} {a:rsc.d(12)} {a:rsc.d(13)} {a:rsc.d(14)} {a:rsc.d(15)} {a:rsc.d(16)} {a:rsc.d(17)} {a:rsc.d(18)} {a:rsc.d(19)} {a:rsc.d(20)} {a:rsc.d(21)} {a:rsc.d(22)} {a:rsc.d(23)} {a:rsc.d(24)} {a:rsc.d(25)} {a:rsc.d(26)} {a:rsc.d(27)} {a:rsc.d(28)} {a:rsc.d(29)} {a:rsc.d(30)} {a:rsc.d(31)} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-557 -attr oid 554 -attr vt d -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(0)} -port {a:rsc.d(0)} -attr vt d -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(1)} -port {a:rsc.d(1)} -attr vt d -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(2)} -port {a:rsc.d(2)} -attr vt d -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(3)} -port {a:rsc.d(3)} -attr vt d -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(4)} -port {a:rsc.d(4)} -attr vt d -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(5)} -port {a:rsc.d(5)} -attr vt d -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(6)} -port {a:rsc.d(6)} -attr vt d -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(7)} -port {a:rsc.d(7)} -attr vt d -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(8)} -port {a:rsc.d(8)} -attr vt d -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(9)} -port {a:rsc.d(9)} -attr vt d -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(10)} -port {a:rsc.d(10)} -attr vt d -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(11)} -port {a:rsc.d(11)} -attr vt d -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(12)} -port {a:rsc.d(12)} -attr vt d -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(13)} -port {a:rsc.d(13)} -attr vt d -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(14)} -port {a:rsc.d(14)} -attr vt d -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(15)} -port {a:rsc.d(15)} -attr vt d -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(16)} -port {a:rsc.d(16)} -attr vt d -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(17)} -port {a:rsc.d(17)} -attr vt d -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(18)} -port {a:rsc.d(18)} -attr vt d -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(19)} -port {a:rsc.d(19)} -attr vt d -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(20)} -port {a:rsc.d(20)} -attr vt d -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(21)} -port {a:rsc.d(21)} -attr vt d -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(22)} -port {a:rsc.d(22)} -attr vt d -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(23)} -port {a:rsc.d(23)} -attr vt d -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(24)} -port {a:rsc.d(24)} -attr vt d -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(25)} -port {a:rsc.d(25)} -attr vt d -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(26)} -port {a:rsc.d(26)} -attr vt d -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(27)} -port {a:rsc.d(27)} -attr vt d -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(28)} -port {a:rsc.d(28)} -attr vt d -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(29)} -port {a:rsc.d(29)} -attr vt d -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(30)} -port {a:rsc.d(30)} -attr vt d -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(31)} -port {a:rsc.d(31)} -attr vt d -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.we} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-558 -attr oid 555 -attr vt d
load net {a:rsc.we} -port {a:rsc.we} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-559 -attr oid 556 -attr vt d -attr @path {/axi_add/a:rsc.we}
load net {a:rsc.q(0)} -attr vt d
load net {a:rsc.q(1)} -attr vt d
load net {a:rsc.q(2)} -attr vt d
load net {a:rsc.q(3)} -attr vt d
load net {a:rsc.q(4)} -attr vt d
load net {a:rsc.q(5)} -attr vt d
load net {a:rsc.q(6)} -attr vt d
load net {a:rsc.q(7)} -attr vt d
load net {a:rsc.q(8)} -attr vt d
load net {a:rsc.q(9)} -attr vt d
load net {a:rsc.q(10)} -attr vt d
load net {a:rsc.q(11)} -attr vt d
load net {a:rsc.q(12)} -attr vt d
load net {a:rsc.q(13)} -attr vt d
load net {a:rsc.q(14)} -attr vt d
load net {a:rsc.q(15)} -attr vt d
load net {a:rsc.q(16)} -attr vt d
load net {a:rsc.q(17)} -attr vt d
load net {a:rsc.q(18)} -attr vt d
load net {a:rsc.q(19)} -attr vt d
load net {a:rsc.q(20)} -attr vt d
load net {a:rsc.q(21)} -attr vt d
load net {a:rsc.q(22)} -attr vt d
load net {a:rsc.q(23)} -attr vt d
load net {a:rsc.q(24)} -attr vt d
load net {a:rsc.q(25)} -attr vt d
load net {a:rsc.q(26)} -attr vt d
load net {a:rsc.q(27)} -attr vt d
load net {a:rsc.q(28)} -attr vt d
load net {a:rsc.q(29)} -attr vt d
load net {a:rsc.q(30)} -attr vt d
load net {a:rsc.q(31)} -attr vt d
load netBundle {a:rsc.q} 32 {a:rsc.q(0)} {a:rsc.q(1)} {a:rsc.q(2)} {a:rsc.q(3)} {a:rsc.q(4)} {a:rsc.q(5)} {a:rsc.q(6)} {a:rsc.q(7)} {a:rsc.q(8)} {a:rsc.q(9)} {a:rsc.q(10)} {a:rsc.q(11)} {a:rsc.q(12)} {a:rsc.q(13)} {a:rsc.q(14)} {a:rsc.q(15)} {a:rsc.q(16)} {a:rsc.q(17)} {a:rsc.q(18)} {a:rsc.q(19)} {a:rsc.q(20)} {a:rsc.q(21)} {a:rsc.q(22)} {a:rsc.q(23)} {a:rsc.q(24)} {a:rsc.q(25)} {a:rsc.q(26)} {a:rsc.q(27)} {a:rsc.q(28)} {a:rsc.q(29)} {a:rsc.q(30)} {a:rsc.q(31)} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-560 -attr oid 557 -attr vt d -attr @path {/axi_add/a:rsc.q}
load net {a:rsc.q(0)} -port {a:rsc.q(0)} -attr vt d
load net {a:rsc.q(1)} -port {a:rsc.q(1)} -attr vt d
load net {a:rsc.q(2)} -port {a:rsc.q(2)} -attr vt d
load net {a:rsc.q(3)} -port {a:rsc.q(3)} -attr vt d
load net {a:rsc.q(4)} -port {a:rsc.q(4)} -attr vt d
load net {a:rsc.q(5)} -port {a:rsc.q(5)} -attr vt d
load net {a:rsc.q(6)} -port {a:rsc.q(6)} -attr vt d
load net {a:rsc.q(7)} -port {a:rsc.q(7)} -attr vt d
load net {a:rsc.q(8)} -port {a:rsc.q(8)} -attr vt d
load net {a:rsc.q(9)} -port {a:rsc.q(9)} -attr vt d
load net {a:rsc.q(10)} -port {a:rsc.q(10)} -attr vt d
load net {a:rsc.q(11)} -port {a:rsc.q(11)} -attr vt d
load net {a:rsc.q(12)} -port {a:rsc.q(12)} -attr vt d
load net {a:rsc.q(13)} -port {a:rsc.q(13)} -attr vt d
load net {a:rsc.q(14)} -port {a:rsc.q(14)} -attr vt d
load net {a:rsc.q(15)} -port {a:rsc.q(15)} -attr vt d
load net {a:rsc.q(16)} -port {a:rsc.q(16)} -attr vt d
load net {a:rsc.q(17)} -port {a:rsc.q(17)} -attr vt d
load net {a:rsc.q(18)} -port {a:rsc.q(18)} -attr vt d
load net {a:rsc.q(19)} -port {a:rsc.q(19)} -attr vt d
load net {a:rsc.q(20)} -port {a:rsc.q(20)} -attr vt d
load net {a:rsc.q(21)} -port {a:rsc.q(21)} -attr vt d
load net {a:rsc.q(22)} -port {a:rsc.q(22)} -attr vt d
load net {a:rsc.q(23)} -port {a:rsc.q(23)} -attr vt d
load net {a:rsc.q(24)} -port {a:rsc.q(24)} -attr vt d
load net {a:rsc.q(25)} -port {a:rsc.q(25)} -attr vt d
load net {a:rsc.q(26)} -port {a:rsc.q(26)} -attr vt d
load net {a:rsc.q(27)} -port {a:rsc.q(27)} -attr vt d
load net {a:rsc.q(28)} -port {a:rsc.q(28)} -attr vt d
load net {a:rsc.q(29)} -port {a:rsc.q(29)} -attr vt d
load net {a:rsc.q(30)} -port {a:rsc.q(30)} -attr vt d
load net {a:rsc.q(31)} -port {a:rsc.q(31)} -attr vt d
load netBundle {a:rsc.q} 32 {a:rsc.q(0)} {a:rsc.q(1)} {a:rsc.q(2)} {a:rsc.q(3)} {a:rsc.q(4)} {a:rsc.q(5)} {a:rsc.q(6)} {a:rsc.q(7)} {a:rsc.q(8)} {a:rsc.q(9)} {a:rsc.q(10)} {a:rsc.q(11)} {a:rsc.q(12)} {a:rsc.q(13)} {a:rsc.q(14)} {a:rsc.q(15)} {a:rsc.q(16)} {a:rsc.q(17)} {a:rsc.q(18)} {a:rsc.q(19)} {a:rsc.q(20)} {a:rsc.q(21)} {a:rsc.q(22)} {a:rsc.q(23)} {a:rsc.q(24)} {a:rsc.q(25)} {a:rsc.q(26)} {a:rsc.q(27)} {a:rsc.q(28)} {a:rsc.q(29)} {a:rsc.q(30)} {a:rsc.q(31)} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-561 -attr oid 558 -attr vt d -attr @path {/axi_add/a:rsc.q}
load net {a:rsc.triosy.lz} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-562 -attr oid 559 -attr vt d
load net {a:rsc.triosy.lz} -port {a:rsc.triosy.lz} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-563 -attr oid 560 -attr vt d -attr @path {/axi_add/a:rsc.triosy.lz}
load net {b:rsc.adr(0)} -attr vt d
load net {b:rsc.adr(1)} -attr vt d
load net {b:rsc.adr(2)} -attr vt d
load net {b:rsc.adr(3)} -attr vt d
load netBundle {b:rsc.adr} 4 {b:rsc.adr(0)} {b:rsc.adr(1)} {b:rsc.adr(2)} {b:rsc.adr(3)} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-564 -attr oid 561 -attr vt d -attr @path {/axi_add/b:rsc.adr}
load net {b:rsc.adr(0)} -port {b:rsc.adr(0)} -attr vt d -attr @path {/axi_add/b:rsc.adr}
load net {b:rsc.adr(1)} -port {b:rsc.adr(1)} -attr vt d -attr @path {/axi_add/b:rsc.adr}
load net {b:rsc.adr(2)} -port {b:rsc.adr(2)} -attr vt d -attr @path {/axi_add/b:rsc.adr}
load net {b:rsc.adr(3)} -port {b:rsc.adr(3)} -attr vt d -attr @path {/axi_add/b:rsc.adr}
load net {b:rsc.d(0)} -attr vt d
load net {b:rsc.d(1)} -attr vt d
load net {b:rsc.d(2)} -attr vt d
load net {b:rsc.d(3)} -attr vt d
load net {b:rsc.d(4)} -attr vt d
load net {b:rsc.d(5)} -attr vt d
load net {b:rsc.d(6)} -attr vt d
load net {b:rsc.d(7)} -attr vt d
load net {b:rsc.d(8)} -attr vt d
load net {b:rsc.d(9)} -attr vt d
load net {b:rsc.d(10)} -attr vt d
load net {b:rsc.d(11)} -attr vt d
load net {b:rsc.d(12)} -attr vt d
load net {b:rsc.d(13)} -attr vt d
load net {b:rsc.d(14)} -attr vt d
load net {b:rsc.d(15)} -attr vt d
load net {b:rsc.d(16)} -attr vt d
load net {b:rsc.d(17)} -attr vt d
load net {b:rsc.d(18)} -attr vt d
load net {b:rsc.d(19)} -attr vt d
load net {b:rsc.d(20)} -attr vt d
load net {b:rsc.d(21)} -attr vt d
load net {b:rsc.d(22)} -attr vt d
load net {b:rsc.d(23)} -attr vt d
load net {b:rsc.d(24)} -attr vt d
load net {b:rsc.d(25)} -attr vt d
load net {b:rsc.d(26)} -attr vt d
load net {b:rsc.d(27)} -attr vt d
load net {b:rsc.d(28)} -attr vt d
load net {b:rsc.d(29)} -attr vt d
load net {b:rsc.d(30)} -attr vt d
load net {b:rsc.d(31)} -attr vt d
load netBundle {b:rsc.d} 32 {b:rsc.d(0)} {b:rsc.d(1)} {b:rsc.d(2)} {b:rsc.d(3)} {b:rsc.d(4)} {b:rsc.d(5)} {b:rsc.d(6)} {b:rsc.d(7)} {b:rsc.d(8)} {b:rsc.d(9)} {b:rsc.d(10)} {b:rsc.d(11)} {b:rsc.d(12)} {b:rsc.d(13)} {b:rsc.d(14)} {b:rsc.d(15)} {b:rsc.d(16)} {b:rsc.d(17)} {b:rsc.d(18)} {b:rsc.d(19)} {b:rsc.d(20)} {b:rsc.d(21)} {b:rsc.d(22)} {b:rsc.d(23)} {b:rsc.d(24)} {b:rsc.d(25)} {b:rsc.d(26)} {b:rsc.d(27)} {b:rsc.d(28)} {b:rsc.d(29)} {b:rsc.d(30)} {b:rsc.d(31)} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-565 -attr oid 562 -attr vt d -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(0)} -port {b:rsc.d(0)} -attr vt d -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(1)} -port {b:rsc.d(1)} -attr vt d -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(2)} -port {b:rsc.d(2)} -attr vt d -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(3)} -port {b:rsc.d(3)} -attr vt d -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(4)} -port {b:rsc.d(4)} -attr vt d -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(5)} -port {b:rsc.d(5)} -attr vt d -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(6)} -port {b:rsc.d(6)} -attr vt d -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(7)} -port {b:rsc.d(7)} -attr vt d -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(8)} -port {b:rsc.d(8)} -attr vt d -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(9)} -port {b:rsc.d(9)} -attr vt d -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(10)} -port {b:rsc.d(10)} -attr vt d -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(11)} -port {b:rsc.d(11)} -attr vt d -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(12)} -port {b:rsc.d(12)} -attr vt d -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(13)} -port {b:rsc.d(13)} -attr vt d -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(14)} -port {b:rsc.d(14)} -attr vt d -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(15)} -port {b:rsc.d(15)} -attr vt d -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(16)} -port {b:rsc.d(16)} -attr vt d -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(17)} -port {b:rsc.d(17)} -attr vt d -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(18)} -port {b:rsc.d(18)} -attr vt d -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(19)} -port {b:rsc.d(19)} -attr vt d -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(20)} -port {b:rsc.d(20)} -attr vt d -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(21)} -port {b:rsc.d(21)} -attr vt d -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(22)} -port {b:rsc.d(22)} -attr vt d -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(23)} -port {b:rsc.d(23)} -attr vt d -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(24)} -port {b:rsc.d(24)} -attr vt d -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(25)} -port {b:rsc.d(25)} -attr vt d -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(26)} -port {b:rsc.d(26)} -attr vt d -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(27)} -port {b:rsc.d(27)} -attr vt d -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(28)} -port {b:rsc.d(28)} -attr vt d -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(29)} -port {b:rsc.d(29)} -attr vt d -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(30)} -port {b:rsc.d(30)} -attr vt d -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(31)} -port {b:rsc.d(31)} -attr vt d -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.we} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-566 -attr oid 563 -attr vt d
load net {b:rsc.we} -port {b:rsc.we} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-567 -attr oid 564 -attr vt d -attr @path {/axi_add/b:rsc.we}
load net {b:rsc.q(0)} -attr vt d
load net {b:rsc.q(1)} -attr vt d
load net {b:rsc.q(2)} -attr vt d
load net {b:rsc.q(3)} -attr vt d
load net {b:rsc.q(4)} -attr vt d
load net {b:rsc.q(5)} -attr vt d
load net {b:rsc.q(6)} -attr vt d
load net {b:rsc.q(7)} -attr vt d
load net {b:rsc.q(8)} -attr vt d
load net {b:rsc.q(9)} -attr vt d
load net {b:rsc.q(10)} -attr vt d
load net {b:rsc.q(11)} -attr vt d
load net {b:rsc.q(12)} -attr vt d
load net {b:rsc.q(13)} -attr vt d
load net {b:rsc.q(14)} -attr vt d
load net {b:rsc.q(15)} -attr vt d
load net {b:rsc.q(16)} -attr vt d
load net {b:rsc.q(17)} -attr vt d
load net {b:rsc.q(18)} -attr vt d
load net {b:rsc.q(19)} -attr vt d
load net {b:rsc.q(20)} -attr vt d
load net {b:rsc.q(21)} -attr vt d
load net {b:rsc.q(22)} -attr vt d
load net {b:rsc.q(23)} -attr vt d
load net {b:rsc.q(24)} -attr vt d
load net {b:rsc.q(25)} -attr vt d
load net {b:rsc.q(26)} -attr vt d
load net {b:rsc.q(27)} -attr vt d
load net {b:rsc.q(28)} -attr vt d
load net {b:rsc.q(29)} -attr vt d
load net {b:rsc.q(30)} -attr vt d
load net {b:rsc.q(31)} -attr vt d
load netBundle {b:rsc.q} 32 {b:rsc.q(0)} {b:rsc.q(1)} {b:rsc.q(2)} {b:rsc.q(3)} {b:rsc.q(4)} {b:rsc.q(5)} {b:rsc.q(6)} {b:rsc.q(7)} {b:rsc.q(8)} {b:rsc.q(9)} {b:rsc.q(10)} {b:rsc.q(11)} {b:rsc.q(12)} {b:rsc.q(13)} {b:rsc.q(14)} {b:rsc.q(15)} {b:rsc.q(16)} {b:rsc.q(17)} {b:rsc.q(18)} {b:rsc.q(19)} {b:rsc.q(20)} {b:rsc.q(21)} {b:rsc.q(22)} {b:rsc.q(23)} {b:rsc.q(24)} {b:rsc.q(25)} {b:rsc.q(26)} {b:rsc.q(27)} {b:rsc.q(28)} {b:rsc.q(29)} {b:rsc.q(30)} {b:rsc.q(31)} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-568 -attr oid 565 -attr vt d -attr @path {/axi_add/b:rsc.q}
load net {b:rsc.q(0)} -port {b:rsc.q(0)} -attr vt d
load net {b:rsc.q(1)} -port {b:rsc.q(1)} -attr vt d
load net {b:rsc.q(2)} -port {b:rsc.q(2)} -attr vt d
load net {b:rsc.q(3)} -port {b:rsc.q(3)} -attr vt d
load net {b:rsc.q(4)} -port {b:rsc.q(4)} -attr vt d
load net {b:rsc.q(5)} -port {b:rsc.q(5)} -attr vt d
load net {b:rsc.q(6)} -port {b:rsc.q(6)} -attr vt d
load net {b:rsc.q(7)} -port {b:rsc.q(7)} -attr vt d
load net {b:rsc.q(8)} -port {b:rsc.q(8)} -attr vt d
load net {b:rsc.q(9)} -port {b:rsc.q(9)} -attr vt d
load net {b:rsc.q(10)} -port {b:rsc.q(10)} -attr vt d
load net {b:rsc.q(11)} -port {b:rsc.q(11)} -attr vt d
load net {b:rsc.q(12)} -port {b:rsc.q(12)} -attr vt d
load net {b:rsc.q(13)} -port {b:rsc.q(13)} -attr vt d
load net {b:rsc.q(14)} -port {b:rsc.q(14)} -attr vt d
load net {b:rsc.q(15)} -port {b:rsc.q(15)} -attr vt d
load net {b:rsc.q(16)} -port {b:rsc.q(16)} -attr vt d
load net {b:rsc.q(17)} -port {b:rsc.q(17)} -attr vt d
load net {b:rsc.q(18)} -port {b:rsc.q(18)} -attr vt d
load net {b:rsc.q(19)} -port {b:rsc.q(19)} -attr vt d
load net {b:rsc.q(20)} -port {b:rsc.q(20)} -attr vt d
load net {b:rsc.q(21)} -port {b:rsc.q(21)} -attr vt d
load net {b:rsc.q(22)} -port {b:rsc.q(22)} -attr vt d
load net {b:rsc.q(23)} -port {b:rsc.q(23)} -attr vt d
load net {b:rsc.q(24)} -port {b:rsc.q(24)} -attr vt d
load net {b:rsc.q(25)} -port {b:rsc.q(25)} -attr vt d
load net {b:rsc.q(26)} -port {b:rsc.q(26)} -attr vt d
load net {b:rsc.q(27)} -port {b:rsc.q(27)} -attr vt d
load net {b:rsc.q(28)} -port {b:rsc.q(28)} -attr vt d
load net {b:rsc.q(29)} -port {b:rsc.q(29)} -attr vt d
load net {b:rsc.q(30)} -port {b:rsc.q(30)} -attr vt d
load net {b:rsc.q(31)} -port {b:rsc.q(31)} -attr vt d
load netBundle {b:rsc.q} 32 {b:rsc.q(0)} {b:rsc.q(1)} {b:rsc.q(2)} {b:rsc.q(3)} {b:rsc.q(4)} {b:rsc.q(5)} {b:rsc.q(6)} {b:rsc.q(7)} {b:rsc.q(8)} {b:rsc.q(9)} {b:rsc.q(10)} {b:rsc.q(11)} {b:rsc.q(12)} {b:rsc.q(13)} {b:rsc.q(14)} {b:rsc.q(15)} {b:rsc.q(16)} {b:rsc.q(17)} {b:rsc.q(18)} {b:rsc.q(19)} {b:rsc.q(20)} {b:rsc.q(21)} {b:rsc.q(22)} {b:rsc.q(23)} {b:rsc.q(24)} {b:rsc.q(25)} {b:rsc.q(26)} {b:rsc.q(27)} {b:rsc.q(28)} {b:rsc.q(29)} {b:rsc.q(30)} {b:rsc.q(31)} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-569 -attr oid 566 -attr vt d -attr @path {/axi_add/b:rsc.q}
load net {b:rsc.triosy.lz} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-570 -attr oid 567 -attr vt d
load net {b:rsc.triosy.lz} -port {b:rsc.triosy.lz} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-571 -attr oid 568 -attr vt d -attr @path {/axi_add/b:rsc.triosy.lz}
load net {complete:rsc.rdy} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-572 -attr oid 569 -attr vt d
load net {complete:rsc.rdy} -port {complete:rsc.rdy} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-573 -attr oid 570 -attr vt d
load net {complete:rsc.vld} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-574 -attr oid 571 -attr vt d
load net {complete:rsc.vld} -port {complete:rsc.vld} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-575 -attr oid 572 -attr vt d -attr @path {/axi_add/complete:rsc.vld}
load inst "a:rsci" "axi_add:ccs_sample_mem.ccs_ram_sync_singleport_rwport(2,32,4,16,16,32,5)gen" "orig" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-576 -attr oid 573 -attr vt dc -attr @path {/axi_add/a:rsci} -attr hier "/axi_add/axi_add:ccs_sample_mem.ccs_ram_sync_singleport_rwport(2,32,4,16,16,32,5)gen"
load net {a:rsc.q(0)} -pin  "a:rsci" {q(0)} -attr vt dc -attr @path {/axi_add/a:rsc.q}
load net {a:rsc.q(1)} -pin  "a:rsci" {q(1)} -attr vt dc -attr @path {/axi_add/a:rsc.q}
load net {a:rsc.q(2)} -pin  "a:rsci" {q(2)} -attr vt dc -attr @path {/axi_add/a:rsc.q}
load net {a:rsc.q(3)} -pin  "a:rsci" {q(3)} -attr vt dc -attr @path {/axi_add/a:rsc.q}
load net {a:rsc.q(4)} -pin  "a:rsci" {q(4)} -attr vt dc -attr @path {/axi_add/a:rsc.q}
load net {a:rsc.q(5)} -pin  "a:rsci" {q(5)} -attr vt dc -attr @path {/axi_add/a:rsc.q}
load net {a:rsc.q(6)} -pin  "a:rsci" {q(6)} -attr vt dc -attr @path {/axi_add/a:rsc.q}
load net {a:rsc.q(7)} -pin  "a:rsci" {q(7)} -attr vt dc -attr @path {/axi_add/a:rsc.q}
load net {a:rsc.q(8)} -pin  "a:rsci" {q(8)} -attr vt dc -attr @path {/axi_add/a:rsc.q}
load net {a:rsc.q(9)} -pin  "a:rsci" {q(9)} -attr vt dc -attr @path {/axi_add/a:rsc.q}
load net {a:rsc.q(10)} -pin  "a:rsci" {q(10)} -attr vt dc -attr @path {/axi_add/a:rsc.q}
load net {a:rsc.q(11)} -pin  "a:rsci" {q(11)} -attr vt dc -attr @path {/axi_add/a:rsc.q}
load net {a:rsc.q(12)} -pin  "a:rsci" {q(12)} -attr vt dc -attr @path {/axi_add/a:rsc.q}
load net {a:rsc.q(13)} -pin  "a:rsci" {q(13)} -attr vt dc -attr @path {/axi_add/a:rsc.q}
load net {a:rsc.q(14)} -pin  "a:rsci" {q(14)} -attr vt dc -attr @path {/axi_add/a:rsc.q}
load net {a:rsc.q(15)} -pin  "a:rsci" {q(15)} -attr vt dc -attr @path {/axi_add/a:rsc.q}
load net {a:rsc.q(16)} -pin  "a:rsci" {q(16)} -attr vt dc -attr @path {/axi_add/a:rsc.q}
load net {a:rsc.q(17)} -pin  "a:rsci" {q(17)} -attr vt dc -attr @path {/axi_add/a:rsc.q}
load net {a:rsc.q(18)} -pin  "a:rsci" {q(18)} -attr vt dc -attr @path {/axi_add/a:rsc.q}
load net {a:rsc.q(19)} -pin  "a:rsci" {q(19)} -attr vt dc -attr @path {/axi_add/a:rsc.q}
load net {a:rsc.q(20)} -pin  "a:rsci" {q(20)} -attr vt dc -attr @path {/axi_add/a:rsc.q}
load net {a:rsc.q(21)} -pin  "a:rsci" {q(21)} -attr vt dc -attr @path {/axi_add/a:rsc.q}
load net {a:rsc.q(22)} -pin  "a:rsci" {q(22)} -attr vt dc -attr @path {/axi_add/a:rsc.q}
load net {a:rsc.q(23)} -pin  "a:rsci" {q(23)} -attr vt dc -attr @path {/axi_add/a:rsc.q}
load net {a:rsc.q(24)} -pin  "a:rsci" {q(24)} -attr vt dc -attr @path {/axi_add/a:rsc.q}
load net {a:rsc.q(25)} -pin  "a:rsci" {q(25)} -attr vt dc -attr @path {/axi_add/a:rsc.q}
load net {a:rsc.q(26)} -pin  "a:rsci" {q(26)} -attr vt dc -attr @path {/axi_add/a:rsc.q}
load net {a:rsc.q(27)} -pin  "a:rsci" {q(27)} -attr vt dc -attr @path {/axi_add/a:rsc.q}
load net {a:rsc.q(28)} -pin  "a:rsci" {q(28)} -attr vt dc -attr @path {/axi_add/a:rsc.q}
load net {a:rsc.q(29)} -pin  "a:rsci" {q(29)} -attr vt dc -attr @path {/axi_add/a:rsc.q}
load net {a:rsc.q(30)} -pin  "a:rsci" {q(30)} -attr vt dc -attr @path {/axi_add/a:rsc.q}
load net {a:rsc.q(31)} -pin  "a:rsci" {q(31)} -attr vt dc -attr @path {/axi_add/a:rsc.q}
load net {a:rsc.we} -pin  "a:rsci" {we} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-577 -attr oid 574 -attr vt dc -attr @path {/axi_add/a:rsc.we}
load net {a:rsc.d(0)} -pin  "a:rsci" {d(0)} -attr vt dc -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(1)} -pin  "a:rsci" {d(1)} -attr vt dc -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(2)} -pin  "a:rsci" {d(2)} -attr vt dc -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(3)} -pin  "a:rsci" {d(3)} -attr vt dc -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(4)} -pin  "a:rsci" {d(4)} -attr vt dc -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(5)} -pin  "a:rsci" {d(5)} -attr vt dc -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(6)} -pin  "a:rsci" {d(6)} -attr vt dc -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(7)} -pin  "a:rsci" {d(7)} -attr vt dc -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(8)} -pin  "a:rsci" {d(8)} -attr vt dc -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(9)} -pin  "a:rsci" {d(9)} -attr vt dc -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(10)} -pin  "a:rsci" {d(10)} -attr vt dc -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(11)} -pin  "a:rsci" {d(11)} -attr vt dc -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(12)} -pin  "a:rsci" {d(12)} -attr vt dc -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(13)} -pin  "a:rsci" {d(13)} -attr vt dc -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(14)} -pin  "a:rsci" {d(14)} -attr vt dc -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(15)} -pin  "a:rsci" {d(15)} -attr vt dc -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(16)} -pin  "a:rsci" {d(16)} -attr vt dc -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(17)} -pin  "a:rsci" {d(17)} -attr vt dc -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(18)} -pin  "a:rsci" {d(18)} -attr vt dc -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(19)} -pin  "a:rsci" {d(19)} -attr vt dc -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(20)} -pin  "a:rsci" {d(20)} -attr vt dc -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(21)} -pin  "a:rsci" {d(21)} -attr vt dc -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(22)} -pin  "a:rsci" {d(22)} -attr vt dc -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(23)} -pin  "a:rsci" {d(23)} -attr vt dc -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(24)} -pin  "a:rsci" {d(24)} -attr vt dc -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(25)} -pin  "a:rsci" {d(25)} -attr vt dc -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(26)} -pin  "a:rsci" {d(26)} -attr vt dc -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(27)} -pin  "a:rsci" {d(27)} -attr vt dc -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(28)} -pin  "a:rsci" {d(28)} -attr vt dc -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(29)} -pin  "a:rsci" {d(29)} -attr vt dc -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(30)} -pin  "a:rsci" {d(30)} -attr vt dc -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.d(31)} -pin  "a:rsci" {d(31)} -attr vt dc -attr @path {/axi_add/a:rsc.d}
load net {a:rsc.adr(0)} -pin  "a:rsci" {adr(0)} -attr vt dc -attr @path {/axi_add/a:rsc.adr}
load net {a:rsc.adr(1)} -pin  "a:rsci" {adr(1)} -attr vt dc -attr @path {/axi_add/a:rsc.adr}
load net {a:rsc.adr(2)} -pin  "a:rsci" {adr(2)} -attr vt dc -attr @path {/axi_add/a:rsc.adr}
load net {a:rsc.adr(3)} -pin  "a:rsci" {adr(3)} -attr vt dc -attr @path {/axi_add/a:rsc.adr}
load net {a:rsci.adr_d.iff(0)} -pin  "a:rsci" {adr_d(0)} -attr vt dc -attr @path {/axi_add/a:rsci.adr_d.iff}
load net {a:rsci.adr_d.iff(1)} -pin  "a:rsci" {adr_d(1)} -attr vt dc -attr @path {/axi_add/a:rsci.adr_d.iff}
load net {a:rsci.adr_d.iff(2)} -pin  "a:rsci" {adr_d(2)} -attr vt dc -attr @path {/axi_add/a:rsci.adr_d.iff}
load net {a:rsci.adr_d.iff(3)} -pin  "a:rsci" {adr_d(3)} -attr vt dc -attr @path {/axi_add/a:rsci.adr_d.iff}
load net {DC} -pin  "a:rsci" {d_d(0)} -attr @path {/axi_add/C<32>=--------------------------------#1}
load net {DC} -pin  "a:rsci" {d_d(1)} -attr @path {/axi_add/C<32>=--------------------------------#1}
load net {DC} -pin  "a:rsci" {d_d(2)} -attr @path {/axi_add/C<32>=--------------------------------#1}
load net {DC} -pin  "a:rsci" {d_d(3)} -attr @path {/axi_add/C<32>=--------------------------------#1}
load net {DC} -pin  "a:rsci" {d_d(4)} -attr @path {/axi_add/C<32>=--------------------------------#1}
load net {DC} -pin  "a:rsci" {d_d(5)} -attr @path {/axi_add/C<32>=--------------------------------#1}
load net {DC} -pin  "a:rsci" {d_d(6)} -attr @path {/axi_add/C<32>=--------------------------------#1}
load net {DC} -pin  "a:rsci" {d_d(7)} -attr @path {/axi_add/C<32>=--------------------------------#1}
load net {DC} -pin  "a:rsci" {d_d(8)} -attr @path {/axi_add/C<32>=--------------------------------#1}
load net {DC} -pin  "a:rsci" {d_d(9)} -attr @path {/axi_add/C<32>=--------------------------------#1}
load net {DC} -pin  "a:rsci" {d_d(10)} -attr @path {/axi_add/C<32>=--------------------------------#1}
load net {DC} -pin  "a:rsci" {d_d(11)} -attr @path {/axi_add/C<32>=--------------------------------#1}
load net {DC} -pin  "a:rsci" {d_d(12)} -attr @path {/axi_add/C<32>=--------------------------------#1}
load net {DC} -pin  "a:rsci" {d_d(13)} -attr @path {/axi_add/C<32>=--------------------------------#1}
load net {DC} -pin  "a:rsci" {d_d(14)} -attr @path {/axi_add/C<32>=--------------------------------#1}
load net {DC} -pin  "a:rsci" {d_d(15)} -attr @path {/axi_add/C<32>=--------------------------------#1}
load net {DC} -pin  "a:rsci" {d_d(16)} -attr @path {/axi_add/C<32>=--------------------------------#1}
load net {DC} -pin  "a:rsci" {d_d(17)} -attr @path {/axi_add/C<32>=--------------------------------#1}
load net {DC} -pin  "a:rsci" {d_d(18)} -attr @path {/axi_add/C<32>=--------------------------------#1}
load net {DC} -pin  "a:rsci" {d_d(19)} -attr @path {/axi_add/C<32>=--------------------------------#1}
load net {DC} -pin  "a:rsci" {d_d(20)} -attr @path {/axi_add/C<32>=--------------------------------#1}
load net {DC} -pin  "a:rsci" {d_d(21)} -attr @path {/axi_add/C<32>=--------------------------------#1}
load net {DC} -pin  "a:rsci" {d_d(22)} -attr @path {/axi_add/C<32>=--------------------------------#1}
load net {DC} -pin  "a:rsci" {d_d(23)} -attr @path {/axi_add/C<32>=--------------------------------#1}
load net {DC} -pin  "a:rsci" {d_d(24)} -attr @path {/axi_add/C<32>=--------------------------------#1}
load net {DC} -pin  "a:rsci" {d_d(25)} -attr @path {/axi_add/C<32>=--------------------------------#1}
load net {DC} -pin  "a:rsci" {d_d(26)} -attr @path {/axi_add/C<32>=--------------------------------#1}
load net {DC} -pin  "a:rsci" {d_d(27)} -attr @path {/axi_add/C<32>=--------------------------------#1}
load net {DC} -pin  "a:rsci" {d_d(28)} -attr @path {/axi_add/C<32>=--------------------------------#1}
load net {DC} -pin  "a:rsci" {d_d(29)} -attr @path {/axi_add/C<32>=--------------------------------#1}
load net {DC} -pin  "a:rsci" {d_d(30)} -attr @path {/axi_add/C<32>=--------------------------------#1}
load net {DC} -pin  "a:rsci" {d_d(31)} -attr @path {/axi_add/C<32>=--------------------------------#1}
load net {PWR} -pin  "a:rsci" {en} -attr @path {/axi_add/1#4}
load net {GND} -pin  "a:rsci" {we_d} -attr @path {/axi_add/0#12}
load net {clk} -pin  "a:rsci" {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-578 -attr oid 575 -attr vt dc -attr @path {/axi_add/clk}
load net {a:rsci.q_d(0)} -pin  "a:rsci" {q_d(0)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(1)} -pin  "a:rsci" {q_d(1)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(2)} -pin  "a:rsci" {q_d(2)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(3)} -pin  "a:rsci" {q_d(3)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(4)} -pin  "a:rsci" {q_d(4)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(5)} -pin  "a:rsci" {q_d(5)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(6)} -pin  "a:rsci" {q_d(6)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(7)} -pin  "a:rsci" {q_d(7)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(8)} -pin  "a:rsci" {q_d(8)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(9)} -pin  "a:rsci" {q_d(9)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(10)} -pin  "a:rsci" {q_d(10)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(11)} -pin  "a:rsci" {q_d(11)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(12)} -pin  "a:rsci" {q_d(12)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(13)} -pin  "a:rsci" {q_d(13)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(14)} -pin  "a:rsci" {q_d(14)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(15)} -pin  "a:rsci" {q_d(15)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(16)} -pin  "a:rsci" {q_d(16)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(17)} -pin  "a:rsci" {q_d(17)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(18)} -pin  "a:rsci" {q_d(18)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(19)} -pin  "a:rsci" {q_d(19)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(20)} -pin  "a:rsci" {q_d(20)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(21)} -pin  "a:rsci" {q_d(21)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(22)} -pin  "a:rsci" {q_d(22)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(23)} -pin  "a:rsci" {q_d(23)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(24)} -pin  "a:rsci" {q_d(24)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(25)} -pin  "a:rsci" {q_d(25)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(26)} -pin  "a:rsci" {q_d(26)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(27)} -pin  "a:rsci" {q_d(27)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(28)} -pin  "a:rsci" {q_d(28)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(29)} -pin  "a:rsci" {q_d(29)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(30)} -pin  "a:rsci" {q_d(30)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(31)} -pin  "a:rsci" {q_d(31)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d} -pin  "a:rsci" {port_0_rw_ram_ir_internal_RMASK_B_d} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-579 -attr oid 576 -attr vt dc -attr @path {/axi_add/a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d}
load net {GND} -pin  "a:rsci" {port_0_rw_ram_ir_internal_WMASK_B_d} -attr @path {/axi_add/0#12}
load inst "b:rsci" "axi_add:ccs_sample_mem.ccs_ram_sync_singleport_rwport(3,32,4,16,16,32,5)gen" "orig" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-580 -attr oid 577 -attr vt dc -attr @path {/axi_add/b:rsci} -attr hier "/axi_add/axi_add:ccs_sample_mem.ccs_ram_sync_singleport_rwport(3,32,4,16,16,32,5)gen"
load net {b:rsc.q(0)} -pin  "b:rsci" {q(0)} -attr vt dc -attr @path {/axi_add/b:rsc.q}
load net {b:rsc.q(1)} -pin  "b:rsci" {q(1)} -attr vt dc -attr @path {/axi_add/b:rsc.q}
load net {b:rsc.q(2)} -pin  "b:rsci" {q(2)} -attr vt dc -attr @path {/axi_add/b:rsc.q}
load net {b:rsc.q(3)} -pin  "b:rsci" {q(3)} -attr vt dc -attr @path {/axi_add/b:rsc.q}
load net {b:rsc.q(4)} -pin  "b:rsci" {q(4)} -attr vt dc -attr @path {/axi_add/b:rsc.q}
load net {b:rsc.q(5)} -pin  "b:rsci" {q(5)} -attr vt dc -attr @path {/axi_add/b:rsc.q}
load net {b:rsc.q(6)} -pin  "b:rsci" {q(6)} -attr vt dc -attr @path {/axi_add/b:rsc.q}
load net {b:rsc.q(7)} -pin  "b:rsci" {q(7)} -attr vt dc -attr @path {/axi_add/b:rsc.q}
load net {b:rsc.q(8)} -pin  "b:rsci" {q(8)} -attr vt dc -attr @path {/axi_add/b:rsc.q}
load net {b:rsc.q(9)} -pin  "b:rsci" {q(9)} -attr vt dc -attr @path {/axi_add/b:rsc.q}
load net {b:rsc.q(10)} -pin  "b:rsci" {q(10)} -attr vt dc -attr @path {/axi_add/b:rsc.q}
load net {b:rsc.q(11)} -pin  "b:rsci" {q(11)} -attr vt dc -attr @path {/axi_add/b:rsc.q}
load net {b:rsc.q(12)} -pin  "b:rsci" {q(12)} -attr vt dc -attr @path {/axi_add/b:rsc.q}
load net {b:rsc.q(13)} -pin  "b:rsci" {q(13)} -attr vt dc -attr @path {/axi_add/b:rsc.q}
load net {b:rsc.q(14)} -pin  "b:rsci" {q(14)} -attr vt dc -attr @path {/axi_add/b:rsc.q}
load net {b:rsc.q(15)} -pin  "b:rsci" {q(15)} -attr vt dc -attr @path {/axi_add/b:rsc.q}
load net {b:rsc.q(16)} -pin  "b:rsci" {q(16)} -attr vt dc -attr @path {/axi_add/b:rsc.q}
load net {b:rsc.q(17)} -pin  "b:rsci" {q(17)} -attr vt dc -attr @path {/axi_add/b:rsc.q}
load net {b:rsc.q(18)} -pin  "b:rsci" {q(18)} -attr vt dc -attr @path {/axi_add/b:rsc.q}
load net {b:rsc.q(19)} -pin  "b:rsci" {q(19)} -attr vt dc -attr @path {/axi_add/b:rsc.q}
load net {b:rsc.q(20)} -pin  "b:rsci" {q(20)} -attr vt dc -attr @path {/axi_add/b:rsc.q}
load net {b:rsc.q(21)} -pin  "b:rsci" {q(21)} -attr vt dc -attr @path {/axi_add/b:rsc.q}
load net {b:rsc.q(22)} -pin  "b:rsci" {q(22)} -attr vt dc -attr @path {/axi_add/b:rsc.q}
load net {b:rsc.q(23)} -pin  "b:rsci" {q(23)} -attr vt dc -attr @path {/axi_add/b:rsc.q}
load net {b:rsc.q(24)} -pin  "b:rsci" {q(24)} -attr vt dc -attr @path {/axi_add/b:rsc.q}
load net {b:rsc.q(25)} -pin  "b:rsci" {q(25)} -attr vt dc -attr @path {/axi_add/b:rsc.q}
load net {b:rsc.q(26)} -pin  "b:rsci" {q(26)} -attr vt dc -attr @path {/axi_add/b:rsc.q}
load net {b:rsc.q(27)} -pin  "b:rsci" {q(27)} -attr vt dc -attr @path {/axi_add/b:rsc.q}
load net {b:rsc.q(28)} -pin  "b:rsci" {q(28)} -attr vt dc -attr @path {/axi_add/b:rsc.q}
load net {b:rsc.q(29)} -pin  "b:rsci" {q(29)} -attr vt dc -attr @path {/axi_add/b:rsc.q}
load net {b:rsc.q(30)} -pin  "b:rsci" {q(30)} -attr vt dc -attr @path {/axi_add/b:rsc.q}
load net {b:rsc.q(31)} -pin  "b:rsci" {q(31)} -attr vt dc -attr @path {/axi_add/b:rsc.q}
load net {b:rsc.we} -pin  "b:rsci" {we} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-581 -attr oid 578 -attr vt dc -attr @path {/axi_add/b:rsc.we}
load net {b:rsc.d(0)} -pin  "b:rsci" {d(0)} -attr vt dc -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(1)} -pin  "b:rsci" {d(1)} -attr vt dc -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(2)} -pin  "b:rsci" {d(2)} -attr vt dc -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(3)} -pin  "b:rsci" {d(3)} -attr vt dc -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(4)} -pin  "b:rsci" {d(4)} -attr vt dc -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(5)} -pin  "b:rsci" {d(5)} -attr vt dc -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(6)} -pin  "b:rsci" {d(6)} -attr vt dc -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(7)} -pin  "b:rsci" {d(7)} -attr vt dc -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(8)} -pin  "b:rsci" {d(8)} -attr vt dc -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(9)} -pin  "b:rsci" {d(9)} -attr vt dc -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(10)} -pin  "b:rsci" {d(10)} -attr vt dc -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(11)} -pin  "b:rsci" {d(11)} -attr vt dc -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(12)} -pin  "b:rsci" {d(12)} -attr vt dc -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(13)} -pin  "b:rsci" {d(13)} -attr vt dc -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(14)} -pin  "b:rsci" {d(14)} -attr vt dc -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(15)} -pin  "b:rsci" {d(15)} -attr vt dc -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(16)} -pin  "b:rsci" {d(16)} -attr vt dc -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(17)} -pin  "b:rsci" {d(17)} -attr vt dc -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(18)} -pin  "b:rsci" {d(18)} -attr vt dc -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(19)} -pin  "b:rsci" {d(19)} -attr vt dc -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(20)} -pin  "b:rsci" {d(20)} -attr vt dc -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(21)} -pin  "b:rsci" {d(21)} -attr vt dc -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(22)} -pin  "b:rsci" {d(22)} -attr vt dc -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(23)} -pin  "b:rsci" {d(23)} -attr vt dc -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(24)} -pin  "b:rsci" {d(24)} -attr vt dc -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(25)} -pin  "b:rsci" {d(25)} -attr vt dc -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(26)} -pin  "b:rsci" {d(26)} -attr vt dc -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(27)} -pin  "b:rsci" {d(27)} -attr vt dc -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(28)} -pin  "b:rsci" {d(28)} -attr vt dc -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(29)} -pin  "b:rsci" {d(29)} -attr vt dc -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(30)} -pin  "b:rsci" {d(30)} -attr vt dc -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.d(31)} -pin  "b:rsci" {d(31)} -attr vt dc -attr @path {/axi_add/b:rsc.d}
load net {b:rsc.adr(0)} -pin  "b:rsci" {adr(0)} -attr vt dc -attr @path {/axi_add/b:rsc.adr}
load net {b:rsc.adr(1)} -pin  "b:rsci" {adr(1)} -attr vt dc -attr @path {/axi_add/b:rsc.adr}
load net {b:rsc.adr(2)} -pin  "b:rsci" {adr(2)} -attr vt dc -attr @path {/axi_add/b:rsc.adr}
load net {b:rsc.adr(3)} -pin  "b:rsci" {adr(3)} -attr vt dc -attr @path {/axi_add/b:rsc.adr}
load net {a:rsci.adr_d.iff(0)} -pin  "b:rsci" {adr_d(0)} -attr vt dc -attr @path {/axi_add/a:rsci.adr_d.iff}
load net {a:rsci.adr_d.iff(1)} -pin  "b:rsci" {adr_d(1)} -attr vt dc -attr @path {/axi_add/a:rsci.adr_d.iff}
load net {a:rsci.adr_d.iff(2)} -pin  "b:rsci" {adr_d(2)} -attr vt dc -attr @path {/axi_add/a:rsci.adr_d.iff}
load net {a:rsci.adr_d.iff(3)} -pin  "b:rsci" {adr_d(3)} -attr vt dc -attr @path {/axi_add/a:rsci.adr_d.iff}
load net {b:rsci.d_d(0)} -pin  "b:rsci" {d_d(0)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(1)} -pin  "b:rsci" {d_d(1)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(2)} -pin  "b:rsci" {d_d(2)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(3)} -pin  "b:rsci" {d_d(3)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(4)} -pin  "b:rsci" {d_d(4)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(5)} -pin  "b:rsci" {d_d(5)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(6)} -pin  "b:rsci" {d_d(6)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(7)} -pin  "b:rsci" {d_d(7)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(8)} -pin  "b:rsci" {d_d(8)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(9)} -pin  "b:rsci" {d_d(9)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(10)} -pin  "b:rsci" {d_d(10)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(11)} -pin  "b:rsci" {d_d(11)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(12)} -pin  "b:rsci" {d_d(12)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(13)} -pin  "b:rsci" {d_d(13)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(14)} -pin  "b:rsci" {d_d(14)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(15)} -pin  "b:rsci" {d_d(15)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(16)} -pin  "b:rsci" {d_d(16)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(17)} -pin  "b:rsci" {d_d(17)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(18)} -pin  "b:rsci" {d_d(18)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(19)} -pin  "b:rsci" {d_d(19)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(20)} -pin  "b:rsci" {d_d(20)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(21)} -pin  "b:rsci" {d_d(21)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(22)} -pin  "b:rsci" {d_d(22)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(23)} -pin  "b:rsci" {d_d(23)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(24)} -pin  "b:rsci" {d_d(24)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(25)} -pin  "b:rsci" {d_d(25)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(26)} -pin  "b:rsci" {d_d(26)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(27)} -pin  "b:rsci" {d_d(27)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(28)} -pin  "b:rsci" {d_d(28)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(29)} -pin  "b:rsci" {d_d(29)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(30)} -pin  "b:rsci" {d_d(30)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(31)} -pin  "b:rsci" {d_d(31)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {PWR} -pin  "b:rsci" {en} -attr @path {/axi_add/1#4}
load net {b:rsci.we_d.iff} -pin  "b:rsci" {we_d} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-582 -attr oid 579 -attr vt dc -attr @path {/axi_add/b:rsci.we_d.iff}
load net {clk} -pin  "b:rsci" {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-583 -attr oid 580 -attr vt dc -attr @path {/axi_add/clk}
load net {b:rsci.q_d(0)} -pin  "b:rsci" {q_d(0)} -attr vt dc -attr @path {/axi_add/b:rsci.q_d}
load net {b:rsci.q_d(1)} -pin  "b:rsci" {q_d(1)} -attr vt dc -attr @path {/axi_add/b:rsci.q_d}
load net {b:rsci.q_d(2)} -pin  "b:rsci" {q_d(2)} -attr vt dc -attr @path {/axi_add/b:rsci.q_d}
load net {b:rsci.q_d(3)} -pin  "b:rsci" {q_d(3)} -attr vt dc -attr @path {/axi_add/b:rsci.q_d}
load net {b:rsci.q_d(4)} -pin  "b:rsci" {q_d(4)} -attr vt dc -attr @path {/axi_add/b:rsci.q_d}
load net {b:rsci.q_d(5)} -pin  "b:rsci" {q_d(5)} -attr vt dc -attr @path {/axi_add/b:rsci.q_d}
load net {b:rsci.q_d(6)} -pin  "b:rsci" {q_d(6)} -attr vt dc -attr @path {/axi_add/b:rsci.q_d}
load net {b:rsci.q_d(7)} -pin  "b:rsci" {q_d(7)} -attr vt dc -attr @path {/axi_add/b:rsci.q_d}
load net {b:rsci.q_d(8)} -pin  "b:rsci" {q_d(8)} -attr vt dc -attr @path {/axi_add/b:rsci.q_d}
load net {b:rsci.q_d(9)} -pin  "b:rsci" {q_d(9)} -attr vt dc -attr @path {/axi_add/b:rsci.q_d}
load net {b:rsci.q_d(10)} -pin  "b:rsci" {q_d(10)} -attr vt dc -attr @path {/axi_add/b:rsci.q_d}
load net {b:rsci.q_d(11)} -pin  "b:rsci" {q_d(11)} -attr vt dc -attr @path {/axi_add/b:rsci.q_d}
load net {b:rsci.q_d(12)} -pin  "b:rsci" {q_d(12)} -attr vt dc -attr @path {/axi_add/b:rsci.q_d}
load net {b:rsci.q_d(13)} -pin  "b:rsci" {q_d(13)} -attr vt dc -attr @path {/axi_add/b:rsci.q_d}
load net {b:rsci.q_d(14)} -pin  "b:rsci" {q_d(14)} -attr vt dc -attr @path {/axi_add/b:rsci.q_d}
load net {b:rsci.q_d(15)} -pin  "b:rsci" {q_d(15)} -attr vt dc -attr @path {/axi_add/b:rsci.q_d}
load net {b:rsci.q_d(16)} -pin  "b:rsci" {q_d(16)} -attr vt dc -attr @path {/axi_add/b:rsci.q_d}
load net {b:rsci.q_d(17)} -pin  "b:rsci" {q_d(17)} -attr vt dc -attr @path {/axi_add/b:rsci.q_d}
load net {b:rsci.q_d(18)} -pin  "b:rsci" {q_d(18)} -attr vt dc -attr @path {/axi_add/b:rsci.q_d}
load net {b:rsci.q_d(19)} -pin  "b:rsci" {q_d(19)} -attr vt dc -attr @path {/axi_add/b:rsci.q_d}
load net {b:rsci.q_d(20)} -pin  "b:rsci" {q_d(20)} -attr vt dc -attr @path {/axi_add/b:rsci.q_d}
load net {b:rsci.q_d(21)} -pin  "b:rsci" {q_d(21)} -attr vt dc -attr @path {/axi_add/b:rsci.q_d}
load net {b:rsci.q_d(22)} -pin  "b:rsci" {q_d(22)} -attr vt dc -attr @path {/axi_add/b:rsci.q_d}
load net {b:rsci.q_d(23)} -pin  "b:rsci" {q_d(23)} -attr vt dc -attr @path {/axi_add/b:rsci.q_d}
load net {b:rsci.q_d(24)} -pin  "b:rsci" {q_d(24)} -attr vt dc -attr @path {/axi_add/b:rsci.q_d}
load net {b:rsci.q_d(25)} -pin  "b:rsci" {q_d(25)} -attr vt dc -attr @path {/axi_add/b:rsci.q_d}
load net {b:rsci.q_d(26)} -pin  "b:rsci" {q_d(26)} -attr vt dc -attr @path {/axi_add/b:rsci.q_d}
load net {b:rsci.q_d(27)} -pin  "b:rsci" {q_d(27)} -attr vt dc -attr @path {/axi_add/b:rsci.q_d}
load net {b:rsci.q_d(28)} -pin  "b:rsci" {q_d(28)} -attr vt dc -attr @path {/axi_add/b:rsci.q_d}
load net {b:rsci.q_d(29)} -pin  "b:rsci" {q_d(29)} -attr vt dc -attr @path {/axi_add/b:rsci.q_d}
load net {b:rsci.q_d(30)} -pin  "b:rsci" {q_d(30)} -attr vt dc -attr @path {/axi_add/b:rsci.q_d}
load net {b:rsci.q_d(31)} -pin  "b:rsci" {q_d(31)} -attr vt dc -attr @path {/axi_add/b:rsci.q_d}
load net {GND} -pin  "b:rsci" {port_0_rw_ram_ir_internal_RMASK_B_d} -attr @path {/axi_add/0#12}
load net {b:rsci.we_d.iff} -pin  "b:rsci" {port_0_rw_ram_ir_internal_WMASK_B_d} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-584 -attr oid 581 -attr vt dc -attr @path {/axi_add/b:rsci.we_d.iff}
load inst "axi_add:core:inst" "axi_add:core" "orig" -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-585 -attr oid 582 -attr vt dc -attr @path {/axi_add/axi_add:core:inst} -attr area 598.649174 -attr delay 1.458192 -attr hier "/axi_add/axi_add:core"
load net {clk} -pin  "axi_add:core:inst" {clk} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-586 -attr oid 583 -attr vt dc -attr @path {/axi_add/clk}
load net {rst} -pin  "axi_add:core:inst" {rst} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-587 -attr oid 584 -attr vt dc -attr @path {/axi_add/rst}
load net {run:rsc.rdy} -pin  "axi_add:core:inst" {run:rsc.rdy} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-588 -attr oid 585 -attr vt dc -attr @path {/axi_add/run:rsc.rdy}
load net {run:rsc.vld} -pin  "axi_add:core:inst" {run:rsc.vld} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-589 -attr oid 586 -attr vt dc -attr @path {/axi_add/run:rsc.vld}
load net {a:rsc.triosy.lz} -pin  "axi_add:core:inst" {a:rsc.triosy.lz} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-590 -attr oid 587 -attr vt dc -attr @path {/axi_add/a:rsc.triosy.lz}
load net {b:rsc.triosy.lz} -pin  "axi_add:core:inst" {b:rsc.triosy.lz} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-591 -attr oid 588 -attr vt dc -attr @path {/axi_add/b:rsc.triosy.lz}
load net {complete:rsc.rdy} -pin  "axi_add:core:inst" {complete:rsc.rdy} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-592 -attr oid 589 -attr vt dc -attr @path {/axi_add/complete:rsc.rdy}
load net {complete:rsc.vld} -pin  "axi_add:core:inst" {complete:rsc.vld} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-593 -attr oid 590 -attr vt dc -attr @path {/axi_add/complete:rsc.vld}
load net {a:rsci.q_d(0)} -pin  "axi_add:core:inst" {a:rsci.q_d(0)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(1)} -pin  "axi_add:core:inst" {a:rsci.q_d(1)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(2)} -pin  "axi_add:core:inst" {a:rsci.q_d(2)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(3)} -pin  "axi_add:core:inst" {a:rsci.q_d(3)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(4)} -pin  "axi_add:core:inst" {a:rsci.q_d(4)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(5)} -pin  "axi_add:core:inst" {a:rsci.q_d(5)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(6)} -pin  "axi_add:core:inst" {a:rsci.q_d(6)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(7)} -pin  "axi_add:core:inst" {a:rsci.q_d(7)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(8)} -pin  "axi_add:core:inst" {a:rsci.q_d(8)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(9)} -pin  "axi_add:core:inst" {a:rsci.q_d(9)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(10)} -pin  "axi_add:core:inst" {a:rsci.q_d(10)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(11)} -pin  "axi_add:core:inst" {a:rsci.q_d(11)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(12)} -pin  "axi_add:core:inst" {a:rsci.q_d(12)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(13)} -pin  "axi_add:core:inst" {a:rsci.q_d(13)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(14)} -pin  "axi_add:core:inst" {a:rsci.q_d(14)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(15)} -pin  "axi_add:core:inst" {a:rsci.q_d(15)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(16)} -pin  "axi_add:core:inst" {a:rsci.q_d(16)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(17)} -pin  "axi_add:core:inst" {a:rsci.q_d(17)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(18)} -pin  "axi_add:core:inst" {a:rsci.q_d(18)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(19)} -pin  "axi_add:core:inst" {a:rsci.q_d(19)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(20)} -pin  "axi_add:core:inst" {a:rsci.q_d(20)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(21)} -pin  "axi_add:core:inst" {a:rsci.q_d(21)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(22)} -pin  "axi_add:core:inst" {a:rsci.q_d(22)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(23)} -pin  "axi_add:core:inst" {a:rsci.q_d(23)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(24)} -pin  "axi_add:core:inst" {a:rsci.q_d(24)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(25)} -pin  "axi_add:core:inst" {a:rsci.q_d(25)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(26)} -pin  "axi_add:core:inst" {a:rsci.q_d(26)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(27)} -pin  "axi_add:core:inst" {a:rsci.q_d(27)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(28)} -pin  "axi_add:core:inst" {a:rsci.q_d(28)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(29)} -pin  "axi_add:core:inst" {a:rsci.q_d(29)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(30)} -pin  "axi_add:core:inst" {a:rsci.q_d(30)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.q_d(31)} -pin  "axi_add:core:inst" {a:rsci.q_d(31)} -attr vt dc -attr @path {/axi_add/a:rsci.q_d}
load net {a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d} -pin  "axi_add:core:inst" {a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-594 -attr oid 591 -attr vt dc -attr @path {/axi_add/a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d}
load net {b:rsci.d_d(0)} -pin  "axi_add:core:inst" {b:rsci.d_d(0)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(1)} -pin  "axi_add:core:inst" {b:rsci.d_d(1)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(2)} -pin  "axi_add:core:inst" {b:rsci.d_d(2)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(3)} -pin  "axi_add:core:inst" {b:rsci.d_d(3)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(4)} -pin  "axi_add:core:inst" {b:rsci.d_d(4)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(5)} -pin  "axi_add:core:inst" {b:rsci.d_d(5)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(6)} -pin  "axi_add:core:inst" {b:rsci.d_d(6)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(7)} -pin  "axi_add:core:inst" {b:rsci.d_d(7)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(8)} -pin  "axi_add:core:inst" {b:rsci.d_d(8)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(9)} -pin  "axi_add:core:inst" {b:rsci.d_d(9)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(10)} -pin  "axi_add:core:inst" {b:rsci.d_d(10)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(11)} -pin  "axi_add:core:inst" {b:rsci.d_d(11)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(12)} -pin  "axi_add:core:inst" {b:rsci.d_d(12)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(13)} -pin  "axi_add:core:inst" {b:rsci.d_d(13)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(14)} -pin  "axi_add:core:inst" {b:rsci.d_d(14)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(15)} -pin  "axi_add:core:inst" {b:rsci.d_d(15)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(16)} -pin  "axi_add:core:inst" {b:rsci.d_d(16)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(17)} -pin  "axi_add:core:inst" {b:rsci.d_d(17)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(18)} -pin  "axi_add:core:inst" {b:rsci.d_d(18)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(19)} -pin  "axi_add:core:inst" {b:rsci.d_d(19)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(20)} -pin  "axi_add:core:inst" {b:rsci.d_d(20)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(21)} -pin  "axi_add:core:inst" {b:rsci.d_d(21)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(22)} -pin  "axi_add:core:inst" {b:rsci.d_d(22)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(23)} -pin  "axi_add:core:inst" {b:rsci.d_d(23)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(24)} -pin  "axi_add:core:inst" {b:rsci.d_d(24)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(25)} -pin  "axi_add:core:inst" {b:rsci.d_d(25)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(26)} -pin  "axi_add:core:inst" {b:rsci.d_d(26)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(27)} -pin  "axi_add:core:inst" {b:rsci.d_d(27)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(28)} -pin  "axi_add:core:inst" {b:rsci.d_d(28)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(29)} -pin  "axi_add:core:inst" {b:rsci.d_d(29)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(30)} -pin  "axi_add:core:inst" {b:rsci.d_d(30)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {b:rsci.d_d(31)} -pin  "axi_add:core:inst" {b:rsci.d_d(31)} -attr vt dc -attr @path {/axi_add/b:rsci.d_d}
load net {a:rsci.adr_d.iff(0)} -pin  "axi_add:core:inst" {a:rsci.adr_d.pff(0)} -attr vt dc -attr @path {/axi_add/a:rsci.adr_d.iff}
load net {a:rsci.adr_d.iff(1)} -pin  "axi_add:core:inst" {a:rsci.adr_d.pff(1)} -attr vt dc -attr @path {/axi_add/a:rsci.adr_d.iff}
load net {a:rsci.adr_d.iff(2)} -pin  "axi_add:core:inst" {a:rsci.adr_d.pff(2)} -attr vt dc -attr @path {/axi_add/a:rsci.adr_d.iff}
load net {a:rsci.adr_d.iff(3)} -pin  "axi_add:core:inst" {a:rsci.adr_d.pff(3)} -attr vt dc -attr @path {/axi_add/a:rsci.adr_d.iff}
load net {b:rsci.we_d.iff} -pin  "axi_add:core:inst" {b:rsci.we_d.pff} -attr xrf fa5a3e9e-da58-429f-b868-eddf052e5260-595 -attr oid 592 -attr vt dc -attr @path {/axi_add/b:rsci.we_d.iff}
### END MODULE 

