<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: nvic.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('stm32_2g4_2nvic_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">stm32/g4/nvic.h File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;<a class="el" href="cm3_2nvic_8h_source.html">libopencm3/cm3/nvic.h</a>&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for stm32/g4/nvic.h:</div>
<div class="dyncontent">
<div class="center"><img src="stm32_2g4_2nvic_8h__incl.png" border="0" usemap="#anvic_8h" alt=""/></div>
<map name="anvic_8h" id="anvic_8h">
<area shape="rect" title=" " alt="" coords="317,5,379,32"/>
<area shape="rect" href="cm3_2nvic_8h.html" title=" " alt="" coords="261,80,435,107"/>
<area shape="rect" href="common_8h.html" title=" " alt="" coords="5,162,208,189"/>
<area shape="rect" href="cm3_2memorymap_8h.html" title=" " alt="" coords="233,162,463,189"/>
<area shape="rect" href="dispatch_2nvic_8h.html" title=" " alt="" coords="488,155,645,196"/>
<area shape="rect" title=" " alt="" coords="21,244,91,271"/>
<area shape="rect" title=" " alt="" coords="116,244,199,271"/>
</map>
</div>
</div>
<p><a href="stm32_2g4_2nvic_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga641965f6b9e53cf17ea72c1d3e659aff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga641965f6b9e53cf17ea72c1d3e659aff">NVIC_WWDG_IRQ</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga641965f6b9e53cf17ea72c1d3e659aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75bc2b9f83bb6fd3194686cc203c8aef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga75bc2b9f83bb6fd3194686cc203c8aef">NVIC_PVD_IRQ</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga75bc2b9f83bb6fd3194686cc203c8aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacd58ab595ec7cf9952751929c1ddebe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaacd58ab595ec7cf9952751929c1ddebe">NVIC_RTC_TAMP_CSS_IRQ</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaacd58ab595ec7cf9952751929c1ddebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58f9dced149e7cd485f14b33458cf26e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga58f9dced149e7cd485f14b33458cf26e">NVIC_RTC_WKUP_IRQ</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga58f9dced149e7cd485f14b33458cf26e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeefe8073a5858048d96f19f1c411f571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaeefe8073a5858048d96f19f1c411f571">NVIC_FLASH_IRQ</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaeefe8073a5858048d96f19f1c411f571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe5c5c77472e09a23c30813762ce6de2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gabe5c5c77472e09a23c30813762ce6de2">NVIC_RCC_IRQ</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gabe5c5c77472e09a23c30813762ce6de2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f8e2976c268c36904be1228f88bf742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga8f8e2976c268c36904be1228f88bf742">NVIC_EXTI0_IRQ</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga8f8e2976c268c36904be1228f88bf742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafce451f5f9d90f888d4f7dbc7d9d1b3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gafce451f5f9d90f888d4f7dbc7d9d1b3d">NVIC_EXTI1_IRQ</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gafce451f5f9d90f888d4f7dbc7d9d1b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa9331db3c6885a9a8bcdfbd72e6999e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gafa9331db3c6885a9a8bcdfbd72e6999e">NVIC_EXTI2_IRQ</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gafa9331db3c6885a9a8bcdfbd72e6999e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4af71b42148e214e5953c3c41cb2d3f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga4af71b42148e214e5953c3c41cb2d3f5">NVIC_EXTI3_IRQ</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga4af71b42148e214e5953c3c41cb2d3f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36de89aec4f8e82516b6547ef84114f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga36de89aec4f8e82516b6547ef84114f5">NVIC_EXTI4_IRQ</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga36de89aec4f8e82516b6547ef84114f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5733a4fe236b6e63c59e7190b5674bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gae5733a4fe236b6e63c59e7190b5674bd">NVIC_DMA1_CHANNEL1_IRQ</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gae5733a4fe236b6e63c59e7190b5674bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e4188fdd9274e29724f55b373f17917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga6e4188fdd9274e29724f55b373f17917">NVIC_DMA1_CHANNEL2_IRQ</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga6e4188fdd9274e29724f55b373f17917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac75c829c7dd5c8a3502967354b311917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gac75c829c7dd5c8a3502967354b311917">NVIC_DMA1_CHANNEL3_IRQ</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gac75c829c7dd5c8a3502967354b311917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32f459933cd63f80fa65fc794e8f7428"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga32f459933cd63f80fa65fc794e8f7428">NVIC_DMA1_CHANNEL4_IRQ</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga32f459933cd63f80fa65fc794e8f7428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6764fae7693868a7acccf8bba7552833"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga6764fae7693868a7acccf8bba7552833">NVIC_DMA1_CHANNEL5_IRQ</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga6764fae7693868a7acccf8bba7552833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1516d929b8b02cc21a2d484e10b1514"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gab1516d929b8b02cc21a2d484e10b1514">NVIC_DMA1_CHANNEL6_IRQ</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gab1516d929b8b02cc21a2d484e10b1514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a515d490d4cd88b0b34e89e8ceca20f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga5a515d490d4cd88b0b34e89e8ceca20f">NVIC_DMA1_CHANNEL7_IRQ</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga5a515d490d4cd88b0b34e89e8ceca20f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad72d3aab6ac1488323dc064c4523f0dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gad72d3aab6ac1488323dc064c4523f0dc">NVIC_ADC12_IRQ</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:gad72d3aab6ac1488323dc064c4523f0dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga848fb875a1afdd324029589ddb97fd37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga848fb875a1afdd324029589ddb97fd37">NVIC_USB_HP_IRQ</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:ga848fb875a1afdd324029589ddb97fd37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga605840ceaeb4e2b754e98e0433d31d3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga605840ceaeb4e2b754e98e0433d31d3d">NVIC_USB_LP_IRQ</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ga605840ceaeb4e2b754e98e0433d31d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80ddc38bb503af82c05fd477a9c88ba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga80ddc38bb503af82c05fd477a9c88ba7">NVIC_FDCAN1_INTR1_IRQ</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ga80ddc38bb503af82c05fd477a9c88ba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07e15fd95ff82cdf6ca6946397c43d8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga07e15fd95ff82cdf6ca6946397c43d8e">NVIC_FDCAN1_INTR0_IRQ</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga07e15fd95ff82cdf6ca6946397c43d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a1d395e323d8c2b12aad7804c9dfff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga02a1d395e323d8c2b12aad7804c9dfff">NVIC_EXTI9_5_IRQ</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:ga02a1d395e323d8c2b12aad7804c9dfff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga795ad13353ae5583532663844cfeeb3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga795ad13353ae5583532663844cfeeb3f">NVIC_TIM1_BRK_TIM15_IRQ</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga795ad13353ae5583532663844cfeeb3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35183e2b1f3d379f11648119bf358bf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga35183e2b1f3d379f11648119bf358bf9">NVIC_TIM1_UP_TIM16_IRQ</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:ga35183e2b1f3d379f11648119bf358bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa107a1990ebae23db0601df680dd8afc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaa107a1990ebae23db0601df680dd8afc">NVIC_TIM1_TRG_TIM17_IRQ</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:gaa107a1990ebae23db0601df680dd8afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1165591628dac653b24190fa4ba33e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaa1165591628dac653b24190fa4ba33e9">NVIC_TIM1_CC_IRQ</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:gaa1165591628dac653b24190fa4ba33e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga603b1515c321bb05f5e3b9cf8ab3e457"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga603b1515c321bb05f5e3b9cf8ab3e457">NVIC_TIM2_IRQ</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga603b1515c321bb05f5e3b9cf8ab3e457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6737861bf387040ad4eed85bc819cda9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga6737861bf387040ad4eed85bc819cda9">NVIC_TIM3_IRQ</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:ga6737861bf387040ad4eed85bc819cda9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a3c925266477504d5e98ca8a3efcdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga67a3c925266477504d5e98ca8a3efcdb">NVIC_TIM4_IRQ</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ga67a3c925266477504d5e98ca8a3efcdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8f3893d9615ab33525058f971cfc3a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gad8f3893d9615ab33525058f971cfc3a8">NVIC_I2C1_EV_IRQ</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:gad8f3893d9615ab33525058f971cfc3a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06c54c6b93c3e1d582e8f1feb9ed9bbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga06c54c6b93c3e1d582e8f1feb9ed9bbc">NVIC_I2C1_ER_IRQ</a>&#160;&#160;&#160;32</td></tr>
<tr class="separator:ga06c54c6b93c3e1d582e8f1feb9ed9bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf98e9219274c1bc6db9f35adfc762c4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaf98e9219274c1bc6db9f35adfc762c4a">NVIC_I2C2_EV_IRQ</a>&#160;&#160;&#160;33</td></tr>
<tr class="separator:gaf98e9219274c1bc6db9f35adfc762c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa341f6604585f3d269e1598bfd45119f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaa341f6604585f3d269e1598bfd45119f">NVIC_I2C2_ER_IRQ</a>&#160;&#160;&#160;34</td></tr>
<tr class="separator:gaa341f6604585f3d269e1598bfd45119f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa566ccef412683674023b8efafc6ea06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaa566ccef412683674023b8efafc6ea06">NVIC_SPI1_IRQ</a>&#160;&#160;&#160;35</td></tr>
<tr class="separator:gaa566ccef412683674023b8efafc6ea06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0576639d843f10d786af686c91edfa04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga0576639d843f10d786af686c91edfa04">NVIC_SPI2_IRQ</a>&#160;&#160;&#160;36</td></tr>
<tr class="separator:ga0576639d843f10d786af686c91edfa04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1017897ad38787de92f90354bcaa6b43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga1017897ad38787de92f90354bcaa6b43">NVIC_USART1_IRQ</a>&#160;&#160;&#160;37</td></tr>
<tr class="separator:ga1017897ad38787de92f90354bcaa6b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga702094b52f34c73f184f097638599be7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga702094b52f34c73f184f097638599be7">NVIC_USART2_IRQ</a>&#160;&#160;&#160;38</td></tr>
<tr class="separator:ga702094b52f34c73f184f097638599be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfba852263804648a192192995777473"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gadfba852263804648a192192995777473">NVIC_USART3_IRQ</a>&#160;&#160;&#160;39</td></tr>
<tr class="separator:gadfba852263804648a192192995777473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabef8ca19335a9ee1b0dda029fd58927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaabef8ca19335a9ee1b0dda029fd58927">NVIC_EXTI15_10_IRQ</a>&#160;&#160;&#160;40</td></tr>
<tr class="separator:gaabef8ca19335a9ee1b0dda029fd58927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga726962a8b47d5dc1ae9cb99257fd16e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga726962a8b47d5dc1ae9cb99257fd16e1">NVIC_RTC_ALARM_IRQ</a>&#160;&#160;&#160;41</td></tr>
<tr class="separator:ga726962a8b47d5dc1ae9cb99257fd16e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd173782bc5d0402ec4e75b362f854c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gafd173782bc5d0402ec4e75b362f854c2">NVIC_USB_WAKEUP_IRQ</a>&#160;&#160;&#160;42</td></tr>
<tr class="separator:gafd173782bc5d0402ec4e75b362f854c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96fc506e33467672cb75e41f8b9321eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga96fc506e33467672cb75e41f8b9321eb">NVIC_TIM8_BRK_IRQ</a>&#160;&#160;&#160;43</td></tr>
<tr class="separator:ga96fc506e33467672cb75e41f8b9321eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac64b66b5bc4e235d731aea398aa14920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gac64b66b5bc4e235d731aea398aa14920">NVIC_TIM8_UP_IRQ</a>&#160;&#160;&#160;44</td></tr>
<tr class="separator:gac64b66b5bc4e235d731aea398aa14920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d3294daaada3c99a23c66e8df5bfadf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga4d3294daaada3c99a23c66e8df5bfadf">NVIC_TIM8_TRG_IRQ</a>&#160;&#160;&#160;45</td></tr>
<tr class="separator:ga4d3294daaada3c99a23c66e8df5bfadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e123d5a3999b661004779a9049013a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga9e123d5a3999b661004779a9049013a8">NVIC_TIM8_CC_IRQ</a>&#160;&#160;&#160;46</td></tr>
<tr class="separator:ga9e123d5a3999b661004779a9049013a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a77d69664891936b47ee242c006c155"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga1a77d69664891936b47ee242c006c155">NVIC_ADC3_IRQ</a>&#160;&#160;&#160;47</td></tr>
<tr class="separator:ga1a77d69664891936b47ee242c006c155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga774e2bb10bfe72f4bdd1bf0f2d6351da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga774e2bb10bfe72f4bdd1bf0f2d6351da">NVIC_FSMC_IRQ</a>&#160;&#160;&#160;48</td></tr>
<tr class="separator:ga774e2bb10bfe72f4bdd1bf0f2d6351da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace5fd270f0c4672e4e4dfa3a3ec21428"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gace5fd270f0c4672e4e4dfa3a3ec21428">NVIC_LPTIM1_IRQ</a>&#160;&#160;&#160;49</td></tr>
<tr class="separator:gace5fd270f0c4672e4e4dfa3a3ec21428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f69b1b7ee941c8389e26af84edda564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga0f69b1b7ee941c8389e26af84edda564">NVIC_TIM5_IRQ</a>&#160;&#160;&#160;50</td></tr>
<tr class="separator:ga0f69b1b7ee941c8389e26af84edda564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01e0678b02be4b6c6d707e34d5bdeee6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga01e0678b02be4b6c6d707e34d5bdeee6">NVIC_SPI3_IRQ</a>&#160;&#160;&#160;51</td></tr>
<tr class="separator:ga01e0678b02be4b6c6d707e34d5bdeee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bcf1012a3a6152bae6efef2ab9352c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga6bcf1012a3a6152bae6efef2ab9352c1">NVIC_UART4_IRQ</a>&#160;&#160;&#160;52</td></tr>
<tr class="separator:ga6bcf1012a3a6152bae6efef2ab9352c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78631530f316c5a1052a4ff98e9ca72a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga78631530f316c5a1052a4ff98e9ca72a">NVIC_UART5_IRQ</a>&#160;&#160;&#160;53</td></tr>
<tr class="separator:ga78631530f316c5a1052a4ff98e9ca72a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a3465c7bb5aa80434bf33ea9b54a56b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga1a3465c7bb5aa80434bf33ea9b54a56b">NVIC_TIM6_DAC13UNDER_IRQ</a>&#160;&#160;&#160;54</td></tr>
<tr class="separator:ga1a3465c7bb5aa80434bf33ea9b54a56b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga303c86515c603fad50bf4762138a2d11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga303c86515c603fad50bf4762138a2d11">NVIC_TIM7_DAC24UNDER_IRQ</a>&#160;&#160;&#160;55</td></tr>
<tr class="separator:ga303c86515c603fad50bf4762138a2d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33941d7ae650eff793b6e218572b1a52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga33941d7ae650eff793b6e218572b1a52">NVIC_DMA2_CHANNEL1_IRQ</a>&#160;&#160;&#160;56</td></tr>
<tr class="separator:ga33941d7ae650eff793b6e218572b1a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eb0be679ef234be19a20ddfd88ee79e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga5eb0be679ef234be19a20ddfd88ee79e">NVIC_DMA2_CHANNEL2_IRQ</a>&#160;&#160;&#160;57</td></tr>
<tr class="separator:ga5eb0be679ef234be19a20ddfd88ee79e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga308f988de4b513fd201be34a09536543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga308f988de4b513fd201be34a09536543">NVIC_DMA2_CHANNEL3_IRQ</a>&#160;&#160;&#160;58</td></tr>
<tr class="separator:ga308f988de4b513fd201be34a09536543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4a2d1ab11cfa165616cc5e4fdf91e65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaa4a2d1ab11cfa165616cc5e4fdf91e65">NVIC_DMA2_CHANNEL4_IRQ</a>&#160;&#160;&#160;59</td></tr>
<tr class="separator:gaa4a2d1ab11cfa165616cc5e4fdf91e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad196f770af180ca4e16dcd3f94738617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gad196f770af180ca4e16dcd3f94738617">NVIC_DMA2_CHANNEL5_IRQ</a>&#160;&#160;&#160;60</td></tr>
<tr class="separator:gad196f770af180ca4e16dcd3f94738617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga501b16a91cab7e0580677149afb661a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga501b16a91cab7e0580677149afb661a7">NVIC_ADC4_IRQ</a>&#160;&#160;&#160;61</td></tr>
<tr class="separator:ga501b16a91cab7e0580677149afb661a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab284dbdba2150decc5e14deec2a1668f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gab284dbdba2150decc5e14deec2a1668f">NVIC_ADC5_IRQ</a>&#160;&#160;&#160;62</td></tr>
<tr class="separator:gab284dbdba2150decc5e14deec2a1668f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef1eb1154470105afccda99c428b2e85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaef1eb1154470105afccda99c428b2e85">NVIC_UCPD1_IRQ</a>&#160;&#160;&#160;63</td></tr>
<tr class="separator:gaef1eb1154470105afccda99c428b2e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26b2c0a144a3e04c17ab9868a04dc4c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga26b2c0a144a3e04c17ab9868a04dc4c9">NVIC_COMP123_IRQ</a>&#160;&#160;&#160;64</td></tr>
<tr class="separator:ga26b2c0a144a3e04c17ab9868a04dc4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98a49ced875f32719c3deb517f8ff1b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga98a49ced875f32719c3deb517f8ff1b8">NVIC_COMP456_IRQ</a>&#160;&#160;&#160;65</td></tr>
<tr class="separator:ga98a49ced875f32719c3deb517f8ff1b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3ed1b4ee2e578d350f2d112459aeca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gad3ed1b4ee2e578d350f2d112459aeca9">NVIC_COMP7_IRQ</a>&#160;&#160;&#160;66</td></tr>
<tr class="separator:gad3ed1b4ee2e578d350f2d112459aeca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga760920b5d3a236926bceb40fb6b66841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga760920b5d3a236926bceb40fb6b66841">NVIC_HRTIM_MASTER_IRQ</a>&#160;&#160;&#160;67</td></tr>
<tr class="separator:ga760920b5d3a236926bceb40fb6b66841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e5a7a97c7fc5727e675b5f74ba97067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga6e5a7a97c7fc5727e675b5f74ba97067">NVIC_HRTIM_TIMA_IRQ</a>&#160;&#160;&#160;68</td></tr>
<tr class="separator:ga6e5a7a97c7fc5727e675b5f74ba97067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a5668b08d7ba185907685c1020f471a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga0a5668b08d7ba185907685c1020f471a">NVIC_HRTIM_TIMB_IRQ</a>&#160;&#160;&#160;69</td></tr>
<tr class="separator:ga0a5668b08d7ba185907685c1020f471a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10c05208f5c5b958e1aff82f339d373b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga10c05208f5c5b958e1aff82f339d373b">NVIC_HRTIM_TIMC_IRQ</a>&#160;&#160;&#160;70</td></tr>
<tr class="separator:ga10c05208f5c5b958e1aff82f339d373b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aca5c7894f15abdb699258816048082"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga6aca5c7894f15abdb699258816048082">NVIC_HRTIM_TIMD_IRQ</a>&#160;&#160;&#160;71</td></tr>
<tr class="separator:ga6aca5c7894f15abdb699258816048082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f81c3128d09830bd6e61dc61753c28b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga3f81c3128d09830bd6e61dc61753c28b">NVIC_HRTIM_TIME_IRQ</a>&#160;&#160;&#160;72</td></tr>
<tr class="separator:ga3f81c3128d09830bd6e61dc61753c28b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19ec5cc77c33656d0dffe5f3d6e1bf80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga19ec5cc77c33656d0dffe5f3d6e1bf80">NVIC_HRTIM_FAULT_IRQ</a>&#160;&#160;&#160;73</td></tr>
<tr class="separator:ga19ec5cc77c33656d0dffe5f3d6e1bf80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13d25b637754685c85e0f2d39c648f8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga13d25b637754685c85e0f2d39c648f8a">NVIC_HRTIM_TIMF_IRQ</a>&#160;&#160;&#160;74</td></tr>
<tr class="separator:ga13d25b637754685c85e0f2d39c648f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38d128c70d5be541d1a283e74cf93aee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga38d128c70d5be541d1a283e74cf93aee">NVIC_CRS_IRQ</a>&#160;&#160;&#160;75</td></tr>
<tr class="separator:ga38d128c70d5be541d1a283e74cf93aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0b8199005602d1129eb045cc4140bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gac0b8199005602d1129eb045cc4140bac">NVIC_SAI_IRQ</a>&#160;&#160;&#160;76</td></tr>
<tr class="separator:gac0b8199005602d1129eb045cc4140bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1fa9381058b8cab143170d012919fec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaf1fa9381058b8cab143170d012919fec">NVIC_TIM20_BRK_IRQ</a>&#160;&#160;&#160;77</td></tr>
<tr class="separator:gaf1fa9381058b8cab143170d012919fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dad1c465966a7deee35938197c390d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga6dad1c465966a7deee35938197c390d9">NVIC_TIM20_UP_IRQ</a>&#160;&#160;&#160;78</td></tr>
<tr class="separator:ga6dad1c465966a7deee35938197c390d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f8e5d870385e93a7f5c7dd0e5031184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga1f8e5d870385e93a7f5c7dd0e5031184">NVIC_TIM20_TRG_IRQ</a>&#160;&#160;&#160;79</td></tr>
<tr class="separator:ga1f8e5d870385e93a7f5c7dd0e5031184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac578c37460e86550e51b27c52bf768b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gac578c37460e86550e51b27c52bf768b7">NVIC_TIM20_CC_IRQ</a>&#160;&#160;&#160;80</td></tr>
<tr class="separator:gac578c37460e86550e51b27c52bf768b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43b46aad3d0804bc154ff689ff30e112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga43b46aad3d0804bc154ff689ff30e112">NVIC_FPU_IRQ</a>&#160;&#160;&#160;81</td></tr>
<tr class="separator:ga43b46aad3d0804bc154ff689ff30e112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e55148a8fb8eeab0795037c38e034f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga0e55148a8fb8eeab0795037c38e034f8">NVIC_I2C4_EV_IRQ</a>&#160;&#160;&#160;82</td></tr>
<tr class="separator:ga0e55148a8fb8eeab0795037c38e034f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2ba3ce1cf0398eb6cd1bca6a2ffe549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaa2ba3ce1cf0398eb6cd1bca6a2ffe549">NVIC_I2C4_ER_IRQ</a>&#160;&#160;&#160;83</td></tr>
<tr class="separator:gaa2ba3ce1cf0398eb6cd1bca6a2ffe549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2298c79a2de4ee13cdaa55ab7126406"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gae2298c79a2de4ee13cdaa55ab7126406">NVIC_SPI4_IRQ</a>&#160;&#160;&#160;84</td></tr>
<tr class="separator:gae2298c79a2de4ee13cdaa55ab7126406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d6f13e48378eb69c4b06af07a3d0fad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga4d6f13e48378eb69c4b06af07a3d0fad">NVIC_AES_IRQ</a>&#160;&#160;&#160;85</td></tr>
<tr class="separator:ga4d6f13e48378eb69c4b06af07a3d0fad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0865ceb64649a1a235fc1d583077eb6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga0865ceb64649a1a235fc1d583077eb6e">NVIC_FDCAN2_INTR0_IRQ</a>&#160;&#160;&#160;86</td></tr>
<tr class="separator:ga0865ceb64649a1a235fc1d583077eb6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60d83fac95510ae1880838fecd034ae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga60d83fac95510ae1880838fecd034ae5">NVIC_FDCAN2_INTR1_IRQ</a>&#160;&#160;&#160;87</td></tr>
<tr class="separator:ga60d83fac95510ae1880838fecd034ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7a59a21f60b9177b0086fef2c433fef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaf7a59a21f60b9177b0086fef2c433fef">NVIC_FDCAN3_INTR0_IRQ</a>&#160;&#160;&#160;88</td></tr>
<tr class="separator:gaf7a59a21f60b9177b0086fef2c433fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab68c0e84bbb0fa422e347c539a3b69be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gab68c0e84bbb0fa422e347c539a3b69be">NVIC_FDCAN3_INTR1_IRQ</a>&#160;&#160;&#160;89</td></tr>
<tr class="separator:gab68c0e84bbb0fa422e347c539a3b69be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52b908ecce5f22d5a8b609e1c9e3805e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga52b908ecce5f22d5a8b609e1c9e3805e">NVIC_RNG_IRQ</a>&#160;&#160;&#160;90</td></tr>
<tr class="separator:ga52b908ecce5f22d5a8b609e1c9e3805e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a21be59826980459aabdb3089e90f71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga0a21be59826980459aabdb3089e90f71">NVIC_LPUART_IRQ</a>&#160;&#160;&#160;91</td></tr>
<tr class="separator:ga0a21be59826980459aabdb3089e90f71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba23cd3a7894607ef6596c923c0c2c07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaba23cd3a7894607ef6596c923c0c2c07">NVIC_I2C3_EV_IRQ</a>&#160;&#160;&#160;92</td></tr>
<tr class="separator:gaba23cd3a7894607ef6596c923c0c2c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cd653d12bffe371b726aa7edc485d98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga5cd653d12bffe371b726aa7edc485d98">NVIC_I2C3_ER_IRQ</a>&#160;&#160;&#160;93</td></tr>
<tr class="separator:ga5cd653d12bffe371b726aa7edc485d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ff16f17bbec116dd93dd5b66a42c821"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga6ff16f17bbec116dd93dd5b66a42c821">NVIC_DMAMUX_OVR_IRQ</a>&#160;&#160;&#160;94</td></tr>
<tr class="separator:ga6ff16f17bbec116dd93dd5b66a42c821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga226cae352990b0ef1ac6b8f5e83ecc41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga226cae352990b0ef1ac6b8f5e83ecc41">NVIC_QUADSPI_IRQ</a>&#160;&#160;&#160;95</td></tr>
<tr class="separator:ga226cae352990b0ef1ac6b8f5e83ecc41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada87fd1e9602238598b87c24db26dfef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gada87fd1e9602238598b87c24db26dfef">NVIC_DMA1_CHANNEL8_IRQ</a>&#160;&#160;&#160;96</td></tr>
<tr class="separator:gada87fd1e9602238598b87c24db26dfef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga024938bdf34c9801667b7e25da7183ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga024938bdf34c9801667b7e25da7183ec">NVIC_DMA2_CHANNEL6_IRQ</a>&#160;&#160;&#160;97</td></tr>
<tr class="separator:ga024938bdf34c9801667b7e25da7183ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga188bb8b3790935dfff48686ecb63b827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga188bb8b3790935dfff48686ecb63b827">NVIC_DMA2_CHANNEL7_IRQ</a>&#160;&#160;&#160;98</td></tr>
<tr class="separator:ga188bb8b3790935dfff48686ecb63b827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc02b372cd378a4c4ba96d55bd612a46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gafc02b372cd378a4c4ba96d55bd612a46">NVIC_DMA2_CHANNEL8_IRQ</a>&#160;&#160;&#160;99</td></tr>
<tr class="separator:gafc02b372cd378a4c4ba96d55bd612a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6e4b9d2858dc95f8972e7cbbd11920f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gae6e4b9d2858dc95f8972e7cbbd11920f">NVIC_CORDIC_IRQ</a>&#160;&#160;&#160;100</td></tr>
<tr class="separator:gae6e4b9d2858dc95f8972e7cbbd11920f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a593d29df917e3e16d09fc9e60f5ff1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga0a593d29df917e3e16d09fc9e60f5ff1">NVIC_FMAC_IRQ</a>&#160;&#160;&#160;101</td></tr>
<tr class="separator:ga0a593d29df917e3e16d09fc9e60f5ff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5735bab073d7a2c893b4c0b85fc5357"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gab5735bab073d7a2c893b4c0b85fc5357">NVIC_IRQ_COUNT</a>&#160;&#160;&#160;102</td></tr>
<tr class="separator:gab5735bab073d7a2c893b4c0b85fc5357"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga4f5e1b72720bea15967169a87ceadf5c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga4f5e1b72720bea15967169a87ceadf5c">wwdg_isr</a> (void)</td></tr>
<tr class="separator:ga4f5e1b72720bea15967169a87ceadf5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74517c8242e1c45f17d53aee893f22a8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga74517c8242e1c45f17d53aee893f22a8">pvd_isr</a> (void)</td></tr>
<tr class="separator:ga74517c8242e1c45f17d53aee893f22a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83e1cccda0744902a181ca83be4e0019"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga83e1cccda0744902a181ca83be4e0019">rtc_tamp_css_isr</a> (void)</td></tr>
<tr class="separator:ga83e1cccda0744902a181ca83be4e0019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee9def8e4b62a49b3429d7483747380c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#gaee9def8e4b62a49b3429d7483747380c">rtc_wkup_isr</a> (void)</td></tr>
<tr class="separator:gaee9def8e4b62a49b3429d7483747380c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57a0886a4249e72421cb4307e96cff14"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga57a0886a4249e72421cb4307e96cff14">flash_isr</a> (void)</td></tr>
<tr class="separator:ga57a0886a4249e72421cb4307e96cff14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46cfe75cf23f4770de16193710b7d9ae"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga46cfe75cf23f4770de16193710b7d9ae">rcc_isr</a> (void)</td></tr>
<tr class="separator:ga46cfe75cf23f4770de16193710b7d9ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga812391a9aac54d1dcbb95da063404d66"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga812391a9aac54d1dcbb95da063404d66">exti0_isr</a> (void)</td></tr>
<tr class="separator:ga812391a9aac54d1dcbb95da063404d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2a66accb0f127a1bf65450e15531eb4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#gad2a66accb0f127a1bf65450e15531eb4">exti1_isr</a> (void)</td></tr>
<tr class="separator:gad2a66accb0f127a1bf65450e15531eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40747dba0f93159403e51109a87575fd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga40747dba0f93159403e51109a87575fd">exti2_isr</a> (void)</td></tr>
<tr class="separator:ga40747dba0f93159403e51109a87575fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1c1434b6de8024da320d73003b7ee5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga7a1c1434b6de8024da320d73003b7ee5">exti3_isr</a> (void)</td></tr>
<tr class="separator:ga7a1c1434b6de8024da320d73003b7ee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad67306a2531c4229d9e30c9f36807f2e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#gad67306a2531c4229d9e30c9f36807f2e">exti4_isr</a> (void)</td></tr>
<tr class="separator:gad67306a2531c4229d9e30c9f36807f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e3d66f43880efbd56cc2f68347b9b19"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga8e3d66f43880efbd56cc2f68347b9b19">dma1_channel1_isr</a> (void)</td></tr>
<tr class="separator:ga8e3d66f43880efbd56cc2f68347b9b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd9d029906e9ca7ca590bf6766de6368"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#gacd9d029906e9ca7ca590bf6766de6368">dma1_channel2_isr</a> (void)</td></tr>
<tr class="separator:gacd9d029906e9ca7ca590bf6766de6368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6abe8340eace6d5c19e4f722cd290a0a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga6abe8340eace6d5c19e4f722cd290a0a">dma1_channel3_isr</a> (void)</td></tr>
<tr class="separator:ga6abe8340eace6d5c19e4f722cd290a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac13fd4f156b4a88afac6d174103a88a8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#gac13fd4f156b4a88afac6d174103a88a8">dma1_channel4_isr</a> (void)</td></tr>
<tr class="separator:gac13fd4f156b4a88afac6d174103a88a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad26a5c303d0c6a60f586099c85109e9d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#gad26a5c303d0c6a60f586099c85109e9d">dma1_channel5_isr</a> (void)</td></tr>
<tr class="separator:gad26a5c303d0c6a60f586099c85109e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga738b3ddc3cd02e0f14788bfb185a1010"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga738b3ddc3cd02e0f14788bfb185a1010">dma1_channel6_isr</a> (void)</td></tr>
<tr class="separator:ga738b3ddc3cd02e0f14788bfb185a1010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b98ff1efb5e51db05a1ffb8b355f83b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga8b98ff1efb5e51db05a1ffb8b355f83b">dma1_channel7_isr</a> (void)</td></tr>
<tr class="separator:ga8b98ff1efb5e51db05a1ffb8b355f83b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga403607b14cc242e3f782e502e359fecf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga403607b14cc242e3f782e502e359fecf">adc12_isr</a> (void)</td></tr>
<tr class="separator:ga403607b14cc242e3f782e502e359fecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ef0d575c8b22091e80c96dab2b2fc96"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga0ef0d575c8b22091e80c96dab2b2fc96">usb_hp_isr</a> (void)</td></tr>
<tr class="separator:ga0ef0d575c8b22091e80c96dab2b2fc96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39b4398b72c5b3697cb233395115782c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga39b4398b72c5b3697cb233395115782c">usb_lp_isr</a> (void)</td></tr>
<tr class="separator:ga39b4398b72c5b3697cb233395115782c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga694a0f9b2385e1b6d59c7f203d96b6ef"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga694a0f9b2385e1b6d59c7f203d96b6ef">fdcan1_intr1_isr</a> (void)</td></tr>
<tr class="separator:ga694a0f9b2385e1b6d59c7f203d96b6ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga125bf24cce48a46e11580e726b7830fe"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga125bf24cce48a46e11580e726b7830fe">fdcan1_intr0_isr</a> (void)</td></tr>
<tr class="separator:ga125bf24cce48a46e11580e726b7830fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac033acbc708beb196e46622d95d450c5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#gac033acbc708beb196e46622d95d450c5">exti9_5_isr</a> (void)</td></tr>
<tr class="separator:gac033acbc708beb196e46622d95d450c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d1c8422e21a28a60783a3759bef0538"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga8d1c8422e21a28a60783a3759bef0538">tim1_brk_tim15_isr</a> (void)</td></tr>
<tr class="separator:ga8d1c8422e21a28a60783a3759bef0538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65534cc7adc33816b736d2d0d56e7b07"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga65534cc7adc33816b736d2d0d56e7b07">tim1_up_tim16_isr</a> (void)</td></tr>
<tr class="separator:ga65534cc7adc33816b736d2d0d56e7b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74022035a90e7304a25bc6a415ba29aa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga74022035a90e7304a25bc6a415ba29aa">tim1_trg_tim17_isr</a> (void)</td></tr>
<tr class="separator:ga74022035a90e7304a25bc6a415ba29aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72b6081002378b87da86773dd7a53bd9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga72b6081002378b87da86773dd7a53bd9">tim1_cc_isr</a> (void)</td></tr>
<tr class="separator:ga72b6081002378b87da86773dd7a53bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a951a29ef97943a27eb1e25228c635c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga2a951a29ef97943a27eb1e25228c635c">tim2_isr</a> (void)</td></tr>
<tr class="separator:ga2a951a29ef97943a27eb1e25228c635c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae29a8980d4390308e7010de9c992080"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#gaae29a8980d4390308e7010de9c992080">tim3_isr</a> (void)</td></tr>
<tr class="separator:gaae29a8980d4390308e7010de9c992080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef2ea50dc3170bfa3cda8f58bd8255f9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#gaef2ea50dc3170bfa3cda8f58bd8255f9">tim4_isr</a> (void)</td></tr>
<tr class="separator:gaef2ea50dc3170bfa3cda8f58bd8255f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eaa501af0096ca812555c313f4f5e06"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga1eaa501af0096ca812555c313f4f5e06">i2c1_ev_isr</a> (void)</td></tr>
<tr class="separator:ga1eaa501af0096ca812555c313f4f5e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33df19c3179deebb8a95f198327301d2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga33df19c3179deebb8a95f198327301d2">i2c1_er_isr</a> (void)</td></tr>
<tr class="separator:ga33df19c3179deebb8a95f198327301d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4726628e112ba3553143c4aa566ced92"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga4726628e112ba3553143c4aa566ced92">i2c2_ev_isr</a> (void)</td></tr>
<tr class="separator:ga4726628e112ba3553143c4aa566ced92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3df7b2279162375f9355501159318219"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga3df7b2279162375f9355501159318219">i2c2_er_isr</a> (void)</td></tr>
<tr class="separator:ga3df7b2279162375f9355501159318219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeed57d7878fa52bd54739063b63870d4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#gaeed57d7878fa52bd54739063b63870d4">spi1_isr</a> (void)</td></tr>
<tr class="separator:gaeed57d7878fa52bd54739063b63870d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fde28b9c0a8bea675adafbc14c0fd3d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga9fde28b9c0a8bea675adafbc14c0fd3d">spi2_isr</a> (void)</td></tr>
<tr class="separator:ga9fde28b9c0a8bea675adafbc14c0fd3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b98b3bc83ff519a8840f2c49e523897"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga7b98b3bc83ff519a8840f2c49e523897">usart1_isr</a> (void)</td></tr>
<tr class="separator:ga7b98b3bc83ff519a8840f2c49e523897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef5b9c30c57ea631c43778171dd0908"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga4ef5b9c30c57ea631c43778171dd0908">usart2_isr</a> (void)</td></tr>
<tr class="separator:ga4ef5b9c30c57ea631c43778171dd0908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d32597d2813b95206c561f70277088a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga2d32597d2813b95206c561f70277088a">usart3_isr</a> (void)</td></tr>
<tr class="separator:ga2d32597d2813b95206c561f70277088a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aaa57c7903131c1c86605393bb4654e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga8aaa57c7903131c1c86605393bb4654e">exti15_10_isr</a> (void)</td></tr>
<tr class="separator:ga8aaa57c7903131c1c86605393bb4654e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga911a311201de8651cfde05278a91a48f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga911a311201de8651cfde05278a91a48f">rtc_alarm_isr</a> (void)</td></tr>
<tr class="separator:ga911a311201de8651cfde05278a91a48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga306731fe679016229c48634eec2d6107"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga306731fe679016229c48634eec2d6107">usb_wakeup_isr</a> (void)</td></tr>
<tr class="separator:ga306731fe679016229c48634eec2d6107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab998950d3357b399dd188de94a8e1080"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#gab998950d3357b399dd188de94a8e1080">tim8_brk_isr</a> (void)</td></tr>
<tr class="separator:gab998950d3357b399dd188de94a8e1080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga522607e1f820fa23c302451a899425c0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga522607e1f820fa23c302451a899425c0">tim8_up_isr</a> (void)</td></tr>
<tr class="separator:ga522607e1f820fa23c302451a899425c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa575f55ff965f4c1c5e811bfbaef8795"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#gaa575f55ff965f4c1c5e811bfbaef8795">tim8_trg_isr</a> (void)</td></tr>
<tr class="separator:gaa575f55ff965f4c1c5e811bfbaef8795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d0f7d871668ebd0f25563d3c2dbdad5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga6d0f7d871668ebd0f25563d3c2dbdad5">tim8_cc_isr</a> (void)</td></tr>
<tr class="separator:ga6d0f7d871668ebd0f25563d3c2dbdad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1a93ff0dec9ed4a416cfd8d2f67bfcc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#gaf1a93ff0dec9ed4a416cfd8d2f67bfcc">adc3_isr</a> (void)</td></tr>
<tr class="separator:gaf1a93ff0dec9ed4a416cfd8d2f67bfcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1337ff27a286c43dd52d89c36da1a038"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga1337ff27a286c43dd52d89c36da1a038">fsmc_isr</a> (void)</td></tr>
<tr class="separator:ga1337ff27a286c43dd52d89c36da1a038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c896b50feb2003e263d9f7e9f910b43"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga0c896b50feb2003e263d9f7e9f910b43">lptim1_isr</a> (void)</td></tr>
<tr class="separator:ga0c896b50feb2003e263d9f7e9f910b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga012f568225be400067e13945611ad2a1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga012f568225be400067e13945611ad2a1">tim5_isr</a> (void)</td></tr>
<tr class="separator:ga012f568225be400067e13945611ad2a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c6389d99b643bc056702be69de8beee"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga8c6389d99b643bc056702be69de8beee">spi3_isr</a> (void)</td></tr>
<tr class="separator:ga8c6389d99b643bc056702be69de8beee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga631adf9451597b6c4d69ac367277771c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga631adf9451597b6c4d69ac367277771c">uart4_isr</a> (void)</td></tr>
<tr class="separator:ga631adf9451597b6c4d69ac367277771c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b5b37b7707e6e1ae701dbc166cf7ccb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga2b5b37b7707e6e1ae701dbc166cf7ccb">uart5_isr</a> (void)</td></tr>
<tr class="separator:ga2b5b37b7707e6e1ae701dbc166cf7ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac661c9333312b1ac83f2992ad31b9e63"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#gac661c9333312b1ac83f2992ad31b9e63">tim6_dac13under_isr</a> (void)</td></tr>
<tr class="separator:gac661c9333312b1ac83f2992ad31b9e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef86b618c8ac35268952b6b755e3cbc0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#gaef86b618c8ac35268952b6b755e3cbc0">tim7_dac24under_isr</a> (void)</td></tr>
<tr class="separator:gaef86b618c8ac35268952b6b755e3cbc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ed33a829d80508c811ad7b38fd1f4a1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga2ed33a829d80508c811ad7b38fd1f4a1">dma2_channel1_isr</a> (void)</td></tr>
<tr class="separator:ga2ed33a829d80508c811ad7b38fd1f4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga790d44453472c9b63d20f315425b4e37"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga790d44453472c9b63d20f315425b4e37">dma2_channel2_isr</a> (void)</td></tr>
<tr class="separator:ga790d44453472c9b63d20f315425b4e37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c722bc875121977db51044f3040d746"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga9c722bc875121977db51044f3040d746">dma2_channel3_isr</a> (void)</td></tr>
<tr class="separator:ga9c722bc875121977db51044f3040d746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9329f33b4ab95243ea32475a4b31db64"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga9329f33b4ab95243ea32475a4b31db64">dma2_channel4_isr</a> (void)</td></tr>
<tr class="separator:ga9329f33b4ab95243ea32475a4b31db64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae882da43ec0e5ec68f37bf3b20ee1040"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#gae882da43ec0e5ec68f37bf3b20ee1040">dma2_channel5_isr</a> (void)</td></tr>
<tr class="separator:gae882da43ec0e5ec68f37bf3b20ee1040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5af2cc7e0ac49ac04b1f779b33617505"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga5af2cc7e0ac49ac04b1f779b33617505">adc4_isr</a> (void)</td></tr>
<tr class="separator:ga5af2cc7e0ac49ac04b1f779b33617505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13b2dafcc106b4bbf1d697730e0d0f35"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga13b2dafcc106b4bbf1d697730e0d0f35">adc5_isr</a> (void)</td></tr>
<tr class="separator:ga13b2dafcc106b4bbf1d697730e0d0f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44edef4a31f9d729cbd409c4ccac4401"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga44edef4a31f9d729cbd409c4ccac4401">ucpd1_isr</a> (void)</td></tr>
<tr class="separator:ga44edef4a31f9d729cbd409c4ccac4401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga036e3912232b761fcbe0d1889f294e34"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga036e3912232b761fcbe0d1889f294e34">comp123_isr</a> (void)</td></tr>
<tr class="separator:ga036e3912232b761fcbe0d1889f294e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34150fea78f8bc8cd29d4ddeac04224b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga34150fea78f8bc8cd29d4ddeac04224b">comp456_isr</a> (void)</td></tr>
<tr class="separator:ga34150fea78f8bc8cd29d4ddeac04224b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33a318d1a24b73d2e2a6921f1a02668d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga33a318d1a24b73d2e2a6921f1a02668d">comp7_isr</a> (void)</td></tr>
<tr class="separator:ga33a318d1a24b73d2e2a6921f1a02668d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebd945c9ef1d9959bcf23dc1cea41080"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#gaebd945c9ef1d9959bcf23dc1cea41080">hrtim_master_isr</a> (void)</td></tr>
<tr class="separator:gaebd945c9ef1d9959bcf23dc1cea41080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7414483a9007eaa47f12f09d9fd4c45f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga7414483a9007eaa47f12f09d9fd4c45f">hrtim_tima_isr</a> (void)</td></tr>
<tr class="separator:ga7414483a9007eaa47f12f09d9fd4c45f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02c68a76a9c9dabcbaefe3e43c211f0c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga02c68a76a9c9dabcbaefe3e43c211f0c">hrtim_timb_isr</a> (void)</td></tr>
<tr class="separator:ga02c68a76a9c9dabcbaefe3e43c211f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga898ac50ac48fe9349bdc5523fcf43fdd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga898ac50ac48fe9349bdc5523fcf43fdd">hrtim_timc_isr</a> (void)</td></tr>
<tr class="separator:ga898ac50ac48fe9349bdc5523fcf43fdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d2b1d1acd087465772a3c51010e377"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga94d2b1d1acd087465772a3c51010e377">hrtim_timd_isr</a> (void)</td></tr>
<tr class="separator:ga94d2b1d1acd087465772a3c51010e377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c51ba808fadc70c2ef87bbfbe8337a2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga5c51ba808fadc70c2ef87bbfbe8337a2">hrtim_time_isr</a> (void)</td></tr>
<tr class="separator:ga5c51ba808fadc70c2ef87bbfbe8337a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2270bdb8529911855ca03380797e2248"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga2270bdb8529911855ca03380797e2248">hrtim_fault_isr</a> (void)</td></tr>
<tr class="separator:ga2270bdb8529911855ca03380797e2248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65c6ee1a853cf594ce893c1c976185f7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga65c6ee1a853cf594ce893c1c976185f7">hrtim_timf_isr</a> (void)</td></tr>
<tr class="separator:ga65c6ee1a853cf594ce893c1c976185f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83406def90f19d94415f1646a04966b1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga83406def90f19d94415f1646a04966b1">crs_isr</a> (void)</td></tr>
<tr class="separator:ga83406def90f19d94415f1646a04966b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cb516e1d26f301a4a097466c4977161"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga8cb516e1d26f301a4a097466c4977161">sai_isr</a> (void)</td></tr>
<tr class="separator:ga8cb516e1d26f301a4a097466c4977161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bb094efc8f352430498ee518afa041b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga6bb094efc8f352430498ee518afa041b">tim20_brk_isr</a> (void)</td></tr>
<tr class="separator:ga6bb094efc8f352430498ee518afa041b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab9976997cf8e0740b44274a95b0f01c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#gaab9976997cf8e0740b44274a95b0f01c">tim20_up_isr</a> (void)</td></tr>
<tr class="separator:gaab9976997cf8e0740b44274a95b0f01c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade49d2fd0545f5fbf01e0e8d085b6138"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#gade49d2fd0545f5fbf01e0e8d085b6138">tim20_trg_isr</a> (void)</td></tr>
<tr class="separator:gade49d2fd0545f5fbf01e0e8d085b6138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45519408bc38ddef5d5ed534035e2c6e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga45519408bc38ddef5d5ed534035e2c6e">tim20_cc_isr</a> (void)</td></tr>
<tr class="separator:ga45519408bc38ddef5d5ed534035e2c6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fd530618387996caa72f2f60e906924"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga3fd530618387996caa72f2f60e906924">fpu_isr</a> (void)</td></tr>
<tr class="separator:ga3fd530618387996caa72f2f60e906924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabca2d7a3b8f51c8f39529d44b9016073"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#gabca2d7a3b8f51c8f39529d44b9016073">i2c4_ev_isr</a> (void)</td></tr>
<tr class="separator:gabca2d7a3b8f51c8f39529d44b9016073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e4163f7a8ebe53dbbb178150d8cc5db"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga0e4163f7a8ebe53dbbb178150d8cc5db">i2c4_er_isr</a> (void)</td></tr>
<tr class="separator:ga0e4163f7a8ebe53dbbb178150d8cc5db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c358a7faf38622d8e2c853ffa6e116e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga5c358a7faf38622d8e2c853ffa6e116e">spi4_isr</a> (void)</td></tr>
<tr class="separator:ga5c358a7faf38622d8e2c853ffa6e116e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c59a8c997db8921554f131aaa61b030"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga2c59a8c997db8921554f131aaa61b030">aes_isr</a> (void)</td></tr>
<tr class="separator:ga2c59a8c997db8921554f131aaa61b030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46b69aa6c61bfa18d5504783e577064c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga46b69aa6c61bfa18d5504783e577064c">fdcan2_intr0_isr</a> (void)</td></tr>
<tr class="separator:ga46b69aa6c61bfa18d5504783e577064c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e46d3c8abebcb390056e08f2a5b316"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga87e46d3c8abebcb390056e08f2a5b316">fdcan2_intr1_isr</a> (void)</td></tr>
<tr class="separator:ga87e46d3c8abebcb390056e08f2a5b316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c90e68753fd1f2ad97698e72df83408"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga7c90e68753fd1f2ad97698e72df83408">fdcan3_intr0_isr</a> (void)</td></tr>
<tr class="separator:ga7c90e68753fd1f2ad97698e72df83408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf94b0dc665cfa70afc0e81c2bd4498d8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#gaf94b0dc665cfa70afc0e81c2bd4498d8">fdcan3_intr1_isr</a> (void)</td></tr>
<tr class="separator:gaf94b0dc665cfa70afc0e81c2bd4498d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad010cb5fd7160cf0be4ae65fcec0a16c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#gad010cb5fd7160cf0be4ae65fcec0a16c">rng_isr</a> (void)</td></tr>
<tr class="separator:gad010cb5fd7160cf0be4ae65fcec0a16c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga791401f866117d4b71378a63129af280"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga791401f866117d4b71378a63129af280">lpuart_isr</a> (void)</td></tr>
<tr class="separator:ga791401f866117d4b71378a63129af280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga625efbb537a0c7626717774c633b8af0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga625efbb537a0c7626717774c633b8af0">i2c3_ev_isr</a> (void)</td></tr>
<tr class="separator:ga625efbb537a0c7626717774c633b8af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe17d1891f7557c0e60447a78df456f3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#gafe17d1891f7557c0e60447a78df456f3">i2c3_er_isr</a> (void)</td></tr>
<tr class="separator:gafe17d1891f7557c0e60447a78df456f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b82e1a80f441d20033a729fd7597173"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga4b82e1a80f441d20033a729fd7597173">dmamux_ovr_isr</a> (void)</td></tr>
<tr class="separator:ga4b82e1a80f441d20033a729fd7597173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fa04098a9a3fca75244cb998c4866b5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga0fa04098a9a3fca75244cb998c4866b5">quadspi_isr</a> (void)</td></tr>
<tr class="separator:ga0fa04098a9a3fca75244cb998c4866b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b4148758116af7405210490d28ea8c8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga1b4148758116af7405210490d28ea8c8">dma1_channel8_isr</a> (void)</td></tr>
<tr class="separator:ga1b4148758116af7405210490d28ea8c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf292509d3566837f1277962806fe790d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#gaf292509d3566837f1277962806fe790d">dma2_channel6_isr</a> (void)</td></tr>
<tr class="separator:gaf292509d3566837f1277962806fe790d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14e6f69bccc5d7ac134ab8fda90d8785"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga14e6f69bccc5d7ac134ab8fda90d8785">dma2_channel7_isr</a> (void)</td></tr>
<tr class="separator:ga14e6f69bccc5d7ac134ab8fda90d8785"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07688d652d7ac54dc789ab49f8d9f3c9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga07688d652d7ac54dc789ab49f8d9f3c9">dma2_channel8_isr</a> (void)</td></tr>
<tr class="separator:ga07688d652d7ac54dc789ab49f8d9f3c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8faed433722869249e31ad868409b4eb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#ga8faed433722869249e31ad868409b4eb">cordic_isr</a> (void)</td></tr>
<tr class="separator:ga8faed433722869249e31ad868409b4eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae59bc7c841bf37a2202f78671179e088"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__isrprototypes__STM32G4.html#gae59bc7c841bf37a2202f78671179e088">fmac_isr</a> (void)</td></tr>
<tr class="separator:gae59bc7c841bf37a2202f78671179e088"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_6a7820b97a7704ff85bcff20dea7ce23.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_9417be1a17550340f19505b8a524537b.html">stm32</a></li><li class="navelem"><a class="el" href="dir_c03dc787cf57870b378263a4691bd2e4.html">g4</a></li><li class="navelem"><a class="el" href="stm32_2g4_2nvic_8h.html">nvic.h</a></li>
    <li class="footer">Generated on Tue Mar 7 2023 16:12:22 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
