INFO-FLOW: Workspace /home/shts/DeepCAEonFPGA/HLS/HLS/solution1 opened at Tue Dec 31 23:12:16 JST 2019
Execute     config_clock -quiet -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.38 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.46 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Command   open_solution done; 0.6 sec.
Execute   set_part xc7z020-clg400-1 -tool vivado 
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Execute   create_clock -period 100MHz -name default 
Execute   config_sdx -target none 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_optimization_level 2 -vivado_phys_opt place -vivado_report_level 0 
Execute     get_config_export -vivado_impl_strategy 
Execute   set_clock_uncertainty 12.5% 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../layers_c/up_sampling2d.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted ../layers_c/up_sampling2d.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../layers_c/up_sampling2d.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../layers_c/up_sampling2d.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp
Command       clang done; 1.58 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp"  -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc
Command       clang done; 1.55 sec.
INFO-FLOW: Done: GCC PP time: 3.1 seconds per iteration
Execute       source /tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp std=gnu++98 -directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp std=gnu++98 -directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.up_sampling2d.pp.0.cpp.diag.yml /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.up_sampling2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.up_sampling2d.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.up_sampling2d.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.up_sampling2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.up_sampling2d.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.up_sampling2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.up_sampling2d.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.bc
Command       clang done; 1.49 sec.
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../layers_c/separable_conv2d.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted ../layers_c/separable_conv2d.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../layers_c/separable_conv2d.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../layers_c/separable_conv2d.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp
Command       clang done; 1.78 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp"  -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc
Command       clang done; 1.72 sec.
INFO-FLOW: Done: GCC PP time: 3.5 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp std=gnu++98 -directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp std=gnu++98 -directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.separable_conv2d.pp.0.cpp.diag.yml /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.separable_conv2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.separable_conv2d.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.separable_conv2d.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.separable_conv2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.separable_conv2d.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.separable_conv2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.separable_conv2d.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.bc
Command       clang done; 1.61 sec.
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../layers_c/pointwise_conv2d.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted ../layers_c/pointwise_conv2d.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../layers_c/pointwise_conv2d.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../layers_c/pointwise_conv2d.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp
Command       clang done; 1.67 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp"  -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc
Command       clang done; 1.58 sec.
INFO-FLOW: Done: GCC PP time: 3.3 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp std=gnu++98 -directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp std=gnu++98 -directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.pointwise_conv2d.pp.0.cpp.diag.yml /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.pointwise_conv2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.pointwise_conv2d.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.pointwise_conv2d.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.pointwise_conv2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.pointwise_conv2d.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.pointwise_conv2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.pointwise_conv2d.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.bc
Command       clang done; 1.53 sec.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../layers_c/padding2d.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted ../layers_c/padding2d.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../layers_c/padding2d.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../layers_c/padding2d.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp
Command       clang done; 1.56 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp"  -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc
Command       clang done; 1.55 sec.
INFO-FLOW: Done: GCC PP time: 3.1 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp std=gnu++98 -directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp std=gnu++98 -directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.padding2d.pp.0.cpp.diag.yml /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.padding2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.padding2d.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.padding2d.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.padding2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.padding2d.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.padding2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.padding2d.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.bc
Command       clang done; 1.54 sec.
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../mnist_AXI_Stream.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted ../mnist_AXI_Stream.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../mnist_AXI_Stream.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../mnist_AXI_Stream.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp
Command       clang done; 1.59 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.65 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp"  -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
Command       clang done; 1.93 sec.
INFO-FLOW: Done: GCC PP time: 4.2 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp std=gnu++98 -directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.97 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp std=gnu++98 -directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.74 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.mnist_AXI_Stream.pp.0.cpp.diag.yml /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.mnist_AXI_Stream.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.mnist_AXI_Stream.pp.0.cpp.err.log 
Command       ap_eval done; 0.6 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.mnist_AXI_Stream.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.mnist_AXI_Stream.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.mnist_AXI_Stream.pp.0.cpp.err.log 
Command         ap_eval done; 1.18 sec.
Execute         source /tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.mnist_AXI_Stream.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.mnist_AXI_Stream.pp.0.cpp.err.log 
Command         ap_eval done; 0.55 sec.
Command       tidy_31 done; 1.75 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.2 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.bc
Command       clang done; 2.18 sec.
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../layers_c/max_pooling2d.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted ../layers_c/max_pooling2d.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../layers_c/max_pooling2d.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../layers_c/max_pooling2d.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp
Command       clang done; 1.59 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp"  -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc
Command       clang done; 1.57 sec.
INFO-FLOW: Done: GCC PP time: 3.2 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp std=gnu++98 -directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp std=gnu++98 -directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.max_pooling2d.pp.0.cpp.diag.yml /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.max_pooling2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.max_pooling2d.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.max_pooling2d.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.max_pooling2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.max_pooling2d.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.max_pooling2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.max_pooling2d.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.bc
Command       clang done; 1.59 sec.
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../layers_c/depthwise_conv2d.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted ../layers_c/depthwise_conv2d.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../layers_c/depthwise_conv2d.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../layers_c/depthwise_conv2d.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp
Command       clang done; 1.55 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp"  -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc
Command       clang done; 1.57 sec.
INFO-FLOW: Done: GCC PP time: 3.1 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp std=gnu++98 -directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp std=gnu++98 -directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.depthwise_conv2d.pp.0.cpp.diag.yml /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.depthwise_conv2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.depthwise_conv2d.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.depthwise_conv2d.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.depthwise_conv2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.depthwise_conv2d.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.depthwise_conv2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.depthwise_conv2d.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.bc
Command       clang done; 1.52 sec.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../layers_c/conv2d.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted ../layers_c/conv2d.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../layers_c/conv2d.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../layers_c/conv2d.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pp.0.cpp
Command       clang done; 1.54 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pp.0.cpp"  -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pp.0.cpp -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc
Command       clang done; 1.5 sec.
INFO-FLOW: Done: GCC PP time: 3 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pp.0.cpp std=gnu++98 -directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pp.0.cpp std=gnu++98 -directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv2d.pp.0.cpp.diag.yml /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv2d.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.conv2d.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.conv2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.conv2d.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.conv2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.conv2d.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.bc
Command       clang done; 1.45 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.g.bc /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.g.bc /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.g.bc /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.g.bc /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.g.bc /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.g.bc /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.g.bc /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.g.bc -hls-opt -except-internalize network -L/tools/Xilinx/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.77 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 4672 ; free virtual = 10441
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 4672 ; free virtual = 10441
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.pp.bc -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.76 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top network -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.g.0.bc -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 4663 ; free virtual = 10434
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.g.1.bc -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.18 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 4659 ; free virtual = 10430
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.g.1.bc to /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.o.1.bc -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (../layers_c/max_pooling2d.cpp:21) in function 'max_pooling2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1.1.1' (../layers_c/max_pooling2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/padding2d.cpp:13) in function 'padding2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.2' (../layers_c/padding2d.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (../layers_c/max_pooling2d.cpp:23) in function 'max_pooling2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (../layers_c/max_pooling2d.cpp:25) in function 'max_pooling2d_fix16' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (../layers_c/max_pooling2d.cpp:27) in function 'max_pooling2d_fix16' completely with a factor of 2.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:33) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:36) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:33) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:36) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:33) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:36) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:33) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:36) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:33) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:36) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (../layers_c/padding2d.cpp:16) in function 'padding2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/padding2d.cpp:27) in function 'padding2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/padding2d.cpp:31) in function 'padding2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2' (../layers_c/padding2d.cpp:40) in function 'padding2d_fix16' completely with a factor of 2.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.3' (../layers_c/padding2d.cpp:49) in function 'padding2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.1' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.2' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_b_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_b_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_b_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_b_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_b_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:28:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:28:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:28:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
Command         transform done; 1.1 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:28).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:51)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...9 expression(s) balanced.
Command         transform done; 0.8 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 4632 ; free virtual = 10404
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.o.2.bc -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:28) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:33:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:24:25) in function 'pointwise_conv2d_fix16.4' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:33:25) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:24:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:33:25) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:24:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:33:25) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:24:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:33:25) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:24:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:27:27) in function 'padding2d_fix16' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:25) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/max_pooling2d.cpp:21:26) in function 'max_pooling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/max_pooling2d.cpp:19:25) in function 'max_pooling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:24:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:24:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:24:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:24:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:24:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix'.
Command         transform done; 1.5 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 4537 ; free virtual = 10309
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 4.48 sec.
Command     elaborate done; 50.91 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'network' ...
Execute       ap_set_top_model network 
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
Execute       get_model_list network -filter all-wo-channel -topdown 
Execute       preproc_iomode -model network 
Execute       preproc_iomode -model pointwise_conv2d_fix.4 
Execute       preproc_iomode -model pointwise_conv2d_fix.3 
Execute       preproc_iomode -model up_sampling2d_fix16 
Execute       preproc_iomode -model pointwise_conv2d_fix.2 
Execute       preproc_iomode -model depthwise_conv2d_fix.1 
Execute       preproc_iomode -model pointwise_conv2d_fix.1 
Execute       preproc_iomode -model depthwise_conv2d_fix.2 
Execute       preproc_iomode -model max_pooling2d_fix16 
Execute       preproc_iomode -model pointwise_conv2d_fix 
Execute       preproc_iomode -model depthwise_conv2d_fix 
Execute       preproc_iomode -model padding2d_fix16 
Execute       get_model_list network -filter all-wo-channel 
INFO-FLOW: Model list for configure: padding2d_fix16 depthwise_conv2d_fix pointwise_conv2d_fix max_pooling2d_fix16 depthwise_conv2d_fix.2 pointwise_conv2d_fix.1 depthwise_conv2d_fix.1 pointwise_conv2d_fix.2 up_sampling2d_fix16 pointwise_conv2d_fix.3 pointwise_conv2d_fix.4 network
INFO-FLOW: Configuring Module : padding2d_fix16 ...
Execute       set_default_model padding2d_fix16 
Execute       apply_spec_resource_limit padding2d_fix16 
INFO-FLOW: Configuring Module : depthwise_conv2d_fix ...
Execute       set_default_model depthwise_conv2d_fix 
Execute       apply_spec_resource_limit depthwise_conv2d_fix 
INFO-FLOW: Configuring Module : pointwise_conv2d_fix ...
Execute       set_default_model pointwise_conv2d_fix 
Execute       apply_spec_resource_limit pointwise_conv2d_fix 
INFO-FLOW: Configuring Module : max_pooling2d_fix16 ...
Execute       set_default_model max_pooling2d_fix16 
Execute       apply_spec_resource_limit max_pooling2d_fix16 
INFO-FLOW: Configuring Module : depthwise_conv2d_fix.2 ...
Execute       set_default_model depthwise_conv2d_fix.2 
Execute       apply_spec_resource_limit depthwise_conv2d_fix.2 
INFO-FLOW: Configuring Module : pointwise_conv2d_fix.1 ...
Execute       set_default_model pointwise_conv2d_fix.1 
Execute       apply_spec_resource_limit pointwise_conv2d_fix.1 
INFO-FLOW: Configuring Module : depthwise_conv2d_fix.1 ...
Execute       set_default_model depthwise_conv2d_fix.1 
Execute       apply_spec_resource_limit depthwise_conv2d_fix.1 
INFO-FLOW: Configuring Module : pointwise_conv2d_fix.2 ...
Execute       set_default_model pointwise_conv2d_fix.2 
Execute       apply_spec_resource_limit pointwise_conv2d_fix.2 
INFO-FLOW: Configuring Module : up_sampling2d_fix16 ...
Execute       set_default_model up_sampling2d_fix16 
Execute       apply_spec_resource_limit up_sampling2d_fix16 
INFO-FLOW: Configuring Module : pointwise_conv2d_fix.3 ...
Execute       set_default_model pointwise_conv2d_fix.3 
Execute       apply_spec_resource_limit pointwise_conv2d_fix.3 
INFO-FLOW: Configuring Module : pointwise_conv2d_fix.4 ...
Execute       set_default_model pointwise_conv2d_fix.4 
Execute       apply_spec_resource_limit pointwise_conv2d_fix.4 
INFO-FLOW: Configuring Module : network ...
Execute       set_default_model network 
Execute       apply_spec_resource_limit network 
INFO-FLOW: Model list for preprocess: padding2d_fix16 depthwise_conv2d_fix pointwise_conv2d_fix max_pooling2d_fix16 depthwise_conv2d_fix.2 pointwise_conv2d_fix.1 depthwise_conv2d_fix.1 pointwise_conv2d_fix.2 up_sampling2d_fix16 pointwise_conv2d_fix.3 pointwise_conv2d_fix.4 network
INFO-FLOW: Preprocessing Module: padding2d_fix16 ...
Execute       set_default_model padding2d_fix16 
Execute       cdfg_preprocess -model padding2d_fix16 
Execute       rtl_gen_preprocess padding2d_fix16 
INFO-FLOW: Preprocessing Module: depthwise_conv2d_fix ...
Execute       set_default_model depthwise_conv2d_fix 
Execute       cdfg_preprocess -model depthwise_conv2d_fix 
Execute       rtl_gen_preprocess depthwise_conv2d_fix 
INFO-FLOW: Preprocessing Module: pointwise_conv2d_fix ...
Execute       set_default_model pointwise_conv2d_fix 
Execute       cdfg_preprocess -model pointwise_conv2d_fix 
Execute       rtl_gen_preprocess pointwise_conv2d_fix 
INFO-FLOW: Preprocessing Module: max_pooling2d_fix16 ...
Execute       set_default_model max_pooling2d_fix16 
Execute       cdfg_preprocess -model max_pooling2d_fix16 
Execute       rtl_gen_preprocess max_pooling2d_fix16 
INFO-FLOW: Preprocessing Module: depthwise_conv2d_fix.2 ...
Execute       set_default_model depthwise_conv2d_fix.2 
Execute       cdfg_preprocess -model depthwise_conv2d_fix.2 
Execute       rtl_gen_preprocess depthwise_conv2d_fix.2 
INFO-FLOW: Preprocessing Module: pointwise_conv2d_fix.1 ...
Execute       set_default_model pointwise_conv2d_fix.1 
Execute       cdfg_preprocess -model pointwise_conv2d_fix.1 
Execute       rtl_gen_preprocess pointwise_conv2d_fix.1 
INFO-FLOW: Preprocessing Module: depthwise_conv2d_fix.1 ...
Execute       set_default_model depthwise_conv2d_fix.1 
Execute       cdfg_preprocess -model depthwise_conv2d_fix.1 
Execute       rtl_gen_preprocess depthwise_conv2d_fix.1 
INFO-FLOW: Preprocessing Module: pointwise_conv2d_fix.2 ...
Execute       set_default_model pointwise_conv2d_fix.2 
Execute       cdfg_preprocess -model pointwise_conv2d_fix.2 
Execute       rtl_gen_preprocess pointwise_conv2d_fix.2 
INFO-FLOW: Preprocessing Module: up_sampling2d_fix16 ...
Execute       set_default_model up_sampling2d_fix16 
Execute       cdfg_preprocess -model up_sampling2d_fix16 
Execute       rtl_gen_preprocess up_sampling2d_fix16 
INFO-FLOW: Preprocessing Module: pointwise_conv2d_fix.3 ...
Execute       set_default_model pointwise_conv2d_fix.3 
Execute       cdfg_preprocess -model pointwise_conv2d_fix.3 
Execute       rtl_gen_preprocess pointwise_conv2d_fix.3 
INFO-FLOW: Preprocessing Module: pointwise_conv2d_fix.4 ...
Execute       set_default_model pointwise_conv2d_fix.4 
Execute       cdfg_preprocess -model pointwise_conv2d_fix.4 
Execute       rtl_gen_preprocess pointwise_conv2d_fix.4 
INFO-FLOW: Preprocessing Module: network ...
Execute       set_default_model network 
Execute       cdfg_preprocess -model network 
Execute       rtl_gen_preprocess network 
INFO-FLOW: Model list for synthesis: padding2d_fix16 depthwise_conv2d_fix pointwise_conv2d_fix max_pooling2d_fix16 depthwise_conv2d_fix.2 pointwise_conv2d_fix.1 depthwise_conv2d_fix.1 pointwise_conv2d_fix.2 up_sampling2d_fix16 pointwise_conv2d_fix.3 pointwise_conv2d_fix.4 network
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model padding2d_fix16 
Execute       schedule -model padding2d_fix16 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.99 seconds; current allocated memory: 234.948 MB.
Execute       syn_report -verbosereport -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d_fix16.verbose.sched.rpt 
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
Execute       db_write -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d_fix16.sched.adb -f 
INFO-FLOW: Finish scheduling padding2d_fix16.
Execute       set_default_model padding2d_fix16 
Execute       bind -model padding2d_fix16 
BIND OPTION: model=padding2d_fix16
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 235.423 MB.
Execute       syn_report -verbosereport -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d_fix16.verbose.bind.rpt 
Execute       db_write -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d_fix16.bind.adb -f 
INFO-FLOW: Finish binding padding2d_fix16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model depthwise_conv2d_fix 
Execute       schedule -model depthwise_conv2d_fix 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_8', ../layers_c/depthwise_conv2d.cpp:40) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 236.126 MB.
Execute       syn_report -verbosereport -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix.verbose.sched.rpt 
Execute       db_write -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix.sched.adb -f 
INFO-FLOW: Finish scheduling depthwise_conv2d_fix.
Execute       set_default_model depthwise_conv2d_fix 
Execute       bind -model depthwise_conv2d_fix 
BIND OPTION: model=depthwise_conv2d_fix
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 237.046 MB.
Execute       syn_report -verbosereport -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix.verbose.bind.rpt 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix.bind.adb -f 
INFO-FLOW: Finish binding depthwise_conv2d_fix.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pointwise_conv2d_fix 
Execute       schedule -model pointwise_conv2d_fix 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 237.373 MB.
Execute       syn_report -verbosereport -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix.verbose.sched.rpt 
Execute       db_write -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix.sched.adb -f 
INFO-FLOW: Finish scheduling pointwise_conv2d_fix.
Execute       set_default_model pointwise_conv2d_fix 
Execute       bind -model pointwise_conv2d_fix 
BIND OPTION: model=pointwise_conv2d_fix
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 237.725 MB.
Execute       syn_report -verbosereport -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix.verbose.bind.rpt 
Execute       db_write -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix.bind.adb -f 
INFO-FLOW: Finish binding pointwise_conv2d_fix.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pooling2d_fix16 
Execute       schedule -model max_pooling2d_fix16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_3', ../layers_c/max_pooling2d.cpp:28) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 238.224 MB.
Execute       syn_report -verbosereport -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d_fix16.verbose.sched.rpt 
Execute       db_write -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d_fix16.sched.adb -f 
INFO-FLOW: Finish scheduling max_pooling2d_fix16.
Execute       set_default_model max_pooling2d_fix16 
Execute       bind -model max_pooling2d_fix16 
BIND OPTION: model=max_pooling2d_fix16
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 238.756 MB.
Execute       syn_report -verbosereport -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d_fix16.verbose.bind.rpt 
Execute       db_write -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d_fix16.bind.adb -f 
INFO-FLOW: Finish binding max_pooling2d_fix16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model depthwise_conv2d_fix.2 
Execute       schedule -model depthwise_conv2d_fix.2 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_8', ../layers_c/depthwise_conv2d.cpp:40) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 239.335 MB.
Execute       syn_report -verbosereport -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_2.verbose.sched.rpt 
Execute       db_write -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_2.sched.adb -f 
INFO-FLOW: Finish scheduling depthwise_conv2d_fix.2.
Execute       set_default_model depthwise_conv2d_fix.2 
Execute       bind -model depthwise_conv2d_fix.2 
BIND OPTION: model=depthwise_conv2d_fix.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 240.093 MB.
Execute       syn_report -verbosereport -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_2.verbose.bind.rpt 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_2.bind.adb -f 
INFO-FLOW: Finish binding depthwise_conv2d_fix.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pointwise_conv2d_fix.1 
Execute       schedule -model pointwise_conv2d_fix.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_1' consists of the following:
	'mul' operation of DSP[170] ('mul_ln39_1', ../layers_c/pointwise_conv2d.cpp:39) [169]  (3.36 ns)
	'add' operation of DSP[170] ('add_ln39_1', ../layers_c/pointwise_conv2d.cpp:39) [170]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:39) [173]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:39) on array 'input_r' [174]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 240.729 MB.
Execute       syn_report -verbosereport -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_1.verbose.sched.rpt 
Execute       db_write -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_1.sched.adb -f 
INFO-FLOW: Finish scheduling pointwise_conv2d_fix.1.
Execute       set_default_model pointwise_conv2d_fix.1 
Execute       bind -model pointwise_conv2d_fix.1 
BIND OPTION: model=pointwise_conv2d_fix.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 241.662 MB.
Execute       syn_report -verbosereport -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_1.verbose.bind.rpt 
Execute       db_write -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_1.bind.adb -f 
INFO-FLOW: Finish binding pointwise_conv2d_fix.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model depthwise_conv2d_fix.1 
Execute       schedule -model depthwise_conv2d_fix.1 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_16', ../layers_c/depthwise_conv2d.cpp:40) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 242.248 MB.
Execute       syn_report -verbosereport -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_1.verbose.sched.rpt 
Execute       db_write -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_1.sched.adb -f 
INFO-FLOW: Finish scheduling depthwise_conv2d_fix.1.
Execute       set_default_model depthwise_conv2d_fix.1 
Execute       bind -model depthwise_conv2d_fix.1 
BIND OPTION: model=depthwise_conv2d_fix.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 242.997 MB.
Execute       syn_report -verbosereport -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_1.verbose.bind.rpt 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_1.bind.adb -f 
INFO-FLOW: Finish binding depthwise_conv2d_fix.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pointwise_conv2d_fix.2 
Execute       schedule -model pointwise_conv2d_fix.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_2' consists of the following:
	'mul' operation of DSP[162] ('mul_ln39_2', ../layers_c/pointwise_conv2d.cpp:39) [161]  (3.36 ns)
	'add' operation of DSP[162] ('add_ln39_1', ../layers_c/pointwise_conv2d.cpp:39) [162]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:39) [165]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:39) on array 'input_r' [166]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 243.533 MB.
Execute       syn_report -verbosereport -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_2.verbose.sched.rpt 
Execute       db_write -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_2.sched.adb -f 
INFO-FLOW: Finish scheduling pointwise_conv2d_fix.2.
Execute       set_default_model pointwise_conv2d_fix.2 
Execute       bind -model pointwise_conv2d_fix.2 
BIND OPTION: model=pointwise_conv2d_fix.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 244.364 MB.
Execute       syn_report -verbosereport -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_2.verbose.bind.rpt 
Execute       db_write -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_2.bind.adb -f 
INFO-FLOW: Finish binding pointwise_conv2d_fix.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model up_sampling2d_fix16 
Execute       schedule -model up_sampling2d_fix16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	'mul' operation of DSP[81] ('mul_ln18_4', ../layers_c/up_sampling2d.cpp:18) [71]  (3.36 ns)
	'add' operation of DSP[81] ('add_ln18', ../layers_c/up_sampling2d.cpp:18) [81]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/up_sampling2d.cpp:18) [83]  (0 ns)
	'load' operation ('input_load', ../layers_c/up_sampling2d.cpp:18) on array 'input_r' [84]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 244.705 MB.
Execute       syn_report -verbosereport -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d_fix16.verbose.sched.rpt 
Execute       db_write -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d_fix16.sched.adb -f 
INFO-FLOW: Finish scheduling up_sampling2d_fix16.
Execute       set_default_model up_sampling2d_fix16 
Execute       bind -model up_sampling2d_fix16 
BIND OPTION: model=up_sampling2d_fix16
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 245.043 MB.
Execute       syn_report -verbosereport -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d_fix16.verbose.bind.rpt 
Execute       db_write -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d_fix16.bind.adb -f 
INFO-FLOW: Finish binding up_sampling2d_fix16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pointwise_conv2d_fix.3 
Execute       schedule -model pointwise_conv2d_fix.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_3' consists of the following:
	'mul' operation of DSP[164] ('mul_ln39_2', ../layers_c/pointwise_conv2d.cpp:39) [163]  (3.36 ns)
	'add' operation of DSP[164] ('add_ln39_1', ../layers_c/pointwise_conv2d.cpp:39) [164]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:39) [167]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:39) on array 'input_r' [168]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 245.634 MB.
Execute       syn_report -verbosereport -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_3.verbose.sched.rpt 
Execute       db_write -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_3.sched.adb -f 
INFO-FLOW: Finish scheduling pointwise_conv2d_fix.3.
Execute       set_default_model pointwise_conv2d_fix.3 
Execute       bind -model pointwise_conv2d_fix.3 
BIND OPTION: model=pointwise_conv2d_fix.3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 246.559 MB.
Execute       syn_report -verbosereport -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_3.verbose.bind.rpt 
Execute       db_write -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_3.bind.adb -f 
INFO-FLOW: Finish binding pointwise_conv2d_fix.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pointwise_conv2d_fix.4 
Execute       schedule -model pointwise_conv2d_fix.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_4' consists of the following:
	'mul' operation of DSP[153] ('mul_ln39_1', ../layers_c/pointwise_conv2d.cpp:39) [152]  (3.36 ns)
	'add' operation of DSP[153] ('add_ln39_1', ../layers_c/pointwise_conv2d.cpp:39) [153]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:39) [156]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:39) on array 'input_r' [157]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 247.073 MB.
Execute       syn_report -verbosereport -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_4.verbose.sched.rpt 
Execute       db_write -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_4.sched.adb -f 
INFO-FLOW: Finish scheduling pointwise_conv2d_fix.4.
Execute       set_default_model pointwise_conv2d_fix.4 
Execute       bind -model pointwise_conv2d_fix.4 
BIND OPTION: model=pointwise_conv2d_fix.4
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 247.786 MB.
Execute       syn_report -verbosereport -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_4.verbose.bind.rpt 
Execute       db_write -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_4.bind.adb -f 
INFO-FLOW: Finish binding pointwise_conv2d_fix.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network 
Execute       schedule -model network 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 248.252 MB.
Execute       syn_report -verbosereport -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.verbose.sched.rpt 
Execute       db_write -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.sched.adb -f 
INFO-FLOW: Finish scheduling network.
Execute       set_default_model network 
Execute       bind -model network 
BIND OPTION: model=network
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.3 sec.
INFO: [HLS 200-111]  Elapsed time: 1.42 seconds; current allocated memory: 249.881 MB.
Execute       syn_report -verbosereport -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.verbose.bind.rpt 
Command       syn_report done; 0.6 sec.
Execute       db_write -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.bind.adb -f 
INFO-FLOW: Finish binding network.
Execute       get_model_list network -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess padding2d_fix16 
Execute       rtl_gen_preprocess depthwise_conv2d_fix 
Execute       rtl_gen_preprocess pointwise_conv2d_fix 
Execute       rtl_gen_preprocess max_pooling2d_fix16 
Execute       rtl_gen_preprocess depthwise_conv2d_fix.2 
Execute       rtl_gen_preprocess pointwise_conv2d_fix.1 
Execute       rtl_gen_preprocess depthwise_conv2d_fix.1 
Execute       rtl_gen_preprocess pointwise_conv2d_fix.2 
Execute       rtl_gen_preprocess up_sampling2d_fix16 
Execute       rtl_gen_preprocess pointwise_conv2d_fix.3 
Execute       rtl_gen_preprocess pointwise_conv2d_fix.4 
Execute       rtl_gen_preprocess network 
INFO-FLOW: Model list for RTL generation: padding2d_fix16 depthwise_conv2d_fix pointwise_conv2d_fix max_pooling2d_fix16 depthwise_conv2d_fix.2 pointwise_conv2d_fix.1 depthwise_conv2d_fix.1 pointwise_conv2d_fix.2 up_sampling2d_fix16 pointwise_conv2d_fix.3 pointwise_conv2d_fix.4 network
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model padding2d_fix16 -vendor xilinx -mg_file /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d_fix16.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 251.155 MB.
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute       gen_rtl padding2d_fix16 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/systemc/padding2d_fix16 -synmodules padding2d_fix16 depthwise_conv2d_fix pointwise_conv2d_fix max_pooling2d_fix16 depthwise_conv2d_fix.2 pointwise_conv2d_fix.1 depthwise_conv2d_fix.1 pointwise_conv2d_fix.2 up_sampling2d_fix16 pointwise_conv2d_fix.3 pointwise_conv2d_fix.4 network 
Execute       gen_rtl padding2d_fix16 -style xilinx -f -lang vhdl -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/vhdl/padding2d_fix16 
Execute       gen_rtl padding2d_fix16 -style xilinx -f -lang vlog -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/verilog/padding2d_fix16 
Execute       syn_report -csynth -model padding2d_fix16 -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/padding2d_fix16_csynth.rpt 
Execute       syn_report -rtlxml -model padding2d_fix16 -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/padding2d_fix16_csynth.xml 
Execute       syn_report -verbosereport -model padding2d_fix16 -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d_fix16.verbose.rpt 
Execute       db_write -model padding2d_fix16 -f -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d_fix16.adb 
Execute       gen_tb_info padding2d_fix16 -p /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d_fix16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model depthwise_conv2d_fix -vendor xilinx -mg_file /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 254.800 MB.
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute       gen_rtl depthwise_conv2d_fix -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/systemc/depthwise_conv2d_fix -synmodules padding2d_fix16 depthwise_conv2d_fix pointwise_conv2d_fix max_pooling2d_fix16 depthwise_conv2d_fix.2 pointwise_conv2d_fix.1 depthwise_conv2d_fix.1 pointwise_conv2d_fix.2 up_sampling2d_fix16 pointwise_conv2d_fix.3 pointwise_conv2d_fix.4 network 
Execute       gen_rtl depthwise_conv2d_fix -style xilinx -f -lang vhdl -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/vhdl/depthwise_conv2d_fix 
Execute       gen_rtl depthwise_conv2d_fix -style xilinx -f -lang vlog -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/verilog/depthwise_conv2d_fix 
Execute       syn_report -csynth -model depthwise_conv2d_fix -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/depthwise_conv2d_fix_csynth.rpt 
Execute       syn_report -rtlxml -model depthwise_conv2d_fix -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/depthwise_conv2d_fix_csynth.xml 
Execute       syn_report -verbosereport -model depthwise_conv2d_fix -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix.verbose.rpt 
Command       syn_report done; 0.2 sec.
Execute       db_write -model depthwise_conv2d_fix -f -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix.adb 
Command       db_write done; 0.11 sec.
Execute       gen_tb_info depthwise_conv2d_fix -p /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pointwise_conv2d_fix -vendor xilinx -mg_file /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 258.942 MB.
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute       gen_rtl pointwise_conv2d_fix -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/systemc/pointwise_conv2d_fix -synmodules padding2d_fix16 depthwise_conv2d_fix pointwise_conv2d_fix max_pooling2d_fix16 depthwise_conv2d_fix.2 pointwise_conv2d_fix.1 depthwise_conv2d_fix.1 pointwise_conv2d_fix.2 up_sampling2d_fix16 pointwise_conv2d_fix.3 pointwise_conv2d_fix.4 network 
Execute       gen_rtl pointwise_conv2d_fix -style xilinx -f -lang vhdl -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/vhdl/pointwise_conv2d_fix 
Execute       gen_rtl pointwise_conv2d_fix -style xilinx -f -lang vlog -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/verilog/pointwise_conv2d_fix 
Execute       syn_report -csynth -model pointwise_conv2d_fix -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/pointwise_conv2d_fix_csynth.rpt 
Execute       syn_report -rtlxml -model pointwise_conv2d_fix -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/pointwise_conv2d_fix_csynth.xml 
Execute       syn_report -verbosereport -model pointwise_conv2d_fix -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix.verbose.rpt 
Execute       db_write -model pointwise_conv2d_fix -f -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix.adb 
Execute       gen_tb_info pointwise_conv2d_fix -p /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model max_pooling2d_fix16 -vendor xilinx -mg_file /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d_fix16.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_6ns_8ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 261.333 MB.
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pooling2d_fix16 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/systemc/max_pooling2d_fix16 -synmodules padding2d_fix16 depthwise_conv2d_fix pointwise_conv2d_fix max_pooling2d_fix16 depthwise_conv2d_fix.2 pointwise_conv2d_fix.1 depthwise_conv2d_fix.1 pointwise_conv2d_fix.2 up_sampling2d_fix16 pointwise_conv2d_fix.3 pointwise_conv2d_fix.4 network 
Execute       gen_rtl max_pooling2d_fix16 -style xilinx -f -lang vhdl -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/vhdl/max_pooling2d_fix16 
Execute       gen_rtl max_pooling2d_fix16 -style xilinx -f -lang vlog -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/verilog/max_pooling2d_fix16 
Execute       syn_report -csynth -model max_pooling2d_fix16 -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/max_pooling2d_fix16_csynth.rpt 
Execute       syn_report -rtlxml -model max_pooling2d_fix16 -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/max_pooling2d_fix16_csynth.xml 
Execute       syn_report -verbosereport -model max_pooling2d_fix16 -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d_fix16.verbose.rpt 
Command       syn_report done; 0.11 sec.
Execute       db_write -model max_pooling2d_fix16 -f -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d_fix16.adb 
Execute       gen_tb_info max_pooling2d_fix16 -p /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d_fix16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model depthwise_conv2d_fix.2 -vendor xilinx -mg_file /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_2.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 264.721 MB.
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute       gen_rtl depthwise_conv2d_fix.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/systemc/depthwise_conv2d_fix_2 -synmodules padding2d_fix16 depthwise_conv2d_fix pointwise_conv2d_fix max_pooling2d_fix16 depthwise_conv2d_fix.2 pointwise_conv2d_fix.1 depthwise_conv2d_fix.1 pointwise_conv2d_fix.2 up_sampling2d_fix16 pointwise_conv2d_fix.3 pointwise_conv2d_fix.4 network 
Execute       gen_rtl depthwise_conv2d_fix.2 -style xilinx -f -lang vhdl -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/vhdl/depthwise_conv2d_fix_2 
Execute       gen_rtl depthwise_conv2d_fix.2 -style xilinx -f -lang vlog -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/verilog/depthwise_conv2d_fix_2 
Execute       syn_report -csynth -model depthwise_conv2d_fix.2 -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/depthwise_conv2d_fix_2_csynth.rpt 
Execute       syn_report -rtlxml -model depthwise_conv2d_fix.2 -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/depthwise_conv2d_fix_2_csynth.xml 
Execute       syn_report -verbosereport -model depthwise_conv2d_fix.2 -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_2.verbose.rpt 
Command       syn_report done; 0.16 sec.
Execute       db_write -model depthwise_conv2d_fix.2 -f -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_2.adb 
Command       db_write done; 0.13 sec.
Execute       gen_tb_info depthwise_conv2d_fix.2 -p /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pointwise_conv2d_fix.1 -vendor xilinx -mg_file /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 269.249 MB.
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute       gen_rtl pointwise_conv2d_fix.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/systemc/pointwise_conv2d_fix_1 -synmodules padding2d_fix16 depthwise_conv2d_fix pointwise_conv2d_fix max_pooling2d_fix16 depthwise_conv2d_fix.2 pointwise_conv2d_fix.1 depthwise_conv2d_fix.1 pointwise_conv2d_fix.2 up_sampling2d_fix16 pointwise_conv2d_fix.3 pointwise_conv2d_fix.4 network 
Execute       gen_rtl pointwise_conv2d_fix.1 -style xilinx -f -lang vhdl -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/vhdl/pointwise_conv2d_fix_1 
Execute       gen_rtl pointwise_conv2d_fix.1 -style xilinx -f -lang vlog -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/verilog/pointwise_conv2d_fix_1 
Execute       syn_report -csynth -model pointwise_conv2d_fix.1 -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/pointwise_conv2d_fix_1_csynth.rpt 
Execute       syn_report -rtlxml -model pointwise_conv2d_fix.1 -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/pointwise_conv2d_fix_1_csynth.xml 
Execute       syn_report -verbosereport -model pointwise_conv2d_fix.1 -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_1.verbose.rpt 
Execute       db_write -model pointwise_conv2d_fix.1 -f -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_1.adb 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info pointwise_conv2d_fix.1 -p /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model depthwise_conv2d_fix.1 -vendor xilinx -mg_file /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_1.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'network_mux_83_16_1_1' is changed to 'network_mux_83_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_7ns_5ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 273.899 MB.
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute       gen_rtl depthwise_conv2d_fix.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/systemc/depthwise_conv2d_fix_1 -synmodules padding2d_fix16 depthwise_conv2d_fix pointwise_conv2d_fix max_pooling2d_fix16 depthwise_conv2d_fix.2 pointwise_conv2d_fix.1 depthwise_conv2d_fix.1 pointwise_conv2d_fix.2 up_sampling2d_fix16 pointwise_conv2d_fix.3 pointwise_conv2d_fix.4 network 
Execute       gen_rtl depthwise_conv2d_fix.1 -style xilinx -f -lang vhdl -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/vhdl/depthwise_conv2d_fix_1 
Execute       gen_rtl depthwise_conv2d_fix.1 -style xilinx -f -lang vlog -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/verilog/depthwise_conv2d_fix_1 
Execute       syn_report -csynth -model depthwise_conv2d_fix.1 -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/depthwise_conv2d_fix_1_csynth.rpt 
Execute       syn_report -rtlxml -model depthwise_conv2d_fix.1 -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/depthwise_conv2d_fix_1_csynth.xml 
Execute       syn_report -verbosereport -model depthwise_conv2d_fix.1 -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_1.verbose.rpt 
Command       syn_report done; 0.15 sec.
Execute       db_write -model depthwise_conv2d_fix.1 -f -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_1.adb 
Command       db_write done; 0.15 sec.
Execute       gen_tb_info depthwise_conv2d_fix.1 -p /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pointwise_conv2d_fix.2 -vendor xilinx -mg_file /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_2.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'network_mux_83_16_1_1' is changed to 'network_mux_83_16_1_1_x0' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1_x0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 277.985 MB.
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute       gen_rtl pointwise_conv2d_fix.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/systemc/pointwise_conv2d_fix_2 -synmodules padding2d_fix16 depthwise_conv2d_fix pointwise_conv2d_fix max_pooling2d_fix16 depthwise_conv2d_fix.2 pointwise_conv2d_fix.1 depthwise_conv2d_fix.1 pointwise_conv2d_fix.2 up_sampling2d_fix16 pointwise_conv2d_fix.3 pointwise_conv2d_fix.4 network 
Execute       gen_rtl pointwise_conv2d_fix.2 -style xilinx -f -lang vhdl -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/vhdl/pointwise_conv2d_fix_2 
Execute       gen_rtl pointwise_conv2d_fix.2 -style xilinx -f -lang vlog -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/verilog/pointwise_conv2d_fix_2 
Execute       syn_report -csynth -model pointwise_conv2d_fix.2 -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/pointwise_conv2d_fix_2_csynth.rpt 
Execute       syn_report -rtlxml -model pointwise_conv2d_fix.2 -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/pointwise_conv2d_fix_2_csynth.xml 
Execute       syn_report -verbosereport -model pointwise_conv2d_fix.2 -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_2.verbose.rpt 
Execute       db_write -model pointwise_conv2d_fix.2 -f -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_2.adb 
Command       db_write done; 0.16 sec.
Execute       gen_tb_info pointwise_conv2d_fix.2 -p /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model up_sampling2d_fix16 -vendor xilinx -mg_file /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d_fix16.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 281.545 MB.
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute       gen_rtl up_sampling2d_fix16 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/systemc/up_sampling2d_fix16 -synmodules padding2d_fix16 depthwise_conv2d_fix pointwise_conv2d_fix max_pooling2d_fix16 depthwise_conv2d_fix.2 pointwise_conv2d_fix.1 depthwise_conv2d_fix.1 pointwise_conv2d_fix.2 up_sampling2d_fix16 pointwise_conv2d_fix.3 pointwise_conv2d_fix.4 network 
Execute       gen_rtl up_sampling2d_fix16 -style xilinx -f -lang vhdl -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/vhdl/up_sampling2d_fix16 
Execute       gen_rtl up_sampling2d_fix16 -style xilinx -f -lang vlog -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/verilog/up_sampling2d_fix16 
Execute       syn_report -csynth -model up_sampling2d_fix16 -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/up_sampling2d_fix16_csynth.rpt 
Execute       syn_report -rtlxml -model up_sampling2d_fix16 -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/up_sampling2d_fix16_csynth.xml 
Execute       syn_report -verbosereport -model up_sampling2d_fix16 -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d_fix16.verbose.rpt 
Execute       db_write -model up_sampling2d_fix16 -f -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d_fix16.adb 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info up_sampling2d_fix16 -p /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d_fix16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pointwise_conv2d_fix.3 -vendor xilinx -mg_file /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_3.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 284.562 MB.
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute       gen_rtl pointwise_conv2d_fix.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/systemc/pointwise_conv2d_fix_3 -synmodules padding2d_fix16 depthwise_conv2d_fix pointwise_conv2d_fix max_pooling2d_fix16 depthwise_conv2d_fix.2 pointwise_conv2d_fix.1 depthwise_conv2d_fix.1 pointwise_conv2d_fix.2 up_sampling2d_fix16 pointwise_conv2d_fix.3 pointwise_conv2d_fix.4 network 
Execute       gen_rtl pointwise_conv2d_fix.3 -style xilinx -f -lang vhdl -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/vhdl/pointwise_conv2d_fix_3 
Execute       gen_rtl pointwise_conv2d_fix.3 -style xilinx -f -lang vlog -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/verilog/pointwise_conv2d_fix_3 
Execute       syn_report -csynth -model pointwise_conv2d_fix.3 -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/pointwise_conv2d_fix_3_csynth.rpt 
Execute       syn_report -rtlxml -model pointwise_conv2d_fix.3 -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/pointwise_conv2d_fix_3_csynth.xml 
Execute       syn_report -verbosereport -model pointwise_conv2d_fix.3 -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_3.verbose.rpt 
Execute       db_write -model pointwise_conv2d_fix.3 -f -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_3.adb 
Command       db_write done; 0.18 sec.
Execute       gen_tb_info pointwise_conv2d_fix.3 -p /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pointwise_conv2d_fix.4 -vendor xilinx -mg_file /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_4.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x1' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_11ns_5ns_11s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 288.695 MB.
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute       gen_rtl pointwise_conv2d_fix.4 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/systemc/pointwise_conv2d_fix_4 -synmodules padding2d_fix16 depthwise_conv2d_fix pointwise_conv2d_fix max_pooling2d_fix16 depthwise_conv2d_fix.2 pointwise_conv2d_fix.1 depthwise_conv2d_fix.1 pointwise_conv2d_fix.2 up_sampling2d_fix16 pointwise_conv2d_fix.3 pointwise_conv2d_fix.4 network 
Execute       gen_rtl pointwise_conv2d_fix.4 -style xilinx -f -lang vhdl -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/vhdl/pointwise_conv2d_fix_4 
Execute       gen_rtl pointwise_conv2d_fix.4 -style xilinx -f -lang vlog -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/verilog/pointwise_conv2d_fix_4 
Execute       syn_report -csynth -model pointwise_conv2d_fix.4 -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/pointwise_conv2d_fix_4_csynth.rpt 
Execute       syn_report -rtlxml -model pointwise_conv2d_fix.4 -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/pointwise_conv2d_fix_4_csynth.xml 
Execute       syn_report -verbosereport -model pointwise_conv2d_fix.4 -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_4.verbose.rpt 
Execute       db_write -model pointwise_conv2d_fix.4 -f -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_4.adb 
Command       db_write done; 0.18 sec.
Execute       gen_tb_info pointwise_conv2d_fix.4 -p /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model network -vendor xilinx -mg_file /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 294.010 MB.
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute       gen_rtl network -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/systemc/network -synmodules padding2d_fix16 depthwise_conv2d_fix pointwise_conv2d_fix max_pooling2d_fix16 depthwise_conv2d_fix.2 pointwise_conv2d_fix.1 depthwise_conv2d_fix.1 pointwise_conv2d_fix.2 up_sampling2d_fix16 pointwise_conv2d_fix.3 pointwise_conv2d_fix.4 network 
Execute       gen_rtl network -istop -style xilinx -f -lang vhdl -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/vhdl/network 
Execute       gen_rtl network -istop -style xilinx -f -lang vlog -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/verilog/network 
Execute       syn_report -csynth -model network -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/network_csynth.rpt 
Execute       syn_report -rtlxml -model network -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/syn/report/network_csynth.xml 
Execute       syn_report -verbosereport -model network -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.verbose.rpt 
Command       syn_report done; 0.63 sec.
Execute       db_write -model network -f -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.adb 
Command       db_write done; 0.2 sec.
Execute       gen_tb_info network -p /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network 
Execute       export_constraint_db -f -tool general -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.constraint.tcl 
Execute       syn_report -designview -model network -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.design.xml 
Command       syn_report done; 0.51 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model network -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model network -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks network 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain network 
INFO-FLOW: Model list for RTL component generation: padding2d_fix16 depthwise_conv2d_fix pointwise_conv2d_fix max_pooling2d_fix16 depthwise_conv2d_fix.2 pointwise_conv2d_fix.1 depthwise_conv2d_fix.1 pointwise_conv2d_fix.2 up_sampling2d_fix16 pointwise_conv2d_fix.3 pointwise_conv2d_fix.4 network
INFO-FLOW: Handling components in module [padding2d_fix16] ... 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d_fix16.compgen.tcl 
INFO-FLOW: Handling components in module [depthwise_conv2d_fix] ... 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix.compgen.tcl 
INFO-FLOW: Found component network_mul_mul_16s_15s_30_1_1.
INFO-FLOW: Append model network_mul_mul_16s_15s_30_1_1
INFO-FLOW: Found component depthwise_conv2d_fix_SeparableConv2D_0_w_s.
INFO-FLOW: Append model depthwise_conv2d_fix_SeparableConv2D_0_w_s
INFO-FLOW: Handling components in module [pointwise_conv2d_fix] ... 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix.compgen.tcl 
INFO-FLOW: Found component network_mux_164_16_1_1.
INFO-FLOW: Append model network_mux_164_16_1_1
INFO-FLOW: Found component network_mux_164_16_1_1.
INFO-FLOW: Append model network_mux_164_16_1_1
INFO-FLOW: Handling components in module [max_pooling2d_fix16] ... 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d_fix16.compgen.tcl 
INFO-FLOW: Found component network_mac_muladd_6ns_8ns_4ns_12_1_1.
INFO-FLOW: Append model network_mac_muladd_6ns_8ns_4ns_12_1_1
INFO-FLOW: Handling components in module [depthwise_conv2d_fix_2] ... 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_2.compgen.tcl 
INFO-FLOW: Found component network_mux_164_16_1_1_x.
INFO-FLOW: Append model network_mux_164_16_1_1_x
INFO-FLOW: Found component network_mac_muladd_9ns_6ns_5ns_14_1_1.
INFO-FLOW: Append model network_mac_muladd_9ns_6ns_5ns_14_1_1
INFO-FLOW: Found component network_mul_mul_16s_16s_30_1_1.
INFO-FLOW: Append model network_mul_mul_16s_16s_30_1_1
INFO-FLOW: Handling components in module [pointwise_conv2d_fix_1] ... 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_1.compgen.tcl 
INFO-FLOW: Found component network_mux_83_16_1_1.
INFO-FLOW: Append model network_mux_83_16_1_1
INFO-FLOW: Found component network_mux_1287_16_1_1.
INFO-FLOW: Append model network_mux_1287_16_1_1
INFO-FLOW: Found component network_mux_164_32_1_1.
INFO-FLOW: Append model network_mux_164_32_1_1
INFO-FLOW: Found component network_mac_muladd_9ns_5ns_9s_13_1_1.
INFO-FLOW: Append model network_mac_muladd_9ns_5ns_9s_13_1_1
INFO-FLOW: Handling components in module [depthwise_conv2d_fix_1] ... 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_1.compgen.tcl 
INFO-FLOW: Found component network_mux_83_16_1_1_x.
INFO-FLOW: Append model network_mux_83_16_1_1_x
INFO-FLOW: Found component network_mac_muladd_7ns_5ns_4ns_11_1_1.
INFO-FLOW: Append model network_mac_muladd_7ns_5ns_4ns_11_1_1
INFO-FLOW: Handling components in module [pointwise_conv2d_fix_2] ... 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_2.compgen.tcl 
INFO-FLOW: Found component network_mux_83_16_1_1_x0.
INFO-FLOW: Append model network_mux_83_16_1_1_x0
INFO-FLOW: Found component network_mux_646_16_1_1.
INFO-FLOW: Append model network_mux_646_16_1_1
INFO-FLOW: Found component network_mac_muladd_4ns_7ns_7s_10_1_1.
INFO-FLOW: Append model network_mac_muladd_4ns_7ns_7s_10_1_1
INFO-FLOW: Handling components in module [up_sampling2d_fix16] ... 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d_fix16.compgen.tcl 
INFO-FLOW: Found component network_mul_mul_10ns_5ns_15_1_1.
INFO-FLOW: Append model network_mul_mul_10ns_5ns_15_1_1
INFO-FLOW: Found component network_mac_muladd_8ns_5ns_4ns_12_1_1.
INFO-FLOW: Append model network_mac_muladd_8ns_5ns_4ns_12_1_1
INFO-FLOW: Handling components in module [pointwise_conv2d_fix_3] ... 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_3.compgen.tcl 
INFO-FLOW: Found component network_mux_164_16_1_1_x0.
INFO-FLOW: Append model network_mux_164_16_1_1_x0
INFO-FLOW: Found component network_mux_1287_16_1_1_x.
INFO-FLOW: Append model network_mux_1287_16_1_1_x
INFO-FLOW: Found component network_mac_muladd_4ns_9ns_9s_12_1_1.
INFO-FLOW: Append model network_mac_muladd_4ns_9ns_9s_12_1_1
INFO-FLOW: Handling components in module [pointwise_conv2d_fix_4] ... 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_4.compgen.tcl 
INFO-FLOW: Found component network_mux_164_16_1_1_x1.
INFO-FLOW: Append model network_mux_164_16_1_1_x1
INFO-FLOW: Found component network_mac_muladd_11ns_5ns_11s_15_1_1.
INFO-FLOW: Append model network_mac_muladd_11ns_5ns_11s_15_1_1
INFO-FLOW: Handling components in module [network] ... 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.compgen.tcl 
INFO-FLOW: Found component network_SeparableConv2D_1_w_s.
INFO-FLOW: Append model network_SeparableConv2D_1_w_s
INFO-FLOW: Found component network_SeparableConv2D_2_w_s.
INFO-FLOW: Append model network_SeparableConv2D_2_w_s
INFO-FLOW: Found component network_SeparableConv2D_3_w_s.
INFO-FLOW: Append model network_SeparableConv2D_3_w_s
INFO-FLOW: Found component network_SeparableConv2D_4_w_s.
INFO-FLOW: Append model network_SeparableConv2D_4_w_s
INFO-FLOW: Found component network_MemBank_A.
INFO-FLOW: Append model network_MemBank_A
INFO-FLOW: Found component network_MemBank_B.
INFO-FLOW: Append model network_MemBank_B
INFO-FLOW: Found component network_MemBank_Out.
INFO-FLOW: Append model network_MemBank_Out
INFO-FLOW: Found component network_sig_buffer_keep_V.
INFO-FLOW: Append model network_sig_buffer_keep_V
INFO-FLOW: Found component network_sig_buffer_user_V.
INFO-FLOW: Append model network_sig_buffer_user_V
INFO-FLOW: Found component network_AXILiteS_s_axi.
INFO-FLOW: Append model network_AXILiteS_s_axi
INFO-FLOW: Append model padding2d_fix16
INFO-FLOW: Append model depthwise_conv2d_fix
INFO-FLOW: Append model pointwise_conv2d_fix
INFO-FLOW: Append model max_pooling2d_fix16
INFO-FLOW: Append model depthwise_conv2d_fix_2
INFO-FLOW: Append model pointwise_conv2d_fix_1
INFO-FLOW: Append model depthwise_conv2d_fix_1
INFO-FLOW: Append model pointwise_conv2d_fix_2
INFO-FLOW: Append model up_sampling2d_fix16
INFO-FLOW: Append model pointwise_conv2d_fix_3
INFO-FLOW: Append model pointwise_conv2d_fix_4
INFO-FLOW: Append model network
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: network_mul_mul_16s_15s_30_1_1 depthwise_conv2d_fix_SeparableConv2D_0_w_s network_mux_164_16_1_1 network_mux_164_16_1_1 network_mac_muladd_6ns_8ns_4ns_12_1_1 network_mux_164_16_1_1_x network_mac_muladd_9ns_6ns_5ns_14_1_1 network_mul_mul_16s_16s_30_1_1 network_mux_83_16_1_1 network_mux_1287_16_1_1 network_mux_164_32_1_1 network_mac_muladd_9ns_5ns_9s_13_1_1 network_mux_83_16_1_1_x network_mac_muladd_7ns_5ns_4ns_11_1_1 network_mux_83_16_1_1_x0 network_mux_646_16_1_1 network_mac_muladd_4ns_7ns_7s_10_1_1 network_mul_mul_10ns_5ns_15_1_1 network_mac_muladd_8ns_5ns_4ns_12_1_1 network_mux_164_16_1_1_x0 network_mux_1287_16_1_1_x network_mac_muladd_4ns_9ns_9s_12_1_1 network_mux_164_16_1_1_x1 network_mac_muladd_11ns_5ns_11s_15_1_1 network_SeparableConv2D_1_w_s network_SeparableConv2D_2_w_s network_SeparableConv2D_3_w_s network_SeparableConv2D_4_w_s network_MemBank_A network_MemBank_B network_MemBank_Out network_sig_buffer_keep_V network_sig_buffer_user_V network_AXILiteS_s_axi padding2d_fix16 depthwise_conv2d_fix pointwise_conv2d_fix max_pooling2d_fix16 depthwise_conv2d_fix_2 pointwise_conv2d_fix_1 depthwise_conv2d_fix_1 pointwise_conv2d_fix_2 up_sampling2d_fix16 pointwise_conv2d_fix_3 pointwise_conv2d_fix_4 network
INFO-FLOW: To file: write model network_mul_mul_16s_15s_30_1_1
INFO-FLOW: To file: write model depthwise_conv2d_fix_SeparableConv2D_0_w_s
INFO-FLOW: To file: write model network_mux_164_16_1_1
INFO-FLOW: To file: write model network_mux_164_16_1_1
INFO-FLOW: To file: write model network_mac_muladd_6ns_8ns_4ns_12_1_1
INFO-FLOW: To file: write model network_mux_164_16_1_1_x
INFO-FLOW: To file: write model network_mac_muladd_9ns_6ns_5ns_14_1_1
INFO-FLOW: To file: write model network_mul_mul_16s_16s_30_1_1
INFO-FLOW: To file: write model network_mux_83_16_1_1
INFO-FLOW: To file: write model network_mux_1287_16_1_1
INFO-FLOW: To file: write model network_mux_164_32_1_1
INFO-FLOW: To file: write model network_mac_muladd_9ns_5ns_9s_13_1_1
INFO-FLOW: To file: write model network_mux_83_16_1_1_x
INFO-FLOW: To file: write model network_mac_muladd_7ns_5ns_4ns_11_1_1
INFO-FLOW: To file: write model network_mux_83_16_1_1_x0
INFO-FLOW: To file: write model network_mux_646_16_1_1
INFO-FLOW: To file: write model network_mac_muladd_4ns_7ns_7s_10_1_1
INFO-FLOW: To file: write model network_mul_mul_10ns_5ns_15_1_1
INFO-FLOW: To file: write model network_mac_muladd_8ns_5ns_4ns_12_1_1
INFO-FLOW: To file: write model network_mux_164_16_1_1_x0
INFO-FLOW: To file: write model network_mux_1287_16_1_1_x
INFO-FLOW: To file: write model network_mac_muladd_4ns_9ns_9s_12_1_1
INFO-FLOW: To file: write model network_mux_164_16_1_1_x1
INFO-FLOW: To file: write model network_mac_muladd_11ns_5ns_11s_15_1_1
INFO-FLOW: To file: write model network_SeparableConv2D_1_w_s
INFO-FLOW: To file: write model network_SeparableConv2D_2_w_s
INFO-FLOW: To file: write model network_SeparableConv2D_3_w_s
INFO-FLOW: To file: write model network_SeparableConv2D_4_w_s
INFO-FLOW: To file: write model network_MemBank_A
INFO-FLOW: To file: write model network_MemBank_B
INFO-FLOW: To file: write model network_MemBank_Out
INFO-FLOW: To file: write model network_sig_buffer_keep_V
INFO-FLOW: To file: write model network_sig_buffer_user_V
INFO-FLOW: To file: write model network_AXILiteS_s_axi
INFO-FLOW: To file: write model padding2d_fix16
INFO-FLOW: To file: write model depthwise_conv2d_fix
INFO-FLOW: To file: write model pointwise_conv2d_fix
INFO-FLOW: To file: write model max_pooling2d_fix16
INFO-FLOW: To file: write model depthwise_conv2d_fix_2
INFO-FLOW: To file: write model pointwise_conv2d_fix_1
INFO-FLOW: To file: write model depthwise_conv2d_fix_1
INFO-FLOW: To file: write model pointwise_conv2d_fix_2
INFO-FLOW: To file: write model up_sampling2d_fix16
INFO-FLOW: To file: write model pointwise_conv2d_fix_3
INFO-FLOW: To file: write model pointwise_conv2d_fix_4
INFO-FLOW: To file: write model network
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/shts/DeepCAEonFPGA/HLS/HLS/solution1
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d_fix16.compgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'depthwise_conv2d_fix_SeparableConv2D_0_w_s_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d_fix16.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_2.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_2.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d_fix16.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_3.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_4.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.compgen.tcl 
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_w_s' is read-only, switch it to a ROM.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_w_s_rom' using block ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_2_w_s' is read-only, switch it to a ROM.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_2_w_s_rom' using block ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_3_w_s' is read-only, switch it to a ROM.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_3_w_s_rom' using block ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_4_w_s' is read-only, switch it to a ROM.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_4_w_s_rom' using block ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'network_MemBank_A_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'network_MemBank_B_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'network_MemBank_Out_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'network_sig_buffer_keep_V_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'network_sig_buffer_user_V_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./AXILiteS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.15 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/shts/DeepCAEonFPGA/HLS/HLS/solution1
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=network xml_exists=0
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d_fix16.compgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix.compgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix.compgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d_fix16.compgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_2.compgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_1.compgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_1.compgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_2.compgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d_fix16.compgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_3.compgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_4.compgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d_fix16.compgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix.compgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix.compgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d_fix16.compgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_2.compgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_1.compgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_1.compgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_2.compgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d_fix16.compgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_3.compgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_4.compgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d_fix16.compgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix.compgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix.compgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d_fix16.compgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_2.compgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_1.compgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_1.compgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_2.compgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d_fix16.compgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_3.compgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_4.compgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.constraint.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=30
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=15
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=46 #gSsdmPorts=30
Execute       source /tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.compgen.dataonly.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.compgen.dataonly.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.rtl_wrap.cfg.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.compgen.dataonly.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.constraint.tcl 
Execute       sc_get_clocks network 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d_fix16.tbgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix.tbgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix.tbgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d_fix16.tbgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_2.tbgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_1.tbgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d_fix_1.tbgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_2.tbgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d_fix16.tbgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_3.tbgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d_fix_4.tbgen.tcl 
Execute       source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/network.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 1032.191 ; gain = 322.969 ; free physical = 4434 ; free virtual = 10235
INFO: [VHDL 208-304] Generating VHDL RTL for network.
INFO: [VLOG 209-307] Generating Verilog RTL for network.
Command     autosyn done; 12.54 sec.
Command   csynth_design done; 63.45 sec.
Command ap_source done; 64.2 sec.
Execute cleanup_all 
