// Seed: 1536630575
module module_0;
  assign id_1 = 1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    input wor id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri1 id_5,
    input wor id_6,
    input tri0 id_7,
    output supply1 id_8,
    output wor id_9,
    input supply1 id_10,
    input tri0 id_11,
    output wor id_12,
    output tri0 id_13
);
  genvar id_15;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2;
  wire id_2, id_3;
  wire id_4 = id_4;
  uwire id_5 = (1);
  integer id_6 = id_1 == id_1;
  wire id_7;
endmodule
