# Pipeline Processor

1. Designed and implemented a 6 staged pipelined multicycle RISC Processor in VHDL that can perform various arithmetic, logical and branching instructions.  
2. Tested and deployed succesfully on Quartus Prime and DE0-Nano FPGA Board. 
