opcode,funct,ALUSrcB,Ext_op,ALU_op,RegDst,shamt_src,jump,alu_sft_sel,shift_op,condition,RegDt0,MemWr,MemtoReg,instr
000000,100000,0,x,1110,1,x,0,0,x,0,0,0,0,add
000000,100010,0,x,1111,1,x,0,0,x,0,0,0,0,sub
000000,100011,0,x,0001,1,x,0,0,x,0,0,0,0,subu
000000,000111,0,x,xxxx,1,1,0,1,2,0,0,0,0,srav
000000,000010,0,x,xxxx,1,0,0,1,3,0,0,0,0,rotr
000000,101011,0,x,0111,1,x,0,0,x,0,0,0,0,sltu
000001,x,0,1,0001,x,x,0,x,x,3,1,0,0,bgez
000010,x,x,x,xxxx,x,x,1,x,x,0,x,0,0,j
001000,x,1,1,1110,0,x,0,0,x,0,x,0,0,addi
001001,x,1,1,0000,0,x,0,0,x,0,x,0,0,addiu
001010,x,1,1,0101,0,x,0,0,x,0,x,0,0,slti
001110,x,1,0,1001,0,x,0,0,x,0,x,0,0,xori
001111,x,2,0,0000,0,x,0,0,x,0,x,0,0,lui
011100,100001,x,x,0011,1,x,0,0,x,0,x,0,0,clo
011100,100000,x,x,0010,1,x,0,0,x,0,x,0,0,clz
011111,x,1,1,0000,1,x,0,0,x,0,x,0,0,seb
100011,x,0,1,1110,0,x,0,0,x,0,0,0,1,lw
101011,x,0,1,1110,0,x,0,0,x,0,0,1,0,sw
