

================================================================
== Vivado HLS Report for 'Interface2'
================================================================
* Date:           Fri Apr 26 16:16:54 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Interface2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.238|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %x_V), !map !59"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %y_V), !map !65"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %XY_Red_V), !map !69"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %XY_Green_V), !map !73"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %XY_Blue_V), !map !77"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12 %center_line_V), !map !81"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %right_r), !map !85"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %reset_game), !map !89"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %right_wins), !map !93"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %end_game), !map !97"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @Interface2_str) nounwind"   --->   Operation 12 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%end_game_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %end_game)" [Interface2/Interface2.cpp:65]   --->   Operation 13 'read' 'end_game_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%right_wins_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %right_wins)" [Interface2/Interface2.cpp:65]   --->   Operation 14 'read' 'right_wins_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%right_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %right_r)" [Interface2/Interface2.cpp:65]   --->   Operation 15 'read' 'right_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%center_line_V_read = call i12 @_ssdm_op_Read.ap_none.i12(i12 %center_line_V)" [Interface2/Interface2.cpp:65]   --->   Operation 16 'read' 'center_line_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%y_V_read = call i10 @_ssdm_op_Read.ap_none.i10(i10 %y_V)" [Interface2/Interface2.cpp:65]   --->   Operation 17 'read' 'y_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_V_read = call i10 @_ssdm_op_Read.ap_none.i10(i10 %x_V)" [Interface2/Interface2.cpp:65]   --->   Operation 18 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10 %x_V, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Interface2/Interface2.cpp:68]   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10 %y_V, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Interface2/Interface2.cpp:69]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %reset_game, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Interface2/Interface2.cpp:70]   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %right_wins, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Interface2/Interface2.cpp:71]   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %end_game, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Interface2/Interface2.cpp:72]   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %XY_Red_V, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Interface2/Interface2.cpp:73]   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %XY_Green_V, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Interface2/Interface2.cpp:74]   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %XY_Blue_V, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Interface2/Interface2.cpp:75]   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12 %center_line_V, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Interface2/Interface2.cpp:76]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %end_game_read, label %1, label %2" [Interface2/Interface2.cpp:9->Interface2/Interface2.cpp:77]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.77ns)   --->   "%tmp_3 = icmp ult i10 %y_V_read, 40" [Interface2/Interface2.cpp:21->Interface2/Interface2.cpp:77]   --->   Operation 29 'icmp' 'tmp_3' <Predicate = (!end_game_read)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %_ifconv, label %3" [Interface2/Interface2.cpp:21->Interface2/Interface2.cpp:77]   --->   Operation 30 'br' <Predicate = (!end_game_read)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.77ns)   --->   "%tmp_5 = icmp ugt i10 %y_V_read, 40" [Interface2/Interface2.cpp:49->Interface2/Interface2.cpp:77]   --->   Operation 31 'icmp' 'tmp_5' <Predicate = (!end_game_read & !tmp_3)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %4, label %._crit_edge1.i" [Interface2/Interface2.cpp:49->Interface2/Interface2.cpp:77]   --->   Operation 32 'br' <Predicate = (!end_game_read & !tmp_3)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i10 %x_V_read to i12" [Interface2/Interface2.cpp:50->Interface2/Interface2.cpp:77]   --->   Operation 33 'zext' 'tmp_7_cast' <Predicate = (!end_game_read & !tmp_3 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.99ns)   --->   "%tmp_9 = icmp ugt i12 %tmp_7_cast, %center_line_V_read" [Interface2/Interface2.cpp:50->Interface2/Interface2.cpp:77]   --->   Operation 34 'icmp' 'tmp_9' <Predicate = (!end_game_read & !tmp_3 & tmp_5)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.24ns)   --->   "%storemerge8 = select i1 %tmp_9, i8 -121, i8 -21" [Interface2/Interface2.cpp:50->Interface2/Interface2.cpp:77]   --->   Operation 35 'select' 'storemerge8' <Predicate = (!end_game_read & !tmp_3 & tmp_5)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.99ns)   --->   "%storemerge1_cast_cas = select i1 %tmp_9, i8 -50, i8 43" [Interface2/Interface2.cpp:50->Interface2/Interface2.cpp:77]   --->   Operation 36 'select' 'storemerge1_cast_cas' <Predicate = (!end_game_read & !tmp_3 & tmp_5)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.99ns)   --->   "%storemerge_cast_cast = select i1 %tmp_9, i8 -21, i8 54" [Interface2/Interface2.cpp:50->Interface2/Interface2.cpp:77]   --->   Operation 37 'select' 'storemerge_cast_cast' <Predicate = (!end_game_read & !tmp_3 & tmp_5)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Red_V, i8 %storemerge8)" [Interface2/Interface2.cpp:51->Interface2/Interface2.cpp:77]   --->   Operation 38 'write' <Predicate = (!end_game_read & !tmp_3 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Blue_V, i8 %storemerge1_cast_cas)" [Interface2/Interface2.cpp:58->Interface2/Interface2.cpp:77]   --->   Operation 39 'write' <Predicate = (!end_game_read & !tmp_3 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Green_V, i8 %storemerge_cast_cast)" [Interface2/Interface2.cpp:53->Interface2/Interface2.cpp:77]   --->   Operation 40 'write' <Predicate = (!end_game_read & !tmp_3 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "br label %._crit_edge1.i" [Interface2/Interface2.cpp:61->Interface2/Interface2.cpp:77]   --->   Operation 41 'br' <Predicate = (!end_game_read & !tmp_3 & tmp_5)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 42 'br' <Predicate = (!end_game_read & !tmp_3)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.77ns)   --->   "%tmp_4 = icmp ult i10 %x_V_read, 320" [Interface2/Interface2.cpp:22->Interface2/Interface2.cpp:77]   --->   Operation 43 'icmp' 'tmp_4' <Predicate = (!end_game_read & tmp_3)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node storemerge4_cast)   --->   "%not_right = xor i1 %right_read, true" [Interface2/Interface2.cpp:23->Interface2/Interface2.cpp:77]   --->   Operation 44 'xor' 'not_right' <Predicate = (!end_game_read & tmp_3 & tmp_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node storemerge4_cast)   --->   "%storemerge4 = select i1 %tmp_4, i1 %not_right, i1 %right_read" [Interface2/Interface2.cpp:36->Interface2/Interface2.cpp:77]   --->   Operation 45 'select' 'storemerge4' <Predicate = (!end_game_read & tmp_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.99ns) (out node of the LUT)   --->   "%storemerge4_cast = select i1 %storemerge4, i8 -1, i8 0" [Interface2/Interface2.cpp:36->Interface2/Interface2.cpp:77]   --->   Operation 46 'select' 'storemerge4_cast' <Predicate = (!end_game_read & tmp_3)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Red_V, i8 %storemerge4_cast)" [Interface2/Interface2.cpp:29->Interface2/Interface2.cpp:77]   --->   Operation 47 'write' <Predicate = (!end_game_read & tmp_3)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Blue_V, i8 %storemerge4_cast)" [Interface2/Interface2.cpp:43->Interface2/Interface2.cpp:77]   --->   Operation 48 'write' <Predicate = (!end_game_read & tmp_3)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Green_V, i8 %storemerge4_cast)" [Interface2/Interface2.cpp:31->Interface2/Interface2.cpp:77]   --->   Operation 49 'write' <Predicate = (!end_game_read & tmp_3)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "br label %5" [Interface2/Interface2.cpp:47->Interface2/Interface2.cpp:77]   --->   Operation 50 'br' <Predicate = (!end_game_read & tmp_3)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "br label %retBit.exit"   --->   Operation 51 'br' <Predicate = (!end_game_read)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.24ns)   --->   "%storemerge2 = select i1 %right_wins_read, i8 -121, i8 -21" [Interface2/Interface2.cpp:10->Interface2/Interface2.cpp:77]   --->   Operation 52 'select' 'storemerge2' <Predicate = (end_game_read)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.99ns)   --->   "%storemerge7_cast_cas = select i1 %right_wins_read, i8 -50, i8 43" [Interface2/Interface2.cpp:10->Interface2/Interface2.cpp:77]   --->   Operation 53 'select' 'storemerge7_cast_cas' <Predicate = (end_game_read)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.99ns)   --->   "%storemerge6_cast_cas = select i1 %right_wins_read, i8 -21, i8 54" [Interface2/Interface2.cpp:10->Interface2/Interface2.cpp:77]   --->   Operation 54 'select' 'storemerge6_cast_cas' <Predicate = (end_game_read)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Red_V, i8 %storemerge2)" [Interface2/Interface2.cpp:11->Interface2/Interface2.cpp:77]   --->   Operation 55 'write' <Predicate = (end_game_read)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Blue_V, i8 %storemerge7_cast_cas)" [Interface2/Interface2.cpp:16->Interface2/Interface2.cpp:77]   --->   Operation 56 'write' <Predicate = (end_game_read)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Green_V, i8 %storemerge6_cast_cas)" [Interface2/Interface2.cpp:13->Interface2/Interface2.cpp:77]   --->   Operation 57 'write' <Predicate = (end_game_read)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "br label %retBit.exit" [Interface2/Interface2.cpp:20->Interface2/Interface2.cpp:77]   --->   Operation 58 'br' <Predicate = (end_game_read)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "ret void" [Interface2/Interface2.cpp:80]   --->   Operation 59 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.24ns
The critical path consists of the following:
	wire read on port 'center_line_V' (Interface2/Interface2.cpp:65) [25]  (0 ns)
	'icmp' operation ('tmp_9', Interface2/Interface2.cpp:50->Interface2/Interface2.cpp:77) [46]  (1.99 ns)
	'select' operation ('storemerge8', Interface2/Interface2.cpp:50->Interface2/Interface2.cpp:77) [47]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
