
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v' to AST representation.
Generating RTLIL representation for module `\systolic_data_setup'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: systolic_data_setup 
Automatically selected systolic_data_setup as design top module.

2.2. Analyzing design hierarchy..
Top module:  \systolic_data_setup

2.3. Analyzing design hierarchy..
Top module:  \systolic_data_setup
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240 in module systolic_data_setup.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:678$138 in module systolic_data_setup.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:653$123 in module systolic_data_setup.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118 in module systolic_data_setup.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:224$16 in module systolic_data_setup.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:199$1 in module systolic_data_setup.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 242 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
     1/120: $0\b15_data_delayed_15[7:0]
     2/120: $0\b15_data_delayed_14[7:0]
     3/120: $0\b15_data_delayed_13[7:0]
     4/120: $0\b15_data_delayed_12[7:0]
     5/120: $0\b15_data_delayed_11[7:0]
     6/120: $0\b15_data_delayed_10[7:0]
     7/120: $0\b15_data_delayed_9[7:0]
     8/120: $0\b15_data_delayed_8[7:0]
     9/120: $0\b15_data_delayed_7[7:0]
    10/120: $0\b15_data_delayed_6[7:0]
    11/120: $0\b15_data_delayed_5[7:0]
    12/120: $0\b15_data_delayed_4[7:0]
    13/120: $0\b15_data_delayed_3[7:0]
    14/120: $0\b15_data_delayed_2[7:0]
    15/120: $0\b15_data_delayed_1[7:0]
    16/120: $0\b14_data_delayed_14[7:0]
    17/120: $0\b14_data_delayed_13[7:0]
    18/120: $0\b14_data_delayed_12[7:0]
    19/120: $0\b14_data_delayed_11[7:0]
    20/120: $0\b14_data_delayed_10[7:0]
    21/120: $0\b14_data_delayed_9[7:0]
    22/120: $0\b14_data_delayed_8[7:0]
    23/120: $0\b14_data_delayed_7[7:0]
    24/120: $0\b14_data_delayed_6[7:0]
    25/120: $0\b14_data_delayed_5[7:0]
    26/120: $0\b14_data_delayed_4[7:0]
    27/120: $0\b14_data_delayed_3[7:0]
    28/120: $0\b14_data_delayed_2[7:0]
    29/120: $0\b14_data_delayed_1[7:0]
    30/120: $0\b13_data_delayed_13[7:0]
    31/120: $0\b13_data_delayed_12[7:0]
    32/120: $0\b13_data_delayed_11[7:0]
    33/120: $0\b13_data_delayed_10[7:0]
    34/120: $0\b13_data_delayed_9[7:0]
    35/120: $0\b13_data_delayed_8[7:0]
    36/120: $0\b13_data_delayed_7[7:0]
    37/120: $0\b13_data_delayed_6[7:0]
    38/120: $0\b13_data_delayed_5[7:0]
    39/120: $0\b13_data_delayed_4[7:0]
    40/120: $0\b13_data_delayed_3[7:0]
    41/120: $0\b13_data_delayed_2[7:0]
    42/120: $0\b13_data_delayed_1[7:0]
    43/120: $0\b12_data_delayed_12[7:0]
    44/120: $0\b12_data_delayed_11[7:0]
    45/120: $0\b12_data_delayed_10[7:0]
    46/120: $0\b12_data_delayed_9[7:0]
    47/120: $0\b12_data_delayed_8[7:0]
    48/120: $0\b12_data_delayed_7[7:0]
    49/120: $0\b12_data_delayed_6[7:0]
    50/120: $0\b12_data_delayed_5[7:0]
    51/120: $0\b12_data_delayed_4[7:0]
    52/120: $0\b12_data_delayed_3[7:0]
    53/120: $0\b12_data_delayed_2[7:0]
    54/120: $0\b12_data_delayed_1[7:0]
    55/120: $0\b11_data_delayed_11[7:0]
    56/120: $0\b11_data_delayed_10[7:0]
    57/120: $0\b11_data_delayed_9[7:0]
    58/120: $0\b11_data_delayed_8[7:0]
    59/120: $0\b11_data_delayed_7[7:0]
    60/120: $0\b11_data_delayed_6[7:0]
    61/120: $0\b11_data_delayed_5[7:0]
    62/120: $0\b11_data_delayed_4[7:0]
    63/120: $0\b11_data_delayed_3[7:0]
    64/120: $0\b11_data_delayed_2[7:0]
    65/120: $0\b11_data_delayed_1[7:0]
    66/120: $0\b10_data_delayed_10[7:0]
    67/120: $0\b10_data_delayed_9[7:0]
    68/120: $0\b10_data_delayed_8[7:0]
    69/120: $0\b10_data_delayed_7[7:0]
    70/120: $0\b10_data_delayed_6[7:0]
    71/120: $0\b10_data_delayed_5[7:0]
    72/120: $0\b10_data_delayed_4[7:0]
    73/120: $0\b10_data_delayed_3[7:0]
    74/120: $0\b10_data_delayed_2[7:0]
    75/120: $0\b10_data_delayed_1[7:0]
    76/120: $0\b9_data_delayed_9[7:0]
    77/120: $0\b9_data_delayed_8[7:0]
    78/120: $0\b9_data_delayed_7[7:0]
    79/120: $0\b9_data_delayed_6[7:0]
    80/120: $0\b9_data_delayed_5[7:0]
    81/120: $0\b9_data_delayed_4[7:0]
    82/120: $0\b9_data_delayed_3[7:0]
    83/120: $0\b9_data_delayed_2[7:0]
    84/120: $0\b9_data_delayed_1[7:0]
    85/120: $0\b8_data_delayed_8[7:0]
    86/120: $0\b8_data_delayed_7[7:0]
    87/120: $0\b8_data_delayed_6[7:0]
    88/120: $0\b8_data_delayed_5[7:0]
    89/120: $0\b8_data_delayed_4[7:0]
    90/120: $0\b8_data_delayed_3[7:0]
    91/120: $0\b8_data_delayed_2[7:0]
    92/120: $0\b8_data_delayed_1[7:0]
    93/120: $0\b7_data_delayed_7[7:0]
    94/120: $0\b7_data_delayed_6[7:0]
    95/120: $0\b7_data_delayed_5[7:0]
    96/120: $0\b7_data_delayed_4[7:0]
    97/120: $0\b7_data_delayed_3[7:0]
    98/120: $0\b7_data_delayed_2[7:0]
    99/120: $0\b7_data_delayed_1[7:0]
   100/120: $0\b6_data_delayed_6[7:0]
   101/120: $0\b6_data_delayed_5[7:0]
   102/120: $0\b6_data_delayed_4[7:0]
   103/120: $0\b6_data_delayed_3[7:0]
   104/120: $0\b6_data_delayed_2[7:0]
   105/120: $0\b6_data_delayed_1[7:0]
   106/120: $0\b5_data_delayed_5[7:0]
   107/120: $0\b5_data_delayed_4[7:0]
   108/120: $0\b5_data_delayed_3[7:0]
   109/120: $0\b5_data_delayed_2[7:0]
   110/120: $0\b5_data_delayed_1[7:0]
   111/120: $0\b4_data_delayed_4[7:0]
   112/120: $0\b4_data_delayed_3[7:0]
   113/120: $0\b4_data_delayed_2[7:0]
   114/120: $0\b4_data_delayed_1[7:0]
   115/120: $0\b3_data_delayed_3[7:0]
   116/120: $0\b3_data_delayed_2[7:0]
   117/120: $0\b3_data_delayed_1[7:0]
   118/120: $0\b2_data_delayed_2[7:0]
   119/120: $0\b2_data_delayed_1[7:0]
   120/120: $0\b1_data_delayed_1[7:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:678$138'.
     1/1: $0\b_mem_access_counter[7:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:653$123'.
     1/2: $0\b_mem_access[0:0]
     2/2: $0\b_addr[9:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
     1/120: $0\a15_data_delayed_15[7:0]
     2/120: $0\a15_data_delayed_14[7:0]
     3/120: $0\a15_data_delayed_13[7:0]
     4/120: $0\a15_data_delayed_12[7:0]
     5/120: $0\a15_data_delayed_11[7:0]
     6/120: $0\a15_data_delayed_10[7:0]
     7/120: $0\a15_data_delayed_9[7:0]
     8/120: $0\a15_data_delayed_8[7:0]
     9/120: $0\a15_data_delayed_7[7:0]
    10/120: $0\a15_data_delayed_6[7:0]
    11/120: $0\a15_data_delayed_5[7:0]
    12/120: $0\a15_data_delayed_4[7:0]
    13/120: $0\a15_data_delayed_3[7:0]
    14/120: $0\a15_data_delayed_2[7:0]
    15/120: $0\a15_data_delayed_1[7:0]
    16/120: $0\a14_data_delayed_14[7:0]
    17/120: $0\a14_data_delayed_13[7:0]
    18/120: $0\a14_data_delayed_12[7:0]
    19/120: $0\a14_data_delayed_11[7:0]
    20/120: $0\a14_data_delayed_10[7:0]
    21/120: $0\a14_data_delayed_9[7:0]
    22/120: $0\a14_data_delayed_8[7:0]
    23/120: $0\a14_data_delayed_7[7:0]
    24/120: $0\a14_data_delayed_6[7:0]
    25/120: $0\a14_data_delayed_5[7:0]
    26/120: $0\a14_data_delayed_4[7:0]
    27/120: $0\a14_data_delayed_3[7:0]
    28/120: $0\a14_data_delayed_2[7:0]
    29/120: $0\a14_data_delayed_1[7:0]
    30/120: $0\a13_data_delayed_13[7:0]
    31/120: $0\a13_data_delayed_12[7:0]
    32/120: $0\a13_data_delayed_11[7:0]
    33/120: $0\a13_data_delayed_10[7:0]
    34/120: $0\a13_data_delayed_9[7:0]
    35/120: $0\a13_data_delayed_8[7:0]
    36/120: $0\a13_data_delayed_7[7:0]
    37/120: $0\a13_data_delayed_6[7:0]
    38/120: $0\a13_data_delayed_5[7:0]
    39/120: $0\a13_data_delayed_4[7:0]
    40/120: $0\a13_data_delayed_3[7:0]
    41/120: $0\a13_data_delayed_2[7:0]
    42/120: $0\a13_data_delayed_1[7:0]
    43/120: $0\a12_data_delayed_12[7:0]
    44/120: $0\a12_data_delayed_11[7:0]
    45/120: $0\a12_data_delayed_10[7:0]
    46/120: $0\a12_data_delayed_9[7:0]
    47/120: $0\a12_data_delayed_8[7:0]
    48/120: $0\a12_data_delayed_7[7:0]
    49/120: $0\a12_data_delayed_6[7:0]
    50/120: $0\a12_data_delayed_5[7:0]
    51/120: $0\a12_data_delayed_4[7:0]
    52/120: $0\a12_data_delayed_3[7:0]
    53/120: $0\a12_data_delayed_2[7:0]
    54/120: $0\a12_data_delayed_1[7:0]
    55/120: $0\a11_data_delayed_11[7:0]
    56/120: $0\a11_data_delayed_10[7:0]
    57/120: $0\a11_data_delayed_9[7:0]
    58/120: $0\a11_data_delayed_8[7:0]
    59/120: $0\a11_data_delayed_7[7:0]
    60/120: $0\a11_data_delayed_6[7:0]
    61/120: $0\a11_data_delayed_5[7:0]
    62/120: $0\a11_data_delayed_4[7:0]
    63/120: $0\a11_data_delayed_3[7:0]
    64/120: $0\a11_data_delayed_2[7:0]
    65/120: $0\a11_data_delayed_1[7:0]
    66/120: $0\a10_data_delayed_10[7:0]
    67/120: $0\a10_data_delayed_9[7:0]
    68/120: $0\a10_data_delayed_8[7:0]
    69/120: $0\a10_data_delayed_7[7:0]
    70/120: $0\a10_data_delayed_6[7:0]
    71/120: $0\a10_data_delayed_5[7:0]
    72/120: $0\a10_data_delayed_4[7:0]
    73/120: $0\a10_data_delayed_3[7:0]
    74/120: $0\a10_data_delayed_2[7:0]
    75/120: $0\a10_data_delayed_1[7:0]
    76/120: $0\a9_data_delayed_9[7:0]
    77/120: $0\a9_data_delayed_8[7:0]
    78/120: $0\a9_data_delayed_7[7:0]
    79/120: $0\a9_data_delayed_6[7:0]
    80/120: $0\a9_data_delayed_5[7:0]
    81/120: $0\a9_data_delayed_4[7:0]
    82/120: $0\a9_data_delayed_3[7:0]
    83/120: $0\a9_data_delayed_2[7:0]
    84/120: $0\a9_data_delayed_1[7:0]
    85/120: $0\a8_data_delayed_8[7:0]
    86/120: $0\a8_data_delayed_7[7:0]
    87/120: $0\a8_data_delayed_6[7:0]
    88/120: $0\a8_data_delayed_5[7:0]
    89/120: $0\a8_data_delayed_4[7:0]
    90/120: $0\a8_data_delayed_3[7:0]
    91/120: $0\a8_data_delayed_2[7:0]
    92/120: $0\a8_data_delayed_1[7:0]
    93/120: $0\a7_data_delayed_7[7:0]
    94/120: $0\a7_data_delayed_6[7:0]
    95/120: $0\a7_data_delayed_5[7:0]
    96/120: $0\a7_data_delayed_4[7:0]
    97/120: $0\a7_data_delayed_3[7:0]
    98/120: $0\a7_data_delayed_2[7:0]
    99/120: $0\a7_data_delayed_1[7:0]
   100/120: $0\a6_data_delayed_6[7:0]
   101/120: $0\a6_data_delayed_5[7:0]
   102/120: $0\a6_data_delayed_4[7:0]
   103/120: $0\a6_data_delayed_3[7:0]
   104/120: $0\a6_data_delayed_2[7:0]
   105/120: $0\a6_data_delayed_1[7:0]
   106/120: $0\a5_data_delayed_5[7:0]
   107/120: $0\a5_data_delayed_4[7:0]
   108/120: $0\a5_data_delayed_3[7:0]
   109/120: $0\a5_data_delayed_2[7:0]
   110/120: $0\a5_data_delayed_1[7:0]
   111/120: $0\a4_data_delayed_4[7:0]
   112/120: $0\a4_data_delayed_3[7:0]
   113/120: $0\a4_data_delayed_2[7:0]
   114/120: $0\a4_data_delayed_1[7:0]
   115/120: $0\a3_data_delayed_3[7:0]
   116/120: $0\a3_data_delayed_2[7:0]
   117/120: $0\a3_data_delayed_1[7:0]
   118/120: $0\a2_data_delayed_2[7:0]
   119/120: $0\a2_data_delayed_1[7:0]
   120/120: $0\a1_data_delayed_1[7:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:224$16'.
     1/1: $0\a_mem_access_counter[7:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:199$1'.
     1/2: $0\a_mem_access[0:0]
     2/2: $0\a_addr[9:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\systolic_data_setup.\b1_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$997' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b2_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$998' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b3_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$999' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b4_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1000' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b5_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1001' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b6_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1002' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b7_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1003' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1004' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1005' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1006' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1007' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1008' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1009' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_14' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1010' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_15' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1011' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b2_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1012' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b3_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1013' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b3_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1014' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b4_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1015' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b4_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1016' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b4_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1017' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b5_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1018' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b5_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1019' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b5_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1020' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b5_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1021' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b6_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1022' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b6_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1023' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b6_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1024' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b6_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1025' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b6_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1026' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b7_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1027' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b7_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1028' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b7_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1029' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b7_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1030' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b7_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1031' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b7_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1032' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1033' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1034' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1035' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1036' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1037' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1038' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1039' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1040' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1041' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1042' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1043' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1044' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1045' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1046' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1047' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1048' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1049' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1050' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1051' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1052' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1053' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1054' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1055' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1056' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1057' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1058' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1059' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1060' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1061' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1062' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1063' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1064' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1065' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1066' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1067' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1068' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1069' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1070' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1071' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1072' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1073' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1074' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1075' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1076' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1077' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1078' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1079' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1080' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1081' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1082' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1083' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1084' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1085' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1086' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1087' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1088' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1089' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1090' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1091' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1092' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1093' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1094' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1095' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1096' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1097' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1098' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1099' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1100' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1101' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1102' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1103' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1104' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1105' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1106' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1107' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1108' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1109' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1110' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1111' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1112' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1113' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1114' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1115' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_14' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
  created $dff cell `$procdff$1116' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b_mem_access_counter' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:678$138'.
  created $dff cell `$procdff$1117' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b_addr' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:653$123'.
  created $dff cell `$procdff$1118' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b_mem_access' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:653$123'.
  created $dff cell `$procdff$1119' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a1_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1120' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a2_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1121' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a3_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1122' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a4_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1123' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a5_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1124' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a6_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1125' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a7_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1126' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1127' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1128' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1129' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1130' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1131' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1132' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_14' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1133' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_15' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1134' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a2_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1135' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a3_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1136' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a3_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1137' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a4_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1138' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a4_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1139' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a4_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1140' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a5_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1141' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a5_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1142' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a5_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1143' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a5_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1144' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a6_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1145' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a6_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1146' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a6_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1147' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a6_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1148' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a6_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1149' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a7_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1150' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a7_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1151' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a7_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1152' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a7_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1153' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a7_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1154' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a7_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1155' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1156' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1157' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1158' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1159' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1160' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1161' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1162' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1163' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1164' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1165' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1166' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1167' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1168' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1169' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1170' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1171' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1172' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1173' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1174' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1175' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1176' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1177' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1178' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1179' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1180' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1181' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1182' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1183' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1184' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1185' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1186' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1187' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1188' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1189' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1190' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1191' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1192' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1193' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1194' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1195' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1196' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1197' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1198' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1199' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1200' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1201' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1202' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1203' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1204' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1205' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1206' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1207' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1208' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1209' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1210' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1211' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1212' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1213' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1214' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1215' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1216' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1217' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1218' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1219' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1220' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1221' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1222' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1223' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1224' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1225' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1226' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1227' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1228' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1229' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1230' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1231' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1232' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1233' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1234' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1235' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1236' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1237' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1238' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_14' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
  created $dff cell `$procdff$1239' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a_mem_access_counter' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:224$16'.
  created $dff cell `$procdff$1240' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a_addr' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:199$1'.
  created $dff cell `$procdff$1241' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a_mem_access' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:199$1'.
  created $dff cell `$procdff$1242' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:853$240'.
Found and cleaned up 2 empty switches in `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:678$138'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:678$138'.
Found and cleaned up 2 empty switches in `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:653$123'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:653$123'.
Found and cleaned up 1 empty switch in `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:399$118'.
Found and cleaned up 2 empty switches in `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:224$16'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:224$16'.
Found and cleaned up 2 empty switches in `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:199$1'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:199$1'.
Cleaned up 10 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module systolic_data_setup.
<suppressed ~42 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module systolic_data_setup.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\systolic_data_setup'.
<suppressed ~42 debug messages>
Removed a total of 14 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \systolic_data_setup..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~248 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \systolic_data_setup.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\systolic_data_setup'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$1227 ($dff) from module systolic_data_setup (D = \a15_data_delayed_1, Q = \a15_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$1222 ($dff) from module systolic_data_setup (D = \a14_data_delayed_9, Q = \a14_data_delayed_10, rval = 8'00000000).
Adding SRST signal on $procdff$1242 ($dff) from module systolic_data_setup (D = $procmux$987_Y, Q = \a_mem_access, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1245 ($sdff) from module systolic_data_setup (D = 1'1, Q = \a_mem_access).
Adding SRST signal on $procdff$1228 ($dff) from module systolic_data_setup (D = \a15_data_delayed_2, Q = \a15_data_delayed_3, rval = 8'00000000).
Adding EN signal on $procdff$1241 ($dff) from module systolic_data_setup (D = $procmux$995_Y, Q = \a_addr).
Adding SRST signal on $procdff$1240 ($dff) from module systolic_data_setup (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:229$20_Y [7:0], Q = \a_mem_access_counter, rval = 8'00000000).
Adding SRST signal on $procdff$1229 ($dff) from module systolic_data_setup (D = \a15_data_delayed_3, Q = \a15_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$1223 ($dff) from module systolic_data_setup (D = \a14_data_delayed_10, Q = \a14_data_delayed_11, rval = 8'00000000).
Adding SRST signal on $procdff$1239 ($dff) from module systolic_data_setup (D = \a15_data_delayed_13, Q = \a15_data_delayed_14, rval = 8'00000000).
Adding SRST signal on $procdff$1230 ($dff) from module systolic_data_setup (D = \a15_data_delayed_4, Q = \a15_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$1224 ($dff) from module systolic_data_setup (D = \a14_data_delayed_11, Q = \a14_data_delayed_12, rval = 8'00000000).
Adding SRST signal on $procdff$1231 ($dff) from module systolic_data_setup (D = \a15_data_delayed_5, Q = \a15_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$1221 ($dff) from module systolic_data_setup (D = \a14_data_delayed_8, Q = \a14_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$1232 ($dff) from module systolic_data_setup (D = \a15_data_delayed_6, Q = \a15_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$1225 ($dff) from module systolic_data_setup (D = \a14_data_delayed_12, Q = \a14_data_delayed_13, rval = 8'00000000).
Adding SRST signal on $procdff$1238 ($dff) from module systolic_data_setup (D = \a15_data_delayed_12, Q = \a15_data_delayed_13, rval = 8'00000000).
Adding SRST signal on $procdff$1233 ($dff) from module systolic_data_setup (D = \a15_data_delayed_7, Q = \a15_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$1237 ($dff) from module systolic_data_setup (D = \a15_data_delayed_11, Q = \a15_data_delayed_12, rval = 8'00000000).
Adding SRST signal on $procdff$1236 ($dff) from module systolic_data_setup (D = \a15_data_delayed_10, Q = \a15_data_delayed_11, rval = 8'00000000).
Adding SRST signal on $procdff$1234 ($dff) from module systolic_data_setup (D = \a15_data_delayed_8, Q = \a15_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$1226 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:275$117_Y, Q = \a15_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$1235 ($dff) from module systolic_data_setup (D = \a15_data_delayed_9, Q = \a15_data_delayed_10, rval = 8'00000000).
Adding SRST signal on $procdff$997 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:715$211_Y, Q = \b1_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$998 ($dff) from module systolic_data_setup (D = \b2_data_delayed_1, Q = \b2_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$999 ($dff) from module systolic_data_setup (D = \b3_data_delayed_2, Q = \b3_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$1000 ($dff) from module systolic_data_setup (D = \b4_data_delayed_3, Q = \b4_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$1001 ($dff) from module systolic_data_setup (D = \b5_data_delayed_4, Q = \b5_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$1002 ($dff) from module systolic_data_setup (D = \b6_data_delayed_5, Q = \b6_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$1003 ($dff) from module systolic_data_setup (D = \b7_data_delayed_6, Q = \b7_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$1004 ($dff) from module systolic_data_setup (D = \b8_data_delayed_7, Q = \b8_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$1005 ($dff) from module systolic_data_setup (D = \b9_data_delayed_8, Q = \b9_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$1006 ($dff) from module systolic_data_setup (D = \b10_data_delayed_9, Q = \b10_data_delayed_10, rval = 8'00000000).
Adding SRST signal on $procdff$1007 ($dff) from module systolic_data_setup (D = \b11_data_delayed_10, Q = \b11_data_delayed_11, rval = 8'00000000).
Adding SRST signal on $procdff$1008 ($dff) from module systolic_data_setup (D = \b12_data_delayed_11, Q = \b12_data_delayed_12, rval = 8'00000000).
Adding SRST signal on $procdff$1009 ($dff) from module systolic_data_setup (D = \b13_data_delayed_12, Q = \b13_data_delayed_13, rval = 8'00000000).
Adding SRST signal on $procdff$1010 ($dff) from module systolic_data_setup (D = \b14_data_delayed_13, Q = \b14_data_delayed_14, rval = 8'00000000).
Adding SRST signal on $procdff$1011 ($dff) from module systolic_data_setup (D = \b15_data_delayed_14, Q = \b15_data_delayed_15, rval = 8'00000000).
Adding SRST signal on $procdff$1012 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:716$213_Y, Q = \b2_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$1013 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:717$215_Y, Q = \b3_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$1014 ($dff) from module systolic_data_setup (D = \b3_data_delayed_1, Q = \b3_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$1015 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:718$217_Y, Q = \b4_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$1016 ($dff) from module systolic_data_setup (D = \b4_data_delayed_1, Q = \b4_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$1017 ($dff) from module systolic_data_setup (D = \b4_data_delayed_2, Q = \b4_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$1018 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:719$219_Y, Q = \b5_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$1019 ($dff) from module systolic_data_setup (D = \b5_data_delayed_1, Q = \b5_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$1020 ($dff) from module systolic_data_setup (D = \b5_data_delayed_2, Q = \b5_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$1021 ($dff) from module systolic_data_setup (D = \b5_data_delayed_3, Q = \b5_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$1022 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:720$221_Y, Q = \b6_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$1023 ($dff) from module systolic_data_setup (D = \b6_data_delayed_1, Q = \b6_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$1024 ($dff) from module systolic_data_setup (D = \b6_data_delayed_2, Q = \b6_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$1025 ($dff) from module systolic_data_setup (D = \b6_data_delayed_3, Q = \b6_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$1026 ($dff) from module systolic_data_setup (D = \b6_data_delayed_4, Q = \b6_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$1027 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:721$223_Y, Q = \b7_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$1028 ($dff) from module systolic_data_setup (D = \b7_data_delayed_1, Q = \b7_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$1029 ($dff) from module systolic_data_setup (D = \b7_data_delayed_2, Q = \b7_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$1030 ($dff) from module systolic_data_setup (D = \b7_data_delayed_3, Q = \b7_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$1031 ($dff) from module systolic_data_setup (D = \b7_data_delayed_4, Q = \b7_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$1032 ($dff) from module systolic_data_setup (D = \b7_data_delayed_5, Q = \b7_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$1033 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:722$225_Y, Q = \b8_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$1034 ($dff) from module systolic_data_setup (D = \b8_data_delayed_1, Q = \b8_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$1035 ($dff) from module systolic_data_setup (D = \b8_data_delayed_2, Q = \b8_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$1036 ($dff) from module systolic_data_setup (D = \b8_data_delayed_3, Q = \b8_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$1037 ($dff) from module systolic_data_setup (D = \b8_data_delayed_4, Q = \b8_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$1038 ($dff) from module systolic_data_setup (D = \b8_data_delayed_5, Q = \b8_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$1039 ($dff) from module systolic_data_setup (D = \b8_data_delayed_6, Q = \b8_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$1040 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:723$227_Y, Q = \b9_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$1041 ($dff) from module systolic_data_setup (D = \b9_data_delayed_1, Q = \b9_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$1042 ($dff) from module systolic_data_setup (D = \b9_data_delayed_2, Q = \b9_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$1043 ($dff) from module systolic_data_setup (D = \b9_data_delayed_3, Q = \b9_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$1044 ($dff) from module systolic_data_setup (D = \b9_data_delayed_4, Q = \b9_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$1045 ($dff) from module systolic_data_setup (D = \b9_data_delayed_5, Q = \b9_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$1046 ($dff) from module systolic_data_setup (D = \b9_data_delayed_6, Q = \b9_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$1047 ($dff) from module systolic_data_setup (D = \b9_data_delayed_7, Q = \b9_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$1048 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:724$229_Y, Q = \b10_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$1049 ($dff) from module systolic_data_setup (D = \b10_data_delayed_1, Q = \b10_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$1050 ($dff) from module systolic_data_setup (D = \b10_data_delayed_2, Q = \b10_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$1051 ($dff) from module systolic_data_setup (D = \b10_data_delayed_3, Q = \b10_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$1052 ($dff) from module systolic_data_setup (D = \b10_data_delayed_4, Q = \b10_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$1053 ($dff) from module systolic_data_setup (D = \b10_data_delayed_5, Q = \b10_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$1054 ($dff) from module systolic_data_setup (D = \b10_data_delayed_6, Q = \b10_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$1055 ($dff) from module systolic_data_setup (D = \b10_data_delayed_7, Q = \b10_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$1056 ($dff) from module systolic_data_setup (D = \b10_data_delayed_8, Q = \b10_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$1057 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:725$231_Y, Q = \b11_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$1058 ($dff) from module systolic_data_setup (D = \b11_data_delayed_1, Q = \b11_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$1059 ($dff) from module systolic_data_setup (D = \b11_data_delayed_2, Q = \b11_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$1060 ($dff) from module systolic_data_setup (D = \b11_data_delayed_3, Q = \b11_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$1061 ($dff) from module systolic_data_setup (D = \b11_data_delayed_4, Q = \b11_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$1062 ($dff) from module systolic_data_setup (D = \b11_data_delayed_5, Q = \b11_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$1063 ($dff) from module systolic_data_setup (D = \b11_data_delayed_6, Q = \b11_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$1064 ($dff) from module systolic_data_setup (D = \b11_data_delayed_7, Q = \b11_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$1065 ($dff) from module systolic_data_setup (D = \b11_data_delayed_8, Q = \b11_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$1066 ($dff) from module systolic_data_setup (D = \b11_data_delayed_9, Q = \b11_data_delayed_10, rval = 8'00000000).
Adding SRST signal on $procdff$1067 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:726$233_Y, Q = \b12_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$1068 ($dff) from module systolic_data_setup (D = \b12_data_delayed_1, Q = \b12_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$1069 ($dff) from module systolic_data_setup (D = \b12_data_delayed_2, Q = \b12_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$1070 ($dff) from module systolic_data_setup (D = \b12_data_delayed_3, Q = \b12_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$1071 ($dff) from module systolic_data_setup (D = \b12_data_delayed_4, Q = \b12_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$1072 ($dff) from module systolic_data_setup (D = \b12_data_delayed_5, Q = \b12_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$1073 ($dff) from module systolic_data_setup (D = \b12_data_delayed_6, Q = \b12_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$1074 ($dff) from module systolic_data_setup (D = \b12_data_delayed_7, Q = \b12_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$1075 ($dff) from module systolic_data_setup (D = \b12_data_delayed_8, Q = \b12_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$1076 ($dff) from module systolic_data_setup (D = \b12_data_delayed_9, Q = \b12_data_delayed_10, rval = 8'00000000).
Adding SRST signal on $procdff$1077 ($dff) from module systolic_data_setup (D = \b12_data_delayed_10, Q = \b12_data_delayed_11, rval = 8'00000000).
Adding SRST signal on $procdff$1078 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:727$235_Y, Q = \b13_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$1079 ($dff) from module systolic_data_setup (D = \b13_data_delayed_1, Q = \b13_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$1080 ($dff) from module systolic_data_setup (D = \b13_data_delayed_2, Q = \b13_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$1081 ($dff) from module systolic_data_setup (D = \b13_data_delayed_3, Q = \b13_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$1082 ($dff) from module systolic_data_setup (D = \b13_data_delayed_4, Q = \b13_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$1083 ($dff) from module systolic_data_setup (D = \b13_data_delayed_5, Q = \b13_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$1084 ($dff) from module systolic_data_setup (D = \b13_data_delayed_6, Q = \b13_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$1085 ($dff) from module systolic_data_setup (D = \b13_data_delayed_7, Q = \b13_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$1086 ($dff) from module systolic_data_setup (D = \b13_data_delayed_8, Q = \b13_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$1087 ($dff) from module systolic_data_setup (D = \b13_data_delayed_9, Q = \b13_data_delayed_10, rval = 8'00000000).
Adding SRST signal on $procdff$1088 ($dff) from module systolic_data_setup (D = \b13_data_delayed_10, Q = \b13_data_delayed_11, rval = 8'00000000).
Adding SRST signal on $procdff$1089 ($dff) from module systolic_data_setup (D = \b13_data_delayed_11, Q = \b13_data_delayed_12, rval = 8'00000000).
Adding SRST signal on $procdff$1090 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:728$237_Y, Q = \b14_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$1091 ($dff) from module systolic_data_setup (D = \b14_data_delayed_1, Q = \b14_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$1092 ($dff) from module systolic_data_setup (D = \b14_data_delayed_2, Q = \b14_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$1093 ($dff) from module systolic_data_setup (D = \b14_data_delayed_3, Q = \b14_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$1094 ($dff) from module systolic_data_setup (D = \b14_data_delayed_4, Q = \b14_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$1095 ($dff) from module systolic_data_setup (D = \b14_data_delayed_5, Q = \b14_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$1096 ($dff) from module systolic_data_setup (D = \b14_data_delayed_6, Q = \b14_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$1097 ($dff) from module systolic_data_setup (D = \b14_data_delayed_7, Q = \b14_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$1098 ($dff) from module systolic_data_setup (D = \b14_data_delayed_8, Q = \b14_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$1099 ($dff) from module systolic_data_setup (D = \b14_data_delayed_9, Q = \b14_data_delayed_10, rval = 8'00000000).
Adding SRST signal on $procdff$1100 ($dff) from module systolic_data_setup (D = \b14_data_delayed_10, Q = \b14_data_delayed_11, rval = 8'00000000).
Adding SRST signal on $procdff$1101 ($dff) from module systolic_data_setup (D = \b14_data_delayed_11, Q = \b14_data_delayed_12, rval = 8'00000000).
Adding SRST signal on $procdff$1102 ($dff) from module systolic_data_setup (D = \b14_data_delayed_12, Q = \b14_data_delayed_13, rval = 8'00000000).
Adding SRST signal on $procdff$1103 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:729$239_Y, Q = \b15_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$1104 ($dff) from module systolic_data_setup (D = \b15_data_delayed_1, Q = \b15_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$1105 ($dff) from module systolic_data_setup (D = \b15_data_delayed_2, Q = \b15_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$1106 ($dff) from module systolic_data_setup (D = \b15_data_delayed_3, Q = \b15_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$1107 ($dff) from module systolic_data_setup (D = \b15_data_delayed_4, Q = \b15_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$1108 ($dff) from module systolic_data_setup (D = \b15_data_delayed_5, Q = \b15_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$1109 ($dff) from module systolic_data_setup (D = \b15_data_delayed_6, Q = \b15_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$1110 ($dff) from module systolic_data_setup (D = \b15_data_delayed_7, Q = \b15_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$1111 ($dff) from module systolic_data_setup (D = \b15_data_delayed_8, Q = \b15_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$1112 ($dff) from module systolic_data_setup (D = \b15_data_delayed_9, Q = \b15_data_delayed_10, rval = 8'00000000).
Adding SRST signal on $procdff$1113 ($dff) from module systolic_data_setup (D = \b15_data_delayed_10, Q = \b15_data_delayed_11, rval = 8'00000000).
Adding SRST signal on $procdff$1114 ($dff) from module systolic_data_setup (D = \b15_data_delayed_11, Q = \b15_data_delayed_12, rval = 8'00000000).
Adding SRST signal on $procdff$1115 ($dff) from module systolic_data_setup (D = \b15_data_delayed_12, Q = \b15_data_delayed_13, rval = 8'00000000).
Adding SRST signal on $procdff$1116 ($dff) from module systolic_data_setup (D = \b15_data_delayed_13, Q = \b15_data_delayed_14, rval = 8'00000000).
Adding SRST signal on $procdff$1117 ($dff) from module systolic_data_setup (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:683$142_Y [7:0], Q = \b_mem_access_counter, rval = 8'00000000).
Adding EN signal on $procdff$1118 ($dff) from module systolic_data_setup (D = $procmux$619_Y, Q = \b_addr).
Adding SRST signal on $procdff$1119 ($dff) from module systolic_data_setup (D = $procmux$611_Y, Q = \b_mem_access, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1400 ($sdff) from module systolic_data_setup (D = 1'1, Q = \b_mem_access).
Adding SRST signal on $procdff$1120 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:261$89_Y, Q = \a1_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$1121 ($dff) from module systolic_data_setup (D = \a2_data_delayed_1, Q = \a2_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$1122 ($dff) from module systolic_data_setup (D = \a3_data_delayed_2, Q = \a3_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$1123 ($dff) from module systolic_data_setup (D = \a4_data_delayed_3, Q = \a4_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$1124 ($dff) from module systolic_data_setup (D = \a5_data_delayed_4, Q = \a5_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$1125 ($dff) from module systolic_data_setup (D = \a6_data_delayed_5, Q = \a6_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$1126 ($dff) from module systolic_data_setup (D = \a7_data_delayed_6, Q = \a7_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$1127 ($dff) from module systolic_data_setup (D = \a8_data_delayed_7, Q = \a8_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$1128 ($dff) from module systolic_data_setup (D = \a9_data_delayed_8, Q = \a9_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$1129 ($dff) from module systolic_data_setup (D = \a10_data_delayed_9, Q = \a10_data_delayed_10, rval = 8'00000000).
Adding SRST signal on $procdff$1130 ($dff) from module systolic_data_setup (D = \a11_data_delayed_10, Q = \a11_data_delayed_11, rval = 8'00000000).
Adding SRST signal on $procdff$1131 ($dff) from module systolic_data_setup (D = \a12_data_delayed_11, Q = \a12_data_delayed_12, rval = 8'00000000).
Adding SRST signal on $procdff$1132 ($dff) from module systolic_data_setup (D = \a13_data_delayed_12, Q = \a13_data_delayed_13, rval = 8'00000000).
Adding SRST signal on $procdff$1133 ($dff) from module systolic_data_setup (D = \a14_data_delayed_13, Q = \a14_data_delayed_14, rval = 8'00000000).
Adding SRST signal on $procdff$1134 ($dff) from module systolic_data_setup (D = \a15_data_delayed_14, Q = \a15_data_delayed_15, rval = 8'00000000).
Adding SRST signal on $procdff$1135 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:262$91_Y, Q = \a2_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$1136 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:263$93_Y, Q = \a3_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$1137 ($dff) from module systolic_data_setup (D = \a3_data_delayed_1, Q = \a3_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$1138 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:264$95_Y, Q = \a4_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$1139 ($dff) from module systolic_data_setup (D = \a4_data_delayed_1, Q = \a4_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$1140 ($dff) from module systolic_data_setup (D = \a4_data_delayed_2, Q = \a4_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$1141 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:265$97_Y, Q = \a5_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$1142 ($dff) from module systolic_data_setup (D = \a5_data_delayed_1, Q = \a5_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$1143 ($dff) from module systolic_data_setup (D = \a5_data_delayed_2, Q = \a5_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$1144 ($dff) from module systolic_data_setup (D = \a5_data_delayed_3, Q = \a5_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$1145 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:266$99_Y, Q = \a6_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$1146 ($dff) from module systolic_data_setup (D = \a6_data_delayed_1, Q = \a6_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$1147 ($dff) from module systolic_data_setup (D = \a6_data_delayed_2, Q = \a6_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$1148 ($dff) from module systolic_data_setup (D = \a6_data_delayed_3, Q = \a6_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$1149 ($dff) from module systolic_data_setup (D = \a6_data_delayed_4, Q = \a6_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$1150 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:267$101_Y, Q = \a7_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$1151 ($dff) from module systolic_data_setup (D = \a7_data_delayed_1, Q = \a7_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$1152 ($dff) from module systolic_data_setup (D = \a7_data_delayed_2, Q = \a7_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$1153 ($dff) from module systolic_data_setup (D = \a7_data_delayed_3, Q = \a7_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$1154 ($dff) from module systolic_data_setup (D = \a7_data_delayed_4, Q = \a7_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$1155 ($dff) from module systolic_data_setup (D = \a7_data_delayed_5, Q = \a7_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$1156 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:268$103_Y, Q = \a8_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$1157 ($dff) from module systolic_data_setup (D = \a8_data_delayed_1, Q = \a8_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$1158 ($dff) from module systolic_data_setup (D = \a8_data_delayed_2, Q = \a8_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$1159 ($dff) from module systolic_data_setup (D = \a8_data_delayed_3, Q = \a8_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$1160 ($dff) from module systolic_data_setup (D = \a8_data_delayed_4, Q = \a8_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$1161 ($dff) from module systolic_data_setup (D = \a8_data_delayed_5, Q = \a8_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$1162 ($dff) from module systolic_data_setup (D = \a8_data_delayed_6, Q = \a8_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$1163 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:269$105_Y, Q = \a9_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$1164 ($dff) from module systolic_data_setup (D = \a9_data_delayed_1, Q = \a9_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$1165 ($dff) from module systolic_data_setup (D = \a9_data_delayed_2, Q = \a9_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$1166 ($dff) from module systolic_data_setup (D = \a9_data_delayed_3, Q = \a9_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$1167 ($dff) from module systolic_data_setup (D = \a9_data_delayed_4, Q = \a9_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$1168 ($dff) from module systolic_data_setup (D = \a9_data_delayed_5, Q = \a9_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$1169 ($dff) from module systolic_data_setup (D = \a9_data_delayed_6, Q = \a9_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$1170 ($dff) from module systolic_data_setup (D = \a9_data_delayed_7, Q = \a9_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$1171 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:270$107_Y, Q = \a10_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$1172 ($dff) from module systolic_data_setup (D = \a10_data_delayed_1, Q = \a10_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$1173 ($dff) from module systolic_data_setup (D = \a10_data_delayed_2, Q = \a10_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$1174 ($dff) from module systolic_data_setup (D = \a10_data_delayed_3, Q = \a10_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$1175 ($dff) from module systolic_data_setup (D = \a10_data_delayed_4, Q = \a10_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$1176 ($dff) from module systolic_data_setup (D = \a10_data_delayed_5, Q = \a10_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$1177 ($dff) from module systolic_data_setup (D = \a10_data_delayed_6, Q = \a10_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$1178 ($dff) from module systolic_data_setup (D = \a10_data_delayed_7, Q = \a10_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$1179 ($dff) from module systolic_data_setup (D = \a10_data_delayed_8, Q = \a10_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$1180 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:271$109_Y, Q = \a11_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$1181 ($dff) from module systolic_data_setup (D = \a11_data_delayed_1, Q = \a11_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$1182 ($dff) from module systolic_data_setup (D = \a11_data_delayed_2, Q = \a11_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$1183 ($dff) from module systolic_data_setup (D = \a11_data_delayed_3, Q = \a11_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$1184 ($dff) from module systolic_data_setup (D = \a11_data_delayed_4, Q = \a11_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$1185 ($dff) from module systolic_data_setup (D = \a11_data_delayed_5, Q = \a11_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$1186 ($dff) from module systolic_data_setup (D = \a11_data_delayed_6, Q = \a11_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$1187 ($dff) from module systolic_data_setup (D = \a11_data_delayed_7, Q = \a11_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$1188 ($dff) from module systolic_data_setup (D = \a11_data_delayed_8, Q = \a11_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$1189 ($dff) from module systolic_data_setup (D = \a11_data_delayed_9, Q = \a11_data_delayed_10, rval = 8'00000000).
Adding SRST signal on $procdff$1190 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:272$111_Y, Q = \a12_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$1191 ($dff) from module systolic_data_setup (D = \a12_data_delayed_1, Q = \a12_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$1192 ($dff) from module systolic_data_setup (D = \a12_data_delayed_2, Q = \a12_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$1193 ($dff) from module systolic_data_setup (D = \a12_data_delayed_3, Q = \a12_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$1194 ($dff) from module systolic_data_setup (D = \a12_data_delayed_4, Q = \a12_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$1195 ($dff) from module systolic_data_setup (D = \a12_data_delayed_5, Q = \a12_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$1196 ($dff) from module systolic_data_setup (D = \a12_data_delayed_6, Q = \a12_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$1197 ($dff) from module systolic_data_setup (D = \a12_data_delayed_7, Q = \a12_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$1198 ($dff) from module systolic_data_setup (D = \a12_data_delayed_8, Q = \a12_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$1199 ($dff) from module systolic_data_setup (D = \a12_data_delayed_9, Q = \a12_data_delayed_10, rval = 8'00000000).
Adding SRST signal on $procdff$1200 ($dff) from module systolic_data_setup (D = \a12_data_delayed_10, Q = \a12_data_delayed_11, rval = 8'00000000).
Adding SRST signal on $procdff$1201 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:273$113_Y, Q = \a13_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$1202 ($dff) from module systolic_data_setup (D = \a13_data_delayed_1, Q = \a13_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$1203 ($dff) from module systolic_data_setup (D = \a13_data_delayed_2, Q = \a13_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$1204 ($dff) from module systolic_data_setup (D = \a13_data_delayed_3, Q = \a13_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$1205 ($dff) from module systolic_data_setup (D = \a13_data_delayed_4, Q = \a13_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$1206 ($dff) from module systolic_data_setup (D = \a13_data_delayed_5, Q = \a13_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$1207 ($dff) from module systolic_data_setup (D = \a13_data_delayed_6, Q = \a13_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$1208 ($dff) from module systolic_data_setup (D = \a13_data_delayed_7, Q = \a13_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$1209 ($dff) from module systolic_data_setup (D = \a13_data_delayed_8, Q = \a13_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$1210 ($dff) from module systolic_data_setup (D = \a13_data_delayed_9, Q = \a13_data_delayed_10, rval = 8'00000000).
Adding SRST signal on $procdff$1211 ($dff) from module systolic_data_setup (D = \a13_data_delayed_10, Q = \a13_data_delayed_11, rval = 8'00000000).
Adding SRST signal on $procdff$1212 ($dff) from module systolic_data_setup (D = \a13_data_delayed_11, Q = \a13_data_delayed_12, rval = 8'00000000).
Adding SRST signal on $procdff$1213 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:274$115_Y, Q = \a14_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$1214 ($dff) from module systolic_data_setup (D = \a14_data_delayed_1, Q = \a14_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$1215 ($dff) from module systolic_data_setup (D = \a14_data_delayed_2, Q = \a14_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$1216 ($dff) from module systolic_data_setup (D = \a14_data_delayed_3, Q = \a14_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$1217 ($dff) from module systolic_data_setup (D = \a14_data_delayed_4, Q = \a14_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$1218 ($dff) from module systolic_data_setup (D = \a14_data_delayed_5, Q = \a14_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$1219 ($dff) from module systolic_data_setup (D = \a14_data_delayed_6, Q = \a14_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$1220 ($dff) from module systolic_data_setup (D = \a14_data_delayed_7, Q = \a14_data_delayed_8, rval = 8'00000000).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \systolic_data_setup..
Removed 248 unused cells and 802 unused wires.
<suppressed ~249 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module systolic_data_setup.
<suppressed ~2 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \systolic_data_setup..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \systolic_data_setup.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\systolic_data_setup'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \systolic_data_setup..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module systolic_data_setup.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== systolic_data_setup ===

   Number of wires:                489
   Number of wire bits:           3211
   Number of public wires:         297
   Number of public wire bits:    2623
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                472
     $add                          112
     $and                          512
     $dffe                          20
     $eq                           256
     $ge                            96
     $logic_and                     34
     $logic_not                      8
     $logic_or                      34
     $lt                            16
     $mux                           42
     $not                           35
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                        1936
     $sdffe                          2
     $sub                           32

End of script. Logfile hash: 1aa0dceb76, CPU: user 0.37s system 0.00s, MEM: 21.09 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 26% 2x read_verilog (0 sec), 20% 4x opt_expr (0 sec), ...
