
rts_semestrinis_cpp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009e6c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000224  08009ffc  08009ffc  00019ffc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a220  0800a220  000200ac  2**0
                  CONTENTS
  4 .ARM          00000008  0800a220  0800a220  0001a220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a228  0800a228  000200ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a228  0800a228  0001a228  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a22c  0800a22c  0001a22c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000ac  20000000  0800a230  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200ac  2**0
                  CONTENTS
 10 .bss          00005e30  200000ac  200000ac  000200ac  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20005edc  20005edc  000200ac  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
 13 .debug_info   000317e9  00000000  00000000  000200dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005e55  00000000  00000000  000518c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001b48  00000000  00000000  00057720  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001938  00000000  00000000  00059268  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002b0d2  00000000  00000000  0005aba0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000223bc  00000000  00000000  00085c72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e3601  00000000  00000000  000a802e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0018b62f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007ad4  00000000  00000000  0018b684  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000ac 	.word	0x200000ac
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009fe4 	.word	0x08009fe4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000b0 	.word	0x200000b0
 80001cc:	08009fe4 	.word	0x08009fe4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_d2uiz>:
 80005e8:	004a      	lsls	r2, r1, #1
 80005ea:	d211      	bcs.n	8000610 <__aeabi_d2uiz+0x28>
 80005ec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80005f0:	d211      	bcs.n	8000616 <__aeabi_d2uiz+0x2e>
 80005f2:	d50d      	bpl.n	8000610 <__aeabi_d2uiz+0x28>
 80005f4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80005f8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80005fc:	d40e      	bmi.n	800061c <__aeabi_d2uiz+0x34>
 80005fe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000602:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000606:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800060a:	fa23 f002 	lsr.w	r0, r3, r2
 800060e:	4770      	bx	lr
 8000610:	f04f 0000 	mov.w	r0, #0
 8000614:	4770      	bx	lr
 8000616:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800061a:	d102      	bne.n	8000622 <__aeabi_d2uiz+0x3a>
 800061c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000620:	4770      	bx	lr
 8000622:	f04f 0000 	mov.w	r0, #0
 8000626:	4770      	bx	lr

08000628 <__aeabi_uldivmod>:
 8000628:	b953      	cbnz	r3, 8000640 <__aeabi_uldivmod+0x18>
 800062a:	b94a      	cbnz	r2, 8000640 <__aeabi_uldivmod+0x18>
 800062c:	2900      	cmp	r1, #0
 800062e:	bf08      	it	eq
 8000630:	2800      	cmpeq	r0, #0
 8000632:	bf1c      	itt	ne
 8000634:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000638:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800063c:	f000 b96e 	b.w	800091c <__aeabi_idiv0>
 8000640:	f1ad 0c08 	sub.w	ip, sp, #8
 8000644:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000648:	f000 f806 	bl	8000658 <__udivmoddi4>
 800064c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000650:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000654:	b004      	add	sp, #16
 8000656:	4770      	bx	lr

08000658 <__udivmoddi4>:
 8000658:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800065c:	9d08      	ldr	r5, [sp, #32]
 800065e:	4604      	mov	r4, r0
 8000660:	468c      	mov	ip, r1
 8000662:	2b00      	cmp	r3, #0
 8000664:	f040 8083 	bne.w	800076e <__udivmoddi4+0x116>
 8000668:	428a      	cmp	r2, r1
 800066a:	4617      	mov	r7, r2
 800066c:	d947      	bls.n	80006fe <__udivmoddi4+0xa6>
 800066e:	fab2 f282 	clz	r2, r2
 8000672:	b142      	cbz	r2, 8000686 <__udivmoddi4+0x2e>
 8000674:	f1c2 0020 	rsb	r0, r2, #32
 8000678:	fa24 f000 	lsr.w	r0, r4, r0
 800067c:	4091      	lsls	r1, r2
 800067e:	4097      	lsls	r7, r2
 8000680:	ea40 0c01 	orr.w	ip, r0, r1
 8000684:	4094      	lsls	r4, r2
 8000686:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800068a:	0c23      	lsrs	r3, r4, #16
 800068c:	fbbc f6f8 	udiv	r6, ip, r8
 8000690:	fa1f fe87 	uxth.w	lr, r7
 8000694:	fb08 c116 	mls	r1, r8, r6, ip
 8000698:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800069c:	fb06 f10e 	mul.w	r1, r6, lr
 80006a0:	4299      	cmp	r1, r3
 80006a2:	d909      	bls.n	80006b8 <__udivmoddi4+0x60>
 80006a4:	18fb      	adds	r3, r7, r3
 80006a6:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80006aa:	f080 8119 	bcs.w	80008e0 <__udivmoddi4+0x288>
 80006ae:	4299      	cmp	r1, r3
 80006b0:	f240 8116 	bls.w	80008e0 <__udivmoddi4+0x288>
 80006b4:	3e02      	subs	r6, #2
 80006b6:	443b      	add	r3, r7
 80006b8:	1a5b      	subs	r3, r3, r1
 80006ba:	b2a4      	uxth	r4, r4
 80006bc:	fbb3 f0f8 	udiv	r0, r3, r8
 80006c0:	fb08 3310 	mls	r3, r8, r0, r3
 80006c4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80006c8:	fb00 fe0e 	mul.w	lr, r0, lr
 80006cc:	45a6      	cmp	lr, r4
 80006ce:	d909      	bls.n	80006e4 <__udivmoddi4+0x8c>
 80006d0:	193c      	adds	r4, r7, r4
 80006d2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80006d6:	f080 8105 	bcs.w	80008e4 <__udivmoddi4+0x28c>
 80006da:	45a6      	cmp	lr, r4
 80006dc:	f240 8102 	bls.w	80008e4 <__udivmoddi4+0x28c>
 80006e0:	3802      	subs	r0, #2
 80006e2:	443c      	add	r4, r7
 80006e4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80006e8:	eba4 040e 	sub.w	r4, r4, lr
 80006ec:	2600      	movs	r6, #0
 80006ee:	b11d      	cbz	r5, 80006f8 <__udivmoddi4+0xa0>
 80006f0:	40d4      	lsrs	r4, r2
 80006f2:	2300      	movs	r3, #0
 80006f4:	e9c5 4300 	strd	r4, r3, [r5]
 80006f8:	4631      	mov	r1, r6
 80006fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006fe:	b902      	cbnz	r2, 8000702 <__udivmoddi4+0xaa>
 8000700:	deff      	udf	#255	; 0xff
 8000702:	fab2 f282 	clz	r2, r2
 8000706:	2a00      	cmp	r2, #0
 8000708:	d150      	bne.n	80007ac <__udivmoddi4+0x154>
 800070a:	1bcb      	subs	r3, r1, r7
 800070c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000710:	fa1f f887 	uxth.w	r8, r7
 8000714:	2601      	movs	r6, #1
 8000716:	fbb3 fcfe 	udiv	ip, r3, lr
 800071a:	0c21      	lsrs	r1, r4, #16
 800071c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000720:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000724:	fb08 f30c 	mul.w	r3, r8, ip
 8000728:	428b      	cmp	r3, r1
 800072a:	d907      	bls.n	800073c <__udivmoddi4+0xe4>
 800072c:	1879      	adds	r1, r7, r1
 800072e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000732:	d202      	bcs.n	800073a <__udivmoddi4+0xe2>
 8000734:	428b      	cmp	r3, r1
 8000736:	f200 80e9 	bhi.w	800090c <__udivmoddi4+0x2b4>
 800073a:	4684      	mov	ip, r0
 800073c:	1ac9      	subs	r1, r1, r3
 800073e:	b2a3      	uxth	r3, r4
 8000740:	fbb1 f0fe 	udiv	r0, r1, lr
 8000744:	fb0e 1110 	mls	r1, lr, r0, r1
 8000748:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 800074c:	fb08 f800 	mul.w	r8, r8, r0
 8000750:	45a0      	cmp	r8, r4
 8000752:	d907      	bls.n	8000764 <__udivmoddi4+0x10c>
 8000754:	193c      	adds	r4, r7, r4
 8000756:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800075a:	d202      	bcs.n	8000762 <__udivmoddi4+0x10a>
 800075c:	45a0      	cmp	r8, r4
 800075e:	f200 80d9 	bhi.w	8000914 <__udivmoddi4+0x2bc>
 8000762:	4618      	mov	r0, r3
 8000764:	eba4 0408 	sub.w	r4, r4, r8
 8000768:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800076c:	e7bf      	b.n	80006ee <__udivmoddi4+0x96>
 800076e:	428b      	cmp	r3, r1
 8000770:	d909      	bls.n	8000786 <__udivmoddi4+0x12e>
 8000772:	2d00      	cmp	r5, #0
 8000774:	f000 80b1 	beq.w	80008da <__udivmoddi4+0x282>
 8000778:	2600      	movs	r6, #0
 800077a:	e9c5 0100 	strd	r0, r1, [r5]
 800077e:	4630      	mov	r0, r6
 8000780:	4631      	mov	r1, r6
 8000782:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000786:	fab3 f683 	clz	r6, r3
 800078a:	2e00      	cmp	r6, #0
 800078c:	d14a      	bne.n	8000824 <__udivmoddi4+0x1cc>
 800078e:	428b      	cmp	r3, r1
 8000790:	d302      	bcc.n	8000798 <__udivmoddi4+0x140>
 8000792:	4282      	cmp	r2, r0
 8000794:	f200 80b8 	bhi.w	8000908 <__udivmoddi4+0x2b0>
 8000798:	1a84      	subs	r4, r0, r2
 800079a:	eb61 0103 	sbc.w	r1, r1, r3
 800079e:	2001      	movs	r0, #1
 80007a0:	468c      	mov	ip, r1
 80007a2:	2d00      	cmp	r5, #0
 80007a4:	d0a8      	beq.n	80006f8 <__udivmoddi4+0xa0>
 80007a6:	e9c5 4c00 	strd	r4, ip, [r5]
 80007aa:	e7a5      	b.n	80006f8 <__udivmoddi4+0xa0>
 80007ac:	f1c2 0320 	rsb	r3, r2, #32
 80007b0:	fa20 f603 	lsr.w	r6, r0, r3
 80007b4:	4097      	lsls	r7, r2
 80007b6:	fa01 f002 	lsl.w	r0, r1, r2
 80007ba:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007be:	40d9      	lsrs	r1, r3
 80007c0:	4330      	orrs	r0, r6
 80007c2:	0c03      	lsrs	r3, r0, #16
 80007c4:	fbb1 f6fe 	udiv	r6, r1, lr
 80007c8:	fa1f f887 	uxth.w	r8, r7
 80007cc:	fb0e 1116 	mls	r1, lr, r6, r1
 80007d0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80007d4:	fb06 f108 	mul.w	r1, r6, r8
 80007d8:	4299      	cmp	r1, r3
 80007da:	fa04 f402 	lsl.w	r4, r4, r2
 80007de:	d909      	bls.n	80007f4 <__udivmoddi4+0x19c>
 80007e0:	18fb      	adds	r3, r7, r3
 80007e2:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 80007e6:	f080 808d 	bcs.w	8000904 <__udivmoddi4+0x2ac>
 80007ea:	4299      	cmp	r1, r3
 80007ec:	f240 808a 	bls.w	8000904 <__udivmoddi4+0x2ac>
 80007f0:	3e02      	subs	r6, #2
 80007f2:	443b      	add	r3, r7
 80007f4:	1a5b      	subs	r3, r3, r1
 80007f6:	b281      	uxth	r1, r0
 80007f8:	fbb3 f0fe 	udiv	r0, r3, lr
 80007fc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000800:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000804:	fb00 f308 	mul.w	r3, r0, r8
 8000808:	428b      	cmp	r3, r1
 800080a:	d907      	bls.n	800081c <__udivmoddi4+0x1c4>
 800080c:	1879      	adds	r1, r7, r1
 800080e:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000812:	d273      	bcs.n	80008fc <__udivmoddi4+0x2a4>
 8000814:	428b      	cmp	r3, r1
 8000816:	d971      	bls.n	80008fc <__udivmoddi4+0x2a4>
 8000818:	3802      	subs	r0, #2
 800081a:	4439      	add	r1, r7
 800081c:	1acb      	subs	r3, r1, r3
 800081e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000822:	e778      	b.n	8000716 <__udivmoddi4+0xbe>
 8000824:	f1c6 0c20 	rsb	ip, r6, #32
 8000828:	fa03 f406 	lsl.w	r4, r3, r6
 800082c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000830:	431c      	orrs	r4, r3
 8000832:	fa20 f70c 	lsr.w	r7, r0, ip
 8000836:	fa01 f306 	lsl.w	r3, r1, r6
 800083a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800083e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000842:	431f      	orrs	r7, r3
 8000844:	0c3b      	lsrs	r3, r7, #16
 8000846:	fbb1 f9fe 	udiv	r9, r1, lr
 800084a:	fa1f f884 	uxth.w	r8, r4
 800084e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000852:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000856:	fb09 fa08 	mul.w	sl, r9, r8
 800085a:	458a      	cmp	sl, r1
 800085c:	fa02 f206 	lsl.w	r2, r2, r6
 8000860:	fa00 f306 	lsl.w	r3, r0, r6
 8000864:	d908      	bls.n	8000878 <__udivmoddi4+0x220>
 8000866:	1861      	adds	r1, r4, r1
 8000868:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 800086c:	d248      	bcs.n	8000900 <__udivmoddi4+0x2a8>
 800086e:	458a      	cmp	sl, r1
 8000870:	d946      	bls.n	8000900 <__udivmoddi4+0x2a8>
 8000872:	f1a9 0902 	sub.w	r9, r9, #2
 8000876:	4421      	add	r1, r4
 8000878:	eba1 010a 	sub.w	r1, r1, sl
 800087c:	b2bf      	uxth	r7, r7
 800087e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000882:	fb0e 1110 	mls	r1, lr, r0, r1
 8000886:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800088a:	fb00 f808 	mul.w	r8, r0, r8
 800088e:	45b8      	cmp	r8, r7
 8000890:	d907      	bls.n	80008a2 <__udivmoddi4+0x24a>
 8000892:	19e7      	adds	r7, r4, r7
 8000894:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000898:	d22e      	bcs.n	80008f8 <__udivmoddi4+0x2a0>
 800089a:	45b8      	cmp	r8, r7
 800089c:	d92c      	bls.n	80008f8 <__udivmoddi4+0x2a0>
 800089e:	3802      	subs	r0, #2
 80008a0:	4427      	add	r7, r4
 80008a2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80008a6:	eba7 0708 	sub.w	r7, r7, r8
 80008aa:	fba0 8902 	umull	r8, r9, r0, r2
 80008ae:	454f      	cmp	r7, r9
 80008b0:	46c6      	mov	lr, r8
 80008b2:	4649      	mov	r1, r9
 80008b4:	d31a      	bcc.n	80008ec <__udivmoddi4+0x294>
 80008b6:	d017      	beq.n	80008e8 <__udivmoddi4+0x290>
 80008b8:	b15d      	cbz	r5, 80008d2 <__udivmoddi4+0x27a>
 80008ba:	ebb3 020e 	subs.w	r2, r3, lr
 80008be:	eb67 0701 	sbc.w	r7, r7, r1
 80008c2:	fa07 fc0c 	lsl.w	ip, r7, ip
 80008c6:	40f2      	lsrs	r2, r6
 80008c8:	ea4c 0202 	orr.w	r2, ip, r2
 80008cc:	40f7      	lsrs	r7, r6
 80008ce:	e9c5 2700 	strd	r2, r7, [r5]
 80008d2:	2600      	movs	r6, #0
 80008d4:	4631      	mov	r1, r6
 80008d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008da:	462e      	mov	r6, r5
 80008dc:	4628      	mov	r0, r5
 80008de:	e70b      	b.n	80006f8 <__udivmoddi4+0xa0>
 80008e0:	4606      	mov	r6, r0
 80008e2:	e6e9      	b.n	80006b8 <__udivmoddi4+0x60>
 80008e4:	4618      	mov	r0, r3
 80008e6:	e6fd      	b.n	80006e4 <__udivmoddi4+0x8c>
 80008e8:	4543      	cmp	r3, r8
 80008ea:	d2e5      	bcs.n	80008b8 <__udivmoddi4+0x260>
 80008ec:	ebb8 0e02 	subs.w	lr, r8, r2
 80008f0:	eb69 0104 	sbc.w	r1, r9, r4
 80008f4:	3801      	subs	r0, #1
 80008f6:	e7df      	b.n	80008b8 <__udivmoddi4+0x260>
 80008f8:	4608      	mov	r0, r1
 80008fa:	e7d2      	b.n	80008a2 <__udivmoddi4+0x24a>
 80008fc:	4660      	mov	r0, ip
 80008fe:	e78d      	b.n	800081c <__udivmoddi4+0x1c4>
 8000900:	4681      	mov	r9, r0
 8000902:	e7b9      	b.n	8000878 <__udivmoddi4+0x220>
 8000904:	4666      	mov	r6, ip
 8000906:	e775      	b.n	80007f4 <__udivmoddi4+0x19c>
 8000908:	4630      	mov	r0, r6
 800090a:	e74a      	b.n	80007a2 <__udivmoddi4+0x14a>
 800090c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000910:	4439      	add	r1, r7
 8000912:	e713      	b.n	800073c <__udivmoddi4+0xe4>
 8000914:	3802      	subs	r0, #2
 8000916:	443c      	add	r4, r7
 8000918:	e724      	b.n	8000764 <__udivmoddi4+0x10c>
 800091a:	bf00      	nop

0800091c <__aeabi_idiv0>:
 800091c:	4770      	bx	lr
 800091e:	bf00      	nop

08000920 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b082      	sub	sp, #8
 8000924:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000926:	2300      	movs	r3, #0
 8000928:	607b      	str	r3, [r7, #4]
 800092a:	4b0c      	ldr	r3, [pc, #48]	; (800095c <MX_DMA_Init+0x3c>)
 800092c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092e:	4a0b      	ldr	r2, [pc, #44]	; (800095c <MX_DMA_Init+0x3c>)
 8000930:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000934:	6313      	str	r3, [r2, #48]	; 0x30
 8000936:	4b09      	ldr	r3, [pc, #36]	; (800095c <MX_DMA_Init+0x3c>)
 8000938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800093e:	607b      	str	r3, [r7, #4]
 8000940:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8000942:	2200      	movs	r2, #0
 8000944:	2105      	movs	r1, #5
 8000946:	2010      	movs	r0, #16
 8000948:	f001 feec 	bl	8002724 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800094c:	2010      	movs	r0, #16
 800094e:	f001 ff05 	bl	800275c <HAL_NVIC_EnableIRQ>

}
 8000952:	bf00      	nop
 8000954:	3708      	adds	r7, #8
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	40023800 	.word	0x40023800

08000960 <_Z16MX_FREERTOS_Initv>:
/**
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void) {
 8000960:	b580      	push	{r7, lr}
 8000962:	af00      	add	r7, sp, #0
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* creation of defaultTask */
	defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000964:	4a04      	ldr	r2, [pc, #16]	; (8000978 <_Z16MX_FREERTOS_Initv+0x18>)
 8000966:	2100      	movs	r1, #0
 8000968:	4804      	ldr	r0, [pc, #16]	; (800097c <_Z16MX_FREERTOS_Initv+0x1c>)
 800096a:	f005 fcc9 	bl	8006300 <osThreadNew>
 800096e:	4603      	mov	r3, r0
 8000970:	4a03      	ldr	r2, [pc, #12]	; (8000980 <_Z16MX_FREERTOS_Initv+0x20>)
 8000972:	6013      	str	r3, [r2, #0]

	/* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
	/* USER CODE END RTOS_EVENTS */

}
 8000974:	bf00      	nop
 8000976:	bd80      	pop	{r7, pc}
 8000978:	0800a020 	.word	0x0800a020
 800097c:	08000985 	.word	0x08000985
 8000980:	200004cc 	.word	0x200004cc

08000984 <_Z16StartDefaultTaskPv>:
 * @brief  Function implementing the defaultTask thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument) {
 8000984:	b590      	push	{r4, r7, lr}
 8000986:	b083      	sub	sp, #12
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartDefaultTask */

#define NOTE_F 110
#define TIMENOTE 3
	gCN = new Note(NOTE_F, TIMENOTE);
 800098c:	201c      	movs	r0, #28
 800098e:	f008 f9e7 	bl	8008d60 <_Znwj>
 8000992:	4603      	mov	r3, r0
 8000994:	461c      	mov	r4, r3
 8000996:	2203      	movs	r2, #3
 8000998:	216e      	movs	r1, #110	; 0x6e
 800099a:	4620      	mov	r0, r4
 800099c:	f005 fbbc 	bl	8006118 <_ZN4NoteC1Emm>
 80009a0:	4b15      	ldr	r3, [pc, #84]	; (80009f8 <_Z16StartDefaultTaskPv+0x74>)
 80009a2:	601c      	str	r4, [r3, #0]
	gCN->reset = true;
 80009a4:	4b14      	ldr	r3, [pc, #80]	; (80009f8 <_Z16StartDefaultTaskPv+0x74>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	2201      	movs	r2, #1
 80009aa:	741a      	strb	r2, [r3, #16]

	if (BSP_AUDIO_OUT_Init(OUTPUT_DEVICE_AUTO, 60, SAMPLING_FREQ) != AUDIO_OK) Error_Handler();
 80009ac:	f64a 4244 	movw	r2, #44100	; 0xac44
 80009b0:	213c      	movs	r1, #60	; 0x3c
 80009b2:	2004      	movs	r0, #4
 80009b4:	f001 fb5e 	bl	8002074 <BSP_AUDIO_OUT_Init>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	bf14      	ite	ne
 80009be:	2301      	movne	r3, #1
 80009c0:	2300      	moveq	r3, #0
 80009c2:	b2db      	uxtb	r3, r3
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d001      	beq.n	80009cc <_Z16StartDefaultTaskPv+0x48>
 80009c8:	f000 fc5c 	bl	8001284 <Error_Handler>

	fillBuffer(0);
 80009cc:	2000      	movs	r0, #0
 80009ce:	f000 f82f 	bl	8000a30 <_Z10fillBufferh>
	fillBuffer(1);
 80009d2:	2001      	movs	r0, #1
 80009d4:	f000 f82c 	bl	8000a30 <_Z10fillBufferh>
	BSP_AUDIO_OUT_Play((uint16_t*) OutputBuffer, BUFF_SIZE * 2);
 80009d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009dc:	4807      	ldr	r0, [pc, #28]	; (80009fc <_Z16StartDefaultTaskPv+0x78>)
 80009de:	f001 fb97 	bl	8002110 <BSP_AUDIO_OUT_Play>

	/* Infinite loop */
	for (;;) {
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 80009e2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009e6:	4806      	ldr	r0, [pc, #24]	; (8000a00 <_Z16StartDefaultTaskPv+0x7c>)
 80009e8:	f002 fd45 	bl	8003476 <HAL_GPIO_TogglePin>
		osDelay(1000);
 80009ec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80009f0:	f005 fd18 	bl	8006424 <osDelay>
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 80009f4:	e7f5      	b.n	80009e2 <_Z16StartDefaultTaskPv+0x5e>
 80009f6:	bf00      	nop
 80009f8:	200000c8 	.word	0x200000c8
 80009fc:	200000cc 	.word	0x200000cc
 8000a00:	40020c00 	.word	0x40020c00

08000a04 <BSP_AUDIO_OUT_HalfTransfer_CallBack>:
	/* USER CODE END StartDefaultTask */
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void BSP_AUDIO_OUT_HalfTransfer_CallBack(void) {
 8000a04:	b580      	push	{r7, lr}
 8000a06:	af00      	add	r7, sp, #0
	fillBuffer(0);
 8000a08:	2000      	movs	r0, #0
 8000a0a:	f000 f811 	bl	8000a30 <_Z10fillBufferh>
}
 8000a0e:	bf00      	nop
 8000a10:	bd80      	pop	{r7, pc}
	...

08000a14 <BSP_AUDIO_OUT_TransferComplete_CallBack>:

/*** Back to Buffer beginning ***/
void BSP_AUDIO_OUT_TransferComplete_CallBack(void) {
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0
	BSP_AUDIO_OUT_ChangeBuffer((uint16_t*) OutputBuffer, BUFF_SIZE * 2);
 8000a18:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a1c:	4803      	ldr	r0, [pc, #12]	; (8000a2c <BSP_AUDIO_OUT_TransferComplete_CallBack+0x18>)
 8000a1e:	f001 fba1 	bl	8002164 <BSP_AUDIO_OUT_ChangeBuffer>

	fillBuffer(1);
 8000a22:	2001      	movs	r0, #1
 8000a24:	f000 f804 	bl	8000a30 <_Z10fillBufferh>
}
 8000a28:	bf00      	nop
 8000a2a:	bd80      	pop	{r7, pc}
 8000a2c:	200000cc 	.word	0x200000cc

08000a30 <_Z10fillBufferh>:
int16_t wavetable[1000];

void fillBuffer(uint8_t partN) {
 8000a30:	b590      	push	{r4, r7, lr}
 8000a32:	b087      	sub	sp, #28
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	4603      	mov	r3, r0
 8000a38:	71fb      	strb	r3, [r7, #7]
	if (gCN->reset) {
 8000a3a:	4b6a      	ldr	r3, [pc, #424]	; (8000be4 <_Z10fillBufferh+0x1b4>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	7c1b      	ldrb	r3, [r3, #16]
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d039      	beq.n	8000ab8 <_Z10fillBufferh+0x88>
		delete gCN;
 8000a44:	4b67      	ldr	r3, [pc, #412]	; (8000be4 <_Z10fillBufferh+0x1b4>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d004      	beq.n	8000a56 <_Z10fillBufferh+0x26>
 8000a4c:	681a      	ldr	r2, [r3, #0]
 8000a4e:	3204      	adds	r2, #4
 8000a50:	6812      	ldr	r2, [r2, #0]
 8000a52:	4618      	mov	r0, r3
 8000a54:	4790      	blx	r2
		gCN = new Note(NOTE_F, TIMENOTE);
 8000a56:	201c      	movs	r0, #28
 8000a58:	f008 f982 	bl	8008d60 <_Znwj>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	461c      	mov	r4, r3
 8000a60:	2203      	movs	r2, #3
 8000a62:	216e      	movs	r1, #110	; 0x6e
 8000a64:	4620      	mov	r0, r4
 8000a66:	f005 fb57 	bl	8006118 <_ZN4NoteC1Emm>
 8000a6a:	4b5e      	ldr	r3, [pc, #376]	; (8000be4 <_Z10fillBufferh+0x1b4>)
 8000a6c:	601c      	str	r4, [r3, #0]

		for (uint32_t i = 0; i < gCN->N; i++)
 8000a6e:	2300      	movs	r3, #0
 8000a70:	617b      	str	r3, [r7, #20]
 8000a72:	4b5c      	ldr	r3, [pc, #368]	; (8000be4 <_Z10fillBufferh+0x1b4>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	695b      	ldr	r3, [r3, #20]
 8000a78:	697a      	ldr	r2, [r7, #20]
 8000a7a:	429a      	cmp	r2, r3
 8000a7c:	d21c      	bcs.n	8000ab8 <_Z10fillBufferh+0x88>
			wavetable[i] = (int16_t) randInRange(-30000, 30000);
 8000a7e:	f008 fbf7 	bl	8009270 <rand>
 8000a82:	4603      	mov	r3, r0
 8000a84:	4a58      	ldr	r2, [pc, #352]	; (8000be8 <_Z10fillBufferh+0x1b8>)
 8000a86:	fb82 1203 	smull	r1, r2, r2, r3
 8000a8a:	441a      	add	r2, r3
 8000a8c:	13d1      	asrs	r1, r2, #15
 8000a8e:	17da      	asrs	r2, r3, #31
 8000a90:	1a8a      	subs	r2, r1, r2
 8000a92:	f64e 2161 	movw	r1, #60001	; 0xea61
 8000a96:	fb01 f202 	mul.w	r2, r1, r2
 8000a9a:	1a9a      	subs	r2, r3, r2
 8000a9c:	b293      	uxth	r3, r2
 8000a9e:	f5a3 43ea 	sub.w	r3, r3, #29952	; 0x7500
 8000aa2:	3b30      	subs	r3, #48	; 0x30
 8000aa4:	b29b      	uxth	r3, r3
 8000aa6:	b219      	sxth	r1, r3
 8000aa8:	4a50      	ldr	r2, [pc, #320]	; (8000bec <_Z10fillBufferh+0x1bc>)
 8000aaa:	697b      	ldr	r3, [r7, #20]
 8000aac:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (uint32_t i = 0; i < gCN->N; i++)
 8000ab0:	697b      	ldr	r3, [r7, #20]
 8000ab2:	3301      	adds	r3, #1
 8000ab4:	617b      	str	r3, [r7, #20]
 8000ab6:	e7dc      	b.n	8000a72 <_Z10fillBufferh+0x42>
	}

	if (partN == 0) {
 8000ab8:	79fb      	ldrb	r3, [r7, #7]
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d161      	bne.n	8000b82 <_Z10fillBufferh+0x152>
		for (int i = 0; i < BUFF_SIZE; i++) {
 8000abe:	2300      	movs	r3, #0
 8000ac0:	613b      	str	r3, [r7, #16]
 8000ac2:	693b      	ldr	r3, [r7, #16]
 8000ac4:	2b7f      	cmp	r3, #127	; 0x7f
 8000ac6:	dc5c      	bgt.n	8000b82 <_Z10fillBufferh+0x152>
			gCN->previousValue = gOutputBuffer[i] = wavetable[gCN->current_wav_i] =
					((wavetable[gCN->current_wav_i] / 2) + (gCN->previousValue / 2));
 8000ac8:	4b46      	ldr	r3, [pc, #280]	; (8000be4 <_Z10fillBufferh+0x1b4>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	68db      	ldr	r3, [r3, #12]
 8000ace:	4a47      	ldr	r2, [pc, #284]	; (8000bec <_Z10fillBufferh+0x1bc>)
 8000ad0:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000ad4:	0fda      	lsrs	r2, r3, #31
 8000ad6:	4413      	add	r3, r2
 8000ad8:	105b      	asrs	r3, r3, #1
 8000ada:	b21b      	sxth	r3, r3
 8000adc:	b29a      	uxth	r2, r3
 8000ade:	4b41      	ldr	r3, [pc, #260]	; (8000be4 <_Z10fillBufferh+0x1b4>)
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	689b      	ldr	r3, [r3, #8]
 8000ae4:	0fd9      	lsrs	r1, r3, #31
 8000ae6:	440b      	add	r3, r1
 8000ae8:	105b      	asrs	r3, r3, #1
 8000aea:	b29b      	uxth	r3, r3
 8000aec:	4413      	add	r3, r2
 8000aee:	b29a      	uxth	r2, r3
			gCN->previousValue = gOutputBuffer[i] = wavetable[gCN->current_wav_i] =
 8000af0:	4b3c      	ldr	r3, [pc, #240]	; (8000be4 <_Z10fillBufferh+0x1b4>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	68db      	ldr	r3, [r3, #12]
					((wavetable[gCN->current_wav_i] / 2) + (gCN->previousValue / 2));
 8000af6:	b211      	sxth	r1, r2
			gCN->previousValue = gOutputBuffer[i] = wavetable[gCN->current_wav_i] =
 8000af8:	4a3c      	ldr	r2, [pc, #240]	; (8000bec <_Z10fillBufferh+0x1bc>)
 8000afa:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000afe:	4a3b      	ldr	r2, [pc, #236]	; (8000bec <_Z10fillBufferh+0x1bc>)
 8000b00:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000b04:	ee07 3a90 	vmov	s15, r3
 8000b08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000b0c:	4a38      	ldr	r2, [pc, #224]	; (8000bf0 <_Z10fillBufferh+0x1c0>)
 8000b0e:	693b      	ldr	r3, [r7, #16]
 8000b10:	009b      	lsls	r3, r3, #2
 8000b12:	4413      	add	r3, r2
 8000b14:	edc3 7a00 	vstr	s15, [r3]
 8000b18:	4a35      	ldr	r2, [pc, #212]	; (8000bf0 <_Z10fillBufferh+0x1c0>)
 8000b1a:	693b      	ldr	r3, [r7, #16]
 8000b1c:	009b      	lsls	r3, r3, #2
 8000b1e:	4413      	add	r3, r2
 8000b20:	edd3 7a00 	vldr	s15, [r3]
 8000b24:	4b2f      	ldr	r3, [pc, #188]	; (8000be4 <_Z10fillBufferh+0x1b4>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000b2c:	ee17 2a90 	vmov	r2, s15
 8000b30:	609a      	str	r2, [r3, #8]
			gCN->current_wav_i++;
 8000b32:	4b2c      	ldr	r3, [pc, #176]	; (8000be4 <_Z10fillBufferh+0x1b4>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	68da      	ldr	r2, [r3, #12]
 8000b38:	3201      	adds	r2, #1
 8000b3a:	60da      	str	r2, [r3, #12]
			gCN->current_wav_i %= gCN->N;
 8000b3c:	4b29      	ldr	r3, [pc, #164]	; (8000be4 <_Z10fillBufferh+0x1b4>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	68db      	ldr	r3, [r3, #12]
 8000b42:	4a28      	ldr	r2, [pc, #160]	; (8000be4 <_Z10fillBufferh+0x1b4>)
 8000b44:	6812      	ldr	r2, [r2, #0]
 8000b46:	6952      	ldr	r2, [r2, #20]
 8000b48:	4926      	ldr	r1, [pc, #152]	; (8000be4 <_Z10fillBufferh+0x1b4>)
 8000b4a:	6809      	ldr	r1, [r1, #0]
 8000b4c:	fbb3 f0f2 	udiv	r0, r3, r2
 8000b50:	fb02 f200 	mul.w	r2, r2, r0
 8000b54:	1a9b      	subs	r3, r3, r2
 8000b56:	60cb      	str	r3, [r1, #12]

			gCN->currentNum++;
 8000b58:	4b22      	ldr	r3, [pc, #136]	; (8000be4 <_Z10fillBufferh+0x1b4>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	685a      	ldr	r2, [r3, #4]
 8000b5e:	3201      	adds	r2, #1
 8000b60:	605a      	str	r2, [r3, #4]
			if (gCN->currentNum >= gCN->totalNum) {
 8000b62:	4b20      	ldr	r3, [pc, #128]	; (8000be4 <_Z10fillBufferh+0x1b4>)
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	685a      	ldr	r2, [r3, #4]
 8000b68:	4b1e      	ldr	r3, [pc, #120]	; (8000be4 <_Z10fillBufferh+0x1b4>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	699b      	ldr	r3, [r3, #24]
 8000b6e:	429a      	cmp	r2, r3
 8000b70:	d303      	bcc.n	8000b7a <_Z10fillBufferh+0x14a>
				gCN->reset = true;
 8000b72:	4b1c      	ldr	r3, [pc, #112]	; (8000be4 <_Z10fillBufferh+0x1b4>)
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	2201      	movs	r2, #1
 8000b78:	741a      	strb	r2, [r3, #16]
		for (int i = 0; i < BUFF_SIZE; i++) {
 8000b7a:	693b      	ldr	r3, [r7, #16]
 8000b7c:	3301      	adds	r3, #1
 8000b7e:	613b      	str	r3, [r7, #16]
 8000b80:	e79f      	b.n	8000ac2 <_Z10fillBufferh+0x92>
			}
		}
	}

	/*** Uzpildyti buferi ***/
	for (int i = (partN ? BUFF_SIZE / 2 : 0); i < (partN ? BUFF_SIZE : BUFF_SIZE / 2); i++) {
 8000b82:	79fb      	ldrb	r3, [r7, #7]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d001      	beq.n	8000b8c <_Z10fillBufferh+0x15c>
 8000b88:	2340      	movs	r3, #64	; 0x40
 8000b8a:	e000      	b.n	8000b8e <_Z10fillBufferh+0x15e>
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	60fb      	str	r3, [r7, #12]
 8000b90:	79fb      	ldrb	r3, [r7, #7]
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d001      	beq.n	8000b9a <_Z10fillBufferh+0x16a>
 8000b96:	2280      	movs	r2, #128	; 0x80
 8000b98:	e000      	b.n	8000b9c <_Z10fillBufferh+0x16c>
 8000b9a:	2240      	movs	r2, #64	; 0x40
 8000b9c:	68fb      	ldr	r3, [r7, #12]
 8000b9e:	429a      	cmp	r2, r3
 8000ba0:	dd1c      	ble.n	8000bdc <_Z10fillBufferh+0x1ac>
		OutputBuffer[(i * 2)] = OutputBuffer[(i * 2) + 1] = gOutputBuffer[i];
 8000ba2:	4a13      	ldr	r2, [pc, #76]	; (8000bf0 <_Z10fillBufferh+0x1c0>)
 8000ba4:	68fb      	ldr	r3, [r7, #12]
 8000ba6:	009b      	lsls	r3, r3, #2
 8000ba8:	4413      	add	r3, r2
 8000baa:	edd3 7a00 	vldr	s15, [r3]
 8000bae:	68fb      	ldr	r3, [r7, #12]
 8000bb0:	005b      	lsls	r3, r3, #1
 8000bb2:	3301      	adds	r3, #1
 8000bb4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000bb8:	ee17 2a90 	vmov	r2, s15
 8000bbc:	b211      	sxth	r1, r2
 8000bbe:	4a0d      	ldr	r2, [pc, #52]	; (8000bf4 <_Z10fillBufferh+0x1c4>)
 8000bc0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000bc4:	68fa      	ldr	r2, [r7, #12]
 8000bc6:	0052      	lsls	r2, r2, #1
 8000bc8:	490a      	ldr	r1, [pc, #40]	; (8000bf4 <_Z10fillBufferh+0x1c4>)
 8000bca:	f931 1013 	ldrsh.w	r1, [r1, r3, lsl #1]
 8000bce:	4b09      	ldr	r3, [pc, #36]	; (8000bf4 <_Z10fillBufferh+0x1c4>)
 8000bd0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for (int i = (partN ? BUFF_SIZE / 2 : 0); i < (partN ? BUFF_SIZE : BUFF_SIZE / 2); i++) {
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	3301      	adds	r3, #1
 8000bd8:	60fb      	str	r3, [r7, #12]
 8000bda:	e7d9      	b.n	8000b90 <_Z10fillBufferh+0x160>
	}
}
 8000bdc:	bf00      	nop
 8000bde:	371c      	adds	r7, #28
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd90      	pop	{r4, r7, pc}
 8000be4:	200000c8 	.word	0x200000c8
 8000be8:	8bcecc31 	.word	0x8bcecc31
 8000bec:	2000098c 	.word	0x2000098c
 8000bf0:	200002cc 	.word	0x200002cc
 8000bf4:	200000cc 	.word	0x200000cc

08000bf8 <MX_GPIO_Init>:
     PA10   ------> USB_OTG_FS_ID
     PA11   ------> USB_OTG_FS_DM
     PA12   ------> USB_OTG_FS_DP
*/
void MX_GPIO_Init(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b08c      	sub	sp, #48	; 0x30
 8000bfc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bfe:	f107 031c 	add.w	r3, r7, #28
 8000c02:	2200      	movs	r2, #0
 8000c04:	601a      	str	r2, [r3, #0]
 8000c06:	605a      	str	r2, [r3, #4]
 8000c08:	609a      	str	r2, [r3, #8]
 8000c0a:	60da      	str	r2, [r3, #12]
 8000c0c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c0e:	2300      	movs	r3, #0
 8000c10:	61bb      	str	r3, [r7, #24]
 8000c12:	4b89      	ldr	r3, [pc, #548]	; (8000e38 <MX_GPIO_Init+0x240>)
 8000c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c16:	4a88      	ldr	r2, [pc, #544]	; (8000e38 <MX_GPIO_Init+0x240>)
 8000c18:	f043 0310 	orr.w	r3, r3, #16
 8000c1c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c1e:	4b86      	ldr	r3, [pc, #536]	; (8000e38 <MX_GPIO_Init+0x240>)
 8000c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c22:	f003 0310 	and.w	r3, r3, #16
 8000c26:	61bb      	str	r3, [r7, #24]
 8000c28:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	617b      	str	r3, [r7, #20]
 8000c2e:	4b82      	ldr	r3, [pc, #520]	; (8000e38 <MX_GPIO_Init+0x240>)
 8000c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c32:	4a81      	ldr	r2, [pc, #516]	; (8000e38 <MX_GPIO_Init+0x240>)
 8000c34:	f043 0304 	orr.w	r3, r3, #4
 8000c38:	6313      	str	r3, [r2, #48]	; 0x30
 8000c3a:	4b7f      	ldr	r3, [pc, #508]	; (8000e38 <MX_GPIO_Init+0x240>)
 8000c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c3e:	f003 0304 	and.w	r3, r3, #4
 8000c42:	617b      	str	r3, [r7, #20]
 8000c44:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c46:	2300      	movs	r3, #0
 8000c48:	613b      	str	r3, [r7, #16]
 8000c4a:	4b7b      	ldr	r3, [pc, #492]	; (8000e38 <MX_GPIO_Init+0x240>)
 8000c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4e:	4a7a      	ldr	r2, [pc, #488]	; (8000e38 <MX_GPIO_Init+0x240>)
 8000c50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c54:	6313      	str	r3, [r2, #48]	; 0x30
 8000c56:	4b78      	ldr	r3, [pc, #480]	; (8000e38 <MX_GPIO_Init+0x240>)
 8000c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c5e:	613b      	str	r3, [r7, #16]
 8000c60:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c62:	2300      	movs	r3, #0
 8000c64:	60fb      	str	r3, [r7, #12]
 8000c66:	4b74      	ldr	r3, [pc, #464]	; (8000e38 <MX_GPIO_Init+0x240>)
 8000c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6a:	4a73      	ldr	r2, [pc, #460]	; (8000e38 <MX_GPIO_Init+0x240>)
 8000c6c:	f043 0301 	orr.w	r3, r3, #1
 8000c70:	6313      	str	r3, [r2, #48]	; 0x30
 8000c72:	4b71      	ldr	r3, [pc, #452]	; (8000e38 <MX_GPIO_Init+0x240>)
 8000c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c76:	f003 0301 	and.w	r3, r3, #1
 8000c7a:	60fb      	str	r3, [r7, #12]
 8000c7c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c7e:	2300      	movs	r3, #0
 8000c80:	60bb      	str	r3, [r7, #8]
 8000c82:	4b6d      	ldr	r3, [pc, #436]	; (8000e38 <MX_GPIO_Init+0x240>)
 8000c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c86:	4a6c      	ldr	r2, [pc, #432]	; (8000e38 <MX_GPIO_Init+0x240>)
 8000c88:	f043 0302 	orr.w	r3, r3, #2
 8000c8c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c8e:	4b6a      	ldr	r3, [pc, #424]	; (8000e38 <MX_GPIO_Init+0x240>)
 8000c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c92:	f003 0302 	and.w	r3, r3, #2
 8000c96:	60bb      	str	r3, [r7, #8]
 8000c98:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	607b      	str	r3, [r7, #4]
 8000c9e:	4b66      	ldr	r3, [pc, #408]	; (8000e38 <MX_GPIO_Init+0x240>)
 8000ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca2:	4a65      	ldr	r2, [pc, #404]	; (8000e38 <MX_GPIO_Init+0x240>)
 8000ca4:	f043 0308 	orr.w	r3, r3, #8
 8000ca8:	6313      	str	r3, [r2, #48]	; 0x30
 8000caa:	4b63      	ldr	r3, [pc, #396]	; (8000e38 <MX_GPIO_Init+0x240>)
 8000cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cae:	f003 0308 	and.w	r3, r3, #8
 8000cb2:	607b      	str	r3, [r7, #4]
 8000cb4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	2108      	movs	r1, #8
 8000cba:	4860      	ldr	r0, [pc, #384]	; (8000e3c <MX_GPIO_Init+0x244>)
 8000cbc:	f002 fbc2 	bl	8003444 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	2101      	movs	r1, #1
 8000cc4:	485e      	ldr	r0, [pc, #376]	; (8000e40 <MX_GPIO_Init+0x248>)
 8000cc6:	f002 fbbd 	bl	8003444 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000cca:	2200      	movs	r2, #0
 8000ccc:	f24f 0110 	movw	r1, #61456	; 0xf010
 8000cd0:	485c      	ldr	r0, [pc, #368]	; (8000e44 <MX_GPIO_Init+0x24c>)
 8000cd2:	f002 fbb7 	bl	8003444 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000cd6:	2308      	movs	r3, #8
 8000cd8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cda:	2301      	movs	r3, #1
 8000cdc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000ce6:	f107 031c 	add.w	r3, r7, #28
 8000cea:	4619      	mov	r1, r3
 8000cec:	4853      	ldr	r0, [pc, #332]	; (8000e3c <MX_GPIO_Init+0x244>)
 8000cee:	f002 f911 	bl	8002f14 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000cf2:	2301      	movs	r3, #1
 8000cf4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000d02:	f107 031c 	add.w	r3, r7, #28
 8000d06:	4619      	mov	r1, r3
 8000d08:	484d      	ldr	r0, [pc, #308]	; (8000e40 <MX_GPIO_Init+0x248>)
 8000d0a:	f002 f903 	bl	8002f14 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000d0e:	2308      	movs	r3, #8
 8000d10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d12:	2302      	movs	r3, #2
 8000d14:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d16:	2300      	movs	r3, #0
 8000d18:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000d1e:	2305      	movs	r3, #5
 8000d20:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000d22:	f107 031c 	add.w	r3, r7, #28
 8000d26:	4619      	mov	r1, r3
 8000d28:	4845      	ldr	r0, [pc, #276]	; (8000e40 <MX_GPIO_Init+0x248>)
 8000d2a:	f002 f8f3 	bl	8002f14 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000d2e:	2301      	movs	r3, #1
 8000d30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000d32:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000d36:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000d3c:	f107 031c 	add.w	r3, r7, #28
 8000d40:	4619      	mov	r1, r3
 8000d42:	4841      	ldr	r0, [pc, #260]	; (8000e48 <MX_GPIO_Init+0x250>)
 8000d44:	f002 f8e6 	bl	8002f14 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000d48:	23e0      	movs	r3, #224	; 0xe0
 8000d4a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d4c:	2302      	movs	r3, #2
 8000d4e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d50:	2300      	movs	r3, #0
 8000d52:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d54:	2300      	movs	r3, #0
 8000d56:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000d58:	2305      	movs	r3, #5
 8000d5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d5c:	f107 031c 	add.w	r3, r7, #28
 8000d60:	4619      	mov	r1, r3
 8000d62:	4839      	ldr	r0, [pc, #228]	; (8000e48 <MX_GPIO_Init+0x250>)
 8000d64:	f002 f8d6 	bl	8002f14 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000d68:	2304      	movs	r3, #4
 8000d6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d70:	2300      	movs	r3, #0
 8000d72:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000d74:	f107 031c 	add.w	r3, r7, #28
 8000d78:	4619      	mov	r1, r3
 8000d7a:	4834      	ldr	r0, [pc, #208]	; (8000e4c <MX_GPIO_Init+0x254>)
 8000d7c:	f002 f8ca 	bl	8002f14 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000d80:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d86:	2302      	movs	r3, #2
 8000d88:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000d92:	2305      	movs	r3, #5
 8000d94:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000d96:	f107 031c 	add.w	r3, r7, #28
 8000d9a:	4619      	mov	r1, r3
 8000d9c:	482b      	ldr	r0, [pc, #172]	; (8000e4c <MX_GPIO_Init+0x254>)
 8000d9e:	f002 f8b9 	bl	8002f14 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000da2:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000da6:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000da8:	2301      	movs	r3, #1
 8000daa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dac:	2300      	movs	r3, #0
 8000dae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000db0:	2300      	movs	r3, #0
 8000db2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000db4:	f107 031c 	add.w	r3, r7, #28
 8000db8:	4619      	mov	r1, r3
 8000dba:	4822      	ldr	r0, [pc, #136]	; (8000e44 <MX_GPIO_Init+0x24c>)
 8000dbc:	f002 f8aa 	bl	8002f14 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8000dc0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000dc4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8000dce:	f107 031c 	add.w	r3, r7, #28
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	481c      	ldr	r0, [pc, #112]	; (8000e48 <MX_GPIO_Init+0x250>)
 8000dd6:	f002 f89d 	bl	8002f14 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8000dda:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000dde:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000de0:	2302      	movs	r3, #2
 8000de2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de4:	2300      	movs	r3, #0
 8000de6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de8:	2300      	movs	r3, #0
 8000dea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000dec:	230a      	movs	r3, #10
 8000dee:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000df0:	f107 031c 	add.w	r3, r7, #28
 8000df4:	4619      	mov	r1, r3
 8000df6:	4814      	ldr	r0, [pc, #80]	; (8000e48 <MX_GPIO_Init+0x250>)
 8000df8:	f002 f88c 	bl	8002f14 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000dfc:	2320      	movs	r3, #32
 8000dfe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e00:	2300      	movs	r3, #0
 8000e02:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e04:	2300      	movs	r3, #0
 8000e06:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000e08:	f107 031c 	add.w	r3, r7, #28
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	480d      	ldr	r0, [pc, #52]	; (8000e44 <MX_GPIO_Init+0x24c>)
 8000e10:	f002 f880 	bl	8002f14 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000e14:	2302      	movs	r3, #2
 8000e16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000e18:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000e1c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000e22:	f107 031c 	add.w	r3, r7, #28
 8000e26:	4619      	mov	r1, r3
 8000e28:	4804      	ldr	r0, [pc, #16]	; (8000e3c <MX_GPIO_Init+0x244>)
 8000e2a:	f002 f873 	bl	8002f14 <HAL_GPIO_Init>

}
 8000e2e:	bf00      	nop
 8000e30:	3730      	adds	r7, #48	; 0x30
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	40023800 	.word	0x40023800
 8000e3c:	40021000 	.word	0x40021000
 8000e40:	40020800 	.word	0x40020800
 8000e44:	40020c00 	.word	0x40020c00
 8000e48:	40020000 	.word	0x40020000
 8000e4c:	40020400 	.word	0x40020400

08000e50 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e54:	4b12      	ldr	r3, [pc, #72]	; (8000ea0 <MX_I2C1_Init+0x50>)
 8000e56:	4a13      	ldr	r2, [pc, #76]	; (8000ea4 <MX_I2C1_Init+0x54>)
 8000e58:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000e5a:	4b11      	ldr	r3, [pc, #68]	; (8000ea0 <MX_I2C1_Init+0x50>)
 8000e5c:	4a12      	ldr	r2, [pc, #72]	; (8000ea8 <MX_I2C1_Init+0x58>)
 8000e5e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000e60:	4b0f      	ldr	r3, [pc, #60]	; (8000ea0 <MX_I2C1_Init+0x50>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000e66:	4b0e      	ldr	r3, [pc, #56]	; (8000ea0 <MX_I2C1_Init+0x50>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e6c:	4b0c      	ldr	r3, [pc, #48]	; (8000ea0 <MX_I2C1_Init+0x50>)
 8000e6e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000e72:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e74:	4b0a      	ldr	r3, [pc, #40]	; (8000ea0 <MX_I2C1_Init+0x50>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000e7a:	4b09      	ldr	r3, [pc, #36]	; (8000ea0 <MX_I2C1_Init+0x50>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e80:	4b07      	ldr	r3, [pc, #28]	; (8000ea0 <MX_I2C1_Init+0x50>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e86:	4b06      	ldr	r3, [pc, #24]	; (8000ea0 <MX_I2C1_Init+0x50>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e8c:	4804      	ldr	r0, [pc, #16]	; (8000ea0 <MX_I2C1_Init+0x50>)
 8000e8e:	f002 fb0d 	bl	80034ac <HAL_I2C_Init>
 8000e92:	4603      	mov	r3, r0
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d001      	beq.n	8000e9c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000e98:	f000 f9f4 	bl	8001284 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e9c:	bf00      	nop
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	20005c1c 	.word	0x20005c1c
 8000ea4:	40005400 	.word	0x40005400
 8000ea8:	000186a0 	.word	0x000186a0

08000eac <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b08a      	sub	sp, #40	; 0x28
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eb4:	f107 0314 	add.w	r3, r7, #20
 8000eb8:	2200      	movs	r2, #0
 8000eba:	601a      	str	r2, [r3, #0]
 8000ebc:	605a      	str	r2, [r3, #4]
 8000ebe:	609a      	str	r2, [r3, #8]
 8000ec0:	60da      	str	r2, [r3, #12]
 8000ec2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	4a19      	ldr	r2, [pc, #100]	; (8000f30 <HAL_I2C_MspInit+0x84>)
 8000eca:	4293      	cmp	r3, r2
 8000ecc:	d12c      	bne.n	8000f28 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ece:	2300      	movs	r3, #0
 8000ed0:	613b      	str	r3, [r7, #16]
 8000ed2:	4b18      	ldr	r3, [pc, #96]	; (8000f34 <HAL_I2C_MspInit+0x88>)
 8000ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ed6:	4a17      	ldr	r2, [pc, #92]	; (8000f34 <HAL_I2C_MspInit+0x88>)
 8000ed8:	f043 0302 	orr.w	r3, r3, #2
 8000edc:	6313      	str	r3, [r2, #48]	; 0x30
 8000ede:	4b15      	ldr	r3, [pc, #84]	; (8000f34 <HAL_I2C_MspInit+0x88>)
 8000ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ee2:	f003 0302 	and.w	r3, r3, #2
 8000ee6:	613b      	str	r3, [r7, #16]
 8000ee8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000eea:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000eee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ef0:	2312      	movs	r3, #18
 8000ef2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000efc:	2304      	movs	r3, #4
 8000efe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f00:	f107 0314 	add.w	r3, r7, #20
 8000f04:	4619      	mov	r1, r3
 8000f06:	480c      	ldr	r0, [pc, #48]	; (8000f38 <HAL_I2C_MspInit+0x8c>)
 8000f08:	f002 f804 	bl	8002f14 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	60fb      	str	r3, [r7, #12]
 8000f10:	4b08      	ldr	r3, [pc, #32]	; (8000f34 <HAL_I2C_MspInit+0x88>)
 8000f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f14:	4a07      	ldr	r2, [pc, #28]	; (8000f34 <HAL_I2C_MspInit+0x88>)
 8000f16:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000f1a:	6413      	str	r3, [r2, #64]	; 0x40
 8000f1c:	4b05      	ldr	r3, [pc, #20]	; (8000f34 <HAL_I2C_MspInit+0x88>)
 8000f1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f24:	60fb      	str	r3, [r7, #12]
 8000f26:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000f28:	bf00      	nop
 8000f2a:	3728      	adds	r7, #40	; 0x28
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	40005400 	.word	0x40005400
 8000f34:	40023800 	.word	0x40023800
 8000f38:	40020400 	.word	0x40020400

08000f3c <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	4a0a      	ldr	r2, [pc, #40]	; (8000f74 <HAL_I2C_MspDeInit+0x38>)
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	d10e      	bne.n	8000f6c <HAL_I2C_MspDeInit+0x30>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8000f4e:	4b0a      	ldr	r3, [pc, #40]	; (8000f78 <HAL_I2C_MspDeInit+0x3c>)
 8000f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f52:	4a09      	ldr	r2, [pc, #36]	; (8000f78 <HAL_I2C_MspDeInit+0x3c>)
 8000f54:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000f58:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(Audio_SCL_GPIO_Port, Audio_SCL_Pin);
 8000f5a:	2140      	movs	r1, #64	; 0x40
 8000f5c:	4807      	ldr	r0, [pc, #28]	; (8000f7c <HAL_I2C_MspDeInit+0x40>)
 8000f5e:	f002 f975 	bl	800324c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(Audio_SDA_GPIO_Port, Audio_SDA_Pin);
 8000f62:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f66:	4805      	ldr	r0, [pc, #20]	; (8000f7c <HAL_I2C_MspDeInit+0x40>)
 8000f68:	f002 f970 	bl	800324c <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
}
 8000f6c:	bf00      	nop
 8000f6e:	3708      	adds	r7, #8
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	40005400 	.word	0x40005400
 8000f78:	40023800 	.word	0x40023800
 8000f7c:	40020400 	.word	0x40020400

08000f80 <MX_I2S3_Init>:
I2S_HandleTypeDef hi2s3;
DMA_HandleTypeDef hdma_spi3_tx;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000f84:	4b13      	ldr	r3, [pc, #76]	; (8000fd4 <MX_I2S3_Init+0x54>)
 8000f86:	4a14      	ldr	r2, [pc, #80]	; (8000fd8 <MX_I2S3_Init+0x58>)
 8000f88:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000f8a:	4b12      	ldr	r3, [pc, #72]	; (8000fd4 <MX_I2S3_Init+0x54>)
 8000f8c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f90:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000f92:	4b10      	ldr	r3, [pc, #64]	; (8000fd4 <MX_I2S3_Init+0x54>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000f98:	4b0e      	ldr	r3, [pc, #56]	; (8000fd4 <MX_I2S3_Init+0x54>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000f9e:	4b0d      	ldr	r3, [pc, #52]	; (8000fd4 <MX_I2S3_Init+0x54>)
 8000fa0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000fa4:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000fa6:	4b0b      	ldr	r3, [pc, #44]	; (8000fd4 <MX_I2S3_Init+0x54>)
 8000fa8:	4a0c      	ldr	r2, [pc, #48]	; (8000fdc <MX_I2S3_Init+0x5c>)
 8000faa:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000fac:	4b09      	ldr	r3, [pc, #36]	; (8000fd4 <MX_I2S3_Init+0x54>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000fb2:	4b08      	ldr	r3, [pc, #32]	; (8000fd4 <MX_I2S3_Init+0x54>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000fb8:	4b06      	ldr	r3, [pc, #24]	; (8000fd4 <MX_I2S3_Init+0x54>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000fbe:	4805      	ldr	r0, [pc, #20]	; (8000fd4 <MX_I2S3_Init+0x54>)
 8000fc0:	f003 fa72 	bl	80044a8 <HAL_I2S_Init>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d001      	beq.n	8000fce <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8000fca:	f000 f95b 	bl	8001284 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000fce:	bf00      	nop
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	20005cd0 	.word	0x20005cd0
 8000fd8:	40003c00 	.word	0x40003c00
 8000fdc:	00017700 	.word	0x00017700

08000fe0 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b08e      	sub	sp, #56	; 0x38
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fe8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fec:	2200      	movs	r2, #0
 8000fee:	601a      	str	r2, [r3, #0]
 8000ff0:	605a      	str	r2, [r3, #4]
 8000ff2:	609a      	str	r2, [r3, #8]
 8000ff4:	60da      	str	r2, [r3, #12]
 8000ff6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ff8:	f107 0314 	add.w	r3, r7, #20
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	601a      	str	r2, [r3, #0]
 8001000:	605a      	str	r2, [r3, #4]
 8001002:	609a      	str	r2, [r3, #8]
 8001004:	60da      	str	r2, [r3, #12]
  if(i2sHandle->Instance==SPI3)
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	4a49      	ldr	r2, [pc, #292]	; (8001130 <HAL_I2S_MspInit+0x150>)
 800100c:	4293      	cmp	r3, r2
 800100e:	f040 808b 	bne.w	8001128 <HAL_I2S_MspInit+0x148>
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001012:	2301      	movs	r3, #1
 8001014:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001016:	23c0      	movs	r3, #192	; 0xc0
 8001018:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800101a:	2302      	movs	r3, #2
 800101c:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800101e:	f107 0314 	add.w	r3, r7, #20
 8001022:	4618      	mov	r0, r3
 8001024:	f004 fc5e 	bl	80058e4 <HAL_RCCEx_PeriphCLKConfig>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d001      	beq.n	8001032 <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 800102e:	f000 f929 	bl	8001284 <Error_Handler>
    }

    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001032:	2300      	movs	r3, #0
 8001034:	613b      	str	r3, [r7, #16]
 8001036:	4b3f      	ldr	r3, [pc, #252]	; (8001134 <HAL_I2S_MspInit+0x154>)
 8001038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800103a:	4a3e      	ldr	r2, [pc, #248]	; (8001134 <HAL_I2S_MspInit+0x154>)
 800103c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001040:	6413      	str	r3, [r2, #64]	; 0x40
 8001042:	4b3c      	ldr	r3, [pc, #240]	; (8001134 <HAL_I2S_MspInit+0x154>)
 8001044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001046:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800104a:	613b      	str	r3, [r7, #16]
 800104c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800104e:	2300      	movs	r3, #0
 8001050:	60fb      	str	r3, [r7, #12]
 8001052:	4b38      	ldr	r3, [pc, #224]	; (8001134 <HAL_I2S_MspInit+0x154>)
 8001054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001056:	4a37      	ldr	r2, [pc, #220]	; (8001134 <HAL_I2S_MspInit+0x154>)
 8001058:	f043 0301 	orr.w	r3, r3, #1
 800105c:	6313      	str	r3, [r2, #48]	; 0x30
 800105e:	4b35      	ldr	r3, [pc, #212]	; (8001134 <HAL_I2S_MspInit+0x154>)
 8001060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001062:	f003 0301 	and.w	r3, r3, #1
 8001066:	60fb      	str	r3, [r7, #12]
 8001068:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800106a:	2300      	movs	r3, #0
 800106c:	60bb      	str	r3, [r7, #8]
 800106e:	4b31      	ldr	r3, [pc, #196]	; (8001134 <HAL_I2S_MspInit+0x154>)
 8001070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001072:	4a30      	ldr	r2, [pc, #192]	; (8001134 <HAL_I2S_MspInit+0x154>)
 8001074:	f043 0304 	orr.w	r3, r3, #4
 8001078:	6313      	str	r3, [r2, #48]	; 0x30
 800107a:	4b2e      	ldr	r3, [pc, #184]	; (8001134 <HAL_I2S_MspInit+0x154>)
 800107c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800107e:	f003 0304 	and.w	r3, r3, #4
 8001082:	60bb      	str	r3, [r7, #8]
 8001084:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001086:	2310      	movs	r3, #16
 8001088:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800108a:	2302      	movs	r3, #2
 800108c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108e:	2300      	movs	r3, #0
 8001090:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001092:	2300      	movs	r3, #0
 8001094:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001096:	2306      	movs	r3, #6
 8001098:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800109a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800109e:	4619      	mov	r1, r3
 80010a0:	4825      	ldr	r0, [pc, #148]	; (8001138 <HAL_I2S_MspInit+0x158>)
 80010a2:	f001 ff37 	bl	8002f14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80010a6:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80010aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ac:	2302      	movs	r3, #2
 80010ae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b0:	2300      	movs	r3, #0
 80010b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010b4:	2300      	movs	r3, #0
 80010b6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80010b8:	2306      	movs	r3, #6
 80010ba:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010c0:	4619      	mov	r1, r3
 80010c2:	481e      	ldr	r0, [pc, #120]	; (800113c <HAL_I2S_MspInit+0x15c>)
 80010c4:	f001 ff26 	bl	8002f14 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 80010c8:	4b1d      	ldr	r3, [pc, #116]	; (8001140 <HAL_I2S_MspInit+0x160>)
 80010ca:	4a1e      	ldr	r2, [pc, #120]	; (8001144 <HAL_I2S_MspInit+0x164>)
 80010cc:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 80010ce:	4b1c      	ldr	r3, [pc, #112]	; (8001140 <HAL_I2S_MspInit+0x160>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80010d4:	4b1a      	ldr	r3, [pc, #104]	; (8001140 <HAL_I2S_MspInit+0x160>)
 80010d6:	2240      	movs	r2, #64	; 0x40
 80010d8:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010da:	4b19      	ldr	r3, [pc, #100]	; (8001140 <HAL_I2S_MspInit+0x160>)
 80010dc:	2200      	movs	r2, #0
 80010de:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80010e0:	4b17      	ldr	r3, [pc, #92]	; (8001140 <HAL_I2S_MspInit+0x160>)
 80010e2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010e6:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80010e8:	4b15      	ldr	r3, [pc, #84]	; (8001140 <HAL_I2S_MspInit+0x160>)
 80010ea:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80010ee:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80010f0:	4b13      	ldr	r3, [pc, #76]	; (8001140 <HAL_I2S_MspInit+0x160>)
 80010f2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010f6:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 80010f8:	4b11      	ldr	r3, [pc, #68]	; (8001140 <HAL_I2S_MspInit+0x160>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80010fe:	4b10      	ldr	r3, [pc, #64]	; (8001140 <HAL_I2S_MspInit+0x160>)
 8001100:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001104:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001106:	4b0e      	ldr	r3, [pc, #56]	; (8001140 <HAL_I2S_MspInit+0x160>)
 8001108:	2200      	movs	r2, #0
 800110a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 800110c:	480c      	ldr	r0, [pc, #48]	; (8001140 <HAL_I2S_MspInit+0x160>)
 800110e:	f001 fb33 	bl	8002778 <HAL_DMA_Init>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d001      	beq.n	800111c <HAL_I2S_MspInit+0x13c>
    {
      Error_Handler();
 8001118:	f000 f8b4 	bl	8001284 <Error_Handler>
    }

    __HAL_LINKDMA(i2sHandle,hdmatx,hdma_spi3_tx);
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	4a08      	ldr	r2, [pc, #32]	; (8001140 <HAL_I2S_MspInit+0x160>)
 8001120:	639a      	str	r2, [r3, #56]	; 0x38
 8001122:	4a07      	ldr	r2, [pc, #28]	; (8001140 <HAL_I2S_MspInit+0x160>)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001128:	bf00      	nop
 800112a:	3738      	adds	r7, #56	; 0x38
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}
 8001130:	40003c00 	.word	0x40003c00
 8001134:	40023800 	.word	0x40023800
 8001138:	40020000 	.word	0x40020000
 800113c:	40020800 	.word	0x40020800
 8001140:	20005c70 	.word	0x20005c70
 8001144:	40026088 	.word	0x40026088

08001148 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	srand(0);
 800114c:	2000      	movs	r0, #0
 800114e:	f008 f861 	bl	8009214 <srand>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001152:	f001 f9c9 	bl	80024e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001156:	f000 f80f 	bl	8001178 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800115a:	f7ff fd4d 	bl	8000bf8 <MX_GPIO_Init>
  MX_I2C1_Init();
 800115e:	f7ff fe77 	bl	8000e50 <MX_I2C1_Init>
  MX_DMA_Init();
 8001162:	f7ff fbdd 	bl	8000920 <MX_DMA_Init>
  MX_I2S3_Init();
 8001166:	f7ff ff0b 	bl	8000f80 <MX_I2S3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 800116a:	f005 f87f 	bl	800626c <osKernelInitialize>
  MX_FREERTOS_Init();
 800116e:	f7ff fbf7 	bl	8000960 <_Z16MX_FREERTOS_Initv>
  /* Start scheduler */
  osKernelStart();
 8001172:	f005 f89f 	bl	80062b4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8001176:	e7fe      	b.n	8001176 <main+0x2e>

08001178 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b094      	sub	sp, #80	; 0x50
 800117c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800117e:	f107 0320 	add.w	r3, r7, #32
 8001182:	2230      	movs	r2, #48	; 0x30
 8001184:	2100      	movs	r1, #0
 8001186:	4618      	mov	r0, r3
 8001188:	f007 ff92 	bl	80090b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800118c:	f107 030c 	add.w	r3, r7, #12
 8001190:	2200      	movs	r2, #0
 8001192:	601a      	str	r2, [r3, #0]
 8001194:	605a      	str	r2, [r3, #4]
 8001196:	609a      	str	r2, [r3, #8]
 8001198:	60da      	str	r2, [r3, #12]
 800119a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800119c:	2300      	movs	r3, #0
 800119e:	60bb      	str	r3, [r7, #8]
 80011a0:	4b2d      	ldr	r3, [pc, #180]	; (8001258 <_Z18SystemClock_Configv+0xe0>)
 80011a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011a4:	4a2c      	ldr	r2, [pc, #176]	; (8001258 <_Z18SystemClock_Configv+0xe0>)
 80011a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011aa:	6413      	str	r3, [r2, #64]	; 0x40
 80011ac:	4b2a      	ldr	r3, [pc, #168]	; (8001258 <_Z18SystemClock_Configv+0xe0>)
 80011ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011b4:	60bb      	str	r3, [r7, #8]
 80011b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011b8:	2300      	movs	r3, #0
 80011ba:	607b      	str	r3, [r7, #4]
 80011bc:	4b27      	ldr	r3, [pc, #156]	; (800125c <_Z18SystemClock_Configv+0xe4>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4a26      	ldr	r2, [pc, #152]	; (800125c <_Z18SystemClock_Configv+0xe4>)
 80011c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011c6:	6013      	str	r3, [r2, #0]
 80011c8:	4b24      	ldr	r3, [pc, #144]	; (800125c <_Z18SystemClock_Configv+0xe4>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011d0:	607b      	str	r3, [r7, #4]
 80011d2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011d4:	2301      	movs	r3, #1
 80011d6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80011dc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011de:	2302      	movs	r3, #2
 80011e0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011e2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80011e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80011e8:	2308      	movs	r3, #8
 80011ea:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80011ec:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80011f0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011f2:	2302      	movs	r3, #2
 80011f4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80011f6:	2307      	movs	r3, #7
 80011f8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011fa:	f107 0320 	add.w	r3, r7, #32
 80011fe:	4618      	mov	r0, r3
 8001200:	f003 fede 	bl	8004fc0 <HAL_RCC_OscConfig>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	bf14      	ite	ne
 800120a:	2301      	movne	r3, #1
 800120c:	2300      	moveq	r3, #0
 800120e:	b2db      	uxtb	r3, r3
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <_Z18SystemClock_Configv+0xa0>
  {
    Error_Handler();
 8001214:	f000 f836 	bl	8001284 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001218:	230f      	movs	r3, #15
 800121a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800121c:	2302      	movs	r3, #2
 800121e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001220:	2300      	movs	r3, #0
 8001222:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001224:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001228:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800122a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800122e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001230:	f107 030c 	add.w	r3, r7, #12
 8001234:	2105      	movs	r1, #5
 8001236:	4618      	mov	r0, r3
 8001238:	f004 f93a 	bl	80054b0 <HAL_RCC_ClockConfig>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	bf14      	ite	ne
 8001242:	2301      	movne	r3, #1
 8001244:	2300      	moveq	r3, #0
 8001246:	b2db      	uxtb	r3, r3
 8001248:	2b00      	cmp	r3, #0
 800124a:	d001      	beq.n	8001250 <_Z18SystemClock_Configv+0xd8>
  {
    Error_Handler();
 800124c:	f000 f81a 	bl	8001284 <Error_Handler>
  }
}
 8001250:	bf00      	nop
 8001252:	3750      	adds	r7, #80	; 0x50
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}
 8001258:	40023800 	.word	0x40023800
 800125c:	40007000 	.word	0x40007000

08001260 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM14) {
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a04      	ldr	r2, [pc, #16]	; (8001280 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d101      	bne.n	8001276 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001272:	f001 f95b 	bl	800252c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001276:	bf00      	nop
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	40002000 	.word	0x40002000

08001284 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001288:	b672      	cpsid	i
}
 800128a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800128c:	e7fe      	b.n	800128c <Error_Handler+0x8>
	...

08001290 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001296:	2300      	movs	r3, #0
 8001298:	607b      	str	r3, [r7, #4]
 800129a:	4b12      	ldr	r3, [pc, #72]	; (80012e4 <HAL_MspInit+0x54>)
 800129c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800129e:	4a11      	ldr	r2, [pc, #68]	; (80012e4 <HAL_MspInit+0x54>)
 80012a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012a4:	6453      	str	r3, [r2, #68]	; 0x44
 80012a6:	4b0f      	ldr	r3, [pc, #60]	; (80012e4 <HAL_MspInit+0x54>)
 80012a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012ae:	607b      	str	r3, [r7, #4]
 80012b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012b2:	2300      	movs	r3, #0
 80012b4:	603b      	str	r3, [r7, #0]
 80012b6:	4b0b      	ldr	r3, [pc, #44]	; (80012e4 <HAL_MspInit+0x54>)
 80012b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ba:	4a0a      	ldr	r2, [pc, #40]	; (80012e4 <HAL_MspInit+0x54>)
 80012bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012c0:	6413      	str	r3, [r2, #64]	; 0x40
 80012c2:	4b08      	ldr	r3, [pc, #32]	; (80012e4 <HAL_MspInit+0x54>)
 80012c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012ca:	603b      	str	r3, [r7, #0]
 80012cc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80012ce:	2200      	movs	r2, #0
 80012d0:	210f      	movs	r1, #15
 80012d2:	f06f 0001 	mvn.w	r0, #1
 80012d6:	f001 fa25 	bl	8002724 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012da:	bf00      	nop
 80012dc:	3708      	adds	r7, #8
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	40023800 	.word	0x40023800

080012e8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b08c      	sub	sp, #48	; 0x30
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80012f0:	2300      	movs	r3, #0
 80012f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80012f4:	2300      	movs	r3, #0
 80012f6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM14 IRQ priority */
  HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority ,0);
 80012f8:	2200      	movs	r2, #0
 80012fa:	6879      	ldr	r1, [r7, #4]
 80012fc:	202d      	movs	r0, #45	; 0x2d
 80012fe:	f001 fa11 	bl	8002724 <HAL_NVIC_SetPriority>

  /* Enable the TIM14 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8001302:	202d      	movs	r0, #45	; 0x2d
 8001304:	f001 fa2a 	bl	800275c <HAL_NVIC_EnableIRQ>

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 8001308:	2300      	movs	r3, #0
 800130a:	60fb      	str	r3, [r7, #12]
 800130c:	4b1f      	ldr	r3, [pc, #124]	; (800138c <HAL_InitTick+0xa4>)
 800130e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001310:	4a1e      	ldr	r2, [pc, #120]	; (800138c <HAL_InitTick+0xa4>)
 8001312:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001316:	6413      	str	r3, [r2, #64]	; 0x40
 8001318:	4b1c      	ldr	r3, [pc, #112]	; (800138c <HAL_InitTick+0xa4>)
 800131a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800131c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001320:	60fb      	str	r3, [r7, #12]
 8001322:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001324:	f107 0210 	add.w	r2, r7, #16
 8001328:	f107 0314 	add.w	r3, r7, #20
 800132c:	4611      	mov	r1, r2
 800132e:	4618      	mov	r0, r3
 8001330:	f004 faa6 	bl	8005880 <HAL_RCC_GetClockConfig>

  /* Compute TIM14 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001334:	f004 fa90 	bl	8005858 <HAL_RCC_GetPCLK1Freq>
 8001338:	4603      	mov	r3, r0
 800133a:	005b      	lsls	r3, r3, #1
 800133c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800133e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001340:	4a13      	ldr	r2, [pc, #76]	; (8001390 <HAL_InitTick+0xa8>)
 8001342:	fba2 2303 	umull	r2, r3, r2, r3
 8001346:	0c9b      	lsrs	r3, r3, #18
 8001348:	3b01      	subs	r3, #1
 800134a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 800134c:	4b11      	ldr	r3, [pc, #68]	; (8001394 <HAL_InitTick+0xac>)
 800134e:	4a12      	ldr	r2, [pc, #72]	; (8001398 <HAL_InitTick+0xb0>)
 8001350:	601a      	str	r2, [r3, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 8001352:	4b10      	ldr	r3, [pc, #64]	; (8001394 <HAL_InitTick+0xac>)
 8001354:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001358:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 800135a:	4a0e      	ldr	r2, [pc, #56]	; (8001394 <HAL_InitTick+0xac>)
 800135c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800135e:	6053      	str	r3, [r2, #4]
  htim14.Init.ClockDivision = 0;
 8001360:	4b0c      	ldr	r3, [pc, #48]	; (8001394 <HAL_InitTick+0xac>)
 8001362:	2200      	movs	r2, #0
 8001364:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001366:	4b0b      	ldr	r3, [pc, #44]	; (8001394 <HAL_InitTick+0xac>)
 8001368:	2200      	movs	r2, #0
 800136a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim14) == HAL_OK)
 800136c:	4809      	ldr	r0, [pc, #36]	; (8001394 <HAL_InitTick+0xac>)
 800136e:	f004 fc25 	bl	8005bbc <HAL_TIM_Base_Init>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d104      	bne.n	8001382 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim14);
 8001378:	4806      	ldr	r0, [pc, #24]	; (8001394 <HAL_InitTick+0xac>)
 800137a:	f004 fc79 	bl	8005c70 <HAL_TIM_Base_Start_IT>
 800137e:	4603      	mov	r3, r0
 8001380:	e000      	b.n	8001384 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8001382:	2301      	movs	r3, #1
}
 8001384:	4618      	mov	r0, r3
 8001386:	3730      	adds	r7, #48	; 0x30
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}
 800138c:	40023800 	.word	0x40023800
 8001390:	431bde83 	.word	0x431bde83
 8001394:	20005d18 	.word	0x20005d18
 8001398:	40002000 	.word	0x40002000

0800139c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80013a0:	e7fe      	b.n	80013a0 <NMI_Handler+0x4>

080013a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013a2:	b480      	push	{r7}
 80013a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013a6:	e7fe      	b.n	80013a6 <HardFault_Handler+0x4>

080013a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013ac:	e7fe      	b.n	80013ac <MemManage_Handler+0x4>

080013ae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013ae:	b480      	push	{r7}
 80013b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013b2:	e7fe      	b.n	80013b2 <BusFault_Handler+0x4>

080013b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013b8:	e7fe      	b.n	80013b8 <UsageFault_Handler+0x4>

080013ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013ba:	b480      	push	{r7}
 80013bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013be:	bf00      	nop
 80013c0:	46bd      	mov	sp, r7
 80013c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c6:	4770      	bx	lr

080013c8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 80013cc:	4802      	ldr	r0, [pc, #8]	; (80013d8 <DMA1_Stream5_IRQHandler+0x10>)
 80013ce:	f001 fb37 	bl	8002a40 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80013d2:	bf00      	nop
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	20005c70 	.word	0x20005c70

080013dc <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 80013e0:	4802      	ldr	r0, [pc, #8]	; (80013ec <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 80013e2:	f004 fcb5 	bl	8005d50 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 80013e6:	bf00      	nop
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	20005d18 	.word	0x20005d18

080013f0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
	return 1;
 80013f4:	2301      	movs	r3, #1
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr

08001400 <_kill>:

int _kill(int pid, int sig)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
 8001408:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800140a:	f007 fd13 	bl	8008e34 <__errno>
 800140e:	4603      	mov	r3, r0
 8001410:	2216      	movs	r2, #22
 8001412:	601a      	str	r2, [r3, #0]
	return -1;
 8001414:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001418:	4618      	mov	r0, r3
 800141a:	3708      	adds	r7, #8
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}

08001420 <_exit>:

void _exit (int status)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001428:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800142c:	6878      	ldr	r0, [r7, #4]
 800142e:	f7ff ffe7 	bl	8001400 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001432:	e7fe      	b.n	8001432 <_exit+0x12>

08001434 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b086      	sub	sp, #24
 8001438:	af00      	add	r7, sp, #0
 800143a:	60f8      	str	r0, [r7, #12]
 800143c:	60b9      	str	r1, [r7, #8]
 800143e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001440:	2300      	movs	r3, #0
 8001442:	617b      	str	r3, [r7, #20]
 8001444:	e00a      	b.n	800145c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001446:	f3af 8000 	nop.w
 800144a:	4601      	mov	r1, r0
 800144c:	68bb      	ldr	r3, [r7, #8]
 800144e:	1c5a      	adds	r2, r3, #1
 8001450:	60ba      	str	r2, [r7, #8]
 8001452:	b2ca      	uxtb	r2, r1
 8001454:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001456:	697b      	ldr	r3, [r7, #20]
 8001458:	3301      	adds	r3, #1
 800145a:	617b      	str	r3, [r7, #20]
 800145c:	697a      	ldr	r2, [r7, #20]
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	429a      	cmp	r2, r3
 8001462:	dbf0      	blt.n	8001446 <_read+0x12>
	}

return len;
 8001464:	687b      	ldr	r3, [r7, #4]
}
 8001466:	4618      	mov	r0, r3
 8001468:	3718      	adds	r7, #24
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}

0800146e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800146e:	b580      	push	{r7, lr}
 8001470:	b086      	sub	sp, #24
 8001472:	af00      	add	r7, sp, #0
 8001474:	60f8      	str	r0, [r7, #12]
 8001476:	60b9      	str	r1, [r7, #8]
 8001478:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800147a:	2300      	movs	r3, #0
 800147c:	617b      	str	r3, [r7, #20]
 800147e:	e009      	b.n	8001494 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001480:	68bb      	ldr	r3, [r7, #8]
 8001482:	1c5a      	adds	r2, r3, #1
 8001484:	60ba      	str	r2, [r7, #8]
 8001486:	781b      	ldrb	r3, [r3, #0]
 8001488:	4618      	mov	r0, r3
 800148a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	3301      	adds	r3, #1
 8001492:	617b      	str	r3, [r7, #20]
 8001494:	697a      	ldr	r2, [r7, #20]
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	429a      	cmp	r2, r3
 800149a:	dbf1      	blt.n	8001480 <_write+0x12>
	}
	return len;
 800149c:	687b      	ldr	r3, [r7, #4]
}
 800149e:	4618      	mov	r0, r3
 80014a0:	3718      	adds	r7, #24
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}

080014a6 <_close>:

int _close(int file)
{
 80014a6:	b480      	push	{r7}
 80014a8:	b083      	sub	sp, #12
 80014aa:	af00      	add	r7, sp, #0
 80014ac:	6078      	str	r0, [r7, #4]
	return -1;
 80014ae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	370c      	adds	r7, #12
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr

080014be <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014be:	b480      	push	{r7}
 80014c0:	b083      	sub	sp, #12
 80014c2:	af00      	add	r7, sp, #0
 80014c4:	6078      	str	r0, [r7, #4]
 80014c6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80014ce:	605a      	str	r2, [r3, #4]
	return 0;
 80014d0:	2300      	movs	r3, #0
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	370c      	adds	r7, #12
 80014d6:	46bd      	mov	sp, r7
 80014d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014dc:	4770      	bx	lr

080014de <_isatty>:

int _isatty(int file)
{
 80014de:	b480      	push	{r7}
 80014e0:	b083      	sub	sp, #12
 80014e2:	af00      	add	r7, sp, #0
 80014e4:	6078      	str	r0, [r7, #4]
	return 1;
 80014e6:	2301      	movs	r3, #1
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	370c      	adds	r7, #12
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr

080014f4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b085      	sub	sp, #20
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	60f8      	str	r0, [r7, #12]
 80014fc:	60b9      	str	r1, [r7, #8]
 80014fe:	607a      	str	r2, [r7, #4]
	return 0;
 8001500:	2300      	movs	r3, #0
}
 8001502:	4618      	mov	r0, r3
 8001504:	3714      	adds	r7, #20
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr
	...

08001510 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b086      	sub	sp, #24
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001518:	4a14      	ldr	r2, [pc, #80]	; (800156c <_sbrk+0x5c>)
 800151a:	4b15      	ldr	r3, [pc, #84]	; (8001570 <_sbrk+0x60>)
 800151c:	1ad3      	subs	r3, r2, r3
 800151e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001520:	697b      	ldr	r3, [r7, #20]
 8001522:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001524:	4b13      	ldr	r3, [pc, #76]	; (8001574 <_sbrk+0x64>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d102      	bne.n	8001532 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800152c:	4b11      	ldr	r3, [pc, #68]	; (8001574 <_sbrk+0x64>)
 800152e:	4a12      	ldr	r2, [pc, #72]	; (8001578 <_sbrk+0x68>)
 8001530:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001532:	4b10      	ldr	r3, [pc, #64]	; (8001574 <_sbrk+0x64>)
 8001534:	681a      	ldr	r2, [r3, #0]
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	4413      	add	r3, r2
 800153a:	693a      	ldr	r2, [r7, #16]
 800153c:	429a      	cmp	r2, r3
 800153e:	d207      	bcs.n	8001550 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001540:	f007 fc78 	bl	8008e34 <__errno>
 8001544:	4603      	mov	r3, r0
 8001546:	220c      	movs	r2, #12
 8001548:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800154a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800154e:	e009      	b.n	8001564 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001550:	4b08      	ldr	r3, [pc, #32]	; (8001574 <_sbrk+0x64>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001556:	4b07      	ldr	r3, [pc, #28]	; (8001574 <_sbrk+0x64>)
 8001558:	681a      	ldr	r2, [r3, #0]
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	4413      	add	r3, r2
 800155e:	4a05      	ldr	r2, [pc, #20]	; (8001574 <_sbrk+0x64>)
 8001560:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001562:	68fb      	ldr	r3, [r7, #12]
}
 8001564:	4618      	mov	r0, r3
 8001566:	3718      	adds	r7, #24
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}
 800156c:	20020000 	.word	0x20020000
 8001570:	00000400 	.word	0x00000400
 8001574:	2000115c 	.word	0x2000115c
 8001578:	20005ee0 	.word	0x20005ee0

0800157c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001580:	4b06      	ldr	r3, [pc, #24]	; (800159c <SystemInit+0x20>)
 8001582:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001586:	4a05      	ldr	r2, [pc, #20]	; (800159c <SystemInit+0x20>)
 8001588:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800158c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001590:	bf00      	nop
 8001592:	46bd      	mov	sp, r7
 8001594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	e000ed00 	.word	0xe000ed00

080015a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80015a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80015d8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80015a4:	480d      	ldr	r0, [pc, #52]	; (80015dc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80015a6:	490e      	ldr	r1, [pc, #56]	; (80015e0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80015a8:	4a0e      	ldr	r2, [pc, #56]	; (80015e4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80015aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015ac:	e002      	b.n	80015b4 <LoopCopyDataInit>

080015ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015b2:	3304      	adds	r3, #4

080015b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015b8:	d3f9      	bcc.n	80015ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015ba:	4a0b      	ldr	r2, [pc, #44]	; (80015e8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80015bc:	4c0b      	ldr	r4, [pc, #44]	; (80015ec <LoopFillZerobss+0x26>)
  movs r3, #0
 80015be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015c0:	e001      	b.n	80015c6 <LoopFillZerobss>

080015c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015c4:	3204      	adds	r2, #4

080015c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015c8:	d3fb      	bcc.n	80015c2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80015ca:	f7ff ffd7 	bl	800157c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80015ce:	f007 fd2d 	bl	800902c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015d2:	f7ff fdb9 	bl	8001148 <main>
  bx  lr    
 80015d6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80015d8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80015dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015e0:	200000ac 	.word	0x200000ac
  ldr r2, =_sidata
 80015e4:	0800a230 	.word	0x0800a230
  ldr r2, =_sbss
 80015e8:	200000ac 	.word	0x200000ac
  ldr r4, =_ebss
 80015ec:	20005edc 	.word	0x20005edc

080015f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015f0:	e7fe      	b.n	80015f0 <ADC_IRQHandler>

080015f2 <stm32_lock_init>:
/**
  * @brief Initialize STM32 lock
  * @param lock The lock to init
  */
static inline void stm32_lock_init(LockingData_t *lock)
{
 80015f2:	b580      	push	{r7, lr}
 80015f4:	b084      	sub	sp, #16
 80015f6:	af00      	add	r7, sp, #0
 80015f8:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d104      	bne.n	800160a <stm32_lock_init+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8001600:	b672      	cpsid	i
}
 8001602:	bf00      	nop
 8001604:	f7ff fe3e 	bl	8001284 <Error_Handler>
 8001608:	e7fe      	b.n	8001608 <stm32_lock_init+0x16>
  for (size_t i = 0; i < STM32_LOCK_ARRAY_SIZE(lock->basepri); i++)
 800160a:	2300      	movs	r3, #0
 800160c:	60fb      	str	r3, [r7, #12]
 800160e:	e007      	b.n	8001620 <stm32_lock_init+0x2e>
  {
    lock->basepri[i] = 0;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	68fa      	ldr	r2, [r7, #12]
 8001614:	2100      	movs	r1, #0
 8001616:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (size_t i = 0; i < STM32_LOCK_ARRAY_SIZE(lock->basepri); i++)
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	3301      	adds	r3, #1
 800161e:	60fb      	str	r3, [r7, #12]
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	2b01      	cmp	r3, #1
 8001624:	d9f4      	bls.n	8001610 <stm32_lock_init+0x1e>
  }
  lock->nesting_level = 0;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	2200      	movs	r2, #0
 800162a:	721a      	strb	r2, [r3, #8]
}
 800162c:	bf00      	nop
 800162e:	3710      	adds	r7, #16
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}

08001634 <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d104      	bne.n	800164c <stm32_lock_acquire+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8001642:	b672      	cpsid	i
}
 8001644:	bf00      	nop
 8001646:	f7ff fe1d 	bl	8001284 <Error_Handler>
 800164a:	e7fe      	b.n	800164a <stm32_lock_acquire+0x16>
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	7a1b      	ldrb	r3, [r3, #8]
 8001650:	2b01      	cmp	r3, #1
 8001652:	d904      	bls.n	800165e <stm32_lock_acquire+0x2a>
  __ASM volatile ("cpsid i" : : : "memory");
 8001654:	b672      	cpsid	i
}
 8001656:	bf00      	nop
 8001658:	f7ff fe14 	bl	8001284 <Error_Handler>
 800165c:	e7fe      	b.n	800165c <stm32_lock_acquire+0x28>
  lock->basepri[lock->nesting_level++] = taskENTER_CRITICAL_FROM_ISR();
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	7a1b      	ldrb	r3, [r3, #8]
 8001662:	1c5a      	adds	r2, r3, #1
 8001664:	b2d1      	uxtb	r1, r2
 8001666:	687a      	ldr	r2, [r7, #4]
 8001668:	7211      	strb	r1, [r2, #8]
 800166a:	4619      	mov	r1, r3

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800166c:	f3ef 8211 	mrs	r2, BASEPRI
 8001670:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001674:	f383 8811 	msr	BASEPRI, r3
 8001678:	f3bf 8f6f 	isb	sy
 800167c:	f3bf 8f4f 	dsb	sy
 8001680:	60fa      	str	r2, [r7, #12]
 8001682:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8001684:	68fa      	ldr	r2, [r7, #12]
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 800168c:	bf00      	nop
 800168e:	3710      	adds	r7, #16
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}

08001694 <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b084      	sub	sp, #16
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d104      	bne.n	80016ac <stm32_lock_release+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 80016a2:	b672      	cpsid	i
}
 80016a4:	bf00      	nop
 80016a6:	f7ff fded 	bl	8001284 <Error_Handler>
 80016aa:	e7fe      	b.n	80016aa <stm32_lock_release+0x16>
  lock->nesting_level--;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	7a1b      	ldrb	r3, [r3, #8]
 80016b0:	3b01      	subs	r3, #1
 80016b2:	b2da      	uxtb	r2, r3
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	721a      	strb	r2, [r3, #8]
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	7a1b      	ldrb	r3, [r3, #8]
 80016bc:	2b01      	cmp	r3, #1
 80016be:	d904      	bls.n	80016ca <stm32_lock_release+0x36>
  __ASM volatile ("cpsid i" : : : "memory");
 80016c0:	b672      	cpsid	i
}
 80016c2:	bf00      	nop
 80016c4:	f7ff fdde 	bl	8001284 <Error_Handler>
 80016c8:	e7fe      	b.n	80016c8 <stm32_lock_release+0x34>
  taskEXIT_CRITICAL_FROM_ISR(lock->basepri[lock->nesting_level]);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	7a1b      	ldrb	r3, [r3, #8]
 80016ce:	461a      	mov	r2, r3
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016d6:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80016de:	bf00      	nop
}
 80016e0:	bf00      	nop
 80016e2:	3710      	adds	r7, #16
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}

080016e8 <__retarget_lock_init_recursive>:
/**
  * @brief Initialize recursive lock
  * @param lock The lock
  */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  if (lock == NULL)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d105      	bne.n	8001702 <__retarget_lock_init_recursive+0x1a>
  {
    errno = EINVAL;
 80016f6:	f007 fb9d 	bl	8008e34 <__errno>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2216      	movs	r2, #22
 80016fe:	601a      	str	r2, [r3, #0]
    return;
 8001700:	e015      	b.n	800172e <__retarget_lock_init_recursive+0x46>
  }

  *lock = (_LOCK_T)malloc(sizeof(struct __lock));
 8001702:	200c      	movs	r0, #12
 8001704:	f007 fcb6 	bl	8009074 <malloc>
 8001708:	4603      	mov	r3, r0
 800170a:	461a      	mov	r2, r3
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	601a      	str	r2, [r3, #0]
  if (*lock != NULL)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	2b00      	cmp	r3, #0
 8001716:	d005      	beq.n	8001724 <__retarget_lock_init_recursive+0x3c>
  {
    stm32_lock_init(STM32_LOCK_PARAMETER(*lock));
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4618      	mov	r0, r3
 800171e:	f7ff ff68 	bl	80015f2 <stm32_lock_init>
    return;
 8001722:	e004      	b.n	800172e <__retarget_lock_init_recursive+0x46>
  __ASM volatile ("cpsid i" : : : "memory");
 8001724:	b672      	cpsid	i
}
 8001726:	bf00      	nop
  }

  /* Unable to allocate memory */
  STM32_LOCK_BLOCK();
 8001728:	f7ff fdac 	bl	8001284 <Error_Handler>
 800172c:	e7fe      	b.n	800172c <__retarget_lock_init_recursive+0x44>
}
 800172e:	3708      	adds	r7, #8
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}

08001734 <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b082      	sub	sp, #8
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d104      	bne.n	800174c <__retarget_lock_acquire_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8001742:	b672      	cpsid	i
}
 8001744:	bf00      	nop
 8001746:	f7ff fd9d 	bl	8001284 <Error_Handler>
 800174a:	e7fe      	b.n	800174a <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	4618      	mov	r0, r3
 8001750:	f7ff ff70 	bl	8001634 <stm32_lock_acquire>
}
 8001754:	bf00      	nop
 8001756:	3708      	adds	r7, #8
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}

0800175c <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d104      	bne.n	8001774 <__retarget_lock_release_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 800176a:	b672      	cpsid	i
}
 800176c:	bf00      	nop
 800176e:	f7ff fd89 	bl	8001284 <Error_Handler>
 8001772:	e7fe      	b.n	8001772 <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	4618      	mov	r0, r3
 8001778:	f7ff ff8c 	bl	8001694 <stm32_lock_release>
}
 800177c:	bf00      	nop
 800177e:	3708      	adds	r7, #8
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}

08001784 <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b086      	sub	sp, #24
 8001788:	af00      	add	r7, sp, #0
 800178a:	607b      	str	r3, [r7, #4]
 800178c:	4603      	mov	r3, r0
 800178e:	81fb      	strh	r3, [r7, #14]
 8001790:	460b      	mov	r3, r1
 8001792:	81bb      	strh	r3, [r7, #12]
 8001794:	4613      	mov	r3, r2
 8001796:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 8001798:	2300      	movs	r3, #0
 800179a:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 800179c:	f000 fc04 	bl	8001fa8 <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 80017a0:	89fb      	ldrh	r3, [r7, #14]
 80017a2:	b2db      	uxtb	r3, r3
 80017a4:	2201      	movs	r2, #1
 80017a6:	2102      	movs	r1, #2
 80017a8:	4618      	mov	r0, r3
 80017aa:	f000 fb01 	bl	8001db0 <CODEC_IO_Write>
 80017ae:	4603      	mov	r3, r0
 80017b0:	461a      	mov	r2, r3
 80017b2:	697b      	ldr	r3, [r7, #20]
 80017b4:	4413      	add	r3, r2
 80017b6:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 80017b8:	89bb      	ldrh	r3, [r7, #12]
 80017ba:	3b01      	subs	r3, #1
 80017bc:	2b03      	cmp	r3, #3
 80017be:	d81b      	bhi.n	80017f8 <cs43l22_Init+0x74>
 80017c0:	a201      	add	r2, pc, #4	; (adr r2, 80017c8 <cs43l22_Init+0x44>)
 80017c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017c6:	bf00      	nop
 80017c8:	080017d9 	.word	0x080017d9
 80017cc:	080017e1 	.word	0x080017e1
 80017d0:	080017e9 	.word	0x080017e9
 80017d4:	080017f1 	.word	0x080017f1
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 80017d8:	4b5b      	ldr	r3, [pc, #364]	; (8001948 <cs43l22_Init+0x1c4>)
 80017da:	22fa      	movs	r2, #250	; 0xfa
 80017dc:	701a      	strb	r2, [r3, #0]
    break;
 80017de:	e00f      	b.n	8001800 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 80017e0:	4b59      	ldr	r3, [pc, #356]	; (8001948 <cs43l22_Init+0x1c4>)
 80017e2:	22af      	movs	r2, #175	; 0xaf
 80017e4:	701a      	strb	r2, [r3, #0]
    break;
 80017e6:	e00b      	b.n	8001800 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 80017e8:	4b57      	ldr	r3, [pc, #348]	; (8001948 <cs43l22_Init+0x1c4>)
 80017ea:	22aa      	movs	r2, #170	; 0xaa
 80017ec:	701a      	strb	r2, [r3, #0]
    break;
 80017ee:	e007      	b.n	8001800 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 80017f0:	4b55      	ldr	r3, [pc, #340]	; (8001948 <cs43l22_Init+0x1c4>)
 80017f2:	2205      	movs	r2, #5
 80017f4:	701a      	strb	r2, [r3, #0]
    break;    
 80017f6:	e003      	b.n	8001800 <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 80017f8:	4b53      	ldr	r3, [pc, #332]	; (8001948 <cs43l22_Init+0x1c4>)
 80017fa:	2205      	movs	r2, #5
 80017fc:	701a      	strb	r2, [r3, #0]
    break;    
 80017fe:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8001800:	89fb      	ldrh	r3, [r7, #14]
 8001802:	b2db      	uxtb	r3, r3
 8001804:	4a50      	ldr	r2, [pc, #320]	; (8001948 <cs43l22_Init+0x1c4>)
 8001806:	7812      	ldrb	r2, [r2, #0]
 8001808:	b2d2      	uxtb	r2, r2
 800180a:	2104      	movs	r1, #4
 800180c:	4618      	mov	r0, r3
 800180e:	f000 facf 	bl	8001db0 <CODEC_IO_Write>
 8001812:	4603      	mov	r3, r0
 8001814:	461a      	mov	r2, r3
 8001816:	697b      	ldr	r3, [r7, #20]
 8001818:	4413      	add	r3, r2
 800181a:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 800181c:	89fb      	ldrh	r3, [r7, #14]
 800181e:	b2db      	uxtb	r3, r3
 8001820:	2281      	movs	r2, #129	; 0x81
 8001822:	2105      	movs	r1, #5
 8001824:	4618      	mov	r0, r3
 8001826:	f000 fac3 	bl	8001db0 <CODEC_IO_Write>
 800182a:	4603      	mov	r3, r0
 800182c:	461a      	mov	r2, r3
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	4413      	add	r3, r2
 8001832:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 8001834:	89fb      	ldrh	r3, [r7, #14]
 8001836:	b2db      	uxtb	r3, r3
 8001838:	2204      	movs	r2, #4
 800183a:	2106      	movs	r1, #6
 800183c:	4618      	mov	r0, r3
 800183e:	f000 fab7 	bl	8001db0 <CODEC_IO_Write>
 8001842:	4603      	mov	r3, r0
 8001844:	461a      	mov	r2, r3
 8001846:	697b      	ldr	r3, [r7, #20]
 8001848:	4413      	add	r3, r2
 800184a:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 800184c:	7afa      	ldrb	r2, [r7, #11]
 800184e:	89fb      	ldrh	r3, [r7, #14]
 8001850:	4611      	mov	r1, r2
 8001852:	4618      	mov	r0, r3
 8001854:	f000 f964 	bl	8001b20 <cs43l22_SetVolume>
 8001858:	4602      	mov	r2, r0
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	4413      	add	r3, r2
 800185e:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 8001860:	89bb      	ldrh	r3, [r7, #12]
 8001862:	2b02      	cmp	r3, #2
 8001864:	d023      	beq.n	80018ae <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 8001866:	89fb      	ldrh	r3, [r7, #14]
 8001868:	b2db      	uxtb	r3, r3
 800186a:	2206      	movs	r2, #6
 800186c:	210f      	movs	r1, #15
 800186e:	4618      	mov	r0, r3
 8001870:	f000 fa9e 	bl	8001db0 <CODEC_IO_Write>
 8001874:	4603      	mov	r3, r0
 8001876:	461a      	mov	r2, r3
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	4413      	add	r3, r2
 800187c:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 800187e:	89fb      	ldrh	r3, [r7, #14]
 8001880:	b2db      	uxtb	r3, r3
 8001882:	2200      	movs	r2, #0
 8001884:	2124      	movs	r1, #36	; 0x24
 8001886:	4618      	mov	r0, r3
 8001888:	f000 fa92 	bl	8001db0 <CODEC_IO_Write>
 800188c:	4603      	mov	r3, r0
 800188e:	461a      	mov	r2, r3
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	4413      	add	r3, r2
 8001894:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 8001896:	89fb      	ldrh	r3, [r7, #14]
 8001898:	b2db      	uxtb	r3, r3
 800189a:	2200      	movs	r2, #0
 800189c:	2125      	movs	r1, #37	; 0x25
 800189e:	4618      	mov	r0, r3
 80018a0:	f000 fa86 	bl	8001db0 <CODEC_IO_Write>
 80018a4:	4603      	mov	r3, r0
 80018a6:	461a      	mov	r2, r3
 80018a8:	697b      	ldr	r3, [r7, #20]
 80018aa:	4413      	add	r3, r2
 80018ac:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 80018ae:	89fb      	ldrh	r3, [r7, #14]
 80018b0:	b2db      	uxtb	r3, r3
 80018b2:	2200      	movs	r2, #0
 80018b4:	210a      	movs	r1, #10
 80018b6:	4618      	mov	r0, r3
 80018b8:	f000 fa7a 	bl	8001db0 <CODEC_IO_Write>
 80018bc:	4603      	mov	r3, r0
 80018be:	461a      	mov	r2, r3
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	4413      	add	r3, r2
 80018c4:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 80018c6:	89fb      	ldrh	r3, [r7, #14]
 80018c8:	b2db      	uxtb	r3, r3
 80018ca:	2204      	movs	r2, #4
 80018cc:	210e      	movs	r1, #14
 80018ce:	4618      	mov	r0, r3
 80018d0:	f000 fa6e 	bl	8001db0 <CODEC_IO_Write>
 80018d4:	4603      	mov	r3, r0
 80018d6:	461a      	mov	r2, r3
 80018d8:	697b      	ldr	r3, [r7, #20]
 80018da:	4413      	add	r3, r2
 80018dc:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 80018de:	89fb      	ldrh	r3, [r7, #14]
 80018e0:	b2db      	uxtb	r3, r3
 80018e2:	2200      	movs	r2, #0
 80018e4:	2127      	movs	r1, #39	; 0x27
 80018e6:	4618      	mov	r0, r3
 80018e8:	f000 fa62 	bl	8001db0 <CODEC_IO_Write>
 80018ec:	4603      	mov	r3, r0
 80018ee:	461a      	mov	r2, r3
 80018f0:	697b      	ldr	r3, [r7, #20]
 80018f2:	4413      	add	r3, r2
 80018f4:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 80018f6:	89fb      	ldrh	r3, [r7, #14]
 80018f8:	b2db      	uxtb	r3, r3
 80018fa:	220f      	movs	r2, #15
 80018fc:	211f      	movs	r1, #31
 80018fe:	4618      	mov	r0, r3
 8001900:	f000 fa56 	bl	8001db0 <CODEC_IO_Write>
 8001904:	4603      	mov	r3, r0
 8001906:	461a      	mov	r2, r3
 8001908:	697b      	ldr	r3, [r7, #20]
 800190a:	4413      	add	r3, r2
 800190c:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 800190e:	89fb      	ldrh	r3, [r7, #14]
 8001910:	b2db      	uxtb	r3, r3
 8001912:	220a      	movs	r2, #10
 8001914:	211a      	movs	r1, #26
 8001916:	4618      	mov	r0, r3
 8001918:	f000 fa4a 	bl	8001db0 <CODEC_IO_Write>
 800191c:	4603      	mov	r3, r0
 800191e:	461a      	mov	r2, r3
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	4413      	add	r3, r2
 8001924:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 8001926:	89fb      	ldrh	r3, [r7, #14]
 8001928:	b2db      	uxtb	r3, r3
 800192a:	220a      	movs	r2, #10
 800192c:	211b      	movs	r1, #27
 800192e:	4618      	mov	r0, r3
 8001930:	f000 fa3e 	bl	8001db0 <CODEC_IO_Write>
 8001934:	4603      	mov	r3, r0
 8001936:	461a      	mov	r2, r3
 8001938:	697b      	ldr	r3, [r7, #20]
 800193a:	4413      	add	r3, r2
 800193c:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 800193e:	697b      	ldr	r3, [r7, #20]
}
 8001940:	4618      	mov	r0, r3
 8001942:	3718      	adds	r7, #24
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	20001184 	.word	0x20001184

0800194c <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8001950:	f000 fb62 	bl	8002018 <AUDIO_IO_DeInit>
}
 8001954:	bf00      	nop
 8001956:	bd80      	pop	{r7, pc}

08001958 <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b084      	sub	sp, #16
 800195c:	af00      	add	r7, sp, #0
 800195e:	4603      	mov	r3, r0
 8001960:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 8001962:	f000 fb21 	bl	8001fa8 <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 8001966:	88fb      	ldrh	r3, [r7, #6]
 8001968:	b2db      	uxtb	r3, r3
 800196a:	2101      	movs	r1, #1
 800196c:	4618      	mov	r0, r3
 800196e:	f000 fb6d 	bl	800204c <AUDIO_IO_Read>
 8001972:	4603      	mov	r3, r0
 8001974:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 8001976:	7bfb      	ldrb	r3, [r7, #15]
 8001978:	f023 0307 	bic.w	r3, r3, #7
 800197c:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 800197e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001980:	4618      	mov	r0, r3
 8001982:	3710      	adds	r7, #16
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}

08001988 <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b084      	sub	sp, #16
 800198c:	af00      	add	r7, sp, #0
 800198e:	4603      	mov	r3, r0
 8001990:	6039      	str	r1, [r7, #0]
 8001992:	80fb      	strh	r3, [r7, #6]
 8001994:	4613      	mov	r3, r2
 8001996:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8001998:	2300      	movs	r3, #0
 800199a:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 800199c:	4b16      	ldr	r3, [pc, #88]	; (80019f8 <cs43l22_Play+0x70>)
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	2b01      	cmp	r3, #1
 80019a2:	d123      	bne.n	80019ec <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 80019a4:	88fb      	ldrh	r3, [r7, #6]
 80019a6:	b2db      	uxtb	r3, r3
 80019a8:	2206      	movs	r2, #6
 80019aa:	210e      	movs	r1, #14
 80019ac:	4618      	mov	r0, r3
 80019ae:	f000 f9ff 	bl	8001db0 <CODEC_IO_Write>
 80019b2:	4603      	mov	r3, r0
 80019b4:	461a      	mov	r2, r3
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	4413      	add	r3, r2
 80019ba:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 80019bc:	88fb      	ldrh	r3, [r7, #6]
 80019be:	2100      	movs	r1, #0
 80019c0:	4618      	mov	r0, r3
 80019c2:	f000 f919 	bl	8001bf8 <cs43l22_SetMute>
 80019c6:	4602      	mov	r2, r0
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	4413      	add	r3, r2
 80019cc:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 80019ce:	88fb      	ldrh	r3, [r7, #6]
 80019d0:	b2db      	uxtb	r3, r3
 80019d2:	229e      	movs	r2, #158	; 0x9e
 80019d4:	2102      	movs	r1, #2
 80019d6:	4618      	mov	r0, r3
 80019d8:	f000 f9ea 	bl	8001db0 <CODEC_IO_Write>
 80019dc:	4603      	mov	r3, r0
 80019de:	461a      	mov	r2, r3
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	4413      	add	r3, r2
 80019e4:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 80019e6:	4b04      	ldr	r3, [pc, #16]	; (80019f8 <cs43l22_Play+0x70>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 80019ec:	68fb      	ldr	r3, [r7, #12]
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	3710      	adds	r7, #16
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	20000034 	.word	0x20000034

080019fc <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b084      	sub	sp, #16
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	4603      	mov	r3, r0
 8001a04:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001a06:	2300      	movs	r3, #0
 8001a08:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8001a0a:	88fb      	ldrh	r3, [r7, #6]
 8001a0c:	2101      	movs	r1, #1
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f000 f8f2 	bl	8001bf8 <cs43l22_SetMute>
 8001a14:	4602      	mov	r2, r0
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	4413      	add	r3, r2
 8001a1a:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 8001a1c:	88fb      	ldrh	r3, [r7, #6]
 8001a1e:	b2db      	uxtb	r3, r3
 8001a20:	2201      	movs	r2, #1
 8001a22:	2102      	movs	r1, #2
 8001a24:	4618      	mov	r0, r3
 8001a26:	f000 f9c3 	bl	8001db0 <CODEC_IO_Write>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	4413      	add	r3, r2
 8001a32:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8001a34:	68fb      	ldr	r3, [r7, #12]
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	3710      	adds	r7, #16
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
	...

08001a40 <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b084      	sub	sp, #16
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	4603      	mov	r3, r0
 8001a48:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8001a52:	88fb      	ldrh	r3, [r7, #6]
 8001a54:	2100      	movs	r1, #0
 8001a56:	4618      	mov	r0, r3
 8001a58:	f000 f8ce 	bl	8001bf8 <cs43l22_SetMute>
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	4413      	add	r3, r2
 8001a62:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 8001a64:	2300      	movs	r3, #0
 8001a66:	60bb      	str	r3, [r7, #8]
 8001a68:	e002      	b.n	8001a70 <cs43l22_Resume+0x30>
 8001a6a:	68bb      	ldr	r3, [r7, #8]
 8001a6c:	3301      	adds	r3, #1
 8001a6e:	60bb      	str	r3, [r7, #8]
 8001a70:	68bb      	ldr	r3, [r7, #8]
 8001a72:	2bfe      	cmp	r3, #254	; 0xfe
 8001a74:	d9f9      	bls.n	8001a6a <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8001a76:	88fb      	ldrh	r3, [r7, #6]
 8001a78:	b2db      	uxtb	r3, r3
 8001a7a:	4a0e      	ldr	r2, [pc, #56]	; (8001ab4 <cs43l22_Resume+0x74>)
 8001a7c:	7812      	ldrb	r2, [r2, #0]
 8001a7e:	b2d2      	uxtb	r2, r2
 8001a80:	2104      	movs	r1, #4
 8001a82:	4618      	mov	r0, r3
 8001a84:	f000 f994 	bl	8001db0 <CODEC_IO_Write>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	461a      	mov	r2, r3
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	4413      	add	r3, r2
 8001a90:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 8001a92:	88fb      	ldrh	r3, [r7, #6]
 8001a94:	b2db      	uxtb	r3, r3
 8001a96:	229e      	movs	r2, #158	; 0x9e
 8001a98:	2102      	movs	r1, #2
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f000 f988 	bl	8001db0 <CODEC_IO_Write>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	461a      	mov	r2, r3
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	4413      	add	r3, r2
 8001aa8:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8001aaa:	68fb      	ldr	r3, [r7, #12]
}
 8001aac:	4618      	mov	r0, r3
 8001aae:	3710      	adds	r7, #16
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	20001184 	.word	0x20001184

08001ab8 <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b084      	sub	sp, #16
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	4603      	mov	r3, r0
 8001ac0:	6039      	str	r1, [r7, #0]
 8001ac2:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8001ac8:	88fb      	ldrh	r3, [r7, #6]
 8001aca:	2101      	movs	r1, #1
 8001acc:	4618      	mov	r0, r3
 8001ace:	f000 f893 	bl	8001bf8 <cs43l22_SetMute>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	4413      	add	r3, r2
 8001ad8:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8001ada:	88fb      	ldrh	r3, [r7, #6]
 8001adc:	b2db      	uxtb	r3, r3
 8001ade:	2204      	movs	r2, #4
 8001ae0:	210e      	movs	r1, #14
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f000 f964 	bl	8001db0 <CODEC_IO_Write>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	461a      	mov	r2, r3
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	4413      	add	r3, r2
 8001af0:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 8001af2:	88fb      	ldrh	r3, [r7, #6]
 8001af4:	b2db      	uxtb	r3, r3
 8001af6:	229f      	movs	r2, #159	; 0x9f
 8001af8:	2102      	movs	r1, #2
 8001afa:	4618      	mov	r0, r3
 8001afc:	f000 f958 	bl	8001db0 <CODEC_IO_Write>
 8001b00:	4603      	mov	r3, r0
 8001b02:	461a      	mov	r2, r3
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	4413      	add	r3, r2
 8001b08:	60fb      	str	r3, [r7, #12]
  
  Is_cs43l22_Stop = 1;
 8001b0a:	4b04      	ldr	r3, [pc, #16]	; (8001b1c <cs43l22_Stop+0x64>)
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	701a      	strb	r2, [r3, #0]
  return counter;    
 8001b10:	68fb      	ldr	r3, [r7, #12]
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	3710      	adds	r7, #16
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	20000034 	.word	0x20000034

08001b20 <cs43l22_SetVolume>:
  *                description for more details).
  *         
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b084      	sub	sp, #16
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	4603      	mov	r3, r0
 8001b28:	460a      	mov	r2, r1
 8001b2a:	80fb      	strh	r3, [r7, #6]
 8001b2c:	4613      	mov	r3, r2
 8001b2e:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 8001b30:	2300      	movs	r3, #0
 8001b32:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8001b34:	797b      	ldrb	r3, [r7, #5]
 8001b36:	2b64      	cmp	r3, #100	; 0x64
 8001b38:	d80b      	bhi.n	8001b52 <cs43l22_SetVolume+0x32>
 8001b3a:	797a      	ldrb	r2, [r7, #5]
 8001b3c:	4613      	mov	r3, r2
 8001b3e:	021b      	lsls	r3, r3, #8
 8001b40:	1a9b      	subs	r3, r3, r2
 8001b42:	4a25      	ldr	r2, [pc, #148]	; (8001bd8 <cs43l22_SetVolume+0xb8>)
 8001b44:	fb82 1203 	smull	r1, r2, r2, r3
 8001b48:	1152      	asrs	r2, r2, #5
 8001b4a:	17db      	asrs	r3, r3, #31
 8001b4c:	1ad3      	subs	r3, r2, r3
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	e000      	b.n	8001b54 <cs43l22_SetVolume+0x34>
 8001b52:	23ff      	movs	r3, #255	; 0xff
 8001b54:	72fb      	strb	r3, [r7, #11]

  if(convertedvol > 0xE6)
 8001b56:	7afb      	ldrb	r3, [r7, #11]
 8001b58:	2be6      	cmp	r3, #230	; 0xe6
 8001b5a:	d91c      	bls.n	8001b96 <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 8001b5c:	88fb      	ldrh	r3, [r7, #6]
 8001b5e:	b2d8      	uxtb	r0, r3
 8001b60:	7afb      	ldrb	r3, [r7, #11]
 8001b62:	3319      	adds	r3, #25
 8001b64:	b2db      	uxtb	r3, r3
 8001b66:	461a      	mov	r2, r3
 8001b68:	2120      	movs	r1, #32
 8001b6a:	f000 f921 	bl	8001db0 <CODEC_IO_Write>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	461a      	mov	r2, r3
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	4413      	add	r3, r2
 8001b76:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 8001b78:	88fb      	ldrh	r3, [r7, #6]
 8001b7a:	b2d8      	uxtb	r0, r3
 8001b7c:	7afb      	ldrb	r3, [r7, #11]
 8001b7e:	3319      	adds	r3, #25
 8001b80:	b2db      	uxtb	r3, r3
 8001b82:	461a      	mov	r2, r3
 8001b84:	2121      	movs	r1, #33	; 0x21
 8001b86:	f000 f913 	bl	8001db0 <CODEC_IO_Write>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	461a      	mov	r2, r3
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	4413      	add	r3, r2
 8001b92:	60fb      	str	r3, [r7, #12]
 8001b94:	e01b      	b.n	8001bce <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 8001b96:	88fb      	ldrh	r3, [r7, #6]
 8001b98:	b2d8      	uxtb	r0, r3
 8001b9a:	7afb      	ldrb	r3, [r7, #11]
 8001b9c:	3319      	adds	r3, #25
 8001b9e:	b2db      	uxtb	r3, r3
 8001ba0:	461a      	mov	r2, r3
 8001ba2:	2120      	movs	r1, #32
 8001ba4:	f000 f904 	bl	8001db0 <CODEC_IO_Write>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	461a      	mov	r2, r3
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	4413      	add	r3, r2
 8001bb0:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 8001bb2:	88fb      	ldrh	r3, [r7, #6]
 8001bb4:	b2d8      	uxtb	r0, r3
 8001bb6:	7afb      	ldrb	r3, [r7, #11]
 8001bb8:	3319      	adds	r3, #25
 8001bba:	b2db      	uxtb	r3, r3
 8001bbc:	461a      	mov	r2, r3
 8001bbe:	2121      	movs	r1, #33	; 0x21
 8001bc0:	f000 f8f6 	bl	8001db0 <CODEC_IO_Write>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	461a      	mov	r2, r3
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	4413      	add	r3, r2
 8001bcc:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 8001bce:	68fb      	ldr	r3, [r7, #12]
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	3710      	adds	r7, #16
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}
 8001bd8:	51eb851f 	.word	0x51eb851f

08001bdc <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b083      	sub	sp, #12
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	4603      	mov	r3, r0
 8001be4:	6039      	str	r1, [r7, #0]
 8001be6:	80fb      	strh	r3, [r7, #6]
  return 0;
 8001be8:	2300      	movs	r3, #0
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	370c      	adds	r7, #12
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf4:	4770      	bx	lr
	...

08001bf8 <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b084      	sub	sp, #16
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	4603      	mov	r3, r0
 8001c00:	6039      	str	r1, [r7, #0]
 8001c02:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001c04:	2300      	movs	r3, #0
 8001c06:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	2b01      	cmp	r3, #1
 8001c0c:	d124      	bne.n	8001c58 <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 8001c0e:	88fb      	ldrh	r3, [r7, #6]
 8001c10:	b2db      	uxtb	r3, r3
 8001c12:	22ff      	movs	r2, #255	; 0xff
 8001c14:	2104      	movs	r1, #4
 8001c16:	4618      	mov	r0, r3
 8001c18:	f000 f8ca 	bl	8001db0 <CODEC_IO_Write>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	461a      	mov	r2, r3
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	4413      	add	r3, r2
 8001c24:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 8001c26:	88fb      	ldrh	r3, [r7, #6]
 8001c28:	b2db      	uxtb	r3, r3
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	2122      	movs	r1, #34	; 0x22
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f000 f8be 	bl	8001db0 <CODEC_IO_Write>
 8001c34:	4603      	mov	r3, r0
 8001c36:	461a      	mov	r2, r3
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	4413      	add	r3, r2
 8001c3c:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 8001c3e:	88fb      	ldrh	r3, [r7, #6]
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	2201      	movs	r2, #1
 8001c44:	2123      	movs	r1, #35	; 0x23
 8001c46:	4618      	mov	r0, r3
 8001c48:	f000 f8b2 	bl	8001db0 <CODEC_IO_Write>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	461a      	mov	r2, r3
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	4413      	add	r3, r2
 8001c54:	60fb      	str	r3, [r7, #12]
 8001c56:	e025      	b.n	8001ca4 <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 8001c58:	88fb      	ldrh	r3, [r7, #6]
 8001c5a:	b2db      	uxtb	r3, r3
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	2122      	movs	r1, #34	; 0x22
 8001c60:	4618      	mov	r0, r3
 8001c62:	f000 f8a5 	bl	8001db0 <CODEC_IO_Write>
 8001c66:	4603      	mov	r3, r0
 8001c68:	461a      	mov	r2, r3
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	4413      	add	r3, r2
 8001c6e:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 8001c70:	88fb      	ldrh	r3, [r7, #6]
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	2200      	movs	r2, #0
 8001c76:	2123      	movs	r1, #35	; 0x23
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f000 f899 	bl	8001db0 <CODEC_IO_Write>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	461a      	mov	r2, r3
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	4413      	add	r3, r2
 8001c86:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8001c88:	88fb      	ldrh	r3, [r7, #6]
 8001c8a:	b2db      	uxtb	r3, r3
 8001c8c:	4a08      	ldr	r2, [pc, #32]	; (8001cb0 <cs43l22_SetMute+0xb8>)
 8001c8e:	7812      	ldrb	r2, [r2, #0]
 8001c90:	b2d2      	uxtb	r2, r2
 8001c92:	2104      	movs	r1, #4
 8001c94:	4618      	mov	r0, r3
 8001c96:	f000 f88b 	bl	8001db0 <CODEC_IO_Write>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	461a      	mov	r2, r3
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	4413      	add	r3, r2
 8001ca2:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 8001ca4:	68fb      	ldr	r3, [r7, #12]
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3710      	adds	r7, #16
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	20001184 	.word	0x20001184

08001cb4 <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b084      	sub	sp, #16
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	4603      	mov	r3, r0
 8001cbc:	460a      	mov	r2, r1
 8001cbe:	80fb      	strh	r3, [r7, #6]
 8001cc0:	4613      	mov	r3, r2
 8001cc2:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 8001cc8:	797b      	ldrb	r3, [r7, #5]
 8001cca:	3b01      	subs	r3, #1
 8001ccc:	2b03      	cmp	r3, #3
 8001cce:	d84b      	bhi.n	8001d68 <cs43l22_SetOutputMode+0xb4>
 8001cd0:	a201      	add	r2, pc, #4	; (adr r2, 8001cd8 <cs43l22_SetOutputMode+0x24>)
 8001cd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cd6:	bf00      	nop
 8001cd8:	08001ce9 	.word	0x08001ce9
 8001cdc:	08001d09 	.word	0x08001d09
 8001ce0:	08001d29 	.word	0x08001d29
 8001ce4:	08001d49 	.word	0x08001d49
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 8001ce8:	88fb      	ldrh	r3, [r7, #6]
 8001cea:	b2db      	uxtb	r3, r3
 8001cec:	22fa      	movs	r2, #250	; 0xfa
 8001cee:	2104      	movs	r1, #4
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f000 f85d 	bl	8001db0 <CODEC_IO_Write>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	461a      	mov	r2, r3
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	4413      	add	r3, r2
 8001cfe:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 8001d00:	4b24      	ldr	r3, [pc, #144]	; (8001d94 <cs43l22_SetOutputMode+0xe0>)
 8001d02:	22fa      	movs	r2, #250	; 0xfa
 8001d04:	701a      	strb	r2, [r3, #0]
      break;
 8001d06:	e03f      	b.n	8001d88 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 8001d08:	88fb      	ldrh	r3, [r7, #6]
 8001d0a:	b2db      	uxtb	r3, r3
 8001d0c:	22af      	movs	r2, #175	; 0xaf
 8001d0e:	2104      	movs	r1, #4
 8001d10:	4618      	mov	r0, r3
 8001d12:	f000 f84d 	bl	8001db0 <CODEC_IO_Write>
 8001d16:	4603      	mov	r3, r0
 8001d18:	461a      	mov	r2, r3
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	4413      	add	r3, r2
 8001d1e:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 8001d20:	4b1c      	ldr	r3, [pc, #112]	; (8001d94 <cs43l22_SetOutputMode+0xe0>)
 8001d22:	22af      	movs	r2, #175	; 0xaf
 8001d24:	701a      	strb	r2, [r3, #0]
      break;
 8001d26:	e02f      	b.n	8001d88 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 8001d28:	88fb      	ldrh	r3, [r7, #6]
 8001d2a:	b2db      	uxtb	r3, r3
 8001d2c:	22aa      	movs	r2, #170	; 0xaa
 8001d2e:	2104      	movs	r1, #4
 8001d30:	4618      	mov	r0, r3
 8001d32:	f000 f83d 	bl	8001db0 <CODEC_IO_Write>
 8001d36:	4603      	mov	r3, r0
 8001d38:	461a      	mov	r2, r3
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	4413      	add	r3, r2
 8001d3e:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 8001d40:	4b14      	ldr	r3, [pc, #80]	; (8001d94 <cs43l22_SetOutputMode+0xe0>)
 8001d42:	22aa      	movs	r2, #170	; 0xaa
 8001d44:	701a      	strb	r2, [r3, #0]
      break;
 8001d46:	e01f      	b.n	8001d88 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8001d48:	88fb      	ldrh	r3, [r7, #6]
 8001d4a:	b2db      	uxtb	r3, r3
 8001d4c:	2205      	movs	r2, #5
 8001d4e:	2104      	movs	r1, #4
 8001d50:	4618      	mov	r0, r3
 8001d52:	f000 f82d 	bl	8001db0 <CODEC_IO_Write>
 8001d56:	4603      	mov	r3, r0
 8001d58:	461a      	mov	r2, r3
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	4413      	add	r3, r2
 8001d5e:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 8001d60:	4b0c      	ldr	r3, [pc, #48]	; (8001d94 <cs43l22_SetOutputMode+0xe0>)
 8001d62:	2205      	movs	r2, #5
 8001d64:	701a      	strb	r2, [r3, #0]
      break;    
 8001d66:	e00f      	b.n	8001d88 <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8001d68:	88fb      	ldrh	r3, [r7, #6]
 8001d6a:	b2db      	uxtb	r3, r3
 8001d6c:	2205      	movs	r2, #5
 8001d6e:	2104      	movs	r1, #4
 8001d70:	4618      	mov	r0, r3
 8001d72:	f000 f81d 	bl	8001db0 <CODEC_IO_Write>
 8001d76:	4603      	mov	r3, r0
 8001d78:	461a      	mov	r2, r3
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	4413      	add	r3, r2
 8001d7e:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 8001d80:	4b04      	ldr	r3, [pc, #16]	; (8001d94 <cs43l22_SetOutputMode+0xe0>)
 8001d82:	2205      	movs	r2, #5
 8001d84:	701a      	strb	r2, [r3, #0]
      break;
 8001d86:	bf00      	nop
  }  
  return counter;
 8001d88:	68fb      	ldr	r3, [r7, #12]
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	3710      	adds	r7, #16
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	20001184 	.word	0x20001184

08001d98 <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b083      	sub	sp, #12
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	4603      	mov	r3, r0
 8001da0:	80fb      	strh	r3, [r7, #6]
  return 0;
 8001da2:	2300      	movs	r3, #0
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	370c      	adds	r7, #12
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr

08001db0 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b084      	sub	sp, #16
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	4603      	mov	r3, r0
 8001db8:	71fb      	strb	r3, [r7, #7]
 8001dba:	460b      	mov	r3, r1
 8001dbc:	71bb      	strb	r3, [r7, #6]
 8001dbe:	4613      	mov	r3, r2
 8001dc0:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 8001dc6:	797a      	ldrb	r2, [r7, #5]
 8001dc8:	79b9      	ldrb	r1, [r7, #6]
 8001dca:	79fb      	ldrb	r3, [r7, #7]
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f000 f92a 	bl	8002026 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	b2db      	uxtb	r3, r3
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	3710      	adds	r7, #16
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
	...

08001de0 <I2Cx_Init>:

/******************************* I2C Routines**********************************/
/**
 * @brief  Configures I2C interface.
 */
static void I2Cx_Init(void) {
 8001de0:	b580      	push	{r7, lr}
 8001de2:	af00      	add	r7, sp, #0
	if (HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET) {
 8001de4:	480e      	ldr	r0, [pc, #56]	; (8001e20 <I2Cx_Init+0x40>)
 8001de6:	f001 fff5 	bl	8003dd4 <HAL_I2C_GetState>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d114      	bne.n	8001e1a <I2Cx_Init+0x3a>
		/* DISCOVERY_I2Cx peripheral configuration */
		I2cHandle.Init.ClockSpeed = BSP_I2C_SPEED;
 8001df0:	4b0b      	ldr	r3, [pc, #44]	; (8001e20 <I2Cx_Init+0x40>)
 8001df2:	4a0c      	ldr	r2, [pc, #48]	; (8001e24 <I2Cx_Init+0x44>)
 8001df4:	605a      	str	r2, [r3, #4]
		I2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001df6:	4b0a      	ldr	r3, [pc, #40]	; (8001e20 <I2Cx_Init+0x40>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	609a      	str	r2, [r3, #8]
		I2cHandle.Init.OwnAddress1 = 0x33;
 8001dfc:	4b08      	ldr	r3, [pc, #32]	; (8001e20 <I2Cx_Init+0x40>)
 8001dfe:	2233      	movs	r2, #51	; 0x33
 8001e00:	60da      	str	r2, [r3, #12]
		I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e02:	4b07      	ldr	r3, [pc, #28]	; (8001e20 <I2Cx_Init+0x40>)
 8001e04:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001e08:	611a      	str	r2, [r3, #16]
		I2cHandle.Instance = DISCOVERY_I2Cx;
 8001e0a:	4b05      	ldr	r3, [pc, #20]	; (8001e20 <I2Cx_Init+0x40>)
 8001e0c:	4a06      	ldr	r2, [pc, #24]	; (8001e28 <I2Cx_Init+0x48>)
 8001e0e:	601a      	str	r2, [r3, #0]

		/* Init the I2C */
		I2Cx_MspInit();
 8001e10:	f000 f876 	bl	8001f00 <I2Cx_MspInit>
		HAL_I2C_Init(&I2cHandle);
 8001e14:	4802      	ldr	r0, [pc, #8]	; (8001e20 <I2Cx_Init+0x40>)
 8001e16:	f001 fb49 	bl	80034ac <HAL_I2C_Init>
	}
}
 8001e1a:	bf00      	nop
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	20001188 	.word	0x20001188
 8001e24:	000186a0 	.word	0x000186a0
 8001e28:	40005400 	.word	0x40005400

08001e2c <I2Cx_WriteData>:
 * @param  Addr: Device address on BUS Bus.
 * @param  Reg: The target register address to write
 * @param  Value: The target register value to be written
 * @retval HAL status
 */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value) {
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b088      	sub	sp, #32
 8001e30:	af04      	add	r7, sp, #16
 8001e32:	4603      	mov	r3, r0
 8001e34:	71fb      	strb	r3, [r7, #7]
 8001e36:	460b      	mov	r3, r1
 8001e38:	71bb      	strb	r3, [r7, #6]
 8001e3a:	4613      	mov	r3, r2
 8001e3c:	717b      	strb	r3, [r7, #5]
	HAL_StatusTypeDef status = HAL_OK;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	73fb      	strb	r3, [r7, #15]

	status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t) Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout);
 8001e42:	79fb      	ldrb	r3, [r7, #7]
 8001e44:	b299      	uxth	r1, r3
 8001e46:	79bb      	ldrb	r3, [r7, #6]
 8001e48:	b29a      	uxth	r2, r3
 8001e4a:	4b0c      	ldr	r3, [pc, #48]	; (8001e7c <I2Cx_WriteData+0x50>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	9302      	str	r3, [sp, #8]
 8001e50:	2301      	movs	r3, #1
 8001e52:	9301      	str	r3, [sp, #4]
 8001e54:	1d7b      	adds	r3, r7, #5
 8001e56:	9300      	str	r3, [sp, #0]
 8001e58:	2301      	movs	r3, #1
 8001e5a:	4809      	ldr	r0, [pc, #36]	; (8001e80 <I2Cx_WriteData+0x54>)
 8001e5c:	f001 fc9a 	bl	8003794 <HAL_I2C_Mem_Write>
 8001e60:	4603      	mov	r3, r0
 8001e62:	73fb      	strb	r3, [r7, #15]

	/* Check the communication status */
	if (status != HAL_OK) {
 8001e64:	7bfb      	ldrb	r3, [r7, #15]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d003      	beq.n	8001e72 <I2Cx_WriteData+0x46>
		/* Execute user timeout callback */
		I2Cx_Error(Addr);
 8001e6a:	79fb      	ldrb	r3, [r7, #7]
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f000 f837 	bl	8001ee0 <I2Cx_Error>
	}
}
 8001e72:	bf00      	nop
 8001e74:	3710      	adds	r7, #16
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	20000038 	.word	0x20000038
 8001e80:	20001188 	.word	0x20001188

08001e84 <I2Cx_ReadData>:
 * @brief  Read a register of the device through BUS
 * @param  Addr: Device address on BUS
 * @param  Reg: The target register address to read
 * @retval HAL status
 */
static uint8_t I2Cx_ReadData(uint8_t Addr, uint8_t Reg) {
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b088      	sub	sp, #32
 8001e88:	af04      	add	r7, sp, #16
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	460a      	mov	r2, r1
 8001e8e:	71fb      	strb	r3, [r7, #7]
 8001e90:	4613      	mov	r3, r2
 8001e92:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef status = HAL_OK;
 8001e94:	2300      	movs	r3, #0
 8001e96:	73fb      	strb	r3, [r7, #15]
	uint8_t value = 0;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	73bb      	strb	r3, [r7, #14]

	status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t) Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 8001e9c:	79fb      	ldrb	r3, [r7, #7]
 8001e9e:	b299      	uxth	r1, r3
 8001ea0:	79bb      	ldrb	r3, [r7, #6]
 8001ea2:	b29a      	uxth	r2, r3
 8001ea4:	4b0c      	ldr	r3, [pc, #48]	; (8001ed8 <I2Cx_ReadData+0x54>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	9302      	str	r3, [sp, #8]
 8001eaa:	2301      	movs	r3, #1
 8001eac:	9301      	str	r3, [sp, #4]
 8001eae:	f107 030e 	add.w	r3, r7, #14
 8001eb2:	9300      	str	r3, [sp, #0]
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	4809      	ldr	r0, [pc, #36]	; (8001edc <I2Cx_ReadData+0x58>)
 8001eb8:	f001 fd66 	bl	8003988 <HAL_I2C_Mem_Read>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	73fb      	strb	r3, [r7, #15]

	/* Check the communication status */
	if (status != HAL_OK) {
 8001ec0:	7bfb      	ldrb	r3, [r7, #15]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d003      	beq.n	8001ece <I2Cx_ReadData+0x4a>
		/* Execute user timeout callback */
		I2Cx_Error(Addr);
 8001ec6:	79fb      	ldrb	r3, [r7, #7]
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f000 f809 	bl	8001ee0 <I2Cx_Error>
	}
	return value;
 8001ece:	7bbb      	ldrb	r3, [r7, #14]
}
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	3710      	adds	r7, #16
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	20000038 	.word	0x20000038
 8001edc:	20001188 	.word	0x20001188

08001ee0 <I2Cx_Error>:

/**
 * @brief  Manages error callback by re-initializing I2C.
 * @param  Addr: I2C Address
 */
static void I2Cx_Error(uint8_t Addr) {
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b082      	sub	sp, #8
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	71fb      	strb	r3, [r7, #7]
	/* De-initialize the I2C communication bus */
	HAL_I2C_DeInit(&I2cHandle);
 8001eea:	4804      	ldr	r0, [pc, #16]	; (8001efc <I2Cx_Error+0x1c>)
 8001eec:	f001 fc22 	bl	8003734 <HAL_I2C_DeInit>

	/* Re-Initialize the I2C communication bus */
	I2Cx_Init();
 8001ef0:	f7ff ff76 	bl	8001de0 <I2Cx_Init>
}
 8001ef4:	bf00      	nop
 8001ef6:	3708      	adds	r7, #8
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	20001188 	.word	0x20001188

08001f00 <I2Cx_MspInit>:

/**
 * @brief I2C MSP Initialization
 */
static void I2Cx_MspInit(void) {
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b088      	sub	sp, #32
 8001f04:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* Enable I2C GPIO clocks */
	DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8001f06:	2300      	movs	r3, #0
 8001f08:	60bb      	str	r3, [r7, #8]
 8001f0a:	4b25      	ldr	r3, [pc, #148]	; (8001fa0 <I2Cx_MspInit+0xa0>)
 8001f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f0e:	4a24      	ldr	r2, [pc, #144]	; (8001fa0 <I2Cx_MspInit+0xa0>)
 8001f10:	f043 0302 	orr.w	r3, r3, #2
 8001f14:	6313      	str	r3, [r2, #48]	; 0x30
 8001f16:	4b22      	ldr	r3, [pc, #136]	; (8001fa0 <I2Cx_MspInit+0xa0>)
 8001f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f1a:	f003 0302 	and.w	r3, r3, #2
 8001f1e:	60bb      	str	r3, [r7, #8]
 8001f20:	68bb      	ldr	r3, [r7, #8]

	/* DISCOVERY_I2Cx SCL and SDA pins configuration ---------------------------*/
	GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8001f22:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001f26:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f28:	2312      	movs	r3, #18
 8001f2a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8001f2c:	2302      	movs	r3, #2
 8001f2e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f30:	2300      	movs	r3, #0
 8001f32:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8001f34:	2304      	movs	r3, #4
 8001f36:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &GPIO_InitStruct);
 8001f38:	f107 030c 	add.w	r3, r7, #12
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	4819      	ldr	r0, [pc, #100]	; (8001fa4 <I2Cx_MspInit+0xa4>)
 8001f40:	f000 ffe8 	bl	8002f14 <HAL_GPIO_Init>

	/* Enable the DISCOVERY_I2Cx peripheral clock */
	DISCOVERY_I2Cx_CLK_ENABLE();
 8001f44:	2300      	movs	r3, #0
 8001f46:	607b      	str	r3, [r7, #4]
 8001f48:	4b15      	ldr	r3, [pc, #84]	; (8001fa0 <I2Cx_MspInit+0xa0>)
 8001f4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f4c:	4a14      	ldr	r2, [pc, #80]	; (8001fa0 <I2Cx_MspInit+0xa0>)
 8001f4e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f52:	6413      	str	r3, [r2, #64]	; 0x40
 8001f54:	4b12      	ldr	r3, [pc, #72]	; (8001fa0 <I2Cx_MspInit+0xa0>)
 8001f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f58:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f5c:	607b      	str	r3, [r7, #4]
 8001f5e:	687b      	ldr	r3, [r7, #4]

	/* Force the I2C peripheral clock reset */
	DISCOVERY_I2Cx_FORCE_RESET();
 8001f60:	4b0f      	ldr	r3, [pc, #60]	; (8001fa0 <I2Cx_MspInit+0xa0>)
 8001f62:	6a1b      	ldr	r3, [r3, #32]
 8001f64:	4a0e      	ldr	r2, [pc, #56]	; (8001fa0 <I2Cx_MspInit+0xa0>)
 8001f66:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f6a:	6213      	str	r3, [r2, #32]

	/* Release the I2C peripheral clock reset */
	DISCOVERY_I2Cx_RELEASE_RESET();
 8001f6c:	4b0c      	ldr	r3, [pc, #48]	; (8001fa0 <I2Cx_MspInit+0xa0>)
 8001f6e:	6a1b      	ldr	r3, [r3, #32]
 8001f70:	4a0b      	ldr	r2, [pc, #44]	; (8001fa0 <I2Cx_MspInit+0xa0>)
 8001f72:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001f76:	6213      	str	r3, [r2, #32]

	/* Enable and set I2Cx Interrupt to the highest priority */
	HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0, 0);
 8001f78:	2200      	movs	r2, #0
 8001f7a:	2100      	movs	r1, #0
 8001f7c:	201f      	movs	r0, #31
 8001f7e:	f000 fbd1 	bl	8002724 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8001f82:	201f      	movs	r0, #31
 8001f84:	f000 fbea 	bl	800275c <HAL_NVIC_EnableIRQ>

	/* Enable and set I2Cx Interrupt to the highest priority */
	HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0, 0);
 8001f88:	2200      	movs	r2, #0
 8001f8a:	2100      	movs	r1, #0
 8001f8c:	2020      	movs	r0, #32
 8001f8e:	f000 fbc9 	bl	8002724 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8001f92:	2020      	movs	r0, #32
 8001f94:	f000 fbe2 	bl	800275c <HAL_NVIC_EnableIRQ>
}
 8001f98:	bf00      	nop
 8001f9a:	3720      	adds	r7, #32
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	40023800 	.word	0x40023800
 8001fa4:	40020400 	.word	0x40020400

08001fa8 <AUDIO_IO_Init>:
/********************************* LINK AUDIO *********************************/

/**
 * @brief  Initializes Audio low level.
 */
void AUDIO_IO_Init(void) {
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b086      	sub	sp, #24
 8001fac:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* Enable Reset GPIO Clock */
	AUDIO_RESET_GPIO_CLK_ENABLE();
 8001fae:	2300      	movs	r3, #0
 8001fb0:	603b      	str	r3, [r7, #0]
 8001fb2:	4b17      	ldr	r3, [pc, #92]	; (8002010 <AUDIO_IO_Init+0x68>)
 8001fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb6:	4a16      	ldr	r2, [pc, #88]	; (8002010 <AUDIO_IO_Init+0x68>)
 8001fb8:	f043 0308 	orr.w	r3, r3, #8
 8001fbc:	6313      	str	r3, [r2, #48]	; 0x30
 8001fbe:	4b14      	ldr	r3, [pc, #80]	; (8002010 <AUDIO_IO_Init+0x68>)
 8001fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc2:	f003 0308 	and.w	r3, r3, #8
 8001fc6:	603b      	str	r3, [r7, #0]
 8001fc8:	683b      	ldr	r3, [r7, #0]

	/* Audio reset pin configuration */
	GPIO_InitStruct.Pin = AUDIO_RESET_PIN;
 8001fca:	2310      	movs	r3, #16
 8001fcc:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8001fd2:	2302      	movs	r3, #2
 8001fd4:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);
 8001fda:	1d3b      	adds	r3, r7, #4
 8001fdc:	4619      	mov	r1, r3
 8001fde:	480d      	ldr	r0, [pc, #52]	; (8002014 <AUDIO_IO_Init+0x6c>)
 8001fe0:	f000 ff98 	bl	8002f14 <HAL_GPIO_Init>

	I2Cx_Init();
 8001fe4:	f7ff fefc 	bl	8001de0 <I2Cx_Init>

	/* Power Down the codec */
	HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 8001fe8:	2200      	movs	r2, #0
 8001fea:	2110      	movs	r1, #16
 8001fec:	4809      	ldr	r0, [pc, #36]	; (8002014 <AUDIO_IO_Init+0x6c>)
 8001fee:	f001 fa29 	bl	8003444 <HAL_GPIO_WritePin>

	/* Wait for a delay to insure registers erasing */
	HAL_Delay(5);
 8001ff2:	2005      	movs	r0, #5
 8001ff4:	f000 faba 	bl	800256c <HAL_Delay>

	/* Power on the codec */
	HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_SET);
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	2110      	movs	r1, #16
 8001ffc:	4805      	ldr	r0, [pc, #20]	; (8002014 <AUDIO_IO_Init+0x6c>)
 8001ffe:	f001 fa21 	bl	8003444 <HAL_GPIO_WritePin>

	/* Wait for a delay to insure registers erasing */
	HAL_Delay(5);
 8002002:	2005      	movs	r0, #5
 8002004:	f000 fab2 	bl	800256c <HAL_Delay>
}
 8002008:	bf00      	nop
 800200a:	3718      	adds	r7, #24
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}
 8002010:	40023800 	.word	0x40023800
 8002014:	40020c00 	.word	0x40020c00

08002018 <AUDIO_IO_DeInit>:

/**
 * @brief  DeInitializes Audio low level.
 */
void AUDIO_IO_DeInit(void) {
 8002018:	b480      	push	{r7}
 800201a:	af00      	add	r7, sp, #0

}
 800201c:	bf00      	nop
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr

08002026 <AUDIO_IO_Write>:
 * @brief  Writes a single data.
 * @param  Addr: I2C address
 * @param  Reg: Reg address
 * @param  Value: Data to be written
 */
void AUDIO_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value) {
 8002026:	b580      	push	{r7, lr}
 8002028:	b082      	sub	sp, #8
 800202a:	af00      	add	r7, sp, #0
 800202c:	4603      	mov	r3, r0
 800202e:	71fb      	strb	r3, [r7, #7]
 8002030:	460b      	mov	r3, r1
 8002032:	71bb      	strb	r3, [r7, #6]
 8002034:	4613      	mov	r3, r2
 8002036:	717b      	strb	r3, [r7, #5]
	I2Cx_WriteData(Addr, Reg, Value);
 8002038:	797a      	ldrb	r2, [r7, #5]
 800203a:	79b9      	ldrb	r1, [r7, #6]
 800203c:	79fb      	ldrb	r3, [r7, #7]
 800203e:	4618      	mov	r0, r3
 8002040:	f7ff fef4 	bl	8001e2c <I2Cx_WriteData>
}
 8002044:	bf00      	nop
 8002046:	3708      	adds	r7, #8
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}

0800204c <AUDIO_IO_Read>:
 * @brief  Reads a single data.
 * @param  Addr: I2C address
 * @param  Reg: Reg address
 * @retval Data to be read
 */
uint8_t AUDIO_IO_Read(uint8_t Addr, uint8_t Reg) {
 800204c:	b580      	push	{r7, lr}
 800204e:	b082      	sub	sp, #8
 8002050:	af00      	add	r7, sp, #0
 8002052:	4603      	mov	r3, r0
 8002054:	460a      	mov	r2, r1
 8002056:	71fb      	strb	r3, [r7, #7]
 8002058:	4613      	mov	r3, r2
 800205a:	71bb      	strb	r3, [r7, #6]
	return I2Cx_ReadData(Addr, Reg);
 800205c:	79ba      	ldrb	r2, [r7, #6]
 800205e:	79fb      	ldrb	r3, [r7, #7]
 8002060:	4611      	mov	r1, r2
 8002062:	4618      	mov	r0, r3
 8002064:	f7ff ff0e 	bl	8001e84 <I2Cx_ReadData>
 8002068:	4603      	mov	r3, r0
}
 800206a:	4618      	mov	r0, r3
 800206c:	3708      	adds	r7, #8
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
	...

08002074 <BSP_AUDIO_OUT_Init>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{    
 8002074:	b590      	push	{r4, r7, lr}
 8002076:	b085      	sub	sp, #20
 8002078:	af00      	add	r7, sp, #0
 800207a:	4603      	mov	r3, r0
 800207c:	603a      	str	r2, [r7, #0]
 800207e:	80fb      	strh	r3, [r7, #6]
 8002080:	460b      	mov	r3, r1
 8002082:	717b      	strb	r3, [r7, #5]
  uint8_t ret = AUDIO_OK;
 8002084:	2300      	movs	r3, #0
 8002086:	73fb      	strb	r3, [r7, #15]
  
  /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */ 
  BSP_AUDIO_OUT_ClockConfig(&hAudioOutI2s, AudioFreq, NULL);
 8002088:	2200      	movs	r2, #0
 800208a:	6839      	ldr	r1, [r7, #0]
 800208c:	481c      	ldr	r0, [pc, #112]	; (8002100 <BSP_AUDIO_OUT_Init+0x8c>)
 800208e:	f000 f89f 	bl	80021d0 <BSP_AUDIO_OUT_ClockConfig>
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  hAudioOutI2s.Instance = I2S3;
 8002092:	4b1b      	ldr	r3, [pc, #108]	; (8002100 <BSP_AUDIO_OUT_Init+0x8c>)
 8002094:	4a1b      	ldr	r2, [pc, #108]	; (8002104 <BSP_AUDIO_OUT_Init+0x90>)
 8002096:	601a      	str	r2, [r3, #0]
  if(HAL_I2S_GetState(&hAudioOutI2s) == HAL_I2S_STATE_RESET)
 8002098:	4819      	ldr	r0, [pc, #100]	; (8002100 <BSP_AUDIO_OUT_Init+0x8c>)
 800209a:	f002 fbed 	bl	8004878 <HAL_I2S_GetState>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d103      	bne.n	80020ac <BSP_AUDIO_OUT_Init+0x38>
  {
    /* Init the I2S MSP: this __weak function can be redefined by the application*/
    BSP_AUDIO_OUT_MspInit(&hAudioOutI2s, NULL);
 80020a4:	2100      	movs	r1, #0
 80020a6:	4816      	ldr	r0, [pc, #88]	; (8002100 <BSP_AUDIO_OUT_Init+0x8c>)
 80020a8:	f000 f8ec 	bl	8002284 <BSP_AUDIO_OUT_MspInit>
  }
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  /* Configure the I2S peripheral */
  if(I2S3_Init(AudioFreq) != AUDIO_OK)
 80020ac:	6838      	ldr	r0, [r7, #0]
 80020ae:	f000 f9b1 	bl	8002414 <I2S3_Init>
 80020b2:	4603      	mov	r3, r0
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d001      	beq.n	80020bc <BSP_AUDIO_OUT_Init+0x48>
  {
    ret = AUDIO_ERROR;
 80020b8:	2301      	movs	r3, #1
 80020ba:	73fb      	strb	r3, [r7, #15]
  }
  
  if(ret == AUDIO_OK)
 80020bc:	7bfb      	ldrb	r3, [r7, #15]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d10e      	bne.n	80020e0 <BSP_AUDIO_OUT_Init+0x6c>
  {
    /* Retieve audio codec identifier */
    if(((cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS)) & CS43L22_ID_MASK) == CS43L22_ID)
 80020c2:	4b11      	ldr	r3, [pc, #68]	; (8002108 <BSP_AUDIO_OUT_Init+0x94>)
 80020c4:	689b      	ldr	r3, [r3, #8]
 80020c6:	2094      	movs	r0, #148	; 0x94
 80020c8:	4798      	blx	r3
 80020ca:	4603      	mov	r3, r0
 80020cc:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 80020d0:	2be0      	cmp	r3, #224	; 0xe0
 80020d2:	d103      	bne.n	80020dc <BSP_AUDIO_OUT_Init+0x68>
    {  
      /* Initialize the audio driver structure */
      pAudioDrv = &cs43l22_drv; 
 80020d4:	4b0d      	ldr	r3, [pc, #52]	; (800210c <BSP_AUDIO_OUT_Init+0x98>)
 80020d6:	4a0c      	ldr	r2, [pc, #48]	; (8002108 <BSP_AUDIO_OUT_Init+0x94>)
 80020d8:	601a      	str	r2, [r3, #0]
 80020da:	e001      	b.n	80020e0 <BSP_AUDIO_OUT_Init+0x6c>
    }
    else
    {
      ret = AUDIO_ERROR;
 80020dc:	2301      	movs	r3, #1
 80020de:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  if(ret == AUDIO_OK)
 80020e0:	7bfb      	ldrb	r3, [r7, #15]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d107      	bne.n	80020f6 <BSP_AUDIO_OUT_Init+0x82>
  {
    pAudioDrv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 80020e6:	4b09      	ldr	r3, [pc, #36]	; (800210c <BSP_AUDIO_OUT_Init+0x98>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	681c      	ldr	r4, [r3, #0]
 80020ec:	797a      	ldrb	r2, [r7, #5]
 80020ee:	88f9      	ldrh	r1, [r7, #6]
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	2094      	movs	r0, #148	; 0x94
 80020f4:	47a0      	blx	r4
  }
  
  return ret;
 80020f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	3714      	adds	r7, #20
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd90      	pop	{r4, r7, pc}
 8002100:	20005e04 	.word	0x20005e04
 8002104:	40003c00 	.word	0x40003c00
 8002108:	20000004 	.word	0x20000004
 800210c:	200011dc 	.word	0x200011dc

08002110 <BSP_AUDIO_OUT_Play>:
  * @param  pBuffer: Pointer to the buffer 
  * @param  Size: Number of audio data BYTES.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b082      	sub	sp, #8
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
 8002118:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(pAudioDrv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 800211a:	4b10      	ldr	r3, [pc, #64]	; (800215c <BSP_AUDIO_OUT_Play+0x4c>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	683a      	ldr	r2, [r7, #0]
 8002122:	b292      	uxth	r2, r2
 8002124:	6879      	ldr	r1, [r7, #4]
 8002126:	2094      	movs	r0, #148	; 0x94
 8002128:	4798      	blx	r3
 800212a:	4603      	mov	r3, r0
 800212c:	2b00      	cmp	r3, #0
 800212e:	d001      	beq.n	8002134 <BSP_AUDIO_OUT_Play+0x24>
  {
    return AUDIO_ERROR;
 8002130:	2301      	movs	r3, #1
 8002132:	e00f      	b.n	8002154 <BSP_AUDIO_OUT_Play+0x44>
  }
  else 
  {
    /* Update the Media layer and enable it for play */  
    HAL_I2S_Transmit_DMA(&hAudioOutI2s, pBuffer, DMA_MAX(Size/AUDIODATA_SIZE)); 
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800213a:	d203      	bcs.n	8002144 <BSP_AUDIO_OUT_Play+0x34>
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	085b      	lsrs	r3, r3, #1
 8002140:	b29b      	uxth	r3, r3
 8002142:	e001      	b.n	8002148 <BSP_AUDIO_OUT_Play+0x38>
 8002144:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002148:	461a      	mov	r2, r3
 800214a:	6879      	ldr	r1, [r7, #4]
 800214c:	4804      	ldr	r0, [pc, #16]	; (8002160 <BSP_AUDIO_OUT_Play+0x50>)
 800214e:	f002 faeb 	bl	8004728 <HAL_I2S_Transmit_DMA>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8002152:	2300      	movs	r3, #0
  }
}
 8002154:	4618      	mov	r0, r3
 8002156:	3708      	adds	r7, #8
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}
 800215c:	200011dc 	.word	0x200011dc
 8002160:	20005e04 	.word	0x20005e04

08002164 <BSP_AUDIO_OUT_ChangeBuffer>:
  * @brief  Sends n-Bytes on the I2S interface.
  * @param  pData: Pointer to data address 
  * @param  Size: Number of data to be written
  */
void BSP_AUDIO_OUT_ChangeBuffer(uint16_t *pData, uint16_t Size)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b082      	sub	sp, #8
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
 800216c:	460b      	mov	r3, r1
 800216e:	807b      	strh	r3, [r7, #2]
  HAL_I2S_Transmit_DMA(&hAudioOutI2s, pData, Size); 
 8002170:	887b      	ldrh	r3, [r7, #2]
 8002172:	461a      	mov	r2, r3
 8002174:	6879      	ldr	r1, [r7, #4]
 8002176:	4803      	ldr	r0, [pc, #12]	; (8002184 <BSP_AUDIO_OUT_ChangeBuffer+0x20>)
 8002178:	f002 fad6 	bl	8004728 <HAL_I2S_Transmit_DMA>
}
 800217c:	bf00      	nop
 800217e:	3708      	adds	r7, #8
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	20005e04 	.word	0x20005e04

08002188 <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b082      	sub	sp, #8
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a04      	ldr	r2, [pc, #16]	; (80021a8 <HAL_I2S_TxCpltCallback+0x20>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d101      	bne.n	800219e <HAL_I2S_TxCpltCallback+0x16>
  {
    /* Call the user function which will manage directly transfer complete */  
    BSP_AUDIO_OUT_TransferComplete_CallBack();       
 800219a:	f7fe fc3b 	bl	8000a14 <BSP_AUDIO_OUT_TransferComplete_CallBack>
  }
}
 800219e:	bf00      	nop
 80021a0:	3708      	adds	r7, #8
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	40003c00 	.word	0x40003c00

080021ac <HAL_I2S_TxHalfCpltCallback>:
/**
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a04      	ldr	r2, [pc, #16]	; (80021cc <HAL_I2S_TxHalfCpltCallback+0x20>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d101      	bne.n	80021c2 <HAL_I2S_TxHalfCpltCallback+0x16>
  {
    /* Manage the remaining file size and new address offset: This function should
       be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
    BSP_AUDIO_OUT_HalfTransfer_CallBack();
 80021be:	f7fe fc21 	bl	8000a04 <BSP_AUDIO_OUT_HalfTransfer_CallBack>
  }
}
 80021c2:	bf00      	nop
 80021c4:	3708      	adds	r7, #8
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	40003c00 	.word	0x40003c00

080021d0 <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t AudioFreq, void *Params)
{ 
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b08a      	sub	sp, #40	; 0x28
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	60f8      	str	r0, [r7, #12]
 80021d8:	60b9      	str	r1, [r7, #8]
 80021da:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rccclkinit;
  uint8_t index = 0, freqindex = 0xFF;
 80021dc:	2300      	movs	r3, #0
 80021de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80021e2:	23ff      	movs	r3, #255	; 0xff
 80021e4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  
  for(index = 0; index < 8; index++)
 80021e8:	2300      	movs	r3, #0
 80021ea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80021ee:	e010      	b.n	8002212 <BSP_AUDIO_OUT_ClockConfig+0x42>
  {
    if(I2SFreq[index] == AudioFreq)
 80021f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80021f4:	4a20      	ldr	r2, [pc, #128]	; (8002278 <BSP_AUDIO_OUT_ClockConfig+0xa8>)
 80021f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021fa:	68ba      	ldr	r2, [r7, #8]
 80021fc:	429a      	cmp	r2, r3
 80021fe:	d103      	bne.n	8002208 <BSP_AUDIO_OUT_ClockConfig+0x38>
    {
      freqindex = index;
 8002200:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002204:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  for(index = 0; index < 8; index++)
 8002208:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800220c:	3301      	adds	r3, #1
 800220e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002212:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002216:	2b07      	cmp	r3, #7
 8002218:	d9ea      	bls.n	80021f0 <BSP_AUDIO_OUT_ClockConfig+0x20>
    }
  }
  /* Enable PLLI2S clock */
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 800221a:	f107 0314 	add.w	r3, r7, #20
 800221e:	4618      	mov	r0, r3
 8002220:	f003 fc42 	bl	8005aa8 <HAL_RCCEx_GetPeriphCLKConfig>
  /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  if ((freqindex & 0x7) == 0)
 8002224:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002228:	f003 0307 	and.w	r3, r3, #7
 800222c:	2b00      	cmp	r3, #0
 800222e:	d113      	bne.n	8002258 <BSP_AUDIO_OUT_ClockConfig+0x88>
  {
    /* I2S clock config 
    PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input)  (PLLI2SN/PLLM)
    I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8002230:	2301      	movs	r3, #1
 8002232:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 8002234:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002238:	4a10      	ldr	r2, [pc, #64]	; (800227c <BSP_AUDIO_OUT_ClockConfig+0xac>)
 800223a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800223e:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 8002240:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002244:	4a0e      	ldr	r2, [pc, #56]	; (8002280 <BSP_AUDIO_OUT_ClockConfig+0xb0>)
 8002246:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800224a:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 800224c:	f107 0314 	add.w	r3, r7, #20
 8002250:	4618      	mov	r0, r3
 8002252:	f003 fb47 	bl	80058e4 <HAL_RCCEx_PeriphCLKConfig>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
    rccclkinit.PLLI2S.PLLI2SN = 258;
    rccclkinit.PLLI2S.PLLI2SR = 3;
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
  }
}
 8002256:	e00b      	b.n	8002270 <BSP_AUDIO_OUT_ClockConfig+0xa0>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8002258:	2301      	movs	r3, #1
 800225a:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = 258;
 800225c:	f44f 7381 	mov.w	r3, #258	; 0x102
 8002260:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = 3;
 8002262:	2303      	movs	r3, #3
 8002264:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8002266:	f107 0314 	add.w	r3, r7, #20
 800226a:	4618      	mov	r0, r3
 800226c:	f003 fb3a 	bl	80058e4 <HAL_RCCEx_PeriphCLKConfig>
}
 8002270:	bf00      	nop
 8002272:	3728      	adds	r7, #40	; 0x28
 8002274:	46bd      	mov	sp, r7
 8002276:	bd80      	pop	{r7, pc}
 8002278:	0800a05c 	.word	0x0800a05c
 800227c:	0800a07c 	.word	0x0800a07c
 8002280:	0800a09c 	.word	0x0800a09c

08002284 <BSP_AUDIO_OUT_MspInit>:
  * @brief  AUDIO OUT I2S MSP Init.
  * @param  hi2s: might be required to set audio peripheral predivider if any.
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_MspInit(I2S_HandleTypeDef *hi2s, void *Params)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b08c      	sub	sp, #48	; 0x30
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
 800228c:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_i2sTx;
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable I2S3 clock */
  I2S3_CLK_ENABLE();
 800228e:	2300      	movs	r3, #0
 8002290:	61bb      	str	r3, [r7, #24]
 8002292:	4b56      	ldr	r3, [pc, #344]	; (80023ec <BSP_AUDIO_OUT_MspInit+0x168>)
 8002294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002296:	4a55      	ldr	r2, [pc, #340]	; (80023ec <BSP_AUDIO_OUT_MspInit+0x168>)
 8002298:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800229c:	6413      	str	r3, [r2, #64]	; 0x40
 800229e:	4b53      	ldr	r3, [pc, #332]	; (80023ec <BSP_AUDIO_OUT_MspInit+0x168>)
 80022a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80022a6:	61bb      	str	r3, [r7, #24]
 80022a8:	69bb      	ldr	r3, [r7, #24]
  
  /*** Configure the GPIOs ***/  
  /* Enable I2S GPIO clocks */
  I2S3_SCK_SD_CLK_ENABLE();
 80022aa:	2300      	movs	r3, #0
 80022ac:	617b      	str	r3, [r7, #20]
 80022ae:	4b4f      	ldr	r3, [pc, #316]	; (80023ec <BSP_AUDIO_OUT_MspInit+0x168>)
 80022b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022b2:	4a4e      	ldr	r2, [pc, #312]	; (80023ec <BSP_AUDIO_OUT_MspInit+0x168>)
 80022b4:	f043 0304 	orr.w	r3, r3, #4
 80022b8:	6313      	str	r3, [r2, #48]	; 0x30
 80022ba:	4b4c      	ldr	r3, [pc, #304]	; (80023ec <BSP_AUDIO_OUT_MspInit+0x168>)
 80022bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022be:	f003 0304 	and.w	r3, r3, #4
 80022c2:	617b      	str	r3, [r7, #20]
 80022c4:	697b      	ldr	r3, [r7, #20]
  I2S3_WS_CLK_ENABLE();
 80022c6:	2300      	movs	r3, #0
 80022c8:	613b      	str	r3, [r7, #16]
 80022ca:	4b48      	ldr	r3, [pc, #288]	; (80023ec <BSP_AUDIO_OUT_MspInit+0x168>)
 80022cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ce:	4a47      	ldr	r2, [pc, #284]	; (80023ec <BSP_AUDIO_OUT_MspInit+0x168>)
 80022d0:	f043 0301 	orr.w	r3, r3, #1
 80022d4:	6313      	str	r3, [r2, #48]	; 0x30
 80022d6:	4b45      	ldr	r3, [pc, #276]	; (80023ec <BSP_AUDIO_OUT_MspInit+0x168>)
 80022d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022da:	f003 0301 	and.w	r3, r3, #1
 80022de:	613b      	str	r3, [r7, #16]
 80022e0:	693b      	ldr	r3, [r7, #16]
  
  /* I2S3 pins configuration: WS, SCK and SD pins ----------------------------*/
  GPIO_InitStruct.Pin         = I2S3_SCK_PIN | I2S3_SD_PIN; 
 80022e2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80022e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 80022e8:	2302      	movs	r3, #2
 80022ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull        = GPIO_NOPULL;
 80022ec:	2300      	movs	r3, #0
 80022ee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed       = GPIO_SPEED_FAST;
 80022f0:	2302      	movs	r3, #2
 80022f2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate   = I2S3_SCK_SD_WS_AF;
 80022f4:	2306      	movs	r3, #6
 80022f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_SCK_SD_GPIO_PORT, &GPIO_InitStruct);
 80022f8:	f107 031c 	add.w	r3, r7, #28
 80022fc:	4619      	mov	r1, r3
 80022fe:	483c      	ldr	r0, [pc, #240]	; (80023f0 <BSP_AUDIO_OUT_MspInit+0x16c>)
 8002300:	f000 fe08 	bl	8002f14 <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin         = I2S3_WS_PIN ;
 8002304:	2310      	movs	r3, #16
 8002306:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_WS_GPIO_PORT, &GPIO_InitStruct); 
 8002308:	f107 031c 	add.w	r3, r7, #28
 800230c:	4619      	mov	r1, r3
 800230e:	4839      	ldr	r0, [pc, #228]	; (80023f4 <BSP_AUDIO_OUT_MspInit+0x170>)
 8002310:	f000 fe00 	bl	8002f14 <HAL_GPIO_Init>
  
  /* I2S3 pins configuration: MCK pin */
  I2S3_MCK_CLK_ENABLE();
 8002314:	2300      	movs	r3, #0
 8002316:	60fb      	str	r3, [r7, #12]
 8002318:	4b34      	ldr	r3, [pc, #208]	; (80023ec <BSP_AUDIO_OUT_MspInit+0x168>)
 800231a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800231c:	4a33      	ldr	r2, [pc, #204]	; (80023ec <BSP_AUDIO_OUT_MspInit+0x168>)
 800231e:	f043 0304 	orr.w	r3, r3, #4
 8002322:	6313      	str	r3, [r2, #48]	; 0x30
 8002324:	4b31      	ldr	r3, [pc, #196]	; (80023ec <BSP_AUDIO_OUT_MspInit+0x168>)
 8002326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002328:	f003 0304 	and.w	r3, r3, #4
 800232c:	60fb      	str	r3, [r7, #12]
 800232e:	68fb      	ldr	r3, [r7, #12]
  GPIO_InitStruct.Pin         = I2S3_MCK_PIN; 
 8002330:	2380      	movs	r3, #128	; 0x80
 8002332:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_MCK_GPIO_PORT, &GPIO_InitStruct);   
 8002334:	f107 031c 	add.w	r3, r7, #28
 8002338:	4619      	mov	r1, r3
 800233a:	482d      	ldr	r0, [pc, #180]	; (80023f0 <BSP_AUDIO_OUT_MspInit+0x16c>)
 800233c:	f000 fdea 	bl	8002f14 <HAL_GPIO_Init>
  
  /* Enable the I2S DMA clock */
  I2S3_DMAx_CLK_ENABLE(); 
 8002340:	2300      	movs	r3, #0
 8002342:	60bb      	str	r3, [r7, #8]
 8002344:	4b29      	ldr	r3, [pc, #164]	; (80023ec <BSP_AUDIO_OUT_MspInit+0x168>)
 8002346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002348:	4a28      	ldr	r2, [pc, #160]	; (80023ec <BSP_AUDIO_OUT_MspInit+0x168>)
 800234a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800234e:	6313      	str	r3, [r2, #48]	; 0x30
 8002350:	4b26      	ldr	r3, [pc, #152]	; (80023ec <BSP_AUDIO_OUT_MspInit+0x168>)
 8002352:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002354:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002358:	60bb      	str	r3, [r7, #8]
 800235a:	68bb      	ldr	r3, [r7, #8]
  
  if(hi2s->Instance == I2S3)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a25      	ldr	r2, [pc, #148]	; (80023f8 <BSP_AUDIO_OUT_MspInit+0x174>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d136      	bne.n	80023d4 <BSP_AUDIO_OUT_MspInit+0x150>
  {
    /* Configure the hdma_i2sTx handle parameters */   
    hdma_i2sTx.Init.Channel             = I2S3_DMAx_CHANNEL;  
 8002366:	4b25      	ldr	r3, [pc, #148]	; (80023fc <BSP_AUDIO_OUT_MspInit+0x178>)
 8002368:	2200      	movs	r2, #0
 800236a:	605a      	str	r2, [r3, #4]
    hdma_i2sTx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 800236c:	4b23      	ldr	r3, [pc, #140]	; (80023fc <BSP_AUDIO_OUT_MspInit+0x178>)
 800236e:	2240      	movs	r2, #64	; 0x40
 8002370:	609a      	str	r2, [r3, #8]
    hdma_i2sTx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8002372:	4b22      	ldr	r3, [pc, #136]	; (80023fc <BSP_AUDIO_OUT_MspInit+0x178>)
 8002374:	2200      	movs	r2, #0
 8002376:	60da      	str	r2, [r3, #12]
    hdma_i2sTx.Init.MemInc              = DMA_MINC_ENABLE;
 8002378:	4b20      	ldr	r3, [pc, #128]	; (80023fc <BSP_AUDIO_OUT_MspInit+0x178>)
 800237a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800237e:	611a      	str	r2, [r3, #16]
    hdma_i2sTx.Init.PeriphDataAlignment = I2S3_DMAx_PERIPH_DATA_SIZE;
 8002380:	4b1e      	ldr	r3, [pc, #120]	; (80023fc <BSP_AUDIO_OUT_MspInit+0x178>)
 8002382:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002386:	615a      	str	r2, [r3, #20]
    hdma_i2sTx.Init.MemDataAlignment    = I2S3_DMAx_MEM_DATA_SIZE;
 8002388:	4b1c      	ldr	r3, [pc, #112]	; (80023fc <BSP_AUDIO_OUT_MspInit+0x178>)
 800238a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800238e:	619a      	str	r2, [r3, #24]
    hdma_i2sTx.Init.Mode                = DMA_NORMAL;
 8002390:	4b1a      	ldr	r3, [pc, #104]	; (80023fc <BSP_AUDIO_OUT_MspInit+0x178>)
 8002392:	2200      	movs	r2, #0
 8002394:	61da      	str	r2, [r3, #28]
    hdma_i2sTx.Init.Priority            = DMA_PRIORITY_HIGH;
 8002396:	4b19      	ldr	r3, [pc, #100]	; (80023fc <BSP_AUDIO_OUT_MspInit+0x178>)
 8002398:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800239c:	621a      	str	r2, [r3, #32]
    hdma_i2sTx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 800239e:	4b17      	ldr	r3, [pc, #92]	; (80023fc <BSP_AUDIO_OUT_MspInit+0x178>)
 80023a0:	2204      	movs	r2, #4
 80023a2:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_i2sTx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80023a4:	4b15      	ldr	r3, [pc, #84]	; (80023fc <BSP_AUDIO_OUT_MspInit+0x178>)
 80023a6:	2203      	movs	r2, #3
 80023a8:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_i2sTx.Init.MemBurst            = DMA_MBURST_SINGLE;
 80023aa:	4b14      	ldr	r3, [pc, #80]	; (80023fc <BSP_AUDIO_OUT_MspInit+0x178>)
 80023ac:	2200      	movs	r2, #0
 80023ae:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_i2sTx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 80023b0:	4b12      	ldr	r3, [pc, #72]	; (80023fc <BSP_AUDIO_OUT_MspInit+0x178>)
 80023b2:	2200      	movs	r2, #0
 80023b4:	631a      	str	r2, [r3, #48]	; 0x30
    
    hdma_i2sTx.Instance                 = I2S3_DMAx_STREAM;
 80023b6:	4b11      	ldr	r3, [pc, #68]	; (80023fc <BSP_AUDIO_OUT_MspInit+0x178>)
 80023b8:	4a11      	ldr	r2, [pc, #68]	; (8002400 <BSP_AUDIO_OUT_MspInit+0x17c>)
 80023ba:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hi2s, hdmatx, hdma_i2sTx);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	4a0f      	ldr	r2, [pc, #60]	; (80023fc <BSP_AUDIO_OUT_MspInit+0x178>)
 80023c0:	639a      	str	r2, [r3, #56]	; 0x38
 80023c2:	4a0e      	ldr	r2, [pc, #56]	; (80023fc <BSP_AUDIO_OUT_MspInit+0x178>)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6393      	str	r3, [r2, #56]	; 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_i2sTx);
 80023c8:	480c      	ldr	r0, [pc, #48]	; (80023fc <BSP_AUDIO_OUT_MspInit+0x178>)
 80023ca:	f000 fa83 	bl	80028d4 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_i2sTx);
 80023ce:	480b      	ldr	r0, [pc, #44]	; (80023fc <BSP_AUDIO_OUT_MspInit+0x178>)
 80023d0:	f000 f9d2 	bl	8002778 <HAL_DMA_Init>
  }
  
  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(I2S3_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 80023d4:	2200      	movs	r2, #0
 80023d6:	210e      	movs	r1, #14
 80023d8:	202f      	movs	r0, #47	; 0x2f
 80023da:	f000 f9a3 	bl	8002724 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2S3_DMAx_IRQ); 
 80023de:	202f      	movs	r0, #47	; 0x2f
 80023e0:	f000 f9bc 	bl	800275c <HAL_NVIC_EnableIRQ>
}
 80023e4:	bf00      	nop
 80023e6:	3730      	adds	r7, #48	; 0x30
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	40023800 	.word	0x40023800
 80023f0:	40020800 	.word	0x40020800
 80023f4:	40020000 	.word	0x40020000
 80023f8:	40003c00 	.word	0x40003c00
 80023fc:	200011e0 	.word	0x200011e0
 8002400:	400260b8 	.word	0x400260b8

08002404 <BSP_AUDIO_OUT_Error_CallBack>:

/**
  * @brief  Manages the DMA FIFO error event.
  */
__weak void BSP_AUDIO_OUT_Error_CallBack(void)
{
 8002404:	b480      	push	{r7}
 8002406:	af00      	add	r7, sp, #0
}
 8002408:	bf00      	nop
 800240a:	46bd      	mov	sp, r7
 800240c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002410:	4770      	bx	lr
	...

08002414 <I2S3_Init>:
/**
  * @brief  Initializes the Audio Codec audio interface (I2S).
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  */
static uint8_t I2S3_Init(uint32_t AudioFreq)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b082      	sub	sp, #8
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  /* Initialize the hAudioOutI2s Instance parameter */
  hAudioOutI2s.Instance         = I2S3;
 800241c:	4b17      	ldr	r3, [pc, #92]	; (800247c <I2S3_Init+0x68>)
 800241e:	4a18      	ldr	r2, [pc, #96]	; (8002480 <I2S3_Init+0x6c>)
 8002420:	601a      	str	r2, [r3, #0]

 /* Disable I2S block */
  __HAL_I2S_DISABLE(&hAudioOutI2s);
 8002422:	4b16      	ldr	r3, [pc, #88]	; (800247c <I2S3_Init+0x68>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	69da      	ldr	r2, [r3, #28]
 8002428:	4b14      	ldr	r3, [pc, #80]	; (800247c <I2S3_Init+0x68>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002430:	61da      	str	r2, [r3, #28]
  
  /* I2S3 peripheral configuration */
  hAudioOutI2s.Init.AudioFreq   = AudioFreq;
 8002432:	4a12      	ldr	r2, [pc, #72]	; (800247c <I2S3_Init+0x68>)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6153      	str	r3, [r2, #20]
  hAudioOutI2s.Init.ClockSource = I2S_CLOCK_PLL;
 8002438:	4b10      	ldr	r3, [pc, #64]	; (800247c <I2S3_Init+0x68>)
 800243a:	2200      	movs	r2, #0
 800243c:	61da      	str	r2, [r3, #28]
  hAudioOutI2s.Init.CPOL        = I2S_CPOL_LOW;
 800243e:	4b0f      	ldr	r3, [pc, #60]	; (800247c <I2S3_Init+0x68>)
 8002440:	2200      	movs	r2, #0
 8002442:	619a      	str	r2, [r3, #24]
  hAudioOutI2s.Init.DataFormat  = I2S_DATAFORMAT_16B;
 8002444:	4b0d      	ldr	r3, [pc, #52]	; (800247c <I2S3_Init+0x68>)
 8002446:	2200      	movs	r2, #0
 8002448:	60da      	str	r2, [r3, #12]
  hAudioOutI2s.Init.MCLKOutput  = I2S_MCLKOUTPUT_ENABLE;
 800244a:	4b0c      	ldr	r3, [pc, #48]	; (800247c <I2S3_Init+0x68>)
 800244c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002450:	611a      	str	r2, [r3, #16]
  hAudioOutI2s.Init.Mode        = I2S_MODE_MASTER_TX;
 8002452:	4b0a      	ldr	r3, [pc, #40]	; (800247c <I2S3_Init+0x68>)
 8002454:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002458:	605a      	str	r2, [r3, #4]
  hAudioOutI2s.Init.Standard    = I2S_STANDARD;
 800245a:	4b08      	ldr	r3, [pc, #32]	; (800247c <I2S3_Init+0x68>)
 800245c:	2200      	movs	r2, #0
 800245e:	609a      	str	r2, [r3, #8]
  /* Initialize the I2S peripheral with the structure above */  
  if(HAL_I2S_Init(&hAudioOutI2s) != HAL_OK)
 8002460:	4806      	ldr	r0, [pc, #24]	; (800247c <I2S3_Init+0x68>)
 8002462:	f002 f821 	bl	80044a8 <HAL_I2S_Init>
 8002466:	4603      	mov	r3, r0
 8002468:	2b00      	cmp	r3, #0
 800246a:	d001      	beq.n	8002470 <I2S3_Init+0x5c>
  {
    return AUDIO_ERROR;
 800246c:	2301      	movs	r3, #1
 800246e:	e000      	b.n	8002472 <I2S3_Init+0x5e>
  }
  else
  {
    return AUDIO_OK;
 8002470:	2300      	movs	r3, #0
  }
}
 8002472:	4618      	mov	r0, r3
 8002474:	3708      	adds	r7, #8
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	20005e04 	.word	0x20005e04
 8002480:	40003c00 	.word	0x40003c00

08002484 <HAL_I2S_RxCpltCallback>:
/**
  * @brief  Rx Transfer completed callbacks
  * @param  hi2s: I2S handle
  */
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b082      	sub	sp, #8
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 800248c:	f000 f804 	bl	8002498 <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 8002490:	bf00      	nop
 8002492:	3708      	adds	r7, #8
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}

08002498 <BSP_AUDIO_IN_TransferComplete_CallBack>:

/**
  * @brief  User callback when record buffer is filled.
  */
__weak void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 8002498:	b480      	push	{r7}
 800249a:	af00      	add	r7, sp, #0
  /* This function should be implemented by the user application.
     It is called into this driver when the current buffer is filled
     to prepare the next buffer pointer and its size. */
}
 800249c:	bf00      	nop
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr

080024a6 <BSP_AUDIO_IN_Error_Callback>:

/**
  * @brief  Audio IN Error callback function.
  */
__weak void BSP_AUDIO_IN_Error_Callback(void)
{   
 80024a6:	b480      	push	{r7}
 80024a8:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 80024aa:	bf00      	nop
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr

080024b4 <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b082      	sub	sp, #8
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
  if(hi2s->Instance == I2S3)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a07      	ldr	r2, [pc, #28]	; (80024e0 <HAL_I2S_ErrorCallback+0x2c>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d101      	bne.n	80024ca <HAL_I2S_ErrorCallback+0x16>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 80024c6:	f7ff ff9d 	bl	8002404 <BSP_AUDIO_OUT_Error_CallBack>
  }
  if(hi2s->Instance == I2S2)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a05      	ldr	r2, [pc, #20]	; (80024e4 <HAL_I2S_ErrorCallback+0x30>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d101      	bne.n	80024d8 <HAL_I2S_ErrorCallback+0x24>
  {
    BSP_AUDIO_IN_Error_Callback();
 80024d4:	f7ff ffe7 	bl	80024a6 <BSP_AUDIO_IN_Error_Callback>
  }
}
 80024d8:	bf00      	nop
 80024da:	3708      	adds	r7, #8
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}
 80024e0:	40003c00 	.word	0x40003c00
 80024e4:	40003800 	.word	0x40003800

080024e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80024ec:	4b0e      	ldr	r3, [pc, #56]	; (8002528 <HAL_Init+0x40>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4a0d      	ldr	r2, [pc, #52]	; (8002528 <HAL_Init+0x40>)
 80024f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80024f8:	4b0b      	ldr	r3, [pc, #44]	; (8002528 <HAL_Init+0x40>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a0a      	ldr	r2, [pc, #40]	; (8002528 <HAL_Init+0x40>)
 80024fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002502:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002504:	4b08      	ldr	r3, [pc, #32]	; (8002528 <HAL_Init+0x40>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a07      	ldr	r2, [pc, #28]	; (8002528 <HAL_Init+0x40>)
 800250a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800250e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002510:	2003      	movs	r0, #3
 8002512:	f000 f8fc 	bl	800270e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002516:	200f      	movs	r0, #15
 8002518:	f7fe fee6 	bl	80012e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800251c:	f7fe feb8 	bl	8001290 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002520:	2300      	movs	r3, #0
}
 8002522:	4618      	mov	r0, r3
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	40023c00 	.word	0x40023c00

0800252c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800252c:	b480      	push	{r7}
 800252e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002530:	4b06      	ldr	r3, [pc, #24]	; (800254c <HAL_IncTick+0x20>)
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	461a      	mov	r2, r3
 8002536:	4b06      	ldr	r3, [pc, #24]	; (8002550 <HAL_IncTick+0x24>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4413      	add	r3, r2
 800253c:	4a04      	ldr	r2, [pc, #16]	; (8002550 <HAL_IncTick+0x24>)
 800253e:	6013      	str	r3, [r2, #0]
}
 8002540:	bf00      	nop
 8002542:	46bd      	mov	sp, r7
 8002544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002548:	4770      	bx	lr
 800254a:	bf00      	nop
 800254c:	20000040 	.word	0x20000040
 8002550:	20005e94 	.word	0x20005e94

08002554 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002554:	b480      	push	{r7}
 8002556:	af00      	add	r7, sp, #0
  return uwTick;
 8002558:	4b03      	ldr	r3, [pc, #12]	; (8002568 <HAL_GetTick+0x14>)
 800255a:	681b      	ldr	r3, [r3, #0]
}
 800255c:	4618      	mov	r0, r3
 800255e:	46bd      	mov	sp, r7
 8002560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002564:	4770      	bx	lr
 8002566:	bf00      	nop
 8002568:	20005e94 	.word	0x20005e94

0800256c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b084      	sub	sp, #16
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002574:	f7ff ffee 	bl	8002554 <HAL_GetTick>
 8002578:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002584:	d005      	beq.n	8002592 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002586:	4b0a      	ldr	r3, [pc, #40]	; (80025b0 <HAL_Delay+0x44>)
 8002588:	781b      	ldrb	r3, [r3, #0]
 800258a:	461a      	mov	r2, r3
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	4413      	add	r3, r2
 8002590:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002592:	bf00      	nop
 8002594:	f7ff ffde 	bl	8002554 <HAL_GetTick>
 8002598:	4602      	mov	r2, r0
 800259a:	68bb      	ldr	r3, [r7, #8]
 800259c:	1ad3      	subs	r3, r2, r3
 800259e:	68fa      	ldr	r2, [r7, #12]
 80025a0:	429a      	cmp	r2, r3
 80025a2:	d8f7      	bhi.n	8002594 <HAL_Delay+0x28>
  {
  }
}
 80025a4:	bf00      	nop
 80025a6:	bf00      	nop
 80025a8:	3710      	adds	r7, #16
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	20000040 	.word	0x20000040

080025b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b085      	sub	sp, #20
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	f003 0307 	and.w	r3, r3, #7
 80025c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025c4:	4b0c      	ldr	r3, [pc, #48]	; (80025f8 <__NVIC_SetPriorityGrouping+0x44>)
 80025c6:	68db      	ldr	r3, [r3, #12]
 80025c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025ca:	68ba      	ldr	r2, [r7, #8]
 80025cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80025d0:	4013      	ands	r3, r2
 80025d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025d8:	68bb      	ldr	r3, [r7, #8]
 80025da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80025e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025e6:	4a04      	ldr	r2, [pc, #16]	; (80025f8 <__NVIC_SetPriorityGrouping+0x44>)
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	60d3      	str	r3, [r2, #12]
}
 80025ec:	bf00      	nop
 80025ee:	3714      	adds	r7, #20
 80025f0:	46bd      	mov	sp, r7
 80025f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f6:	4770      	bx	lr
 80025f8:	e000ed00 	.word	0xe000ed00

080025fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025fc:	b480      	push	{r7}
 80025fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002600:	4b04      	ldr	r3, [pc, #16]	; (8002614 <__NVIC_GetPriorityGrouping+0x18>)
 8002602:	68db      	ldr	r3, [r3, #12]
 8002604:	0a1b      	lsrs	r3, r3, #8
 8002606:	f003 0307 	and.w	r3, r3, #7
}
 800260a:	4618      	mov	r0, r3
 800260c:	46bd      	mov	sp, r7
 800260e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002612:	4770      	bx	lr
 8002614:	e000ed00 	.word	0xe000ed00

08002618 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002618:	b480      	push	{r7}
 800261a:	b083      	sub	sp, #12
 800261c:	af00      	add	r7, sp, #0
 800261e:	4603      	mov	r3, r0
 8002620:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002622:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002626:	2b00      	cmp	r3, #0
 8002628:	db0b      	blt.n	8002642 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800262a:	79fb      	ldrb	r3, [r7, #7]
 800262c:	f003 021f 	and.w	r2, r3, #31
 8002630:	4907      	ldr	r1, [pc, #28]	; (8002650 <__NVIC_EnableIRQ+0x38>)
 8002632:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002636:	095b      	lsrs	r3, r3, #5
 8002638:	2001      	movs	r0, #1
 800263a:	fa00 f202 	lsl.w	r2, r0, r2
 800263e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002642:	bf00      	nop
 8002644:	370c      	adds	r7, #12
 8002646:	46bd      	mov	sp, r7
 8002648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264c:	4770      	bx	lr
 800264e:	bf00      	nop
 8002650:	e000e100 	.word	0xe000e100

08002654 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002654:	b480      	push	{r7}
 8002656:	b083      	sub	sp, #12
 8002658:	af00      	add	r7, sp, #0
 800265a:	4603      	mov	r3, r0
 800265c:	6039      	str	r1, [r7, #0]
 800265e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002660:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002664:	2b00      	cmp	r3, #0
 8002666:	db0a      	blt.n	800267e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	b2da      	uxtb	r2, r3
 800266c:	490c      	ldr	r1, [pc, #48]	; (80026a0 <__NVIC_SetPriority+0x4c>)
 800266e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002672:	0112      	lsls	r2, r2, #4
 8002674:	b2d2      	uxtb	r2, r2
 8002676:	440b      	add	r3, r1
 8002678:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800267c:	e00a      	b.n	8002694 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	b2da      	uxtb	r2, r3
 8002682:	4908      	ldr	r1, [pc, #32]	; (80026a4 <__NVIC_SetPriority+0x50>)
 8002684:	79fb      	ldrb	r3, [r7, #7]
 8002686:	f003 030f 	and.w	r3, r3, #15
 800268a:	3b04      	subs	r3, #4
 800268c:	0112      	lsls	r2, r2, #4
 800268e:	b2d2      	uxtb	r2, r2
 8002690:	440b      	add	r3, r1
 8002692:	761a      	strb	r2, [r3, #24]
}
 8002694:	bf00      	nop
 8002696:	370c      	adds	r7, #12
 8002698:	46bd      	mov	sp, r7
 800269a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269e:	4770      	bx	lr
 80026a0:	e000e100 	.word	0xe000e100
 80026a4:	e000ed00 	.word	0xe000ed00

080026a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b089      	sub	sp, #36	; 0x24
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	60f8      	str	r0, [r7, #12]
 80026b0:	60b9      	str	r1, [r7, #8]
 80026b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	f003 0307 	and.w	r3, r3, #7
 80026ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026bc:	69fb      	ldr	r3, [r7, #28]
 80026be:	f1c3 0307 	rsb	r3, r3, #7
 80026c2:	2b04      	cmp	r3, #4
 80026c4:	bf28      	it	cs
 80026c6:	2304      	movcs	r3, #4
 80026c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026ca:	69fb      	ldr	r3, [r7, #28]
 80026cc:	3304      	adds	r3, #4
 80026ce:	2b06      	cmp	r3, #6
 80026d0:	d902      	bls.n	80026d8 <NVIC_EncodePriority+0x30>
 80026d2:	69fb      	ldr	r3, [r7, #28]
 80026d4:	3b03      	subs	r3, #3
 80026d6:	e000      	b.n	80026da <NVIC_EncodePriority+0x32>
 80026d8:	2300      	movs	r3, #0
 80026da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80026e0:	69bb      	ldr	r3, [r7, #24]
 80026e2:	fa02 f303 	lsl.w	r3, r2, r3
 80026e6:	43da      	mvns	r2, r3
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	401a      	ands	r2, r3
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026f0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	fa01 f303 	lsl.w	r3, r1, r3
 80026fa:	43d9      	mvns	r1, r3
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002700:	4313      	orrs	r3, r2
         );
}
 8002702:	4618      	mov	r0, r3
 8002704:	3724      	adds	r7, #36	; 0x24
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr

0800270e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800270e:	b580      	push	{r7, lr}
 8002710:	b082      	sub	sp, #8
 8002712:	af00      	add	r7, sp, #0
 8002714:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002716:	6878      	ldr	r0, [r7, #4]
 8002718:	f7ff ff4c 	bl	80025b4 <__NVIC_SetPriorityGrouping>
}
 800271c:	bf00      	nop
 800271e:	3708      	adds	r7, #8
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}

08002724 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002724:	b580      	push	{r7, lr}
 8002726:	b086      	sub	sp, #24
 8002728:	af00      	add	r7, sp, #0
 800272a:	4603      	mov	r3, r0
 800272c:	60b9      	str	r1, [r7, #8]
 800272e:	607a      	str	r2, [r7, #4]
 8002730:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002732:	2300      	movs	r3, #0
 8002734:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002736:	f7ff ff61 	bl	80025fc <__NVIC_GetPriorityGrouping>
 800273a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800273c:	687a      	ldr	r2, [r7, #4]
 800273e:	68b9      	ldr	r1, [r7, #8]
 8002740:	6978      	ldr	r0, [r7, #20]
 8002742:	f7ff ffb1 	bl	80026a8 <NVIC_EncodePriority>
 8002746:	4602      	mov	r2, r0
 8002748:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800274c:	4611      	mov	r1, r2
 800274e:	4618      	mov	r0, r3
 8002750:	f7ff ff80 	bl	8002654 <__NVIC_SetPriority>
}
 8002754:	bf00      	nop
 8002756:	3718      	adds	r7, #24
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}

0800275c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b082      	sub	sp, #8
 8002760:	af00      	add	r7, sp, #0
 8002762:	4603      	mov	r3, r0
 8002764:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002766:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800276a:	4618      	mov	r0, r3
 800276c:	f7ff ff54 	bl	8002618 <__NVIC_EnableIRQ>
}
 8002770:	bf00      	nop
 8002772:	3708      	adds	r7, #8
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}

08002778 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b086      	sub	sp, #24
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002780:	2300      	movs	r3, #0
 8002782:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002784:	f7ff fee6 	bl	8002554 <HAL_GetTick>
 8002788:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d101      	bne.n	8002794 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002790:	2301      	movs	r3, #1
 8002792:	e099      	b.n	80028c8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2202      	movs	r2, #2
 8002798:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2200      	movs	r2, #0
 80027a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	681a      	ldr	r2, [r3, #0]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f022 0201 	bic.w	r2, r2, #1
 80027b2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80027b4:	e00f      	b.n	80027d6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80027b6:	f7ff fecd 	bl	8002554 <HAL_GetTick>
 80027ba:	4602      	mov	r2, r0
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	1ad3      	subs	r3, r2, r3
 80027c0:	2b05      	cmp	r3, #5
 80027c2:	d908      	bls.n	80027d6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2220      	movs	r2, #32
 80027c8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2203      	movs	r2, #3
 80027ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80027d2:	2303      	movs	r3, #3
 80027d4:	e078      	b.n	80028c8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f003 0301 	and.w	r3, r3, #1
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d1e8      	bne.n	80027b6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80027ec:	697a      	ldr	r2, [r7, #20]
 80027ee:	4b38      	ldr	r3, [pc, #224]	; (80028d0 <HAL_DMA_Init+0x158>)
 80027f0:	4013      	ands	r3, r2
 80027f2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	685a      	ldr	r2, [r3, #4]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002802:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	691b      	ldr	r3, [r3, #16]
 8002808:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800280e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	699b      	ldr	r3, [r3, #24]
 8002814:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800281a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6a1b      	ldr	r3, [r3, #32]
 8002820:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002822:	697a      	ldr	r2, [r7, #20]
 8002824:	4313      	orrs	r3, r2
 8002826:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800282c:	2b04      	cmp	r3, #4
 800282e:	d107      	bne.n	8002840 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002838:	4313      	orrs	r3, r2
 800283a:	697a      	ldr	r2, [r7, #20]
 800283c:	4313      	orrs	r3, r2
 800283e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	697a      	ldr	r2, [r7, #20]
 8002846:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	695b      	ldr	r3, [r3, #20]
 800284e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	f023 0307 	bic.w	r3, r3, #7
 8002856:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800285c:	697a      	ldr	r2, [r7, #20]
 800285e:	4313      	orrs	r3, r2
 8002860:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002866:	2b04      	cmp	r3, #4
 8002868:	d117      	bne.n	800289a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800286e:	697a      	ldr	r2, [r7, #20]
 8002870:	4313      	orrs	r3, r2
 8002872:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002878:	2b00      	cmp	r3, #0
 800287a:	d00e      	beq.n	800289a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800287c:	6878      	ldr	r0, [r7, #4]
 800287e:	f000 facd 	bl	8002e1c <DMA_CheckFifoParam>
 8002882:	4603      	mov	r3, r0
 8002884:	2b00      	cmp	r3, #0
 8002886:	d008      	beq.n	800289a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2240      	movs	r2, #64	; 0x40
 800288c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2201      	movs	r2, #1
 8002892:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002896:	2301      	movs	r3, #1
 8002898:	e016      	b.n	80028c8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	697a      	ldr	r2, [r7, #20]
 80028a0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80028a2:	6878      	ldr	r0, [r7, #4]
 80028a4:	f000 fa84 	bl	8002db0 <DMA_CalcBaseAndBitshift>
 80028a8:	4603      	mov	r3, r0
 80028aa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028b0:	223f      	movs	r2, #63	; 0x3f
 80028b2:	409a      	lsls	r2, r3
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2200      	movs	r2, #0
 80028bc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2201      	movs	r2, #1
 80028c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80028c6:	2300      	movs	r3, #0
}
 80028c8:	4618      	mov	r0, r3
 80028ca:	3718      	adds	r7, #24
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd80      	pop	{r7, pc}
 80028d0:	f010803f 	.word	0xf010803f

080028d4 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b084      	sub	sp, #16
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d101      	bne.n	80028e6 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80028e2:	2301      	movs	r3, #1
 80028e4:	e050      	b.n	8002988 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80028ec:	b2db      	uxtb	r3, r3
 80028ee:	2b02      	cmp	r3, #2
 80028f0:	d101      	bne.n	80028f6 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80028f2:	2302      	movs	r3, #2
 80028f4:	e048      	b.n	8002988 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	681a      	ldr	r2, [r3, #0]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f022 0201 	bic.w	r2, r2, #1
 8002904:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	2200      	movs	r2, #0
 800290c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	2200      	movs	r2, #0
 8002914:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	2200      	movs	r2, #0
 800291c:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	2200      	movs	r2, #0
 8002924:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	2200      	movs	r2, #0
 800292c:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	2221      	movs	r2, #33	; 0x21
 8002934:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002936:	6878      	ldr	r0, [r7, #4]
 8002938:	f000 fa3a 	bl	8002db0 <DMA_CalcBaseAndBitshift>
 800293c:	4603      	mov	r3, r0
 800293e:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2200      	movs	r2, #0
 8002944:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2200      	movs	r2, #0
 800294a:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2200      	movs	r2, #0
 8002950:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2200      	movs	r2, #0
 8002956:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2200      	movs	r2, #0
 800295c:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2200      	movs	r2, #0
 8002962:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002968:	223f      	movs	r2, #63	; 0x3f
 800296a:	409a      	lsls	r2, r3
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2200      	movs	r2, #0
 8002974:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2200      	movs	r2, #0
 800297a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2200      	movs	r2, #0
 8002982:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002986:	2300      	movs	r3, #0
}
 8002988:	4618      	mov	r0, r3
 800298a:	3710      	adds	r7, #16
 800298c:	46bd      	mov	sp, r7
 800298e:	bd80      	pop	{r7, pc}

08002990 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b086      	sub	sp, #24
 8002994:	af00      	add	r7, sp, #0
 8002996:	60f8      	str	r0, [r7, #12]
 8002998:	60b9      	str	r1, [r7, #8]
 800299a:	607a      	str	r2, [r7, #4]
 800299c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800299e:	2300      	movs	r3, #0
 80029a0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029a6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80029ae:	2b01      	cmp	r3, #1
 80029b0:	d101      	bne.n	80029b6 <HAL_DMA_Start_IT+0x26>
 80029b2:	2302      	movs	r3, #2
 80029b4:	e040      	b.n	8002a38 <HAL_DMA_Start_IT+0xa8>
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	2201      	movs	r2, #1
 80029ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80029c4:	b2db      	uxtb	r3, r3
 80029c6:	2b01      	cmp	r3, #1
 80029c8:	d12f      	bne.n	8002a2a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	2202      	movs	r2, #2
 80029ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	2200      	movs	r2, #0
 80029d6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	687a      	ldr	r2, [r7, #4]
 80029dc:	68b9      	ldr	r1, [r7, #8]
 80029de:	68f8      	ldr	r0, [r7, #12]
 80029e0:	f000 f9b8 	bl	8002d54 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029e8:	223f      	movs	r2, #63	; 0x3f
 80029ea:	409a      	lsls	r2, r3
 80029ec:	693b      	ldr	r3, [r7, #16]
 80029ee:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f042 0216 	orr.w	r2, r2, #22
 80029fe:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d007      	beq.n	8002a18 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f042 0208 	orr.w	r2, r2, #8
 8002a16:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f042 0201 	orr.w	r2, r2, #1
 8002a26:	601a      	str	r2, [r3, #0]
 8002a28:	e005      	b.n	8002a36 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002a32:	2302      	movs	r3, #2
 8002a34:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002a36:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	3718      	adds	r7, #24
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}

08002a40 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b086      	sub	sp, #24
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002a4c:	4b92      	ldr	r3, [pc, #584]	; (8002c98 <HAL_DMA_IRQHandler+0x258>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a92      	ldr	r2, [pc, #584]	; (8002c9c <HAL_DMA_IRQHandler+0x25c>)
 8002a52:	fba2 2303 	umull	r2, r3, r2, r3
 8002a56:	0a9b      	lsrs	r3, r3, #10
 8002a58:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a5e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002a60:	693b      	ldr	r3, [r7, #16]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a6a:	2208      	movs	r2, #8
 8002a6c:	409a      	lsls	r2, r3
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	4013      	ands	r3, r2
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d01a      	beq.n	8002aac <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f003 0304 	and.w	r3, r3, #4
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d013      	beq.n	8002aac <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	681a      	ldr	r2, [r3, #0]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f022 0204 	bic.w	r2, r2, #4
 8002a92:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a98:	2208      	movs	r2, #8
 8002a9a:	409a      	lsls	r2, r3
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002aa4:	f043 0201 	orr.w	r2, r3, #1
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	409a      	lsls	r2, r3
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	4013      	ands	r3, r2
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d012      	beq.n	8002ae2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	695b      	ldr	r3, [r3, #20]
 8002ac2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d00b      	beq.n	8002ae2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ace:	2201      	movs	r2, #1
 8002ad0:	409a      	lsls	r2, r3
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ada:	f043 0202 	orr.w	r2, r3, #2
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ae6:	2204      	movs	r2, #4
 8002ae8:	409a      	lsls	r2, r3
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	4013      	ands	r3, r2
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d012      	beq.n	8002b18 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f003 0302 	and.w	r3, r3, #2
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d00b      	beq.n	8002b18 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b04:	2204      	movs	r2, #4
 8002b06:	409a      	lsls	r2, r3
 8002b08:	693b      	ldr	r3, [r7, #16]
 8002b0a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b10:	f043 0204 	orr.w	r2, r3, #4
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b1c:	2210      	movs	r2, #16
 8002b1e:	409a      	lsls	r2, r3
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	4013      	ands	r3, r2
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d043      	beq.n	8002bb0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f003 0308 	and.w	r3, r3, #8
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d03c      	beq.n	8002bb0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b3a:	2210      	movs	r2, #16
 8002b3c:	409a      	lsls	r2, r3
 8002b3e:	693b      	ldr	r3, [r7, #16]
 8002b40:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d018      	beq.n	8002b82 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d108      	bne.n	8002b70 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d024      	beq.n	8002bb0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b6a:	6878      	ldr	r0, [r7, #4]
 8002b6c:	4798      	blx	r3
 8002b6e:	e01f      	b.n	8002bb0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d01b      	beq.n	8002bb0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b7c:	6878      	ldr	r0, [r7, #4]
 8002b7e:	4798      	blx	r3
 8002b80:	e016      	b.n	8002bb0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d107      	bne.n	8002ba0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	681a      	ldr	r2, [r3, #0]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f022 0208 	bic.w	r2, r2, #8
 8002b9e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d003      	beq.n	8002bb0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bac:	6878      	ldr	r0, [r7, #4]
 8002bae:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bb4:	2220      	movs	r2, #32
 8002bb6:	409a      	lsls	r2, r3
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	4013      	ands	r3, r2
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	f000 808e 	beq.w	8002cde <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f003 0310 	and.w	r3, r3, #16
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	f000 8086 	beq.w	8002cde <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bd6:	2220      	movs	r2, #32
 8002bd8:	409a      	lsls	r2, r3
 8002bda:	693b      	ldr	r3, [r7, #16]
 8002bdc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	2b05      	cmp	r3, #5
 8002be8:	d136      	bne.n	8002c58 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	681a      	ldr	r2, [r3, #0]
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f022 0216 	bic.w	r2, r2, #22
 8002bf8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	695a      	ldr	r2, [r3, #20]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002c08:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d103      	bne.n	8002c1a <HAL_DMA_IRQHandler+0x1da>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d007      	beq.n	8002c2a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	681a      	ldr	r2, [r3, #0]
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f022 0208 	bic.w	r2, r2, #8
 8002c28:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c2e:	223f      	movs	r2, #63	; 0x3f
 8002c30:	409a      	lsls	r2, r3
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2201      	movs	r2, #1
 8002c3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2200      	movs	r2, #0
 8002c42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d07d      	beq.n	8002d4a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c52:	6878      	ldr	r0, [r7, #4]
 8002c54:	4798      	blx	r3
        }
        return;
 8002c56:	e078      	b.n	8002d4a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d01c      	beq.n	8002ca0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d108      	bne.n	8002c86 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d030      	beq.n	8002cde <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c80:	6878      	ldr	r0, [r7, #4]
 8002c82:	4798      	blx	r3
 8002c84:	e02b      	b.n	8002cde <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d027      	beq.n	8002cde <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	4798      	blx	r3
 8002c96:	e022      	b.n	8002cde <HAL_DMA_IRQHandler+0x29e>
 8002c98:	20000000 	.word	0x20000000
 8002c9c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d10f      	bne.n	8002cce <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	681a      	ldr	r2, [r3, #0]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f022 0210 	bic.w	r2, r2, #16
 8002cbc:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d003      	beq.n	8002cde <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cda:	6878      	ldr	r0, [r7, #4]
 8002cdc:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d032      	beq.n	8002d4c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cea:	f003 0301 	and.w	r3, r3, #1
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d022      	beq.n	8002d38 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2205      	movs	r2, #5
 8002cf6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f022 0201 	bic.w	r2, r2, #1
 8002d08:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	3301      	adds	r3, #1
 8002d0e:	60bb      	str	r3, [r7, #8]
 8002d10:	697a      	ldr	r2, [r7, #20]
 8002d12:	429a      	cmp	r2, r3
 8002d14:	d307      	bcc.n	8002d26 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f003 0301 	and.w	r3, r3, #1
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d1f2      	bne.n	8002d0a <HAL_DMA_IRQHandler+0x2ca>
 8002d24:	e000      	b.n	8002d28 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002d26:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2200      	movs	r2, #0
 8002d34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d005      	beq.n	8002d4c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d44:	6878      	ldr	r0, [r7, #4]
 8002d46:	4798      	blx	r3
 8002d48:	e000      	b.n	8002d4c <HAL_DMA_IRQHandler+0x30c>
        return;
 8002d4a:	bf00      	nop
    }
  }
}
 8002d4c:	3718      	adds	r7, #24
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}
 8002d52:	bf00      	nop

08002d54 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b085      	sub	sp, #20
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	60f8      	str	r0, [r7, #12]
 8002d5c:	60b9      	str	r1, [r7, #8]
 8002d5e:	607a      	str	r2, [r7, #4]
 8002d60:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	681a      	ldr	r2, [r3, #0]
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002d70:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	683a      	ldr	r2, [r7, #0]
 8002d78:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	689b      	ldr	r3, [r3, #8]
 8002d7e:	2b40      	cmp	r3, #64	; 0x40
 8002d80:	d108      	bne.n	8002d94 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	687a      	ldr	r2, [r7, #4]
 8002d88:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	68ba      	ldr	r2, [r7, #8]
 8002d90:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002d92:	e007      	b.n	8002da4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	68ba      	ldr	r2, [r7, #8]
 8002d9a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	687a      	ldr	r2, [r7, #4]
 8002da2:	60da      	str	r2, [r3, #12]
}
 8002da4:	bf00      	nop
 8002da6:	3714      	adds	r7, #20
 8002da8:	46bd      	mov	sp, r7
 8002daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dae:	4770      	bx	lr

08002db0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b085      	sub	sp, #20
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	b2db      	uxtb	r3, r3
 8002dbe:	3b10      	subs	r3, #16
 8002dc0:	4a14      	ldr	r2, [pc, #80]	; (8002e14 <DMA_CalcBaseAndBitshift+0x64>)
 8002dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8002dc6:	091b      	lsrs	r3, r3, #4
 8002dc8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002dca:	4a13      	ldr	r2, [pc, #76]	; (8002e18 <DMA_CalcBaseAndBitshift+0x68>)
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	4413      	add	r3, r2
 8002dd0:	781b      	ldrb	r3, [r3, #0]
 8002dd2:	461a      	mov	r2, r3
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	2b03      	cmp	r3, #3
 8002ddc:	d909      	bls.n	8002df2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002de6:	f023 0303 	bic.w	r3, r3, #3
 8002dea:	1d1a      	adds	r2, r3, #4
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	659a      	str	r2, [r3, #88]	; 0x58
 8002df0:	e007      	b.n	8002e02 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002dfa:	f023 0303 	bic.w	r3, r3, #3
 8002dfe:	687a      	ldr	r2, [r7, #4]
 8002e00:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002e06:	4618      	mov	r0, r3
 8002e08:	3714      	adds	r7, #20
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr
 8002e12:	bf00      	nop
 8002e14:	aaaaaaab 	.word	0xaaaaaaab
 8002e18:	0800a0bc 	.word	0x0800a0bc

08002e1c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b085      	sub	sp, #20
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e24:	2300      	movs	r3, #0
 8002e26:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e2c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	699b      	ldr	r3, [r3, #24]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d11f      	bne.n	8002e76 <DMA_CheckFifoParam+0x5a>
 8002e36:	68bb      	ldr	r3, [r7, #8]
 8002e38:	2b03      	cmp	r3, #3
 8002e3a:	d856      	bhi.n	8002eea <DMA_CheckFifoParam+0xce>
 8002e3c:	a201      	add	r2, pc, #4	; (adr r2, 8002e44 <DMA_CheckFifoParam+0x28>)
 8002e3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e42:	bf00      	nop
 8002e44:	08002e55 	.word	0x08002e55
 8002e48:	08002e67 	.word	0x08002e67
 8002e4c:	08002e55 	.word	0x08002e55
 8002e50:	08002eeb 	.word	0x08002eeb
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e58:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d046      	beq.n	8002eee <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002e60:	2301      	movs	r3, #1
 8002e62:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e64:	e043      	b.n	8002eee <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e6a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002e6e:	d140      	bne.n	8002ef2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e74:	e03d      	b.n	8002ef2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	699b      	ldr	r3, [r3, #24]
 8002e7a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e7e:	d121      	bne.n	8002ec4 <DMA_CheckFifoParam+0xa8>
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	2b03      	cmp	r3, #3
 8002e84:	d837      	bhi.n	8002ef6 <DMA_CheckFifoParam+0xda>
 8002e86:	a201      	add	r2, pc, #4	; (adr r2, 8002e8c <DMA_CheckFifoParam+0x70>)
 8002e88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e8c:	08002e9d 	.word	0x08002e9d
 8002e90:	08002ea3 	.word	0x08002ea3
 8002e94:	08002e9d 	.word	0x08002e9d
 8002e98:	08002eb5 	.word	0x08002eb5
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	73fb      	strb	r3, [r7, #15]
      break;
 8002ea0:	e030      	b.n	8002f04 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ea6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d025      	beq.n	8002efa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002eb2:	e022      	b.n	8002efa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eb8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002ebc:	d11f      	bne.n	8002efe <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002ec2:	e01c      	b.n	8002efe <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	2b02      	cmp	r3, #2
 8002ec8:	d903      	bls.n	8002ed2 <DMA_CheckFifoParam+0xb6>
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	2b03      	cmp	r3, #3
 8002ece:	d003      	beq.n	8002ed8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002ed0:	e018      	b.n	8002f04 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	73fb      	strb	r3, [r7, #15]
      break;
 8002ed6:	e015      	b.n	8002f04 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002edc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d00e      	beq.n	8002f02 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	73fb      	strb	r3, [r7, #15]
      break;
 8002ee8:	e00b      	b.n	8002f02 <DMA_CheckFifoParam+0xe6>
      break;
 8002eea:	bf00      	nop
 8002eec:	e00a      	b.n	8002f04 <DMA_CheckFifoParam+0xe8>
      break;
 8002eee:	bf00      	nop
 8002ef0:	e008      	b.n	8002f04 <DMA_CheckFifoParam+0xe8>
      break;
 8002ef2:	bf00      	nop
 8002ef4:	e006      	b.n	8002f04 <DMA_CheckFifoParam+0xe8>
      break;
 8002ef6:	bf00      	nop
 8002ef8:	e004      	b.n	8002f04 <DMA_CheckFifoParam+0xe8>
      break;
 8002efa:	bf00      	nop
 8002efc:	e002      	b.n	8002f04 <DMA_CheckFifoParam+0xe8>
      break;   
 8002efe:	bf00      	nop
 8002f00:	e000      	b.n	8002f04 <DMA_CheckFifoParam+0xe8>
      break;
 8002f02:	bf00      	nop
    }
  } 
  
  return status; 
 8002f04:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f06:	4618      	mov	r0, r3
 8002f08:	3714      	adds	r7, #20
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f10:	4770      	bx	lr
 8002f12:	bf00      	nop

08002f14 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b089      	sub	sp, #36	; 0x24
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
 8002f1c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002f22:	2300      	movs	r3, #0
 8002f24:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002f26:	2300      	movs	r3, #0
 8002f28:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	61fb      	str	r3, [r7, #28]
 8002f2e:	e16b      	b.n	8003208 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002f30:	2201      	movs	r2, #1
 8002f32:	69fb      	ldr	r3, [r7, #28]
 8002f34:	fa02 f303 	lsl.w	r3, r2, r3
 8002f38:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	697a      	ldr	r2, [r7, #20]
 8002f40:	4013      	ands	r3, r2
 8002f42:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f44:	693a      	ldr	r2, [r7, #16]
 8002f46:	697b      	ldr	r3, [r7, #20]
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	f040 815a 	bne.w	8003202 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	f003 0303 	and.w	r3, r3, #3
 8002f56:	2b01      	cmp	r3, #1
 8002f58:	d005      	beq.n	8002f66 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f62:	2b02      	cmp	r3, #2
 8002f64:	d130      	bne.n	8002fc8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	689b      	ldr	r3, [r3, #8]
 8002f6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f6c:	69fb      	ldr	r3, [r7, #28]
 8002f6e:	005b      	lsls	r3, r3, #1
 8002f70:	2203      	movs	r2, #3
 8002f72:	fa02 f303 	lsl.w	r3, r2, r3
 8002f76:	43db      	mvns	r3, r3
 8002f78:	69ba      	ldr	r2, [r7, #24]
 8002f7a:	4013      	ands	r3, r2
 8002f7c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	68da      	ldr	r2, [r3, #12]
 8002f82:	69fb      	ldr	r3, [r7, #28]
 8002f84:	005b      	lsls	r3, r3, #1
 8002f86:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8a:	69ba      	ldr	r2, [r7, #24]
 8002f8c:	4313      	orrs	r3, r2
 8002f8e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	69ba      	ldr	r2, [r7, #24]
 8002f94:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f9c:	2201      	movs	r2, #1
 8002f9e:	69fb      	ldr	r3, [r7, #28]
 8002fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa4:	43db      	mvns	r3, r3
 8002fa6:	69ba      	ldr	r2, [r7, #24]
 8002fa8:	4013      	ands	r3, r2
 8002faa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	091b      	lsrs	r3, r3, #4
 8002fb2:	f003 0201 	and.w	r2, r3, #1
 8002fb6:	69fb      	ldr	r3, [r7, #28]
 8002fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fbc:	69ba      	ldr	r2, [r7, #24]
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	69ba      	ldr	r2, [r7, #24]
 8002fc6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	f003 0303 	and.w	r3, r3, #3
 8002fd0:	2b03      	cmp	r3, #3
 8002fd2:	d017      	beq.n	8003004 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	68db      	ldr	r3, [r3, #12]
 8002fd8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002fda:	69fb      	ldr	r3, [r7, #28]
 8002fdc:	005b      	lsls	r3, r3, #1
 8002fde:	2203      	movs	r2, #3
 8002fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe4:	43db      	mvns	r3, r3
 8002fe6:	69ba      	ldr	r2, [r7, #24]
 8002fe8:	4013      	ands	r3, r2
 8002fea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	689a      	ldr	r2, [r3, #8]
 8002ff0:	69fb      	ldr	r3, [r7, #28]
 8002ff2:	005b      	lsls	r3, r3, #1
 8002ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff8:	69ba      	ldr	r2, [r7, #24]
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	69ba      	ldr	r2, [r7, #24]
 8003002:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	f003 0303 	and.w	r3, r3, #3
 800300c:	2b02      	cmp	r3, #2
 800300e:	d123      	bne.n	8003058 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003010:	69fb      	ldr	r3, [r7, #28]
 8003012:	08da      	lsrs	r2, r3, #3
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	3208      	adds	r2, #8
 8003018:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800301c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800301e:	69fb      	ldr	r3, [r7, #28]
 8003020:	f003 0307 	and.w	r3, r3, #7
 8003024:	009b      	lsls	r3, r3, #2
 8003026:	220f      	movs	r2, #15
 8003028:	fa02 f303 	lsl.w	r3, r2, r3
 800302c:	43db      	mvns	r3, r3
 800302e:	69ba      	ldr	r2, [r7, #24]
 8003030:	4013      	ands	r3, r2
 8003032:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	691a      	ldr	r2, [r3, #16]
 8003038:	69fb      	ldr	r3, [r7, #28]
 800303a:	f003 0307 	and.w	r3, r3, #7
 800303e:	009b      	lsls	r3, r3, #2
 8003040:	fa02 f303 	lsl.w	r3, r2, r3
 8003044:	69ba      	ldr	r2, [r7, #24]
 8003046:	4313      	orrs	r3, r2
 8003048:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800304a:	69fb      	ldr	r3, [r7, #28]
 800304c:	08da      	lsrs	r2, r3, #3
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	3208      	adds	r2, #8
 8003052:	69b9      	ldr	r1, [r7, #24]
 8003054:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800305e:	69fb      	ldr	r3, [r7, #28]
 8003060:	005b      	lsls	r3, r3, #1
 8003062:	2203      	movs	r2, #3
 8003064:	fa02 f303 	lsl.w	r3, r2, r3
 8003068:	43db      	mvns	r3, r3
 800306a:	69ba      	ldr	r2, [r7, #24]
 800306c:	4013      	ands	r3, r2
 800306e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	f003 0203 	and.w	r2, r3, #3
 8003078:	69fb      	ldr	r3, [r7, #28]
 800307a:	005b      	lsls	r3, r3, #1
 800307c:	fa02 f303 	lsl.w	r3, r2, r3
 8003080:	69ba      	ldr	r2, [r7, #24]
 8003082:	4313      	orrs	r3, r2
 8003084:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	69ba      	ldr	r2, [r7, #24]
 800308a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003094:	2b00      	cmp	r3, #0
 8003096:	f000 80b4 	beq.w	8003202 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800309a:	2300      	movs	r3, #0
 800309c:	60fb      	str	r3, [r7, #12]
 800309e:	4b60      	ldr	r3, [pc, #384]	; (8003220 <HAL_GPIO_Init+0x30c>)
 80030a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030a2:	4a5f      	ldr	r2, [pc, #380]	; (8003220 <HAL_GPIO_Init+0x30c>)
 80030a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80030a8:	6453      	str	r3, [r2, #68]	; 0x44
 80030aa:	4b5d      	ldr	r3, [pc, #372]	; (8003220 <HAL_GPIO_Init+0x30c>)
 80030ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030b2:	60fb      	str	r3, [r7, #12]
 80030b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80030b6:	4a5b      	ldr	r2, [pc, #364]	; (8003224 <HAL_GPIO_Init+0x310>)
 80030b8:	69fb      	ldr	r3, [r7, #28]
 80030ba:	089b      	lsrs	r3, r3, #2
 80030bc:	3302      	adds	r3, #2
 80030be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80030c4:	69fb      	ldr	r3, [r7, #28]
 80030c6:	f003 0303 	and.w	r3, r3, #3
 80030ca:	009b      	lsls	r3, r3, #2
 80030cc:	220f      	movs	r2, #15
 80030ce:	fa02 f303 	lsl.w	r3, r2, r3
 80030d2:	43db      	mvns	r3, r3
 80030d4:	69ba      	ldr	r2, [r7, #24]
 80030d6:	4013      	ands	r3, r2
 80030d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	4a52      	ldr	r2, [pc, #328]	; (8003228 <HAL_GPIO_Init+0x314>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d02b      	beq.n	800313a <HAL_GPIO_Init+0x226>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	4a51      	ldr	r2, [pc, #324]	; (800322c <HAL_GPIO_Init+0x318>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d025      	beq.n	8003136 <HAL_GPIO_Init+0x222>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	4a50      	ldr	r2, [pc, #320]	; (8003230 <HAL_GPIO_Init+0x31c>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d01f      	beq.n	8003132 <HAL_GPIO_Init+0x21e>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	4a4f      	ldr	r2, [pc, #316]	; (8003234 <HAL_GPIO_Init+0x320>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d019      	beq.n	800312e <HAL_GPIO_Init+0x21a>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	4a4e      	ldr	r2, [pc, #312]	; (8003238 <HAL_GPIO_Init+0x324>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d013      	beq.n	800312a <HAL_GPIO_Init+0x216>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	4a4d      	ldr	r2, [pc, #308]	; (800323c <HAL_GPIO_Init+0x328>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d00d      	beq.n	8003126 <HAL_GPIO_Init+0x212>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	4a4c      	ldr	r2, [pc, #304]	; (8003240 <HAL_GPIO_Init+0x32c>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d007      	beq.n	8003122 <HAL_GPIO_Init+0x20e>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	4a4b      	ldr	r2, [pc, #300]	; (8003244 <HAL_GPIO_Init+0x330>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d101      	bne.n	800311e <HAL_GPIO_Init+0x20a>
 800311a:	2307      	movs	r3, #7
 800311c:	e00e      	b.n	800313c <HAL_GPIO_Init+0x228>
 800311e:	2308      	movs	r3, #8
 8003120:	e00c      	b.n	800313c <HAL_GPIO_Init+0x228>
 8003122:	2306      	movs	r3, #6
 8003124:	e00a      	b.n	800313c <HAL_GPIO_Init+0x228>
 8003126:	2305      	movs	r3, #5
 8003128:	e008      	b.n	800313c <HAL_GPIO_Init+0x228>
 800312a:	2304      	movs	r3, #4
 800312c:	e006      	b.n	800313c <HAL_GPIO_Init+0x228>
 800312e:	2303      	movs	r3, #3
 8003130:	e004      	b.n	800313c <HAL_GPIO_Init+0x228>
 8003132:	2302      	movs	r3, #2
 8003134:	e002      	b.n	800313c <HAL_GPIO_Init+0x228>
 8003136:	2301      	movs	r3, #1
 8003138:	e000      	b.n	800313c <HAL_GPIO_Init+0x228>
 800313a:	2300      	movs	r3, #0
 800313c:	69fa      	ldr	r2, [r7, #28]
 800313e:	f002 0203 	and.w	r2, r2, #3
 8003142:	0092      	lsls	r2, r2, #2
 8003144:	4093      	lsls	r3, r2
 8003146:	69ba      	ldr	r2, [r7, #24]
 8003148:	4313      	orrs	r3, r2
 800314a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800314c:	4935      	ldr	r1, [pc, #212]	; (8003224 <HAL_GPIO_Init+0x310>)
 800314e:	69fb      	ldr	r3, [r7, #28]
 8003150:	089b      	lsrs	r3, r3, #2
 8003152:	3302      	adds	r3, #2
 8003154:	69ba      	ldr	r2, [r7, #24]
 8003156:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800315a:	4b3b      	ldr	r3, [pc, #236]	; (8003248 <HAL_GPIO_Init+0x334>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	43db      	mvns	r3, r3
 8003164:	69ba      	ldr	r2, [r7, #24]
 8003166:	4013      	ands	r3, r2
 8003168:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003172:	2b00      	cmp	r3, #0
 8003174:	d003      	beq.n	800317e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003176:	69ba      	ldr	r2, [r7, #24]
 8003178:	693b      	ldr	r3, [r7, #16]
 800317a:	4313      	orrs	r3, r2
 800317c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800317e:	4a32      	ldr	r2, [pc, #200]	; (8003248 <HAL_GPIO_Init+0x334>)
 8003180:	69bb      	ldr	r3, [r7, #24]
 8003182:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003184:	4b30      	ldr	r3, [pc, #192]	; (8003248 <HAL_GPIO_Init+0x334>)
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800318a:	693b      	ldr	r3, [r7, #16]
 800318c:	43db      	mvns	r3, r3
 800318e:	69ba      	ldr	r2, [r7, #24]
 8003190:	4013      	ands	r3, r2
 8003192:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800319c:	2b00      	cmp	r3, #0
 800319e:	d003      	beq.n	80031a8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80031a0:	69ba      	ldr	r2, [r7, #24]
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	4313      	orrs	r3, r2
 80031a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80031a8:	4a27      	ldr	r2, [pc, #156]	; (8003248 <HAL_GPIO_Init+0x334>)
 80031aa:	69bb      	ldr	r3, [r7, #24]
 80031ac:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80031ae:	4b26      	ldr	r3, [pc, #152]	; (8003248 <HAL_GPIO_Init+0x334>)
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031b4:	693b      	ldr	r3, [r7, #16]
 80031b6:	43db      	mvns	r3, r3
 80031b8:	69ba      	ldr	r2, [r7, #24]
 80031ba:	4013      	ands	r3, r2
 80031bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d003      	beq.n	80031d2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80031ca:	69ba      	ldr	r2, [r7, #24]
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	4313      	orrs	r3, r2
 80031d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80031d2:	4a1d      	ldr	r2, [pc, #116]	; (8003248 <HAL_GPIO_Init+0x334>)
 80031d4:	69bb      	ldr	r3, [r7, #24]
 80031d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80031d8:	4b1b      	ldr	r3, [pc, #108]	; (8003248 <HAL_GPIO_Init+0x334>)
 80031da:	68db      	ldr	r3, [r3, #12]
 80031dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	43db      	mvns	r3, r3
 80031e2:	69ba      	ldr	r2, [r7, #24]
 80031e4:	4013      	ands	r3, r2
 80031e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d003      	beq.n	80031fc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80031f4:	69ba      	ldr	r2, [r7, #24]
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	4313      	orrs	r3, r2
 80031fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80031fc:	4a12      	ldr	r2, [pc, #72]	; (8003248 <HAL_GPIO_Init+0x334>)
 80031fe:	69bb      	ldr	r3, [r7, #24]
 8003200:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003202:	69fb      	ldr	r3, [r7, #28]
 8003204:	3301      	adds	r3, #1
 8003206:	61fb      	str	r3, [r7, #28]
 8003208:	69fb      	ldr	r3, [r7, #28]
 800320a:	2b0f      	cmp	r3, #15
 800320c:	f67f ae90 	bls.w	8002f30 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003210:	bf00      	nop
 8003212:	bf00      	nop
 8003214:	3724      	adds	r7, #36	; 0x24
 8003216:	46bd      	mov	sp, r7
 8003218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321c:	4770      	bx	lr
 800321e:	bf00      	nop
 8003220:	40023800 	.word	0x40023800
 8003224:	40013800 	.word	0x40013800
 8003228:	40020000 	.word	0x40020000
 800322c:	40020400 	.word	0x40020400
 8003230:	40020800 	.word	0x40020800
 8003234:	40020c00 	.word	0x40020c00
 8003238:	40021000 	.word	0x40021000
 800323c:	40021400 	.word	0x40021400
 8003240:	40021800 	.word	0x40021800
 8003244:	40021c00 	.word	0x40021c00
 8003248:	40013c00 	.word	0x40013c00

0800324c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800324c:	b480      	push	{r7}
 800324e:	b087      	sub	sp, #28
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
 8003254:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003256:	2300      	movs	r3, #0
 8003258:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800325a:	2300      	movs	r3, #0
 800325c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800325e:	2300      	movs	r3, #0
 8003260:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003262:	2300      	movs	r3, #0
 8003264:	617b      	str	r3, [r7, #20]
 8003266:	e0cd      	b.n	8003404 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003268:	2201      	movs	r2, #1
 800326a:	697b      	ldr	r3, [r7, #20]
 800326c:	fa02 f303 	lsl.w	r3, r2, r3
 8003270:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003272:	683a      	ldr	r2, [r7, #0]
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	4013      	ands	r3, r2
 8003278:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800327a:	68fa      	ldr	r2, [r7, #12]
 800327c:	693b      	ldr	r3, [r7, #16]
 800327e:	429a      	cmp	r2, r3
 8003280:	f040 80bd 	bne.w	80033fe <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003284:	4a65      	ldr	r2, [pc, #404]	; (800341c <HAL_GPIO_DeInit+0x1d0>)
 8003286:	697b      	ldr	r3, [r7, #20]
 8003288:	089b      	lsrs	r3, r3, #2
 800328a:	3302      	adds	r3, #2
 800328c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003290:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003292:	697b      	ldr	r3, [r7, #20]
 8003294:	f003 0303 	and.w	r3, r3, #3
 8003298:	009b      	lsls	r3, r3, #2
 800329a:	220f      	movs	r2, #15
 800329c:	fa02 f303 	lsl.w	r3, r2, r3
 80032a0:	68ba      	ldr	r2, [r7, #8]
 80032a2:	4013      	ands	r3, r2
 80032a4:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	4a5d      	ldr	r2, [pc, #372]	; (8003420 <HAL_GPIO_DeInit+0x1d4>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d02b      	beq.n	8003306 <HAL_GPIO_DeInit+0xba>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	4a5c      	ldr	r2, [pc, #368]	; (8003424 <HAL_GPIO_DeInit+0x1d8>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d025      	beq.n	8003302 <HAL_GPIO_DeInit+0xb6>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	4a5b      	ldr	r2, [pc, #364]	; (8003428 <HAL_GPIO_DeInit+0x1dc>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d01f      	beq.n	80032fe <HAL_GPIO_DeInit+0xb2>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	4a5a      	ldr	r2, [pc, #360]	; (800342c <HAL_GPIO_DeInit+0x1e0>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d019      	beq.n	80032fa <HAL_GPIO_DeInit+0xae>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	4a59      	ldr	r2, [pc, #356]	; (8003430 <HAL_GPIO_DeInit+0x1e4>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d013      	beq.n	80032f6 <HAL_GPIO_DeInit+0xaa>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	4a58      	ldr	r2, [pc, #352]	; (8003434 <HAL_GPIO_DeInit+0x1e8>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d00d      	beq.n	80032f2 <HAL_GPIO_DeInit+0xa6>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	4a57      	ldr	r2, [pc, #348]	; (8003438 <HAL_GPIO_DeInit+0x1ec>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d007      	beq.n	80032ee <HAL_GPIO_DeInit+0xa2>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	4a56      	ldr	r2, [pc, #344]	; (800343c <HAL_GPIO_DeInit+0x1f0>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d101      	bne.n	80032ea <HAL_GPIO_DeInit+0x9e>
 80032e6:	2307      	movs	r3, #7
 80032e8:	e00e      	b.n	8003308 <HAL_GPIO_DeInit+0xbc>
 80032ea:	2308      	movs	r3, #8
 80032ec:	e00c      	b.n	8003308 <HAL_GPIO_DeInit+0xbc>
 80032ee:	2306      	movs	r3, #6
 80032f0:	e00a      	b.n	8003308 <HAL_GPIO_DeInit+0xbc>
 80032f2:	2305      	movs	r3, #5
 80032f4:	e008      	b.n	8003308 <HAL_GPIO_DeInit+0xbc>
 80032f6:	2304      	movs	r3, #4
 80032f8:	e006      	b.n	8003308 <HAL_GPIO_DeInit+0xbc>
 80032fa:	2303      	movs	r3, #3
 80032fc:	e004      	b.n	8003308 <HAL_GPIO_DeInit+0xbc>
 80032fe:	2302      	movs	r3, #2
 8003300:	e002      	b.n	8003308 <HAL_GPIO_DeInit+0xbc>
 8003302:	2301      	movs	r3, #1
 8003304:	e000      	b.n	8003308 <HAL_GPIO_DeInit+0xbc>
 8003306:	2300      	movs	r3, #0
 8003308:	697a      	ldr	r2, [r7, #20]
 800330a:	f002 0203 	and.w	r2, r2, #3
 800330e:	0092      	lsls	r2, r2, #2
 8003310:	4093      	lsls	r3, r2
 8003312:	68ba      	ldr	r2, [r7, #8]
 8003314:	429a      	cmp	r2, r3
 8003316:	d132      	bne.n	800337e <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003318:	4b49      	ldr	r3, [pc, #292]	; (8003440 <HAL_GPIO_DeInit+0x1f4>)
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	43db      	mvns	r3, r3
 8003320:	4947      	ldr	r1, [pc, #284]	; (8003440 <HAL_GPIO_DeInit+0x1f4>)
 8003322:	4013      	ands	r3, r2
 8003324:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003326:	4b46      	ldr	r3, [pc, #280]	; (8003440 <HAL_GPIO_DeInit+0x1f4>)
 8003328:	685a      	ldr	r2, [r3, #4]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	43db      	mvns	r3, r3
 800332e:	4944      	ldr	r1, [pc, #272]	; (8003440 <HAL_GPIO_DeInit+0x1f4>)
 8003330:	4013      	ands	r3, r2
 8003332:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003334:	4b42      	ldr	r3, [pc, #264]	; (8003440 <HAL_GPIO_DeInit+0x1f4>)
 8003336:	689a      	ldr	r2, [r3, #8]
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	43db      	mvns	r3, r3
 800333c:	4940      	ldr	r1, [pc, #256]	; (8003440 <HAL_GPIO_DeInit+0x1f4>)
 800333e:	4013      	ands	r3, r2
 8003340:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003342:	4b3f      	ldr	r3, [pc, #252]	; (8003440 <HAL_GPIO_DeInit+0x1f4>)
 8003344:	68da      	ldr	r2, [r3, #12]
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	43db      	mvns	r3, r3
 800334a:	493d      	ldr	r1, [pc, #244]	; (8003440 <HAL_GPIO_DeInit+0x1f4>)
 800334c:	4013      	ands	r3, r2
 800334e:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003350:	697b      	ldr	r3, [r7, #20]
 8003352:	f003 0303 	and.w	r3, r3, #3
 8003356:	009b      	lsls	r3, r3, #2
 8003358:	220f      	movs	r2, #15
 800335a:	fa02 f303 	lsl.w	r3, r2, r3
 800335e:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003360:	4a2e      	ldr	r2, [pc, #184]	; (800341c <HAL_GPIO_DeInit+0x1d0>)
 8003362:	697b      	ldr	r3, [r7, #20]
 8003364:	089b      	lsrs	r3, r3, #2
 8003366:	3302      	adds	r3, #2
 8003368:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800336c:	68bb      	ldr	r3, [r7, #8]
 800336e:	43da      	mvns	r2, r3
 8003370:	482a      	ldr	r0, [pc, #168]	; (800341c <HAL_GPIO_DeInit+0x1d0>)
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	089b      	lsrs	r3, r3, #2
 8003376:	400a      	ands	r2, r1
 8003378:	3302      	adds	r3, #2
 800337a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681a      	ldr	r2, [r3, #0]
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	005b      	lsls	r3, r3, #1
 8003386:	2103      	movs	r1, #3
 8003388:	fa01 f303 	lsl.w	r3, r1, r3
 800338c:	43db      	mvns	r3, r3
 800338e:	401a      	ands	r2, r3
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	08da      	lsrs	r2, r3, #3
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	3208      	adds	r2, #8
 800339c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	f003 0307 	and.w	r3, r3, #7
 80033a6:	009b      	lsls	r3, r3, #2
 80033a8:	220f      	movs	r2, #15
 80033aa:	fa02 f303 	lsl.w	r3, r2, r3
 80033ae:	43db      	mvns	r3, r3
 80033b0:	697a      	ldr	r2, [r7, #20]
 80033b2:	08d2      	lsrs	r2, r2, #3
 80033b4:	4019      	ands	r1, r3
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	3208      	adds	r2, #8
 80033ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	68da      	ldr	r2, [r3, #12]
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	005b      	lsls	r3, r3, #1
 80033c6:	2103      	movs	r1, #3
 80033c8:	fa01 f303 	lsl.w	r3, r1, r3
 80033cc:	43db      	mvns	r3, r3
 80033ce:	401a      	ands	r2, r3
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	685a      	ldr	r2, [r3, #4]
 80033d8:	2101      	movs	r1, #1
 80033da:	697b      	ldr	r3, [r7, #20]
 80033dc:	fa01 f303 	lsl.w	r3, r1, r3
 80033e0:	43db      	mvns	r3, r3
 80033e2:	401a      	ands	r2, r3
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	689a      	ldr	r2, [r3, #8]
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	005b      	lsls	r3, r3, #1
 80033f0:	2103      	movs	r1, #3
 80033f2:	fa01 f303 	lsl.w	r3, r1, r3
 80033f6:	43db      	mvns	r3, r3
 80033f8:	401a      	ands	r2, r3
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	3301      	adds	r3, #1
 8003402:	617b      	str	r3, [r7, #20]
 8003404:	697b      	ldr	r3, [r7, #20]
 8003406:	2b0f      	cmp	r3, #15
 8003408:	f67f af2e 	bls.w	8003268 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800340c:	bf00      	nop
 800340e:	bf00      	nop
 8003410:	371c      	adds	r7, #28
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr
 800341a:	bf00      	nop
 800341c:	40013800 	.word	0x40013800
 8003420:	40020000 	.word	0x40020000
 8003424:	40020400 	.word	0x40020400
 8003428:	40020800 	.word	0x40020800
 800342c:	40020c00 	.word	0x40020c00
 8003430:	40021000 	.word	0x40021000
 8003434:	40021400 	.word	0x40021400
 8003438:	40021800 	.word	0x40021800
 800343c:	40021c00 	.word	0x40021c00
 8003440:	40013c00 	.word	0x40013c00

08003444 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003444:	b480      	push	{r7}
 8003446:	b083      	sub	sp, #12
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
 800344c:	460b      	mov	r3, r1
 800344e:	807b      	strh	r3, [r7, #2]
 8003450:	4613      	mov	r3, r2
 8003452:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003454:	787b      	ldrb	r3, [r7, #1]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d003      	beq.n	8003462 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800345a:	887a      	ldrh	r2, [r7, #2]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003460:	e003      	b.n	800346a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003462:	887b      	ldrh	r3, [r7, #2]
 8003464:	041a      	lsls	r2, r3, #16
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	619a      	str	r2, [r3, #24]
}
 800346a:	bf00      	nop
 800346c:	370c      	adds	r7, #12
 800346e:	46bd      	mov	sp, r7
 8003470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003474:	4770      	bx	lr

08003476 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003476:	b480      	push	{r7}
 8003478:	b085      	sub	sp, #20
 800347a:	af00      	add	r7, sp, #0
 800347c:	6078      	str	r0, [r7, #4]
 800347e:	460b      	mov	r3, r1
 8003480:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	695b      	ldr	r3, [r3, #20]
 8003486:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003488:	887a      	ldrh	r2, [r7, #2]
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	4013      	ands	r3, r2
 800348e:	041a      	lsls	r2, r3, #16
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	43d9      	mvns	r1, r3
 8003494:	887b      	ldrh	r3, [r7, #2]
 8003496:	400b      	ands	r3, r1
 8003498:	431a      	orrs	r2, r3
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	619a      	str	r2, [r3, #24]
}
 800349e:	bf00      	nop
 80034a0:	3714      	adds	r7, #20
 80034a2:	46bd      	mov	sp, r7
 80034a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a8:	4770      	bx	lr
	...

080034ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b084      	sub	sp, #16
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d101      	bne.n	80034be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	e12b      	b.n	8003716 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034c4:	b2db      	uxtb	r3, r3
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d106      	bne.n	80034d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2200      	movs	r2, #0
 80034ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	f7fd fcea 	bl	8000eac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2224      	movs	r2, #36	; 0x24
 80034dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f022 0201 	bic.w	r2, r2, #1
 80034ee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80034fe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800350e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003510:	f002 f9a2 	bl	8005858 <HAL_RCC_GetPCLK1Freq>
 8003514:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	4a81      	ldr	r2, [pc, #516]	; (8003720 <HAL_I2C_Init+0x274>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d807      	bhi.n	8003530 <HAL_I2C_Init+0x84>
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	4a80      	ldr	r2, [pc, #512]	; (8003724 <HAL_I2C_Init+0x278>)
 8003524:	4293      	cmp	r3, r2
 8003526:	bf94      	ite	ls
 8003528:	2301      	movls	r3, #1
 800352a:	2300      	movhi	r3, #0
 800352c:	b2db      	uxtb	r3, r3
 800352e:	e006      	b.n	800353e <HAL_I2C_Init+0x92>
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	4a7d      	ldr	r2, [pc, #500]	; (8003728 <HAL_I2C_Init+0x27c>)
 8003534:	4293      	cmp	r3, r2
 8003536:	bf94      	ite	ls
 8003538:	2301      	movls	r3, #1
 800353a:	2300      	movhi	r3, #0
 800353c:	b2db      	uxtb	r3, r3
 800353e:	2b00      	cmp	r3, #0
 8003540:	d001      	beq.n	8003546 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003542:	2301      	movs	r3, #1
 8003544:	e0e7      	b.n	8003716 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	4a78      	ldr	r2, [pc, #480]	; (800372c <HAL_I2C_Init+0x280>)
 800354a:	fba2 2303 	umull	r2, r3, r2, r3
 800354e:	0c9b      	lsrs	r3, r3, #18
 8003550:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	68ba      	ldr	r2, [r7, #8]
 8003562:	430a      	orrs	r2, r1
 8003564:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	6a1b      	ldr	r3, [r3, #32]
 800356c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	4a6a      	ldr	r2, [pc, #424]	; (8003720 <HAL_I2C_Init+0x274>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d802      	bhi.n	8003580 <HAL_I2C_Init+0xd4>
 800357a:	68bb      	ldr	r3, [r7, #8]
 800357c:	3301      	adds	r3, #1
 800357e:	e009      	b.n	8003594 <HAL_I2C_Init+0xe8>
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003586:	fb02 f303 	mul.w	r3, r2, r3
 800358a:	4a69      	ldr	r2, [pc, #420]	; (8003730 <HAL_I2C_Init+0x284>)
 800358c:	fba2 2303 	umull	r2, r3, r2, r3
 8003590:	099b      	lsrs	r3, r3, #6
 8003592:	3301      	adds	r3, #1
 8003594:	687a      	ldr	r2, [r7, #4]
 8003596:	6812      	ldr	r2, [r2, #0]
 8003598:	430b      	orrs	r3, r1
 800359a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	69db      	ldr	r3, [r3, #28]
 80035a2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80035a6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	495c      	ldr	r1, [pc, #368]	; (8003720 <HAL_I2C_Init+0x274>)
 80035b0:	428b      	cmp	r3, r1
 80035b2:	d819      	bhi.n	80035e8 <HAL_I2C_Init+0x13c>
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	1e59      	subs	r1, r3, #1
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	005b      	lsls	r3, r3, #1
 80035be:	fbb1 f3f3 	udiv	r3, r1, r3
 80035c2:	1c59      	adds	r1, r3, #1
 80035c4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80035c8:	400b      	ands	r3, r1
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d00a      	beq.n	80035e4 <HAL_I2C_Init+0x138>
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	1e59      	subs	r1, r3, #1
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	005b      	lsls	r3, r3, #1
 80035d8:	fbb1 f3f3 	udiv	r3, r1, r3
 80035dc:	3301      	adds	r3, #1
 80035de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035e2:	e051      	b.n	8003688 <HAL_I2C_Init+0x1dc>
 80035e4:	2304      	movs	r3, #4
 80035e6:	e04f      	b.n	8003688 <HAL_I2C_Init+0x1dc>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	689b      	ldr	r3, [r3, #8]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d111      	bne.n	8003614 <HAL_I2C_Init+0x168>
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	1e58      	subs	r0, r3, #1
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6859      	ldr	r1, [r3, #4]
 80035f8:	460b      	mov	r3, r1
 80035fa:	005b      	lsls	r3, r3, #1
 80035fc:	440b      	add	r3, r1
 80035fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003602:	3301      	adds	r3, #1
 8003604:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003608:	2b00      	cmp	r3, #0
 800360a:	bf0c      	ite	eq
 800360c:	2301      	moveq	r3, #1
 800360e:	2300      	movne	r3, #0
 8003610:	b2db      	uxtb	r3, r3
 8003612:	e012      	b.n	800363a <HAL_I2C_Init+0x18e>
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	1e58      	subs	r0, r3, #1
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6859      	ldr	r1, [r3, #4]
 800361c:	460b      	mov	r3, r1
 800361e:	009b      	lsls	r3, r3, #2
 8003620:	440b      	add	r3, r1
 8003622:	0099      	lsls	r1, r3, #2
 8003624:	440b      	add	r3, r1
 8003626:	fbb0 f3f3 	udiv	r3, r0, r3
 800362a:	3301      	adds	r3, #1
 800362c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003630:	2b00      	cmp	r3, #0
 8003632:	bf0c      	ite	eq
 8003634:	2301      	moveq	r3, #1
 8003636:	2300      	movne	r3, #0
 8003638:	b2db      	uxtb	r3, r3
 800363a:	2b00      	cmp	r3, #0
 800363c:	d001      	beq.n	8003642 <HAL_I2C_Init+0x196>
 800363e:	2301      	movs	r3, #1
 8003640:	e022      	b.n	8003688 <HAL_I2C_Init+0x1dc>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	689b      	ldr	r3, [r3, #8]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d10e      	bne.n	8003668 <HAL_I2C_Init+0x1bc>
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	1e58      	subs	r0, r3, #1
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6859      	ldr	r1, [r3, #4]
 8003652:	460b      	mov	r3, r1
 8003654:	005b      	lsls	r3, r3, #1
 8003656:	440b      	add	r3, r1
 8003658:	fbb0 f3f3 	udiv	r3, r0, r3
 800365c:	3301      	adds	r3, #1
 800365e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003662:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003666:	e00f      	b.n	8003688 <HAL_I2C_Init+0x1dc>
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	1e58      	subs	r0, r3, #1
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6859      	ldr	r1, [r3, #4]
 8003670:	460b      	mov	r3, r1
 8003672:	009b      	lsls	r3, r3, #2
 8003674:	440b      	add	r3, r1
 8003676:	0099      	lsls	r1, r3, #2
 8003678:	440b      	add	r3, r1
 800367a:	fbb0 f3f3 	udiv	r3, r0, r3
 800367e:	3301      	adds	r3, #1
 8003680:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003684:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003688:	6879      	ldr	r1, [r7, #4]
 800368a:	6809      	ldr	r1, [r1, #0]
 800368c:	4313      	orrs	r3, r2
 800368e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	69da      	ldr	r2, [r3, #28]
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6a1b      	ldr	r3, [r3, #32]
 80036a2:	431a      	orrs	r2, r3
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	430a      	orrs	r2, r1
 80036aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80036b6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80036ba:	687a      	ldr	r2, [r7, #4]
 80036bc:	6911      	ldr	r1, [r2, #16]
 80036be:	687a      	ldr	r2, [r7, #4]
 80036c0:	68d2      	ldr	r2, [r2, #12]
 80036c2:	4311      	orrs	r1, r2
 80036c4:	687a      	ldr	r2, [r7, #4]
 80036c6:	6812      	ldr	r2, [r2, #0]
 80036c8:	430b      	orrs	r3, r1
 80036ca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	68db      	ldr	r3, [r3, #12]
 80036d2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	695a      	ldr	r2, [r3, #20]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	699b      	ldr	r3, [r3, #24]
 80036de:	431a      	orrs	r2, r3
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	430a      	orrs	r2, r1
 80036e6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f042 0201 	orr.w	r2, r2, #1
 80036f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2200      	movs	r2, #0
 80036fc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2220      	movs	r2, #32
 8003702:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2200      	movs	r2, #0
 800370a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2200      	movs	r2, #0
 8003710:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003714:	2300      	movs	r3, #0
}
 8003716:	4618      	mov	r0, r3
 8003718:	3710      	adds	r7, #16
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}
 800371e:	bf00      	nop
 8003720:	000186a0 	.word	0x000186a0
 8003724:	001e847f 	.word	0x001e847f
 8003728:	003d08ff 	.word	0x003d08ff
 800372c:	431bde83 	.word	0x431bde83
 8003730:	10624dd3 	.word	0x10624dd3

08003734 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b082      	sub	sp, #8
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d101      	bne.n	8003746 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003742:	2301      	movs	r3, #1
 8003744:	e021      	b.n	800378a <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2224      	movs	r2, #36	; 0x24
 800374a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	681a      	ldr	r2, [r3, #0]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f022 0201 	bic.w	r2, r2, #1
 800375c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800375e:	6878      	ldr	r0, [r7, #4]
 8003760:	f7fd fbec 	bl	8000f3c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2200      	movs	r2, #0
 8003768:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2200      	movs	r2, #0
 800376e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2200      	movs	r2, #0
 8003776:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2200      	movs	r2, #0
 800377c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2200      	movs	r2, #0
 8003784:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003788:	2300      	movs	r3, #0
}
 800378a:	4618      	mov	r0, r3
 800378c:	3708      	adds	r7, #8
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}
	...

08003794 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b088      	sub	sp, #32
 8003798:	af02      	add	r7, sp, #8
 800379a:	60f8      	str	r0, [r7, #12]
 800379c:	4608      	mov	r0, r1
 800379e:	4611      	mov	r1, r2
 80037a0:	461a      	mov	r2, r3
 80037a2:	4603      	mov	r3, r0
 80037a4:	817b      	strh	r3, [r7, #10]
 80037a6:	460b      	mov	r3, r1
 80037a8:	813b      	strh	r3, [r7, #8]
 80037aa:	4613      	mov	r3, r2
 80037ac:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80037ae:	f7fe fed1 	bl	8002554 <HAL_GetTick>
 80037b2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037ba:	b2db      	uxtb	r3, r3
 80037bc:	2b20      	cmp	r3, #32
 80037be:	f040 80d9 	bne.w	8003974 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	9300      	str	r3, [sp, #0]
 80037c6:	2319      	movs	r3, #25
 80037c8:	2201      	movs	r2, #1
 80037ca:	496d      	ldr	r1, [pc, #436]	; (8003980 <HAL_I2C_Mem_Write+0x1ec>)
 80037cc:	68f8      	ldr	r0, [r7, #12]
 80037ce:	f000 fc8d 	bl	80040ec <I2C_WaitOnFlagUntilTimeout>
 80037d2:	4603      	mov	r3, r0
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d001      	beq.n	80037dc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80037d8:	2302      	movs	r3, #2
 80037da:	e0cc      	b.n	8003976 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037e2:	2b01      	cmp	r3, #1
 80037e4:	d101      	bne.n	80037ea <HAL_I2C_Mem_Write+0x56>
 80037e6:	2302      	movs	r3, #2
 80037e8:	e0c5      	b.n	8003976 <HAL_I2C_Mem_Write+0x1e2>
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	2201      	movs	r2, #1
 80037ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f003 0301 	and.w	r3, r3, #1
 80037fc:	2b01      	cmp	r3, #1
 80037fe:	d007      	beq.n	8003810 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f042 0201 	orr.w	r2, r2, #1
 800380e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800381e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2221      	movs	r2, #33	; 0x21
 8003824:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2240      	movs	r2, #64	; 0x40
 800382c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2200      	movs	r2, #0
 8003834:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	6a3a      	ldr	r2, [r7, #32]
 800383a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003840:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003846:	b29a      	uxth	r2, r3
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	4a4d      	ldr	r2, [pc, #308]	; (8003984 <HAL_I2C_Mem_Write+0x1f0>)
 8003850:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003852:	88f8      	ldrh	r0, [r7, #6]
 8003854:	893a      	ldrh	r2, [r7, #8]
 8003856:	8979      	ldrh	r1, [r7, #10]
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	9301      	str	r3, [sp, #4]
 800385c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800385e:	9300      	str	r3, [sp, #0]
 8003860:	4603      	mov	r3, r0
 8003862:	68f8      	ldr	r0, [r7, #12]
 8003864:	f000 fac4 	bl	8003df0 <I2C_RequestMemoryWrite>
 8003868:	4603      	mov	r3, r0
 800386a:	2b00      	cmp	r3, #0
 800386c:	d052      	beq.n	8003914 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800386e:	2301      	movs	r3, #1
 8003870:	e081      	b.n	8003976 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003872:	697a      	ldr	r2, [r7, #20]
 8003874:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003876:	68f8      	ldr	r0, [r7, #12]
 8003878:	f000 fd0e 	bl	8004298 <I2C_WaitOnTXEFlagUntilTimeout>
 800387c:	4603      	mov	r3, r0
 800387e:	2b00      	cmp	r3, #0
 8003880:	d00d      	beq.n	800389e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003886:	2b04      	cmp	r3, #4
 8003888:	d107      	bne.n	800389a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003898:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	e06b      	b.n	8003976 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a2:	781a      	ldrb	r2, [r3, #0]
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ae:	1c5a      	adds	r2, r3, #1
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038b8:	3b01      	subs	r3, #1
 80038ba:	b29a      	uxth	r2, r3
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038c4:	b29b      	uxth	r3, r3
 80038c6:	3b01      	subs	r3, #1
 80038c8:	b29a      	uxth	r2, r3
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	695b      	ldr	r3, [r3, #20]
 80038d4:	f003 0304 	and.w	r3, r3, #4
 80038d8:	2b04      	cmp	r3, #4
 80038da:	d11b      	bne.n	8003914 <HAL_I2C_Mem_Write+0x180>
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d017      	beq.n	8003914 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038e8:	781a      	ldrb	r2, [r3, #0]
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038f4:	1c5a      	adds	r2, r3, #1
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038fe:	3b01      	subs	r3, #1
 8003900:	b29a      	uxth	r2, r3
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800390a:	b29b      	uxth	r3, r3
 800390c:	3b01      	subs	r3, #1
 800390e:	b29a      	uxth	r2, r3
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003918:	2b00      	cmp	r3, #0
 800391a:	d1aa      	bne.n	8003872 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800391c:	697a      	ldr	r2, [r7, #20]
 800391e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003920:	68f8      	ldr	r0, [r7, #12]
 8003922:	f000 fcfa 	bl	800431a <I2C_WaitOnBTFFlagUntilTimeout>
 8003926:	4603      	mov	r3, r0
 8003928:	2b00      	cmp	r3, #0
 800392a:	d00d      	beq.n	8003948 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003930:	2b04      	cmp	r3, #4
 8003932:	d107      	bne.n	8003944 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	681a      	ldr	r2, [r3, #0]
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003942:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	e016      	b.n	8003976 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	681a      	ldr	r2, [r3, #0]
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003956:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	2220      	movs	r2, #32
 800395c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	2200      	movs	r2, #0
 8003964:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	2200      	movs	r2, #0
 800396c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003970:	2300      	movs	r3, #0
 8003972:	e000      	b.n	8003976 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003974:	2302      	movs	r3, #2
  }
}
 8003976:	4618      	mov	r0, r3
 8003978:	3718      	adds	r7, #24
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}
 800397e:	bf00      	nop
 8003980:	00100002 	.word	0x00100002
 8003984:	ffff0000 	.word	0xffff0000

08003988 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b08c      	sub	sp, #48	; 0x30
 800398c:	af02      	add	r7, sp, #8
 800398e:	60f8      	str	r0, [r7, #12]
 8003990:	4608      	mov	r0, r1
 8003992:	4611      	mov	r1, r2
 8003994:	461a      	mov	r2, r3
 8003996:	4603      	mov	r3, r0
 8003998:	817b      	strh	r3, [r7, #10]
 800399a:	460b      	mov	r3, r1
 800399c:	813b      	strh	r3, [r7, #8]
 800399e:	4613      	mov	r3, r2
 80039a0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80039a2:	f7fe fdd7 	bl	8002554 <HAL_GetTick>
 80039a6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039ae:	b2db      	uxtb	r3, r3
 80039b0:	2b20      	cmp	r3, #32
 80039b2:	f040 8208 	bne.w	8003dc6 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80039b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039b8:	9300      	str	r3, [sp, #0]
 80039ba:	2319      	movs	r3, #25
 80039bc:	2201      	movs	r2, #1
 80039be:	497b      	ldr	r1, [pc, #492]	; (8003bac <HAL_I2C_Mem_Read+0x224>)
 80039c0:	68f8      	ldr	r0, [r7, #12]
 80039c2:	f000 fb93 	bl	80040ec <I2C_WaitOnFlagUntilTimeout>
 80039c6:	4603      	mov	r3, r0
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d001      	beq.n	80039d0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80039cc:	2302      	movs	r3, #2
 80039ce:	e1fb      	b.n	8003dc8 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039d6:	2b01      	cmp	r3, #1
 80039d8:	d101      	bne.n	80039de <HAL_I2C_Mem_Read+0x56>
 80039da:	2302      	movs	r3, #2
 80039dc:	e1f4      	b.n	8003dc8 <HAL_I2C_Mem_Read+0x440>
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	2201      	movs	r2, #1
 80039e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f003 0301 	and.w	r3, r3, #1
 80039f0:	2b01      	cmp	r3, #1
 80039f2:	d007      	beq.n	8003a04 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	681a      	ldr	r2, [r3, #0]
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f042 0201 	orr.w	r2, r2, #1
 8003a02:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	681a      	ldr	r2, [r3, #0]
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a12:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2222      	movs	r2, #34	; 0x22
 8003a18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2240      	movs	r2, #64	; 0x40
 8003a20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	2200      	movs	r2, #0
 8003a28:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a2e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003a34:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a3a:	b29a      	uxth	r2, r3
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	4a5b      	ldr	r2, [pc, #364]	; (8003bb0 <HAL_I2C_Mem_Read+0x228>)
 8003a44:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003a46:	88f8      	ldrh	r0, [r7, #6]
 8003a48:	893a      	ldrh	r2, [r7, #8]
 8003a4a:	8979      	ldrh	r1, [r7, #10]
 8003a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a4e:	9301      	str	r3, [sp, #4]
 8003a50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a52:	9300      	str	r3, [sp, #0]
 8003a54:	4603      	mov	r3, r0
 8003a56:	68f8      	ldr	r0, [r7, #12]
 8003a58:	f000 fa60 	bl	8003f1c <I2C_RequestMemoryRead>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d001      	beq.n	8003a66 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003a62:	2301      	movs	r3, #1
 8003a64:	e1b0      	b.n	8003dc8 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d113      	bne.n	8003a96 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a6e:	2300      	movs	r3, #0
 8003a70:	623b      	str	r3, [r7, #32]
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	695b      	ldr	r3, [r3, #20]
 8003a78:	623b      	str	r3, [r7, #32]
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	699b      	ldr	r3, [r3, #24]
 8003a80:	623b      	str	r3, [r7, #32]
 8003a82:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	681a      	ldr	r2, [r3, #0]
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a92:	601a      	str	r2, [r3, #0]
 8003a94:	e184      	b.n	8003da0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a9a:	2b01      	cmp	r3, #1
 8003a9c:	d11b      	bne.n	8003ad6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	681a      	ldr	r2, [r3, #0]
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003aac:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003aae:	2300      	movs	r3, #0
 8003ab0:	61fb      	str	r3, [r7, #28]
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	695b      	ldr	r3, [r3, #20]
 8003ab8:	61fb      	str	r3, [r7, #28]
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	699b      	ldr	r3, [r3, #24]
 8003ac0:	61fb      	str	r3, [r7, #28]
 8003ac2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ad2:	601a      	str	r2, [r3, #0]
 8003ad4:	e164      	b.n	8003da0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ada:	2b02      	cmp	r3, #2
 8003adc:	d11b      	bne.n	8003b16 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	681a      	ldr	r2, [r3, #0]
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003aec:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	681a      	ldr	r2, [r3, #0]
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003afc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003afe:	2300      	movs	r3, #0
 8003b00:	61bb      	str	r3, [r7, #24]
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	695b      	ldr	r3, [r3, #20]
 8003b08:	61bb      	str	r3, [r7, #24]
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	699b      	ldr	r3, [r3, #24]
 8003b10:	61bb      	str	r3, [r7, #24]
 8003b12:	69bb      	ldr	r3, [r7, #24]
 8003b14:	e144      	b.n	8003da0 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b16:	2300      	movs	r3, #0
 8003b18:	617b      	str	r3, [r7, #20]
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	695b      	ldr	r3, [r3, #20]
 8003b20:	617b      	str	r3, [r7, #20]
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	699b      	ldr	r3, [r3, #24]
 8003b28:	617b      	str	r3, [r7, #20]
 8003b2a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003b2c:	e138      	b.n	8003da0 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b32:	2b03      	cmp	r3, #3
 8003b34:	f200 80f1 	bhi.w	8003d1a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b3c:	2b01      	cmp	r3, #1
 8003b3e:	d123      	bne.n	8003b88 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b42:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003b44:	68f8      	ldr	r0, [r7, #12]
 8003b46:	f000 fc29 	bl	800439c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d001      	beq.n	8003b54 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003b50:	2301      	movs	r3, #1
 8003b52:	e139      	b.n	8003dc8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	691a      	ldr	r2, [r3, #16]
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b5e:	b2d2      	uxtb	r2, r2
 8003b60:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b66:	1c5a      	adds	r2, r3, #1
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b70:	3b01      	subs	r3, #1
 8003b72:	b29a      	uxth	r2, r3
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b7c:	b29b      	uxth	r3, r3
 8003b7e:	3b01      	subs	r3, #1
 8003b80:	b29a      	uxth	r2, r3
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003b86:	e10b      	b.n	8003da0 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b8c:	2b02      	cmp	r3, #2
 8003b8e:	d14e      	bne.n	8003c2e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b92:	9300      	str	r3, [sp, #0]
 8003b94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b96:	2200      	movs	r2, #0
 8003b98:	4906      	ldr	r1, [pc, #24]	; (8003bb4 <HAL_I2C_Mem_Read+0x22c>)
 8003b9a:	68f8      	ldr	r0, [r7, #12]
 8003b9c:	f000 faa6 	bl	80040ec <I2C_WaitOnFlagUntilTimeout>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d008      	beq.n	8003bb8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e10e      	b.n	8003dc8 <HAL_I2C_Mem_Read+0x440>
 8003baa:	bf00      	nop
 8003bac:	00100002 	.word	0x00100002
 8003bb0:	ffff0000 	.word	0xffff0000
 8003bb4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681a      	ldr	r2, [r3, #0]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bc6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	691a      	ldr	r2, [r3, #16]
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd2:	b2d2      	uxtb	r2, r2
 8003bd4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bda:	1c5a      	adds	r2, r3, #1
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003be4:	3b01      	subs	r3, #1
 8003be6:	b29a      	uxth	r2, r3
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bf0:	b29b      	uxth	r3, r3
 8003bf2:	3b01      	subs	r3, #1
 8003bf4:	b29a      	uxth	r2, r3
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	691a      	ldr	r2, [r3, #16]
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c04:	b2d2      	uxtb	r2, r2
 8003c06:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c0c:	1c5a      	adds	r2, r3, #1
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c16:	3b01      	subs	r3, #1
 8003c18:	b29a      	uxth	r2, r3
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c22:	b29b      	uxth	r3, r3
 8003c24:	3b01      	subs	r3, #1
 8003c26:	b29a      	uxth	r2, r3
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003c2c:	e0b8      	b.n	8003da0 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c30:	9300      	str	r3, [sp, #0]
 8003c32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c34:	2200      	movs	r2, #0
 8003c36:	4966      	ldr	r1, [pc, #408]	; (8003dd0 <HAL_I2C_Mem_Read+0x448>)
 8003c38:	68f8      	ldr	r0, [r7, #12]
 8003c3a:	f000 fa57 	bl	80040ec <I2C_WaitOnFlagUntilTimeout>
 8003c3e:	4603      	mov	r3, r0
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d001      	beq.n	8003c48 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003c44:	2301      	movs	r3, #1
 8003c46:	e0bf      	b.n	8003dc8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	681a      	ldr	r2, [r3, #0]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c56:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	691a      	ldr	r2, [r3, #16]
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c62:	b2d2      	uxtb	r2, r2
 8003c64:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c6a:	1c5a      	adds	r2, r3, #1
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c74:	3b01      	subs	r3, #1
 8003c76:	b29a      	uxth	r2, r3
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c80:	b29b      	uxth	r3, r3
 8003c82:	3b01      	subs	r3, #1
 8003c84:	b29a      	uxth	r2, r3
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c8c:	9300      	str	r3, [sp, #0]
 8003c8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c90:	2200      	movs	r2, #0
 8003c92:	494f      	ldr	r1, [pc, #316]	; (8003dd0 <HAL_I2C_Mem_Read+0x448>)
 8003c94:	68f8      	ldr	r0, [r7, #12]
 8003c96:	f000 fa29 	bl	80040ec <I2C_WaitOnFlagUntilTimeout>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d001      	beq.n	8003ca4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	e091      	b.n	8003dc8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	681a      	ldr	r2, [r3, #0]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003cb2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	691a      	ldr	r2, [r3, #16]
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cbe:	b2d2      	uxtb	r2, r2
 8003cc0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cc6:	1c5a      	adds	r2, r3, #1
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cd0:	3b01      	subs	r3, #1
 8003cd2:	b29a      	uxth	r2, r3
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cdc:	b29b      	uxth	r3, r3
 8003cde:	3b01      	subs	r3, #1
 8003ce0:	b29a      	uxth	r2, r3
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	691a      	ldr	r2, [r3, #16]
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cf0:	b2d2      	uxtb	r2, r2
 8003cf2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cf8:	1c5a      	adds	r2, r3, #1
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d02:	3b01      	subs	r3, #1
 8003d04:	b29a      	uxth	r2, r3
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d0e:	b29b      	uxth	r3, r3
 8003d10:	3b01      	subs	r3, #1
 8003d12:	b29a      	uxth	r2, r3
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003d18:	e042      	b.n	8003da0 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d1c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003d1e:	68f8      	ldr	r0, [r7, #12]
 8003d20:	f000 fb3c 	bl	800439c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003d24:	4603      	mov	r3, r0
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d001      	beq.n	8003d2e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	e04c      	b.n	8003dc8 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	691a      	ldr	r2, [r3, #16]
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d38:	b2d2      	uxtb	r2, r2
 8003d3a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d40:	1c5a      	adds	r2, r3, #1
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d4a:	3b01      	subs	r3, #1
 8003d4c:	b29a      	uxth	r2, r3
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d56:	b29b      	uxth	r3, r3
 8003d58:	3b01      	subs	r3, #1
 8003d5a:	b29a      	uxth	r2, r3
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	695b      	ldr	r3, [r3, #20]
 8003d66:	f003 0304 	and.w	r3, r3, #4
 8003d6a:	2b04      	cmp	r3, #4
 8003d6c:	d118      	bne.n	8003da0 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	691a      	ldr	r2, [r3, #16]
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d78:	b2d2      	uxtb	r2, r2
 8003d7a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d80:	1c5a      	adds	r2, r3, #1
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d8a:	3b01      	subs	r3, #1
 8003d8c:	b29a      	uxth	r2, r3
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d96:	b29b      	uxth	r3, r3
 8003d98:	3b01      	subs	r3, #1
 8003d9a:	b29a      	uxth	r2, r3
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	f47f aec2 	bne.w	8003b2e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	2220      	movs	r2, #32
 8003dae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	2200      	movs	r2, #0
 8003db6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	e000      	b.n	8003dc8 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003dc6:	2302      	movs	r3, #2
  }
}
 8003dc8:	4618      	mov	r0, r3
 8003dca:	3728      	adds	r7, #40	; 0x28
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	bd80      	pop	{r7, pc}
 8003dd0:	00010004 	.word	0x00010004

08003dd4 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	b083      	sub	sp, #12
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003de2:	b2db      	uxtb	r3, r3
}
 8003de4:	4618      	mov	r0, r3
 8003de6:	370c      	adds	r7, #12
 8003de8:	46bd      	mov	sp, r7
 8003dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dee:	4770      	bx	lr

08003df0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b088      	sub	sp, #32
 8003df4:	af02      	add	r7, sp, #8
 8003df6:	60f8      	str	r0, [r7, #12]
 8003df8:	4608      	mov	r0, r1
 8003dfa:	4611      	mov	r1, r2
 8003dfc:	461a      	mov	r2, r3
 8003dfe:	4603      	mov	r3, r0
 8003e00:	817b      	strh	r3, [r7, #10]
 8003e02:	460b      	mov	r3, r1
 8003e04:	813b      	strh	r3, [r7, #8]
 8003e06:	4613      	mov	r3, r2
 8003e08:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	681a      	ldr	r2, [r3, #0]
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003e18:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e1c:	9300      	str	r3, [sp, #0]
 8003e1e:	6a3b      	ldr	r3, [r7, #32]
 8003e20:	2200      	movs	r2, #0
 8003e22:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003e26:	68f8      	ldr	r0, [r7, #12]
 8003e28:	f000 f960 	bl	80040ec <I2C_WaitOnFlagUntilTimeout>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d00d      	beq.n	8003e4e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e3c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e40:	d103      	bne.n	8003e4a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003e48:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003e4a:	2303      	movs	r3, #3
 8003e4c:	e05f      	b.n	8003f0e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003e4e:	897b      	ldrh	r3, [r7, #10]
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	461a      	mov	r2, r3
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003e5c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e60:	6a3a      	ldr	r2, [r7, #32]
 8003e62:	492d      	ldr	r1, [pc, #180]	; (8003f18 <I2C_RequestMemoryWrite+0x128>)
 8003e64:	68f8      	ldr	r0, [r7, #12]
 8003e66:	f000 f998 	bl	800419a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d001      	beq.n	8003e74 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003e70:	2301      	movs	r3, #1
 8003e72:	e04c      	b.n	8003f0e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e74:	2300      	movs	r3, #0
 8003e76:	617b      	str	r3, [r7, #20]
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	695b      	ldr	r3, [r3, #20]
 8003e7e:	617b      	str	r3, [r7, #20]
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	699b      	ldr	r3, [r3, #24]
 8003e86:	617b      	str	r3, [r7, #20]
 8003e88:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e8c:	6a39      	ldr	r1, [r7, #32]
 8003e8e:	68f8      	ldr	r0, [r7, #12]
 8003e90:	f000 fa02 	bl	8004298 <I2C_WaitOnTXEFlagUntilTimeout>
 8003e94:	4603      	mov	r3, r0
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d00d      	beq.n	8003eb6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e9e:	2b04      	cmp	r3, #4
 8003ea0:	d107      	bne.n	8003eb2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	681a      	ldr	r2, [r3, #0]
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003eb0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	e02b      	b.n	8003f0e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003eb6:	88fb      	ldrh	r3, [r7, #6]
 8003eb8:	2b01      	cmp	r3, #1
 8003eba:	d105      	bne.n	8003ec8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003ebc:	893b      	ldrh	r3, [r7, #8]
 8003ebe:	b2da      	uxtb	r2, r3
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	611a      	str	r2, [r3, #16]
 8003ec6:	e021      	b.n	8003f0c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003ec8:	893b      	ldrh	r3, [r7, #8]
 8003eca:	0a1b      	lsrs	r3, r3, #8
 8003ecc:	b29b      	uxth	r3, r3
 8003ece:	b2da      	uxtb	r2, r3
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ed6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ed8:	6a39      	ldr	r1, [r7, #32]
 8003eda:	68f8      	ldr	r0, [r7, #12]
 8003edc:	f000 f9dc 	bl	8004298 <I2C_WaitOnTXEFlagUntilTimeout>
 8003ee0:	4603      	mov	r3, r0
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d00d      	beq.n	8003f02 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eea:	2b04      	cmp	r3, #4
 8003eec:	d107      	bne.n	8003efe <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	681a      	ldr	r2, [r3, #0]
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003efc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	e005      	b.n	8003f0e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003f02:	893b      	ldrh	r3, [r7, #8]
 8003f04:	b2da      	uxtb	r2, r3
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003f0c:	2300      	movs	r3, #0
}
 8003f0e:	4618      	mov	r0, r3
 8003f10:	3718      	adds	r7, #24
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}
 8003f16:	bf00      	nop
 8003f18:	00010002 	.word	0x00010002

08003f1c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b088      	sub	sp, #32
 8003f20:	af02      	add	r7, sp, #8
 8003f22:	60f8      	str	r0, [r7, #12]
 8003f24:	4608      	mov	r0, r1
 8003f26:	4611      	mov	r1, r2
 8003f28:	461a      	mov	r2, r3
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	817b      	strh	r3, [r7, #10]
 8003f2e:	460b      	mov	r3, r1
 8003f30:	813b      	strh	r3, [r7, #8]
 8003f32:	4613      	mov	r3, r2
 8003f34:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	681a      	ldr	r2, [r3, #0]
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003f44:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	681a      	ldr	r2, [r3, #0]
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f54:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f58:	9300      	str	r3, [sp, #0]
 8003f5a:	6a3b      	ldr	r3, [r7, #32]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003f62:	68f8      	ldr	r0, [r7, #12]
 8003f64:	f000 f8c2 	bl	80040ec <I2C_WaitOnFlagUntilTimeout>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d00d      	beq.n	8003f8a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f78:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f7c:	d103      	bne.n	8003f86 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f84:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003f86:	2303      	movs	r3, #3
 8003f88:	e0aa      	b.n	80040e0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003f8a:	897b      	ldrh	r3, [r7, #10]
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	461a      	mov	r2, r3
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003f98:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f9c:	6a3a      	ldr	r2, [r7, #32]
 8003f9e:	4952      	ldr	r1, [pc, #328]	; (80040e8 <I2C_RequestMemoryRead+0x1cc>)
 8003fa0:	68f8      	ldr	r0, [r7, #12]
 8003fa2:	f000 f8fa 	bl	800419a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d001      	beq.n	8003fb0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003fac:	2301      	movs	r3, #1
 8003fae:	e097      	b.n	80040e0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	617b      	str	r3, [r7, #20]
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	695b      	ldr	r3, [r3, #20]
 8003fba:	617b      	str	r3, [r7, #20]
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	699b      	ldr	r3, [r3, #24]
 8003fc2:	617b      	str	r3, [r7, #20]
 8003fc4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003fc6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003fc8:	6a39      	ldr	r1, [r7, #32]
 8003fca:	68f8      	ldr	r0, [r7, #12]
 8003fcc:	f000 f964 	bl	8004298 <I2C_WaitOnTXEFlagUntilTimeout>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d00d      	beq.n	8003ff2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fda:	2b04      	cmp	r3, #4
 8003fdc:	d107      	bne.n	8003fee <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	681a      	ldr	r2, [r3, #0]
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fec:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	e076      	b.n	80040e0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003ff2:	88fb      	ldrh	r3, [r7, #6]
 8003ff4:	2b01      	cmp	r3, #1
 8003ff6:	d105      	bne.n	8004004 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003ff8:	893b      	ldrh	r3, [r7, #8]
 8003ffa:	b2da      	uxtb	r2, r3
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	611a      	str	r2, [r3, #16]
 8004002:	e021      	b.n	8004048 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004004:	893b      	ldrh	r3, [r7, #8]
 8004006:	0a1b      	lsrs	r3, r3, #8
 8004008:	b29b      	uxth	r3, r3
 800400a:	b2da      	uxtb	r2, r3
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004012:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004014:	6a39      	ldr	r1, [r7, #32]
 8004016:	68f8      	ldr	r0, [r7, #12]
 8004018:	f000 f93e 	bl	8004298 <I2C_WaitOnTXEFlagUntilTimeout>
 800401c:	4603      	mov	r3, r0
 800401e:	2b00      	cmp	r3, #0
 8004020:	d00d      	beq.n	800403e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004026:	2b04      	cmp	r3, #4
 8004028:	d107      	bne.n	800403a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	681a      	ldr	r2, [r3, #0]
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004038:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800403a:	2301      	movs	r3, #1
 800403c:	e050      	b.n	80040e0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800403e:	893b      	ldrh	r3, [r7, #8]
 8004040:	b2da      	uxtb	r2, r3
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004048:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800404a:	6a39      	ldr	r1, [r7, #32]
 800404c:	68f8      	ldr	r0, [r7, #12]
 800404e:	f000 f923 	bl	8004298 <I2C_WaitOnTXEFlagUntilTimeout>
 8004052:	4603      	mov	r3, r0
 8004054:	2b00      	cmp	r3, #0
 8004056:	d00d      	beq.n	8004074 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800405c:	2b04      	cmp	r3, #4
 800405e:	d107      	bne.n	8004070 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	681a      	ldr	r2, [r3, #0]
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800406e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	e035      	b.n	80040e0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004082:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004086:	9300      	str	r3, [sp, #0]
 8004088:	6a3b      	ldr	r3, [r7, #32]
 800408a:	2200      	movs	r2, #0
 800408c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004090:	68f8      	ldr	r0, [r7, #12]
 8004092:	f000 f82b 	bl	80040ec <I2C_WaitOnFlagUntilTimeout>
 8004096:	4603      	mov	r3, r0
 8004098:	2b00      	cmp	r3, #0
 800409a:	d00d      	beq.n	80040b8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80040aa:	d103      	bne.n	80040b4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 80040b2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80040b4:	2303      	movs	r3, #3
 80040b6:	e013      	b.n	80040e0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80040b8:	897b      	ldrh	r3, [r7, #10]
 80040ba:	b2db      	uxtb	r3, r3
 80040bc:	f043 0301 	orr.w	r3, r3, #1
 80040c0:	b2da      	uxtb	r2, r3
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80040c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ca:	6a3a      	ldr	r2, [r7, #32]
 80040cc:	4906      	ldr	r1, [pc, #24]	; (80040e8 <I2C_RequestMemoryRead+0x1cc>)
 80040ce:	68f8      	ldr	r0, [r7, #12]
 80040d0:	f000 f863 	bl	800419a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80040d4:	4603      	mov	r3, r0
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d001      	beq.n	80040de <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80040da:	2301      	movs	r3, #1
 80040dc:	e000      	b.n	80040e0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80040de:	2300      	movs	r3, #0
}
 80040e0:	4618      	mov	r0, r3
 80040e2:	3718      	adds	r7, #24
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bd80      	pop	{r7, pc}
 80040e8:	00010002 	.word	0x00010002

080040ec <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b084      	sub	sp, #16
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	60f8      	str	r0, [r7, #12]
 80040f4:	60b9      	str	r1, [r7, #8]
 80040f6:	603b      	str	r3, [r7, #0]
 80040f8:	4613      	mov	r3, r2
 80040fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80040fc:	e025      	b.n	800414a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004104:	d021      	beq.n	800414a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004106:	f7fe fa25 	bl	8002554 <HAL_GetTick>
 800410a:	4602      	mov	r2, r0
 800410c:	69bb      	ldr	r3, [r7, #24]
 800410e:	1ad3      	subs	r3, r2, r3
 8004110:	683a      	ldr	r2, [r7, #0]
 8004112:	429a      	cmp	r2, r3
 8004114:	d302      	bcc.n	800411c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d116      	bne.n	800414a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2200      	movs	r2, #0
 8004120:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2220      	movs	r2, #32
 8004126:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	2200      	movs	r2, #0
 800412e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004136:	f043 0220 	orr.w	r2, r3, #32
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	2200      	movs	r2, #0
 8004142:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e023      	b.n	8004192 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	0c1b      	lsrs	r3, r3, #16
 800414e:	b2db      	uxtb	r3, r3
 8004150:	2b01      	cmp	r3, #1
 8004152:	d10d      	bne.n	8004170 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	695b      	ldr	r3, [r3, #20]
 800415a:	43da      	mvns	r2, r3
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	4013      	ands	r3, r2
 8004160:	b29b      	uxth	r3, r3
 8004162:	2b00      	cmp	r3, #0
 8004164:	bf0c      	ite	eq
 8004166:	2301      	moveq	r3, #1
 8004168:	2300      	movne	r3, #0
 800416a:	b2db      	uxtb	r3, r3
 800416c:	461a      	mov	r2, r3
 800416e:	e00c      	b.n	800418a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	699b      	ldr	r3, [r3, #24]
 8004176:	43da      	mvns	r2, r3
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	4013      	ands	r3, r2
 800417c:	b29b      	uxth	r3, r3
 800417e:	2b00      	cmp	r3, #0
 8004180:	bf0c      	ite	eq
 8004182:	2301      	moveq	r3, #1
 8004184:	2300      	movne	r3, #0
 8004186:	b2db      	uxtb	r3, r3
 8004188:	461a      	mov	r2, r3
 800418a:	79fb      	ldrb	r3, [r7, #7]
 800418c:	429a      	cmp	r2, r3
 800418e:	d0b6      	beq.n	80040fe <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004190:	2300      	movs	r3, #0
}
 8004192:	4618      	mov	r0, r3
 8004194:	3710      	adds	r7, #16
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}

0800419a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800419a:	b580      	push	{r7, lr}
 800419c:	b084      	sub	sp, #16
 800419e:	af00      	add	r7, sp, #0
 80041a0:	60f8      	str	r0, [r7, #12]
 80041a2:	60b9      	str	r1, [r7, #8]
 80041a4:	607a      	str	r2, [r7, #4]
 80041a6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80041a8:	e051      	b.n	800424e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	695b      	ldr	r3, [r3, #20]
 80041b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041b8:	d123      	bne.n	8004202 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	681a      	ldr	r2, [r3, #0]
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041c8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80041d2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2200      	movs	r2, #0
 80041d8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	2220      	movs	r2, #32
 80041de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	2200      	movs	r2, #0
 80041e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ee:	f043 0204 	orr.w	r2, r3, #4
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	2200      	movs	r2, #0
 80041fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80041fe:	2301      	movs	r3, #1
 8004200:	e046      	b.n	8004290 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004208:	d021      	beq.n	800424e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800420a:	f7fe f9a3 	bl	8002554 <HAL_GetTick>
 800420e:	4602      	mov	r2, r0
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	1ad3      	subs	r3, r2, r3
 8004214:	687a      	ldr	r2, [r7, #4]
 8004216:	429a      	cmp	r2, r3
 8004218:	d302      	bcc.n	8004220 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d116      	bne.n	800424e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	2200      	movs	r2, #0
 8004224:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	2220      	movs	r2, #32
 800422a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	2200      	movs	r2, #0
 8004232:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800423a:	f043 0220 	orr.w	r2, r3, #32
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	2200      	movs	r2, #0
 8004246:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800424a:	2301      	movs	r3, #1
 800424c:	e020      	b.n	8004290 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800424e:	68bb      	ldr	r3, [r7, #8]
 8004250:	0c1b      	lsrs	r3, r3, #16
 8004252:	b2db      	uxtb	r3, r3
 8004254:	2b01      	cmp	r3, #1
 8004256:	d10c      	bne.n	8004272 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	695b      	ldr	r3, [r3, #20]
 800425e:	43da      	mvns	r2, r3
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	4013      	ands	r3, r2
 8004264:	b29b      	uxth	r3, r3
 8004266:	2b00      	cmp	r3, #0
 8004268:	bf14      	ite	ne
 800426a:	2301      	movne	r3, #1
 800426c:	2300      	moveq	r3, #0
 800426e:	b2db      	uxtb	r3, r3
 8004270:	e00b      	b.n	800428a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	699b      	ldr	r3, [r3, #24]
 8004278:	43da      	mvns	r2, r3
 800427a:	68bb      	ldr	r3, [r7, #8]
 800427c:	4013      	ands	r3, r2
 800427e:	b29b      	uxth	r3, r3
 8004280:	2b00      	cmp	r3, #0
 8004282:	bf14      	ite	ne
 8004284:	2301      	movne	r3, #1
 8004286:	2300      	moveq	r3, #0
 8004288:	b2db      	uxtb	r3, r3
 800428a:	2b00      	cmp	r3, #0
 800428c:	d18d      	bne.n	80041aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800428e:	2300      	movs	r3, #0
}
 8004290:	4618      	mov	r0, r3
 8004292:	3710      	adds	r7, #16
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}

08004298 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b084      	sub	sp, #16
 800429c:	af00      	add	r7, sp, #0
 800429e:	60f8      	str	r0, [r7, #12]
 80042a0:	60b9      	str	r1, [r7, #8]
 80042a2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80042a4:	e02d      	b.n	8004302 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80042a6:	68f8      	ldr	r0, [r7, #12]
 80042a8:	f000 f8ce 	bl	8004448 <I2C_IsAcknowledgeFailed>
 80042ac:	4603      	mov	r3, r0
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d001      	beq.n	80042b6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80042b2:	2301      	movs	r3, #1
 80042b4:	e02d      	b.n	8004312 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042b6:	68bb      	ldr	r3, [r7, #8]
 80042b8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80042bc:	d021      	beq.n	8004302 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042be:	f7fe f949 	bl	8002554 <HAL_GetTick>
 80042c2:	4602      	mov	r2, r0
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	1ad3      	subs	r3, r2, r3
 80042c8:	68ba      	ldr	r2, [r7, #8]
 80042ca:	429a      	cmp	r2, r3
 80042cc:	d302      	bcc.n	80042d4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d116      	bne.n	8004302 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2200      	movs	r2, #0
 80042d8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2220      	movs	r2, #32
 80042de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	2200      	movs	r2, #0
 80042e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ee:	f043 0220 	orr.w	r2, r3, #32
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	2200      	movs	r2, #0
 80042fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	e007      	b.n	8004312 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	695b      	ldr	r3, [r3, #20]
 8004308:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800430c:	2b80      	cmp	r3, #128	; 0x80
 800430e:	d1ca      	bne.n	80042a6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004310:	2300      	movs	r3, #0
}
 8004312:	4618      	mov	r0, r3
 8004314:	3710      	adds	r7, #16
 8004316:	46bd      	mov	sp, r7
 8004318:	bd80      	pop	{r7, pc}

0800431a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800431a:	b580      	push	{r7, lr}
 800431c:	b084      	sub	sp, #16
 800431e:	af00      	add	r7, sp, #0
 8004320:	60f8      	str	r0, [r7, #12]
 8004322:	60b9      	str	r1, [r7, #8]
 8004324:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004326:	e02d      	b.n	8004384 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004328:	68f8      	ldr	r0, [r7, #12]
 800432a:	f000 f88d 	bl	8004448 <I2C_IsAcknowledgeFailed>
 800432e:	4603      	mov	r3, r0
 8004330:	2b00      	cmp	r3, #0
 8004332:	d001      	beq.n	8004338 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004334:	2301      	movs	r3, #1
 8004336:	e02d      	b.n	8004394 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800433e:	d021      	beq.n	8004384 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004340:	f7fe f908 	bl	8002554 <HAL_GetTick>
 8004344:	4602      	mov	r2, r0
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	1ad3      	subs	r3, r2, r3
 800434a:	68ba      	ldr	r2, [r7, #8]
 800434c:	429a      	cmp	r2, r3
 800434e:	d302      	bcc.n	8004356 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d116      	bne.n	8004384 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2200      	movs	r2, #0
 800435a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2220      	movs	r2, #32
 8004360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2200      	movs	r2, #0
 8004368:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004370:	f043 0220 	orr.w	r2, r3, #32
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	2200      	movs	r2, #0
 800437c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004380:	2301      	movs	r3, #1
 8004382:	e007      	b.n	8004394 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	695b      	ldr	r3, [r3, #20]
 800438a:	f003 0304 	and.w	r3, r3, #4
 800438e:	2b04      	cmp	r3, #4
 8004390:	d1ca      	bne.n	8004328 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004392:	2300      	movs	r3, #0
}
 8004394:	4618      	mov	r0, r3
 8004396:	3710      	adds	r7, #16
 8004398:	46bd      	mov	sp, r7
 800439a:	bd80      	pop	{r7, pc}

0800439c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b084      	sub	sp, #16
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	60f8      	str	r0, [r7, #12]
 80043a4:	60b9      	str	r1, [r7, #8]
 80043a6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80043a8:	e042      	b.n	8004430 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	695b      	ldr	r3, [r3, #20]
 80043b0:	f003 0310 	and.w	r3, r3, #16
 80043b4:	2b10      	cmp	r3, #16
 80043b6:	d119      	bne.n	80043ec <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f06f 0210 	mvn.w	r2, #16
 80043c0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	2200      	movs	r2, #0
 80043c6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	2220      	movs	r2, #32
 80043cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	2200      	movs	r2, #0
 80043d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	2200      	movs	r2, #0
 80043e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80043e8:	2301      	movs	r3, #1
 80043ea:	e029      	b.n	8004440 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043ec:	f7fe f8b2 	bl	8002554 <HAL_GetTick>
 80043f0:	4602      	mov	r2, r0
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	1ad3      	subs	r3, r2, r3
 80043f6:	68ba      	ldr	r2, [r7, #8]
 80043f8:	429a      	cmp	r2, r3
 80043fa:	d302      	bcc.n	8004402 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d116      	bne.n	8004430 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2200      	movs	r2, #0
 8004406:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	2220      	movs	r2, #32
 800440c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	2200      	movs	r2, #0
 8004414:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800441c:	f043 0220 	orr.w	r2, r3, #32
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2200      	movs	r2, #0
 8004428:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	e007      	b.n	8004440 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	695b      	ldr	r3, [r3, #20]
 8004436:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800443a:	2b40      	cmp	r3, #64	; 0x40
 800443c:	d1b5      	bne.n	80043aa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800443e:	2300      	movs	r3, #0
}
 8004440:	4618      	mov	r0, r3
 8004442:	3710      	adds	r7, #16
 8004444:	46bd      	mov	sp, r7
 8004446:	bd80      	pop	{r7, pc}

08004448 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004448:	b480      	push	{r7}
 800444a:	b083      	sub	sp, #12
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	695b      	ldr	r3, [r3, #20]
 8004456:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800445a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800445e:	d11b      	bne.n	8004498 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004468:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2200      	movs	r2, #0
 800446e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2220      	movs	r2, #32
 8004474:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2200      	movs	r2, #0
 800447c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004484:	f043 0204 	orr.w	r2, r3, #4
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2200      	movs	r2, #0
 8004490:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004494:	2301      	movs	r3, #1
 8004496:	e000      	b.n	800449a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004498:	2300      	movs	r3, #0
}
 800449a:	4618      	mov	r0, r3
 800449c:	370c      	adds	r7, #12
 800449e:	46bd      	mov	sp, r7
 80044a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a4:	4770      	bx	lr
	...

080044a8 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b088      	sub	sp, #32
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d101      	bne.n	80044ba <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80044b6:	2301      	movs	r3, #1
 80044b8:	e128      	b.n	800470c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80044c0:	b2db      	uxtb	r3, r3
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d109      	bne.n	80044da <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2200      	movs	r2, #0
 80044ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	4a90      	ldr	r2, [pc, #576]	; (8004714 <HAL_I2S_Init+0x26c>)
 80044d2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80044d4:	6878      	ldr	r0, [r7, #4]
 80044d6:	f7fc fd83 	bl	8000fe0 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2202      	movs	r2, #2
 80044de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	69db      	ldr	r3, [r3, #28]
 80044e8:	687a      	ldr	r2, [r7, #4]
 80044ea:	6812      	ldr	r2, [r2, #0]
 80044ec:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80044f0:	f023 030f 	bic.w	r3, r3, #15
 80044f4:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	2202      	movs	r2, #2
 80044fc:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	695b      	ldr	r3, [r3, #20]
 8004502:	2b02      	cmp	r3, #2
 8004504:	d060      	beq.n	80045c8 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	68db      	ldr	r3, [r3, #12]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d102      	bne.n	8004514 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800450e:	2310      	movs	r3, #16
 8004510:	617b      	str	r3, [r7, #20]
 8004512:	e001      	b.n	8004518 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8004514:	2320      	movs	r3, #32
 8004516:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	689b      	ldr	r3, [r3, #8]
 800451c:	2b20      	cmp	r3, #32
 800451e:	d802      	bhi.n	8004526 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	005b      	lsls	r3, r3, #1
 8004524:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8004526:	2001      	movs	r0, #1
 8004528:	f001 faea 	bl	8005b00 <HAL_RCCEx_GetPeriphCLKFreq>
 800452c:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	691b      	ldr	r3, [r3, #16]
 8004532:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004536:	d125      	bne.n	8004584 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	68db      	ldr	r3, [r3, #12]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d010      	beq.n	8004562 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004540:	697b      	ldr	r3, [r7, #20]
 8004542:	009b      	lsls	r3, r3, #2
 8004544:	68fa      	ldr	r2, [r7, #12]
 8004546:	fbb2 f2f3 	udiv	r2, r2, r3
 800454a:	4613      	mov	r3, r2
 800454c:	009b      	lsls	r3, r3, #2
 800454e:	4413      	add	r3, r2
 8004550:	005b      	lsls	r3, r3, #1
 8004552:	461a      	mov	r2, r3
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	695b      	ldr	r3, [r3, #20]
 8004558:	fbb2 f3f3 	udiv	r3, r2, r3
 800455c:	3305      	adds	r3, #5
 800455e:	613b      	str	r3, [r7, #16]
 8004560:	e01f      	b.n	80045a2 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	00db      	lsls	r3, r3, #3
 8004566:	68fa      	ldr	r2, [r7, #12]
 8004568:	fbb2 f2f3 	udiv	r2, r2, r3
 800456c:	4613      	mov	r3, r2
 800456e:	009b      	lsls	r3, r3, #2
 8004570:	4413      	add	r3, r2
 8004572:	005b      	lsls	r3, r3, #1
 8004574:	461a      	mov	r2, r3
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	695b      	ldr	r3, [r3, #20]
 800457a:	fbb2 f3f3 	udiv	r3, r2, r3
 800457e:	3305      	adds	r3, #5
 8004580:	613b      	str	r3, [r7, #16]
 8004582:	e00e      	b.n	80045a2 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004584:	68fa      	ldr	r2, [r7, #12]
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	fbb2 f2f3 	udiv	r2, r2, r3
 800458c:	4613      	mov	r3, r2
 800458e:	009b      	lsls	r3, r3, #2
 8004590:	4413      	add	r3, r2
 8004592:	005b      	lsls	r3, r3, #1
 8004594:	461a      	mov	r2, r3
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	695b      	ldr	r3, [r3, #20]
 800459a:	fbb2 f3f3 	udiv	r3, r2, r3
 800459e:	3305      	adds	r3, #5
 80045a0:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80045a2:	693b      	ldr	r3, [r7, #16]
 80045a4:	4a5c      	ldr	r2, [pc, #368]	; (8004718 <HAL_I2S_Init+0x270>)
 80045a6:	fba2 2303 	umull	r2, r3, r2, r3
 80045aa:	08db      	lsrs	r3, r3, #3
 80045ac:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	f003 0301 	and.w	r3, r3, #1
 80045b4:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80045b6:	693a      	ldr	r2, [r7, #16]
 80045b8:	69bb      	ldr	r3, [r7, #24]
 80045ba:	1ad3      	subs	r3, r2, r3
 80045bc:	085b      	lsrs	r3, r3, #1
 80045be:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80045c0:	69bb      	ldr	r3, [r7, #24]
 80045c2:	021b      	lsls	r3, r3, #8
 80045c4:	61bb      	str	r3, [r7, #24]
 80045c6:	e003      	b.n	80045d0 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80045c8:	2302      	movs	r3, #2
 80045ca:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80045cc:	2300      	movs	r3, #0
 80045ce:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80045d0:	69fb      	ldr	r3, [r7, #28]
 80045d2:	2b01      	cmp	r3, #1
 80045d4:	d902      	bls.n	80045dc <HAL_I2S_Init+0x134>
 80045d6:	69fb      	ldr	r3, [r7, #28]
 80045d8:	2bff      	cmp	r3, #255	; 0xff
 80045da:	d907      	bls.n	80045ec <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045e0:	f043 0210 	orr.w	r2, r3, #16
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80045e8:	2301      	movs	r3, #1
 80045ea:	e08f      	b.n	800470c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	691a      	ldr	r2, [r3, #16]
 80045f0:	69bb      	ldr	r3, [r7, #24]
 80045f2:	ea42 0103 	orr.w	r1, r2, r3
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	69fa      	ldr	r2, [r7, #28]
 80045fc:	430a      	orrs	r2, r1
 80045fe:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	69db      	ldr	r3, [r3, #28]
 8004606:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800460a:	f023 030f 	bic.w	r3, r3, #15
 800460e:	687a      	ldr	r2, [r7, #4]
 8004610:	6851      	ldr	r1, [r2, #4]
 8004612:	687a      	ldr	r2, [r7, #4]
 8004614:	6892      	ldr	r2, [r2, #8]
 8004616:	4311      	orrs	r1, r2
 8004618:	687a      	ldr	r2, [r7, #4]
 800461a:	68d2      	ldr	r2, [r2, #12]
 800461c:	4311      	orrs	r1, r2
 800461e:	687a      	ldr	r2, [r7, #4]
 8004620:	6992      	ldr	r2, [r2, #24]
 8004622:	430a      	orrs	r2, r1
 8004624:	431a      	orrs	r2, r3
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800462e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6a1b      	ldr	r3, [r3, #32]
 8004634:	2b01      	cmp	r3, #1
 8004636:	d161      	bne.n	80046fc <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	4a38      	ldr	r2, [pc, #224]	; (800471c <HAL_I2S_Init+0x274>)
 800463c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	4a37      	ldr	r2, [pc, #220]	; (8004720 <HAL_I2S_Init+0x278>)
 8004644:	4293      	cmp	r3, r2
 8004646:	d101      	bne.n	800464c <HAL_I2S_Init+0x1a4>
 8004648:	4b36      	ldr	r3, [pc, #216]	; (8004724 <HAL_I2S_Init+0x27c>)
 800464a:	e001      	b.n	8004650 <HAL_I2S_Init+0x1a8>
 800464c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004650:	69db      	ldr	r3, [r3, #28]
 8004652:	687a      	ldr	r2, [r7, #4]
 8004654:	6812      	ldr	r2, [r2, #0]
 8004656:	4932      	ldr	r1, [pc, #200]	; (8004720 <HAL_I2S_Init+0x278>)
 8004658:	428a      	cmp	r2, r1
 800465a:	d101      	bne.n	8004660 <HAL_I2S_Init+0x1b8>
 800465c:	4a31      	ldr	r2, [pc, #196]	; (8004724 <HAL_I2S_Init+0x27c>)
 800465e:	e001      	b.n	8004664 <HAL_I2S_Init+0x1bc>
 8004660:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8004664:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004668:	f023 030f 	bic.w	r3, r3, #15
 800466c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a2b      	ldr	r2, [pc, #172]	; (8004720 <HAL_I2S_Init+0x278>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d101      	bne.n	800467c <HAL_I2S_Init+0x1d4>
 8004678:	4b2a      	ldr	r3, [pc, #168]	; (8004724 <HAL_I2S_Init+0x27c>)
 800467a:	e001      	b.n	8004680 <HAL_I2S_Init+0x1d8>
 800467c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004680:	2202      	movs	r2, #2
 8004682:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4a25      	ldr	r2, [pc, #148]	; (8004720 <HAL_I2S_Init+0x278>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d101      	bne.n	8004692 <HAL_I2S_Init+0x1ea>
 800468e:	4b25      	ldr	r3, [pc, #148]	; (8004724 <HAL_I2S_Init+0x27c>)
 8004690:	e001      	b.n	8004696 <HAL_I2S_Init+0x1ee>
 8004692:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004696:	69db      	ldr	r3, [r3, #28]
 8004698:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80046a2:	d003      	beq.n	80046ac <HAL_I2S_Init+0x204>
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d103      	bne.n	80046b4 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80046ac:	f44f 7380 	mov.w	r3, #256	; 0x100
 80046b0:	613b      	str	r3, [r7, #16]
 80046b2:	e001      	b.n	80046b8 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80046b4:	2300      	movs	r3, #0
 80046b6:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 80046b8:	693b      	ldr	r3, [r7, #16]
 80046ba:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	689b      	ldr	r3, [r3, #8]
 80046c0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80046c2:	4313      	orrs	r3, r2
 80046c4:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	68db      	ldr	r3, [r3, #12]
 80046ca:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80046cc:	4313      	orrs	r3, r2
 80046ce:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	699b      	ldr	r3, [r3, #24]
 80046d4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80046d6:	4313      	orrs	r3, r2
 80046d8:	b29a      	uxth	r2, r3
 80046da:	897b      	ldrh	r3, [r7, #10]
 80046dc:	4313      	orrs	r3, r2
 80046de:	b29b      	uxth	r3, r3
 80046e0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80046e4:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4a0d      	ldr	r2, [pc, #52]	; (8004720 <HAL_I2S_Init+0x278>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d101      	bne.n	80046f4 <HAL_I2S_Init+0x24c>
 80046f0:	4b0c      	ldr	r3, [pc, #48]	; (8004724 <HAL_I2S_Init+0x27c>)
 80046f2:	e001      	b.n	80046f8 <HAL_I2S_Init+0x250>
 80046f4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80046f8:	897a      	ldrh	r2, [r7, #10]
 80046fa:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2200      	movs	r2, #0
 8004700:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2201      	movs	r2, #1
 8004706:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 800470a:	2300      	movs	r3, #0
}
 800470c:	4618      	mov	r0, r3
 800470e:	3720      	adds	r7, #32
 8004710:	46bd      	mov	sp, r7
 8004712:	bd80      	pop	{r7, pc}
 8004714:	080049f9 	.word	0x080049f9
 8004718:	cccccccd 	.word	0xcccccccd
 800471c:	08004b0d 	.word	0x08004b0d
 8004720:	40003800 	.word	0x40003800
 8004724:	40003400 	.word	0x40003400

08004728 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b086      	sub	sp, #24
 800472c:	af00      	add	r7, sp, #0
 800472e:	60f8      	str	r0, [r7, #12]
 8004730:	60b9      	str	r1, [r7, #8]
 8004732:	4613      	mov	r3, r2
 8004734:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8004736:	68bb      	ldr	r3, [r7, #8]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d002      	beq.n	8004742 <HAL_I2S_Transmit_DMA+0x1a>
 800473c:	88fb      	ldrh	r3, [r7, #6]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d101      	bne.n	8004746 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 8004742:	2301      	movs	r3, #1
 8004744:	e08e      	b.n	8004864 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800474c:	b2db      	uxtb	r3, r3
 800474e:	2b01      	cmp	r3, #1
 8004750:	d101      	bne.n	8004756 <HAL_I2S_Transmit_DMA+0x2e>
 8004752:	2302      	movs	r3, #2
 8004754:	e086      	b.n	8004864 <HAL_I2S_Transmit_DMA+0x13c>
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2201      	movs	r2, #1
 800475a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004764:	b2db      	uxtb	r3, r3
 8004766:	2b01      	cmp	r3, #1
 8004768:	d005      	beq.n	8004776 <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	2200      	movs	r2, #0
 800476e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 8004772:	2302      	movs	r3, #2
 8004774:	e076      	b.n	8004864 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2203      	movs	r2, #3
 800477a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2200      	movs	r2, #0
 8004782:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	68ba      	ldr	r2, [r7, #8]
 8004788:	625a      	str	r2, [r3, #36]	; 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	69db      	ldr	r3, [r3, #28]
 8004790:	f003 0307 	and.w	r3, r3, #7
 8004794:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8004796:	697b      	ldr	r3, [r7, #20]
 8004798:	2b03      	cmp	r3, #3
 800479a:	d002      	beq.n	80047a2 <HAL_I2S_Transmit_DMA+0x7a>
 800479c:	697b      	ldr	r3, [r7, #20]
 800479e:	2b05      	cmp	r3, #5
 80047a0:	d10a      	bne.n	80047b8 <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 80047a2:	88fb      	ldrh	r3, [r7, #6]
 80047a4:	005b      	lsls	r3, r3, #1
 80047a6:	b29a      	uxth	r2, r3
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 80047ac:	88fb      	ldrh	r3, [r7, #6]
 80047ae:	005b      	lsls	r3, r3, #1
 80047b0:	b29a      	uxth	r2, r3
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80047b6:	e005      	b.n	80047c4 <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	88fa      	ldrh	r2, [r7, #6]
 80047bc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	88fa      	ldrh	r2, [r7, #6]
 80047c2:	855a      	strh	r2, [r3, #42]	; 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047c8:	4a28      	ldr	r2, [pc, #160]	; (800486c <HAL_I2S_Transmit_DMA+0x144>)
 80047ca:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047d0:	4a27      	ldr	r2, [pc, #156]	; (8004870 <HAL_I2S_Transmit_DMA+0x148>)
 80047d2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047d8:	4a26      	ldr	r2, [pc, #152]	; (8004874 <HAL_I2S_Transmit_DMA+0x14c>)
 80047da:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	6b98      	ldr	r0, [r3, #56]	; 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80047e4:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80047ec:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047f2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80047f4:	f7fe f8cc 	bl	8002990 <HAL_DMA_Start_IT>
 80047f8:	4603      	mov	r3, r0
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d00f      	beq.n	800481e <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004802:	f043 0208 	orr.w	r2, r3, #8
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2201      	movs	r2, #1
 800480e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	2200      	movs	r2, #0
 8004816:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 800481a:	2301      	movs	r3, #1
 800481c:	e022      	b.n	8004864 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	69db      	ldr	r3, [r3, #28]
 8004824:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004828:	2b00      	cmp	r3, #0
 800482a:	d107      	bne.n	800483c <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	69da      	ldr	r2, [r3, #28]
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800483a:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	f003 0302 	and.w	r3, r3, #2
 8004846:	2b00      	cmp	r3, #0
 8004848:	d107      	bne.n	800485a <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	685a      	ldr	r2, [r3, #4]
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f042 0202 	orr.w	r2, r2, #2
 8004858:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	2200      	movs	r2, #0
 800485e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 8004862:	2300      	movs	r3, #0
}
 8004864:	4618      	mov	r0, r3
 8004866:	3718      	adds	r7, #24
 8004868:	46bd      	mov	sp, r7
 800486a:	bd80      	pop	{r7, pc}
 800486c:	080048d7 	.word	0x080048d7
 8004870:	08004895 	.word	0x08004895
 8004874:	080048f3 	.word	0x080048f3

08004878 <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s)
{
 8004878:	b480      	push	{r7}
 800487a:	b083      	sub	sp, #12
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004886:	b2db      	uxtb	r3, r3
}
 8004888:	4618      	mov	r0, r3
 800488a:	370c      	adds	r7, #12
 800488c:	46bd      	mov	sp, r7
 800488e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004892:	4770      	bx	lr

08004894 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b084      	sub	sp, #16
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048a0:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	69db      	ldr	r3, [r3, #28]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d10e      	bne.n	80048c8 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	685a      	ldr	r2, [r3, #4]
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f022 0202 	bic.w	r2, r2, #2
 80048b8:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	2200      	movs	r2, #0
 80048be:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	2201      	movs	r2, #1
 80048c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 80048c8:	68f8      	ldr	r0, [r7, #12]
 80048ca:	f7fd fc5d 	bl	8002188 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80048ce:	bf00      	nop
 80048d0:	3710      	adds	r7, #16
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bd80      	pop	{r7, pc}

080048d6 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80048d6:	b580      	push	{r7, lr}
 80048d8:	b084      	sub	sp, #16
 80048da:	af00      	add	r7, sp, #0
 80048dc:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048e2:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 80048e4:	68f8      	ldr	r0, [r7, #12]
 80048e6:	f7fd fc61 	bl	80021ac <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80048ea:	bf00      	nop
 80048ec:	3710      	adds	r7, #16
 80048ee:	46bd      	mov	sp, r7
 80048f0:	bd80      	pop	{r7, pc}

080048f2 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 80048f2:	b580      	push	{r7, lr}
 80048f4:	b084      	sub	sp, #16
 80048f6:	af00      	add	r7, sp, #0
 80048f8:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048fe:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	685a      	ldr	r2, [r3, #4]
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f022 0203 	bic.w	r2, r2, #3
 800490e:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	2200      	movs	r2, #0
 8004914:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	2200      	movs	r2, #0
 800491a:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	2201      	movs	r2, #1
 8004920:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004928:	f043 0208 	orr.w	r2, r3, #8
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8004930:	68f8      	ldr	r0, [r7, #12]
 8004932:	f7fd fdbf 	bl	80024b4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8004936:	bf00      	nop
 8004938:	3710      	adds	r7, #16
 800493a:	46bd      	mov	sp, r7
 800493c:	bd80      	pop	{r7, pc}

0800493e <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800493e:	b580      	push	{r7, lr}
 8004940:	b082      	sub	sp, #8
 8004942:	af00      	add	r7, sp, #0
 8004944:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800494a:	881a      	ldrh	r2, [r3, #0]
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004956:	1c9a      	adds	r2, r3, #2
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004960:	b29b      	uxth	r3, r3
 8004962:	3b01      	subs	r3, #1
 8004964:	b29a      	uxth	r2, r3
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800496e:	b29b      	uxth	r3, r3
 8004970:	2b00      	cmp	r3, #0
 8004972:	d10e      	bne.n	8004992 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	685a      	ldr	r2, [r3, #4]
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004982:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2201      	movs	r2, #1
 8004988:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800498c:	6878      	ldr	r0, [r7, #4]
 800498e:	f7fd fbfb 	bl	8002188 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004992:	bf00      	nop
 8004994:	3708      	adds	r7, #8
 8004996:	46bd      	mov	sp, r7
 8004998:	bd80      	pop	{r7, pc}

0800499a <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800499a:	b580      	push	{r7, lr}
 800499c:	b082      	sub	sp, #8
 800499e:	af00      	add	r7, sp, #0
 80049a0:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	68da      	ldr	r2, [r3, #12]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049ac:	b292      	uxth	r2, r2
 80049ae:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049b4:	1c9a      	adds	r2, r3, #2
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80049be:	b29b      	uxth	r3, r3
 80049c0:	3b01      	subs	r3, #1
 80049c2:	b29a      	uxth	r2, r3
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80049cc:	b29b      	uxth	r3, r3
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d10e      	bne.n	80049f0 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	685a      	ldr	r2, [r3, #4]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80049e0:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2201      	movs	r2, #1
 80049e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80049ea:	6878      	ldr	r0, [r7, #4]
 80049ec:	f7fd fd4a 	bl	8002484 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80049f0:	bf00      	nop
 80049f2:	3708      	adds	r7, #8
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bd80      	pop	{r7, pc}

080049f8 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b086      	sub	sp, #24
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	689b      	ldr	r3, [r3, #8]
 8004a06:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a0e:	b2db      	uxtb	r3, r3
 8004a10:	2b04      	cmp	r3, #4
 8004a12:	d13a      	bne.n	8004a8a <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	f003 0301 	and.w	r3, r3, #1
 8004a1a:	2b01      	cmp	r3, #1
 8004a1c:	d109      	bne.n	8004a32 <I2S_IRQHandler+0x3a>
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a28:	2b40      	cmp	r3, #64	; 0x40
 8004a2a:	d102      	bne.n	8004a32 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8004a2c:	6878      	ldr	r0, [r7, #4]
 8004a2e:	f7ff ffb4 	bl	800499a <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004a32:	697b      	ldr	r3, [r7, #20]
 8004a34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a38:	2b40      	cmp	r3, #64	; 0x40
 8004a3a:	d126      	bne.n	8004a8a <I2S_IRQHandler+0x92>
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	685b      	ldr	r3, [r3, #4]
 8004a42:	f003 0320 	and.w	r3, r3, #32
 8004a46:	2b20      	cmp	r3, #32
 8004a48:	d11f      	bne.n	8004a8a <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	685a      	ldr	r2, [r3, #4]
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004a58:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	613b      	str	r3, [r7, #16]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	68db      	ldr	r3, [r3, #12]
 8004a64:	613b      	str	r3, [r7, #16]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	689b      	ldr	r3, [r3, #8]
 8004a6c:	613b      	str	r3, [r7, #16]
 8004a6e:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2201      	movs	r2, #1
 8004a74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a7c:	f043 0202 	orr.w	r2, r3, #2
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004a84:	6878      	ldr	r0, [r7, #4]
 8004a86:	f7fd fd15 	bl	80024b4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a90:	b2db      	uxtb	r3, r3
 8004a92:	2b03      	cmp	r3, #3
 8004a94:	d136      	bne.n	8004b04 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8004a96:	697b      	ldr	r3, [r7, #20]
 8004a98:	f003 0302 	and.w	r3, r3, #2
 8004a9c:	2b02      	cmp	r3, #2
 8004a9e:	d109      	bne.n	8004ab4 <I2S_IRQHandler+0xbc>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004aaa:	2b80      	cmp	r3, #128	; 0x80
 8004aac:	d102      	bne.n	8004ab4 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8004aae:	6878      	ldr	r0, [r7, #4]
 8004ab0:	f7ff ff45 	bl	800493e <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004ab4:	697b      	ldr	r3, [r7, #20]
 8004ab6:	f003 0308 	and.w	r3, r3, #8
 8004aba:	2b08      	cmp	r3, #8
 8004abc:	d122      	bne.n	8004b04 <I2S_IRQHandler+0x10c>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	f003 0320 	and.w	r3, r3, #32
 8004ac8:	2b20      	cmp	r3, #32
 8004aca:	d11b      	bne.n	8004b04 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	685a      	ldr	r2, [r3, #4]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004ada:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004adc:	2300      	movs	r3, #0
 8004ade:	60fb      	str	r3, [r7, #12]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	689b      	ldr	r3, [r3, #8]
 8004ae6:	60fb      	str	r3, [r7, #12]
 8004ae8:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2201      	movs	r2, #1
 8004aee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004af6:	f043 0204 	orr.w	r2, r3, #4
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004afe:	6878      	ldr	r0, [r7, #4]
 8004b00:	f7fd fcd8 	bl	80024b4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004b04:	bf00      	nop
 8004b06:	3718      	adds	r7, #24
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	bd80      	pop	{r7, pc}

08004b0c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b088      	sub	sp, #32
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	689b      	ldr	r3, [r3, #8]
 8004b1a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4aa2      	ldr	r2, [pc, #648]	; (8004dac <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d101      	bne.n	8004b2a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8004b26:	4ba2      	ldr	r3, [pc, #648]	; (8004db0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004b28:	e001      	b.n	8004b2e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8004b2a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004b2e:	689b      	ldr	r3, [r3, #8]
 8004b30:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4a9b      	ldr	r2, [pc, #620]	; (8004dac <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d101      	bne.n	8004b48 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8004b44:	4b9a      	ldr	r3, [pc, #616]	; (8004db0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004b46:	e001      	b.n	8004b4c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8004b48:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	685b      	ldr	r3, [r3, #4]
 8004b54:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b58:	d004      	beq.n	8004b64 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	f040 8099 	bne.w	8004c96 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004b64:	69fb      	ldr	r3, [r7, #28]
 8004b66:	f003 0302 	and.w	r3, r3, #2
 8004b6a:	2b02      	cmp	r3, #2
 8004b6c:	d107      	bne.n	8004b7e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8004b6e:	697b      	ldr	r3, [r7, #20]
 8004b70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d002      	beq.n	8004b7e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	f000 f925 	bl	8004dc8 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8004b7e:	69bb      	ldr	r3, [r7, #24]
 8004b80:	f003 0301 	and.w	r3, r3, #1
 8004b84:	2b01      	cmp	r3, #1
 8004b86:	d107      	bne.n	8004b98 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004b88:	693b      	ldr	r3, [r7, #16]
 8004b8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d002      	beq.n	8004b98 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004b92:	6878      	ldr	r0, [r7, #4]
 8004b94:	f000 f9c8 	bl	8004f28 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004b98:	69bb      	ldr	r3, [r7, #24]
 8004b9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b9e:	2b40      	cmp	r3, #64	; 0x40
 8004ba0:	d13a      	bne.n	8004c18 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004ba2:	693b      	ldr	r3, [r7, #16]
 8004ba4:	f003 0320 	and.w	r3, r3, #32
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d035      	beq.n	8004c18 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4a7e      	ldr	r2, [pc, #504]	; (8004dac <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d101      	bne.n	8004bba <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8004bb6:	4b7e      	ldr	r3, [pc, #504]	; (8004db0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004bb8:	e001      	b.n	8004bbe <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8004bba:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004bbe:	685a      	ldr	r2, [r3, #4]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	4979      	ldr	r1, [pc, #484]	; (8004dac <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004bc6:	428b      	cmp	r3, r1
 8004bc8:	d101      	bne.n	8004bce <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8004bca:	4b79      	ldr	r3, [pc, #484]	; (8004db0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004bcc:	e001      	b.n	8004bd2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8004bce:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004bd2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004bd6:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	685a      	ldr	r2, [r3, #4]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004be6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004be8:	2300      	movs	r3, #0
 8004bea:	60fb      	str	r3, [r7, #12]
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	68db      	ldr	r3, [r3, #12]
 8004bf2:	60fb      	str	r3, [r7, #12]
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	689b      	ldr	r3, [r3, #8]
 8004bfa:	60fb      	str	r3, [r7, #12]
 8004bfc:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2201      	movs	r2, #1
 8004c02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c0a:	f043 0202 	orr.w	r2, r3, #2
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	f7fd fc4e 	bl	80024b4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004c18:	69fb      	ldr	r3, [r7, #28]
 8004c1a:	f003 0308 	and.w	r3, r3, #8
 8004c1e:	2b08      	cmp	r3, #8
 8004c20:	f040 80be 	bne.w	8004da0 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8004c24:	697b      	ldr	r3, [r7, #20]
 8004c26:	f003 0320 	and.w	r3, r3, #32
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	f000 80b8 	beq.w	8004da0 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	685a      	ldr	r2, [r3, #4]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004c3e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a59      	ldr	r2, [pc, #356]	; (8004dac <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d101      	bne.n	8004c4e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8004c4a:	4b59      	ldr	r3, [pc, #356]	; (8004db0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004c4c:	e001      	b.n	8004c52 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8004c4e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004c52:	685a      	ldr	r2, [r3, #4]
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4954      	ldr	r1, [pc, #336]	; (8004dac <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004c5a:	428b      	cmp	r3, r1
 8004c5c:	d101      	bne.n	8004c62 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8004c5e:	4b54      	ldr	r3, [pc, #336]	; (8004db0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004c60:	e001      	b.n	8004c66 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8004c62:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004c66:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004c6a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	60bb      	str	r3, [r7, #8]
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	689b      	ldr	r3, [r3, #8]
 8004c76:	60bb      	str	r3, [r7, #8]
 8004c78:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2201      	movs	r2, #1
 8004c7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c86:	f043 0204 	orr.w	r2, r3, #4
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004c8e:	6878      	ldr	r0, [r7, #4]
 8004c90:	f7fd fc10 	bl	80024b4 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004c94:	e084      	b.n	8004da0 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8004c96:	69bb      	ldr	r3, [r7, #24]
 8004c98:	f003 0302 	and.w	r3, r3, #2
 8004c9c:	2b02      	cmp	r3, #2
 8004c9e:	d107      	bne.n	8004cb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004ca0:	693b      	ldr	r3, [r7, #16]
 8004ca2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d002      	beq.n	8004cb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8004caa:	6878      	ldr	r0, [r7, #4]
 8004cac:	f000 f8be 	bl	8004e2c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004cb0:	69fb      	ldr	r3, [r7, #28]
 8004cb2:	f003 0301 	and.w	r3, r3, #1
 8004cb6:	2b01      	cmp	r3, #1
 8004cb8:	d107      	bne.n	8004cca <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d002      	beq.n	8004cca <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004cc4:	6878      	ldr	r0, [r7, #4]
 8004cc6:	f000 f8fd 	bl	8004ec4 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004cca:	69fb      	ldr	r3, [r7, #28]
 8004ccc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cd0:	2b40      	cmp	r3, #64	; 0x40
 8004cd2:	d12f      	bne.n	8004d34 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	f003 0320 	and.w	r3, r3, #32
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d02a      	beq.n	8004d34 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	685a      	ldr	r2, [r3, #4]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004cec:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	4a2e      	ldr	r2, [pc, #184]	; (8004dac <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d101      	bne.n	8004cfc <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8004cf8:	4b2d      	ldr	r3, [pc, #180]	; (8004db0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004cfa:	e001      	b.n	8004d00 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004cfc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004d00:	685a      	ldr	r2, [r3, #4]
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	4929      	ldr	r1, [pc, #164]	; (8004dac <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004d08:	428b      	cmp	r3, r1
 8004d0a:	d101      	bne.n	8004d10 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004d0c:	4b28      	ldr	r3, [pc, #160]	; (8004db0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004d0e:	e001      	b.n	8004d14 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004d10:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004d14:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004d18:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2201      	movs	r2, #1
 8004d1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d26:	f043 0202 	orr.w	r2, r3, #2
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004d2e:	6878      	ldr	r0, [r7, #4]
 8004d30:	f7fd fbc0 	bl	80024b4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004d34:	69bb      	ldr	r3, [r7, #24]
 8004d36:	f003 0308 	and.w	r3, r3, #8
 8004d3a:	2b08      	cmp	r3, #8
 8004d3c:	d131      	bne.n	8004da2 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	f003 0320 	and.w	r3, r3, #32
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d02c      	beq.n	8004da2 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4a17      	ldr	r2, [pc, #92]	; (8004dac <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d101      	bne.n	8004d56 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8004d52:	4b17      	ldr	r3, [pc, #92]	; (8004db0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004d54:	e001      	b.n	8004d5a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8004d56:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004d5a:	685a      	ldr	r2, [r3, #4]
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4912      	ldr	r1, [pc, #72]	; (8004dac <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004d62:	428b      	cmp	r3, r1
 8004d64:	d101      	bne.n	8004d6a <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 8004d66:	4b12      	ldr	r3, [pc, #72]	; (8004db0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004d68:	e001      	b.n	8004d6e <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 8004d6a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004d6e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004d72:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	685a      	ldr	r2, [r3, #4]
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004d82:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2201      	movs	r2, #1
 8004d88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d90:	f043 0204 	orr.w	r2, r3, #4
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004d98:	6878      	ldr	r0, [r7, #4]
 8004d9a:	f7fd fb8b 	bl	80024b4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004d9e:	e000      	b.n	8004da2 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004da0:	bf00      	nop
}
 8004da2:	bf00      	nop
 8004da4:	3720      	adds	r7, #32
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}
 8004daa:	bf00      	nop
 8004dac:	40003800 	.word	0x40003800
 8004db0:	40003400 	.word	0x40003400

08004db4 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004db4:	b480      	push	{r7}
 8004db6:	b083      	sub	sp, #12
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004dbc:	bf00      	nop
 8004dbe:	370c      	adds	r7, #12
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc6:	4770      	bx	lr

08004dc8 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b082      	sub	sp, #8
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dd4:	1c99      	adds	r1, r3, #2
 8004dd6:	687a      	ldr	r2, [r7, #4]
 8004dd8:	6251      	str	r1, [r2, #36]	; 0x24
 8004dda:	881a      	ldrh	r2, [r3, #0]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004de6:	b29b      	uxth	r3, r3
 8004de8:	3b01      	subs	r3, #1
 8004dea:	b29a      	uxth	r2, r3
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004df4:	b29b      	uxth	r3, r3
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d113      	bne.n	8004e22 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	685a      	ldr	r2, [r3, #4]
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004e08:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004e0e:	b29b      	uxth	r3, r3
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d106      	bne.n	8004e22 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2201      	movs	r2, #1
 8004e18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004e1c:	6878      	ldr	r0, [r7, #4]
 8004e1e:	f7ff ffc9 	bl	8004db4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004e22:	bf00      	nop
 8004e24:	3708      	adds	r7, #8
 8004e26:	46bd      	mov	sp, r7
 8004e28:	bd80      	pop	{r7, pc}
	...

08004e2c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b082      	sub	sp, #8
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e38:	1c99      	adds	r1, r3, #2
 8004e3a:	687a      	ldr	r2, [r7, #4]
 8004e3c:	6251      	str	r1, [r2, #36]	; 0x24
 8004e3e:	8819      	ldrh	r1, [r3, #0]
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4a1d      	ldr	r2, [pc, #116]	; (8004ebc <I2SEx_TxISR_I2SExt+0x90>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d101      	bne.n	8004e4e <I2SEx_TxISR_I2SExt+0x22>
 8004e4a:	4b1d      	ldr	r3, [pc, #116]	; (8004ec0 <I2SEx_TxISR_I2SExt+0x94>)
 8004e4c:	e001      	b.n	8004e52 <I2SEx_TxISR_I2SExt+0x26>
 8004e4e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004e52:	460a      	mov	r2, r1
 8004e54:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e5a:	b29b      	uxth	r3, r3
 8004e5c:	3b01      	subs	r3, #1
 8004e5e:	b29a      	uxth	r2, r3
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e68:	b29b      	uxth	r3, r3
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d121      	bne.n	8004eb2 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	4a12      	ldr	r2, [pc, #72]	; (8004ebc <I2SEx_TxISR_I2SExt+0x90>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d101      	bne.n	8004e7c <I2SEx_TxISR_I2SExt+0x50>
 8004e78:	4b11      	ldr	r3, [pc, #68]	; (8004ec0 <I2SEx_TxISR_I2SExt+0x94>)
 8004e7a:	e001      	b.n	8004e80 <I2SEx_TxISR_I2SExt+0x54>
 8004e7c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004e80:	685a      	ldr	r2, [r3, #4]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	490d      	ldr	r1, [pc, #52]	; (8004ebc <I2SEx_TxISR_I2SExt+0x90>)
 8004e88:	428b      	cmp	r3, r1
 8004e8a:	d101      	bne.n	8004e90 <I2SEx_TxISR_I2SExt+0x64>
 8004e8c:	4b0c      	ldr	r3, [pc, #48]	; (8004ec0 <I2SEx_TxISR_I2SExt+0x94>)
 8004e8e:	e001      	b.n	8004e94 <I2SEx_TxISR_I2SExt+0x68>
 8004e90:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004e94:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004e98:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004e9e:	b29b      	uxth	r3, r3
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d106      	bne.n	8004eb2 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004eac:	6878      	ldr	r0, [r7, #4]
 8004eae:	f7ff ff81 	bl	8004db4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004eb2:	bf00      	nop
 8004eb4:	3708      	adds	r7, #8
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd80      	pop	{r7, pc}
 8004eba:	bf00      	nop
 8004ebc:	40003800 	.word	0x40003800
 8004ec0:	40003400 	.word	0x40003400

08004ec4 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b082      	sub	sp, #8
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	68d8      	ldr	r0, [r3, #12]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ed6:	1c99      	adds	r1, r3, #2
 8004ed8:	687a      	ldr	r2, [r7, #4]
 8004eda:	62d1      	str	r1, [r2, #44]	; 0x2c
 8004edc:	b282      	uxth	r2, r0
 8004ede:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004ee4:	b29b      	uxth	r3, r3
 8004ee6:	3b01      	subs	r3, #1
 8004ee8:	b29a      	uxth	r2, r3
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004ef2:	b29b      	uxth	r3, r3
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d113      	bne.n	8004f20 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	685a      	ldr	r2, [r3, #4]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004f06:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f0c:	b29b      	uxth	r3, r3
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d106      	bne.n	8004f20 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2201      	movs	r2, #1
 8004f16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004f1a:	6878      	ldr	r0, [r7, #4]
 8004f1c:	f7ff ff4a 	bl	8004db4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004f20:	bf00      	nop
 8004f22:	3708      	adds	r7, #8
 8004f24:	46bd      	mov	sp, r7
 8004f26:	bd80      	pop	{r7, pc}

08004f28 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b082      	sub	sp, #8
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4a20      	ldr	r2, [pc, #128]	; (8004fb8 <I2SEx_RxISR_I2SExt+0x90>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d101      	bne.n	8004f3e <I2SEx_RxISR_I2SExt+0x16>
 8004f3a:	4b20      	ldr	r3, [pc, #128]	; (8004fbc <I2SEx_RxISR_I2SExt+0x94>)
 8004f3c:	e001      	b.n	8004f42 <I2SEx_RxISR_I2SExt+0x1a>
 8004f3e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004f42:	68d8      	ldr	r0, [r3, #12]
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f48:	1c99      	adds	r1, r3, #2
 8004f4a:	687a      	ldr	r2, [r7, #4]
 8004f4c:	62d1      	str	r1, [r2, #44]	; 0x2c
 8004f4e:	b282      	uxth	r2, r0
 8004f50:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004f56:	b29b      	uxth	r3, r3
 8004f58:	3b01      	subs	r3, #1
 8004f5a:	b29a      	uxth	r2, r3
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004f64:	b29b      	uxth	r3, r3
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d121      	bne.n	8004fae <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4a12      	ldr	r2, [pc, #72]	; (8004fb8 <I2SEx_RxISR_I2SExt+0x90>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d101      	bne.n	8004f78 <I2SEx_RxISR_I2SExt+0x50>
 8004f74:	4b11      	ldr	r3, [pc, #68]	; (8004fbc <I2SEx_RxISR_I2SExt+0x94>)
 8004f76:	e001      	b.n	8004f7c <I2SEx_RxISR_I2SExt+0x54>
 8004f78:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004f7c:	685a      	ldr	r2, [r3, #4]
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	490d      	ldr	r1, [pc, #52]	; (8004fb8 <I2SEx_RxISR_I2SExt+0x90>)
 8004f84:	428b      	cmp	r3, r1
 8004f86:	d101      	bne.n	8004f8c <I2SEx_RxISR_I2SExt+0x64>
 8004f88:	4b0c      	ldr	r3, [pc, #48]	; (8004fbc <I2SEx_RxISR_I2SExt+0x94>)
 8004f8a:	e001      	b.n	8004f90 <I2SEx_RxISR_I2SExt+0x68>
 8004f8c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004f90:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004f94:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f9a:	b29b      	uxth	r3, r3
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d106      	bne.n	8004fae <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004fa8:	6878      	ldr	r0, [r7, #4]
 8004faa:	f7ff ff03 	bl	8004db4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004fae:	bf00      	nop
 8004fb0:	3708      	adds	r7, #8
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bd80      	pop	{r7, pc}
 8004fb6:	bf00      	nop
 8004fb8:	40003800 	.word	0x40003800
 8004fbc:	40003400 	.word	0x40003400

08004fc0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b086      	sub	sp, #24
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d101      	bne.n	8004fd2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004fce:	2301      	movs	r3, #1
 8004fd0:	e264      	b.n	800549c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f003 0301 	and.w	r3, r3, #1
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d075      	beq.n	80050ca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004fde:	4ba3      	ldr	r3, [pc, #652]	; (800526c <HAL_RCC_OscConfig+0x2ac>)
 8004fe0:	689b      	ldr	r3, [r3, #8]
 8004fe2:	f003 030c 	and.w	r3, r3, #12
 8004fe6:	2b04      	cmp	r3, #4
 8004fe8:	d00c      	beq.n	8005004 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004fea:	4ba0      	ldr	r3, [pc, #640]	; (800526c <HAL_RCC_OscConfig+0x2ac>)
 8004fec:	689b      	ldr	r3, [r3, #8]
 8004fee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004ff2:	2b08      	cmp	r3, #8
 8004ff4:	d112      	bne.n	800501c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004ff6:	4b9d      	ldr	r3, [pc, #628]	; (800526c <HAL_RCC_OscConfig+0x2ac>)
 8004ff8:	685b      	ldr	r3, [r3, #4]
 8004ffa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ffe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005002:	d10b      	bne.n	800501c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005004:	4b99      	ldr	r3, [pc, #612]	; (800526c <HAL_RCC_OscConfig+0x2ac>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800500c:	2b00      	cmp	r3, #0
 800500e:	d05b      	beq.n	80050c8 <HAL_RCC_OscConfig+0x108>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d157      	bne.n	80050c8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005018:	2301      	movs	r3, #1
 800501a:	e23f      	b.n	800549c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005024:	d106      	bne.n	8005034 <HAL_RCC_OscConfig+0x74>
 8005026:	4b91      	ldr	r3, [pc, #580]	; (800526c <HAL_RCC_OscConfig+0x2ac>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	4a90      	ldr	r2, [pc, #576]	; (800526c <HAL_RCC_OscConfig+0x2ac>)
 800502c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005030:	6013      	str	r3, [r2, #0]
 8005032:	e01d      	b.n	8005070 <HAL_RCC_OscConfig+0xb0>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	685b      	ldr	r3, [r3, #4]
 8005038:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800503c:	d10c      	bne.n	8005058 <HAL_RCC_OscConfig+0x98>
 800503e:	4b8b      	ldr	r3, [pc, #556]	; (800526c <HAL_RCC_OscConfig+0x2ac>)
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	4a8a      	ldr	r2, [pc, #552]	; (800526c <HAL_RCC_OscConfig+0x2ac>)
 8005044:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005048:	6013      	str	r3, [r2, #0]
 800504a:	4b88      	ldr	r3, [pc, #544]	; (800526c <HAL_RCC_OscConfig+0x2ac>)
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a87      	ldr	r2, [pc, #540]	; (800526c <HAL_RCC_OscConfig+0x2ac>)
 8005050:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005054:	6013      	str	r3, [r2, #0]
 8005056:	e00b      	b.n	8005070 <HAL_RCC_OscConfig+0xb0>
 8005058:	4b84      	ldr	r3, [pc, #528]	; (800526c <HAL_RCC_OscConfig+0x2ac>)
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4a83      	ldr	r2, [pc, #524]	; (800526c <HAL_RCC_OscConfig+0x2ac>)
 800505e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005062:	6013      	str	r3, [r2, #0]
 8005064:	4b81      	ldr	r3, [pc, #516]	; (800526c <HAL_RCC_OscConfig+0x2ac>)
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	4a80      	ldr	r2, [pc, #512]	; (800526c <HAL_RCC_OscConfig+0x2ac>)
 800506a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800506e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	685b      	ldr	r3, [r3, #4]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d013      	beq.n	80050a0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005078:	f7fd fa6c 	bl	8002554 <HAL_GetTick>
 800507c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800507e:	e008      	b.n	8005092 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005080:	f7fd fa68 	bl	8002554 <HAL_GetTick>
 8005084:	4602      	mov	r2, r0
 8005086:	693b      	ldr	r3, [r7, #16]
 8005088:	1ad3      	subs	r3, r2, r3
 800508a:	2b64      	cmp	r3, #100	; 0x64
 800508c:	d901      	bls.n	8005092 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800508e:	2303      	movs	r3, #3
 8005090:	e204      	b.n	800549c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005092:	4b76      	ldr	r3, [pc, #472]	; (800526c <HAL_RCC_OscConfig+0x2ac>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800509a:	2b00      	cmp	r3, #0
 800509c:	d0f0      	beq.n	8005080 <HAL_RCC_OscConfig+0xc0>
 800509e:	e014      	b.n	80050ca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050a0:	f7fd fa58 	bl	8002554 <HAL_GetTick>
 80050a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80050a6:	e008      	b.n	80050ba <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80050a8:	f7fd fa54 	bl	8002554 <HAL_GetTick>
 80050ac:	4602      	mov	r2, r0
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	1ad3      	subs	r3, r2, r3
 80050b2:	2b64      	cmp	r3, #100	; 0x64
 80050b4:	d901      	bls.n	80050ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80050b6:	2303      	movs	r3, #3
 80050b8:	e1f0      	b.n	800549c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80050ba:	4b6c      	ldr	r3, [pc, #432]	; (800526c <HAL_RCC_OscConfig+0x2ac>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d1f0      	bne.n	80050a8 <HAL_RCC_OscConfig+0xe8>
 80050c6:	e000      	b.n	80050ca <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f003 0302 	and.w	r3, r3, #2
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d063      	beq.n	800519e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80050d6:	4b65      	ldr	r3, [pc, #404]	; (800526c <HAL_RCC_OscConfig+0x2ac>)
 80050d8:	689b      	ldr	r3, [r3, #8]
 80050da:	f003 030c 	and.w	r3, r3, #12
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d00b      	beq.n	80050fa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80050e2:	4b62      	ldr	r3, [pc, #392]	; (800526c <HAL_RCC_OscConfig+0x2ac>)
 80050e4:	689b      	ldr	r3, [r3, #8]
 80050e6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80050ea:	2b08      	cmp	r3, #8
 80050ec:	d11c      	bne.n	8005128 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80050ee:	4b5f      	ldr	r3, [pc, #380]	; (800526c <HAL_RCC_OscConfig+0x2ac>)
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d116      	bne.n	8005128 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050fa:	4b5c      	ldr	r3, [pc, #368]	; (800526c <HAL_RCC_OscConfig+0x2ac>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f003 0302 	and.w	r3, r3, #2
 8005102:	2b00      	cmp	r3, #0
 8005104:	d005      	beq.n	8005112 <HAL_RCC_OscConfig+0x152>
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	68db      	ldr	r3, [r3, #12]
 800510a:	2b01      	cmp	r3, #1
 800510c:	d001      	beq.n	8005112 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800510e:	2301      	movs	r3, #1
 8005110:	e1c4      	b.n	800549c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005112:	4b56      	ldr	r3, [pc, #344]	; (800526c <HAL_RCC_OscConfig+0x2ac>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	691b      	ldr	r3, [r3, #16]
 800511e:	00db      	lsls	r3, r3, #3
 8005120:	4952      	ldr	r1, [pc, #328]	; (800526c <HAL_RCC_OscConfig+0x2ac>)
 8005122:	4313      	orrs	r3, r2
 8005124:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005126:	e03a      	b.n	800519e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	68db      	ldr	r3, [r3, #12]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d020      	beq.n	8005172 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005130:	4b4f      	ldr	r3, [pc, #316]	; (8005270 <HAL_RCC_OscConfig+0x2b0>)
 8005132:	2201      	movs	r2, #1
 8005134:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005136:	f7fd fa0d 	bl	8002554 <HAL_GetTick>
 800513a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800513c:	e008      	b.n	8005150 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800513e:	f7fd fa09 	bl	8002554 <HAL_GetTick>
 8005142:	4602      	mov	r2, r0
 8005144:	693b      	ldr	r3, [r7, #16]
 8005146:	1ad3      	subs	r3, r2, r3
 8005148:	2b02      	cmp	r3, #2
 800514a:	d901      	bls.n	8005150 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800514c:	2303      	movs	r3, #3
 800514e:	e1a5      	b.n	800549c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005150:	4b46      	ldr	r3, [pc, #280]	; (800526c <HAL_RCC_OscConfig+0x2ac>)
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f003 0302 	and.w	r3, r3, #2
 8005158:	2b00      	cmp	r3, #0
 800515a:	d0f0      	beq.n	800513e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800515c:	4b43      	ldr	r3, [pc, #268]	; (800526c <HAL_RCC_OscConfig+0x2ac>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	691b      	ldr	r3, [r3, #16]
 8005168:	00db      	lsls	r3, r3, #3
 800516a:	4940      	ldr	r1, [pc, #256]	; (800526c <HAL_RCC_OscConfig+0x2ac>)
 800516c:	4313      	orrs	r3, r2
 800516e:	600b      	str	r3, [r1, #0]
 8005170:	e015      	b.n	800519e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005172:	4b3f      	ldr	r3, [pc, #252]	; (8005270 <HAL_RCC_OscConfig+0x2b0>)
 8005174:	2200      	movs	r2, #0
 8005176:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005178:	f7fd f9ec 	bl	8002554 <HAL_GetTick>
 800517c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800517e:	e008      	b.n	8005192 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005180:	f7fd f9e8 	bl	8002554 <HAL_GetTick>
 8005184:	4602      	mov	r2, r0
 8005186:	693b      	ldr	r3, [r7, #16]
 8005188:	1ad3      	subs	r3, r2, r3
 800518a:	2b02      	cmp	r3, #2
 800518c:	d901      	bls.n	8005192 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800518e:	2303      	movs	r3, #3
 8005190:	e184      	b.n	800549c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005192:	4b36      	ldr	r3, [pc, #216]	; (800526c <HAL_RCC_OscConfig+0x2ac>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f003 0302 	and.w	r3, r3, #2
 800519a:	2b00      	cmp	r3, #0
 800519c:	d1f0      	bne.n	8005180 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f003 0308 	and.w	r3, r3, #8
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d030      	beq.n	800520c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	695b      	ldr	r3, [r3, #20]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d016      	beq.n	80051e0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80051b2:	4b30      	ldr	r3, [pc, #192]	; (8005274 <HAL_RCC_OscConfig+0x2b4>)
 80051b4:	2201      	movs	r2, #1
 80051b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051b8:	f7fd f9cc 	bl	8002554 <HAL_GetTick>
 80051bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80051be:	e008      	b.n	80051d2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80051c0:	f7fd f9c8 	bl	8002554 <HAL_GetTick>
 80051c4:	4602      	mov	r2, r0
 80051c6:	693b      	ldr	r3, [r7, #16]
 80051c8:	1ad3      	subs	r3, r2, r3
 80051ca:	2b02      	cmp	r3, #2
 80051cc:	d901      	bls.n	80051d2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80051ce:	2303      	movs	r3, #3
 80051d0:	e164      	b.n	800549c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80051d2:	4b26      	ldr	r3, [pc, #152]	; (800526c <HAL_RCC_OscConfig+0x2ac>)
 80051d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80051d6:	f003 0302 	and.w	r3, r3, #2
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d0f0      	beq.n	80051c0 <HAL_RCC_OscConfig+0x200>
 80051de:	e015      	b.n	800520c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80051e0:	4b24      	ldr	r3, [pc, #144]	; (8005274 <HAL_RCC_OscConfig+0x2b4>)
 80051e2:	2200      	movs	r2, #0
 80051e4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051e6:	f7fd f9b5 	bl	8002554 <HAL_GetTick>
 80051ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80051ec:	e008      	b.n	8005200 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80051ee:	f7fd f9b1 	bl	8002554 <HAL_GetTick>
 80051f2:	4602      	mov	r2, r0
 80051f4:	693b      	ldr	r3, [r7, #16]
 80051f6:	1ad3      	subs	r3, r2, r3
 80051f8:	2b02      	cmp	r3, #2
 80051fa:	d901      	bls.n	8005200 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80051fc:	2303      	movs	r3, #3
 80051fe:	e14d      	b.n	800549c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005200:	4b1a      	ldr	r3, [pc, #104]	; (800526c <HAL_RCC_OscConfig+0x2ac>)
 8005202:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005204:	f003 0302 	and.w	r3, r3, #2
 8005208:	2b00      	cmp	r3, #0
 800520a:	d1f0      	bne.n	80051ee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f003 0304 	and.w	r3, r3, #4
 8005214:	2b00      	cmp	r3, #0
 8005216:	f000 80a0 	beq.w	800535a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800521a:	2300      	movs	r3, #0
 800521c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800521e:	4b13      	ldr	r3, [pc, #76]	; (800526c <HAL_RCC_OscConfig+0x2ac>)
 8005220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005222:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005226:	2b00      	cmp	r3, #0
 8005228:	d10f      	bne.n	800524a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800522a:	2300      	movs	r3, #0
 800522c:	60bb      	str	r3, [r7, #8]
 800522e:	4b0f      	ldr	r3, [pc, #60]	; (800526c <HAL_RCC_OscConfig+0x2ac>)
 8005230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005232:	4a0e      	ldr	r2, [pc, #56]	; (800526c <HAL_RCC_OscConfig+0x2ac>)
 8005234:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005238:	6413      	str	r3, [r2, #64]	; 0x40
 800523a:	4b0c      	ldr	r3, [pc, #48]	; (800526c <HAL_RCC_OscConfig+0x2ac>)
 800523c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800523e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005242:	60bb      	str	r3, [r7, #8]
 8005244:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005246:	2301      	movs	r3, #1
 8005248:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800524a:	4b0b      	ldr	r3, [pc, #44]	; (8005278 <HAL_RCC_OscConfig+0x2b8>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005252:	2b00      	cmp	r3, #0
 8005254:	d121      	bne.n	800529a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005256:	4b08      	ldr	r3, [pc, #32]	; (8005278 <HAL_RCC_OscConfig+0x2b8>)
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	4a07      	ldr	r2, [pc, #28]	; (8005278 <HAL_RCC_OscConfig+0x2b8>)
 800525c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005260:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005262:	f7fd f977 	bl	8002554 <HAL_GetTick>
 8005266:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005268:	e011      	b.n	800528e <HAL_RCC_OscConfig+0x2ce>
 800526a:	bf00      	nop
 800526c:	40023800 	.word	0x40023800
 8005270:	42470000 	.word	0x42470000
 8005274:	42470e80 	.word	0x42470e80
 8005278:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800527c:	f7fd f96a 	bl	8002554 <HAL_GetTick>
 8005280:	4602      	mov	r2, r0
 8005282:	693b      	ldr	r3, [r7, #16]
 8005284:	1ad3      	subs	r3, r2, r3
 8005286:	2b02      	cmp	r3, #2
 8005288:	d901      	bls.n	800528e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800528a:	2303      	movs	r3, #3
 800528c:	e106      	b.n	800549c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800528e:	4b85      	ldr	r3, [pc, #532]	; (80054a4 <HAL_RCC_OscConfig+0x4e4>)
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005296:	2b00      	cmp	r3, #0
 8005298:	d0f0      	beq.n	800527c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	689b      	ldr	r3, [r3, #8]
 800529e:	2b01      	cmp	r3, #1
 80052a0:	d106      	bne.n	80052b0 <HAL_RCC_OscConfig+0x2f0>
 80052a2:	4b81      	ldr	r3, [pc, #516]	; (80054a8 <HAL_RCC_OscConfig+0x4e8>)
 80052a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052a6:	4a80      	ldr	r2, [pc, #512]	; (80054a8 <HAL_RCC_OscConfig+0x4e8>)
 80052a8:	f043 0301 	orr.w	r3, r3, #1
 80052ac:	6713      	str	r3, [r2, #112]	; 0x70
 80052ae:	e01c      	b.n	80052ea <HAL_RCC_OscConfig+0x32a>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	689b      	ldr	r3, [r3, #8]
 80052b4:	2b05      	cmp	r3, #5
 80052b6:	d10c      	bne.n	80052d2 <HAL_RCC_OscConfig+0x312>
 80052b8:	4b7b      	ldr	r3, [pc, #492]	; (80054a8 <HAL_RCC_OscConfig+0x4e8>)
 80052ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052bc:	4a7a      	ldr	r2, [pc, #488]	; (80054a8 <HAL_RCC_OscConfig+0x4e8>)
 80052be:	f043 0304 	orr.w	r3, r3, #4
 80052c2:	6713      	str	r3, [r2, #112]	; 0x70
 80052c4:	4b78      	ldr	r3, [pc, #480]	; (80054a8 <HAL_RCC_OscConfig+0x4e8>)
 80052c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052c8:	4a77      	ldr	r2, [pc, #476]	; (80054a8 <HAL_RCC_OscConfig+0x4e8>)
 80052ca:	f043 0301 	orr.w	r3, r3, #1
 80052ce:	6713      	str	r3, [r2, #112]	; 0x70
 80052d0:	e00b      	b.n	80052ea <HAL_RCC_OscConfig+0x32a>
 80052d2:	4b75      	ldr	r3, [pc, #468]	; (80054a8 <HAL_RCC_OscConfig+0x4e8>)
 80052d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052d6:	4a74      	ldr	r2, [pc, #464]	; (80054a8 <HAL_RCC_OscConfig+0x4e8>)
 80052d8:	f023 0301 	bic.w	r3, r3, #1
 80052dc:	6713      	str	r3, [r2, #112]	; 0x70
 80052de:	4b72      	ldr	r3, [pc, #456]	; (80054a8 <HAL_RCC_OscConfig+0x4e8>)
 80052e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052e2:	4a71      	ldr	r2, [pc, #452]	; (80054a8 <HAL_RCC_OscConfig+0x4e8>)
 80052e4:	f023 0304 	bic.w	r3, r3, #4
 80052e8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	689b      	ldr	r3, [r3, #8]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d015      	beq.n	800531e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052f2:	f7fd f92f 	bl	8002554 <HAL_GetTick>
 80052f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052f8:	e00a      	b.n	8005310 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80052fa:	f7fd f92b 	bl	8002554 <HAL_GetTick>
 80052fe:	4602      	mov	r2, r0
 8005300:	693b      	ldr	r3, [r7, #16]
 8005302:	1ad3      	subs	r3, r2, r3
 8005304:	f241 3288 	movw	r2, #5000	; 0x1388
 8005308:	4293      	cmp	r3, r2
 800530a:	d901      	bls.n	8005310 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800530c:	2303      	movs	r3, #3
 800530e:	e0c5      	b.n	800549c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005310:	4b65      	ldr	r3, [pc, #404]	; (80054a8 <HAL_RCC_OscConfig+0x4e8>)
 8005312:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005314:	f003 0302 	and.w	r3, r3, #2
 8005318:	2b00      	cmp	r3, #0
 800531a:	d0ee      	beq.n	80052fa <HAL_RCC_OscConfig+0x33a>
 800531c:	e014      	b.n	8005348 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800531e:	f7fd f919 	bl	8002554 <HAL_GetTick>
 8005322:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005324:	e00a      	b.n	800533c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005326:	f7fd f915 	bl	8002554 <HAL_GetTick>
 800532a:	4602      	mov	r2, r0
 800532c:	693b      	ldr	r3, [r7, #16]
 800532e:	1ad3      	subs	r3, r2, r3
 8005330:	f241 3288 	movw	r2, #5000	; 0x1388
 8005334:	4293      	cmp	r3, r2
 8005336:	d901      	bls.n	800533c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005338:	2303      	movs	r3, #3
 800533a:	e0af      	b.n	800549c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800533c:	4b5a      	ldr	r3, [pc, #360]	; (80054a8 <HAL_RCC_OscConfig+0x4e8>)
 800533e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005340:	f003 0302 	and.w	r3, r3, #2
 8005344:	2b00      	cmp	r3, #0
 8005346:	d1ee      	bne.n	8005326 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005348:	7dfb      	ldrb	r3, [r7, #23]
 800534a:	2b01      	cmp	r3, #1
 800534c:	d105      	bne.n	800535a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800534e:	4b56      	ldr	r3, [pc, #344]	; (80054a8 <HAL_RCC_OscConfig+0x4e8>)
 8005350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005352:	4a55      	ldr	r2, [pc, #340]	; (80054a8 <HAL_RCC_OscConfig+0x4e8>)
 8005354:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005358:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	699b      	ldr	r3, [r3, #24]
 800535e:	2b00      	cmp	r3, #0
 8005360:	f000 809b 	beq.w	800549a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005364:	4b50      	ldr	r3, [pc, #320]	; (80054a8 <HAL_RCC_OscConfig+0x4e8>)
 8005366:	689b      	ldr	r3, [r3, #8]
 8005368:	f003 030c 	and.w	r3, r3, #12
 800536c:	2b08      	cmp	r3, #8
 800536e:	d05c      	beq.n	800542a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	699b      	ldr	r3, [r3, #24]
 8005374:	2b02      	cmp	r3, #2
 8005376:	d141      	bne.n	80053fc <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005378:	4b4c      	ldr	r3, [pc, #304]	; (80054ac <HAL_RCC_OscConfig+0x4ec>)
 800537a:	2200      	movs	r2, #0
 800537c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800537e:	f7fd f8e9 	bl	8002554 <HAL_GetTick>
 8005382:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005384:	e008      	b.n	8005398 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005386:	f7fd f8e5 	bl	8002554 <HAL_GetTick>
 800538a:	4602      	mov	r2, r0
 800538c:	693b      	ldr	r3, [r7, #16]
 800538e:	1ad3      	subs	r3, r2, r3
 8005390:	2b02      	cmp	r3, #2
 8005392:	d901      	bls.n	8005398 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005394:	2303      	movs	r3, #3
 8005396:	e081      	b.n	800549c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005398:	4b43      	ldr	r3, [pc, #268]	; (80054a8 <HAL_RCC_OscConfig+0x4e8>)
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d1f0      	bne.n	8005386 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	69da      	ldr	r2, [r3, #28]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6a1b      	ldr	r3, [r3, #32]
 80053ac:	431a      	orrs	r2, r3
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053b2:	019b      	lsls	r3, r3, #6
 80053b4:	431a      	orrs	r2, r3
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053ba:	085b      	lsrs	r3, r3, #1
 80053bc:	3b01      	subs	r3, #1
 80053be:	041b      	lsls	r3, r3, #16
 80053c0:	431a      	orrs	r2, r3
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053c6:	061b      	lsls	r3, r3, #24
 80053c8:	4937      	ldr	r1, [pc, #220]	; (80054a8 <HAL_RCC_OscConfig+0x4e8>)
 80053ca:	4313      	orrs	r3, r2
 80053cc:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80053ce:	4b37      	ldr	r3, [pc, #220]	; (80054ac <HAL_RCC_OscConfig+0x4ec>)
 80053d0:	2201      	movs	r2, #1
 80053d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053d4:	f7fd f8be 	bl	8002554 <HAL_GetTick>
 80053d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80053da:	e008      	b.n	80053ee <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80053dc:	f7fd f8ba 	bl	8002554 <HAL_GetTick>
 80053e0:	4602      	mov	r2, r0
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	1ad3      	subs	r3, r2, r3
 80053e6:	2b02      	cmp	r3, #2
 80053e8:	d901      	bls.n	80053ee <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80053ea:	2303      	movs	r3, #3
 80053ec:	e056      	b.n	800549c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80053ee:	4b2e      	ldr	r3, [pc, #184]	; (80054a8 <HAL_RCC_OscConfig+0x4e8>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d0f0      	beq.n	80053dc <HAL_RCC_OscConfig+0x41c>
 80053fa:	e04e      	b.n	800549a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053fc:	4b2b      	ldr	r3, [pc, #172]	; (80054ac <HAL_RCC_OscConfig+0x4ec>)
 80053fe:	2200      	movs	r2, #0
 8005400:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005402:	f7fd f8a7 	bl	8002554 <HAL_GetTick>
 8005406:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005408:	e008      	b.n	800541c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800540a:	f7fd f8a3 	bl	8002554 <HAL_GetTick>
 800540e:	4602      	mov	r2, r0
 8005410:	693b      	ldr	r3, [r7, #16]
 8005412:	1ad3      	subs	r3, r2, r3
 8005414:	2b02      	cmp	r3, #2
 8005416:	d901      	bls.n	800541c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005418:	2303      	movs	r3, #3
 800541a:	e03f      	b.n	800549c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800541c:	4b22      	ldr	r3, [pc, #136]	; (80054a8 <HAL_RCC_OscConfig+0x4e8>)
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005424:	2b00      	cmp	r3, #0
 8005426:	d1f0      	bne.n	800540a <HAL_RCC_OscConfig+0x44a>
 8005428:	e037      	b.n	800549a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	699b      	ldr	r3, [r3, #24]
 800542e:	2b01      	cmp	r3, #1
 8005430:	d101      	bne.n	8005436 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005432:	2301      	movs	r3, #1
 8005434:	e032      	b.n	800549c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005436:	4b1c      	ldr	r3, [pc, #112]	; (80054a8 <HAL_RCC_OscConfig+0x4e8>)
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	699b      	ldr	r3, [r3, #24]
 8005440:	2b01      	cmp	r3, #1
 8005442:	d028      	beq.n	8005496 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800544e:	429a      	cmp	r2, r3
 8005450:	d121      	bne.n	8005496 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800545c:	429a      	cmp	r2, r3
 800545e:	d11a      	bne.n	8005496 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005460:	68fa      	ldr	r2, [r7, #12]
 8005462:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005466:	4013      	ands	r3, r2
 8005468:	687a      	ldr	r2, [r7, #4]
 800546a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800546c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800546e:	4293      	cmp	r3, r2
 8005470:	d111      	bne.n	8005496 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800547c:	085b      	lsrs	r3, r3, #1
 800547e:	3b01      	subs	r3, #1
 8005480:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005482:	429a      	cmp	r2, r3
 8005484:	d107      	bne.n	8005496 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005490:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005492:	429a      	cmp	r2, r3
 8005494:	d001      	beq.n	800549a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8005496:	2301      	movs	r3, #1
 8005498:	e000      	b.n	800549c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800549a:	2300      	movs	r3, #0
}
 800549c:	4618      	mov	r0, r3
 800549e:	3718      	adds	r7, #24
 80054a0:	46bd      	mov	sp, r7
 80054a2:	bd80      	pop	{r7, pc}
 80054a4:	40007000 	.word	0x40007000
 80054a8:	40023800 	.word	0x40023800
 80054ac:	42470060 	.word	0x42470060

080054b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b084      	sub	sp, #16
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
 80054b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d101      	bne.n	80054c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80054c0:	2301      	movs	r3, #1
 80054c2:	e0cc      	b.n	800565e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80054c4:	4b68      	ldr	r3, [pc, #416]	; (8005668 <HAL_RCC_ClockConfig+0x1b8>)
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f003 0307 	and.w	r3, r3, #7
 80054cc:	683a      	ldr	r2, [r7, #0]
 80054ce:	429a      	cmp	r2, r3
 80054d0:	d90c      	bls.n	80054ec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054d2:	4b65      	ldr	r3, [pc, #404]	; (8005668 <HAL_RCC_ClockConfig+0x1b8>)
 80054d4:	683a      	ldr	r2, [r7, #0]
 80054d6:	b2d2      	uxtb	r2, r2
 80054d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80054da:	4b63      	ldr	r3, [pc, #396]	; (8005668 <HAL_RCC_ClockConfig+0x1b8>)
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f003 0307 	and.w	r3, r3, #7
 80054e2:	683a      	ldr	r2, [r7, #0]
 80054e4:	429a      	cmp	r2, r3
 80054e6:	d001      	beq.n	80054ec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80054e8:	2301      	movs	r3, #1
 80054ea:	e0b8      	b.n	800565e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f003 0302 	and.w	r3, r3, #2
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d020      	beq.n	800553a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f003 0304 	and.w	r3, r3, #4
 8005500:	2b00      	cmp	r3, #0
 8005502:	d005      	beq.n	8005510 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005504:	4b59      	ldr	r3, [pc, #356]	; (800566c <HAL_RCC_ClockConfig+0x1bc>)
 8005506:	689b      	ldr	r3, [r3, #8]
 8005508:	4a58      	ldr	r2, [pc, #352]	; (800566c <HAL_RCC_ClockConfig+0x1bc>)
 800550a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800550e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f003 0308 	and.w	r3, r3, #8
 8005518:	2b00      	cmp	r3, #0
 800551a:	d005      	beq.n	8005528 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800551c:	4b53      	ldr	r3, [pc, #332]	; (800566c <HAL_RCC_ClockConfig+0x1bc>)
 800551e:	689b      	ldr	r3, [r3, #8]
 8005520:	4a52      	ldr	r2, [pc, #328]	; (800566c <HAL_RCC_ClockConfig+0x1bc>)
 8005522:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005526:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005528:	4b50      	ldr	r3, [pc, #320]	; (800566c <HAL_RCC_ClockConfig+0x1bc>)
 800552a:	689b      	ldr	r3, [r3, #8]
 800552c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	689b      	ldr	r3, [r3, #8]
 8005534:	494d      	ldr	r1, [pc, #308]	; (800566c <HAL_RCC_ClockConfig+0x1bc>)
 8005536:	4313      	orrs	r3, r2
 8005538:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f003 0301 	and.w	r3, r3, #1
 8005542:	2b00      	cmp	r3, #0
 8005544:	d044      	beq.n	80055d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	685b      	ldr	r3, [r3, #4]
 800554a:	2b01      	cmp	r3, #1
 800554c:	d107      	bne.n	800555e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800554e:	4b47      	ldr	r3, [pc, #284]	; (800566c <HAL_RCC_ClockConfig+0x1bc>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005556:	2b00      	cmp	r3, #0
 8005558:	d119      	bne.n	800558e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800555a:	2301      	movs	r3, #1
 800555c:	e07f      	b.n	800565e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	685b      	ldr	r3, [r3, #4]
 8005562:	2b02      	cmp	r3, #2
 8005564:	d003      	beq.n	800556e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800556a:	2b03      	cmp	r3, #3
 800556c:	d107      	bne.n	800557e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800556e:	4b3f      	ldr	r3, [pc, #252]	; (800566c <HAL_RCC_ClockConfig+0x1bc>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005576:	2b00      	cmp	r3, #0
 8005578:	d109      	bne.n	800558e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800557a:	2301      	movs	r3, #1
 800557c:	e06f      	b.n	800565e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800557e:	4b3b      	ldr	r3, [pc, #236]	; (800566c <HAL_RCC_ClockConfig+0x1bc>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f003 0302 	and.w	r3, r3, #2
 8005586:	2b00      	cmp	r3, #0
 8005588:	d101      	bne.n	800558e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800558a:	2301      	movs	r3, #1
 800558c:	e067      	b.n	800565e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800558e:	4b37      	ldr	r3, [pc, #220]	; (800566c <HAL_RCC_ClockConfig+0x1bc>)
 8005590:	689b      	ldr	r3, [r3, #8]
 8005592:	f023 0203 	bic.w	r2, r3, #3
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	685b      	ldr	r3, [r3, #4]
 800559a:	4934      	ldr	r1, [pc, #208]	; (800566c <HAL_RCC_ClockConfig+0x1bc>)
 800559c:	4313      	orrs	r3, r2
 800559e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80055a0:	f7fc ffd8 	bl	8002554 <HAL_GetTick>
 80055a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055a6:	e00a      	b.n	80055be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80055a8:	f7fc ffd4 	bl	8002554 <HAL_GetTick>
 80055ac:	4602      	mov	r2, r0
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	1ad3      	subs	r3, r2, r3
 80055b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d901      	bls.n	80055be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80055ba:	2303      	movs	r3, #3
 80055bc:	e04f      	b.n	800565e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055be:	4b2b      	ldr	r3, [pc, #172]	; (800566c <HAL_RCC_ClockConfig+0x1bc>)
 80055c0:	689b      	ldr	r3, [r3, #8]
 80055c2:	f003 020c 	and.w	r2, r3, #12
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	009b      	lsls	r3, r3, #2
 80055cc:	429a      	cmp	r2, r3
 80055ce:	d1eb      	bne.n	80055a8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80055d0:	4b25      	ldr	r3, [pc, #148]	; (8005668 <HAL_RCC_ClockConfig+0x1b8>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f003 0307 	and.w	r3, r3, #7
 80055d8:	683a      	ldr	r2, [r7, #0]
 80055da:	429a      	cmp	r2, r3
 80055dc:	d20c      	bcs.n	80055f8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055de:	4b22      	ldr	r3, [pc, #136]	; (8005668 <HAL_RCC_ClockConfig+0x1b8>)
 80055e0:	683a      	ldr	r2, [r7, #0]
 80055e2:	b2d2      	uxtb	r2, r2
 80055e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80055e6:	4b20      	ldr	r3, [pc, #128]	; (8005668 <HAL_RCC_ClockConfig+0x1b8>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f003 0307 	and.w	r3, r3, #7
 80055ee:	683a      	ldr	r2, [r7, #0]
 80055f0:	429a      	cmp	r2, r3
 80055f2:	d001      	beq.n	80055f8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80055f4:	2301      	movs	r3, #1
 80055f6:	e032      	b.n	800565e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f003 0304 	and.w	r3, r3, #4
 8005600:	2b00      	cmp	r3, #0
 8005602:	d008      	beq.n	8005616 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005604:	4b19      	ldr	r3, [pc, #100]	; (800566c <HAL_RCC_ClockConfig+0x1bc>)
 8005606:	689b      	ldr	r3, [r3, #8]
 8005608:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	68db      	ldr	r3, [r3, #12]
 8005610:	4916      	ldr	r1, [pc, #88]	; (800566c <HAL_RCC_ClockConfig+0x1bc>)
 8005612:	4313      	orrs	r3, r2
 8005614:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f003 0308 	and.w	r3, r3, #8
 800561e:	2b00      	cmp	r3, #0
 8005620:	d009      	beq.n	8005636 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005622:	4b12      	ldr	r3, [pc, #72]	; (800566c <HAL_RCC_ClockConfig+0x1bc>)
 8005624:	689b      	ldr	r3, [r3, #8]
 8005626:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	691b      	ldr	r3, [r3, #16]
 800562e:	00db      	lsls	r3, r3, #3
 8005630:	490e      	ldr	r1, [pc, #56]	; (800566c <HAL_RCC_ClockConfig+0x1bc>)
 8005632:	4313      	orrs	r3, r2
 8005634:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005636:	f000 f821 	bl	800567c <HAL_RCC_GetSysClockFreq>
 800563a:	4602      	mov	r2, r0
 800563c:	4b0b      	ldr	r3, [pc, #44]	; (800566c <HAL_RCC_ClockConfig+0x1bc>)
 800563e:	689b      	ldr	r3, [r3, #8]
 8005640:	091b      	lsrs	r3, r3, #4
 8005642:	f003 030f 	and.w	r3, r3, #15
 8005646:	490a      	ldr	r1, [pc, #40]	; (8005670 <HAL_RCC_ClockConfig+0x1c0>)
 8005648:	5ccb      	ldrb	r3, [r1, r3]
 800564a:	fa22 f303 	lsr.w	r3, r2, r3
 800564e:	4a09      	ldr	r2, [pc, #36]	; (8005674 <HAL_RCC_ClockConfig+0x1c4>)
 8005650:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005652:	4b09      	ldr	r3, [pc, #36]	; (8005678 <HAL_RCC_ClockConfig+0x1c8>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4618      	mov	r0, r3
 8005658:	f7fb fe46 	bl	80012e8 <HAL_InitTick>

  return HAL_OK;
 800565c:	2300      	movs	r3, #0
}
 800565e:	4618      	mov	r0, r3
 8005660:	3710      	adds	r7, #16
 8005662:	46bd      	mov	sp, r7
 8005664:	bd80      	pop	{r7, pc}
 8005666:	bf00      	nop
 8005668:	40023c00 	.word	0x40023c00
 800566c:	40023800 	.word	0x40023800
 8005670:	0800a044 	.word	0x0800a044
 8005674:	20000000 	.word	0x20000000
 8005678:	2000003c 	.word	0x2000003c

0800567c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800567c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005680:	b084      	sub	sp, #16
 8005682:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005684:	2300      	movs	r3, #0
 8005686:	607b      	str	r3, [r7, #4]
 8005688:	2300      	movs	r3, #0
 800568a:	60fb      	str	r3, [r7, #12]
 800568c:	2300      	movs	r3, #0
 800568e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005690:	2300      	movs	r3, #0
 8005692:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005694:	4b67      	ldr	r3, [pc, #412]	; (8005834 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005696:	689b      	ldr	r3, [r3, #8]
 8005698:	f003 030c 	and.w	r3, r3, #12
 800569c:	2b08      	cmp	r3, #8
 800569e:	d00d      	beq.n	80056bc <HAL_RCC_GetSysClockFreq+0x40>
 80056a0:	2b08      	cmp	r3, #8
 80056a2:	f200 80bd 	bhi.w	8005820 <HAL_RCC_GetSysClockFreq+0x1a4>
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d002      	beq.n	80056b0 <HAL_RCC_GetSysClockFreq+0x34>
 80056aa:	2b04      	cmp	r3, #4
 80056ac:	d003      	beq.n	80056b6 <HAL_RCC_GetSysClockFreq+0x3a>
 80056ae:	e0b7      	b.n	8005820 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80056b0:	4b61      	ldr	r3, [pc, #388]	; (8005838 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80056b2:	60bb      	str	r3, [r7, #8]
       break;
 80056b4:	e0b7      	b.n	8005826 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80056b6:	4b61      	ldr	r3, [pc, #388]	; (800583c <HAL_RCC_GetSysClockFreq+0x1c0>)
 80056b8:	60bb      	str	r3, [r7, #8]
      break;
 80056ba:	e0b4      	b.n	8005826 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80056bc:	4b5d      	ldr	r3, [pc, #372]	; (8005834 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80056be:	685b      	ldr	r3, [r3, #4]
 80056c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80056c4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80056c6:	4b5b      	ldr	r3, [pc, #364]	; (8005834 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d04d      	beq.n	800576e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80056d2:	4b58      	ldr	r3, [pc, #352]	; (8005834 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	099b      	lsrs	r3, r3, #6
 80056d8:	461a      	mov	r2, r3
 80056da:	f04f 0300 	mov.w	r3, #0
 80056de:	f240 10ff 	movw	r0, #511	; 0x1ff
 80056e2:	f04f 0100 	mov.w	r1, #0
 80056e6:	ea02 0800 	and.w	r8, r2, r0
 80056ea:	ea03 0901 	and.w	r9, r3, r1
 80056ee:	4640      	mov	r0, r8
 80056f0:	4649      	mov	r1, r9
 80056f2:	f04f 0200 	mov.w	r2, #0
 80056f6:	f04f 0300 	mov.w	r3, #0
 80056fa:	014b      	lsls	r3, r1, #5
 80056fc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005700:	0142      	lsls	r2, r0, #5
 8005702:	4610      	mov	r0, r2
 8005704:	4619      	mov	r1, r3
 8005706:	ebb0 0008 	subs.w	r0, r0, r8
 800570a:	eb61 0109 	sbc.w	r1, r1, r9
 800570e:	f04f 0200 	mov.w	r2, #0
 8005712:	f04f 0300 	mov.w	r3, #0
 8005716:	018b      	lsls	r3, r1, #6
 8005718:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800571c:	0182      	lsls	r2, r0, #6
 800571e:	1a12      	subs	r2, r2, r0
 8005720:	eb63 0301 	sbc.w	r3, r3, r1
 8005724:	f04f 0000 	mov.w	r0, #0
 8005728:	f04f 0100 	mov.w	r1, #0
 800572c:	00d9      	lsls	r1, r3, #3
 800572e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005732:	00d0      	lsls	r0, r2, #3
 8005734:	4602      	mov	r2, r0
 8005736:	460b      	mov	r3, r1
 8005738:	eb12 0208 	adds.w	r2, r2, r8
 800573c:	eb43 0309 	adc.w	r3, r3, r9
 8005740:	f04f 0000 	mov.w	r0, #0
 8005744:	f04f 0100 	mov.w	r1, #0
 8005748:	0259      	lsls	r1, r3, #9
 800574a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800574e:	0250      	lsls	r0, r2, #9
 8005750:	4602      	mov	r2, r0
 8005752:	460b      	mov	r3, r1
 8005754:	4610      	mov	r0, r2
 8005756:	4619      	mov	r1, r3
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	461a      	mov	r2, r3
 800575c:	f04f 0300 	mov.w	r3, #0
 8005760:	f7fa ff62 	bl	8000628 <__aeabi_uldivmod>
 8005764:	4602      	mov	r2, r0
 8005766:	460b      	mov	r3, r1
 8005768:	4613      	mov	r3, r2
 800576a:	60fb      	str	r3, [r7, #12]
 800576c:	e04a      	b.n	8005804 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800576e:	4b31      	ldr	r3, [pc, #196]	; (8005834 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005770:	685b      	ldr	r3, [r3, #4]
 8005772:	099b      	lsrs	r3, r3, #6
 8005774:	461a      	mov	r2, r3
 8005776:	f04f 0300 	mov.w	r3, #0
 800577a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800577e:	f04f 0100 	mov.w	r1, #0
 8005782:	ea02 0400 	and.w	r4, r2, r0
 8005786:	ea03 0501 	and.w	r5, r3, r1
 800578a:	4620      	mov	r0, r4
 800578c:	4629      	mov	r1, r5
 800578e:	f04f 0200 	mov.w	r2, #0
 8005792:	f04f 0300 	mov.w	r3, #0
 8005796:	014b      	lsls	r3, r1, #5
 8005798:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800579c:	0142      	lsls	r2, r0, #5
 800579e:	4610      	mov	r0, r2
 80057a0:	4619      	mov	r1, r3
 80057a2:	1b00      	subs	r0, r0, r4
 80057a4:	eb61 0105 	sbc.w	r1, r1, r5
 80057a8:	f04f 0200 	mov.w	r2, #0
 80057ac:	f04f 0300 	mov.w	r3, #0
 80057b0:	018b      	lsls	r3, r1, #6
 80057b2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80057b6:	0182      	lsls	r2, r0, #6
 80057b8:	1a12      	subs	r2, r2, r0
 80057ba:	eb63 0301 	sbc.w	r3, r3, r1
 80057be:	f04f 0000 	mov.w	r0, #0
 80057c2:	f04f 0100 	mov.w	r1, #0
 80057c6:	00d9      	lsls	r1, r3, #3
 80057c8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80057cc:	00d0      	lsls	r0, r2, #3
 80057ce:	4602      	mov	r2, r0
 80057d0:	460b      	mov	r3, r1
 80057d2:	1912      	adds	r2, r2, r4
 80057d4:	eb45 0303 	adc.w	r3, r5, r3
 80057d8:	f04f 0000 	mov.w	r0, #0
 80057dc:	f04f 0100 	mov.w	r1, #0
 80057e0:	0299      	lsls	r1, r3, #10
 80057e2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80057e6:	0290      	lsls	r0, r2, #10
 80057e8:	4602      	mov	r2, r0
 80057ea:	460b      	mov	r3, r1
 80057ec:	4610      	mov	r0, r2
 80057ee:	4619      	mov	r1, r3
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	461a      	mov	r2, r3
 80057f4:	f04f 0300 	mov.w	r3, #0
 80057f8:	f7fa ff16 	bl	8000628 <__aeabi_uldivmod>
 80057fc:	4602      	mov	r2, r0
 80057fe:	460b      	mov	r3, r1
 8005800:	4613      	mov	r3, r2
 8005802:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005804:	4b0b      	ldr	r3, [pc, #44]	; (8005834 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	0c1b      	lsrs	r3, r3, #16
 800580a:	f003 0303 	and.w	r3, r3, #3
 800580e:	3301      	adds	r3, #1
 8005810:	005b      	lsls	r3, r3, #1
 8005812:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005814:	68fa      	ldr	r2, [r7, #12]
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	fbb2 f3f3 	udiv	r3, r2, r3
 800581c:	60bb      	str	r3, [r7, #8]
      break;
 800581e:	e002      	b.n	8005826 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005820:	4b05      	ldr	r3, [pc, #20]	; (8005838 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005822:	60bb      	str	r3, [r7, #8]
      break;
 8005824:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005826:	68bb      	ldr	r3, [r7, #8]
}
 8005828:	4618      	mov	r0, r3
 800582a:	3710      	adds	r7, #16
 800582c:	46bd      	mov	sp, r7
 800582e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8005832:	bf00      	nop
 8005834:	40023800 	.word	0x40023800
 8005838:	00f42400 	.word	0x00f42400
 800583c:	007a1200 	.word	0x007a1200

08005840 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005840:	b480      	push	{r7}
 8005842:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005844:	4b03      	ldr	r3, [pc, #12]	; (8005854 <HAL_RCC_GetHCLKFreq+0x14>)
 8005846:	681b      	ldr	r3, [r3, #0]
}
 8005848:	4618      	mov	r0, r3
 800584a:	46bd      	mov	sp, r7
 800584c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005850:	4770      	bx	lr
 8005852:	bf00      	nop
 8005854:	20000000 	.word	0x20000000

08005858 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800585c:	f7ff fff0 	bl	8005840 <HAL_RCC_GetHCLKFreq>
 8005860:	4602      	mov	r2, r0
 8005862:	4b05      	ldr	r3, [pc, #20]	; (8005878 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005864:	689b      	ldr	r3, [r3, #8]
 8005866:	0a9b      	lsrs	r3, r3, #10
 8005868:	f003 0307 	and.w	r3, r3, #7
 800586c:	4903      	ldr	r1, [pc, #12]	; (800587c <HAL_RCC_GetPCLK1Freq+0x24>)
 800586e:	5ccb      	ldrb	r3, [r1, r3]
 8005870:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005874:	4618      	mov	r0, r3
 8005876:	bd80      	pop	{r7, pc}
 8005878:	40023800 	.word	0x40023800
 800587c:	0800a054 	.word	0x0800a054

08005880 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005880:	b480      	push	{r7}
 8005882:	b083      	sub	sp, #12
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
 8005888:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	220f      	movs	r2, #15
 800588e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005890:	4b12      	ldr	r3, [pc, #72]	; (80058dc <HAL_RCC_GetClockConfig+0x5c>)
 8005892:	689b      	ldr	r3, [r3, #8]
 8005894:	f003 0203 	and.w	r2, r3, #3
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800589c:	4b0f      	ldr	r3, [pc, #60]	; (80058dc <HAL_RCC_GetClockConfig+0x5c>)
 800589e:	689b      	ldr	r3, [r3, #8]
 80058a0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80058a8:	4b0c      	ldr	r3, [pc, #48]	; (80058dc <HAL_RCC_GetClockConfig+0x5c>)
 80058aa:	689b      	ldr	r3, [r3, #8]
 80058ac:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80058b4:	4b09      	ldr	r3, [pc, #36]	; (80058dc <HAL_RCC_GetClockConfig+0x5c>)
 80058b6:	689b      	ldr	r3, [r3, #8]
 80058b8:	08db      	lsrs	r3, r3, #3
 80058ba:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80058c2:	4b07      	ldr	r3, [pc, #28]	; (80058e0 <HAL_RCC_GetClockConfig+0x60>)
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f003 0207 	and.w	r2, r3, #7
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	601a      	str	r2, [r3, #0]
}
 80058ce:	bf00      	nop
 80058d0:	370c      	adds	r7, #12
 80058d2:	46bd      	mov	sp, r7
 80058d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d8:	4770      	bx	lr
 80058da:	bf00      	nop
 80058dc:	40023800 	.word	0x40023800
 80058e0:	40023c00 	.word	0x40023c00

080058e4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b086      	sub	sp, #24
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80058ec:	2300      	movs	r3, #0
 80058ee:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80058f0:	2300      	movs	r3, #0
 80058f2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f003 0301 	and.w	r3, r3, #1
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d105      	bne.n	800590c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005908:	2b00      	cmp	r3, #0
 800590a:	d035      	beq.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800590c:	4b62      	ldr	r3, [pc, #392]	; (8005a98 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800590e:	2200      	movs	r2, #0
 8005910:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005912:	f7fc fe1f 	bl	8002554 <HAL_GetTick>
 8005916:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005918:	e008      	b.n	800592c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800591a:	f7fc fe1b 	bl	8002554 <HAL_GetTick>
 800591e:	4602      	mov	r2, r0
 8005920:	697b      	ldr	r3, [r7, #20]
 8005922:	1ad3      	subs	r3, r2, r3
 8005924:	2b02      	cmp	r3, #2
 8005926:	d901      	bls.n	800592c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005928:	2303      	movs	r3, #3
 800592a:	e0b0      	b.n	8005a8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800592c:	4b5b      	ldr	r3, [pc, #364]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005934:	2b00      	cmp	r3, #0
 8005936:	d1f0      	bne.n	800591a <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	685b      	ldr	r3, [r3, #4]
 800593c:	019a      	lsls	r2, r3, #6
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	689b      	ldr	r3, [r3, #8]
 8005942:	071b      	lsls	r3, r3, #28
 8005944:	4955      	ldr	r1, [pc, #340]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005946:	4313      	orrs	r3, r2
 8005948:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800594c:	4b52      	ldr	r3, [pc, #328]	; (8005a98 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800594e:	2201      	movs	r2, #1
 8005950:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005952:	f7fc fdff 	bl	8002554 <HAL_GetTick>
 8005956:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005958:	e008      	b.n	800596c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800595a:	f7fc fdfb 	bl	8002554 <HAL_GetTick>
 800595e:	4602      	mov	r2, r0
 8005960:	697b      	ldr	r3, [r7, #20]
 8005962:	1ad3      	subs	r3, r2, r3
 8005964:	2b02      	cmp	r3, #2
 8005966:	d901      	bls.n	800596c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005968:	2303      	movs	r3, #3
 800596a:	e090      	b.n	8005a8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800596c:	4b4b      	ldr	r3, [pc, #300]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005974:	2b00      	cmp	r3, #0
 8005976:	d0f0      	beq.n	800595a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f003 0302 	and.w	r3, r3, #2
 8005980:	2b00      	cmp	r3, #0
 8005982:	f000 8083 	beq.w	8005a8c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005986:	2300      	movs	r3, #0
 8005988:	60fb      	str	r3, [r7, #12]
 800598a:	4b44      	ldr	r3, [pc, #272]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800598c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800598e:	4a43      	ldr	r2, [pc, #268]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005990:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005994:	6413      	str	r3, [r2, #64]	; 0x40
 8005996:	4b41      	ldr	r3, [pc, #260]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800599a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800599e:	60fb      	str	r3, [r7, #12]
 80059a0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80059a2:	4b3f      	ldr	r3, [pc, #252]	; (8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	4a3e      	ldr	r2, [pc, #248]	; (8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80059a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80059ac:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80059ae:	f7fc fdd1 	bl	8002554 <HAL_GetTick>
 80059b2:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80059b4:	e008      	b.n	80059c8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80059b6:	f7fc fdcd 	bl	8002554 <HAL_GetTick>
 80059ba:	4602      	mov	r2, r0
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	1ad3      	subs	r3, r2, r3
 80059c0:	2b02      	cmp	r3, #2
 80059c2:	d901      	bls.n	80059c8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80059c4:	2303      	movs	r3, #3
 80059c6:	e062      	b.n	8005a8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80059c8:	4b35      	ldr	r3, [pc, #212]	; (8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d0f0      	beq.n	80059b6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80059d4:	4b31      	ldr	r3, [pc, #196]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80059d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059d8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059dc:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d02f      	beq.n	8005a44 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	68db      	ldr	r3, [r3, #12]
 80059e8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059ec:	693a      	ldr	r2, [r7, #16]
 80059ee:	429a      	cmp	r2, r3
 80059f0:	d028      	beq.n	8005a44 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80059f2:	4b2a      	ldr	r3, [pc, #168]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80059f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059fa:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80059fc:	4b29      	ldr	r3, [pc, #164]	; (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80059fe:	2201      	movs	r2, #1
 8005a00:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005a02:	4b28      	ldr	r3, [pc, #160]	; (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005a04:	2200      	movs	r2, #0
 8005a06:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005a08:	4a24      	ldr	r2, [pc, #144]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005a0a:	693b      	ldr	r3, [r7, #16]
 8005a0c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005a0e:	4b23      	ldr	r3, [pc, #140]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005a10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a12:	f003 0301 	and.w	r3, r3, #1
 8005a16:	2b01      	cmp	r3, #1
 8005a18:	d114      	bne.n	8005a44 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005a1a:	f7fc fd9b 	bl	8002554 <HAL_GetTick>
 8005a1e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a20:	e00a      	b.n	8005a38 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005a22:	f7fc fd97 	bl	8002554 <HAL_GetTick>
 8005a26:	4602      	mov	r2, r0
 8005a28:	697b      	ldr	r3, [r7, #20]
 8005a2a:	1ad3      	subs	r3, r2, r3
 8005a2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d901      	bls.n	8005a38 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005a34:	2303      	movs	r3, #3
 8005a36:	e02a      	b.n	8005a8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a38:	4b18      	ldr	r3, [pc, #96]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005a3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a3c:	f003 0302 	and.w	r3, r3, #2
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d0ee      	beq.n	8005a22 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	68db      	ldr	r3, [r3, #12]
 8005a48:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a4c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005a50:	d10d      	bne.n	8005a6e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8005a52:	4b12      	ldr	r3, [pc, #72]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005a54:	689b      	ldr	r3, [r3, #8]
 8005a56:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	68db      	ldr	r3, [r3, #12]
 8005a5e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005a62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a66:	490d      	ldr	r1, [pc, #52]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005a68:	4313      	orrs	r3, r2
 8005a6a:	608b      	str	r3, [r1, #8]
 8005a6c:	e005      	b.n	8005a7a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005a6e:	4b0b      	ldr	r3, [pc, #44]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005a70:	689b      	ldr	r3, [r3, #8]
 8005a72:	4a0a      	ldr	r2, [pc, #40]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005a74:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005a78:	6093      	str	r3, [r2, #8]
 8005a7a:	4b08      	ldr	r3, [pc, #32]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005a7c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	68db      	ldr	r3, [r3, #12]
 8005a82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a86:	4905      	ldr	r1, [pc, #20]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005a88:	4313      	orrs	r3, r2
 8005a8a:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005a8c:	2300      	movs	r3, #0
}
 8005a8e:	4618      	mov	r0, r3
 8005a90:	3718      	adds	r7, #24
 8005a92:	46bd      	mov	sp, r7
 8005a94:	bd80      	pop	{r7, pc}
 8005a96:	bf00      	nop
 8005a98:	42470068 	.word	0x42470068
 8005a9c:	40023800 	.word	0x40023800
 8005aa0:	40007000 	.word	0x40007000
 8005aa4:	42470e40 	.word	0x42470e40

08005aa8 <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b085      	sub	sp, #20
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2203      	movs	r2, #3
 8005ab4:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 8005ab6:	4b11      	ldr	r3, [pc, #68]	; (8005afc <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8005ab8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005abc:	099b      	lsrs	r3, r3, #6
 8005abe:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005ac6:	4b0d      	ldr	r3, [pc, #52]	; (8005afc <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8005ac8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005acc:	0f1b      	lsrs	r3, r3, #28
 8005ace:	f003 0207 	and.w	r2, r3, #7
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	609a      	str	r2, [r3, #8]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 8005ad6:	4b09      	ldr	r3, [pc, #36]	; (8005afc <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8005ad8:	689b      	ldr	r3, [r3, #8]
 8005ada:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8005ade:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 8005ae0:	4b06      	ldr	r3, [pc, #24]	; (8005afc <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8005ae2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ae4:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	431a      	orrs	r2, r3
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	60da      	str	r2, [r3, #12]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 8005af0:	bf00      	nop
 8005af2:	3714      	adds	r7, #20
 8005af4:	46bd      	mov	sp, r7
 8005af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afa:	4770      	bx	lr
 8005afc:	40023800 	.word	0x40023800

08005b00 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005b00:	b480      	push	{r7}
 8005b02:	b087      	sub	sp, #28
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8005b08:	2300      	movs	r3, #0
 8005b0a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8005b10:	2300      	movs	r3, #0
 8005b12:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8005b14:	2300      	movs	r3, #0
 8005b16:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2b01      	cmp	r3, #1
 8005b1c:	d13e      	bne.n	8005b9c <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8005b1e:	4b23      	ldr	r3, [pc, #140]	; (8005bac <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005b20:	689b      	ldr	r3, [r3, #8]
 8005b22:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005b26:	60fb      	str	r3, [r7, #12]
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d005      	beq.n	8005b3a <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	2b01      	cmp	r3, #1
 8005b32:	d12f      	bne.n	8005b94 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8005b34:	4b1e      	ldr	r3, [pc, #120]	; (8005bb0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005b36:	617b      	str	r3, [r7, #20]
          break;
 8005b38:	e02f      	b.n	8005b9a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005b3a:	4b1c      	ldr	r3, [pc, #112]	; (8005bac <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005b3c:	685b      	ldr	r3, [r3, #4]
 8005b3e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b42:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005b46:	d108      	bne.n	8005b5a <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005b48:	4b18      	ldr	r3, [pc, #96]	; (8005bac <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005b4a:	685b      	ldr	r3, [r3, #4]
 8005b4c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005b50:	4a18      	ldr	r2, [pc, #96]	; (8005bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005b52:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b56:	613b      	str	r3, [r7, #16]
 8005b58:	e007      	b.n	8005b6a <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005b5a:	4b14      	ldr	r3, [pc, #80]	; (8005bac <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005b5c:	685b      	ldr	r3, [r3, #4]
 8005b5e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005b62:	4a15      	ldr	r2, [pc, #84]	; (8005bb8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8005b64:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b68:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005b6a:	4b10      	ldr	r3, [pc, #64]	; (8005bac <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005b6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b70:	099b      	lsrs	r3, r3, #6
 8005b72:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005b76:	693b      	ldr	r3, [r7, #16]
 8005b78:	fb02 f303 	mul.w	r3, r2, r3
 8005b7c:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8005b7e:	4b0b      	ldr	r3, [pc, #44]	; (8005bac <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005b80:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b84:	0f1b      	lsrs	r3, r3, #28
 8005b86:	f003 0307 	and.w	r3, r3, #7
 8005b8a:	68ba      	ldr	r2, [r7, #8]
 8005b8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b90:	617b      	str	r3, [r7, #20]
          break;
 8005b92:	e002      	b.n	8005b9a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8005b94:	2300      	movs	r3, #0
 8005b96:	617b      	str	r3, [r7, #20]
          break;
 8005b98:	bf00      	nop
        }
      }
      break;
 8005b9a:	bf00      	nop
    }
  }
  return frequency;
 8005b9c:	697b      	ldr	r3, [r7, #20]
}
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	371c      	adds	r7, #28
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba8:	4770      	bx	lr
 8005baa:	bf00      	nop
 8005bac:	40023800 	.word	0x40023800
 8005bb0:	00bb8000 	.word	0x00bb8000
 8005bb4:	007a1200 	.word	0x007a1200
 8005bb8:	00f42400 	.word	0x00f42400

08005bbc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b082      	sub	sp, #8
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d101      	bne.n	8005bce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005bca:	2301      	movs	r3, #1
 8005bcc:	e041      	b.n	8005c52 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bd4:	b2db      	uxtb	r3, r3
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d106      	bne.n	8005be8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005be2:	6878      	ldr	r0, [r7, #4]
 8005be4:	f000 f839 	bl	8005c5a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2202      	movs	r2, #2
 8005bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681a      	ldr	r2, [r3, #0]
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	3304      	adds	r3, #4
 8005bf8:	4619      	mov	r1, r3
 8005bfa:	4610      	mov	r0, r2
 8005bfc:	f000 f9d8 	bl	8005fb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2201      	movs	r2, #1
 8005c04:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2201      	movs	r2, #1
 8005c14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2201      	movs	r2, #1
 8005c24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2201      	movs	r2, #1
 8005c34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2201      	movs	r2, #1
 8005c44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005c50:	2300      	movs	r3, #0
}
 8005c52:	4618      	mov	r0, r3
 8005c54:	3708      	adds	r7, #8
 8005c56:	46bd      	mov	sp, r7
 8005c58:	bd80      	pop	{r7, pc}

08005c5a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005c5a:	b480      	push	{r7}
 8005c5c:	b083      	sub	sp, #12
 8005c5e:	af00      	add	r7, sp, #0
 8005c60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005c62:	bf00      	nop
 8005c64:	370c      	adds	r7, #12
 8005c66:	46bd      	mov	sp, r7
 8005c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6c:	4770      	bx	lr
	...

08005c70 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005c70:	b480      	push	{r7}
 8005c72:	b085      	sub	sp, #20
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c7e:	b2db      	uxtb	r3, r3
 8005c80:	2b01      	cmp	r3, #1
 8005c82:	d001      	beq.n	8005c88 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005c84:	2301      	movs	r3, #1
 8005c86:	e04e      	b.n	8005d26 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2202      	movs	r2, #2
 8005c8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	68da      	ldr	r2, [r3, #12]
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f042 0201 	orr.w	r2, r2, #1
 8005c9e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	4a23      	ldr	r2, [pc, #140]	; (8005d34 <HAL_TIM_Base_Start_IT+0xc4>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d022      	beq.n	8005cf0 <HAL_TIM_Base_Start_IT+0x80>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cb2:	d01d      	beq.n	8005cf0 <HAL_TIM_Base_Start_IT+0x80>
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4a1f      	ldr	r2, [pc, #124]	; (8005d38 <HAL_TIM_Base_Start_IT+0xc8>)
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d018      	beq.n	8005cf0 <HAL_TIM_Base_Start_IT+0x80>
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	4a1e      	ldr	r2, [pc, #120]	; (8005d3c <HAL_TIM_Base_Start_IT+0xcc>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d013      	beq.n	8005cf0 <HAL_TIM_Base_Start_IT+0x80>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4a1c      	ldr	r2, [pc, #112]	; (8005d40 <HAL_TIM_Base_Start_IT+0xd0>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d00e      	beq.n	8005cf0 <HAL_TIM_Base_Start_IT+0x80>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4a1b      	ldr	r2, [pc, #108]	; (8005d44 <HAL_TIM_Base_Start_IT+0xd4>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d009      	beq.n	8005cf0 <HAL_TIM_Base_Start_IT+0x80>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4a19      	ldr	r2, [pc, #100]	; (8005d48 <HAL_TIM_Base_Start_IT+0xd8>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d004      	beq.n	8005cf0 <HAL_TIM_Base_Start_IT+0x80>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	4a18      	ldr	r2, [pc, #96]	; (8005d4c <HAL_TIM_Base_Start_IT+0xdc>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d111      	bne.n	8005d14 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	689b      	ldr	r3, [r3, #8]
 8005cf6:	f003 0307 	and.w	r3, r3, #7
 8005cfa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	2b06      	cmp	r3, #6
 8005d00:	d010      	beq.n	8005d24 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	681a      	ldr	r2, [r3, #0]
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f042 0201 	orr.w	r2, r2, #1
 8005d10:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d12:	e007      	b.n	8005d24 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	681a      	ldr	r2, [r3, #0]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f042 0201 	orr.w	r2, r2, #1
 8005d22:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005d24:	2300      	movs	r3, #0
}
 8005d26:	4618      	mov	r0, r3
 8005d28:	3714      	adds	r7, #20
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d30:	4770      	bx	lr
 8005d32:	bf00      	nop
 8005d34:	40010000 	.word	0x40010000
 8005d38:	40000400 	.word	0x40000400
 8005d3c:	40000800 	.word	0x40000800
 8005d40:	40000c00 	.word	0x40000c00
 8005d44:	40010400 	.word	0x40010400
 8005d48:	40014000 	.word	0x40014000
 8005d4c:	40001800 	.word	0x40001800

08005d50 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b082      	sub	sp, #8
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	691b      	ldr	r3, [r3, #16]
 8005d5e:	f003 0302 	and.w	r3, r3, #2
 8005d62:	2b02      	cmp	r3, #2
 8005d64:	d122      	bne.n	8005dac <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	68db      	ldr	r3, [r3, #12]
 8005d6c:	f003 0302 	and.w	r3, r3, #2
 8005d70:	2b02      	cmp	r3, #2
 8005d72:	d11b      	bne.n	8005dac <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f06f 0202 	mvn.w	r2, #2
 8005d7c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	2201      	movs	r2, #1
 8005d82:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	699b      	ldr	r3, [r3, #24]
 8005d8a:	f003 0303 	and.w	r3, r3, #3
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d003      	beq.n	8005d9a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005d92:	6878      	ldr	r0, [r7, #4]
 8005d94:	f000 f8ee 	bl	8005f74 <HAL_TIM_IC_CaptureCallback>
 8005d98:	e005      	b.n	8005da6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d9a:	6878      	ldr	r0, [r7, #4]
 8005d9c:	f000 f8e0 	bl	8005f60 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005da0:	6878      	ldr	r0, [r7, #4]
 8005da2:	f000 f8f1 	bl	8005f88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	2200      	movs	r2, #0
 8005daa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	691b      	ldr	r3, [r3, #16]
 8005db2:	f003 0304 	and.w	r3, r3, #4
 8005db6:	2b04      	cmp	r3, #4
 8005db8:	d122      	bne.n	8005e00 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	68db      	ldr	r3, [r3, #12]
 8005dc0:	f003 0304 	and.w	r3, r3, #4
 8005dc4:	2b04      	cmp	r3, #4
 8005dc6:	d11b      	bne.n	8005e00 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f06f 0204 	mvn.w	r2, #4
 8005dd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2202      	movs	r2, #2
 8005dd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	699b      	ldr	r3, [r3, #24]
 8005dde:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d003      	beq.n	8005dee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005de6:	6878      	ldr	r0, [r7, #4]
 8005de8:	f000 f8c4 	bl	8005f74 <HAL_TIM_IC_CaptureCallback>
 8005dec:	e005      	b.n	8005dfa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dee:	6878      	ldr	r0, [r7, #4]
 8005df0:	f000 f8b6 	bl	8005f60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005df4:	6878      	ldr	r0, [r7, #4]
 8005df6:	f000 f8c7 	bl	8005f88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	691b      	ldr	r3, [r3, #16]
 8005e06:	f003 0308 	and.w	r3, r3, #8
 8005e0a:	2b08      	cmp	r3, #8
 8005e0c:	d122      	bne.n	8005e54 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	68db      	ldr	r3, [r3, #12]
 8005e14:	f003 0308 	and.w	r3, r3, #8
 8005e18:	2b08      	cmp	r3, #8
 8005e1a:	d11b      	bne.n	8005e54 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f06f 0208 	mvn.w	r2, #8
 8005e24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2204      	movs	r2, #4
 8005e2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	69db      	ldr	r3, [r3, #28]
 8005e32:	f003 0303 	and.w	r3, r3, #3
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d003      	beq.n	8005e42 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e3a:	6878      	ldr	r0, [r7, #4]
 8005e3c:	f000 f89a 	bl	8005f74 <HAL_TIM_IC_CaptureCallback>
 8005e40:	e005      	b.n	8005e4e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e42:	6878      	ldr	r0, [r7, #4]
 8005e44:	f000 f88c 	bl	8005f60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e48:	6878      	ldr	r0, [r7, #4]
 8005e4a:	f000 f89d 	bl	8005f88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2200      	movs	r2, #0
 8005e52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	691b      	ldr	r3, [r3, #16]
 8005e5a:	f003 0310 	and.w	r3, r3, #16
 8005e5e:	2b10      	cmp	r3, #16
 8005e60:	d122      	bne.n	8005ea8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	68db      	ldr	r3, [r3, #12]
 8005e68:	f003 0310 	and.w	r3, r3, #16
 8005e6c:	2b10      	cmp	r3, #16
 8005e6e:	d11b      	bne.n	8005ea8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f06f 0210 	mvn.w	r2, #16
 8005e78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2208      	movs	r2, #8
 8005e7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	69db      	ldr	r3, [r3, #28]
 8005e86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d003      	beq.n	8005e96 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	f000 f870 	bl	8005f74 <HAL_TIM_IC_CaptureCallback>
 8005e94:	e005      	b.n	8005ea2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e96:	6878      	ldr	r0, [r7, #4]
 8005e98:	f000 f862 	bl	8005f60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e9c:	6878      	ldr	r0, [r7, #4]
 8005e9e:	f000 f873 	bl	8005f88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	691b      	ldr	r3, [r3, #16]
 8005eae:	f003 0301 	and.w	r3, r3, #1
 8005eb2:	2b01      	cmp	r3, #1
 8005eb4:	d10e      	bne.n	8005ed4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	68db      	ldr	r3, [r3, #12]
 8005ebc:	f003 0301 	and.w	r3, r3, #1
 8005ec0:	2b01      	cmp	r3, #1
 8005ec2:	d107      	bne.n	8005ed4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	f06f 0201 	mvn.w	r2, #1
 8005ecc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005ece:	6878      	ldr	r0, [r7, #4]
 8005ed0:	f7fb f9c6 	bl	8001260 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	691b      	ldr	r3, [r3, #16]
 8005eda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ede:	2b80      	cmp	r3, #128	; 0x80
 8005ee0:	d10e      	bne.n	8005f00 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	68db      	ldr	r3, [r3, #12]
 8005ee8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005eec:	2b80      	cmp	r3, #128	; 0x80
 8005eee:	d107      	bne.n	8005f00 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005ef8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	f000 f902 	bl	8006104 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	691b      	ldr	r3, [r3, #16]
 8005f06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f0a:	2b40      	cmp	r3, #64	; 0x40
 8005f0c:	d10e      	bne.n	8005f2c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	68db      	ldr	r3, [r3, #12]
 8005f14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f18:	2b40      	cmp	r3, #64	; 0x40
 8005f1a:	d107      	bne.n	8005f2c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005f24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005f26:	6878      	ldr	r0, [r7, #4]
 8005f28:	f000 f838 	bl	8005f9c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	691b      	ldr	r3, [r3, #16]
 8005f32:	f003 0320 	and.w	r3, r3, #32
 8005f36:	2b20      	cmp	r3, #32
 8005f38:	d10e      	bne.n	8005f58 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	68db      	ldr	r3, [r3, #12]
 8005f40:	f003 0320 	and.w	r3, r3, #32
 8005f44:	2b20      	cmp	r3, #32
 8005f46:	d107      	bne.n	8005f58 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f06f 0220 	mvn.w	r2, #32
 8005f50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005f52:	6878      	ldr	r0, [r7, #4]
 8005f54:	f000 f8cc 	bl	80060f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005f58:	bf00      	nop
 8005f5a:	3708      	adds	r7, #8
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	bd80      	pop	{r7, pc}

08005f60 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005f60:	b480      	push	{r7}
 8005f62:	b083      	sub	sp, #12
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005f68:	bf00      	nop
 8005f6a:	370c      	adds	r7, #12
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f72:	4770      	bx	lr

08005f74 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005f74:	b480      	push	{r7}
 8005f76:	b083      	sub	sp, #12
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005f7c:	bf00      	nop
 8005f7e:	370c      	adds	r7, #12
 8005f80:	46bd      	mov	sp, r7
 8005f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f86:	4770      	bx	lr

08005f88 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005f88:	b480      	push	{r7}
 8005f8a:	b083      	sub	sp, #12
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005f90:	bf00      	nop
 8005f92:	370c      	adds	r7, #12
 8005f94:	46bd      	mov	sp, r7
 8005f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9a:	4770      	bx	lr

08005f9c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005f9c:	b480      	push	{r7}
 8005f9e:	b083      	sub	sp, #12
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005fa4:	bf00      	nop
 8005fa6:	370c      	adds	r7, #12
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fae:	4770      	bx	lr

08005fb0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005fb0:	b480      	push	{r7}
 8005fb2:	b085      	sub	sp, #20
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
 8005fb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	4a40      	ldr	r2, [pc, #256]	; (80060c4 <TIM_Base_SetConfig+0x114>)
 8005fc4:	4293      	cmp	r3, r2
 8005fc6:	d013      	beq.n	8005ff0 <TIM_Base_SetConfig+0x40>
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fce:	d00f      	beq.n	8005ff0 <TIM_Base_SetConfig+0x40>
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	4a3d      	ldr	r2, [pc, #244]	; (80060c8 <TIM_Base_SetConfig+0x118>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d00b      	beq.n	8005ff0 <TIM_Base_SetConfig+0x40>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	4a3c      	ldr	r2, [pc, #240]	; (80060cc <TIM_Base_SetConfig+0x11c>)
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d007      	beq.n	8005ff0 <TIM_Base_SetConfig+0x40>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	4a3b      	ldr	r2, [pc, #236]	; (80060d0 <TIM_Base_SetConfig+0x120>)
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d003      	beq.n	8005ff0 <TIM_Base_SetConfig+0x40>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	4a3a      	ldr	r2, [pc, #232]	; (80060d4 <TIM_Base_SetConfig+0x124>)
 8005fec:	4293      	cmp	r3, r2
 8005fee:	d108      	bne.n	8006002 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ff6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	685b      	ldr	r3, [r3, #4]
 8005ffc:	68fa      	ldr	r2, [r7, #12]
 8005ffe:	4313      	orrs	r3, r2
 8006000:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	4a2f      	ldr	r2, [pc, #188]	; (80060c4 <TIM_Base_SetConfig+0x114>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d02b      	beq.n	8006062 <TIM_Base_SetConfig+0xb2>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006010:	d027      	beq.n	8006062 <TIM_Base_SetConfig+0xb2>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	4a2c      	ldr	r2, [pc, #176]	; (80060c8 <TIM_Base_SetConfig+0x118>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d023      	beq.n	8006062 <TIM_Base_SetConfig+0xb2>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	4a2b      	ldr	r2, [pc, #172]	; (80060cc <TIM_Base_SetConfig+0x11c>)
 800601e:	4293      	cmp	r3, r2
 8006020:	d01f      	beq.n	8006062 <TIM_Base_SetConfig+0xb2>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	4a2a      	ldr	r2, [pc, #168]	; (80060d0 <TIM_Base_SetConfig+0x120>)
 8006026:	4293      	cmp	r3, r2
 8006028:	d01b      	beq.n	8006062 <TIM_Base_SetConfig+0xb2>
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	4a29      	ldr	r2, [pc, #164]	; (80060d4 <TIM_Base_SetConfig+0x124>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d017      	beq.n	8006062 <TIM_Base_SetConfig+0xb2>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	4a28      	ldr	r2, [pc, #160]	; (80060d8 <TIM_Base_SetConfig+0x128>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d013      	beq.n	8006062 <TIM_Base_SetConfig+0xb2>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	4a27      	ldr	r2, [pc, #156]	; (80060dc <TIM_Base_SetConfig+0x12c>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d00f      	beq.n	8006062 <TIM_Base_SetConfig+0xb2>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	4a26      	ldr	r2, [pc, #152]	; (80060e0 <TIM_Base_SetConfig+0x130>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d00b      	beq.n	8006062 <TIM_Base_SetConfig+0xb2>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	4a25      	ldr	r2, [pc, #148]	; (80060e4 <TIM_Base_SetConfig+0x134>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d007      	beq.n	8006062 <TIM_Base_SetConfig+0xb2>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	4a24      	ldr	r2, [pc, #144]	; (80060e8 <TIM_Base_SetConfig+0x138>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d003      	beq.n	8006062 <TIM_Base_SetConfig+0xb2>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	4a23      	ldr	r2, [pc, #140]	; (80060ec <TIM_Base_SetConfig+0x13c>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d108      	bne.n	8006074 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006068:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	68db      	ldr	r3, [r3, #12]
 800606e:	68fa      	ldr	r2, [r7, #12]
 8006070:	4313      	orrs	r3, r2
 8006072:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	695b      	ldr	r3, [r3, #20]
 800607e:	4313      	orrs	r3, r2
 8006080:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	68fa      	ldr	r2, [r7, #12]
 8006086:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	689a      	ldr	r2, [r3, #8]
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	681a      	ldr	r2, [r3, #0]
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	4a0a      	ldr	r2, [pc, #40]	; (80060c4 <TIM_Base_SetConfig+0x114>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d003      	beq.n	80060a8 <TIM_Base_SetConfig+0xf8>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	4a0c      	ldr	r2, [pc, #48]	; (80060d4 <TIM_Base_SetConfig+0x124>)
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d103      	bne.n	80060b0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	691a      	ldr	r2, [r3, #16]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2201      	movs	r2, #1
 80060b4:	615a      	str	r2, [r3, #20]
}
 80060b6:	bf00      	nop
 80060b8:	3714      	adds	r7, #20
 80060ba:	46bd      	mov	sp, r7
 80060bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c0:	4770      	bx	lr
 80060c2:	bf00      	nop
 80060c4:	40010000 	.word	0x40010000
 80060c8:	40000400 	.word	0x40000400
 80060cc:	40000800 	.word	0x40000800
 80060d0:	40000c00 	.word	0x40000c00
 80060d4:	40010400 	.word	0x40010400
 80060d8:	40014000 	.word	0x40014000
 80060dc:	40014400 	.word	0x40014400
 80060e0:	40014800 	.word	0x40014800
 80060e4:	40001800 	.word	0x40001800
 80060e8:	40001c00 	.word	0x40001c00
 80060ec:	40002000 	.word	0x40002000

080060f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80060f0:	b480      	push	{r7}
 80060f2:	b083      	sub	sp, #12
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80060f8:	bf00      	nop
 80060fa:	370c      	adds	r7, #12
 80060fc:	46bd      	mov	sp, r7
 80060fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006102:	4770      	bx	lr

08006104 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006104:	b480      	push	{r7}
 8006106:	b083      	sub	sp, #12
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800610c:	bf00      	nop
 800610e:	370c      	adds	r7, #12
 8006110:	46bd      	mov	sp, r7
 8006112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006116:	4770      	bx	lr

08006118 <_ZN4NoteC1Emm>:
#include "Note.h"

Note::Note(uint32_t f, uint32_t t) {
 8006118:	b580      	push	{r7, lr}
 800611a:	b084      	sub	sp, #16
 800611c:	af00      	add	r7, sp, #0
 800611e:	60f8      	str	r0, [r7, #12]
 8006120:	60b9      	str	r1, [r7, #8]
 8006122:	607a      	str	r2, [r7, #4]
 8006124:	4a1d      	ldr	r2, [pc, #116]	; (800619c <_ZN4NoteC1Emm+0x84>)
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	601a      	str	r2, [r3, #0]
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	2200      	movs	r2, #0
 800612e:	605a      	str	r2, [r3, #4]
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	2200      	movs	r2, #0
 8006134:	609a      	str	r2, [r3, #8]
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	2200      	movs	r2, #0
 800613a:	60da      	str	r2, [r3, #12]
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	2200      	movs	r2, #0
 8006140:	741a      	strb	r2, [r3, #16]
	N = (uint32_t) round(SAMPLING_FREQ / f - 0.5);
 8006142:	f64a 4244 	movw	r2, #44100	; 0xac44
 8006146:	68bb      	ldr	r3, [r7, #8]
 8006148:	fbb2 f3f3 	udiv	r3, r2, r3
 800614c:	4618      	mov	r0, r3
 800614e:	f7fa f9d1 	bl	80004f4 <__aeabi_ui2d>
 8006152:	f04f 0200 	mov.w	r2, #0
 8006156:	4b12      	ldr	r3, [pc, #72]	; (80061a0 <_ZN4NoteC1Emm+0x88>)
 8006158:	f7fa f88e 	bl	8000278 <__aeabi_dsub>
 800615c:	4602      	mov	r2, r0
 800615e:	460b      	mov	r3, r1
 8006160:	ec43 2b17 	vmov	d7, r2, r3
 8006164:	eeb0 0a47 	vmov.f32	s0, s14
 8006168:	eef0 0a67 	vmov.f32	s1, s15
 800616c:	f002 fe14 	bl	8008d98 <round>
 8006170:	ec53 2b10 	vmov	r2, r3, d0
 8006174:	4610      	mov	r0, r2
 8006176:	4619      	mov	r1, r3
 8006178:	f7fa fa36 	bl	80005e8 <__aeabi_d2uiz>
 800617c:	4602      	mov	r2, r0
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	615a      	str	r2, [r3, #20]
	totalNum = t * SAMPLING_FREQ;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	f64a 4244 	movw	r2, #44100	; 0xac44
 8006188:	fb02 f203 	mul.w	r2, r2, r3
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	619a      	str	r2, [r3, #24]
}
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	4618      	mov	r0, r3
 8006194:	3710      	adds	r7, #16
 8006196:	46bd      	mov	sp, r7
 8006198:	bd80      	pop	{r7, pc}
 800619a:	bf00      	nop
 800619c:	0800a0cc 	.word	0x0800a0cc
 80061a0:	3fe00000 	.word	0x3fe00000

080061a4 <_ZN4NoteD1Ev>:
	uint32_t N;
	uint32_t totalNum;

//	Note() = default;
	Note(uint32_t f, uint32_t t);
	virtual ~Note() = default;
 80061a4:	b480      	push	{r7}
 80061a6:	b083      	sub	sp, #12
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
 80061ac:	4a04      	ldr	r2, [pc, #16]	; (80061c0 <_ZN4NoteD1Ev+0x1c>)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	601a      	str	r2, [r3, #0]
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	4618      	mov	r0, r3
 80061b6:	370c      	adds	r7, #12
 80061b8:	46bd      	mov	sp, r7
 80061ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061be:	4770      	bx	lr
 80061c0:	0800a0cc 	.word	0x0800a0cc

080061c4 <_ZN4NoteD0Ev>:
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b082      	sub	sp, #8
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
 80061cc:	6878      	ldr	r0, [r7, #4]
 80061ce:	f7ff ffe9 	bl	80061a4 <_ZN4NoteD1Ev>
 80061d2:	211c      	movs	r1, #28
 80061d4:	6878      	ldr	r0, [r7, #4]
 80061d6:	f002 fdc1 	bl	8008d5c <_ZdlPvj>
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	4618      	mov	r0, r3
 80061de:	3708      	adds	r7, #8
 80061e0:	46bd      	mov	sp, r7
 80061e2:	bd80      	pop	{r7, pc}

080061e4 <__NVIC_SetPriority>:
{
 80061e4:	b480      	push	{r7}
 80061e6:	b083      	sub	sp, #12
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	4603      	mov	r3, r0
 80061ec:	6039      	str	r1, [r7, #0]
 80061ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80061f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	db0a      	blt.n	800620e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	b2da      	uxtb	r2, r3
 80061fc:	490c      	ldr	r1, [pc, #48]	; (8006230 <__NVIC_SetPriority+0x4c>)
 80061fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006202:	0112      	lsls	r2, r2, #4
 8006204:	b2d2      	uxtb	r2, r2
 8006206:	440b      	add	r3, r1
 8006208:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800620c:	e00a      	b.n	8006224 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	b2da      	uxtb	r2, r3
 8006212:	4908      	ldr	r1, [pc, #32]	; (8006234 <__NVIC_SetPriority+0x50>)
 8006214:	79fb      	ldrb	r3, [r7, #7]
 8006216:	f003 030f 	and.w	r3, r3, #15
 800621a:	3b04      	subs	r3, #4
 800621c:	0112      	lsls	r2, r2, #4
 800621e:	b2d2      	uxtb	r2, r2
 8006220:	440b      	add	r3, r1
 8006222:	761a      	strb	r2, [r3, #24]
}
 8006224:	bf00      	nop
 8006226:	370c      	adds	r7, #12
 8006228:	46bd      	mov	sp, r7
 800622a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622e:	4770      	bx	lr
 8006230:	e000e100 	.word	0xe000e100
 8006234:	e000ed00 	.word	0xe000ed00

08006238 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006238:	b580      	push	{r7, lr}
 800623a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800623c:	4b05      	ldr	r3, [pc, #20]	; (8006254 <SysTick_Handler+0x1c>)
 800623e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006240:	f001 fd28 	bl	8007c94 <xTaskGetSchedulerState>
 8006244:	4603      	mov	r3, r0
 8006246:	2b01      	cmp	r3, #1
 8006248:	d001      	beq.n	800624e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800624a:	f002 fb0d 	bl	8008868 <xPortSysTickHandler>
  }
}
 800624e:	bf00      	nop
 8006250:	bd80      	pop	{r7, pc}
 8006252:	bf00      	nop
 8006254:	e000e010 	.word	0xe000e010

08006258 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006258:	b580      	push	{r7, lr}
 800625a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800625c:	2100      	movs	r1, #0
 800625e:	f06f 0004 	mvn.w	r0, #4
 8006262:	f7ff ffbf 	bl	80061e4 <__NVIC_SetPriority>
#endif
}
 8006266:	bf00      	nop
 8006268:	bd80      	pop	{r7, pc}
	...

0800626c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800626c:	b480      	push	{r7}
 800626e:	b083      	sub	sp, #12
 8006270:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006272:	f3ef 8305 	mrs	r3, IPSR
 8006276:	603b      	str	r3, [r7, #0]
  return(result);
 8006278:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800627a:	2b00      	cmp	r3, #0
 800627c:	d003      	beq.n	8006286 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800627e:	f06f 0305 	mvn.w	r3, #5
 8006282:	607b      	str	r3, [r7, #4]
 8006284:	e00c      	b.n	80062a0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006286:	4b0a      	ldr	r3, [pc, #40]	; (80062b0 <osKernelInitialize+0x44>)
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d105      	bne.n	800629a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800628e:	4b08      	ldr	r3, [pc, #32]	; (80062b0 <osKernelInitialize+0x44>)
 8006290:	2201      	movs	r2, #1
 8006292:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006294:	2300      	movs	r3, #0
 8006296:	607b      	str	r3, [r7, #4]
 8006298:	e002      	b.n	80062a0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800629a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800629e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80062a0:	687b      	ldr	r3, [r7, #4]
}
 80062a2:	4618      	mov	r0, r3
 80062a4:	370c      	adds	r7, #12
 80062a6:	46bd      	mov	sp, r7
 80062a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ac:	4770      	bx	lr
 80062ae:	bf00      	nop
 80062b0:	20001240 	.word	0x20001240

080062b4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b082      	sub	sp, #8
 80062b8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80062ba:	f3ef 8305 	mrs	r3, IPSR
 80062be:	603b      	str	r3, [r7, #0]
  return(result);
 80062c0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d003      	beq.n	80062ce <osKernelStart+0x1a>
    stat = osErrorISR;
 80062c6:	f06f 0305 	mvn.w	r3, #5
 80062ca:	607b      	str	r3, [r7, #4]
 80062cc:	e010      	b.n	80062f0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80062ce:	4b0b      	ldr	r3, [pc, #44]	; (80062fc <osKernelStart+0x48>)
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	2b01      	cmp	r3, #1
 80062d4:	d109      	bne.n	80062ea <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80062d6:	f7ff ffbf 	bl	8006258 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80062da:	4b08      	ldr	r3, [pc, #32]	; (80062fc <osKernelStart+0x48>)
 80062dc:	2202      	movs	r2, #2
 80062de:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80062e0:	f001 f87c 	bl	80073dc <vTaskStartScheduler>
      stat = osOK;
 80062e4:	2300      	movs	r3, #0
 80062e6:	607b      	str	r3, [r7, #4]
 80062e8:	e002      	b.n	80062f0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80062ea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80062ee:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80062f0:	687b      	ldr	r3, [r7, #4]
}
 80062f2:	4618      	mov	r0, r3
 80062f4:	3708      	adds	r7, #8
 80062f6:	46bd      	mov	sp, r7
 80062f8:	bd80      	pop	{r7, pc}
 80062fa:	bf00      	nop
 80062fc:	20001240 	.word	0x20001240

08006300 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006300:	b580      	push	{r7, lr}
 8006302:	b08e      	sub	sp, #56	; 0x38
 8006304:	af04      	add	r7, sp, #16
 8006306:	60f8      	str	r0, [r7, #12]
 8006308:	60b9      	str	r1, [r7, #8]
 800630a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800630c:	2300      	movs	r3, #0
 800630e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006310:	f3ef 8305 	mrs	r3, IPSR
 8006314:	617b      	str	r3, [r7, #20]
  return(result);
 8006316:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006318:	2b00      	cmp	r3, #0
 800631a:	d17e      	bne.n	800641a <osThreadNew+0x11a>
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	2b00      	cmp	r3, #0
 8006320:	d07b      	beq.n	800641a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006322:	2380      	movs	r3, #128	; 0x80
 8006324:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006326:	2318      	movs	r3, #24
 8006328:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800632a:	2300      	movs	r3, #0
 800632c:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800632e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006332:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d045      	beq.n	80063c6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d002      	beq.n	8006348 <osThreadNew+0x48>
        name = attr->name;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	699b      	ldr	r3, [r3, #24]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d002      	beq.n	8006356 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	699b      	ldr	r3, [r3, #24]
 8006354:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006356:	69fb      	ldr	r3, [r7, #28]
 8006358:	2b00      	cmp	r3, #0
 800635a:	d008      	beq.n	800636e <osThreadNew+0x6e>
 800635c:	69fb      	ldr	r3, [r7, #28]
 800635e:	2b38      	cmp	r3, #56	; 0x38
 8006360:	d805      	bhi.n	800636e <osThreadNew+0x6e>
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	685b      	ldr	r3, [r3, #4]
 8006366:	f003 0301 	and.w	r3, r3, #1
 800636a:	2b00      	cmp	r3, #0
 800636c:	d001      	beq.n	8006372 <osThreadNew+0x72>
        return (NULL);
 800636e:	2300      	movs	r3, #0
 8006370:	e054      	b.n	800641c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	695b      	ldr	r3, [r3, #20]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d003      	beq.n	8006382 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	695b      	ldr	r3, [r3, #20]
 800637e:	089b      	lsrs	r3, r3, #2
 8006380:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	689b      	ldr	r3, [r3, #8]
 8006386:	2b00      	cmp	r3, #0
 8006388:	d00e      	beq.n	80063a8 <osThreadNew+0xa8>
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	68db      	ldr	r3, [r3, #12]
 800638e:	2bbb      	cmp	r3, #187	; 0xbb
 8006390:	d90a      	bls.n	80063a8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006396:	2b00      	cmp	r3, #0
 8006398:	d006      	beq.n	80063a8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	695b      	ldr	r3, [r3, #20]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d002      	beq.n	80063a8 <osThreadNew+0xa8>
        mem = 1;
 80063a2:	2301      	movs	r3, #1
 80063a4:	61bb      	str	r3, [r7, #24]
 80063a6:	e010      	b.n	80063ca <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	689b      	ldr	r3, [r3, #8]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d10c      	bne.n	80063ca <osThreadNew+0xca>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	68db      	ldr	r3, [r3, #12]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d108      	bne.n	80063ca <osThreadNew+0xca>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	691b      	ldr	r3, [r3, #16]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d104      	bne.n	80063ca <osThreadNew+0xca>
          mem = 0;
 80063c0:	2300      	movs	r3, #0
 80063c2:	61bb      	str	r3, [r7, #24]
 80063c4:	e001      	b.n	80063ca <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80063c6:	2300      	movs	r3, #0
 80063c8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80063ca:	69bb      	ldr	r3, [r7, #24]
 80063cc:	2b01      	cmp	r3, #1
 80063ce:	d110      	bne.n	80063f2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80063d4:	687a      	ldr	r2, [r7, #4]
 80063d6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80063d8:	9202      	str	r2, [sp, #8]
 80063da:	9301      	str	r3, [sp, #4]
 80063dc:	69fb      	ldr	r3, [r7, #28]
 80063de:	9300      	str	r3, [sp, #0]
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	6a3a      	ldr	r2, [r7, #32]
 80063e4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80063e6:	68f8      	ldr	r0, [r7, #12]
 80063e8:	f000 fe0c 	bl	8007004 <xTaskCreateStatic>
 80063ec:	4603      	mov	r3, r0
 80063ee:	613b      	str	r3, [r7, #16]
 80063f0:	e013      	b.n	800641a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80063f2:	69bb      	ldr	r3, [r7, #24]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d110      	bne.n	800641a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80063f8:	6a3b      	ldr	r3, [r7, #32]
 80063fa:	b29a      	uxth	r2, r3
 80063fc:	f107 0310 	add.w	r3, r7, #16
 8006400:	9301      	str	r3, [sp, #4]
 8006402:	69fb      	ldr	r3, [r7, #28]
 8006404:	9300      	str	r3, [sp, #0]
 8006406:	68bb      	ldr	r3, [r7, #8]
 8006408:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800640a:	68f8      	ldr	r0, [r7, #12]
 800640c:	f000 fe57 	bl	80070be <xTaskCreate>
 8006410:	4603      	mov	r3, r0
 8006412:	2b01      	cmp	r3, #1
 8006414:	d001      	beq.n	800641a <osThreadNew+0x11a>
            hTask = NULL;
 8006416:	2300      	movs	r3, #0
 8006418:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800641a:	693b      	ldr	r3, [r7, #16]
}
 800641c:	4618      	mov	r0, r3
 800641e:	3728      	adds	r7, #40	; 0x28
 8006420:	46bd      	mov	sp, r7
 8006422:	bd80      	pop	{r7, pc}

08006424 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006424:	b580      	push	{r7, lr}
 8006426:	b084      	sub	sp, #16
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800642c:	f3ef 8305 	mrs	r3, IPSR
 8006430:	60bb      	str	r3, [r7, #8]
  return(result);
 8006432:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006434:	2b00      	cmp	r3, #0
 8006436:	d003      	beq.n	8006440 <osDelay+0x1c>
    stat = osErrorISR;
 8006438:	f06f 0305 	mvn.w	r3, #5
 800643c:	60fb      	str	r3, [r7, #12]
 800643e:	e007      	b.n	8006450 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006440:	2300      	movs	r3, #0
 8006442:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d002      	beq.n	8006450 <osDelay+0x2c>
      vTaskDelay(ticks);
 800644a:	6878      	ldr	r0, [r7, #4]
 800644c:	f000 ff92 	bl	8007374 <vTaskDelay>
    }
  }

  return (stat);
 8006450:	68fb      	ldr	r3, [r7, #12]
}
 8006452:	4618      	mov	r0, r3
 8006454:	3710      	adds	r7, #16
 8006456:	46bd      	mov	sp, r7
 8006458:	bd80      	pop	{r7, pc}
	...

0800645c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800645c:	b480      	push	{r7}
 800645e:	b085      	sub	sp, #20
 8006460:	af00      	add	r7, sp, #0
 8006462:	60f8      	str	r0, [r7, #12]
 8006464:	60b9      	str	r1, [r7, #8]
 8006466:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	4a07      	ldr	r2, [pc, #28]	; (8006488 <vApplicationGetIdleTaskMemory+0x2c>)
 800646c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800646e:	68bb      	ldr	r3, [r7, #8]
 8006470:	4a06      	ldr	r2, [pc, #24]	; (800648c <vApplicationGetIdleTaskMemory+0x30>)
 8006472:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2280      	movs	r2, #128	; 0x80
 8006478:	601a      	str	r2, [r3, #0]
}
 800647a:	bf00      	nop
 800647c:	3714      	adds	r7, #20
 800647e:	46bd      	mov	sp, r7
 8006480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006484:	4770      	bx	lr
 8006486:	bf00      	nop
 8006488:	20001244 	.word	0x20001244
 800648c:	20001300 	.word	0x20001300

08006490 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006490:	b480      	push	{r7}
 8006492:	b085      	sub	sp, #20
 8006494:	af00      	add	r7, sp, #0
 8006496:	60f8      	str	r0, [r7, #12]
 8006498:	60b9      	str	r1, [r7, #8]
 800649a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	4a07      	ldr	r2, [pc, #28]	; (80064bc <vApplicationGetTimerTaskMemory+0x2c>)
 80064a0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80064a2:	68bb      	ldr	r3, [r7, #8]
 80064a4:	4a06      	ldr	r2, [pc, #24]	; (80064c0 <vApplicationGetTimerTaskMemory+0x30>)
 80064a6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80064ae:	601a      	str	r2, [r3, #0]
}
 80064b0:	bf00      	nop
 80064b2:	3714      	adds	r7, #20
 80064b4:	46bd      	mov	sp, r7
 80064b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ba:	4770      	bx	lr
 80064bc:	20001500 	.word	0x20001500
 80064c0:	200015bc 	.word	0x200015bc

080064c4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80064c4:	b480      	push	{r7}
 80064c6:	b083      	sub	sp, #12
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	f103 0208 	add.w	r2, r3, #8
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80064dc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	f103 0208 	add.w	r2, r3, #8
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	f103 0208 	add.w	r2, r3, #8
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2200      	movs	r2, #0
 80064f6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80064f8:	bf00      	nop
 80064fa:	370c      	adds	r7, #12
 80064fc:	46bd      	mov	sp, r7
 80064fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006502:	4770      	bx	lr

08006504 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006504:	b480      	push	{r7}
 8006506:	b083      	sub	sp, #12
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2200      	movs	r2, #0
 8006510:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006512:	bf00      	nop
 8006514:	370c      	adds	r7, #12
 8006516:	46bd      	mov	sp, r7
 8006518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651c:	4770      	bx	lr

0800651e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800651e:	b480      	push	{r7}
 8006520:	b085      	sub	sp, #20
 8006522:	af00      	add	r7, sp, #0
 8006524:	6078      	str	r0, [r7, #4]
 8006526:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	685b      	ldr	r3, [r3, #4]
 800652c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	68fa      	ldr	r2, [r7, #12]
 8006532:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	689a      	ldr	r2, [r3, #8]
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	689b      	ldr	r3, [r3, #8]
 8006540:	683a      	ldr	r2, [r7, #0]
 8006542:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	683a      	ldr	r2, [r7, #0]
 8006548:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	687a      	ldr	r2, [r7, #4]
 800654e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	1c5a      	adds	r2, r3, #1
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	601a      	str	r2, [r3, #0]
}
 800655a:	bf00      	nop
 800655c:	3714      	adds	r7, #20
 800655e:	46bd      	mov	sp, r7
 8006560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006564:	4770      	bx	lr

08006566 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006566:	b480      	push	{r7}
 8006568:	b085      	sub	sp, #20
 800656a:	af00      	add	r7, sp, #0
 800656c:	6078      	str	r0, [r7, #4]
 800656e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006576:	68bb      	ldr	r3, [r7, #8]
 8006578:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800657c:	d103      	bne.n	8006586 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	691b      	ldr	r3, [r3, #16]
 8006582:	60fb      	str	r3, [r7, #12]
 8006584:	e00c      	b.n	80065a0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	3308      	adds	r3, #8
 800658a:	60fb      	str	r3, [r7, #12]
 800658c:	e002      	b.n	8006594 <vListInsert+0x2e>
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	685b      	ldr	r3, [r3, #4]
 8006592:	60fb      	str	r3, [r7, #12]
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	685b      	ldr	r3, [r3, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	68ba      	ldr	r2, [r7, #8]
 800659c:	429a      	cmp	r2, r3
 800659e:	d2f6      	bcs.n	800658e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	685a      	ldr	r2, [r3, #4]
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	685b      	ldr	r3, [r3, #4]
 80065ac:	683a      	ldr	r2, [r7, #0]
 80065ae:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	68fa      	ldr	r2, [r7, #12]
 80065b4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	683a      	ldr	r2, [r7, #0]
 80065ba:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	687a      	ldr	r2, [r7, #4]
 80065c0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	1c5a      	adds	r2, r3, #1
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	601a      	str	r2, [r3, #0]
}
 80065cc:	bf00      	nop
 80065ce:	3714      	adds	r7, #20
 80065d0:	46bd      	mov	sp, r7
 80065d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d6:	4770      	bx	lr

080065d8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80065d8:	b480      	push	{r7}
 80065da:	b085      	sub	sp, #20
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	691b      	ldr	r3, [r3, #16]
 80065e4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	685b      	ldr	r3, [r3, #4]
 80065ea:	687a      	ldr	r2, [r7, #4]
 80065ec:	6892      	ldr	r2, [r2, #8]
 80065ee:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	689b      	ldr	r3, [r3, #8]
 80065f4:	687a      	ldr	r2, [r7, #4]
 80065f6:	6852      	ldr	r2, [r2, #4]
 80065f8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	685b      	ldr	r3, [r3, #4]
 80065fe:	687a      	ldr	r2, [r7, #4]
 8006600:	429a      	cmp	r2, r3
 8006602:	d103      	bne.n	800660c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	689a      	ldr	r2, [r3, #8]
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2200      	movs	r2, #0
 8006610:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	1e5a      	subs	r2, r3, #1
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
}
 8006620:	4618      	mov	r0, r3
 8006622:	3714      	adds	r7, #20
 8006624:	46bd      	mov	sp, r7
 8006626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662a:	4770      	bx	lr

0800662c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800662c:	b580      	push	{r7, lr}
 800662e:	b084      	sub	sp, #16
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
 8006634:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d10a      	bne.n	8006656 <xQueueGenericReset+0x2a>
	__asm volatile
 8006640:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006644:	f383 8811 	msr	BASEPRI, r3
 8006648:	f3bf 8f6f 	isb	sy
 800664c:	f3bf 8f4f 	dsb	sy
 8006650:	60bb      	str	r3, [r7, #8]
}
 8006652:	bf00      	nop
 8006654:	e7fe      	b.n	8006654 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006656:	f002 f875 	bl	8008744 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	681a      	ldr	r2, [r3, #0]
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006662:	68f9      	ldr	r1, [r7, #12]
 8006664:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006666:	fb01 f303 	mul.w	r3, r1, r3
 800666a:	441a      	add	r2, r3
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	2200      	movs	r2, #0
 8006674:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681a      	ldr	r2, [r3, #0]
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681a      	ldr	r2, [r3, #0]
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006686:	3b01      	subs	r3, #1
 8006688:	68f9      	ldr	r1, [r7, #12]
 800668a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800668c:	fb01 f303 	mul.w	r3, r1, r3
 8006690:	441a      	add	r2, r3
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	22ff      	movs	r2, #255	; 0xff
 800669a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	22ff      	movs	r2, #255	; 0xff
 80066a2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d114      	bne.n	80066d6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	691b      	ldr	r3, [r3, #16]
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d01a      	beq.n	80066ea <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	3310      	adds	r3, #16
 80066b8:	4618      	mov	r0, r3
 80066ba:	f001 f929 	bl	8007910 <xTaskRemoveFromEventList>
 80066be:	4603      	mov	r3, r0
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d012      	beq.n	80066ea <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80066c4:	4b0c      	ldr	r3, [pc, #48]	; (80066f8 <xQueueGenericReset+0xcc>)
 80066c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80066ca:	601a      	str	r2, [r3, #0]
 80066cc:	f3bf 8f4f 	dsb	sy
 80066d0:	f3bf 8f6f 	isb	sy
 80066d4:	e009      	b.n	80066ea <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	3310      	adds	r3, #16
 80066da:	4618      	mov	r0, r3
 80066dc:	f7ff fef2 	bl	80064c4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	3324      	adds	r3, #36	; 0x24
 80066e4:	4618      	mov	r0, r3
 80066e6:	f7ff feed 	bl	80064c4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80066ea:	f002 f85b 	bl	80087a4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80066ee:	2301      	movs	r3, #1
}
 80066f0:	4618      	mov	r0, r3
 80066f2:	3710      	adds	r7, #16
 80066f4:	46bd      	mov	sp, r7
 80066f6:	bd80      	pop	{r7, pc}
 80066f8:	e000ed04 	.word	0xe000ed04

080066fc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b08e      	sub	sp, #56	; 0x38
 8006700:	af02      	add	r7, sp, #8
 8006702:	60f8      	str	r0, [r7, #12]
 8006704:	60b9      	str	r1, [r7, #8]
 8006706:	607a      	str	r2, [r7, #4]
 8006708:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d10a      	bne.n	8006726 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8006710:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006714:	f383 8811 	msr	BASEPRI, r3
 8006718:	f3bf 8f6f 	isb	sy
 800671c:	f3bf 8f4f 	dsb	sy
 8006720:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006722:	bf00      	nop
 8006724:	e7fe      	b.n	8006724 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d10a      	bne.n	8006742 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800672c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006730:	f383 8811 	msr	BASEPRI, r3
 8006734:	f3bf 8f6f 	isb	sy
 8006738:	f3bf 8f4f 	dsb	sy
 800673c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800673e:	bf00      	nop
 8006740:	e7fe      	b.n	8006740 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d002      	beq.n	800674e <xQueueGenericCreateStatic+0x52>
 8006748:	68bb      	ldr	r3, [r7, #8]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d001      	beq.n	8006752 <xQueueGenericCreateStatic+0x56>
 800674e:	2301      	movs	r3, #1
 8006750:	e000      	b.n	8006754 <xQueueGenericCreateStatic+0x58>
 8006752:	2300      	movs	r3, #0
 8006754:	2b00      	cmp	r3, #0
 8006756:	d10a      	bne.n	800676e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8006758:	f04f 0350 	mov.w	r3, #80	; 0x50
 800675c:	f383 8811 	msr	BASEPRI, r3
 8006760:	f3bf 8f6f 	isb	sy
 8006764:	f3bf 8f4f 	dsb	sy
 8006768:	623b      	str	r3, [r7, #32]
}
 800676a:	bf00      	nop
 800676c:	e7fe      	b.n	800676c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d102      	bne.n	800677a <xQueueGenericCreateStatic+0x7e>
 8006774:	68bb      	ldr	r3, [r7, #8]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d101      	bne.n	800677e <xQueueGenericCreateStatic+0x82>
 800677a:	2301      	movs	r3, #1
 800677c:	e000      	b.n	8006780 <xQueueGenericCreateStatic+0x84>
 800677e:	2300      	movs	r3, #0
 8006780:	2b00      	cmp	r3, #0
 8006782:	d10a      	bne.n	800679a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8006784:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006788:	f383 8811 	msr	BASEPRI, r3
 800678c:	f3bf 8f6f 	isb	sy
 8006790:	f3bf 8f4f 	dsb	sy
 8006794:	61fb      	str	r3, [r7, #28]
}
 8006796:	bf00      	nop
 8006798:	e7fe      	b.n	8006798 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800679a:	2350      	movs	r3, #80	; 0x50
 800679c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800679e:	697b      	ldr	r3, [r7, #20]
 80067a0:	2b50      	cmp	r3, #80	; 0x50
 80067a2:	d00a      	beq.n	80067ba <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80067a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067a8:	f383 8811 	msr	BASEPRI, r3
 80067ac:	f3bf 8f6f 	isb	sy
 80067b0:	f3bf 8f4f 	dsb	sy
 80067b4:	61bb      	str	r3, [r7, #24]
}
 80067b6:	bf00      	nop
 80067b8:	e7fe      	b.n	80067b8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80067ba:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80067c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d00d      	beq.n	80067e2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80067c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067c8:	2201      	movs	r2, #1
 80067ca:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80067ce:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80067d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067d4:	9300      	str	r3, [sp, #0]
 80067d6:	4613      	mov	r3, r2
 80067d8:	687a      	ldr	r2, [r7, #4]
 80067da:	68b9      	ldr	r1, [r7, #8]
 80067dc:	68f8      	ldr	r0, [r7, #12]
 80067de:	f000 f805 	bl	80067ec <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80067e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80067e4:	4618      	mov	r0, r3
 80067e6:	3730      	adds	r7, #48	; 0x30
 80067e8:	46bd      	mov	sp, r7
 80067ea:	bd80      	pop	{r7, pc}

080067ec <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b084      	sub	sp, #16
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	60f8      	str	r0, [r7, #12]
 80067f4:	60b9      	str	r1, [r7, #8]
 80067f6:	607a      	str	r2, [r7, #4]
 80067f8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80067fa:	68bb      	ldr	r3, [r7, #8]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d103      	bne.n	8006808 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006800:	69bb      	ldr	r3, [r7, #24]
 8006802:	69ba      	ldr	r2, [r7, #24]
 8006804:	601a      	str	r2, [r3, #0]
 8006806:	e002      	b.n	800680e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006808:	69bb      	ldr	r3, [r7, #24]
 800680a:	687a      	ldr	r2, [r7, #4]
 800680c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800680e:	69bb      	ldr	r3, [r7, #24]
 8006810:	68fa      	ldr	r2, [r7, #12]
 8006812:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006814:	69bb      	ldr	r3, [r7, #24]
 8006816:	68ba      	ldr	r2, [r7, #8]
 8006818:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800681a:	2101      	movs	r1, #1
 800681c:	69b8      	ldr	r0, [r7, #24]
 800681e:	f7ff ff05 	bl	800662c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006822:	69bb      	ldr	r3, [r7, #24]
 8006824:	78fa      	ldrb	r2, [r7, #3]
 8006826:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800682a:	bf00      	nop
 800682c:	3710      	adds	r7, #16
 800682e:	46bd      	mov	sp, r7
 8006830:	bd80      	pop	{r7, pc}
	...

08006834 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b08e      	sub	sp, #56	; 0x38
 8006838:	af00      	add	r7, sp, #0
 800683a:	60f8      	str	r0, [r7, #12]
 800683c:	60b9      	str	r1, [r7, #8]
 800683e:	607a      	str	r2, [r7, #4]
 8006840:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006842:	2300      	movs	r3, #0
 8006844:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800684a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800684c:	2b00      	cmp	r3, #0
 800684e:	d10a      	bne.n	8006866 <xQueueGenericSend+0x32>
	__asm volatile
 8006850:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006854:	f383 8811 	msr	BASEPRI, r3
 8006858:	f3bf 8f6f 	isb	sy
 800685c:	f3bf 8f4f 	dsb	sy
 8006860:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006862:	bf00      	nop
 8006864:	e7fe      	b.n	8006864 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006866:	68bb      	ldr	r3, [r7, #8]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d103      	bne.n	8006874 <xQueueGenericSend+0x40>
 800686c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800686e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006870:	2b00      	cmp	r3, #0
 8006872:	d101      	bne.n	8006878 <xQueueGenericSend+0x44>
 8006874:	2301      	movs	r3, #1
 8006876:	e000      	b.n	800687a <xQueueGenericSend+0x46>
 8006878:	2300      	movs	r3, #0
 800687a:	2b00      	cmp	r3, #0
 800687c:	d10a      	bne.n	8006894 <xQueueGenericSend+0x60>
	__asm volatile
 800687e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006882:	f383 8811 	msr	BASEPRI, r3
 8006886:	f3bf 8f6f 	isb	sy
 800688a:	f3bf 8f4f 	dsb	sy
 800688e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006890:	bf00      	nop
 8006892:	e7fe      	b.n	8006892 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	2b02      	cmp	r3, #2
 8006898:	d103      	bne.n	80068a2 <xQueueGenericSend+0x6e>
 800689a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800689c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800689e:	2b01      	cmp	r3, #1
 80068a0:	d101      	bne.n	80068a6 <xQueueGenericSend+0x72>
 80068a2:	2301      	movs	r3, #1
 80068a4:	e000      	b.n	80068a8 <xQueueGenericSend+0x74>
 80068a6:	2300      	movs	r3, #0
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d10a      	bne.n	80068c2 <xQueueGenericSend+0x8e>
	__asm volatile
 80068ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068b0:	f383 8811 	msr	BASEPRI, r3
 80068b4:	f3bf 8f6f 	isb	sy
 80068b8:	f3bf 8f4f 	dsb	sy
 80068bc:	623b      	str	r3, [r7, #32]
}
 80068be:	bf00      	nop
 80068c0:	e7fe      	b.n	80068c0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80068c2:	f001 f9e7 	bl	8007c94 <xTaskGetSchedulerState>
 80068c6:	4603      	mov	r3, r0
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d102      	bne.n	80068d2 <xQueueGenericSend+0x9e>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d101      	bne.n	80068d6 <xQueueGenericSend+0xa2>
 80068d2:	2301      	movs	r3, #1
 80068d4:	e000      	b.n	80068d8 <xQueueGenericSend+0xa4>
 80068d6:	2300      	movs	r3, #0
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d10a      	bne.n	80068f2 <xQueueGenericSend+0xbe>
	__asm volatile
 80068dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068e0:	f383 8811 	msr	BASEPRI, r3
 80068e4:	f3bf 8f6f 	isb	sy
 80068e8:	f3bf 8f4f 	dsb	sy
 80068ec:	61fb      	str	r3, [r7, #28]
}
 80068ee:	bf00      	nop
 80068f0:	e7fe      	b.n	80068f0 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80068f2:	f001 ff27 	bl	8008744 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80068f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80068fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068fe:	429a      	cmp	r2, r3
 8006900:	d302      	bcc.n	8006908 <xQueueGenericSend+0xd4>
 8006902:	683b      	ldr	r3, [r7, #0]
 8006904:	2b02      	cmp	r3, #2
 8006906:	d129      	bne.n	800695c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006908:	683a      	ldr	r2, [r7, #0]
 800690a:	68b9      	ldr	r1, [r7, #8]
 800690c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800690e:	f000 fa0b 	bl	8006d28 <prvCopyDataToQueue>
 8006912:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006914:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006918:	2b00      	cmp	r3, #0
 800691a:	d010      	beq.n	800693e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800691c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800691e:	3324      	adds	r3, #36	; 0x24
 8006920:	4618      	mov	r0, r3
 8006922:	f000 fff5 	bl	8007910 <xTaskRemoveFromEventList>
 8006926:	4603      	mov	r3, r0
 8006928:	2b00      	cmp	r3, #0
 800692a:	d013      	beq.n	8006954 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800692c:	4b3f      	ldr	r3, [pc, #252]	; (8006a2c <xQueueGenericSend+0x1f8>)
 800692e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006932:	601a      	str	r2, [r3, #0]
 8006934:	f3bf 8f4f 	dsb	sy
 8006938:	f3bf 8f6f 	isb	sy
 800693c:	e00a      	b.n	8006954 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800693e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006940:	2b00      	cmp	r3, #0
 8006942:	d007      	beq.n	8006954 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006944:	4b39      	ldr	r3, [pc, #228]	; (8006a2c <xQueueGenericSend+0x1f8>)
 8006946:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800694a:	601a      	str	r2, [r3, #0]
 800694c:	f3bf 8f4f 	dsb	sy
 8006950:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006954:	f001 ff26 	bl	80087a4 <vPortExitCritical>
				return pdPASS;
 8006958:	2301      	movs	r3, #1
 800695a:	e063      	b.n	8006a24 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d103      	bne.n	800696a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006962:	f001 ff1f 	bl	80087a4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006966:	2300      	movs	r3, #0
 8006968:	e05c      	b.n	8006a24 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800696a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800696c:	2b00      	cmp	r3, #0
 800696e:	d106      	bne.n	800697e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006970:	f107 0314 	add.w	r3, r7, #20
 8006974:	4618      	mov	r0, r3
 8006976:	f001 f82f 	bl	80079d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800697a:	2301      	movs	r3, #1
 800697c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800697e:	f001 ff11 	bl	80087a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006982:	f000 fd9b 	bl	80074bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006986:	f001 fedd 	bl	8008744 <vPortEnterCritical>
 800698a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800698c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006990:	b25b      	sxtb	r3, r3
 8006992:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006996:	d103      	bne.n	80069a0 <xQueueGenericSend+0x16c>
 8006998:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800699a:	2200      	movs	r2, #0
 800699c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80069a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069a2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80069a6:	b25b      	sxtb	r3, r3
 80069a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80069ac:	d103      	bne.n	80069b6 <xQueueGenericSend+0x182>
 80069ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069b0:	2200      	movs	r2, #0
 80069b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80069b6:	f001 fef5 	bl	80087a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80069ba:	1d3a      	adds	r2, r7, #4
 80069bc:	f107 0314 	add.w	r3, r7, #20
 80069c0:	4611      	mov	r1, r2
 80069c2:	4618      	mov	r0, r3
 80069c4:	f001 f81e 	bl	8007a04 <xTaskCheckForTimeOut>
 80069c8:	4603      	mov	r3, r0
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d124      	bne.n	8006a18 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80069ce:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80069d0:	f000 faa2 	bl	8006f18 <prvIsQueueFull>
 80069d4:	4603      	mov	r3, r0
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d018      	beq.n	8006a0c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80069da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069dc:	3310      	adds	r3, #16
 80069de:	687a      	ldr	r2, [r7, #4]
 80069e0:	4611      	mov	r1, r2
 80069e2:	4618      	mov	r0, r3
 80069e4:	f000 ff44 	bl	8007870 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80069e8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80069ea:	f000 fa2d 	bl	8006e48 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80069ee:	f000 fd73 	bl	80074d8 <xTaskResumeAll>
 80069f2:	4603      	mov	r3, r0
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	f47f af7c 	bne.w	80068f2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80069fa:	4b0c      	ldr	r3, [pc, #48]	; (8006a2c <xQueueGenericSend+0x1f8>)
 80069fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a00:	601a      	str	r2, [r3, #0]
 8006a02:	f3bf 8f4f 	dsb	sy
 8006a06:	f3bf 8f6f 	isb	sy
 8006a0a:	e772      	b.n	80068f2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006a0c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006a0e:	f000 fa1b 	bl	8006e48 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006a12:	f000 fd61 	bl	80074d8 <xTaskResumeAll>
 8006a16:	e76c      	b.n	80068f2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006a18:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006a1a:	f000 fa15 	bl	8006e48 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006a1e:	f000 fd5b 	bl	80074d8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006a22:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006a24:	4618      	mov	r0, r3
 8006a26:	3738      	adds	r7, #56	; 0x38
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	bd80      	pop	{r7, pc}
 8006a2c:	e000ed04 	.word	0xe000ed04

08006a30 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006a30:	b580      	push	{r7, lr}
 8006a32:	b090      	sub	sp, #64	; 0x40
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	60f8      	str	r0, [r7, #12]
 8006a38:	60b9      	str	r1, [r7, #8]
 8006a3a:	607a      	str	r2, [r7, #4]
 8006a3c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8006a42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d10a      	bne.n	8006a5e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8006a48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a4c:	f383 8811 	msr	BASEPRI, r3
 8006a50:	f3bf 8f6f 	isb	sy
 8006a54:	f3bf 8f4f 	dsb	sy
 8006a58:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006a5a:	bf00      	nop
 8006a5c:	e7fe      	b.n	8006a5c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006a5e:	68bb      	ldr	r3, [r7, #8]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d103      	bne.n	8006a6c <xQueueGenericSendFromISR+0x3c>
 8006a64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d101      	bne.n	8006a70 <xQueueGenericSendFromISR+0x40>
 8006a6c:	2301      	movs	r3, #1
 8006a6e:	e000      	b.n	8006a72 <xQueueGenericSendFromISR+0x42>
 8006a70:	2300      	movs	r3, #0
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d10a      	bne.n	8006a8c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8006a76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a7a:	f383 8811 	msr	BASEPRI, r3
 8006a7e:	f3bf 8f6f 	isb	sy
 8006a82:	f3bf 8f4f 	dsb	sy
 8006a86:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006a88:	bf00      	nop
 8006a8a:	e7fe      	b.n	8006a8a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	2b02      	cmp	r3, #2
 8006a90:	d103      	bne.n	8006a9a <xQueueGenericSendFromISR+0x6a>
 8006a92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a96:	2b01      	cmp	r3, #1
 8006a98:	d101      	bne.n	8006a9e <xQueueGenericSendFromISR+0x6e>
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	e000      	b.n	8006aa0 <xQueueGenericSendFromISR+0x70>
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d10a      	bne.n	8006aba <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8006aa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006aa8:	f383 8811 	msr	BASEPRI, r3
 8006aac:	f3bf 8f6f 	isb	sy
 8006ab0:	f3bf 8f4f 	dsb	sy
 8006ab4:	623b      	str	r3, [r7, #32]
}
 8006ab6:	bf00      	nop
 8006ab8:	e7fe      	b.n	8006ab8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006aba:	f001 ff25 	bl	8008908 <vPortValidateInterruptPriority>
	__asm volatile
 8006abe:	f3ef 8211 	mrs	r2, BASEPRI
 8006ac2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ac6:	f383 8811 	msr	BASEPRI, r3
 8006aca:	f3bf 8f6f 	isb	sy
 8006ace:	f3bf 8f4f 	dsb	sy
 8006ad2:	61fa      	str	r2, [r7, #28]
 8006ad4:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8006ad6:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006ad8:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006ada:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006adc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006ade:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ae0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ae2:	429a      	cmp	r2, r3
 8006ae4:	d302      	bcc.n	8006aec <xQueueGenericSendFromISR+0xbc>
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	2b02      	cmp	r3, #2
 8006aea:	d12f      	bne.n	8006b4c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006aec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006aee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006af2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006af6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006af8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006afa:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006afc:	683a      	ldr	r2, [r7, #0]
 8006afe:	68b9      	ldr	r1, [r7, #8]
 8006b00:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006b02:	f000 f911 	bl	8006d28 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006b06:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8006b0a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006b0e:	d112      	bne.n	8006b36 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006b10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d016      	beq.n	8006b46 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006b18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b1a:	3324      	adds	r3, #36	; 0x24
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	f000 fef7 	bl	8007910 <xTaskRemoveFromEventList>
 8006b22:	4603      	mov	r3, r0
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d00e      	beq.n	8006b46 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d00b      	beq.n	8006b46 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2201      	movs	r2, #1
 8006b32:	601a      	str	r2, [r3, #0]
 8006b34:	e007      	b.n	8006b46 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006b36:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006b3a:	3301      	adds	r3, #1
 8006b3c:	b2db      	uxtb	r3, r3
 8006b3e:	b25a      	sxtb	r2, r3
 8006b40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b42:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006b46:	2301      	movs	r3, #1
 8006b48:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8006b4a:	e001      	b.n	8006b50 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006b50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b52:	617b      	str	r3, [r7, #20]
	__asm volatile
 8006b54:	697b      	ldr	r3, [r7, #20]
 8006b56:	f383 8811 	msr	BASEPRI, r3
}
 8006b5a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006b5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8006b5e:	4618      	mov	r0, r3
 8006b60:	3740      	adds	r7, #64	; 0x40
 8006b62:	46bd      	mov	sp, r7
 8006b64:	bd80      	pop	{r7, pc}
	...

08006b68 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b08c      	sub	sp, #48	; 0x30
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	60f8      	str	r0, [r7, #12]
 8006b70:	60b9      	str	r1, [r7, #8]
 8006b72:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006b74:	2300      	movs	r3, #0
 8006b76:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006b7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d10a      	bne.n	8006b98 <xQueueReceive+0x30>
	__asm volatile
 8006b82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b86:	f383 8811 	msr	BASEPRI, r3
 8006b8a:	f3bf 8f6f 	isb	sy
 8006b8e:	f3bf 8f4f 	dsb	sy
 8006b92:	623b      	str	r3, [r7, #32]
}
 8006b94:	bf00      	nop
 8006b96:	e7fe      	b.n	8006b96 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d103      	bne.n	8006ba6 <xQueueReceive+0x3e>
 8006b9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d101      	bne.n	8006baa <xQueueReceive+0x42>
 8006ba6:	2301      	movs	r3, #1
 8006ba8:	e000      	b.n	8006bac <xQueueReceive+0x44>
 8006baa:	2300      	movs	r3, #0
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d10a      	bne.n	8006bc6 <xQueueReceive+0x5e>
	__asm volatile
 8006bb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bb4:	f383 8811 	msr	BASEPRI, r3
 8006bb8:	f3bf 8f6f 	isb	sy
 8006bbc:	f3bf 8f4f 	dsb	sy
 8006bc0:	61fb      	str	r3, [r7, #28]
}
 8006bc2:	bf00      	nop
 8006bc4:	e7fe      	b.n	8006bc4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006bc6:	f001 f865 	bl	8007c94 <xTaskGetSchedulerState>
 8006bca:	4603      	mov	r3, r0
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d102      	bne.n	8006bd6 <xQueueReceive+0x6e>
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d101      	bne.n	8006bda <xQueueReceive+0x72>
 8006bd6:	2301      	movs	r3, #1
 8006bd8:	e000      	b.n	8006bdc <xQueueReceive+0x74>
 8006bda:	2300      	movs	r3, #0
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d10a      	bne.n	8006bf6 <xQueueReceive+0x8e>
	__asm volatile
 8006be0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006be4:	f383 8811 	msr	BASEPRI, r3
 8006be8:	f3bf 8f6f 	isb	sy
 8006bec:	f3bf 8f4f 	dsb	sy
 8006bf0:	61bb      	str	r3, [r7, #24]
}
 8006bf2:	bf00      	nop
 8006bf4:	e7fe      	b.n	8006bf4 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006bf6:	f001 fda5 	bl	8008744 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006bfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bfe:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d01f      	beq.n	8006c46 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006c06:	68b9      	ldr	r1, [r7, #8]
 8006c08:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006c0a:	f000 f8f7 	bl	8006dfc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c10:	1e5a      	subs	r2, r3, #1
 8006c12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c14:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006c16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c18:	691b      	ldr	r3, [r3, #16]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d00f      	beq.n	8006c3e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006c1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c20:	3310      	adds	r3, #16
 8006c22:	4618      	mov	r0, r3
 8006c24:	f000 fe74 	bl	8007910 <xTaskRemoveFromEventList>
 8006c28:	4603      	mov	r3, r0
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d007      	beq.n	8006c3e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006c2e:	4b3d      	ldr	r3, [pc, #244]	; (8006d24 <xQueueReceive+0x1bc>)
 8006c30:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c34:	601a      	str	r2, [r3, #0]
 8006c36:	f3bf 8f4f 	dsb	sy
 8006c3a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006c3e:	f001 fdb1 	bl	80087a4 <vPortExitCritical>
				return pdPASS;
 8006c42:	2301      	movs	r3, #1
 8006c44:	e069      	b.n	8006d1a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d103      	bne.n	8006c54 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006c4c:	f001 fdaa 	bl	80087a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006c50:	2300      	movs	r3, #0
 8006c52:	e062      	b.n	8006d1a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006c54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d106      	bne.n	8006c68 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006c5a:	f107 0310 	add.w	r3, r7, #16
 8006c5e:	4618      	mov	r0, r3
 8006c60:	f000 feba 	bl	80079d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006c64:	2301      	movs	r3, #1
 8006c66:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006c68:	f001 fd9c 	bl	80087a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006c6c:	f000 fc26 	bl	80074bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006c70:	f001 fd68 	bl	8008744 <vPortEnterCritical>
 8006c74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c76:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006c7a:	b25b      	sxtb	r3, r3
 8006c7c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006c80:	d103      	bne.n	8006c8a <xQueueReceive+0x122>
 8006c82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c84:	2200      	movs	r2, #0
 8006c86:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006c8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c8c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006c90:	b25b      	sxtb	r3, r3
 8006c92:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006c96:	d103      	bne.n	8006ca0 <xQueueReceive+0x138>
 8006c98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006ca0:	f001 fd80 	bl	80087a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006ca4:	1d3a      	adds	r2, r7, #4
 8006ca6:	f107 0310 	add.w	r3, r7, #16
 8006caa:	4611      	mov	r1, r2
 8006cac:	4618      	mov	r0, r3
 8006cae:	f000 fea9 	bl	8007a04 <xTaskCheckForTimeOut>
 8006cb2:	4603      	mov	r3, r0
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d123      	bne.n	8006d00 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006cb8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006cba:	f000 f917 	bl	8006eec <prvIsQueueEmpty>
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d017      	beq.n	8006cf4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006cc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cc6:	3324      	adds	r3, #36	; 0x24
 8006cc8:	687a      	ldr	r2, [r7, #4]
 8006cca:	4611      	mov	r1, r2
 8006ccc:	4618      	mov	r0, r3
 8006cce:	f000 fdcf 	bl	8007870 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006cd2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006cd4:	f000 f8b8 	bl	8006e48 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006cd8:	f000 fbfe 	bl	80074d8 <xTaskResumeAll>
 8006cdc:	4603      	mov	r3, r0
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d189      	bne.n	8006bf6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8006ce2:	4b10      	ldr	r3, [pc, #64]	; (8006d24 <xQueueReceive+0x1bc>)
 8006ce4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ce8:	601a      	str	r2, [r3, #0]
 8006cea:	f3bf 8f4f 	dsb	sy
 8006cee:	f3bf 8f6f 	isb	sy
 8006cf2:	e780      	b.n	8006bf6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006cf4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006cf6:	f000 f8a7 	bl	8006e48 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006cfa:	f000 fbed 	bl	80074d8 <xTaskResumeAll>
 8006cfe:	e77a      	b.n	8006bf6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006d00:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006d02:	f000 f8a1 	bl	8006e48 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006d06:	f000 fbe7 	bl	80074d8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006d0a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006d0c:	f000 f8ee 	bl	8006eec <prvIsQueueEmpty>
 8006d10:	4603      	mov	r3, r0
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	f43f af6f 	beq.w	8006bf6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006d18:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	3730      	adds	r7, #48	; 0x30
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	bd80      	pop	{r7, pc}
 8006d22:	bf00      	nop
 8006d24:	e000ed04 	.word	0xe000ed04

08006d28 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b086      	sub	sp, #24
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	60f8      	str	r0, [r7, #12]
 8006d30:	60b9      	str	r1, [r7, #8]
 8006d32:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006d34:	2300      	movs	r3, #0
 8006d36:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d3c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d10d      	bne.n	8006d62 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d14d      	bne.n	8006dea <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	689b      	ldr	r3, [r3, #8]
 8006d52:	4618      	mov	r0, r3
 8006d54:	f000 ffbc 	bl	8007cd0 <xTaskPriorityDisinherit>
 8006d58:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	609a      	str	r2, [r3, #8]
 8006d60:	e043      	b.n	8006dea <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d119      	bne.n	8006d9c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	6858      	ldr	r0, [r3, #4]
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d70:	461a      	mov	r2, r3
 8006d72:	68b9      	ldr	r1, [r7, #8]
 8006d74:	f002 f98e 	bl	8009094 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	685a      	ldr	r2, [r3, #4]
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d80:	441a      	add	r2, r3
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	685a      	ldr	r2, [r3, #4]
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	689b      	ldr	r3, [r3, #8]
 8006d8e:	429a      	cmp	r2, r3
 8006d90:	d32b      	bcc.n	8006dea <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681a      	ldr	r2, [r3, #0]
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	605a      	str	r2, [r3, #4]
 8006d9a:	e026      	b.n	8006dea <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	68d8      	ldr	r0, [r3, #12]
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006da4:	461a      	mov	r2, r3
 8006da6:	68b9      	ldr	r1, [r7, #8]
 8006da8:	f002 f974 	bl	8009094 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	68da      	ldr	r2, [r3, #12]
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006db4:	425b      	negs	r3, r3
 8006db6:	441a      	add	r2, r3
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	68da      	ldr	r2, [r3, #12]
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	429a      	cmp	r2, r3
 8006dc6:	d207      	bcs.n	8006dd8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	689a      	ldr	r2, [r3, #8]
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dd0:	425b      	negs	r3, r3
 8006dd2:	441a      	add	r2, r3
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2b02      	cmp	r3, #2
 8006ddc:	d105      	bne.n	8006dea <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006dde:	693b      	ldr	r3, [r7, #16]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d002      	beq.n	8006dea <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006de4:	693b      	ldr	r3, [r7, #16]
 8006de6:	3b01      	subs	r3, #1
 8006de8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006dea:	693b      	ldr	r3, [r7, #16]
 8006dec:	1c5a      	adds	r2, r3, #1
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006df2:	697b      	ldr	r3, [r7, #20]
}
 8006df4:	4618      	mov	r0, r3
 8006df6:	3718      	adds	r7, #24
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	bd80      	pop	{r7, pc}

08006dfc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b082      	sub	sp, #8
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
 8006e04:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d018      	beq.n	8006e40 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	68da      	ldr	r2, [r3, #12]
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e16:	441a      	add	r2, r3
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	68da      	ldr	r2, [r3, #12]
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	689b      	ldr	r3, [r3, #8]
 8006e24:	429a      	cmp	r2, r3
 8006e26:	d303      	bcc.n	8006e30 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681a      	ldr	r2, [r3, #0]
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	68d9      	ldr	r1, [r3, #12]
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e38:	461a      	mov	r2, r3
 8006e3a:	6838      	ldr	r0, [r7, #0]
 8006e3c:	f002 f92a 	bl	8009094 <memcpy>
	}
}
 8006e40:	bf00      	nop
 8006e42:	3708      	adds	r7, #8
 8006e44:	46bd      	mov	sp, r7
 8006e46:	bd80      	pop	{r7, pc}

08006e48 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b084      	sub	sp, #16
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006e50:	f001 fc78 	bl	8008744 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006e5a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006e5c:	e011      	b.n	8006e82 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d012      	beq.n	8006e8c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	3324      	adds	r3, #36	; 0x24
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	f000 fd50 	bl	8007910 <xTaskRemoveFromEventList>
 8006e70:	4603      	mov	r3, r0
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d001      	beq.n	8006e7a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006e76:	f000 fe27 	bl	8007ac8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006e7a:	7bfb      	ldrb	r3, [r7, #15]
 8006e7c:	3b01      	subs	r3, #1
 8006e7e:	b2db      	uxtb	r3, r3
 8006e80:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006e82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	dce9      	bgt.n	8006e5e <prvUnlockQueue+0x16>
 8006e8a:	e000      	b.n	8006e8e <prvUnlockQueue+0x46>
					break;
 8006e8c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	22ff      	movs	r2, #255	; 0xff
 8006e92:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006e96:	f001 fc85 	bl	80087a4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006e9a:	f001 fc53 	bl	8008744 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006ea4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006ea6:	e011      	b.n	8006ecc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	691b      	ldr	r3, [r3, #16]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d012      	beq.n	8006ed6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	3310      	adds	r3, #16
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	f000 fd2b 	bl	8007910 <xTaskRemoveFromEventList>
 8006eba:	4603      	mov	r3, r0
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d001      	beq.n	8006ec4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006ec0:	f000 fe02 	bl	8007ac8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006ec4:	7bbb      	ldrb	r3, [r7, #14]
 8006ec6:	3b01      	subs	r3, #1
 8006ec8:	b2db      	uxtb	r3, r3
 8006eca:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006ecc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	dce9      	bgt.n	8006ea8 <prvUnlockQueue+0x60>
 8006ed4:	e000      	b.n	8006ed8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006ed6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	22ff      	movs	r2, #255	; 0xff
 8006edc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006ee0:	f001 fc60 	bl	80087a4 <vPortExitCritical>
}
 8006ee4:	bf00      	nop
 8006ee6:	3710      	adds	r7, #16
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	bd80      	pop	{r7, pc}

08006eec <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b084      	sub	sp, #16
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006ef4:	f001 fc26 	bl	8008744 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d102      	bne.n	8006f06 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006f00:	2301      	movs	r3, #1
 8006f02:	60fb      	str	r3, [r7, #12]
 8006f04:	e001      	b.n	8006f0a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006f06:	2300      	movs	r3, #0
 8006f08:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006f0a:	f001 fc4b 	bl	80087a4 <vPortExitCritical>

	return xReturn;
 8006f0e:	68fb      	ldr	r3, [r7, #12]
}
 8006f10:	4618      	mov	r0, r3
 8006f12:	3710      	adds	r7, #16
 8006f14:	46bd      	mov	sp, r7
 8006f16:	bd80      	pop	{r7, pc}

08006f18 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b084      	sub	sp, #16
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006f20:	f001 fc10 	bl	8008744 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f2c:	429a      	cmp	r2, r3
 8006f2e:	d102      	bne.n	8006f36 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006f30:	2301      	movs	r3, #1
 8006f32:	60fb      	str	r3, [r7, #12]
 8006f34:	e001      	b.n	8006f3a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006f36:	2300      	movs	r3, #0
 8006f38:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006f3a:	f001 fc33 	bl	80087a4 <vPortExitCritical>

	return xReturn;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
}
 8006f40:	4618      	mov	r0, r3
 8006f42:	3710      	adds	r7, #16
 8006f44:	46bd      	mov	sp, r7
 8006f46:	bd80      	pop	{r7, pc}

08006f48 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006f48:	b480      	push	{r7}
 8006f4a:	b085      	sub	sp, #20
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
 8006f50:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006f52:	2300      	movs	r3, #0
 8006f54:	60fb      	str	r3, [r7, #12]
 8006f56:	e014      	b.n	8006f82 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006f58:	4a0f      	ldr	r2, [pc, #60]	; (8006f98 <vQueueAddToRegistry+0x50>)
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d10b      	bne.n	8006f7c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006f64:	490c      	ldr	r1, [pc, #48]	; (8006f98 <vQueueAddToRegistry+0x50>)
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	683a      	ldr	r2, [r7, #0]
 8006f6a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006f6e:	4a0a      	ldr	r2, [pc, #40]	; (8006f98 <vQueueAddToRegistry+0x50>)
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	00db      	lsls	r3, r3, #3
 8006f74:	4413      	add	r3, r2
 8006f76:	687a      	ldr	r2, [r7, #4]
 8006f78:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006f7a:	e006      	b.n	8006f8a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	3301      	adds	r3, #1
 8006f80:	60fb      	str	r3, [r7, #12]
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	2b07      	cmp	r3, #7
 8006f86:	d9e7      	bls.n	8006f58 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006f88:	bf00      	nop
 8006f8a:	bf00      	nop
 8006f8c:	3714      	adds	r7, #20
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f94:	4770      	bx	lr
 8006f96:	bf00      	nop
 8006f98:	20005e98 	.word	0x20005e98

08006f9c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b086      	sub	sp, #24
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	60f8      	str	r0, [r7, #12]
 8006fa4:	60b9      	str	r1, [r7, #8]
 8006fa6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006fac:	f001 fbca 	bl	8008744 <vPortEnterCritical>
 8006fb0:	697b      	ldr	r3, [r7, #20]
 8006fb2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006fb6:	b25b      	sxtb	r3, r3
 8006fb8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006fbc:	d103      	bne.n	8006fc6 <vQueueWaitForMessageRestricted+0x2a>
 8006fbe:	697b      	ldr	r3, [r7, #20]
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006fc6:	697b      	ldr	r3, [r7, #20]
 8006fc8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006fcc:	b25b      	sxtb	r3, r3
 8006fce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006fd2:	d103      	bne.n	8006fdc <vQueueWaitForMessageRestricted+0x40>
 8006fd4:	697b      	ldr	r3, [r7, #20]
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006fdc:	f001 fbe2 	bl	80087a4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006fe0:	697b      	ldr	r3, [r7, #20]
 8006fe2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d106      	bne.n	8006ff6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006fe8:	697b      	ldr	r3, [r7, #20]
 8006fea:	3324      	adds	r3, #36	; 0x24
 8006fec:	687a      	ldr	r2, [r7, #4]
 8006fee:	68b9      	ldr	r1, [r7, #8]
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	f000 fc61 	bl	80078b8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006ff6:	6978      	ldr	r0, [r7, #20]
 8006ff8:	f7ff ff26 	bl	8006e48 <prvUnlockQueue>
	}
 8006ffc:	bf00      	nop
 8006ffe:	3718      	adds	r7, #24
 8007000:	46bd      	mov	sp, r7
 8007002:	bd80      	pop	{r7, pc}

08007004 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007004:	b580      	push	{r7, lr}
 8007006:	b08e      	sub	sp, #56	; 0x38
 8007008:	af04      	add	r7, sp, #16
 800700a:	60f8      	str	r0, [r7, #12]
 800700c:	60b9      	str	r1, [r7, #8]
 800700e:	607a      	str	r2, [r7, #4]
 8007010:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007012:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007014:	2b00      	cmp	r3, #0
 8007016:	d10a      	bne.n	800702e <xTaskCreateStatic+0x2a>
	__asm volatile
 8007018:	f04f 0350 	mov.w	r3, #80	; 0x50
 800701c:	f383 8811 	msr	BASEPRI, r3
 8007020:	f3bf 8f6f 	isb	sy
 8007024:	f3bf 8f4f 	dsb	sy
 8007028:	623b      	str	r3, [r7, #32]
}
 800702a:	bf00      	nop
 800702c:	e7fe      	b.n	800702c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800702e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007030:	2b00      	cmp	r3, #0
 8007032:	d10a      	bne.n	800704a <xTaskCreateStatic+0x46>
	__asm volatile
 8007034:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007038:	f383 8811 	msr	BASEPRI, r3
 800703c:	f3bf 8f6f 	isb	sy
 8007040:	f3bf 8f4f 	dsb	sy
 8007044:	61fb      	str	r3, [r7, #28]
}
 8007046:	bf00      	nop
 8007048:	e7fe      	b.n	8007048 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800704a:	23bc      	movs	r3, #188	; 0xbc
 800704c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800704e:	693b      	ldr	r3, [r7, #16]
 8007050:	2bbc      	cmp	r3, #188	; 0xbc
 8007052:	d00a      	beq.n	800706a <xTaskCreateStatic+0x66>
	__asm volatile
 8007054:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007058:	f383 8811 	msr	BASEPRI, r3
 800705c:	f3bf 8f6f 	isb	sy
 8007060:	f3bf 8f4f 	dsb	sy
 8007064:	61bb      	str	r3, [r7, #24]
}
 8007066:	bf00      	nop
 8007068:	e7fe      	b.n	8007068 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800706a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800706c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800706e:	2b00      	cmp	r3, #0
 8007070:	d01e      	beq.n	80070b0 <xTaskCreateStatic+0xac>
 8007072:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007074:	2b00      	cmp	r3, #0
 8007076:	d01b      	beq.n	80070b0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007078:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800707a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800707c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800707e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007080:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007084:	2202      	movs	r2, #2
 8007086:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800708a:	2300      	movs	r3, #0
 800708c:	9303      	str	r3, [sp, #12]
 800708e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007090:	9302      	str	r3, [sp, #8]
 8007092:	f107 0314 	add.w	r3, r7, #20
 8007096:	9301      	str	r3, [sp, #4]
 8007098:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800709a:	9300      	str	r3, [sp, #0]
 800709c:	683b      	ldr	r3, [r7, #0]
 800709e:	687a      	ldr	r2, [r7, #4]
 80070a0:	68b9      	ldr	r1, [r7, #8]
 80070a2:	68f8      	ldr	r0, [r7, #12]
 80070a4:	f000 f850 	bl	8007148 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80070a8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80070aa:	f000 f8f3 	bl	8007294 <prvAddNewTaskToReadyList>
 80070ae:	e001      	b.n	80070b4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80070b0:	2300      	movs	r3, #0
 80070b2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80070b4:	697b      	ldr	r3, [r7, #20]
	}
 80070b6:	4618      	mov	r0, r3
 80070b8:	3728      	adds	r7, #40	; 0x28
 80070ba:	46bd      	mov	sp, r7
 80070bc:	bd80      	pop	{r7, pc}

080070be <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80070be:	b580      	push	{r7, lr}
 80070c0:	b08c      	sub	sp, #48	; 0x30
 80070c2:	af04      	add	r7, sp, #16
 80070c4:	60f8      	str	r0, [r7, #12]
 80070c6:	60b9      	str	r1, [r7, #8]
 80070c8:	603b      	str	r3, [r7, #0]
 80070ca:	4613      	mov	r3, r2
 80070cc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80070ce:	88fb      	ldrh	r3, [r7, #6]
 80070d0:	009b      	lsls	r3, r3, #2
 80070d2:	4618      	mov	r0, r3
 80070d4:	f001 fc58 	bl	8008988 <pvPortMalloc>
 80070d8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80070da:	697b      	ldr	r3, [r7, #20]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d00e      	beq.n	80070fe <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80070e0:	20bc      	movs	r0, #188	; 0xbc
 80070e2:	f001 fc51 	bl	8008988 <pvPortMalloc>
 80070e6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80070e8:	69fb      	ldr	r3, [r7, #28]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d003      	beq.n	80070f6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80070ee:	69fb      	ldr	r3, [r7, #28]
 80070f0:	697a      	ldr	r2, [r7, #20]
 80070f2:	631a      	str	r2, [r3, #48]	; 0x30
 80070f4:	e005      	b.n	8007102 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80070f6:	6978      	ldr	r0, [r7, #20]
 80070f8:	f001 fd12 	bl	8008b20 <vPortFree>
 80070fc:	e001      	b.n	8007102 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80070fe:	2300      	movs	r3, #0
 8007100:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007102:	69fb      	ldr	r3, [r7, #28]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d017      	beq.n	8007138 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007108:	69fb      	ldr	r3, [r7, #28]
 800710a:	2200      	movs	r2, #0
 800710c:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007110:	88fa      	ldrh	r2, [r7, #6]
 8007112:	2300      	movs	r3, #0
 8007114:	9303      	str	r3, [sp, #12]
 8007116:	69fb      	ldr	r3, [r7, #28]
 8007118:	9302      	str	r3, [sp, #8]
 800711a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800711c:	9301      	str	r3, [sp, #4]
 800711e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007120:	9300      	str	r3, [sp, #0]
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	68b9      	ldr	r1, [r7, #8]
 8007126:	68f8      	ldr	r0, [r7, #12]
 8007128:	f000 f80e 	bl	8007148 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800712c:	69f8      	ldr	r0, [r7, #28]
 800712e:	f000 f8b1 	bl	8007294 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007132:	2301      	movs	r3, #1
 8007134:	61bb      	str	r3, [r7, #24]
 8007136:	e002      	b.n	800713e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007138:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800713c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800713e:	69bb      	ldr	r3, [r7, #24]
	}
 8007140:	4618      	mov	r0, r3
 8007142:	3720      	adds	r7, #32
 8007144:	46bd      	mov	sp, r7
 8007146:	bd80      	pop	{r7, pc}

08007148 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007148:	b580      	push	{r7, lr}
 800714a:	b088      	sub	sp, #32
 800714c:	af00      	add	r7, sp, #0
 800714e:	60f8      	str	r0, [r7, #12]
 8007150:	60b9      	str	r1, [r7, #8]
 8007152:	607a      	str	r2, [r7, #4]
 8007154:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007156:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007158:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	009b      	lsls	r3, r3, #2
 800715e:	461a      	mov	r2, r3
 8007160:	21a5      	movs	r1, #165	; 0xa5
 8007162:	f001 ffa5 	bl	80090b0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007166:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007168:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007170:	3b01      	subs	r3, #1
 8007172:	009b      	lsls	r3, r3, #2
 8007174:	4413      	add	r3, r2
 8007176:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007178:	69bb      	ldr	r3, [r7, #24]
 800717a:	f023 0307 	bic.w	r3, r3, #7
 800717e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007180:	69bb      	ldr	r3, [r7, #24]
 8007182:	f003 0307 	and.w	r3, r3, #7
 8007186:	2b00      	cmp	r3, #0
 8007188:	d00a      	beq.n	80071a0 <prvInitialiseNewTask+0x58>
	__asm volatile
 800718a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800718e:	f383 8811 	msr	BASEPRI, r3
 8007192:	f3bf 8f6f 	isb	sy
 8007196:	f3bf 8f4f 	dsb	sy
 800719a:	617b      	str	r3, [r7, #20]
}
 800719c:	bf00      	nop
 800719e:	e7fe      	b.n	800719e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80071a0:	68bb      	ldr	r3, [r7, #8]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d01f      	beq.n	80071e6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80071a6:	2300      	movs	r3, #0
 80071a8:	61fb      	str	r3, [r7, #28]
 80071aa:	e012      	b.n	80071d2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80071ac:	68ba      	ldr	r2, [r7, #8]
 80071ae:	69fb      	ldr	r3, [r7, #28]
 80071b0:	4413      	add	r3, r2
 80071b2:	7819      	ldrb	r1, [r3, #0]
 80071b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80071b6:	69fb      	ldr	r3, [r7, #28]
 80071b8:	4413      	add	r3, r2
 80071ba:	3334      	adds	r3, #52	; 0x34
 80071bc:	460a      	mov	r2, r1
 80071be:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80071c0:	68ba      	ldr	r2, [r7, #8]
 80071c2:	69fb      	ldr	r3, [r7, #28]
 80071c4:	4413      	add	r3, r2
 80071c6:	781b      	ldrb	r3, [r3, #0]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d006      	beq.n	80071da <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80071cc:	69fb      	ldr	r3, [r7, #28]
 80071ce:	3301      	adds	r3, #1
 80071d0:	61fb      	str	r3, [r7, #28]
 80071d2:	69fb      	ldr	r3, [r7, #28]
 80071d4:	2b0f      	cmp	r3, #15
 80071d6:	d9e9      	bls.n	80071ac <prvInitialiseNewTask+0x64>
 80071d8:	e000      	b.n	80071dc <prvInitialiseNewTask+0x94>
			{
				break;
 80071da:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80071dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071de:	2200      	movs	r2, #0
 80071e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80071e4:	e003      	b.n	80071ee <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80071e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071e8:	2200      	movs	r2, #0
 80071ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80071ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071f0:	2b37      	cmp	r3, #55	; 0x37
 80071f2:	d901      	bls.n	80071f8 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80071f4:	2337      	movs	r3, #55	; 0x37
 80071f6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80071f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80071fc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80071fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007200:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007202:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007204:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007206:	2200      	movs	r2, #0
 8007208:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800720a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800720c:	3304      	adds	r3, #4
 800720e:	4618      	mov	r0, r3
 8007210:	f7ff f978 	bl	8006504 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007214:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007216:	3318      	adds	r3, #24
 8007218:	4618      	mov	r0, r3
 800721a:	f7ff f973 	bl	8006504 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800721e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007220:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007222:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007224:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007226:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800722a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800722c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800722e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007230:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007232:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007234:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007236:	2200      	movs	r2, #0
 8007238:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800723c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800723e:	2200      	movs	r2, #0
 8007240:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007244:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007246:	3354      	adds	r3, #84	; 0x54
 8007248:	2260      	movs	r2, #96	; 0x60
 800724a:	2100      	movs	r1, #0
 800724c:	4618      	mov	r0, r3
 800724e:	f001 ff2f 	bl	80090b0 <memset>
 8007252:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007254:	4a0c      	ldr	r2, [pc, #48]	; (8007288 <prvInitialiseNewTask+0x140>)
 8007256:	659a      	str	r2, [r3, #88]	; 0x58
 8007258:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800725a:	4a0c      	ldr	r2, [pc, #48]	; (800728c <prvInitialiseNewTask+0x144>)
 800725c:	65da      	str	r2, [r3, #92]	; 0x5c
 800725e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007260:	4a0b      	ldr	r2, [pc, #44]	; (8007290 <prvInitialiseNewTask+0x148>)
 8007262:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007264:	683a      	ldr	r2, [r7, #0]
 8007266:	68f9      	ldr	r1, [r7, #12]
 8007268:	69b8      	ldr	r0, [r7, #24]
 800726a:	f001 f941 	bl	80084f0 <pxPortInitialiseStack>
 800726e:	4602      	mov	r2, r0
 8007270:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007272:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007274:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007276:	2b00      	cmp	r3, #0
 8007278:	d002      	beq.n	8007280 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800727a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800727c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800727e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007280:	bf00      	nop
 8007282:	3720      	adds	r7, #32
 8007284:	46bd      	mov	sp, r7
 8007286:	bd80      	pop	{r7, pc}
 8007288:	0800a0f4 	.word	0x0800a0f4
 800728c:	0800a114 	.word	0x0800a114
 8007290:	0800a0d4 	.word	0x0800a0d4

08007294 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007294:	b580      	push	{r7, lr}
 8007296:	b082      	sub	sp, #8
 8007298:	af00      	add	r7, sp, #0
 800729a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800729c:	f001 fa52 	bl	8008744 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80072a0:	4b2d      	ldr	r3, [pc, #180]	; (8007358 <prvAddNewTaskToReadyList+0xc4>)
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	3301      	adds	r3, #1
 80072a6:	4a2c      	ldr	r2, [pc, #176]	; (8007358 <prvAddNewTaskToReadyList+0xc4>)
 80072a8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80072aa:	4b2c      	ldr	r3, [pc, #176]	; (800735c <prvAddNewTaskToReadyList+0xc8>)
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d109      	bne.n	80072c6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80072b2:	4a2a      	ldr	r2, [pc, #168]	; (800735c <prvAddNewTaskToReadyList+0xc8>)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80072b8:	4b27      	ldr	r3, [pc, #156]	; (8007358 <prvAddNewTaskToReadyList+0xc4>)
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	2b01      	cmp	r3, #1
 80072be:	d110      	bne.n	80072e2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80072c0:	f000 fc26 	bl	8007b10 <prvInitialiseTaskLists>
 80072c4:	e00d      	b.n	80072e2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80072c6:	4b26      	ldr	r3, [pc, #152]	; (8007360 <prvAddNewTaskToReadyList+0xcc>)
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d109      	bne.n	80072e2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80072ce:	4b23      	ldr	r3, [pc, #140]	; (800735c <prvAddNewTaskToReadyList+0xc8>)
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072d8:	429a      	cmp	r2, r3
 80072da:	d802      	bhi.n	80072e2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80072dc:	4a1f      	ldr	r2, [pc, #124]	; (800735c <prvAddNewTaskToReadyList+0xc8>)
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80072e2:	4b20      	ldr	r3, [pc, #128]	; (8007364 <prvAddNewTaskToReadyList+0xd0>)
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	3301      	adds	r3, #1
 80072e8:	4a1e      	ldr	r2, [pc, #120]	; (8007364 <prvAddNewTaskToReadyList+0xd0>)
 80072ea:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80072ec:	4b1d      	ldr	r3, [pc, #116]	; (8007364 <prvAddNewTaskToReadyList+0xd0>)
 80072ee:	681a      	ldr	r2, [r3, #0]
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072f8:	4b1b      	ldr	r3, [pc, #108]	; (8007368 <prvAddNewTaskToReadyList+0xd4>)
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	429a      	cmp	r2, r3
 80072fe:	d903      	bls.n	8007308 <prvAddNewTaskToReadyList+0x74>
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007304:	4a18      	ldr	r2, [pc, #96]	; (8007368 <prvAddNewTaskToReadyList+0xd4>)
 8007306:	6013      	str	r3, [r2, #0]
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800730c:	4613      	mov	r3, r2
 800730e:	009b      	lsls	r3, r3, #2
 8007310:	4413      	add	r3, r2
 8007312:	009b      	lsls	r3, r3, #2
 8007314:	4a15      	ldr	r2, [pc, #84]	; (800736c <prvAddNewTaskToReadyList+0xd8>)
 8007316:	441a      	add	r2, r3
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	3304      	adds	r3, #4
 800731c:	4619      	mov	r1, r3
 800731e:	4610      	mov	r0, r2
 8007320:	f7ff f8fd 	bl	800651e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007324:	f001 fa3e 	bl	80087a4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007328:	4b0d      	ldr	r3, [pc, #52]	; (8007360 <prvAddNewTaskToReadyList+0xcc>)
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	2b00      	cmp	r3, #0
 800732e:	d00e      	beq.n	800734e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007330:	4b0a      	ldr	r3, [pc, #40]	; (800735c <prvAddNewTaskToReadyList+0xc8>)
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800733a:	429a      	cmp	r2, r3
 800733c:	d207      	bcs.n	800734e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800733e:	4b0c      	ldr	r3, [pc, #48]	; (8007370 <prvAddNewTaskToReadyList+0xdc>)
 8007340:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007344:	601a      	str	r2, [r3, #0]
 8007346:	f3bf 8f4f 	dsb	sy
 800734a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800734e:	bf00      	nop
 8007350:	3708      	adds	r7, #8
 8007352:	46bd      	mov	sp, r7
 8007354:	bd80      	pop	{r7, pc}
 8007356:	bf00      	nop
 8007358:	20001e90 	.word	0x20001e90
 800735c:	200019bc 	.word	0x200019bc
 8007360:	20001e9c 	.word	0x20001e9c
 8007364:	20001eac 	.word	0x20001eac
 8007368:	20001e98 	.word	0x20001e98
 800736c:	200019c0 	.word	0x200019c0
 8007370:	e000ed04 	.word	0xe000ed04

08007374 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007374:	b580      	push	{r7, lr}
 8007376:	b084      	sub	sp, #16
 8007378:	af00      	add	r7, sp, #0
 800737a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800737c:	2300      	movs	r3, #0
 800737e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2b00      	cmp	r3, #0
 8007384:	d017      	beq.n	80073b6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007386:	4b13      	ldr	r3, [pc, #76]	; (80073d4 <vTaskDelay+0x60>)
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	2b00      	cmp	r3, #0
 800738c:	d00a      	beq.n	80073a4 <vTaskDelay+0x30>
	__asm volatile
 800738e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007392:	f383 8811 	msr	BASEPRI, r3
 8007396:	f3bf 8f6f 	isb	sy
 800739a:	f3bf 8f4f 	dsb	sy
 800739e:	60bb      	str	r3, [r7, #8]
}
 80073a0:	bf00      	nop
 80073a2:	e7fe      	b.n	80073a2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80073a4:	f000 f88a 	bl	80074bc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80073a8:	2100      	movs	r1, #0
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f000 fcfe 	bl	8007dac <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80073b0:	f000 f892 	bl	80074d8 <xTaskResumeAll>
 80073b4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d107      	bne.n	80073cc <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80073bc:	4b06      	ldr	r3, [pc, #24]	; (80073d8 <vTaskDelay+0x64>)
 80073be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80073c2:	601a      	str	r2, [r3, #0]
 80073c4:	f3bf 8f4f 	dsb	sy
 80073c8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80073cc:	bf00      	nop
 80073ce:	3710      	adds	r7, #16
 80073d0:	46bd      	mov	sp, r7
 80073d2:	bd80      	pop	{r7, pc}
 80073d4:	20001eb8 	.word	0x20001eb8
 80073d8:	e000ed04 	.word	0xe000ed04

080073dc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b08a      	sub	sp, #40	; 0x28
 80073e0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80073e2:	2300      	movs	r3, #0
 80073e4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80073e6:	2300      	movs	r3, #0
 80073e8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80073ea:	463a      	mov	r2, r7
 80073ec:	1d39      	adds	r1, r7, #4
 80073ee:	f107 0308 	add.w	r3, r7, #8
 80073f2:	4618      	mov	r0, r3
 80073f4:	f7ff f832 	bl	800645c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80073f8:	6839      	ldr	r1, [r7, #0]
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	68ba      	ldr	r2, [r7, #8]
 80073fe:	9202      	str	r2, [sp, #8]
 8007400:	9301      	str	r3, [sp, #4]
 8007402:	2300      	movs	r3, #0
 8007404:	9300      	str	r3, [sp, #0]
 8007406:	2300      	movs	r3, #0
 8007408:	460a      	mov	r2, r1
 800740a:	4924      	ldr	r1, [pc, #144]	; (800749c <vTaskStartScheduler+0xc0>)
 800740c:	4824      	ldr	r0, [pc, #144]	; (80074a0 <vTaskStartScheduler+0xc4>)
 800740e:	f7ff fdf9 	bl	8007004 <xTaskCreateStatic>
 8007412:	4603      	mov	r3, r0
 8007414:	4a23      	ldr	r2, [pc, #140]	; (80074a4 <vTaskStartScheduler+0xc8>)
 8007416:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007418:	4b22      	ldr	r3, [pc, #136]	; (80074a4 <vTaskStartScheduler+0xc8>)
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	2b00      	cmp	r3, #0
 800741e:	d002      	beq.n	8007426 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007420:	2301      	movs	r3, #1
 8007422:	617b      	str	r3, [r7, #20]
 8007424:	e001      	b.n	800742a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007426:	2300      	movs	r3, #0
 8007428:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800742a:	697b      	ldr	r3, [r7, #20]
 800742c:	2b01      	cmp	r3, #1
 800742e:	d102      	bne.n	8007436 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007430:	f000 fd10 	bl	8007e54 <xTimerCreateTimerTask>
 8007434:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007436:	697b      	ldr	r3, [r7, #20]
 8007438:	2b01      	cmp	r3, #1
 800743a:	d11b      	bne.n	8007474 <vTaskStartScheduler+0x98>
	__asm volatile
 800743c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007440:	f383 8811 	msr	BASEPRI, r3
 8007444:	f3bf 8f6f 	isb	sy
 8007448:	f3bf 8f4f 	dsb	sy
 800744c:	613b      	str	r3, [r7, #16]
}
 800744e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007450:	4b15      	ldr	r3, [pc, #84]	; (80074a8 <vTaskStartScheduler+0xcc>)
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	3354      	adds	r3, #84	; 0x54
 8007456:	4a15      	ldr	r2, [pc, #84]	; (80074ac <vTaskStartScheduler+0xd0>)
 8007458:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800745a:	4b15      	ldr	r3, [pc, #84]	; (80074b0 <vTaskStartScheduler+0xd4>)
 800745c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007460:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007462:	4b14      	ldr	r3, [pc, #80]	; (80074b4 <vTaskStartScheduler+0xd8>)
 8007464:	2201      	movs	r2, #1
 8007466:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007468:	4b13      	ldr	r3, [pc, #76]	; (80074b8 <vTaskStartScheduler+0xdc>)
 800746a:	2200      	movs	r2, #0
 800746c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800746e:	f001 f8c7 	bl	8008600 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007472:	e00e      	b.n	8007492 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007474:	697b      	ldr	r3, [r7, #20]
 8007476:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800747a:	d10a      	bne.n	8007492 <vTaskStartScheduler+0xb6>
	__asm volatile
 800747c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007480:	f383 8811 	msr	BASEPRI, r3
 8007484:	f3bf 8f6f 	isb	sy
 8007488:	f3bf 8f4f 	dsb	sy
 800748c:	60fb      	str	r3, [r7, #12]
}
 800748e:	bf00      	nop
 8007490:	e7fe      	b.n	8007490 <vTaskStartScheduler+0xb4>
}
 8007492:	bf00      	nop
 8007494:	3718      	adds	r7, #24
 8007496:	46bd      	mov	sp, r7
 8007498:	bd80      	pop	{r7, pc}
 800749a:	bf00      	nop
 800749c:	0800a008 	.word	0x0800a008
 80074a0:	08007ae1 	.word	0x08007ae1
 80074a4:	20001eb4 	.word	0x20001eb4
 80074a8:	200019bc 	.word	0x200019bc
 80074ac:	20000048 	.word	0x20000048
 80074b0:	20001eb0 	.word	0x20001eb0
 80074b4:	20001e9c 	.word	0x20001e9c
 80074b8:	20001e94 	.word	0x20001e94

080074bc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80074bc:	b480      	push	{r7}
 80074be:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80074c0:	4b04      	ldr	r3, [pc, #16]	; (80074d4 <vTaskSuspendAll+0x18>)
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	3301      	adds	r3, #1
 80074c6:	4a03      	ldr	r2, [pc, #12]	; (80074d4 <vTaskSuspendAll+0x18>)
 80074c8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80074ca:	bf00      	nop
 80074cc:	46bd      	mov	sp, r7
 80074ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d2:	4770      	bx	lr
 80074d4:	20001eb8 	.word	0x20001eb8

080074d8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	b084      	sub	sp, #16
 80074dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80074de:	2300      	movs	r3, #0
 80074e0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80074e2:	2300      	movs	r3, #0
 80074e4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80074e6:	4b42      	ldr	r3, [pc, #264]	; (80075f0 <xTaskResumeAll+0x118>)
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d10a      	bne.n	8007504 <xTaskResumeAll+0x2c>
	__asm volatile
 80074ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074f2:	f383 8811 	msr	BASEPRI, r3
 80074f6:	f3bf 8f6f 	isb	sy
 80074fa:	f3bf 8f4f 	dsb	sy
 80074fe:	603b      	str	r3, [r7, #0]
}
 8007500:	bf00      	nop
 8007502:	e7fe      	b.n	8007502 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007504:	f001 f91e 	bl	8008744 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007508:	4b39      	ldr	r3, [pc, #228]	; (80075f0 <xTaskResumeAll+0x118>)
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	3b01      	subs	r3, #1
 800750e:	4a38      	ldr	r2, [pc, #224]	; (80075f0 <xTaskResumeAll+0x118>)
 8007510:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007512:	4b37      	ldr	r3, [pc, #220]	; (80075f0 <xTaskResumeAll+0x118>)
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	2b00      	cmp	r3, #0
 8007518:	d162      	bne.n	80075e0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800751a:	4b36      	ldr	r3, [pc, #216]	; (80075f4 <xTaskResumeAll+0x11c>)
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d05e      	beq.n	80075e0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007522:	e02f      	b.n	8007584 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007524:	4b34      	ldr	r3, [pc, #208]	; (80075f8 <xTaskResumeAll+0x120>)
 8007526:	68db      	ldr	r3, [r3, #12]
 8007528:	68db      	ldr	r3, [r3, #12]
 800752a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	3318      	adds	r3, #24
 8007530:	4618      	mov	r0, r3
 8007532:	f7ff f851 	bl	80065d8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	3304      	adds	r3, #4
 800753a:	4618      	mov	r0, r3
 800753c:	f7ff f84c 	bl	80065d8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007544:	4b2d      	ldr	r3, [pc, #180]	; (80075fc <xTaskResumeAll+0x124>)
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	429a      	cmp	r2, r3
 800754a:	d903      	bls.n	8007554 <xTaskResumeAll+0x7c>
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007550:	4a2a      	ldr	r2, [pc, #168]	; (80075fc <xTaskResumeAll+0x124>)
 8007552:	6013      	str	r3, [r2, #0]
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007558:	4613      	mov	r3, r2
 800755a:	009b      	lsls	r3, r3, #2
 800755c:	4413      	add	r3, r2
 800755e:	009b      	lsls	r3, r3, #2
 8007560:	4a27      	ldr	r2, [pc, #156]	; (8007600 <xTaskResumeAll+0x128>)
 8007562:	441a      	add	r2, r3
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	3304      	adds	r3, #4
 8007568:	4619      	mov	r1, r3
 800756a:	4610      	mov	r0, r2
 800756c:	f7fe ffd7 	bl	800651e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007574:	4b23      	ldr	r3, [pc, #140]	; (8007604 <xTaskResumeAll+0x12c>)
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800757a:	429a      	cmp	r2, r3
 800757c:	d302      	bcc.n	8007584 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800757e:	4b22      	ldr	r3, [pc, #136]	; (8007608 <xTaskResumeAll+0x130>)
 8007580:	2201      	movs	r2, #1
 8007582:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007584:	4b1c      	ldr	r3, [pc, #112]	; (80075f8 <xTaskResumeAll+0x120>)
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	2b00      	cmp	r3, #0
 800758a:	d1cb      	bne.n	8007524 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d001      	beq.n	8007596 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007592:	f000 fb5f 	bl	8007c54 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007596:	4b1d      	ldr	r3, [pc, #116]	; (800760c <xTaskResumeAll+0x134>)
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d010      	beq.n	80075c4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80075a2:	f000 f847 	bl	8007634 <xTaskIncrementTick>
 80075a6:	4603      	mov	r3, r0
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d002      	beq.n	80075b2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80075ac:	4b16      	ldr	r3, [pc, #88]	; (8007608 <xTaskResumeAll+0x130>)
 80075ae:	2201      	movs	r2, #1
 80075b0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	3b01      	subs	r3, #1
 80075b6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d1f1      	bne.n	80075a2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80075be:	4b13      	ldr	r3, [pc, #76]	; (800760c <xTaskResumeAll+0x134>)
 80075c0:	2200      	movs	r2, #0
 80075c2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80075c4:	4b10      	ldr	r3, [pc, #64]	; (8007608 <xTaskResumeAll+0x130>)
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d009      	beq.n	80075e0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80075cc:	2301      	movs	r3, #1
 80075ce:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80075d0:	4b0f      	ldr	r3, [pc, #60]	; (8007610 <xTaskResumeAll+0x138>)
 80075d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80075d6:	601a      	str	r2, [r3, #0]
 80075d8:	f3bf 8f4f 	dsb	sy
 80075dc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80075e0:	f001 f8e0 	bl	80087a4 <vPortExitCritical>

	return xAlreadyYielded;
 80075e4:	68bb      	ldr	r3, [r7, #8]
}
 80075e6:	4618      	mov	r0, r3
 80075e8:	3710      	adds	r7, #16
 80075ea:	46bd      	mov	sp, r7
 80075ec:	bd80      	pop	{r7, pc}
 80075ee:	bf00      	nop
 80075f0:	20001eb8 	.word	0x20001eb8
 80075f4:	20001e90 	.word	0x20001e90
 80075f8:	20001e50 	.word	0x20001e50
 80075fc:	20001e98 	.word	0x20001e98
 8007600:	200019c0 	.word	0x200019c0
 8007604:	200019bc 	.word	0x200019bc
 8007608:	20001ea4 	.word	0x20001ea4
 800760c:	20001ea0 	.word	0x20001ea0
 8007610:	e000ed04 	.word	0xe000ed04

08007614 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007614:	b480      	push	{r7}
 8007616:	b083      	sub	sp, #12
 8007618:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800761a:	4b05      	ldr	r3, [pc, #20]	; (8007630 <xTaskGetTickCount+0x1c>)
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007620:	687b      	ldr	r3, [r7, #4]
}
 8007622:	4618      	mov	r0, r3
 8007624:	370c      	adds	r7, #12
 8007626:	46bd      	mov	sp, r7
 8007628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762c:	4770      	bx	lr
 800762e:	bf00      	nop
 8007630:	20001e94 	.word	0x20001e94

08007634 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007634:	b580      	push	{r7, lr}
 8007636:	b086      	sub	sp, #24
 8007638:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800763a:	2300      	movs	r3, #0
 800763c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800763e:	4b4f      	ldr	r3, [pc, #316]	; (800777c <xTaskIncrementTick+0x148>)
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	2b00      	cmp	r3, #0
 8007644:	f040 808f 	bne.w	8007766 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007648:	4b4d      	ldr	r3, [pc, #308]	; (8007780 <xTaskIncrementTick+0x14c>)
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	3301      	adds	r3, #1
 800764e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007650:	4a4b      	ldr	r2, [pc, #300]	; (8007780 <xTaskIncrementTick+0x14c>)
 8007652:	693b      	ldr	r3, [r7, #16]
 8007654:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007656:	693b      	ldr	r3, [r7, #16]
 8007658:	2b00      	cmp	r3, #0
 800765a:	d120      	bne.n	800769e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800765c:	4b49      	ldr	r3, [pc, #292]	; (8007784 <xTaskIncrementTick+0x150>)
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	2b00      	cmp	r3, #0
 8007664:	d00a      	beq.n	800767c <xTaskIncrementTick+0x48>
	__asm volatile
 8007666:	f04f 0350 	mov.w	r3, #80	; 0x50
 800766a:	f383 8811 	msr	BASEPRI, r3
 800766e:	f3bf 8f6f 	isb	sy
 8007672:	f3bf 8f4f 	dsb	sy
 8007676:	603b      	str	r3, [r7, #0]
}
 8007678:	bf00      	nop
 800767a:	e7fe      	b.n	800767a <xTaskIncrementTick+0x46>
 800767c:	4b41      	ldr	r3, [pc, #260]	; (8007784 <xTaskIncrementTick+0x150>)
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	60fb      	str	r3, [r7, #12]
 8007682:	4b41      	ldr	r3, [pc, #260]	; (8007788 <xTaskIncrementTick+0x154>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	4a3f      	ldr	r2, [pc, #252]	; (8007784 <xTaskIncrementTick+0x150>)
 8007688:	6013      	str	r3, [r2, #0]
 800768a:	4a3f      	ldr	r2, [pc, #252]	; (8007788 <xTaskIncrementTick+0x154>)
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	6013      	str	r3, [r2, #0]
 8007690:	4b3e      	ldr	r3, [pc, #248]	; (800778c <xTaskIncrementTick+0x158>)
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	3301      	adds	r3, #1
 8007696:	4a3d      	ldr	r2, [pc, #244]	; (800778c <xTaskIncrementTick+0x158>)
 8007698:	6013      	str	r3, [r2, #0]
 800769a:	f000 fadb 	bl	8007c54 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800769e:	4b3c      	ldr	r3, [pc, #240]	; (8007790 <xTaskIncrementTick+0x15c>)
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	693a      	ldr	r2, [r7, #16]
 80076a4:	429a      	cmp	r2, r3
 80076a6:	d349      	bcc.n	800773c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80076a8:	4b36      	ldr	r3, [pc, #216]	; (8007784 <xTaskIncrementTick+0x150>)
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d104      	bne.n	80076bc <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80076b2:	4b37      	ldr	r3, [pc, #220]	; (8007790 <xTaskIncrementTick+0x15c>)
 80076b4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80076b8:	601a      	str	r2, [r3, #0]
					break;
 80076ba:	e03f      	b.n	800773c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80076bc:	4b31      	ldr	r3, [pc, #196]	; (8007784 <xTaskIncrementTick+0x150>)
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	68db      	ldr	r3, [r3, #12]
 80076c2:	68db      	ldr	r3, [r3, #12]
 80076c4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80076c6:	68bb      	ldr	r3, [r7, #8]
 80076c8:	685b      	ldr	r3, [r3, #4]
 80076ca:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80076cc:	693a      	ldr	r2, [r7, #16]
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	429a      	cmp	r2, r3
 80076d2:	d203      	bcs.n	80076dc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80076d4:	4a2e      	ldr	r2, [pc, #184]	; (8007790 <xTaskIncrementTick+0x15c>)
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80076da:	e02f      	b.n	800773c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80076dc:	68bb      	ldr	r3, [r7, #8]
 80076de:	3304      	adds	r3, #4
 80076e0:	4618      	mov	r0, r3
 80076e2:	f7fe ff79 	bl	80065d8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80076e6:	68bb      	ldr	r3, [r7, #8]
 80076e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d004      	beq.n	80076f8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80076ee:	68bb      	ldr	r3, [r7, #8]
 80076f0:	3318      	adds	r3, #24
 80076f2:	4618      	mov	r0, r3
 80076f4:	f7fe ff70 	bl	80065d8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80076f8:	68bb      	ldr	r3, [r7, #8]
 80076fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076fc:	4b25      	ldr	r3, [pc, #148]	; (8007794 <xTaskIncrementTick+0x160>)
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	429a      	cmp	r2, r3
 8007702:	d903      	bls.n	800770c <xTaskIncrementTick+0xd8>
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007708:	4a22      	ldr	r2, [pc, #136]	; (8007794 <xTaskIncrementTick+0x160>)
 800770a:	6013      	str	r3, [r2, #0]
 800770c:	68bb      	ldr	r3, [r7, #8]
 800770e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007710:	4613      	mov	r3, r2
 8007712:	009b      	lsls	r3, r3, #2
 8007714:	4413      	add	r3, r2
 8007716:	009b      	lsls	r3, r3, #2
 8007718:	4a1f      	ldr	r2, [pc, #124]	; (8007798 <xTaskIncrementTick+0x164>)
 800771a:	441a      	add	r2, r3
 800771c:	68bb      	ldr	r3, [r7, #8]
 800771e:	3304      	adds	r3, #4
 8007720:	4619      	mov	r1, r3
 8007722:	4610      	mov	r0, r2
 8007724:	f7fe fefb 	bl	800651e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007728:	68bb      	ldr	r3, [r7, #8]
 800772a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800772c:	4b1b      	ldr	r3, [pc, #108]	; (800779c <xTaskIncrementTick+0x168>)
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007732:	429a      	cmp	r2, r3
 8007734:	d3b8      	bcc.n	80076a8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007736:	2301      	movs	r3, #1
 8007738:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800773a:	e7b5      	b.n	80076a8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800773c:	4b17      	ldr	r3, [pc, #92]	; (800779c <xTaskIncrementTick+0x168>)
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007742:	4915      	ldr	r1, [pc, #84]	; (8007798 <xTaskIncrementTick+0x164>)
 8007744:	4613      	mov	r3, r2
 8007746:	009b      	lsls	r3, r3, #2
 8007748:	4413      	add	r3, r2
 800774a:	009b      	lsls	r3, r3, #2
 800774c:	440b      	add	r3, r1
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	2b01      	cmp	r3, #1
 8007752:	d901      	bls.n	8007758 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8007754:	2301      	movs	r3, #1
 8007756:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007758:	4b11      	ldr	r3, [pc, #68]	; (80077a0 <xTaskIncrementTick+0x16c>)
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d007      	beq.n	8007770 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8007760:	2301      	movs	r3, #1
 8007762:	617b      	str	r3, [r7, #20]
 8007764:	e004      	b.n	8007770 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007766:	4b0f      	ldr	r3, [pc, #60]	; (80077a4 <xTaskIncrementTick+0x170>)
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	3301      	adds	r3, #1
 800776c:	4a0d      	ldr	r2, [pc, #52]	; (80077a4 <xTaskIncrementTick+0x170>)
 800776e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007770:	697b      	ldr	r3, [r7, #20]
}
 8007772:	4618      	mov	r0, r3
 8007774:	3718      	adds	r7, #24
 8007776:	46bd      	mov	sp, r7
 8007778:	bd80      	pop	{r7, pc}
 800777a:	bf00      	nop
 800777c:	20001eb8 	.word	0x20001eb8
 8007780:	20001e94 	.word	0x20001e94
 8007784:	20001e48 	.word	0x20001e48
 8007788:	20001e4c 	.word	0x20001e4c
 800778c:	20001ea8 	.word	0x20001ea8
 8007790:	20001eb0 	.word	0x20001eb0
 8007794:	20001e98 	.word	0x20001e98
 8007798:	200019c0 	.word	0x200019c0
 800779c:	200019bc 	.word	0x200019bc
 80077a0:	20001ea4 	.word	0x20001ea4
 80077a4:	20001ea0 	.word	0x20001ea0

080077a8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80077a8:	b480      	push	{r7}
 80077aa:	b085      	sub	sp, #20
 80077ac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80077ae:	4b2a      	ldr	r3, [pc, #168]	; (8007858 <vTaskSwitchContext+0xb0>)
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d003      	beq.n	80077be <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80077b6:	4b29      	ldr	r3, [pc, #164]	; (800785c <vTaskSwitchContext+0xb4>)
 80077b8:	2201      	movs	r2, #1
 80077ba:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80077bc:	e046      	b.n	800784c <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 80077be:	4b27      	ldr	r3, [pc, #156]	; (800785c <vTaskSwitchContext+0xb4>)
 80077c0:	2200      	movs	r2, #0
 80077c2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80077c4:	4b26      	ldr	r3, [pc, #152]	; (8007860 <vTaskSwitchContext+0xb8>)
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	60fb      	str	r3, [r7, #12]
 80077ca:	e010      	b.n	80077ee <vTaskSwitchContext+0x46>
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d10a      	bne.n	80077e8 <vTaskSwitchContext+0x40>
	__asm volatile
 80077d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077d6:	f383 8811 	msr	BASEPRI, r3
 80077da:	f3bf 8f6f 	isb	sy
 80077de:	f3bf 8f4f 	dsb	sy
 80077e2:	607b      	str	r3, [r7, #4]
}
 80077e4:	bf00      	nop
 80077e6:	e7fe      	b.n	80077e6 <vTaskSwitchContext+0x3e>
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	3b01      	subs	r3, #1
 80077ec:	60fb      	str	r3, [r7, #12]
 80077ee:	491d      	ldr	r1, [pc, #116]	; (8007864 <vTaskSwitchContext+0xbc>)
 80077f0:	68fa      	ldr	r2, [r7, #12]
 80077f2:	4613      	mov	r3, r2
 80077f4:	009b      	lsls	r3, r3, #2
 80077f6:	4413      	add	r3, r2
 80077f8:	009b      	lsls	r3, r3, #2
 80077fa:	440b      	add	r3, r1
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d0e4      	beq.n	80077cc <vTaskSwitchContext+0x24>
 8007802:	68fa      	ldr	r2, [r7, #12]
 8007804:	4613      	mov	r3, r2
 8007806:	009b      	lsls	r3, r3, #2
 8007808:	4413      	add	r3, r2
 800780a:	009b      	lsls	r3, r3, #2
 800780c:	4a15      	ldr	r2, [pc, #84]	; (8007864 <vTaskSwitchContext+0xbc>)
 800780e:	4413      	add	r3, r2
 8007810:	60bb      	str	r3, [r7, #8]
 8007812:	68bb      	ldr	r3, [r7, #8]
 8007814:	685b      	ldr	r3, [r3, #4]
 8007816:	685a      	ldr	r2, [r3, #4]
 8007818:	68bb      	ldr	r3, [r7, #8]
 800781a:	605a      	str	r2, [r3, #4]
 800781c:	68bb      	ldr	r3, [r7, #8]
 800781e:	685a      	ldr	r2, [r3, #4]
 8007820:	68bb      	ldr	r3, [r7, #8]
 8007822:	3308      	adds	r3, #8
 8007824:	429a      	cmp	r2, r3
 8007826:	d104      	bne.n	8007832 <vTaskSwitchContext+0x8a>
 8007828:	68bb      	ldr	r3, [r7, #8]
 800782a:	685b      	ldr	r3, [r3, #4]
 800782c:	685a      	ldr	r2, [r3, #4]
 800782e:	68bb      	ldr	r3, [r7, #8]
 8007830:	605a      	str	r2, [r3, #4]
 8007832:	68bb      	ldr	r3, [r7, #8]
 8007834:	685b      	ldr	r3, [r3, #4]
 8007836:	68db      	ldr	r3, [r3, #12]
 8007838:	4a0b      	ldr	r2, [pc, #44]	; (8007868 <vTaskSwitchContext+0xc0>)
 800783a:	6013      	str	r3, [r2, #0]
 800783c:	4a08      	ldr	r2, [pc, #32]	; (8007860 <vTaskSwitchContext+0xb8>)
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007842:	4b09      	ldr	r3, [pc, #36]	; (8007868 <vTaskSwitchContext+0xc0>)
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	3354      	adds	r3, #84	; 0x54
 8007848:	4a08      	ldr	r2, [pc, #32]	; (800786c <vTaskSwitchContext+0xc4>)
 800784a:	6013      	str	r3, [r2, #0]
}
 800784c:	bf00      	nop
 800784e:	3714      	adds	r7, #20
 8007850:	46bd      	mov	sp, r7
 8007852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007856:	4770      	bx	lr
 8007858:	20001eb8 	.word	0x20001eb8
 800785c:	20001ea4 	.word	0x20001ea4
 8007860:	20001e98 	.word	0x20001e98
 8007864:	200019c0 	.word	0x200019c0
 8007868:	200019bc 	.word	0x200019bc
 800786c:	20000048 	.word	0x20000048

08007870 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007870:	b580      	push	{r7, lr}
 8007872:	b084      	sub	sp, #16
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
 8007878:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	2b00      	cmp	r3, #0
 800787e:	d10a      	bne.n	8007896 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007880:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007884:	f383 8811 	msr	BASEPRI, r3
 8007888:	f3bf 8f6f 	isb	sy
 800788c:	f3bf 8f4f 	dsb	sy
 8007890:	60fb      	str	r3, [r7, #12]
}
 8007892:	bf00      	nop
 8007894:	e7fe      	b.n	8007894 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007896:	4b07      	ldr	r3, [pc, #28]	; (80078b4 <vTaskPlaceOnEventList+0x44>)
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	3318      	adds	r3, #24
 800789c:	4619      	mov	r1, r3
 800789e:	6878      	ldr	r0, [r7, #4]
 80078a0:	f7fe fe61 	bl	8006566 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80078a4:	2101      	movs	r1, #1
 80078a6:	6838      	ldr	r0, [r7, #0]
 80078a8:	f000 fa80 	bl	8007dac <prvAddCurrentTaskToDelayedList>
}
 80078ac:	bf00      	nop
 80078ae:	3710      	adds	r7, #16
 80078b0:	46bd      	mov	sp, r7
 80078b2:	bd80      	pop	{r7, pc}
 80078b4:	200019bc 	.word	0x200019bc

080078b8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b086      	sub	sp, #24
 80078bc:	af00      	add	r7, sp, #0
 80078be:	60f8      	str	r0, [r7, #12]
 80078c0:	60b9      	str	r1, [r7, #8]
 80078c2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d10a      	bne.n	80078e0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80078ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078ce:	f383 8811 	msr	BASEPRI, r3
 80078d2:	f3bf 8f6f 	isb	sy
 80078d6:	f3bf 8f4f 	dsb	sy
 80078da:	617b      	str	r3, [r7, #20]
}
 80078dc:	bf00      	nop
 80078de:	e7fe      	b.n	80078de <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80078e0:	4b0a      	ldr	r3, [pc, #40]	; (800790c <vTaskPlaceOnEventListRestricted+0x54>)
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	3318      	adds	r3, #24
 80078e6:	4619      	mov	r1, r3
 80078e8:	68f8      	ldr	r0, [r7, #12]
 80078ea:	f7fe fe18 	bl	800651e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d002      	beq.n	80078fa <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80078f4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80078f8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80078fa:	6879      	ldr	r1, [r7, #4]
 80078fc:	68b8      	ldr	r0, [r7, #8]
 80078fe:	f000 fa55 	bl	8007dac <prvAddCurrentTaskToDelayedList>
	}
 8007902:	bf00      	nop
 8007904:	3718      	adds	r7, #24
 8007906:	46bd      	mov	sp, r7
 8007908:	bd80      	pop	{r7, pc}
 800790a:	bf00      	nop
 800790c:	200019bc 	.word	0x200019bc

08007910 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007910:	b580      	push	{r7, lr}
 8007912:	b086      	sub	sp, #24
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	68db      	ldr	r3, [r3, #12]
 800791c:	68db      	ldr	r3, [r3, #12]
 800791e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007920:	693b      	ldr	r3, [r7, #16]
 8007922:	2b00      	cmp	r3, #0
 8007924:	d10a      	bne.n	800793c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8007926:	f04f 0350 	mov.w	r3, #80	; 0x50
 800792a:	f383 8811 	msr	BASEPRI, r3
 800792e:	f3bf 8f6f 	isb	sy
 8007932:	f3bf 8f4f 	dsb	sy
 8007936:	60fb      	str	r3, [r7, #12]
}
 8007938:	bf00      	nop
 800793a:	e7fe      	b.n	800793a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800793c:	693b      	ldr	r3, [r7, #16]
 800793e:	3318      	adds	r3, #24
 8007940:	4618      	mov	r0, r3
 8007942:	f7fe fe49 	bl	80065d8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007946:	4b1e      	ldr	r3, [pc, #120]	; (80079c0 <xTaskRemoveFromEventList+0xb0>)
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d11d      	bne.n	800798a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800794e:	693b      	ldr	r3, [r7, #16]
 8007950:	3304      	adds	r3, #4
 8007952:	4618      	mov	r0, r3
 8007954:	f7fe fe40 	bl	80065d8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007958:	693b      	ldr	r3, [r7, #16]
 800795a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800795c:	4b19      	ldr	r3, [pc, #100]	; (80079c4 <xTaskRemoveFromEventList+0xb4>)
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	429a      	cmp	r2, r3
 8007962:	d903      	bls.n	800796c <xTaskRemoveFromEventList+0x5c>
 8007964:	693b      	ldr	r3, [r7, #16]
 8007966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007968:	4a16      	ldr	r2, [pc, #88]	; (80079c4 <xTaskRemoveFromEventList+0xb4>)
 800796a:	6013      	str	r3, [r2, #0]
 800796c:	693b      	ldr	r3, [r7, #16]
 800796e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007970:	4613      	mov	r3, r2
 8007972:	009b      	lsls	r3, r3, #2
 8007974:	4413      	add	r3, r2
 8007976:	009b      	lsls	r3, r3, #2
 8007978:	4a13      	ldr	r2, [pc, #76]	; (80079c8 <xTaskRemoveFromEventList+0xb8>)
 800797a:	441a      	add	r2, r3
 800797c:	693b      	ldr	r3, [r7, #16]
 800797e:	3304      	adds	r3, #4
 8007980:	4619      	mov	r1, r3
 8007982:	4610      	mov	r0, r2
 8007984:	f7fe fdcb 	bl	800651e <vListInsertEnd>
 8007988:	e005      	b.n	8007996 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800798a:	693b      	ldr	r3, [r7, #16]
 800798c:	3318      	adds	r3, #24
 800798e:	4619      	mov	r1, r3
 8007990:	480e      	ldr	r0, [pc, #56]	; (80079cc <xTaskRemoveFromEventList+0xbc>)
 8007992:	f7fe fdc4 	bl	800651e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007996:	693b      	ldr	r3, [r7, #16]
 8007998:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800799a:	4b0d      	ldr	r3, [pc, #52]	; (80079d0 <xTaskRemoveFromEventList+0xc0>)
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079a0:	429a      	cmp	r2, r3
 80079a2:	d905      	bls.n	80079b0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80079a4:	2301      	movs	r3, #1
 80079a6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80079a8:	4b0a      	ldr	r3, [pc, #40]	; (80079d4 <xTaskRemoveFromEventList+0xc4>)
 80079aa:	2201      	movs	r2, #1
 80079ac:	601a      	str	r2, [r3, #0]
 80079ae:	e001      	b.n	80079b4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80079b0:	2300      	movs	r3, #0
 80079b2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80079b4:	697b      	ldr	r3, [r7, #20]
}
 80079b6:	4618      	mov	r0, r3
 80079b8:	3718      	adds	r7, #24
 80079ba:	46bd      	mov	sp, r7
 80079bc:	bd80      	pop	{r7, pc}
 80079be:	bf00      	nop
 80079c0:	20001eb8 	.word	0x20001eb8
 80079c4:	20001e98 	.word	0x20001e98
 80079c8:	200019c0 	.word	0x200019c0
 80079cc:	20001e50 	.word	0x20001e50
 80079d0:	200019bc 	.word	0x200019bc
 80079d4:	20001ea4 	.word	0x20001ea4

080079d8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80079d8:	b480      	push	{r7}
 80079da:	b083      	sub	sp, #12
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80079e0:	4b06      	ldr	r3, [pc, #24]	; (80079fc <vTaskInternalSetTimeOutState+0x24>)
 80079e2:	681a      	ldr	r2, [r3, #0]
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80079e8:	4b05      	ldr	r3, [pc, #20]	; (8007a00 <vTaskInternalSetTimeOutState+0x28>)
 80079ea:	681a      	ldr	r2, [r3, #0]
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	605a      	str	r2, [r3, #4]
}
 80079f0:	bf00      	nop
 80079f2:	370c      	adds	r7, #12
 80079f4:	46bd      	mov	sp, r7
 80079f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fa:	4770      	bx	lr
 80079fc:	20001ea8 	.word	0x20001ea8
 8007a00:	20001e94 	.word	0x20001e94

08007a04 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007a04:	b580      	push	{r7, lr}
 8007a06:	b088      	sub	sp, #32
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	6078      	str	r0, [r7, #4]
 8007a0c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d10a      	bne.n	8007a2a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8007a14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a18:	f383 8811 	msr	BASEPRI, r3
 8007a1c:	f3bf 8f6f 	isb	sy
 8007a20:	f3bf 8f4f 	dsb	sy
 8007a24:	613b      	str	r3, [r7, #16]
}
 8007a26:	bf00      	nop
 8007a28:	e7fe      	b.n	8007a28 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d10a      	bne.n	8007a46 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8007a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a34:	f383 8811 	msr	BASEPRI, r3
 8007a38:	f3bf 8f6f 	isb	sy
 8007a3c:	f3bf 8f4f 	dsb	sy
 8007a40:	60fb      	str	r3, [r7, #12]
}
 8007a42:	bf00      	nop
 8007a44:	e7fe      	b.n	8007a44 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8007a46:	f000 fe7d 	bl	8008744 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007a4a:	4b1d      	ldr	r3, [pc, #116]	; (8007ac0 <xTaskCheckForTimeOut+0xbc>)
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	685b      	ldr	r3, [r3, #4]
 8007a54:	69ba      	ldr	r2, [r7, #24]
 8007a56:	1ad3      	subs	r3, r2, r3
 8007a58:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007a62:	d102      	bne.n	8007a6a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007a64:	2300      	movs	r3, #0
 8007a66:	61fb      	str	r3, [r7, #28]
 8007a68:	e023      	b.n	8007ab2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681a      	ldr	r2, [r3, #0]
 8007a6e:	4b15      	ldr	r3, [pc, #84]	; (8007ac4 <xTaskCheckForTimeOut+0xc0>)
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	429a      	cmp	r2, r3
 8007a74:	d007      	beq.n	8007a86 <xTaskCheckForTimeOut+0x82>
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	685b      	ldr	r3, [r3, #4]
 8007a7a:	69ba      	ldr	r2, [r7, #24]
 8007a7c:	429a      	cmp	r2, r3
 8007a7e:	d302      	bcc.n	8007a86 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007a80:	2301      	movs	r3, #1
 8007a82:	61fb      	str	r3, [r7, #28]
 8007a84:	e015      	b.n	8007ab2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	697a      	ldr	r2, [r7, #20]
 8007a8c:	429a      	cmp	r2, r3
 8007a8e:	d20b      	bcs.n	8007aa8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	681a      	ldr	r2, [r3, #0]
 8007a94:	697b      	ldr	r3, [r7, #20]
 8007a96:	1ad2      	subs	r2, r2, r3
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007a9c:	6878      	ldr	r0, [r7, #4]
 8007a9e:	f7ff ff9b 	bl	80079d8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	61fb      	str	r3, [r7, #28]
 8007aa6:	e004      	b.n	8007ab2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007aa8:	683b      	ldr	r3, [r7, #0]
 8007aaa:	2200      	movs	r2, #0
 8007aac:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007aae:	2301      	movs	r3, #1
 8007ab0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007ab2:	f000 fe77 	bl	80087a4 <vPortExitCritical>

	return xReturn;
 8007ab6:	69fb      	ldr	r3, [r7, #28]
}
 8007ab8:	4618      	mov	r0, r3
 8007aba:	3720      	adds	r7, #32
 8007abc:	46bd      	mov	sp, r7
 8007abe:	bd80      	pop	{r7, pc}
 8007ac0:	20001e94 	.word	0x20001e94
 8007ac4:	20001ea8 	.word	0x20001ea8

08007ac8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007ac8:	b480      	push	{r7}
 8007aca:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007acc:	4b03      	ldr	r3, [pc, #12]	; (8007adc <vTaskMissedYield+0x14>)
 8007ace:	2201      	movs	r2, #1
 8007ad0:	601a      	str	r2, [r3, #0]
}
 8007ad2:	bf00      	nop
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ada:	4770      	bx	lr
 8007adc:	20001ea4 	.word	0x20001ea4

08007ae0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	b082      	sub	sp, #8
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007ae8:	f000 f852 	bl	8007b90 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007aec:	4b06      	ldr	r3, [pc, #24]	; (8007b08 <prvIdleTask+0x28>)
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	2b01      	cmp	r3, #1
 8007af2:	d9f9      	bls.n	8007ae8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007af4:	4b05      	ldr	r3, [pc, #20]	; (8007b0c <prvIdleTask+0x2c>)
 8007af6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007afa:	601a      	str	r2, [r3, #0]
 8007afc:	f3bf 8f4f 	dsb	sy
 8007b00:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007b04:	e7f0      	b.n	8007ae8 <prvIdleTask+0x8>
 8007b06:	bf00      	nop
 8007b08:	200019c0 	.word	0x200019c0
 8007b0c:	e000ed04 	.word	0xe000ed04

08007b10 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007b10:	b580      	push	{r7, lr}
 8007b12:	b082      	sub	sp, #8
 8007b14:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007b16:	2300      	movs	r3, #0
 8007b18:	607b      	str	r3, [r7, #4]
 8007b1a:	e00c      	b.n	8007b36 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007b1c:	687a      	ldr	r2, [r7, #4]
 8007b1e:	4613      	mov	r3, r2
 8007b20:	009b      	lsls	r3, r3, #2
 8007b22:	4413      	add	r3, r2
 8007b24:	009b      	lsls	r3, r3, #2
 8007b26:	4a12      	ldr	r2, [pc, #72]	; (8007b70 <prvInitialiseTaskLists+0x60>)
 8007b28:	4413      	add	r3, r2
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	f7fe fcca 	bl	80064c4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	3301      	adds	r3, #1
 8007b34:	607b      	str	r3, [r7, #4]
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2b37      	cmp	r3, #55	; 0x37
 8007b3a:	d9ef      	bls.n	8007b1c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007b3c:	480d      	ldr	r0, [pc, #52]	; (8007b74 <prvInitialiseTaskLists+0x64>)
 8007b3e:	f7fe fcc1 	bl	80064c4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007b42:	480d      	ldr	r0, [pc, #52]	; (8007b78 <prvInitialiseTaskLists+0x68>)
 8007b44:	f7fe fcbe 	bl	80064c4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007b48:	480c      	ldr	r0, [pc, #48]	; (8007b7c <prvInitialiseTaskLists+0x6c>)
 8007b4a:	f7fe fcbb 	bl	80064c4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007b4e:	480c      	ldr	r0, [pc, #48]	; (8007b80 <prvInitialiseTaskLists+0x70>)
 8007b50:	f7fe fcb8 	bl	80064c4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007b54:	480b      	ldr	r0, [pc, #44]	; (8007b84 <prvInitialiseTaskLists+0x74>)
 8007b56:	f7fe fcb5 	bl	80064c4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007b5a:	4b0b      	ldr	r3, [pc, #44]	; (8007b88 <prvInitialiseTaskLists+0x78>)
 8007b5c:	4a05      	ldr	r2, [pc, #20]	; (8007b74 <prvInitialiseTaskLists+0x64>)
 8007b5e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007b60:	4b0a      	ldr	r3, [pc, #40]	; (8007b8c <prvInitialiseTaskLists+0x7c>)
 8007b62:	4a05      	ldr	r2, [pc, #20]	; (8007b78 <prvInitialiseTaskLists+0x68>)
 8007b64:	601a      	str	r2, [r3, #0]
}
 8007b66:	bf00      	nop
 8007b68:	3708      	adds	r7, #8
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	bd80      	pop	{r7, pc}
 8007b6e:	bf00      	nop
 8007b70:	200019c0 	.word	0x200019c0
 8007b74:	20001e20 	.word	0x20001e20
 8007b78:	20001e34 	.word	0x20001e34
 8007b7c:	20001e50 	.word	0x20001e50
 8007b80:	20001e64 	.word	0x20001e64
 8007b84:	20001e7c 	.word	0x20001e7c
 8007b88:	20001e48 	.word	0x20001e48
 8007b8c:	20001e4c 	.word	0x20001e4c

08007b90 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007b90:	b580      	push	{r7, lr}
 8007b92:	b082      	sub	sp, #8
 8007b94:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007b96:	e019      	b.n	8007bcc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007b98:	f000 fdd4 	bl	8008744 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b9c:	4b10      	ldr	r3, [pc, #64]	; (8007be0 <prvCheckTasksWaitingTermination+0x50>)
 8007b9e:	68db      	ldr	r3, [r3, #12]
 8007ba0:	68db      	ldr	r3, [r3, #12]
 8007ba2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	3304      	adds	r3, #4
 8007ba8:	4618      	mov	r0, r3
 8007baa:	f7fe fd15 	bl	80065d8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007bae:	4b0d      	ldr	r3, [pc, #52]	; (8007be4 <prvCheckTasksWaitingTermination+0x54>)
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	3b01      	subs	r3, #1
 8007bb4:	4a0b      	ldr	r2, [pc, #44]	; (8007be4 <prvCheckTasksWaitingTermination+0x54>)
 8007bb6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007bb8:	4b0b      	ldr	r3, [pc, #44]	; (8007be8 <prvCheckTasksWaitingTermination+0x58>)
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	3b01      	subs	r3, #1
 8007bbe:	4a0a      	ldr	r2, [pc, #40]	; (8007be8 <prvCheckTasksWaitingTermination+0x58>)
 8007bc0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007bc2:	f000 fdef 	bl	80087a4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007bc6:	6878      	ldr	r0, [r7, #4]
 8007bc8:	f000 f810 	bl	8007bec <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007bcc:	4b06      	ldr	r3, [pc, #24]	; (8007be8 <prvCheckTasksWaitingTermination+0x58>)
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d1e1      	bne.n	8007b98 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007bd4:	bf00      	nop
 8007bd6:	bf00      	nop
 8007bd8:	3708      	adds	r7, #8
 8007bda:	46bd      	mov	sp, r7
 8007bdc:	bd80      	pop	{r7, pc}
 8007bde:	bf00      	nop
 8007be0:	20001e64 	.word	0x20001e64
 8007be4:	20001e90 	.word	0x20001e90
 8007be8:	20001e78 	.word	0x20001e78

08007bec <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007bec:	b580      	push	{r7, lr}
 8007bee:	b084      	sub	sp, #16
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	3354      	adds	r3, #84	; 0x54
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	f001 fb87 	bl	800930c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d108      	bne.n	8007c1a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	f000 ff87 	bl	8008b20 <vPortFree>
				vPortFree( pxTCB );
 8007c12:	6878      	ldr	r0, [r7, #4]
 8007c14:	f000 ff84 	bl	8008b20 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007c18:	e018      	b.n	8007c4c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8007c20:	2b01      	cmp	r3, #1
 8007c22:	d103      	bne.n	8007c2c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007c24:	6878      	ldr	r0, [r7, #4]
 8007c26:	f000 ff7b 	bl	8008b20 <vPortFree>
	}
 8007c2a:	e00f      	b.n	8007c4c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8007c32:	2b02      	cmp	r3, #2
 8007c34:	d00a      	beq.n	8007c4c <prvDeleteTCB+0x60>
	__asm volatile
 8007c36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c3a:	f383 8811 	msr	BASEPRI, r3
 8007c3e:	f3bf 8f6f 	isb	sy
 8007c42:	f3bf 8f4f 	dsb	sy
 8007c46:	60fb      	str	r3, [r7, #12]
}
 8007c48:	bf00      	nop
 8007c4a:	e7fe      	b.n	8007c4a <prvDeleteTCB+0x5e>
	}
 8007c4c:	bf00      	nop
 8007c4e:	3710      	adds	r7, #16
 8007c50:	46bd      	mov	sp, r7
 8007c52:	bd80      	pop	{r7, pc}

08007c54 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007c54:	b480      	push	{r7}
 8007c56:	b083      	sub	sp, #12
 8007c58:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007c5a:	4b0c      	ldr	r3, [pc, #48]	; (8007c8c <prvResetNextTaskUnblockTime+0x38>)
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d104      	bne.n	8007c6e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007c64:	4b0a      	ldr	r3, [pc, #40]	; (8007c90 <prvResetNextTaskUnblockTime+0x3c>)
 8007c66:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007c6a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007c6c:	e008      	b.n	8007c80 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c6e:	4b07      	ldr	r3, [pc, #28]	; (8007c8c <prvResetNextTaskUnblockTime+0x38>)
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	68db      	ldr	r3, [r3, #12]
 8007c74:	68db      	ldr	r3, [r3, #12]
 8007c76:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	685b      	ldr	r3, [r3, #4]
 8007c7c:	4a04      	ldr	r2, [pc, #16]	; (8007c90 <prvResetNextTaskUnblockTime+0x3c>)
 8007c7e:	6013      	str	r3, [r2, #0]
}
 8007c80:	bf00      	nop
 8007c82:	370c      	adds	r7, #12
 8007c84:	46bd      	mov	sp, r7
 8007c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8a:	4770      	bx	lr
 8007c8c:	20001e48 	.word	0x20001e48
 8007c90:	20001eb0 	.word	0x20001eb0

08007c94 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007c94:	b480      	push	{r7}
 8007c96:	b083      	sub	sp, #12
 8007c98:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007c9a:	4b0b      	ldr	r3, [pc, #44]	; (8007cc8 <xTaskGetSchedulerState+0x34>)
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d102      	bne.n	8007ca8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007ca2:	2301      	movs	r3, #1
 8007ca4:	607b      	str	r3, [r7, #4]
 8007ca6:	e008      	b.n	8007cba <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007ca8:	4b08      	ldr	r3, [pc, #32]	; (8007ccc <xTaskGetSchedulerState+0x38>)
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d102      	bne.n	8007cb6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007cb0:	2302      	movs	r3, #2
 8007cb2:	607b      	str	r3, [r7, #4]
 8007cb4:	e001      	b.n	8007cba <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007cb6:	2300      	movs	r3, #0
 8007cb8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007cba:	687b      	ldr	r3, [r7, #4]
	}
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	370c      	adds	r7, #12
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc6:	4770      	bx	lr
 8007cc8:	20001e9c 	.word	0x20001e9c
 8007ccc:	20001eb8 	.word	0x20001eb8

08007cd0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b086      	sub	sp, #24
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007cdc:	2300      	movs	r3, #0
 8007cde:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d056      	beq.n	8007d94 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007ce6:	4b2e      	ldr	r3, [pc, #184]	; (8007da0 <xTaskPriorityDisinherit+0xd0>)
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	693a      	ldr	r2, [r7, #16]
 8007cec:	429a      	cmp	r2, r3
 8007cee:	d00a      	beq.n	8007d06 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007cf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cf4:	f383 8811 	msr	BASEPRI, r3
 8007cf8:	f3bf 8f6f 	isb	sy
 8007cfc:	f3bf 8f4f 	dsb	sy
 8007d00:	60fb      	str	r3, [r7, #12]
}
 8007d02:	bf00      	nop
 8007d04:	e7fe      	b.n	8007d04 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007d06:	693b      	ldr	r3, [r7, #16]
 8007d08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d10a      	bne.n	8007d24 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8007d0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d12:	f383 8811 	msr	BASEPRI, r3
 8007d16:	f3bf 8f6f 	isb	sy
 8007d1a:	f3bf 8f4f 	dsb	sy
 8007d1e:	60bb      	str	r3, [r7, #8]
}
 8007d20:	bf00      	nop
 8007d22:	e7fe      	b.n	8007d22 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007d24:	693b      	ldr	r3, [r7, #16]
 8007d26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d28:	1e5a      	subs	r2, r3, #1
 8007d2a:	693b      	ldr	r3, [r7, #16]
 8007d2c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007d2e:	693b      	ldr	r3, [r7, #16]
 8007d30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d32:	693b      	ldr	r3, [r7, #16]
 8007d34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007d36:	429a      	cmp	r2, r3
 8007d38:	d02c      	beq.n	8007d94 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007d3a:	693b      	ldr	r3, [r7, #16]
 8007d3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d128      	bne.n	8007d94 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007d42:	693b      	ldr	r3, [r7, #16]
 8007d44:	3304      	adds	r3, #4
 8007d46:	4618      	mov	r0, r3
 8007d48:	f7fe fc46 	bl	80065d8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007d4c:	693b      	ldr	r3, [r7, #16]
 8007d4e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007d50:	693b      	ldr	r3, [r7, #16]
 8007d52:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d54:	693b      	ldr	r3, [r7, #16]
 8007d56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d58:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007d5c:	693b      	ldr	r3, [r7, #16]
 8007d5e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007d60:	693b      	ldr	r3, [r7, #16]
 8007d62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d64:	4b0f      	ldr	r3, [pc, #60]	; (8007da4 <xTaskPriorityDisinherit+0xd4>)
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	429a      	cmp	r2, r3
 8007d6a:	d903      	bls.n	8007d74 <xTaskPriorityDisinherit+0xa4>
 8007d6c:	693b      	ldr	r3, [r7, #16]
 8007d6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d70:	4a0c      	ldr	r2, [pc, #48]	; (8007da4 <xTaskPriorityDisinherit+0xd4>)
 8007d72:	6013      	str	r3, [r2, #0]
 8007d74:	693b      	ldr	r3, [r7, #16]
 8007d76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d78:	4613      	mov	r3, r2
 8007d7a:	009b      	lsls	r3, r3, #2
 8007d7c:	4413      	add	r3, r2
 8007d7e:	009b      	lsls	r3, r3, #2
 8007d80:	4a09      	ldr	r2, [pc, #36]	; (8007da8 <xTaskPriorityDisinherit+0xd8>)
 8007d82:	441a      	add	r2, r3
 8007d84:	693b      	ldr	r3, [r7, #16]
 8007d86:	3304      	adds	r3, #4
 8007d88:	4619      	mov	r1, r3
 8007d8a:	4610      	mov	r0, r2
 8007d8c:	f7fe fbc7 	bl	800651e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007d90:	2301      	movs	r3, #1
 8007d92:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007d94:	697b      	ldr	r3, [r7, #20]
	}
 8007d96:	4618      	mov	r0, r3
 8007d98:	3718      	adds	r7, #24
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	bd80      	pop	{r7, pc}
 8007d9e:	bf00      	nop
 8007da0:	200019bc 	.word	0x200019bc
 8007da4:	20001e98 	.word	0x20001e98
 8007da8:	200019c0 	.word	0x200019c0

08007dac <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007dac:	b580      	push	{r7, lr}
 8007dae:	b084      	sub	sp, #16
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	6078      	str	r0, [r7, #4]
 8007db4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007db6:	4b21      	ldr	r3, [pc, #132]	; (8007e3c <prvAddCurrentTaskToDelayedList+0x90>)
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007dbc:	4b20      	ldr	r3, [pc, #128]	; (8007e40 <prvAddCurrentTaskToDelayedList+0x94>)
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	3304      	adds	r3, #4
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	f7fe fc08 	bl	80065d8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007dce:	d10a      	bne.n	8007de6 <prvAddCurrentTaskToDelayedList+0x3a>
 8007dd0:	683b      	ldr	r3, [r7, #0]
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d007      	beq.n	8007de6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007dd6:	4b1a      	ldr	r3, [pc, #104]	; (8007e40 <prvAddCurrentTaskToDelayedList+0x94>)
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	3304      	adds	r3, #4
 8007ddc:	4619      	mov	r1, r3
 8007dde:	4819      	ldr	r0, [pc, #100]	; (8007e44 <prvAddCurrentTaskToDelayedList+0x98>)
 8007de0:	f7fe fb9d 	bl	800651e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007de4:	e026      	b.n	8007e34 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007de6:	68fa      	ldr	r2, [r7, #12]
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	4413      	add	r3, r2
 8007dec:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007dee:	4b14      	ldr	r3, [pc, #80]	; (8007e40 <prvAddCurrentTaskToDelayedList+0x94>)
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	68ba      	ldr	r2, [r7, #8]
 8007df4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007df6:	68ba      	ldr	r2, [r7, #8]
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	429a      	cmp	r2, r3
 8007dfc:	d209      	bcs.n	8007e12 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007dfe:	4b12      	ldr	r3, [pc, #72]	; (8007e48 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007e00:	681a      	ldr	r2, [r3, #0]
 8007e02:	4b0f      	ldr	r3, [pc, #60]	; (8007e40 <prvAddCurrentTaskToDelayedList+0x94>)
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	3304      	adds	r3, #4
 8007e08:	4619      	mov	r1, r3
 8007e0a:	4610      	mov	r0, r2
 8007e0c:	f7fe fbab 	bl	8006566 <vListInsert>
}
 8007e10:	e010      	b.n	8007e34 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007e12:	4b0e      	ldr	r3, [pc, #56]	; (8007e4c <prvAddCurrentTaskToDelayedList+0xa0>)
 8007e14:	681a      	ldr	r2, [r3, #0]
 8007e16:	4b0a      	ldr	r3, [pc, #40]	; (8007e40 <prvAddCurrentTaskToDelayedList+0x94>)
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	3304      	adds	r3, #4
 8007e1c:	4619      	mov	r1, r3
 8007e1e:	4610      	mov	r0, r2
 8007e20:	f7fe fba1 	bl	8006566 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007e24:	4b0a      	ldr	r3, [pc, #40]	; (8007e50 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	68ba      	ldr	r2, [r7, #8]
 8007e2a:	429a      	cmp	r2, r3
 8007e2c:	d202      	bcs.n	8007e34 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007e2e:	4a08      	ldr	r2, [pc, #32]	; (8007e50 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007e30:	68bb      	ldr	r3, [r7, #8]
 8007e32:	6013      	str	r3, [r2, #0]
}
 8007e34:	bf00      	nop
 8007e36:	3710      	adds	r7, #16
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	bd80      	pop	{r7, pc}
 8007e3c:	20001e94 	.word	0x20001e94
 8007e40:	200019bc 	.word	0x200019bc
 8007e44:	20001e7c 	.word	0x20001e7c
 8007e48:	20001e4c 	.word	0x20001e4c
 8007e4c:	20001e48 	.word	0x20001e48
 8007e50:	20001eb0 	.word	0x20001eb0

08007e54 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007e54:	b580      	push	{r7, lr}
 8007e56:	b08a      	sub	sp, #40	; 0x28
 8007e58:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007e5e:	f000 fb07 	bl	8008470 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007e62:	4b1c      	ldr	r3, [pc, #112]	; (8007ed4 <xTimerCreateTimerTask+0x80>)
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d021      	beq.n	8007eae <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007e6e:	2300      	movs	r3, #0
 8007e70:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007e72:	1d3a      	adds	r2, r7, #4
 8007e74:	f107 0108 	add.w	r1, r7, #8
 8007e78:	f107 030c 	add.w	r3, r7, #12
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	f7fe fb07 	bl	8006490 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007e82:	6879      	ldr	r1, [r7, #4]
 8007e84:	68bb      	ldr	r3, [r7, #8]
 8007e86:	68fa      	ldr	r2, [r7, #12]
 8007e88:	9202      	str	r2, [sp, #8]
 8007e8a:	9301      	str	r3, [sp, #4]
 8007e8c:	2302      	movs	r3, #2
 8007e8e:	9300      	str	r3, [sp, #0]
 8007e90:	2300      	movs	r3, #0
 8007e92:	460a      	mov	r2, r1
 8007e94:	4910      	ldr	r1, [pc, #64]	; (8007ed8 <xTimerCreateTimerTask+0x84>)
 8007e96:	4811      	ldr	r0, [pc, #68]	; (8007edc <xTimerCreateTimerTask+0x88>)
 8007e98:	f7ff f8b4 	bl	8007004 <xTaskCreateStatic>
 8007e9c:	4603      	mov	r3, r0
 8007e9e:	4a10      	ldr	r2, [pc, #64]	; (8007ee0 <xTimerCreateTimerTask+0x8c>)
 8007ea0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007ea2:	4b0f      	ldr	r3, [pc, #60]	; (8007ee0 <xTimerCreateTimerTask+0x8c>)
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d001      	beq.n	8007eae <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007eaa:	2301      	movs	r3, #1
 8007eac:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007eae:	697b      	ldr	r3, [r7, #20]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d10a      	bne.n	8007eca <xTimerCreateTimerTask+0x76>
	__asm volatile
 8007eb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eb8:	f383 8811 	msr	BASEPRI, r3
 8007ebc:	f3bf 8f6f 	isb	sy
 8007ec0:	f3bf 8f4f 	dsb	sy
 8007ec4:	613b      	str	r3, [r7, #16]
}
 8007ec6:	bf00      	nop
 8007ec8:	e7fe      	b.n	8007ec8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007eca:	697b      	ldr	r3, [r7, #20]
}
 8007ecc:	4618      	mov	r0, r3
 8007ece:	3718      	adds	r7, #24
 8007ed0:	46bd      	mov	sp, r7
 8007ed2:	bd80      	pop	{r7, pc}
 8007ed4:	20001eec 	.word	0x20001eec
 8007ed8:	0800a010 	.word	0x0800a010
 8007edc:	08008019 	.word	0x08008019
 8007ee0:	20001ef0 	.word	0x20001ef0

08007ee4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007ee4:	b580      	push	{r7, lr}
 8007ee6:	b08a      	sub	sp, #40	; 0x28
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	60f8      	str	r0, [r7, #12]
 8007eec:	60b9      	str	r1, [r7, #8]
 8007eee:	607a      	str	r2, [r7, #4]
 8007ef0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d10a      	bne.n	8007f12 <xTimerGenericCommand+0x2e>
	__asm volatile
 8007efc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f00:	f383 8811 	msr	BASEPRI, r3
 8007f04:	f3bf 8f6f 	isb	sy
 8007f08:	f3bf 8f4f 	dsb	sy
 8007f0c:	623b      	str	r3, [r7, #32]
}
 8007f0e:	bf00      	nop
 8007f10:	e7fe      	b.n	8007f10 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007f12:	4b1a      	ldr	r3, [pc, #104]	; (8007f7c <xTimerGenericCommand+0x98>)
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d02a      	beq.n	8007f70 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007f1a:	68bb      	ldr	r3, [r7, #8]
 8007f1c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007f26:	68bb      	ldr	r3, [r7, #8]
 8007f28:	2b05      	cmp	r3, #5
 8007f2a:	dc18      	bgt.n	8007f5e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007f2c:	f7ff feb2 	bl	8007c94 <xTaskGetSchedulerState>
 8007f30:	4603      	mov	r3, r0
 8007f32:	2b02      	cmp	r3, #2
 8007f34:	d109      	bne.n	8007f4a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007f36:	4b11      	ldr	r3, [pc, #68]	; (8007f7c <xTimerGenericCommand+0x98>)
 8007f38:	6818      	ldr	r0, [r3, #0]
 8007f3a:	f107 0110 	add.w	r1, r7, #16
 8007f3e:	2300      	movs	r3, #0
 8007f40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007f42:	f7fe fc77 	bl	8006834 <xQueueGenericSend>
 8007f46:	6278      	str	r0, [r7, #36]	; 0x24
 8007f48:	e012      	b.n	8007f70 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007f4a:	4b0c      	ldr	r3, [pc, #48]	; (8007f7c <xTimerGenericCommand+0x98>)
 8007f4c:	6818      	ldr	r0, [r3, #0]
 8007f4e:	f107 0110 	add.w	r1, r7, #16
 8007f52:	2300      	movs	r3, #0
 8007f54:	2200      	movs	r2, #0
 8007f56:	f7fe fc6d 	bl	8006834 <xQueueGenericSend>
 8007f5a:	6278      	str	r0, [r7, #36]	; 0x24
 8007f5c:	e008      	b.n	8007f70 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007f5e:	4b07      	ldr	r3, [pc, #28]	; (8007f7c <xTimerGenericCommand+0x98>)
 8007f60:	6818      	ldr	r0, [r3, #0]
 8007f62:	f107 0110 	add.w	r1, r7, #16
 8007f66:	2300      	movs	r3, #0
 8007f68:	683a      	ldr	r2, [r7, #0]
 8007f6a:	f7fe fd61 	bl	8006a30 <xQueueGenericSendFromISR>
 8007f6e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007f72:	4618      	mov	r0, r3
 8007f74:	3728      	adds	r7, #40	; 0x28
 8007f76:	46bd      	mov	sp, r7
 8007f78:	bd80      	pop	{r7, pc}
 8007f7a:	bf00      	nop
 8007f7c:	20001eec 	.word	0x20001eec

08007f80 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007f80:	b580      	push	{r7, lr}
 8007f82:	b088      	sub	sp, #32
 8007f84:	af02      	add	r7, sp, #8
 8007f86:	6078      	str	r0, [r7, #4]
 8007f88:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f8a:	4b22      	ldr	r3, [pc, #136]	; (8008014 <prvProcessExpiredTimer+0x94>)
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	68db      	ldr	r3, [r3, #12]
 8007f90:	68db      	ldr	r3, [r3, #12]
 8007f92:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007f94:	697b      	ldr	r3, [r7, #20]
 8007f96:	3304      	adds	r3, #4
 8007f98:	4618      	mov	r0, r3
 8007f9a:	f7fe fb1d 	bl	80065d8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007f9e:	697b      	ldr	r3, [r7, #20]
 8007fa0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007fa4:	f003 0304 	and.w	r3, r3, #4
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d022      	beq.n	8007ff2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007fac:	697b      	ldr	r3, [r7, #20]
 8007fae:	699a      	ldr	r2, [r3, #24]
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	18d1      	adds	r1, r2, r3
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	683a      	ldr	r2, [r7, #0]
 8007fb8:	6978      	ldr	r0, [r7, #20]
 8007fba:	f000 f8d1 	bl	8008160 <prvInsertTimerInActiveList>
 8007fbe:	4603      	mov	r3, r0
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d01f      	beq.n	8008004 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	9300      	str	r3, [sp, #0]
 8007fc8:	2300      	movs	r3, #0
 8007fca:	687a      	ldr	r2, [r7, #4]
 8007fcc:	2100      	movs	r1, #0
 8007fce:	6978      	ldr	r0, [r7, #20]
 8007fd0:	f7ff ff88 	bl	8007ee4 <xTimerGenericCommand>
 8007fd4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007fd6:	693b      	ldr	r3, [r7, #16]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d113      	bne.n	8008004 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8007fdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fe0:	f383 8811 	msr	BASEPRI, r3
 8007fe4:	f3bf 8f6f 	isb	sy
 8007fe8:	f3bf 8f4f 	dsb	sy
 8007fec:	60fb      	str	r3, [r7, #12]
}
 8007fee:	bf00      	nop
 8007ff0:	e7fe      	b.n	8007ff0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007ff2:	697b      	ldr	r3, [r7, #20]
 8007ff4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007ff8:	f023 0301 	bic.w	r3, r3, #1
 8007ffc:	b2da      	uxtb	r2, r3
 8007ffe:	697b      	ldr	r3, [r7, #20]
 8008000:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008004:	697b      	ldr	r3, [r7, #20]
 8008006:	6a1b      	ldr	r3, [r3, #32]
 8008008:	6978      	ldr	r0, [r7, #20]
 800800a:	4798      	blx	r3
}
 800800c:	bf00      	nop
 800800e:	3718      	adds	r7, #24
 8008010:	46bd      	mov	sp, r7
 8008012:	bd80      	pop	{r7, pc}
 8008014:	20001ee4 	.word	0x20001ee4

08008018 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008018:	b580      	push	{r7, lr}
 800801a:	b084      	sub	sp, #16
 800801c:	af00      	add	r7, sp, #0
 800801e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008020:	f107 0308 	add.w	r3, r7, #8
 8008024:	4618      	mov	r0, r3
 8008026:	f000 f857 	bl	80080d8 <prvGetNextExpireTime>
 800802a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800802c:	68bb      	ldr	r3, [r7, #8]
 800802e:	4619      	mov	r1, r3
 8008030:	68f8      	ldr	r0, [r7, #12]
 8008032:	f000 f803 	bl	800803c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008036:	f000 f8d5 	bl	80081e4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800803a:	e7f1      	b.n	8008020 <prvTimerTask+0x8>

0800803c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800803c:	b580      	push	{r7, lr}
 800803e:	b084      	sub	sp, #16
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
 8008044:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008046:	f7ff fa39 	bl	80074bc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800804a:	f107 0308 	add.w	r3, r7, #8
 800804e:	4618      	mov	r0, r3
 8008050:	f000 f866 	bl	8008120 <prvSampleTimeNow>
 8008054:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008056:	68bb      	ldr	r3, [r7, #8]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d130      	bne.n	80080be <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800805c:	683b      	ldr	r3, [r7, #0]
 800805e:	2b00      	cmp	r3, #0
 8008060:	d10a      	bne.n	8008078 <prvProcessTimerOrBlockTask+0x3c>
 8008062:	687a      	ldr	r2, [r7, #4]
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	429a      	cmp	r2, r3
 8008068:	d806      	bhi.n	8008078 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800806a:	f7ff fa35 	bl	80074d8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800806e:	68f9      	ldr	r1, [r7, #12]
 8008070:	6878      	ldr	r0, [r7, #4]
 8008072:	f7ff ff85 	bl	8007f80 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008076:	e024      	b.n	80080c2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	2b00      	cmp	r3, #0
 800807c:	d008      	beq.n	8008090 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800807e:	4b13      	ldr	r3, [pc, #76]	; (80080cc <prvProcessTimerOrBlockTask+0x90>)
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	2b00      	cmp	r3, #0
 8008086:	d101      	bne.n	800808c <prvProcessTimerOrBlockTask+0x50>
 8008088:	2301      	movs	r3, #1
 800808a:	e000      	b.n	800808e <prvProcessTimerOrBlockTask+0x52>
 800808c:	2300      	movs	r3, #0
 800808e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008090:	4b0f      	ldr	r3, [pc, #60]	; (80080d0 <prvProcessTimerOrBlockTask+0x94>)
 8008092:	6818      	ldr	r0, [r3, #0]
 8008094:	687a      	ldr	r2, [r7, #4]
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	1ad3      	subs	r3, r2, r3
 800809a:	683a      	ldr	r2, [r7, #0]
 800809c:	4619      	mov	r1, r3
 800809e:	f7fe ff7d 	bl	8006f9c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80080a2:	f7ff fa19 	bl	80074d8 <xTaskResumeAll>
 80080a6:	4603      	mov	r3, r0
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d10a      	bne.n	80080c2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80080ac:	4b09      	ldr	r3, [pc, #36]	; (80080d4 <prvProcessTimerOrBlockTask+0x98>)
 80080ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80080b2:	601a      	str	r2, [r3, #0]
 80080b4:	f3bf 8f4f 	dsb	sy
 80080b8:	f3bf 8f6f 	isb	sy
}
 80080bc:	e001      	b.n	80080c2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80080be:	f7ff fa0b 	bl	80074d8 <xTaskResumeAll>
}
 80080c2:	bf00      	nop
 80080c4:	3710      	adds	r7, #16
 80080c6:	46bd      	mov	sp, r7
 80080c8:	bd80      	pop	{r7, pc}
 80080ca:	bf00      	nop
 80080cc:	20001ee8 	.word	0x20001ee8
 80080d0:	20001eec 	.word	0x20001eec
 80080d4:	e000ed04 	.word	0xe000ed04

080080d8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80080d8:	b480      	push	{r7}
 80080da:	b085      	sub	sp, #20
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80080e0:	4b0e      	ldr	r3, [pc, #56]	; (800811c <prvGetNextExpireTime+0x44>)
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d101      	bne.n	80080ee <prvGetNextExpireTime+0x16>
 80080ea:	2201      	movs	r2, #1
 80080ec:	e000      	b.n	80080f0 <prvGetNextExpireTime+0x18>
 80080ee:	2200      	movs	r2, #0
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d105      	bne.n	8008108 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80080fc:	4b07      	ldr	r3, [pc, #28]	; (800811c <prvGetNextExpireTime+0x44>)
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	68db      	ldr	r3, [r3, #12]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	60fb      	str	r3, [r7, #12]
 8008106:	e001      	b.n	800810c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008108:	2300      	movs	r3, #0
 800810a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800810c:	68fb      	ldr	r3, [r7, #12]
}
 800810e:	4618      	mov	r0, r3
 8008110:	3714      	adds	r7, #20
 8008112:	46bd      	mov	sp, r7
 8008114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008118:	4770      	bx	lr
 800811a:	bf00      	nop
 800811c:	20001ee4 	.word	0x20001ee4

08008120 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008120:	b580      	push	{r7, lr}
 8008122:	b084      	sub	sp, #16
 8008124:	af00      	add	r7, sp, #0
 8008126:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008128:	f7ff fa74 	bl	8007614 <xTaskGetTickCount>
 800812c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800812e:	4b0b      	ldr	r3, [pc, #44]	; (800815c <prvSampleTimeNow+0x3c>)
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	68fa      	ldr	r2, [r7, #12]
 8008134:	429a      	cmp	r2, r3
 8008136:	d205      	bcs.n	8008144 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008138:	f000 f936 	bl	80083a8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	2201      	movs	r2, #1
 8008140:	601a      	str	r2, [r3, #0]
 8008142:	e002      	b.n	800814a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	2200      	movs	r2, #0
 8008148:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800814a:	4a04      	ldr	r2, [pc, #16]	; (800815c <prvSampleTimeNow+0x3c>)
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008150:	68fb      	ldr	r3, [r7, #12]
}
 8008152:	4618      	mov	r0, r3
 8008154:	3710      	adds	r7, #16
 8008156:	46bd      	mov	sp, r7
 8008158:	bd80      	pop	{r7, pc}
 800815a:	bf00      	nop
 800815c:	20001ef4 	.word	0x20001ef4

08008160 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008160:	b580      	push	{r7, lr}
 8008162:	b086      	sub	sp, #24
 8008164:	af00      	add	r7, sp, #0
 8008166:	60f8      	str	r0, [r7, #12]
 8008168:	60b9      	str	r1, [r7, #8]
 800816a:	607a      	str	r2, [r7, #4]
 800816c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800816e:	2300      	movs	r3, #0
 8008170:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	68ba      	ldr	r2, [r7, #8]
 8008176:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	68fa      	ldr	r2, [r7, #12]
 800817c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800817e:	68ba      	ldr	r2, [r7, #8]
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	429a      	cmp	r2, r3
 8008184:	d812      	bhi.n	80081ac <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008186:	687a      	ldr	r2, [r7, #4]
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	1ad2      	subs	r2, r2, r3
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	699b      	ldr	r3, [r3, #24]
 8008190:	429a      	cmp	r2, r3
 8008192:	d302      	bcc.n	800819a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008194:	2301      	movs	r3, #1
 8008196:	617b      	str	r3, [r7, #20]
 8008198:	e01b      	b.n	80081d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800819a:	4b10      	ldr	r3, [pc, #64]	; (80081dc <prvInsertTimerInActiveList+0x7c>)
 800819c:	681a      	ldr	r2, [r3, #0]
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	3304      	adds	r3, #4
 80081a2:	4619      	mov	r1, r3
 80081a4:	4610      	mov	r0, r2
 80081a6:	f7fe f9de 	bl	8006566 <vListInsert>
 80081aa:	e012      	b.n	80081d2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80081ac:	687a      	ldr	r2, [r7, #4]
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	429a      	cmp	r2, r3
 80081b2:	d206      	bcs.n	80081c2 <prvInsertTimerInActiveList+0x62>
 80081b4:	68ba      	ldr	r2, [r7, #8]
 80081b6:	683b      	ldr	r3, [r7, #0]
 80081b8:	429a      	cmp	r2, r3
 80081ba:	d302      	bcc.n	80081c2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80081bc:	2301      	movs	r3, #1
 80081be:	617b      	str	r3, [r7, #20]
 80081c0:	e007      	b.n	80081d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80081c2:	4b07      	ldr	r3, [pc, #28]	; (80081e0 <prvInsertTimerInActiveList+0x80>)
 80081c4:	681a      	ldr	r2, [r3, #0]
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	3304      	adds	r3, #4
 80081ca:	4619      	mov	r1, r3
 80081cc:	4610      	mov	r0, r2
 80081ce:	f7fe f9ca 	bl	8006566 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80081d2:	697b      	ldr	r3, [r7, #20]
}
 80081d4:	4618      	mov	r0, r3
 80081d6:	3718      	adds	r7, #24
 80081d8:	46bd      	mov	sp, r7
 80081da:	bd80      	pop	{r7, pc}
 80081dc:	20001ee8 	.word	0x20001ee8
 80081e0:	20001ee4 	.word	0x20001ee4

080081e4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80081e4:	b580      	push	{r7, lr}
 80081e6:	b08e      	sub	sp, #56	; 0x38
 80081e8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80081ea:	e0ca      	b.n	8008382 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	da18      	bge.n	8008224 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80081f2:	1d3b      	adds	r3, r7, #4
 80081f4:	3304      	adds	r3, #4
 80081f6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80081f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d10a      	bne.n	8008214 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80081fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008202:	f383 8811 	msr	BASEPRI, r3
 8008206:	f3bf 8f6f 	isb	sy
 800820a:	f3bf 8f4f 	dsb	sy
 800820e:	61fb      	str	r3, [r7, #28]
}
 8008210:	bf00      	nop
 8008212:	e7fe      	b.n	8008212 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008214:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800821a:	6850      	ldr	r0, [r2, #4]
 800821c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800821e:	6892      	ldr	r2, [r2, #8]
 8008220:	4611      	mov	r1, r2
 8008222:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2b00      	cmp	r3, #0
 8008228:	f2c0 80aa 	blt.w	8008380 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008230:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008232:	695b      	ldr	r3, [r3, #20]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d004      	beq.n	8008242 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008238:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800823a:	3304      	adds	r3, #4
 800823c:	4618      	mov	r0, r3
 800823e:	f7fe f9cb 	bl	80065d8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008242:	463b      	mov	r3, r7
 8008244:	4618      	mov	r0, r3
 8008246:	f7ff ff6b 	bl	8008120 <prvSampleTimeNow>
 800824a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2b09      	cmp	r3, #9
 8008250:	f200 8097 	bhi.w	8008382 <prvProcessReceivedCommands+0x19e>
 8008254:	a201      	add	r2, pc, #4	; (adr r2, 800825c <prvProcessReceivedCommands+0x78>)
 8008256:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800825a:	bf00      	nop
 800825c:	08008285 	.word	0x08008285
 8008260:	08008285 	.word	0x08008285
 8008264:	08008285 	.word	0x08008285
 8008268:	080082f9 	.word	0x080082f9
 800826c:	0800830d 	.word	0x0800830d
 8008270:	08008357 	.word	0x08008357
 8008274:	08008285 	.word	0x08008285
 8008278:	08008285 	.word	0x08008285
 800827c:	080082f9 	.word	0x080082f9
 8008280:	0800830d 	.word	0x0800830d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008284:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008286:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800828a:	f043 0301 	orr.w	r3, r3, #1
 800828e:	b2da      	uxtb	r2, r3
 8008290:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008292:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008296:	68ba      	ldr	r2, [r7, #8]
 8008298:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800829a:	699b      	ldr	r3, [r3, #24]
 800829c:	18d1      	adds	r1, r2, r3
 800829e:	68bb      	ldr	r3, [r7, #8]
 80082a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80082a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80082a4:	f7ff ff5c 	bl	8008160 <prvInsertTimerInActiveList>
 80082a8:	4603      	mov	r3, r0
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d069      	beq.n	8008382 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80082ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082b0:	6a1b      	ldr	r3, [r3, #32]
 80082b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80082b4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80082b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082b8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80082bc:	f003 0304 	and.w	r3, r3, #4
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d05e      	beq.n	8008382 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80082c4:	68ba      	ldr	r2, [r7, #8]
 80082c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082c8:	699b      	ldr	r3, [r3, #24]
 80082ca:	441a      	add	r2, r3
 80082cc:	2300      	movs	r3, #0
 80082ce:	9300      	str	r3, [sp, #0]
 80082d0:	2300      	movs	r3, #0
 80082d2:	2100      	movs	r1, #0
 80082d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80082d6:	f7ff fe05 	bl	8007ee4 <xTimerGenericCommand>
 80082da:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80082dc:	6a3b      	ldr	r3, [r7, #32]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d14f      	bne.n	8008382 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80082e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082e6:	f383 8811 	msr	BASEPRI, r3
 80082ea:	f3bf 8f6f 	isb	sy
 80082ee:	f3bf 8f4f 	dsb	sy
 80082f2:	61bb      	str	r3, [r7, #24]
}
 80082f4:	bf00      	nop
 80082f6:	e7fe      	b.n	80082f6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80082f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082fa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80082fe:	f023 0301 	bic.w	r3, r3, #1
 8008302:	b2da      	uxtb	r2, r3
 8008304:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008306:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800830a:	e03a      	b.n	8008382 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800830c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800830e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008312:	f043 0301 	orr.w	r3, r3, #1
 8008316:	b2da      	uxtb	r2, r3
 8008318:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800831a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800831e:	68ba      	ldr	r2, [r7, #8]
 8008320:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008322:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008324:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008326:	699b      	ldr	r3, [r3, #24]
 8008328:	2b00      	cmp	r3, #0
 800832a:	d10a      	bne.n	8008342 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800832c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008330:	f383 8811 	msr	BASEPRI, r3
 8008334:	f3bf 8f6f 	isb	sy
 8008338:	f3bf 8f4f 	dsb	sy
 800833c:	617b      	str	r3, [r7, #20]
}
 800833e:	bf00      	nop
 8008340:	e7fe      	b.n	8008340 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008342:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008344:	699a      	ldr	r2, [r3, #24]
 8008346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008348:	18d1      	adds	r1, r2, r3
 800834a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800834c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800834e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008350:	f7ff ff06 	bl	8008160 <prvInsertTimerInActiveList>
					break;
 8008354:	e015      	b.n	8008382 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008356:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008358:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800835c:	f003 0302 	and.w	r3, r3, #2
 8008360:	2b00      	cmp	r3, #0
 8008362:	d103      	bne.n	800836c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8008364:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008366:	f000 fbdb 	bl	8008b20 <vPortFree>
 800836a:	e00a      	b.n	8008382 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800836c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800836e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008372:	f023 0301 	bic.w	r3, r3, #1
 8008376:	b2da      	uxtb	r2, r3
 8008378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800837a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800837e:	e000      	b.n	8008382 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8008380:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008382:	4b08      	ldr	r3, [pc, #32]	; (80083a4 <prvProcessReceivedCommands+0x1c0>)
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	1d39      	adds	r1, r7, #4
 8008388:	2200      	movs	r2, #0
 800838a:	4618      	mov	r0, r3
 800838c:	f7fe fbec 	bl	8006b68 <xQueueReceive>
 8008390:	4603      	mov	r3, r0
 8008392:	2b00      	cmp	r3, #0
 8008394:	f47f af2a 	bne.w	80081ec <prvProcessReceivedCommands+0x8>
	}
}
 8008398:	bf00      	nop
 800839a:	bf00      	nop
 800839c:	3730      	adds	r7, #48	; 0x30
 800839e:	46bd      	mov	sp, r7
 80083a0:	bd80      	pop	{r7, pc}
 80083a2:	bf00      	nop
 80083a4:	20001eec 	.word	0x20001eec

080083a8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80083a8:	b580      	push	{r7, lr}
 80083aa:	b088      	sub	sp, #32
 80083ac:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80083ae:	e048      	b.n	8008442 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80083b0:	4b2d      	ldr	r3, [pc, #180]	; (8008468 <prvSwitchTimerLists+0xc0>)
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	68db      	ldr	r3, [r3, #12]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80083ba:	4b2b      	ldr	r3, [pc, #172]	; (8008468 <prvSwitchTimerLists+0xc0>)
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	68db      	ldr	r3, [r3, #12]
 80083c0:	68db      	ldr	r3, [r3, #12]
 80083c2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	3304      	adds	r3, #4
 80083c8:	4618      	mov	r0, r3
 80083ca:	f7fe f905 	bl	80065d8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	6a1b      	ldr	r3, [r3, #32]
 80083d2:	68f8      	ldr	r0, [r7, #12]
 80083d4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80083dc:	f003 0304 	and.w	r3, r3, #4
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d02e      	beq.n	8008442 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	699b      	ldr	r3, [r3, #24]
 80083e8:	693a      	ldr	r2, [r7, #16]
 80083ea:	4413      	add	r3, r2
 80083ec:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80083ee:	68ba      	ldr	r2, [r7, #8]
 80083f0:	693b      	ldr	r3, [r7, #16]
 80083f2:	429a      	cmp	r2, r3
 80083f4:	d90e      	bls.n	8008414 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	68ba      	ldr	r2, [r7, #8]
 80083fa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	68fa      	ldr	r2, [r7, #12]
 8008400:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008402:	4b19      	ldr	r3, [pc, #100]	; (8008468 <prvSwitchTimerLists+0xc0>)
 8008404:	681a      	ldr	r2, [r3, #0]
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	3304      	adds	r3, #4
 800840a:	4619      	mov	r1, r3
 800840c:	4610      	mov	r0, r2
 800840e:	f7fe f8aa 	bl	8006566 <vListInsert>
 8008412:	e016      	b.n	8008442 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008414:	2300      	movs	r3, #0
 8008416:	9300      	str	r3, [sp, #0]
 8008418:	2300      	movs	r3, #0
 800841a:	693a      	ldr	r2, [r7, #16]
 800841c:	2100      	movs	r1, #0
 800841e:	68f8      	ldr	r0, [r7, #12]
 8008420:	f7ff fd60 	bl	8007ee4 <xTimerGenericCommand>
 8008424:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	2b00      	cmp	r3, #0
 800842a:	d10a      	bne.n	8008442 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800842c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008430:	f383 8811 	msr	BASEPRI, r3
 8008434:	f3bf 8f6f 	isb	sy
 8008438:	f3bf 8f4f 	dsb	sy
 800843c:	603b      	str	r3, [r7, #0]
}
 800843e:	bf00      	nop
 8008440:	e7fe      	b.n	8008440 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008442:	4b09      	ldr	r3, [pc, #36]	; (8008468 <prvSwitchTimerLists+0xc0>)
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	2b00      	cmp	r3, #0
 800844a:	d1b1      	bne.n	80083b0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800844c:	4b06      	ldr	r3, [pc, #24]	; (8008468 <prvSwitchTimerLists+0xc0>)
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008452:	4b06      	ldr	r3, [pc, #24]	; (800846c <prvSwitchTimerLists+0xc4>)
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	4a04      	ldr	r2, [pc, #16]	; (8008468 <prvSwitchTimerLists+0xc0>)
 8008458:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800845a:	4a04      	ldr	r2, [pc, #16]	; (800846c <prvSwitchTimerLists+0xc4>)
 800845c:	697b      	ldr	r3, [r7, #20]
 800845e:	6013      	str	r3, [r2, #0]
}
 8008460:	bf00      	nop
 8008462:	3718      	adds	r7, #24
 8008464:	46bd      	mov	sp, r7
 8008466:	bd80      	pop	{r7, pc}
 8008468:	20001ee4 	.word	0x20001ee4
 800846c:	20001ee8 	.word	0x20001ee8

08008470 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b082      	sub	sp, #8
 8008474:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008476:	f000 f965 	bl	8008744 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800847a:	4b15      	ldr	r3, [pc, #84]	; (80084d0 <prvCheckForValidListAndQueue+0x60>)
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	2b00      	cmp	r3, #0
 8008480:	d120      	bne.n	80084c4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008482:	4814      	ldr	r0, [pc, #80]	; (80084d4 <prvCheckForValidListAndQueue+0x64>)
 8008484:	f7fe f81e 	bl	80064c4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008488:	4813      	ldr	r0, [pc, #76]	; (80084d8 <prvCheckForValidListAndQueue+0x68>)
 800848a:	f7fe f81b 	bl	80064c4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800848e:	4b13      	ldr	r3, [pc, #76]	; (80084dc <prvCheckForValidListAndQueue+0x6c>)
 8008490:	4a10      	ldr	r2, [pc, #64]	; (80084d4 <prvCheckForValidListAndQueue+0x64>)
 8008492:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008494:	4b12      	ldr	r3, [pc, #72]	; (80084e0 <prvCheckForValidListAndQueue+0x70>)
 8008496:	4a10      	ldr	r2, [pc, #64]	; (80084d8 <prvCheckForValidListAndQueue+0x68>)
 8008498:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800849a:	2300      	movs	r3, #0
 800849c:	9300      	str	r3, [sp, #0]
 800849e:	4b11      	ldr	r3, [pc, #68]	; (80084e4 <prvCheckForValidListAndQueue+0x74>)
 80084a0:	4a11      	ldr	r2, [pc, #68]	; (80084e8 <prvCheckForValidListAndQueue+0x78>)
 80084a2:	2110      	movs	r1, #16
 80084a4:	200a      	movs	r0, #10
 80084a6:	f7fe f929 	bl	80066fc <xQueueGenericCreateStatic>
 80084aa:	4603      	mov	r3, r0
 80084ac:	4a08      	ldr	r2, [pc, #32]	; (80084d0 <prvCheckForValidListAndQueue+0x60>)
 80084ae:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80084b0:	4b07      	ldr	r3, [pc, #28]	; (80084d0 <prvCheckForValidListAndQueue+0x60>)
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d005      	beq.n	80084c4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80084b8:	4b05      	ldr	r3, [pc, #20]	; (80084d0 <prvCheckForValidListAndQueue+0x60>)
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	490b      	ldr	r1, [pc, #44]	; (80084ec <prvCheckForValidListAndQueue+0x7c>)
 80084be:	4618      	mov	r0, r3
 80084c0:	f7fe fd42 	bl	8006f48 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80084c4:	f000 f96e 	bl	80087a4 <vPortExitCritical>
}
 80084c8:	bf00      	nop
 80084ca:	46bd      	mov	sp, r7
 80084cc:	bd80      	pop	{r7, pc}
 80084ce:	bf00      	nop
 80084d0:	20001eec 	.word	0x20001eec
 80084d4:	20001ebc 	.word	0x20001ebc
 80084d8:	20001ed0 	.word	0x20001ed0
 80084dc:	20001ee4 	.word	0x20001ee4
 80084e0:	20001ee8 	.word	0x20001ee8
 80084e4:	20001f98 	.word	0x20001f98
 80084e8:	20001ef8 	.word	0x20001ef8
 80084ec:	0800a018 	.word	0x0800a018

080084f0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80084f0:	b480      	push	{r7}
 80084f2:	b085      	sub	sp, #20
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	60f8      	str	r0, [r7, #12]
 80084f8:	60b9      	str	r1, [r7, #8]
 80084fa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	3b04      	subs	r3, #4
 8008500:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008508:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	3b04      	subs	r3, #4
 800850e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008510:	68bb      	ldr	r3, [r7, #8]
 8008512:	f023 0201 	bic.w	r2, r3, #1
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	3b04      	subs	r3, #4
 800851e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008520:	4a0c      	ldr	r2, [pc, #48]	; (8008554 <pxPortInitialiseStack+0x64>)
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	3b14      	subs	r3, #20
 800852a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800852c:	687a      	ldr	r2, [r7, #4]
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	3b04      	subs	r3, #4
 8008536:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	f06f 0202 	mvn.w	r2, #2
 800853e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	3b20      	subs	r3, #32
 8008544:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008546:	68fb      	ldr	r3, [r7, #12]
}
 8008548:	4618      	mov	r0, r3
 800854a:	3714      	adds	r7, #20
 800854c:	46bd      	mov	sp, r7
 800854e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008552:	4770      	bx	lr
 8008554:	08008559 	.word	0x08008559

08008558 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008558:	b480      	push	{r7}
 800855a:	b085      	sub	sp, #20
 800855c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800855e:	2300      	movs	r3, #0
 8008560:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008562:	4b12      	ldr	r3, [pc, #72]	; (80085ac <prvTaskExitError+0x54>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800856a:	d00a      	beq.n	8008582 <prvTaskExitError+0x2a>
	__asm volatile
 800856c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008570:	f383 8811 	msr	BASEPRI, r3
 8008574:	f3bf 8f6f 	isb	sy
 8008578:	f3bf 8f4f 	dsb	sy
 800857c:	60fb      	str	r3, [r7, #12]
}
 800857e:	bf00      	nop
 8008580:	e7fe      	b.n	8008580 <prvTaskExitError+0x28>
	__asm volatile
 8008582:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008586:	f383 8811 	msr	BASEPRI, r3
 800858a:	f3bf 8f6f 	isb	sy
 800858e:	f3bf 8f4f 	dsb	sy
 8008592:	60bb      	str	r3, [r7, #8]
}
 8008594:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008596:	bf00      	nop
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	2b00      	cmp	r3, #0
 800859c:	d0fc      	beq.n	8008598 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800859e:	bf00      	nop
 80085a0:	bf00      	nop
 80085a2:	3714      	adds	r7, #20
 80085a4:	46bd      	mov	sp, r7
 80085a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085aa:	4770      	bx	lr
 80085ac:	20000044 	.word	0x20000044

080085b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80085b0:	4b07      	ldr	r3, [pc, #28]	; (80085d0 <pxCurrentTCBConst2>)
 80085b2:	6819      	ldr	r1, [r3, #0]
 80085b4:	6808      	ldr	r0, [r1, #0]
 80085b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085ba:	f380 8809 	msr	PSP, r0
 80085be:	f3bf 8f6f 	isb	sy
 80085c2:	f04f 0000 	mov.w	r0, #0
 80085c6:	f380 8811 	msr	BASEPRI, r0
 80085ca:	4770      	bx	lr
 80085cc:	f3af 8000 	nop.w

080085d0 <pxCurrentTCBConst2>:
 80085d0:	200019bc 	.word	0x200019bc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80085d4:	bf00      	nop
 80085d6:	bf00      	nop

080085d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80085d8:	4808      	ldr	r0, [pc, #32]	; (80085fc <prvPortStartFirstTask+0x24>)
 80085da:	6800      	ldr	r0, [r0, #0]
 80085dc:	6800      	ldr	r0, [r0, #0]
 80085de:	f380 8808 	msr	MSP, r0
 80085e2:	f04f 0000 	mov.w	r0, #0
 80085e6:	f380 8814 	msr	CONTROL, r0
 80085ea:	b662      	cpsie	i
 80085ec:	b661      	cpsie	f
 80085ee:	f3bf 8f4f 	dsb	sy
 80085f2:	f3bf 8f6f 	isb	sy
 80085f6:	df00      	svc	0
 80085f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80085fa:	bf00      	nop
 80085fc:	e000ed08 	.word	0xe000ed08

08008600 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008600:	b580      	push	{r7, lr}
 8008602:	b086      	sub	sp, #24
 8008604:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008606:	4b46      	ldr	r3, [pc, #280]	; (8008720 <xPortStartScheduler+0x120>)
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	4a46      	ldr	r2, [pc, #280]	; (8008724 <xPortStartScheduler+0x124>)
 800860c:	4293      	cmp	r3, r2
 800860e:	d10a      	bne.n	8008626 <xPortStartScheduler+0x26>
	__asm volatile
 8008610:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008614:	f383 8811 	msr	BASEPRI, r3
 8008618:	f3bf 8f6f 	isb	sy
 800861c:	f3bf 8f4f 	dsb	sy
 8008620:	613b      	str	r3, [r7, #16]
}
 8008622:	bf00      	nop
 8008624:	e7fe      	b.n	8008624 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008626:	4b3e      	ldr	r3, [pc, #248]	; (8008720 <xPortStartScheduler+0x120>)
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	4a3f      	ldr	r2, [pc, #252]	; (8008728 <xPortStartScheduler+0x128>)
 800862c:	4293      	cmp	r3, r2
 800862e:	d10a      	bne.n	8008646 <xPortStartScheduler+0x46>
	__asm volatile
 8008630:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008634:	f383 8811 	msr	BASEPRI, r3
 8008638:	f3bf 8f6f 	isb	sy
 800863c:	f3bf 8f4f 	dsb	sy
 8008640:	60fb      	str	r3, [r7, #12]
}
 8008642:	bf00      	nop
 8008644:	e7fe      	b.n	8008644 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008646:	4b39      	ldr	r3, [pc, #228]	; (800872c <xPortStartScheduler+0x12c>)
 8008648:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800864a:	697b      	ldr	r3, [r7, #20]
 800864c:	781b      	ldrb	r3, [r3, #0]
 800864e:	b2db      	uxtb	r3, r3
 8008650:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008652:	697b      	ldr	r3, [r7, #20]
 8008654:	22ff      	movs	r2, #255	; 0xff
 8008656:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008658:	697b      	ldr	r3, [r7, #20]
 800865a:	781b      	ldrb	r3, [r3, #0]
 800865c:	b2db      	uxtb	r3, r3
 800865e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008660:	78fb      	ldrb	r3, [r7, #3]
 8008662:	b2db      	uxtb	r3, r3
 8008664:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008668:	b2da      	uxtb	r2, r3
 800866a:	4b31      	ldr	r3, [pc, #196]	; (8008730 <xPortStartScheduler+0x130>)
 800866c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800866e:	4b31      	ldr	r3, [pc, #196]	; (8008734 <xPortStartScheduler+0x134>)
 8008670:	2207      	movs	r2, #7
 8008672:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008674:	e009      	b.n	800868a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008676:	4b2f      	ldr	r3, [pc, #188]	; (8008734 <xPortStartScheduler+0x134>)
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	3b01      	subs	r3, #1
 800867c:	4a2d      	ldr	r2, [pc, #180]	; (8008734 <xPortStartScheduler+0x134>)
 800867e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008680:	78fb      	ldrb	r3, [r7, #3]
 8008682:	b2db      	uxtb	r3, r3
 8008684:	005b      	lsls	r3, r3, #1
 8008686:	b2db      	uxtb	r3, r3
 8008688:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800868a:	78fb      	ldrb	r3, [r7, #3]
 800868c:	b2db      	uxtb	r3, r3
 800868e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008692:	2b80      	cmp	r3, #128	; 0x80
 8008694:	d0ef      	beq.n	8008676 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008696:	4b27      	ldr	r3, [pc, #156]	; (8008734 <xPortStartScheduler+0x134>)
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	f1c3 0307 	rsb	r3, r3, #7
 800869e:	2b04      	cmp	r3, #4
 80086a0:	d00a      	beq.n	80086b8 <xPortStartScheduler+0xb8>
	__asm volatile
 80086a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086a6:	f383 8811 	msr	BASEPRI, r3
 80086aa:	f3bf 8f6f 	isb	sy
 80086ae:	f3bf 8f4f 	dsb	sy
 80086b2:	60bb      	str	r3, [r7, #8]
}
 80086b4:	bf00      	nop
 80086b6:	e7fe      	b.n	80086b6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80086b8:	4b1e      	ldr	r3, [pc, #120]	; (8008734 <xPortStartScheduler+0x134>)
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	021b      	lsls	r3, r3, #8
 80086be:	4a1d      	ldr	r2, [pc, #116]	; (8008734 <xPortStartScheduler+0x134>)
 80086c0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80086c2:	4b1c      	ldr	r3, [pc, #112]	; (8008734 <xPortStartScheduler+0x134>)
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80086ca:	4a1a      	ldr	r2, [pc, #104]	; (8008734 <xPortStartScheduler+0x134>)
 80086cc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	b2da      	uxtb	r2, r3
 80086d2:	697b      	ldr	r3, [r7, #20]
 80086d4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80086d6:	4b18      	ldr	r3, [pc, #96]	; (8008738 <xPortStartScheduler+0x138>)
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	4a17      	ldr	r2, [pc, #92]	; (8008738 <xPortStartScheduler+0x138>)
 80086dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80086e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80086e2:	4b15      	ldr	r3, [pc, #84]	; (8008738 <xPortStartScheduler+0x138>)
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	4a14      	ldr	r2, [pc, #80]	; (8008738 <xPortStartScheduler+0x138>)
 80086e8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80086ec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80086ee:	f000 f8dd 	bl	80088ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80086f2:	4b12      	ldr	r3, [pc, #72]	; (800873c <xPortStartScheduler+0x13c>)
 80086f4:	2200      	movs	r2, #0
 80086f6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80086f8:	f000 f8fc 	bl	80088f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80086fc:	4b10      	ldr	r3, [pc, #64]	; (8008740 <xPortStartScheduler+0x140>)
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	4a0f      	ldr	r2, [pc, #60]	; (8008740 <xPortStartScheduler+0x140>)
 8008702:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008706:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008708:	f7ff ff66 	bl	80085d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800870c:	f7ff f84c 	bl	80077a8 <vTaskSwitchContext>
	prvTaskExitError();
 8008710:	f7ff ff22 	bl	8008558 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008714:	2300      	movs	r3, #0
}
 8008716:	4618      	mov	r0, r3
 8008718:	3718      	adds	r7, #24
 800871a:	46bd      	mov	sp, r7
 800871c:	bd80      	pop	{r7, pc}
 800871e:	bf00      	nop
 8008720:	e000ed00 	.word	0xe000ed00
 8008724:	410fc271 	.word	0x410fc271
 8008728:	410fc270 	.word	0x410fc270
 800872c:	e000e400 	.word	0xe000e400
 8008730:	20001fe8 	.word	0x20001fe8
 8008734:	20001fec 	.word	0x20001fec
 8008738:	e000ed20 	.word	0xe000ed20
 800873c:	20000044 	.word	0x20000044
 8008740:	e000ef34 	.word	0xe000ef34

08008744 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008744:	b480      	push	{r7}
 8008746:	b083      	sub	sp, #12
 8008748:	af00      	add	r7, sp, #0
	__asm volatile
 800874a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800874e:	f383 8811 	msr	BASEPRI, r3
 8008752:	f3bf 8f6f 	isb	sy
 8008756:	f3bf 8f4f 	dsb	sy
 800875a:	607b      	str	r3, [r7, #4]
}
 800875c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800875e:	4b0f      	ldr	r3, [pc, #60]	; (800879c <vPortEnterCritical+0x58>)
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	3301      	adds	r3, #1
 8008764:	4a0d      	ldr	r2, [pc, #52]	; (800879c <vPortEnterCritical+0x58>)
 8008766:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008768:	4b0c      	ldr	r3, [pc, #48]	; (800879c <vPortEnterCritical+0x58>)
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	2b01      	cmp	r3, #1
 800876e:	d10f      	bne.n	8008790 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008770:	4b0b      	ldr	r3, [pc, #44]	; (80087a0 <vPortEnterCritical+0x5c>)
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	b2db      	uxtb	r3, r3
 8008776:	2b00      	cmp	r3, #0
 8008778:	d00a      	beq.n	8008790 <vPortEnterCritical+0x4c>
	__asm volatile
 800877a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800877e:	f383 8811 	msr	BASEPRI, r3
 8008782:	f3bf 8f6f 	isb	sy
 8008786:	f3bf 8f4f 	dsb	sy
 800878a:	603b      	str	r3, [r7, #0]
}
 800878c:	bf00      	nop
 800878e:	e7fe      	b.n	800878e <vPortEnterCritical+0x4a>
	}
}
 8008790:	bf00      	nop
 8008792:	370c      	adds	r7, #12
 8008794:	46bd      	mov	sp, r7
 8008796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879a:	4770      	bx	lr
 800879c:	20000044 	.word	0x20000044
 80087a0:	e000ed04 	.word	0xe000ed04

080087a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80087a4:	b480      	push	{r7}
 80087a6:	b083      	sub	sp, #12
 80087a8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80087aa:	4b12      	ldr	r3, [pc, #72]	; (80087f4 <vPortExitCritical+0x50>)
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d10a      	bne.n	80087c8 <vPortExitCritical+0x24>
	__asm volatile
 80087b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087b6:	f383 8811 	msr	BASEPRI, r3
 80087ba:	f3bf 8f6f 	isb	sy
 80087be:	f3bf 8f4f 	dsb	sy
 80087c2:	607b      	str	r3, [r7, #4]
}
 80087c4:	bf00      	nop
 80087c6:	e7fe      	b.n	80087c6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80087c8:	4b0a      	ldr	r3, [pc, #40]	; (80087f4 <vPortExitCritical+0x50>)
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	3b01      	subs	r3, #1
 80087ce:	4a09      	ldr	r2, [pc, #36]	; (80087f4 <vPortExitCritical+0x50>)
 80087d0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80087d2:	4b08      	ldr	r3, [pc, #32]	; (80087f4 <vPortExitCritical+0x50>)
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d105      	bne.n	80087e6 <vPortExitCritical+0x42>
 80087da:	2300      	movs	r3, #0
 80087dc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80087de:	683b      	ldr	r3, [r7, #0]
 80087e0:	f383 8811 	msr	BASEPRI, r3
}
 80087e4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80087e6:	bf00      	nop
 80087e8:	370c      	adds	r7, #12
 80087ea:	46bd      	mov	sp, r7
 80087ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f0:	4770      	bx	lr
 80087f2:	bf00      	nop
 80087f4:	20000044 	.word	0x20000044
	...

08008800 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008800:	f3ef 8009 	mrs	r0, PSP
 8008804:	f3bf 8f6f 	isb	sy
 8008808:	4b15      	ldr	r3, [pc, #84]	; (8008860 <pxCurrentTCBConst>)
 800880a:	681a      	ldr	r2, [r3, #0]
 800880c:	f01e 0f10 	tst.w	lr, #16
 8008810:	bf08      	it	eq
 8008812:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008816:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800881a:	6010      	str	r0, [r2, #0]
 800881c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008820:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008824:	f380 8811 	msr	BASEPRI, r0
 8008828:	f3bf 8f4f 	dsb	sy
 800882c:	f3bf 8f6f 	isb	sy
 8008830:	f7fe ffba 	bl	80077a8 <vTaskSwitchContext>
 8008834:	f04f 0000 	mov.w	r0, #0
 8008838:	f380 8811 	msr	BASEPRI, r0
 800883c:	bc09      	pop	{r0, r3}
 800883e:	6819      	ldr	r1, [r3, #0]
 8008840:	6808      	ldr	r0, [r1, #0]
 8008842:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008846:	f01e 0f10 	tst.w	lr, #16
 800884a:	bf08      	it	eq
 800884c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008850:	f380 8809 	msr	PSP, r0
 8008854:	f3bf 8f6f 	isb	sy
 8008858:	4770      	bx	lr
 800885a:	bf00      	nop
 800885c:	f3af 8000 	nop.w

08008860 <pxCurrentTCBConst>:
 8008860:	200019bc 	.word	0x200019bc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008864:	bf00      	nop
 8008866:	bf00      	nop

08008868 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008868:	b580      	push	{r7, lr}
 800886a:	b082      	sub	sp, #8
 800886c:	af00      	add	r7, sp, #0
	__asm volatile
 800886e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008872:	f383 8811 	msr	BASEPRI, r3
 8008876:	f3bf 8f6f 	isb	sy
 800887a:	f3bf 8f4f 	dsb	sy
 800887e:	607b      	str	r3, [r7, #4]
}
 8008880:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008882:	f7fe fed7 	bl	8007634 <xTaskIncrementTick>
 8008886:	4603      	mov	r3, r0
 8008888:	2b00      	cmp	r3, #0
 800888a:	d003      	beq.n	8008894 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800888c:	4b06      	ldr	r3, [pc, #24]	; (80088a8 <xPortSysTickHandler+0x40>)
 800888e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008892:	601a      	str	r2, [r3, #0]
 8008894:	2300      	movs	r3, #0
 8008896:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008898:	683b      	ldr	r3, [r7, #0]
 800889a:	f383 8811 	msr	BASEPRI, r3
}
 800889e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80088a0:	bf00      	nop
 80088a2:	3708      	adds	r7, #8
 80088a4:	46bd      	mov	sp, r7
 80088a6:	bd80      	pop	{r7, pc}
 80088a8:	e000ed04 	.word	0xe000ed04

080088ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80088ac:	b480      	push	{r7}
 80088ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80088b0:	4b0b      	ldr	r3, [pc, #44]	; (80088e0 <vPortSetupTimerInterrupt+0x34>)
 80088b2:	2200      	movs	r2, #0
 80088b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80088b6:	4b0b      	ldr	r3, [pc, #44]	; (80088e4 <vPortSetupTimerInterrupt+0x38>)
 80088b8:	2200      	movs	r2, #0
 80088ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80088bc:	4b0a      	ldr	r3, [pc, #40]	; (80088e8 <vPortSetupTimerInterrupt+0x3c>)
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	4a0a      	ldr	r2, [pc, #40]	; (80088ec <vPortSetupTimerInterrupt+0x40>)
 80088c2:	fba2 2303 	umull	r2, r3, r2, r3
 80088c6:	099b      	lsrs	r3, r3, #6
 80088c8:	4a09      	ldr	r2, [pc, #36]	; (80088f0 <vPortSetupTimerInterrupt+0x44>)
 80088ca:	3b01      	subs	r3, #1
 80088cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80088ce:	4b04      	ldr	r3, [pc, #16]	; (80088e0 <vPortSetupTimerInterrupt+0x34>)
 80088d0:	2207      	movs	r2, #7
 80088d2:	601a      	str	r2, [r3, #0]
}
 80088d4:	bf00      	nop
 80088d6:	46bd      	mov	sp, r7
 80088d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088dc:	4770      	bx	lr
 80088de:	bf00      	nop
 80088e0:	e000e010 	.word	0xe000e010
 80088e4:	e000e018 	.word	0xe000e018
 80088e8:	20000000 	.word	0x20000000
 80088ec:	10624dd3 	.word	0x10624dd3
 80088f0:	e000e014 	.word	0xe000e014

080088f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80088f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008904 <vPortEnableVFP+0x10>
 80088f8:	6801      	ldr	r1, [r0, #0]
 80088fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80088fe:	6001      	str	r1, [r0, #0]
 8008900:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008902:	bf00      	nop
 8008904:	e000ed88 	.word	0xe000ed88

08008908 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008908:	b480      	push	{r7}
 800890a:	b085      	sub	sp, #20
 800890c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800890e:	f3ef 8305 	mrs	r3, IPSR
 8008912:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	2b0f      	cmp	r3, #15
 8008918:	d914      	bls.n	8008944 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800891a:	4a17      	ldr	r2, [pc, #92]	; (8008978 <vPortValidateInterruptPriority+0x70>)
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	4413      	add	r3, r2
 8008920:	781b      	ldrb	r3, [r3, #0]
 8008922:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008924:	4b15      	ldr	r3, [pc, #84]	; (800897c <vPortValidateInterruptPriority+0x74>)
 8008926:	781b      	ldrb	r3, [r3, #0]
 8008928:	7afa      	ldrb	r2, [r7, #11]
 800892a:	429a      	cmp	r2, r3
 800892c:	d20a      	bcs.n	8008944 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800892e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008932:	f383 8811 	msr	BASEPRI, r3
 8008936:	f3bf 8f6f 	isb	sy
 800893a:	f3bf 8f4f 	dsb	sy
 800893e:	607b      	str	r3, [r7, #4]
}
 8008940:	bf00      	nop
 8008942:	e7fe      	b.n	8008942 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008944:	4b0e      	ldr	r3, [pc, #56]	; (8008980 <vPortValidateInterruptPriority+0x78>)
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800894c:	4b0d      	ldr	r3, [pc, #52]	; (8008984 <vPortValidateInterruptPriority+0x7c>)
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	429a      	cmp	r2, r3
 8008952:	d90a      	bls.n	800896a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008954:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008958:	f383 8811 	msr	BASEPRI, r3
 800895c:	f3bf 8f6f 	isb	sy
 8008960:	f3bf 8f4f 	dsb	sy
 8008964:	603b      	str	r3, [r7, #0]
}
 8008966:	bf00      	nop
 8008968:	e7fe      	b.n	8008968 <vPortValidateInterruptPriority+0x60>
	}
 800896a:	bf00      	nop
 800896c:	3714      	adds	r7, #20
 800896e:	46bd      	mov	sp, r7
 8008970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008974:	4770      	bx	lr
 8008976:	bf00      	nop
 8008978:	e000e3f0 	.word	0xe000e3f0
 800897c:	20001fe8 	.word	0x20001fe8
 8008980:	e000ed0c 	.word	0xe000ed0c
 8008984:	20001fec 	.word	0x20001fec

08008988 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008988:	b580      	push	{r7, lr}
 800898a:	b08a      	sub	sp, #40	; 0x28
 800898c:	af00      	add	r7, sp, #0
 800898e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008990:	2300      	movs	r3, #0
 8008992:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008994:	f7fe fd92 	bl	80074bc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008998:	4b5b      	ldr	r3, [pc, #364]	; (8008b08 <pvPortMalloc+0x180>)
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	2b00      	cmp	r3, #0
 800899e:	d101      	bne.n	80089a4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80089a0:	f000 f920 	bl	8008be4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80089a4:	4b59      	ldr	r3, [pc, #356]	; (8008b0c <pvPortMalloc+0x184>)
 80089a6:	681a      	ldr	r2, [r3, #0]
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	4013      	ands	r3, r2
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	f040 8093 	bne.w	8008ad8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d01d      	beq.n	80089f4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80089b8:	2208      	movs	r2, #8
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	4413      	add	r3, r2
 80089be:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	f003 0307 	and.w	r3, r3, #7
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d014      	beq.n	80089f4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	f023 0307 	bic.w	r3, r3, #7
 80089d0:	3308      	adds	r3, #8
 80089d2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	f003 0307 	and.w	r3, r3, #7
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d00a      	beq.n	80089f4 <pvPortMalloc+0x6c>
	__asm volatile
 80089de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089e2:	f383 8811 	msr	BASEPRI, r3
 80089e6:	f3bf 8f6f 	isb	sy
 80089ea:	f3bf 8f4f 	dsb	sy
 80089ee:	617b      	str	r3, [r7, #20]
}
 80089f0:	bf00      	nop
 80089f2:	e7fe      	b.n	80089f2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d06e      	beq.n	8008ad8 <pvPortMalloc+0x150>
 80089fa:	4b45      	ldr	r3, [pc, #276]	; (8008b10 <pvPortMalloc+0x188>)
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	687a      	ldr	r2, [r7, #4]
 8008a00:	429a      	cmp	r2, r3
 8008a02:	d869      	bhi.n	8008ad8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008a04:	4b43      	ldr	r3, [pc, #268]	; (8008b14 <pvPortMalloc+0x18c>)
 8008a06:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008a08:	4b42      	ldr	r3, [pc, #264]	; (8008b14 <pvPortMalloc+0x18c>)
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008a0e:	e004      	b.n	8008a1a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a12:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a1c:	685b      	ldr	r3, [r3, #4]
 8008a1e:	687a      	ldr	r2, [r7, #4]
 8008a20:	429a      	cmp	r2, r3
 8008a22:	d903      	bls.n	8008a2c <pvPortMalloc+0xa4>
 8008a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d1f1      	bne.n	8008a10 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008a2c:	4b36      	ldr	r3, [pc, #216]	; (8008b08 <pvPortMalloc+0x180>)
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a32:	429a      	cmp	r2, r3
 8008a34:	d050      	beq.n	8008ad8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008a36:	6a3b      	ldr	r3, [r7, #32]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	2208      	movs	r2, #8
 8008a3c:	4413      	add	r3, r2
 8008a3e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a42:	681a      	ldr	r2, [r3, #0]
 8008a44:	6a3b      	ldr	r3, [r7, #32]
 8008a46:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a4a:	685a      	ldr	r2, [r3, #4]
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	1ad2      	subs	r2, r2, r3
 8008a50:	2308      	movs	r3, #8
 8008a52:	005b      	lsls	r3, r3, #1
 8008a54:	429a      	cmp	r2, r3
 8008a56:	d91f      	bls.n	8008a98 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008a58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	4413      	add	r3, r2
 8008a5e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008a60:	69bb      	ldr	r3, [r7, #24]
 8008a62:	f003 0307 	and.w	r3, r3, #7
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d00a      	beq.n	8008a80 <pvPortMalloc+0xf8>
	__asm volatile
 8008a6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a6e:	f383 8811 	msr	BASEPRI, r3
 8008a72:	f3bf 8f6f 	isb	sy
 8008a76:	f3bf 8f4f 	dsb	sy
 8008a7a:	613b      	str	r3, [r7, #16]
}
 8008a7c:	bf00      	nop
 8008a7e:	e7fe      	b.n	8008a7e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a82:	685a      	ldr	r2, [r3, #4]
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	1ad2      	subs	r2, r2, r3
 8008a88:	69bb      	ldr	r3, [r7, #24]
 8008a8a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a8e:	687a      	ldr	r2, [r7, #4]
 8008a90:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008a92:	69b8      	ldr	r0, [r7, #24]
 8008a94:	f000 f908 	bl	8008ca8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008a98:	4b1d      	ldr	r3, [pc, #116]	; (8008b10 <pvPortMalloc+0x188>)
 8008a9a:	681a      	ldr	r2, [r3, #0]
 8008a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a9e:	685b      	ldr	r3, [r3, #4]
 8008aa0:	1ad3      	subs	r3, r2, r3
 8008aa2:	4a1b      	ldr	r2, [pc, #108]	; (8008b10 <pvPortMalloc+0x188>)
 8008aa4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008aa6:	4b1a      	ldr	r3, [pc, #104]	; (8008b10 <pvPortMalloc+0x188>)
 8008aa8:	681a      	ldr	r2, [r3, #0]
 8008aaa:	4b1b      	ldr	r3, [pc, #108]	; (8008b18 <pvPortMalloc+0x190>)
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	429a      	cmp	r2, r3
 8008ab0:	d203      	bcs.n	8008aba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008ab2:	4b17      	ldr	r3, [pc, #92]	; (8008b10 <pvPortMalloc+0x188>)
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	4a18      	ldr	r2, [pc, #96]	; (8008b18 <pvPortMalloc+0x190>)
 8008ab8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008abc:	685a      	ldr	r2, [r3, #4]
 8008abe:	4b13      	ldr	r3, [pc, #76]	; (8008b0c <pvPortMalloc+0x184>)
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	431a      	orrs	r2, r3
 8008ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ac6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008aca:	2200      	movs	r2, #0
 8008acc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008ace:	4b13      	ldr	r3, [pc, #76]	; (8008b1c <pvPortMalloc+0x194>)
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	3301      	adds	r3, #1
 8008ad4:	4a11      	ldr	r2, [pc, #68]	; (8008b1c <pvPortMalloc+0x194>)
 8008ad6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008ad8:	f7fe fcfe 	bl	80074d8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008adc:	69fb      	ldr	r3, [r7, #28]
 8008ade:	f003 0307 	and.w	r3, r3, #7
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d00a      	beq.n	8008afc <pvPortMalloc+0x174>
	__asm volatile
 8008ae6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008aea:	f383 8811 	msr	BASEPRI, r3
 8008aee:	f3bf 8f6f 	isb	sy
 8008af2:	f3bf 8f4f 	dsb	sy
 8008af6:	60fb      	str	r3, [r7, #12]
}
 8008af8:	bf00      	nop
 8008afa:	e7fe      	b.n	8008afa <pvPortMalloc+0x172>
	return pvReturn;
 8008afc:	69fb      	ldr	r3, [r7, #28]
}
 8008afe:	4618      	mov	r0, r3
 8008b00:	3728      	adds	r7, #40	; 0x28
 8008b02:	46bd      	mov	sp, r7
 8008b04:	bd80      	pop	{r7, pc}
 8008b06:	bf00      	nop
 8008b08:	20005bf8 	.word	0x20005bf8
 8008b0c:	20005c0c 	.word	0x20005c0c
 8008b10:	20005bfc 	.word	0x20005bfc
 8008b14:	20005bf0 	.word	0x20005bf0
 8008b18:	20005c00 	.word	0x20005c00
 8008b1c:	20005c04 	.word	0x20005c04

08008b20 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008b20:	b580      	push	{r7, lr}
 8008b22:	b086      	sub	sp, #24
 8008b24:	af00      	add	r7, sp, #0
 8008b26:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d04d      	beq.n	8008bce <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008b32:	2308      	movs	r3, #8
 8008b34:	425b      	negs	r3, r3
 8008b36:	697a      	ldr	r2, [r7, #20]
 8008b38:	4413      	add	r3, r2
 8008b3a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008b3c:	697b      	ldr	r3, [r7, #20]
 8008b3e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008b40:	693b      	ldr	r3, [r7, #16]
 8008b42:	685a      	ldr	r2, [r3, #4]
 8008b44:	4b24      	ldr	r3, [pc, #144]	; (8008bd8 <vPortFree+0xb8>)
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	4013      	ands	r3, r2
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d10a      	bne.n	8008b64 <vPortFree+0x44>
	__asm volatile
 8008b4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b52:	f383 8811 	msr	BASEPRI, r3
 8008b56:	f3bf 8f6f 	isb	sy
 8008b5a:	f3bf 8f4f 	dsb	sy
 8008b5e:	60fb      	str	r3, [r7, #12]
}
 8008b60:	bf00      	nop
 8008b62:	e7fe      	b.n	8008b62 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008b64:	693b      	ldr	r3, [r7, #16]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d00a      	beq.n	8008b82 <vPortFree+0x62>
	__asm volatile
 8008b6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b70:	f383 8811 	msr	BASEPRI, r3
 8008b74:	f3bf 8f6f 	isb	sy
 8008b78:	f3bf 8f4f 	dsb	sy
 8008b7c:	60bb      	str	r3, [r7, #8]
}
 8008b7e:	bf00      	nop
 8008b80:	e7fe      	b.n	8008b80 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008b82:	693b      	ldr	r3, [r7, #16]
 8008b84:	685a      	ldr	r2, [r3, #4]
 8008b86:	4b14      	ldr	r3, [pc, #80]	; (8008bd8 <vPortFree+0xb8>)
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	4013      	ands	r3, r2
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d01e      	beq.n	8008bce <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008b90:	693b      	ldr	r3, [r7, #16]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d11a      	bne.n	8008bce <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008b98:	693b      	ldr	r3, [r7, #16]
 8008b9a:	685a      	ldr	r2, [r3, #4]
 8008b9c:	4b0e      	ldr	r3, [pc, #56]	; (8008bd8 <vPortFree+0xb8>)
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	43db      	mvns	r3, r3
 8008ba2:	401a      	ands	r2, r3
 8008ba4:	693b      	ldr	r3, [r7, #16]
 8008ba6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008ba8:	f7fe fc88 	bl	80074bc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008bac:	693b      	ldr	r3, [r7, #16]
 8008bae:	685a      	ldr	r2, [r3, #4]
 8008bb0:	4b0a      	ldr	r3, [pc, #40]	; (8008bdc <vPortFree+0xbc>)
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	4413      	add	r3, r2
 8008bb6:	4a09      	ldr	r2, [pc, #36]	; (8008bdc <vPortFree+0xbc>)
 8008bb8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008bba:	6938      	ldr	r0, [r7, #16]
 8008bbc:	f000 f874 	bl	8008ca8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008bc0:	4b07      	ldr	r3, [pc, #28]	; (8008be0 <vPortFree+0xc0>)
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	3301      	adds	r3, #1
 8008bc6:	4a06      	ldr	r2, [pc, #24]	; (8008be0 <vPortFree+0xc0>)
 8008bc8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008bca:	f7fe fc85 	bl	80074d8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008bce:	bf00      	nop
 8008bd0:	3718      	adds	r7, #24
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	bd80      	pop	{r7, pc}
 8008bd6:	bf00      	nop
 8008bd8:	20005c0c 	.word	0x20005c0c
 8008bdc:	20005bfc 	.word	0x20005bfc
 8008be0:	20005c08 	.word	0x20005c08

08008be4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008be4:	b480      	push	{r7}
 8008be6:	b085      	sub	sp, #20
 8008be8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008bea:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8008bee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008bf0:	4b27      	ldr	r3, [pc, #156]	; (8008c90 <prvHeapInit+0xac>)
 8008bf2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	f003 0307 	and.w	r3, r3, #7
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d00c      	beq.n	8008c18 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	3307      	adds	r3, #7
 8008c02:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	f023 0307 	bic.w	r3, r3, #7
 8008c0a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008c0c:	68ba      	ldr	r2, [r7, #8]
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	1ad3      	subs	r3, r2, r3
 8008c12:	4a1f      	ldr	r2, [pc, #124]	; (8008c90 <prvHeapInit+0xac>)
 8008c14:	4413      	add	r3, r2
 8008c16:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008c1c:	4a1d      	ldr	r2, [pc, #116]	; (8008c94 <prvHeapInit+0xb0>)
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008c22:	4b1c      	ldr	r3, [pc, #112]	; (8008c94 <prvHeapInit+0xb0>)
 8008c24:	2200      	movs	r2, #0
 8008c26:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	68ba      	ldr	r2, [r7, #8]
 8008c2c:	4413      	add	r3, r2
 8008c2e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008c30:	2208      	movs	r2, #8
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	1a9b      	subs	r3, r3, r2
 8008c36:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	f023 0307 	bic.w	r3, r3, #7
 8008c3e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	4a15      	ldr	r2, [pc, #84]	; (8008c98 <prvHeapInit+0xb4>)
 8008c44:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008c46:	4b14      	ldr	r3, [pc, #80]	; (8008c98 <prvHeapInit+0xb4>)
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	2200      	movs	r2, #0
 8008c4c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008c4e:	4b12      	ldr	r3, [pc, #72]	; (8008c98 <prvHeapInit+0xb4>)
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	2200      	movs	r2, #0
 8008c54:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008c5a:	683b      	ldr	r3, [r7, #0]
 8008c5c:	68fa      	ldr	r2, [r7, #12]
 8008c5e:	1ad2      	subs	r2, r2, r3
 8008c60:	683b      	ldr	r3, [r7, #0]
 8008c62:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008c64:	4b0c      	ldr	r3, [pc, #48]	; (8008c98 <prvHeapInit+0xb4>)
 8008c66:	681a      	ldr	r2, [r3, #0]
 8008c68:	683b      	ldr	r3, [r7, #0]
 8008c6a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008c6c:	683b      	ldr	r3, [r7, #0]
 8008c6e:	685b      	ldr	r3, [r3, #4]
 8008c70:	4a0a      	ldr	r2, [pc, #40]	; (8008c9c <prvHeapInit+0xb8>)
 8008c72:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008c74:	683b      	ldr	r3, [r7, #0]
 8008c76:	685b      	ldr	r3, [r3, #4]
 8008c78:	4a09      	ldr	r2, [pc, #36]	; (8008ca0 <prvHeapInit+0xbc>)
 8008c7a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008c7c:	4b09      	ldr	r3, [pc, #36]	; (8008ca4 <prvHeapInit+0xc0>)
 8008c7e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008c82:	601a      	str	r2, [r3, #0]
}
 8008c84:	bf00      	nop
 8008c86:	3714      	adds	r7, #20
 8008c88:	46bd      	mov	sp, r7
 8008c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c8e:	4770      	bx	lr
 8008c90:	20001ff0 	.word	0x20001ff0
 8008c94:	20005bf0 	.word	0x20005bf0
 8008c98:	20005bf8 	.word	0x20005bf8
 8008c9c:	20005c00 	.word	0x20005c00
 8008ca0:	20005bfc 	.word	0x20005bfc
 8008ca4:	20005c0c 	.word	0x20005c0c

08008ca8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008ca8:	b480      	push	{r7}
 8008caa:	b085      	sub	sp, #20
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008cb0:	4b28      	ldr	r3, [pc, #160]	; (8008d54 <prvInsertBlockIntoFreeList+0xac>)
 8008cb2:	60fb      	str	r3, [r7, #12]
 8008cb4:	e002      	b.n	8008cbc <prvInsertBlockIntoFreeList+0x14>
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	60fb      	str	r3, [r7, #12]
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	687a      	ldr	r2, [r7, #4]
 8008cc2:	429a      	cmp	r2, r3
 8008cc4:	d8f7      	bhi.n	8008cb6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	685b      	ldr	r3, [r3, #4]
 8008cce:	68ba      	ldr	r2, [r7, #8]
 8008cd0:	4413      	add	r3, r2
 8008cd2:	687a      	ldr	r2, [r7, #4]
 8008cd4:	429a      	cmp	r2, r3
 8008cd6:	d108      	bne.n	8008cea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	685a      	ldr	r2, [r3, #4]
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	685b      	ldr	r3, [r3, #4]
 8008ce0:	441a      	add	r2, r3
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	685b      	ldr	r3, [r3, #4]
 8008cf2:	68ba      	ldr	r2, [r7, #8]
 8008cf4:	441a      	add	r2, r3
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	429a      	cmp	r2, r3
 8008cfc:	d118      	bne.n	8008d30 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	681a      	ldr	r2, [r3, #0]
 8008d02:	4b15      	ldr	r3, [pc, #84]	; (8008d58 <prvInsertBlockIntoFreeList+0xb0>)
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	429a      	cmp	r2, r3
 8008d08:	d00d      	beq.n	8008d26 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	685a      	ldr	r2, [r3, #4]
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	685b      	ldr	r3, [r3, #4]
 8008d14:	441a      	add	r2, r3
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	681a      	ldr	r2, [r3, #0]
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	601a      	str	r2, [r3, #0]
 8008d24:	e008      	b.n	8008d38 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008d26:	4b0c      	ldr	r3, [pc, #48]	; (8008d58 <prvInsertBlockIntoFreeList+0xb0>)
 8008d28:	681a      	ldr	r2, [r3, #0]
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	601a      	str	r2, [r3, #0]
 8008d2e:	e003      	b.n	8008d38 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	681a      	ldr	r2, [r3, #0]
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008d38:	68fa      	ldr	r2, [r7, #12]
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	429a      	cmp	r2, r3
 8008d3e:	d002      	beq.n	8008d46 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	687a      	ldr	r2, [r7, #4]
 8008d44:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008d46:	bf00      	nop
 8008d48:	3714      	adds	r7, #20
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d50:	4770      	bx	lr
 8008d52:	bf00      	nop
 8008d54:	20005bf0 	.word	0x20005bf0
 8008d58:	20005bf8 	.word	0x20005bf8

08008d5c <_ZdlPvj>:
 8008d5c:	f000 b811 	b.w	8008d82 <_ZdlPv>

08008d60 <_Znwj>:
 8008d60:	2801      	cmp	r0, #1
 8008d62:	bf38      	it	cc
 8008d64:	2001      	movcc	r0, #1
 8008d66:	b510      	push	{r4, lr}
 8008d68:	4604      	mov	r4, r0
 8008d6a:	4620      	mov	r0, r4
 8008d6c:	f000 f982 	bl	8009074 <malloc>
 8008d70:	b930      	cbnz	r0, 8008d80 <_Znwj+0x20>
 8008d72:	f000 f809 	bl	8008d88 <_ZSt15get_new_handlerv>
 8008d76:	b908      	cbnz	r0, 8008d7c <_Znwj+0x1c>
 8008d78:	f000 f854 	bl	8008e24 <abort>
 8008d7c:	4780      	blx	r0
 8008d7e:	e7f4      	b.n	8008d6a <_Znwj+0xa>
 8008d80:	bd10      	pop	{r4, pc}

08008d82 <_ZdlPv>:
 8008d82:	f000 b97f 	b.w	8009084 <free>
	...

08008d88 <_ZSt15get_new_handlerv>:
 8008d88:	4b02      	ldr	r3, [pc, #8]	; (8008d94 <_ZSt15get_new_handlerv+0xc>)
 8008d8a:	6818      	ldr	r0, [r3, #0]
 8008d8c:	f3bf 8f5b 	dmb	ish
 8008d90:	4770      	bx	lr
 8008d92:	bf00      	nop
 8008d94:	20005c10 	.word	0x20005c10

08008d98 <round>:
 8008d98:	ec51 0b10 	vmov	r0, r1, d0
 8008d9c:	b570      	push	{r4, r5, r6, lr}
 8008d9e:	f3c1 550a 	ubfx	r5, r1, #20, #11
 8008da2:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 8008da6:	2c13      	cmp	r4, #19
 8008da8:	ee10 2a10 	vmov	r2, s0
 8008dac:	460b      	mov	r3, r1
 8008dae:	dc19      	bgt.n	8008de4 <round+0x4c>
 8008db0:	2c00      	cmp	r4, #0
 8008db2:	da09      	bge.n	8008dc8 <round+0x30>
 8008db4:	3401      	adds	r4, #1
 8008db6:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8008dba:	d103      	bne.n	8008dc4 <round+0x2c>
 8008dbc:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8008dc0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008dc4:	2100      	movs	r1, #0
 8008dc6:	e028      	b.n	8008e1a <round+0x82>
 8008dc8:	4d15      	ldr	r5, [pc, #84]	; (8008e20 <round+0x88>)
 8008dca:	4125      	asrs	r5, r4
 8008dcc:	ea01 0605 	and.w	r6, r1, r5
 8008dd0:	4332      	orrs	r2, r6
 8008dd2:	d00e      	beq.n	8008df2 <round+0x5a>
 8008dd4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8008dd8:	fa42 f404 	asr.w	r4, r2, r4
 8008ddc:	4423      	add	r3, r4
 8008dde:	ea23 0305 	bic.w	r3, r3, r5
 8008de2:	e7ef      	b.n	8008dc4 <round+0x2c>
 8008de4:	2c33      	cmp	r4, #51	; 0x33
 8008de6:	dd07      	ble.n	8008df8 <round+0x60>
 8008de8:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8008dec:	d101      	bne.n	8008df2 <round+0x5a>
 8008dee:	f7f7 fa45 	bl	800027c <__adddf3>
 8008df2:	ec41 0b10 	vmov	d0, r0, r1
 8008df6:	bd70      	pop	{r4, r5, r6, pc}
 8008df8:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 8008dfc:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8008e00:	40f5      	lsrs	r5, r6
 8008e02:	4228      	tst	r0, r5
 8008e04:	d0f5      	beq.n	8008df2 <round+0x5a>
 8008e06:	2101      	movs	r1, #1
 8008e08:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8008e0c:	fa01 f404 	lsl.w	r4, r1, r4
 8008e10:	1912      	adds	r2, r2, r4
 8008e12:	bf28      	it	cs
 8008e14:	185b      	addcs	r3, r3, r1
 8008e16:	ea22 0105 	bic.w	r1, r2, r5
 8008e1a:	4608      	mov	r0, r1
 8008e1c:	4619      	mov	r1, r3
 8008e1e:	e7e8      	b.n	8008df2 <round+0x5a>
 8008e20:	000fffff 	.word	0x000fffff

08008e24 <abort>:
 8008e24:	b508      	push	{r3, lr}
 8008e26:	2006      	movs	r0, #6
 8008e28:	f000 fb04 	bl	8009434 <raise>
 8008e2c:	2001      	movs	r0, #1
 8008e2e:	f7f8 faf7 	bl	8001420 <_exit>
	...

08008e34 <__errno>:
 8008e34:	4b01      	ldr	r3, [pc, #4]	; (8008e3c <__errno+0x8>)
 8008e36:	6818      	ldr	r0, [r3, #0]
 8008e38:	4770      	bx	lr
 8008e3a:	bf00      	nop
 8008e3c:	20000048 	.word	0x20000048

08008e40 <std>:
 8008e40:	2300      	movs	r3, #0
 8008e42:	b510      	push	{r4, lr}
 8008e44:	4604      	mov	r4, r0
 8008e46:	e9c0 3300 	strd	r3, r3, [r0]
 8008e4a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008e4e:	6083      	str	r3, [r0, #8]
 8008e50:	8181      	strh	r1, [r0, #12]
 8008e52:	6643      	str	r3, [r0, #100]	; 0x64
 8008e54:	81c2      	strh	r2, [r0, #14]
 8008e56:	6183      	str	r3, [r0, #24]
 8008e58:	4619      	mov	r1, r3
 8008e5a:	2208      	movs	r2, #8
 8008e5c:	305c      	adds	r0, #92	; 0x5c
 8008e5e:	f000 f927 	bl	80090b0 <memset>
 8008e62:	4b05      	ldr	r3, [pc, #20]	; (8008e78 <std+0x38>)
 8008e64:	6263      	str	r3, [r4, #36]	; 0x24
 8008e66:	4b05      	ldr	r3, [pc, #20]	; (8008e7c <std+0x3c>)
 8008e68:	62a3      	str	r3, [r4, #40]	; 0x28
 8008e6a:	4b05      	ldr	r3, [pc, #20]	; (8008e80 <std+0x40>)
 8008e6c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008e6e:	4b05      	ldr	r3, [pc, #20]	; (8008e84 <std+0x44>)
 8008e70:	6224      	str	r4, [r4, #32]
 8008e72:	6323      	str	r3, [r4, #48]	; 0x30
 8008e74:	bd10      	pop	{r4, pc}
 8008e76:	bf00      	nop
 8008e78:	0800946d 	.word	0x0800946d
 8008e7c:	0800948f 	.word	0x0800948f
 8008e80:	080094c7 	.word	0x080094c7
 8008e84:	080094eb 	.word	0x080094eb

08008e88 <_cleanup_r>:
 8008e88:	4901      	ldr	r1, [pc, #4]	; (8008e90 <_cleanup_r+0x8>)
 8008e8a:	f000 b8af 	b.w	8008fec <_fwalk_reent>
 8008e8e:	bf00      	nop
 8008e90:	08009681 	.word	0x08009681

08008e94 <__sfmoreglue>:
 8008e94:	b570      	push	{r4, r5, r6, lr}
 8008e96:	1e4a      	subs	r2, r1, #1
 8008e98:	2568      	movs	r5, #104	; 0x68
 8008e9a:	4355      	muls	r5, r2
 8008e9c:	460e      	mov	r6, r1
 8008e9e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008ea2:	f000 f95d 	bl	8009160 <_malloc_r>
 8008ea6:	4604      	mov	r4, r0
 8008ea8:	b140      	cbz	r0, 8008ebc <__sfmoreglue+0x28>
 8008eaa:	2100      	movs	r1, #0
 8008eac:	e9c0 1600 	strd	r1, r6, [r0]
 8008eb0:	300c      	adds	r0, #12
 8008eb2:	60a0      	str	r0, [r4, #8]
 8008eb4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008eb8:	f000 f8fa 	bl	80090b0 <memset>
 8008ebc:	4620      	mov	r0, r4
 8008ebe:	bd70      	pop	{r4, r5, r6, pc}

08008ec0 <__sfp_lock_acquire>:
 8008ec0:	4801      	ldr	r0, [pc, #4]	; (8008ec8 <__sfp_lock_acquire+0x8>)
 8008ec2:	f7f8 bc37 	b.w	8001734 <__retarget_lock_acquire_recursive>
 8008ec6:	bf00      	nop
 8008ec8:	2000116c 	.word	0x2000116c

08008ecc <__sfp_lock_release>:
 8008ecc:	4801      	ldr	r0, [pc, #4]	; (8008ed4 <__sfp_lock_release+0x8>)
 8008ece:	f7f8 bc45 	b.w	800175c <__retarget_lock_release_recursive>
 8008ed2:	bf00      	nop
 8008ed4:	2000116c 	.word	0x2000116c

08008ed8 <__sinit_lock_acquire>:
 8008ed8:	4801      	ldr	r0, [pc, #4]	; (8008ee0 <__sinit_lock_acquire+0x8>)
 8008eda:	f7f8 bc2b 	b.w	8001734 <__retarget_lock_acquire_recursive>
 8008ede:	bf00      	nop
 8008ee0:	20001160 	.word	0x20001160

08008ee4 <__sinit_lock_release>:
 8008ee4:	4801      	ldr	r0, [pc, #4]	; (8008eec <__sinit_lock_release+0x8>)
 8008ee6:	f7f8 bc39 	b.w	800175c <__retarget_lock_release_recursive>
 8008eea:	bf00      	nop
 8008eec:	20001160 	.word	0x20001160

08008ef0 <__sinit>:
 8008ef0:	b510      	push	{r4, lr}
 8008ef2:	4604      	mov	r4, r0
 8008ef4:	f7ff fff0 	bl	8008ed8 <__sinit_lock_acquire>
 8008ef8:	69a3      	ldr	r3, [r4, #24]
 8008efa:	b11b      	cbz	r3, 8008f04 <__sinit+0x14>
 8008efc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f00:	f7ff bff0 	b.w	8008ee4 <__sinit_lock_release>
 8008f04:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008f08:	6523      	str	r3, [r4, #80]	; 0x50
 8008f0a:	4b13      	ldr	r3, [pc, #76]	; (8008f58 <__sinit+0x68>)
 8008f0c:	4a13      	ldr	r2, [pc, #76]	; (8008f5c <__sinit+0x6c>)
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	62a2      	str	r2, [r4, #40]	; 0x28
 8008f12:	42a3      	cmp	r3, r4
 8008f14:	bf04      	itt	eq
 8008f16:	2301      	moveq	r3, #1
 8008f18:	61a3      	streq	r3, [r4, #24]
 8008f1a:	4620      	mov	r0, r4
 8008f1c:	f000 f820 	bl	8008f60 <__sfp>
 8008f20:	6060      	str	r0, [r4, #4]
 8008f22:	4620      	mov	r0, r4
 8008f24:	f000 f81c 	bl	8008f60 <__sfp>
 8008f28:	60a0      	str	r0, [r4, #8]
 8008f2a:	4620      	mov	r0, r4
 8008f2c:	f000 f818 	bl	8008f60 <__sfp>
 8008f30:	2200      	movs	r2, #0
 8008f32:	60e0      	str	r0, [r4, #12]
 8008f34:	2104      	movs	r1, #4
 8008f36:	6860      	ldr	r0, [r4, #4]
 8008f38:	f7ff ff82 	bl	8008e40 <std>
 8008f3c:	68a0      	ldr	r0, [r4, #8]
 8008f3e:	2201      	movs	r2, #1
 8008f40:	2109      	movs	r1, #9
 8008f42:	f7ff ff7d 	bl	8008e40 <std>
 8008f46:	68e0      	ldr	r0, [r4, #12]
 8008f48:	2202      	movs	r2, #2
 8008f4a:	2112      	movs	r1, #18
 8008f4c:	f7ff ff78 	bl	8008e40 <std>
 8008f50:	2301      	movs	r3, #1
 8008f52:	61a3      	str	r3, [r4, #24]
 8008f54:	e7d2      	b.n	8008efc <__sinit+0xc>
 8008f56:	bf00      	nop
 8008f58:	0800a134 	.word	0x0800a134
 8008f5c:	08008e89 	.word	0x08008e89

08008f60 <__sfp>:
 8008f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f62:	4607      	mov	r7, r0
 8008f64:	f7ff ffac 	bl	8008ec0 <__sfp_lock_acquire>
 8008f68:	4b1e      	ldr	r3, [pc, #120]	; (8008fe4 <__sfp+0x84>)
 8008f6a:	681e      	ldr	r6, [r3, #0]
 8008f6c:	69b3      	ldr	r3, [r6, #24]
 8008f6e:	b913      	cbnz	r3, 8008f76 <__sfp+0x16>
 8008f70:	4630      	mov	r0, r6
 8008f72:	f7ff ffbd 	bl	8008ef0 <__sinit>
 8008f76:	3648      	adds	r6, #72	; 0x48
 8008f78:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008f7c:	3b01      	subs	r3, #1
 8008f7e:	d503      	bpl.n	8008f88 <__sfp+0x28>
 8008f80:	6833      	ldr	r3, [r6, #0]
 8008f82:	b30b      	cbz	r3, 8008fc8 <__sfp+0x68>
 8008f84:	6836      	ldr	r6, [r6, #0]
 8008f86:	e7f7      	b.n	8008f78 <__sfp+0x18>
 8008f88:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008f8c:	b9d5      	cbnz	r5, 8008fc4 <__sfp+0x64>
 8008f8e:	4b16      	ldr	r3, [pc, #88]	; (8008fe8 <__sfp+0x88>)
 8008f90:	60e3      	str	r3, [r4, #12]
 8008f92:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008f96:	6665      	str	r5, [r4, #100]	; 0x64
 8008f98:	f7f8 fba6 	bl	80016e8 <__retarget_lock_init_recursive>
 8008f9c:	f7ff ff96 	bl	8008ecc <__sfp_lock_release>
 8008fa0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008fa4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008fa8:	6025      	str	r5, [r4, #0]
 8008faa:	61a5      	str	r5, [r4, #24]
 8008fac:	2208      	movs	r2, #8
 8008fae:	4629      	mov	r1, r5
 8008fb0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008fb4:	f000 f87c 	bl	80090b0 <memset>
 8008fb8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008fbc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008fc0:	4620      	mov	r0, r4
 8008fc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008fc4:	3468      	adds	r4, #104	; 0x68
 8008fc6:	e7d9      	b.n	8008f7c <__sfp+0x1c>
 8008fc8:	2104      	movs	r1, #4
 8008fca:	4638      	mov	r0, r7
 8008fcc:	f7ff ff62 	bl	8008e94 <__sfmoreglue>
 8008fd0:	4604      	mov	r4, r0
 8008fd2:	6030      	str	r0, [r6, #0]
 8008fd4:	2800      	cmp	r0, #0
 8008fd6:	d1d5      	bne.n	8008f84 <__sfp+0x24>
 8008fd8:	f7ff ff78 	bl	8008ecc <__sfp_lock_release>
 8008fdc:	230c      	movs	r3, #12
 8008fde:	603b      	str	r3, [r7, #0]
 8008fe0:	e7ee      	b.n	8008fc0 <__sfp+0x60>
 8008fe2:	bf00      	nop
 8008fe4:	0800a134 	.word	0x0800a134
 8008fe8:	ffff0001 	.word	0xffff0001

08008fec <_fwalk_reent>:
 8008fec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ff0:	4606      	mov	r6, r0
 8008ff2:	4688      	mov	r8, r1
 8008ff4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008ff8:	2700      	movs	r7, #0
 8008ffa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008ffe:	f1b9 0901 	subs.w	r9, r9, #1
 8009002:	d505      	bpl.n	8009010 <_fwalk_reent+0x24>
 8009004:	6824      	ldr	r4, [r4, #0]
 8009006:	2c00      	cmp	r4, #0
 8009008:	d1f7      	bne.n	8008ffa <_fwalk_reent+0xe>
 800900a:	4638      	mov	r0, r7
 800900c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009010:	89ab      	ldrh	r3, [r5, #12]
 8009012:	2b01      	cmp	r3, #1
 8009014:	d907      	bls.n	8009026 <_fwalk_reent+0x3a>
 8009016:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800901a:	3301      	adds	r3, #1
 800901c:	d003      	beq.n	8009026 <_fwalk_reent+0x3a>
 800901e:	4629      	mov	r1, r5
 8009020:	4630      	mov	r0, r6
 8009022:	47c0      	blx	r8
 8009024:	4307      	orrs	r7, r0
 8009026:	3568      	adds	r5, #104	; 0x68
 8009028:	e7e9      	b.n	8008ffe <_fwalk_reent+0x12>
	...

0800902c <__libc_init_array>:
 800902c:	b570      	push	{r4, r5, r6, lr}
 800902e:	4d0d      	ldr	r5, [pc, #52]	; (8009064 <__libc_init_array+0x38>)
 8009030:	4c0d      	ldr	r4, [pc, #52]	; (8009068 <__libc_init_array+0x3c>)
 8009032:	1b64      	subs	r4, r4, r5
 8009034:	10a4      	asrs	r4, r4, #2
 8009036:	2600      	movs	r6, #0
 8009038:	42a6      	cmp	r6, r4
 800903a:	d109      	bne.n	8009050 <__libc_init_array+0x24>
 800903c:	4d0b      	ldr	r5, [pc, #44]	; (800906c <__libc_init_array+0x40>)
 800903e:	4c0c      	ldr	r4, [pc, #48]	; (8009070 <__libc_init_array+0x44>)
 8009040:	f000 ffd0 	bl	8009fe4 <_init>
 8009044:	1b64      	subs	r4, r4, r5
 8009046:	10a4      	asrs	r4, r4, #2
 8009048:	2600      	movs	r6, #0
 800904a:	42a6      	cmp	r6, r4
 800904c:	d105      	bne.n	800905a <__libc_init_array+0x2e>
 800904e:	bd70      	pop	{r4, r5, r6, pc}
 8009050:	f855 3b04 	ldr.w	r3, [r5], #4
 8009054:	4798      	blx	r3
 8009056:	3601      	adds	r6, #1
 8009058:	e7ee      	b.n	8009038 <__libc_init_array+0xc>
 800905a:	f855 3b04 	ldr.w	r3, [r5], #4
 800905e:	4798      	blx	r3
 8009060:	3601      	adds	r6, #1
 8009062:	e7f2      	b.n	800904a <__libc_init_array+0x1e>
 8009064:	0800a228 	.word	0x0800a228
 8009068:	0800a228 	.word	0x0800a228
 800906c:	0800a228 	.word	0x0800a228
 8009070:	0800a22c 	.word	0x0800a22c

08009074 <malloc>:
 8009074:	4b02      	ldr	r3, [pc, #8]	; (8009080 <malloc+0xc>)
 8009076:	4601      	mov	r1, r0
 8009078:	6818      	ldr	r0, [r3, #0]
 800907a:	f000 b871 	b.w	8009160 <_malloc_r>
 800907e:	bf00      	nop
 8009080:	20000048 	.word	0x20000048

08009084 <free>:
 8009084:	4b02      	ldr	r3, [pc, #8]	; (8009090 <free+0xc>)
 8009086:	4601      	mov	r1, r0
 8009088:	6818      	ldr	r0, [r3, #0]
 800908a:	f000 b819 	b.w	80090c0 <_free_r>
 800908e:	bf00      	nop
 8009090:	20000048 	.word	0x20000048

08009094 <memcpy>:
 8009094:	440a      	add	r2, r1
 8009096:	4291      	cmp	r1, r2
 8009098:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800909c:	d100      	bne.n	80090a0 <memcpy+0xc>
 800909e:	4770      	bx	lr
 80090a0:	b510      	push	{r4, lr}
 80090a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80090a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80090aa:	4291      	cmp	r1, r2
 80090ac:	d1f9      	bne.n	80090a2 <memcpy+0xe>
 80090ae:	bd10      	pop	{r4, pc}

080090b0 <memset>:
 80090b0:	4402      	add	r2, r0
 80090b2:	4603      	mov	r3, r0
 80090b4:	4293      	cmp	r3, r2
 80090b6:	d100      	bne.n	80090ba <memset+0xa>
 80090b8:	4770      	bx	lr
 80090ba:	f803 1b01 	strb.w	r1, [r3], #1
 80090be:	e7f9      	b.n	80090b4 <memset+0x4>

080090c0 <_free_r>:
 80090c0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80090c2:	2900      	cmp	r1, #0
 80090c4:	d048      	beq.n	8009158 <_free_r+0x98>
 80090c6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80090ca:	9001      	str	r0, [sp, #4]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	f1a1 0404 	sub.w	r4, r1, #4
 80090d2:	bfb8      	it	lt
 80090d4:	18e4      	addlt	r4, r4, r3
 80090d6:	f000 fb33 	bl	8009740 <__malloc_lock>
 80090da:	4a20      	ldr	r2, [pc, #128]	; (800915c <_free_r+0x9c>)
 80090dc:	9801      	ldr	r0, [sp, #4]
 80090de:	6813      	ldr	r3, [r2, #0]
 80090e0:	4615      	mov	r5, r2
 80090e2:	b933      	cbnz	r3, 80090f2 <_free_r+0x32>
 80090e4:	6063      	str	r3, [r4, #4]
 80090e6:	6014      	str	r4, [r2, #0]
 80090e8:	b003      	add	sp, #12
 80090ea:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80090ee:	f000 bb2d 	b.w	800974c <__malloc_unlock>
 80090f2:	42a3      	cmp	r3, r4
 80090f4:	d90b      	bls.n	800910e <_free_r+0x4e>
 80090f6:	6821      	ldr	r1, [r4, #0]
 80090f8:	1862      	adds	r2, r4, r1
 80090fa:	4293      	cmp	r3, r2
 80090fc:	bf04      	itt	eq
 80090fe:	681a      	ldreq	r2, [r3, #0]
 8009100:	685b      	ldreq	r3, [r3, #4]
 8009102:	6063      	str	r3, [r4, #4]
 8009104:	bf04      	itt	eq
 8009106:	1852      	addeq	r2, r2, r1
 8009108:	6022      	streq	r2, [r4, #0]
 800910a:	602c      	str	r4, [r5, #0]
 800910c:	e7ec      	b.n	80090e8 <_free_r+0x28>
 800910e:	461a      	mov	r2, r3
 8009110:	685b      	ldr	r3, [r3, #4]
 8009112:	b10b      	cbz	r3, 8009118 <_free_r+0x58>
 8009114:	42a3      	cmp	r3, r4
 8009116:	d9fa      	bls.n	800910e <_free_r+0x4e>
 8009118:	6811      	ldr	r1, [r2, #0]
 800911a:	1855      	adds	r5, r2, r1
 800911c:	42a5      	cmp	r5, r4
 800911e:	d10b      	bne.n	8009138 <_free_r+0x78>
 8009120:	6824      	ldr	r4, [r4, #0]
 8009122:	4421      	add	r1, r4
 8009124:	1854      	adds	r4, r2, r1
 8009126:	42a3      	cmp	r3, r4
 8009128:	6011      	str	r1, [r2, #0]
 800912a:	d1dd      	bne.n	80090e8 <_free_r+0x28>
 800912c:	681c      	ldr	r4, [r3, #0]
 800912e:	685b      	ldr	r3, [r3, #4]
 8009130:	6053      	str	r3, [r2, #4]
 8009132:	4421      	add	r1, r4
 8009134:	6011      	str	r1, [r2, #0]
 8009136:	e7d7      	b.n	80090e8 <_free_r+0x28>
 8009138:	d902      	bls.n	8009140 <_free_r+0x80>
 800913a:	230c      	movs	r3, #12
 800913c:	6003      	str	r3, [r0, #0]
 800913e:	e7d3      	b.n	80090e8 <_free_r+0x28>
 8009140:	6825      	ldr	r5, [r4, #0]
 8009142:	1961      	adds	r1, r4, r5
 8009144:	428b      	cmp	r3, r1
 8009146:	bf04      	itt	eq
 8009148:	6819      	ldreq	r1, [r3, #0]
 800914a:	685b      	ldreq	r3, [r3, #4]
 800914c:	6063      	str	r3, [r4, #4]
 800914e:	bf04      	itt	eq
 8009150:	1949      	addeq	r1, r1, r5
 8009152:	6021      	streq	r1, [r4, #0]
 8009154:	6054      	str	r4, [r2, #4]
 8009156:	e7c7      	b.n	80090e8 <_free_r+0x28>
 8009158:	b003      	add	sp, #12
 800915a:	bd30      	pop	{r4, r5, pc}
 800915c:	20005c14 	.word	0x20005c14

08009160 <_malloc_r>:
 8009160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009162:	1ccd      	adds	r5, r1, #3
 8009164:	f025 0503 	bic.w	r5, r5, #3
 8009168:	3508      	adds	r5, #8
 800916a:	2d0c      	cmp	r5, #12
 800916c:	bf38      	it	cc
 800916e:	250c      	movcc	r5, #12
 8009170:	2d00      	cmp	r5, #0
 8009172:	4606      	mov	r6, r0
 8009174:	db01      	blt.n	800917a <_malloc_r+0x1a>
 8009176:	42a9      	cmp	r1, r5
 8009178:	d903      	bls.n	8009182 <_malloc_r+0x22>
 800917a:	230c      	movs	r3, #12
 800917c:	6033      	str	r3, [r6, #0]
 800917e:	2000      	movs	r0, #0
 8009180:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009182:	f000 fadd 	bl	8009740 <__malloc_lock>
 8009186:	4921      	ldr	r1, [pc, #132]	; (800920c <_malloc_r+0xac>)
 8009188:	680a      	ldr	r2, [r1, #0]
 800918a:	4614      	mov	r4, r2
 800918c:	b99c      	cbnz	r4, 80091b6 <_malloc_r+0x56>
 800918e:	4f20      	ldr	r7, [pc, #128]	; (8009210 <_malloc_r+0xb0>)
 8009190:	683b      	ldr	r3, [r7, #0]
 8009192:	b923      	cbnz	r3, 800919e <_malloc_r+0x3e>
 8009194:	4621      	mov	r1, r4
 8009196:	4630      	mov	r0, r6
 8009198:	f000 f914 	bl	80093c4 <_sbrk_r>
 800919c:	6038      	str	r0, [r7, #0]
 800919e:	4629      	mov	r1, r5
 80091a0:	4630      	mov	r0, r6
 80091a2:	f000 f90f 	bl	80093c4 <_sbrk_r>
 80091a6:	1c43      	adds	r3, r0, #1
 80091a8:	d123      	bne.n	80091f2 <_malloc_r+0x92>
 80091aa:	230c      	movs	r3, #12
 80091ac:	6033      	str	r3, [r6, #0]
 80091ae:	4630      	mov	r0, r6
 80091b0:	f000 facc 	bl	800974c <__malloc_unlock>
 80091b4:	e7e3      	b.n	800917e <_malloc_r+0x1e>
 80091b6:	6823      	ldr	r3, [r4, #0]
 80091b8:	1b5b      	subs	r3, r3, r5
 80091ba:	d417      	bmi.n	80091ec <_malloc_r+0x8c>
 80091bc:	2b0b      	cmp	r3, #11
 80091be:	d903      	bls.n	80091c8 <_malloc_r+0x68>
 80091c0:	6023      	str	r3, [r4, #0]
 80091c2:	441c      	add	r4, r3
 80091c4:	6025      	str	r5, [r4, #0]
 80091c6:	e004      	b.n	80091d2 <_malloc_r+0x72>
 80091c8:	6863      	ldr	r3, [r4, #4]
 80091ca:	42a2      	cmp	r2, r4
 80091cc:	bf0c      	ite	eq
 80091ce:	600b      	streq	r3, [r1, #0]
 80091d0:	6053      	strne	r3, [r2, #4]
 80091d2:	4630      	mov	r0, r6
 80091d4:	f000 faba 	bl	800974c <__malloc_unlock>
 80091d8:	f104 000b 	add.w	r0, r4, #11
 80091dc:	1d23      	adds	r3, r4, #4
 80091de:	f020 0007 	bic.w	r0, r0, #7
 80091e2:	1ac2      	subs	r2, r0, r3
 80091e4:	d0cc      	beq.n	8009180 <_malloc_r+0x20>
 80091e6:	1a1b      	subs	r3, r3, r0
 80091e8:	50a3      	str	r3, [r4, r2]
 80091ea:	e7c9      	b.n	8009180 <_malloc_r+0x20>
 80091ec:	4622      	mov	r2, r4
 80091ee:	6864      	ldr	r4, [r4, #4]
 80091f0:	e7cc      	b.n	800918c <_malloc_r+0x2c>
 80091f2:	1cc4      	adds	r4, r0, #3
 80091f4:	f024 0403 	bic.w	r4, r4, #3
 80091f8:	42a0      	cmp	r0, r4
 80091fa:	d0e3      	beq.n	80091c4 <_malloc_r+0x64>
 80091fc:	1a21      	subs	r1, r4, r0
 80091fe:	4630      	mov	r0, r6
 8009200:	f000 f8e0 	bl	80093c4 <_sbrk_r>
 8009204:	3001      	adds	r0, #1
 8009206:	d1dd      	bne.n	80091c4 <_malloc_r+0x64>
 8009208:	e7cf      	b.n	80091aa <_malloc_r+0x4a>
 800920a:	bf00      	nop
 800920c:	20005c14 	.word	0x20005c14
 8009210:	20005c18 	.word	0x20005c18

08009214 <srand>:
 8009214:	b538      	push	{r3, r4, r5, lr}
 8009216:	4b10      	ldr	r3, [pc, #64]	; (8009258 <srand+0x44>)
 8009218:	681d      	ldr	r5, [r3, #0]
 800921a:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800921c:	4604      	mov	r4, r0
 800921e:	b9b3      	cbnz	r3, 800924e <srand+0x3a>
 8009220:	2018      	movs	r0, #24
 8009222:	f7ff ff27 	bl	8009074 <malloc>
 8009226:	4602      	mov	r2, r0
 8009228:	63a8      	str	r0, [r5, #56]	; 0x38
 800922a:	b920      	cbnz	r0, 8009236 <srand+0x22>
 800922c:	4b0b      	ldr	r3, [pc, #44]	; (800925c <srand+0x48>)
 800922e:	480c      	ldr	r0, [pc, #48]	; (8009260 <srand+0x4c>)
 8009230:	2142      	movs	r1, #66	; 0x42
 8009232:	f000 f971 	bl	8009518 <__assert_func>
 8009236:	490b      	ldr	r1, [pc, #44]	; (8009264 <srand+0x50>)
 8009238:	4b0b      	ldr	r3, [pc, #44]	; (8009268 <srand+0x54>)
 800923a:	e9c0 1300 	strd	r1, r3, [r0]
 800923e:	4b0b      	ldr	r3, [pc, #44]	; (800926c <srand+0x58>)
 8009240:	6083      	str	r3, [r0, #8]
 8009242:	230b      	movs	r3, #11
 8009244:	8183      	strh	r3, [r0, #12]
 8009246:	2100      	movs	r1, #0
 8009248:	2001      	movs	r0, #1
 800924a:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800924e:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8009250:	2200      	movs	r2, #0
 8009252:	611c      	str	r4, [r3, #16]
 8009254:	615a      	str	r2, [r3, #20]
 8009256:	bd38      	pop	{r3, r4, r5, pc}
 8009258:	20000048 	.word	0x20000048
 800925c:	0800a138 	.word	0x0800a138
 8009260:	0800a14f 	.word	0x0800a14f
 8009264:	abcd330e 	.word	0xabcd330e
 8009268:	e66d1234 	.word	0xe66d1234
 800926c:	0005deec 	.word	0x0005deec

08009270 <rand>:
 8009270:	4b17      	ldr	r3, [pc, #92]	; (80092d0 <rand+0x60>)
 8009272:	b510      	push	{r4, lr}
 8009274:	681c      	ldr	r4, [r3, #0]
 8009276:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009278:	b9b3      	cbnz	r3, 80092a8 <rand+0x38>
 800927a:	2018      	movs	r0, #24
 800927c:	f7ff fefa 	bl	8009074 <malloc>
 8009280:	63a0      	str	r0, [r4, #56]	; 0x38
 8009282:	b928      	cbnz	r0, 8009290 <rand+0x20>
 8009284:	4602      	mov	r2, r0
 8009286:	4b13      	ldr	r3, [pc, #76]	; (80092d4 <rand+0x64>)
 8009288:	4813      	ldr	r0, [pc, #76]	; (80092d8 <rand+0x68>)
 800928a:	214e      	movs	r1, #78	; 0x4e
 800928c:	f000 f944 	bl	8009518 <__assert_func>
 8009290:	4a12      	ldr	r2, [pc, #72]	; (80092dc <rand+0x6c>)
 8009292:	4b13      	ldr	r3, [pc, #76]	; (80092e0 <rand+0x70>)
 8009294:	e9c0 2300 	strd	r2, r3, [r0]
 8009298:	4b12      	ldr	r3, [pc, #72]	; (80092e4 <rand+0x74>)
 800929a:	6083      	str	r3, [r0, #8]
 800929c:	230b      	movs	r3, #11
 800929e:	8183      	strh	r3, [r0, #12]
 80092a0:	2201      	movs	r2, #1
 80092a2:	2300      	movs	r3, #0
 80092a4:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80092a8:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80092aa:	480f      	ldr	r0, [pc, #60]	; (80092e8 <rand+0x78>)
 80092ac:	690a      	ldr	r2, [r1, #16]
 80092ae:	694b      	ldr	r3, [r1, #20]
 80092b0:	4c0e      	ldr	r4, [pc, #56]	; (80092ec <rand+0x7c>)
 80092b2:	4350      	muls	r0, r2
 80092b4:	fb04 0003 	mla	r0, r4, r3, r0
 80092b8:	fba2 3404 	umull	r3, r4, r2, r4
 80092bc:	1c5a      	adds	r2, r3, #1
 80092be:	4404      	add	r4, r0
 80092c0:	f144 0000 	adc.w	r0, r4, #0
 80092c4:	e9c1 2004 	strd	r2, r0, [r1, #16]
 80092c8:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80092cc:	bd10      	pop	{r4, pc}
 80092ce:	bf00      	nop
 80092d0:	20000048 	.word	0x20000048
 80092d4:	0800a138 	.word	0x0800a138
 80092d8:	0800a14f 	.word	0x0800a14f
 80092dc:	abcd330e 	.word	0xabcd330e
 80092e0:	e66d1234 	.word	0xe66d1234
 80092e4:	0005deec 	.word	0x0005deec
 80092e8:	5851f42d 	.word	0x5851f42d
 80092ec:	4c957f2d 	.word	0x4c957f2d

080092f0 <cleanup_glue>:
 80092f0:	b538      	push	{r3, r4, r5, lr}
 80092f2:	460c      	mov	r4, r1
 80092f4:	6809      	ldr	r1, [r1, #0]
 80092f6:	4605      	mov	r5, r0
 80092f8:	b109      	cbz	r1, 80092fe <cleanup_glue+0xe>
 80092fa:	f7ff fff9 	bl	80092f0 <cleanup_glue>
 80092fe:	4621      	mov	r1, r4
 8009300:	4628      	mov	r0, r5
 8009302:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009306:	f7ff bedb 	b.w	80090c0 <_free_r>
	...

0800930c <_reclaim_reent>:
 800930c:	4b2c      	ldr	r3, [pc, #176]	; (80093c0 <_reclaim_reent+0xb4>)
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	4283      	cmp	r3, r0
 8009312:	b570      	push	{r4, r5, r6, lr}
 8009314:	4604      	mov	r4, r0
 8009316:	d051      	beq.n	80093bc <_reclaim_reent+0xb0>
 8009318:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800931a:	b143      	cbz	r3, 800932e <_reclaim_reent+0x22>
 800931c:	68db      	ldr	r3, [r3, #12]
 800931e:	2b00      	cmp	r3, #0
 8009320:	d14a      	bne.n	80093b8 <_reclaim_reent+0xac>
 8009322:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009324:	6819      	ldr	r1, [r3, #0]
 8009326:	b111      	cbz	r1, 800932e <_reclaim_reent+0x22>
 8009328:	4620      	mov	r0, r4
 800932a:	f7ff fec9 	bl	80090c0 <_free_r>
 800932e:	6961      	ldr	r1, [r4, #20]
 8009330:	b111      	cbz	r1, 8009338 <_reclaim_reent+0x2c>
 8009332:	4620      	mov	r0, r4
 8009334:	f7ff fec4 	bl	80090c0 <_free_r>
 8009338:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800933a:	b111      	cbz	r1, 8009342 <_reclaim_reent+0x36>
 800933c:	4620      	mov	r0, r4
 800933e:	f7ff febf 	bl	80090c0 <_free_r>
 8009342:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8009344:	b111      	cbz	r1, 800934c <_reclaim_reent+0x40>
 8009346:	4620      	mov	r0, r4
 8009348:	f7ff feba 	bl	80090c0 <_free_r>
 800934c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800934e:	b111      	cbz	r1, 8009356 <_reclaim_reent+0x4a>
 8009350:	4620      	mov	r0, r4
 8009352:	f7ff feb5 	bl	80090c0 <_free_r>
 8009356:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8009358:	b111      	cbz	r1, 8009360 <_reclaim_reent+0x54>
 800935a:	4620      	mov	r0, r4
 800935c:	f7ff feb0 	bl	80090c0 <_free_r>
 8009360:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8009362:	b111      	cbz	r1, 800936a <_reclaim_reent+0x5e>
 8009364:	4620      	mov	r0, r4
 8009366:	f7ff feab 	bl	80090c0 <_free_r>
 800936a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800936c:	b111      	cbz	r1, 8009374 <_reclaim_reent+0x68>
 800936e:	4620      	mov	r0, r4
 8009370:	f7ff fea6 	bl	80090c0 <_free_r>
 8009374:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009376:	b111      	cbz	r1, 800937e <_reclaim_reent+0x72>
 8009378:	4620      	mov	r0, r4
 800937a:	f7ff fea1 	bl	80090c0 <_free_r>
 800937e:	69a3      	ldr	r3, [r4, #24]
 8009380:	b1e3      	cbz	r3, 80093bc <_reclaim_reent+0xb0>
 8009382:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8009384:	4620      	mov	r0, r4
 8009386:	4798      	blx	r3
 8009388:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800938a:	b1b9      	cbz	r1, 80093bc <_reclaim_reent+0xb0>
 800938c:	4620      	mov	r0, r4
 800938e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009392:	f7ff bfad 	b.w	80092f0 <cleanup_glue>
 8009396:	5949      	ldr	r1, [r1, r5]
 8009398:	b941      	cbnz	r1, 80093ac <_reclaim_reent+0xa0>
 800939a:	3504      	adds	r5, #4
 800939c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800939e:	2d80      	cmp	r5, #128	; 0x80
 80093a0:	68d9      	ldr	r1, [r3, #12]
 80093a2:	d1f8      	bne.n	8009396 <_reclaim_reent+0x8a>
 80093a4:	4620      	mov	r0, r4
 80093a6:	f7ff fe8b 	bl	80090c0 <_free_r>
 80093aa:	e7ba      	b.n	8009322 <_reclaim_reent+0x16>
 80093ac:	680e      	ldr	r6, [r1, #0]
 80093ae:	4620      	mov	r0, r4
 80093b0:	f7ff fe86 	bl	80090c0 <_free_r>
 80093b4:	4631      	mov	r1, r6
 80093b6:	e7ef      	b.n	8009398 <_reclaim_reent+0x8c>
 80093b8:	2500      	movs	r5, #0
 80093ba:	e7ef      	b.n	800939c <_reclaim_reent+0x90>
 80093bc:	bd70      	pop	{r4, r5, r6, pc}
 80093be:	bf00      	nop
 80093c0:	20000048 	.word	0x20000048

080093c4 <_sbrk_r>:
 80093c4:	b538      	push	{r3, r4, r5, lr}
 80093c6:	4d06      	ldr	r5, [pc, #24]	; (80093e0 <_sbrk_r+0x1c>)
 80093c8:	2300      	movs	r3, #0
 80093ca:	4604      	mov	r4, r0
 80093cc:	4608      	mov	r0, r1
 80093ce:	602b      	str	r3, [r5, #0]
 80093d0:	f7f8 f89e 	bl	8001510 <_sbrk>
 80093d4:	1c43      	adds	r3, r0, #1
 80093d6:	d102      	bne.n	80093de <_sbrk_r+0x1a>
 80093d8:	682b      	ldr	r3, [r5, #0]
 80093da:	b103      	cbz	r3, 80093de <_sbrk_r+0x1a>
 80093dc:	6023      	str	r3, [r4, #0]
 80093de:	bd38      	pop	{r3, r4, r5, pc}
 80093e0:	20005ed8 	.word	0x20005ed8

080093e4 <_raise_r>:
 80093e4:	291f      	cmp	r1, #31
 80093e6:	b538      	push	{r3, r4, r5, lr}
 80093e8:	4604      	mov	r4, r0
 80093ea:	460d      	mov	r5, r1
 80093ec:	d904      	bls.n	80093f8 <_raise_r+0x14>
 80093ee:	2316      	movs	r3, #22
 80093f0:	6003      	str	r3, [r0, #0]
 80093f2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80093f6:	bd38      	pop	{r3, r4, r5, pc}
 80093f8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80093fa:	b112      	cbz	r2, 8009402 <_raise_r+0x1e>
 80093fc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009400:	b94b      	cbnz	r3, 8009416 <_raise_r+0x32>
 8009402:	4620      	mov	r0, r4
 8009404:	f000 f830 	bl	8009468 <_getpid_r>
 8009408:	462a      	mov	r2, r5
 800940a:	4601      	mov	r1, r0
 800940c:	4620      	mov	r0, r4
 800940e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009412:	f000 b817 	b.w	8009444 <_kill_r>
 8009416:	2b01      	cmp	r3, #1
 8009418:	d00a      	beq.n	8009430 <_raise_r+0x4c>
 800941a:	1c59      	adds	r1, r3, #1
 800941c:	d103      	bne.n	8009426 <_raise_r+0x42>
 800941e:	2316      	movs	r3, #22
 8009420:	6003      	str	r3, [r0, #0]
 8009422:	2001      	movs	r0, #1
 8009424:	e7e7      	b.n	80093f6 <_raise_r+0x12>
 8009426:	2400      	movs	r4, #0
 8009428:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800942c:	4628      	mov	r0, r5
 800942e:	4798      	blx	r3
 8009430:	2000      	movs	r0, #0
 8009432:	e7e0      	b.n	80093f6 <_raise_r+0x12>

08009434 <raise>:
 8009434:	4b02      	ldr	r3, [pc, #8]	; (8009440 <raise+0xc>)
 8009436:	4601      	mov	r1, r0
 8009438:	6818      	ldr	r0, [r3, #0]
 800943a:	f7ff bfd3 	b.w	80093e4 <_raise_r>
 800943e:	bf00      	nop
 8009440:	20000048 	.word	0x20000048

08009444 <_kill_r>:
 8009444:	b538      	push	{r3, r4, r5, lr}
 8009446:	4d07      	ldr	r5, [pc, #28]	; (8009464 <_kill_r+0x20>)
 8009448:	2300      	movs	r3, #0
 800944a:	4604      	mov	r4, r0
 800944c:	4608      	mov	r0, r1
 800944e:	4611      	mov	r1, r2
 8009450:	602b      	str	r3, [r5, #0]
 8009452:	f7f7 ffd5 	bl	8001400 <_kill>
 8009456:	1c43      	adds	r3, r0, #1
 8009458:	d102      	bne.n	8009460 <_kill_r+0x1c>
 800945a:	682b      	ldr	r3, [r5, #0]
 800945c:	b103      	cbz	r3, 8009460 <_kill_r+0x1c>
 800945e:	6023      	str	r3, [r4, #0]
 8009460:	bd38      	pop	{r3, r4, r5, pc}
 8009462:	bf00      	nop
 8009464:	20005ed8 	.word	0x20005ed8

08009468 <_getpid_r>:
 8009468:	f7f7 bfc2 	b.w	80013f0 <_getpid>

0800946c <__sread>:
 800946c:	b510      	push	{r4, lr}
 800946e:	460c      	mov	r4, r1
 8009470:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009474:	f000 fc5e 	bl	8009d34 <_read_r>
 8009478:	2800      	cmp	r0, #0
 800947a:	bfab      	itete	ge
 800947c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800947e:	89a3      	ldrhlt	r3, [r4, #12]
 8009480:	181b      	addge	r3, r3, r0
 8009482:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009486:	bfac      	ite	ge
 8009488:	6563      	strge	r3, [r4, #84]	; 0x54
 800948a:	81a3      	strhlt	r3, [r4, #12]
 800948c:	bd10      	pop	{r4, pc}

0800948e <__swrite>:
 800948e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009492:	461f      	mov	r7, r3
 8009494:	898b      	ldrh	r3, [r1, #12]
 8009496:	05db      	lsls	r3, r3, #23
 8009498:	4605      	mov	r5, r0
 800949a:	460c      	mov	r4, r1
 800949c:	4616      	mov	r6, r2
 800949e:	d505      	bpl.n	80094ac <__swrite+0x1e>
 80094a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094a4:	2302      	movs	r3, #2
 80094a6:	2200      	movs	r2, #0
 80094a8:	f000 f938 	bl	800971c <_lseek_r>
 80094ac:	89a3      	ldrh	r3, [r4, #12]
 80094ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80094b2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80094b6:	81a3      	strh	r3, [r4, #12]
 80094b8:	4632      	mov	r2, r6
 80094ba:	463b      	mov	r3, r7
 80094bc:	4628      	mov	r0, r5
 80094be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80094c2:	f000 b817 	b.w	80094f4 <_write_r>

080094c6 <__sseek>:
 80094c6:	b510      	push	{r4, lr}
 80094c8:	460c      	mov	r4, r1
 80094ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094ce:	f000 f925 	bl	800971c <_lseek_r>
 80094d2:	1c43      	adds	r3, r0, #1
 80094d4:	89a3      	ldrh	r3, [r4, #12]
 80094d6:	bf15      	itete	ne
 80094d8:	6560      	strne	r0, [r4, #84]	; 0x54
 80094da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80094de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80094e2:	81a3      	strheq	r3, [r4, #12]
 80094e4:	bf18      	it	ne
 80094e6:	81a3      	strhne	r3, [r4, #12]
 80094e8:	bd10      	pop	{r4, pc}

080094ea <__sclose>:
 80094ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094ee:	f000 b831 	b.w	8009554 <_close_r>
	...

080094f4 <_write_r>:
 80094f4:	b538      	push	{r3, r4, r5, lr}
 80094f6:	4d07      	ldr	r5, [pc, #28]	; (8009514 <_write_r+0x20>)
 80094f8:	4604      	mov	r4, r0
 80094fa:	4608      	mov	r0, r1
 80094fc:	4611      	mov	r1, r2
 80094fe:	2200      	movs	r2, #0
 8009500:	602a      	str	r2, [r5, #0]
 8009502:	461a      	mov	r2, r3
 8009504:	f7f7 ffb3 	bl	800146e <_write>
 8009508:	1c43      	adds	r3, r0, #1
 800950a:	d102      	bne.n	8009512 <_write_r+0x1e>
 800950c:	682b      	ldr	r3, [r5, #0]
 800950e:	b103      	cbz	r3, 8009512 <_write_r+0x1e>
 8009510:	6023      	str	r3, [r4, #0]
 8009512:	bd38      	pop	{r3, r4, r5, pc}
 8009514:	20005ed8 	.word	0x20005ed8

08009518 <__assert_func>:
 8009518:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800951a:	4614      	mov	r4, r2
 800951c:	461a      	mov	r2, r3
 800951e:	4b09      	ldr	r3, [pc, #36]	; (8009544 <__assert_func+0x2c>)
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	4605      	mov	r5, r0
 8009524:	68d8      	ldr	r0, [r3, #12]
 8009526:	b14c      	cbz	r4, 800953c <__assert_func+0x24>
 8009528:	4b07      	ldr	r3, [pc, #28]	; (8009548 <__assert_func+0x30>)
 800952a:	9100      	str	r1, [sp, #0]
 800952c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009530:	4906      	ldr	r1, [pc, #24]	; (800954c <__assert_func+0x34>)
 8009532:	462b      	mov	r3, r5
 8009534:	f000 f8e0 	bl	80096f8 <fiprintf>
 8009538:	f7ff fc74 	bl	8008e24 <abort>
 800953c:	4b04      	ldr	r3, [pc, #16]	; (8009550 <__assert_func+0x38>)
 800953e:	461c      	mov	r4, r3
 8009540:	e7f3      	b.n	800952a <__assert_func+0x12>
 8009542:	bf00      	nop
 8009544:	20000048 	.word	0x20000048
 8009548:	0800a1ae 	.word	0x0800a1ae
 800954c:	0800a1bb 	.word	0x0800a1bb
 8009550:	0800a1e9 	.word	0x0800a1e9

08009554 <_close_r>:
 8009554:	b538      	push	{r3, r4, r5, lr}
 8009556:	4d06      	ldr	r5, [pc, #24]	; (8009570 <_close_r+0x1c>)
 8009558:	2300      	movs	r3, #0
 800955a:	4604      	mov	r4, r0
 800955c:	4608      	mov	r0, r1
 800955e:	602b      	str	r3, [r5, #0]
 8009560:	f7f7 ffa1 	bl	80014a6 <_close>
 8009564:	1c43      	adds	r3, r0, #1
 8009566:	d102      	bne.n	800956e <_close_r+0x1a>
 8009568:	682b      	ldr	r3, [r5, #0]
 800956a:	b103      	cbz	r3, 800956e <_close_r+0x1a>
 800956c:	6023      	str	r3, [r4, #0]
 800956e:	bd38      	pop	{r3, r4, r5, pc}
 8009570:	20005ed8 	.word	0x20005ed8

08009574 <__sflush_r>:
 8009574:	898a      	ldrh	r2, [r1, #12]
 8009576:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800957a:	4605      	mov	r5, r0
 800957c:	0710      	lsls	r0, r2, #28
 800957e:	460c      	mov	r4, r1
 8009580:	d458      	bmi.n	8009634 <__sflush_r+0xc0>
 8009582:	684b      	ldr	r3, [r1, #4]
 8009584:	2b00      	cmp	r3, #0
 8009586:	dc05      	bgt.n	8009594 <__sflush_r+0x20>
 8009588:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800958a:	2b00      	cmp	r3, #0
 800958c:	dc02      	bgt.n	8009594 <__sflush_r+0x20>
 800958e:	2000      	movs	r0, #0
 8009590:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009594:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009596:	2e00      	cmp	r6, #0
 8009598:	d0f9      	beq.n	800958e <__sflush_r+0x1a>
 800959a:	2300      	movs	r3, #0
 800959c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80095a0:	682f      	ldr	r7, [r5, #0]
 80095a2:	602b      	str	r3, [r5, #0]
 80095a4:	d032      	beq.n	800960c <__sflush_r+0x98>
 80095a6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80095a8:	89a3      	ldrh	r3, [r4, #12]
 80095aa:	075a      	lsls	r2, r3, #29
 80095ac:	d505      	bpl.n	80095ba <__sflush_r+0x46>
 80095ae:	6863      	ldr	r3, [r4, #4]
 80095b0:	1ac0      	subs	r0, r0, r3
 80095b2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80095b4:	b10b      	cbz	r3, 80095ba <__sflush_r+0x46>
 80095b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80095b8:	1ac0      	subs	r0, r0, r3
 80095ba:	2300      	movs	r3, #0
 80095bc:	4602      	mov	r2, r0
 80095be:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80095c0:	6a21      	ldr	r1, [r4, #32]
 80095c2:	4628      	mov	r0, r5
 80095c4:	47b0      	blx	r6
 80095c6:	1c43      	adds	r3, r0, #1
 80095c8:	89a3      	ldrh	r3, [r4, #12]
 80095ca:	d106      	bne.n	80095da <__sflush_r+0x66>
 80095cc:	6829      	ldr	r1, [r5, #0]
 80095ce:	291d      	cmp	r1, #29
 80095d0:	d82c      	bhi.n	800962c <__sflush_r+0xb8>
 80095d2:	4a2a      	ldr	r2, [pc, #168]	; (800967c <__sflush_r+0x108>)
 80095d4:	40ca      	lsrs	r2, r1
 80095d6:	07d6      	lsls	r6, r2, #31
 80095d8:	d528      	bpl.n	800962c <__sflush_r+0xb8>
 80095da:	2200      	movs	r2, #0
 80095dc:	6062      	str	r2, [r4, #4]
 80095de:	04d9      	lsls	r1, r3, #19
 80095e0:	6922      	ldr	r2, [r4, #16]
 80095e2:	6022      	str	r2, [r4, #0]
 80095e4:	d504      	bpl.n	80095f0 <__sflush_r+0x7c>
 80095e6:	1c42      	adds	r2, r0, #1
 80095e8:	d101      	bne.n	80095ee <__sflush_r+0x7a>
 80095ea:	682b      	ldr	r3, [r5, #0]
 80095ec:	b903      	cbnz	r3, 80095f0 <__sflush_r+0x7c>
 80095ee:	6560      	str	r0, [r4, #84]	; 0x54
 80095f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80095f2:	602f      	str	r7, [r5, #0]
 80095f4:	2900      	cmp	r1, #0
 80095f6:	d0ca      	beq.n	800958e <__sflush_r+0x1a>
 80095f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80095fc:	4299      	cmp	r1, r3
 80095fe:	d002      	beq.n	8009606 <__sflush_r+0x92>
 8009600:	4628      	mov	r0, r5
 8009602:	f7ff fd5d 	bl	80090c0 <_free_r>
 8009606:	2000      	movs	r0, #0
 8009608:	6360      	str	r0, [r4, #52]	; 0x34
 800960a:	e7c1      	b.n	8009590 <__sflush_r+0x1c>
 800960c:	6a21      	ldr	r1, [r4, #32]
 800960e:	2301      	movs	r3, #1
 8009610:	4628      	mov	r0, r5
 8009612:	47b0      	blx	r6
 8009614:	1c41      	adds	r1, r0, #1
 8009616:	d1c7      	bne.n	80095a8 <__sflush_r+0x34>
 8009618:	682b      	ldr	r3, [r5, #0]
 800961a:	2b00      	cmp	r3, #0
 800961c:	d0c4      	beq.n	80095a8 <__sflush_r+0x34>
 800961e:	2b1d      	cmp	r3, #29
 8009620:	d001      	beq.n	8009626 <__sflush_r+0xb2>
 8009622:	2b16      	cmp	r3, #22
 8009624:	d101      	bne.n	800962a <__sflush_r+0xb6>
 8009626:	602f      	str	r7, [r5, #0]
 8009628:	e7b1      	b.n	800958e <__sflush_r+0x1a>
 800962a:	89a3      	ldrh	r3, [r4, #12]
 800962c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009630:	81a3      	strh	r3, [r4, #12]
 8009632:	e7ad      	b.n	8009590 <__sflush_r+0x1c>
 8009634:	690f      	ldr	r7, [r1, #16]
 8009636:	2f00      	cmp	r7, #0
 8009638:	d0a9      	beq.n	800958e <__sflush_r+0x1a>
 800963a:	0793      	lsls	r3, r2, #30
 800963c:	680e      	ldr	r6, [r1, #0]
 800963e:	bf08      	it	eq
 8009640:	694b      	ldreq	r3, [r1, #20]
 8009642:	600f      	str	r7, [r1, #0]
 8009644:	bf18      	it	ne
 8009646:	2300      	movne	r3, #0
 8009648:	eba6 0807 	sub.w	r8, r6, r7
 800964c:	608b      	str	r3, [r1, #8]
 800964e:	f1b8 0f00 	cmp.w	r8, #0
 8009652:	dd9c      	ble.n	800958e <__sflush_r+0x1a>
 8009654:	6a21      	ldr	r1, [r4, #32]
 8009656:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009658:	4643      	mov	r3, r8
 800965a:	463a      	mov	r2, r7
 800965c:	4628      	mov	r0, r5
 800965e:	47b0      	blx	r6
 8009660:	2800      	cmp	r0, #0
 8009662:	dc06      	bgt.n	8009672 <__sflush_r+0xfe>
 8009664:	89a3      	ldrh	r3, [r4, #12]
 8009666:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800966a:	81a3      	strh	r3, [r4, #12]
 800966c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009670:	e78e      	b.n	8009590 <__sflush_r+0x1c>
 8009672:	4407      	add	r7, r0
 8009674:	eba8 0800 	sub.w	r8, r8, r0
 8009678:	e7e9      	b.n	800964e <__sflush_r+0xda>
 800967a:	bf00      	nop
 800967c:	20400001 	.word	0x20400001

08009680 <_fflush_r>:
 8009680:	b538      	push	{r3, r4, r5, lr}
 8009682:	690b      	ldr	r3, [r1, #16]
 8009684:	4605      	mov	r5, r0
 8009686:	460c      	mov	r4, r1
 8009688:	b913      	cbnz	r3, 8009690 <_fflush_r+0x10>
 800968a:	2500      	movs	r5, #0
 800968c:	4628      	mov	r0, r5
 800968e:	bd38      	pop	{r3, r4, r5, pc}
 8009690:	b118      	cbz	r0, 800969a <_fflush_r+0x1a>
 8009692:	6983      	ldr	r3, [r0, #24]
 8009694:	b90b      	cbnz	r3, 800969a <_fflush_r+0x1a>
 8009696:	f7ff fc2b 	bl	8008ef0 <__sinit>
 800969a:	4b14      	ldr	r3, [pc, #80]	; (80096ec <_fflush_r+0x6c>)
 800969c:	429c      	cmp	r4, r3
 800969e:	d11b      	bne.n	80096d8 <_fflush_r+0x58>
 80096a0:	686c      	ldr	r4, [r5, #4]
 80096a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d0ef      	beq.n	800968a <_fflush_r+0xa>
 80096aa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80096ac:	07d0      	lsls	r0, r2, #31
 80096ae:	d404      	bmi.n	80096ba <_fflush_r+0x3a>
 80096b0:	0599      	lsls	r1, r3, #22
 80096b2:	d402      	bmi.n	80096ba <_fflush_r+0x3a>
 80096b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80096b6:	f7f8 f83d 	bl	8001734 <__retarget_lock_acquire_recursive>
 80096ba:	4628      	mov	r0, r5
 80096bc:	4621      	mov	r1, r4
 80096be:	f7ff ff59 	bl	8009574 <__sflush_r>
 80096c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80096c4:	07da      	lsls	r2, r3, #31
 80096c6:	4605      	mov	r5, r0
 80096c8:	d4e0      	bmi.n	800968c <_fflush_r+0xc>
 80096ca:	89a3      	ldrh	r3, [r4, #12]
 80096cc:	059b      	lsls	r3, r3, #22
 80096ce:	d4dd      	bmi.n	800968c <_fflush_r+0xc>
 80096d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80096d2:	f7f8 f843 	bl	800175c <__retarget_lock_release_recursive>
 80096d6:	e7d9      	b.n	800968c <_fflush_r+0xc>
 80096d8:	4b05      	ldr	r3, [pc, #20]	; (80096f0 <_fflush_r+0x70>)
 80096da:	429c      	cmp	r4, r3
 80096dc:	d101      	bne.n	80096e2 <_fflush_r+0x62>
 80096de:	68ac      	ldr	r4, [r5, #8]
 80096e0:	e7df      	b.n	80096a2 <_fflush_r+0x22>
 80096e2:	4b04      	ldr	r3, [pc, #16]	; (80096f4 <_fflush_r+0x74>)
 80096e4:	429c      	cmp	r4, r3
 80096e6:	bf08      	it	eq
 80096e8:	68ec      	ldreq	r4, [r5, #12]
 80096ea:	e7da      	b.n	80096a2 <_fflush_r+0x22>
 80096ec:	0800a0f4 	.word	0x0800a0f4
 80096f0:	0800a114 	.word	0x0800a114
 80096f4:	0800a0d4 	.word	0x0800a0d4

080096f8 <fiprintf>:
 80096f8:	b40e      	push	{r1, r2, r3}
 80096fa:	b503      	push	{r0, r1, lr}
 80096fc:	4601      	mov	r1, r0
 80096fe:	ab03      	add	r3, sp, #12
 8009700:	4805      	ldr	r0, [pc, #20]	; (8009718 <fiprintf+0x20>)
 8009702:	f853 2b04 	ldr.w	r2, [r3], #4
 8009706:	6800      	ldr	r0, [r0, #0]
 8009708:	9301      	str	r3, [sp, #4]
 800970a:	f000 f84f 	bl	80097ac <_vfiprintf_r>
 800970e:	b002      	add	sp, #8
 8009710:	f85d eb04 	ldr.w	lr, [sp], #4
 8009714:	b003      	add	sp, #12
 8009716:	4770      	bx	lr
 8009718:	20000048 	.word	0x20000048

0800971c <_lseek_r>:
 800971c:	b538      	push	{r3, r4, r5, lr}
 800971e:	4d07      	ldr	r5, [pc, #28]	; (800973c <_lseek_r+0x20>)
 8009720:	4604      	mov	r4, r0
 8009722:	4608      	mov	r0, r1
 8009724:	4611      	mov	r1, r2
 8009726:	2200      	movs	r2, #0
 8009728:	602a      	str	r2, [r5, #0]
 800972a:	461a      	mov	r2, r3
 800972c:	f7f7 fee2 	bl	80014f4 <_lseek>
 8009730:	1c43      	adds	r3, r0, #1
 8009732:	d102      	bne.n	800973a <_lseek_r+0x1e>
 8009734:	682b      	ldr	r3, [r5, #0]
 8009736:	b103      	cbz	r3, 800973a <_lseek_r+0x1e>
 8009738:	6023      	str	r3, [r4, #0]
 800973a:	bd38      	pop	{r3, r4, r5, pc}
 800973c:	20005ed8 	.word	0x20005ed8

08009740 <__malloc_lock>:
 8009740:	4801      	ldr	r0, [pc, #4]	; (8009748 <__malloc_lock+0x8>)
 8009742:	f7f7 bff7 	b.w	8001734 <__retarget_lock_acquire_recursive>
 8009746:	bf00      	nop
 8009748:	20001178 	.word	0x20001178

0800974c <__malloc_unlock>:
 800974c:	4801      	ldr	r0, [pc, #4]	; (8009754 <__malloc_unlock+0x8>)
 800974e:	f7f8 b805 	b.w	800175c <__retarget_lock_release_recursive>
 8009752:	bf00      	nop
 8009754:	20001178 	.word	0x20001178

08009758 <__sfputc_r>:
 8009758:	6893      	ldr	r3, [r2, #8]
 800975a:	3b01      	subs	r3, #1
 800975c:	2b00      	cmp	r3, #0
 800975e:	b410      	push	{r4}
 8009760:	6093      	str	r3, [r2, #8]
 8009762:	da08      	bge.n	8009776 <__sfputc_r+0x1e>
 8009764:	6994      	ldr	r4, [r2, #24]
 8009766:	42a3      	cmp	r3, r4
 8009768:	db01      	blt.n	800976e <__sfputc_r+0x16>
 800976a:	290a      	cmp	r1, #10
 800976c:	d103      	bne.n	8009776 <__sfputc_r+0x1e>
 800976e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009772:	f000 baf1 	b.w	8009d58 <__swbuf_r>
 8009776:	6813      	ldr	r3, [r2, #0]
 8009778:	1c58      	adds	r0, r3, #1
 800977a:	6010      	str	r0, [r2, #0]
 800977c:	7019      	strb	r1, [r3, #0]
 800977e:	4608      	mov	r0, r1
 8009780:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009784:	4770      	bx	lr

08009786 <__sfputs_r>:
 8009786:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009788:	4606      	mov	r6, r0
 800978a:	460f      	mov	r7, r1
 800978c:	4614      	mov	r4, r2
 800978e:	18d5      	adds	r5, r2, r3
 8009790:	42ac      	cmp	r4, r5
 8009792:	d101      	bne.n	8009798 <__sfputs_r+0x12>
 8009794:	2000      	movs	r0, #0
 8009796:	e007      	b.n	80097a8 <__sfputs_r+0x22>
 8009798:	f814 1b01 	ldrb.w	r1, [r4], #1
 800979c:	463a      	mov	r2, r7
 800979e:	4630      	mov	r0, r6
 80097a0:	f7ff ffda 	bl	8009758 <__sfputc_r>
 80097a4:	1c43      	adds	r3, r0, #1
 80097a6:	d1f3      	bne.n	8009790 <__sfputs_r+0xa>
 80097a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080097ac <_vfiprintf_r>:
 80097ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097b0:	460d      	mov	r5, r1
 80097b2:	b09d      	sub	sp, #116	; 0x74
 80097b4:	4614      	mov	r4, r2
 80097b6:	4698      	mov	r8, r3
 80097b8:	4606      	mov	r6, r0
 80097ba:	b118      	cbz	r0, 80097c4 <_vfiprintf_r+0x18>
 80097bc:	6983      	ldr	r3, [r0, #24]
 80097be:	b90b      	cbnz	r3, 80097c4 <_vfiprintf_r+0x18>
 80097c0:	f7ff fb96 	bl	8008ef0 <__sinit>
 80097c4:	4b89      	ldr	r3, [pc, #548]	; (80099ec <_vfiprintf_r+0x240>)
 80097c6:	429d      	cmp	r5, r3
 80097c8:	d11b      	bne.n	8009802 <_vfiprintf_r+0x56>
 80097ca:	6875      	ldr	r5, [r6, #4]
 80097cc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80097ce:	07d9      	lsls	r1, r3, #31
 80097d0:	d405      	bmi.n	80097de <_vfiprintf_r+0x32>
 80097d2:	89ab      	ldrh	r3, [r5, #12]
 80097d4:	059a      	lsls	r2, r3, #22
 80097d6:	d402      	bmi.n	80097de <_vfiprintf_r+0x32>
 80097d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80097da:	f7f7 ffab 	bl	8001734 <__retarget_lock_acquire_recursive>
 80097de:	89ab      	ldrh	r3, [r5, #12]
 80097e0:	071b      	lsls	r3, r3, #28
 80097e2:	d501      	bpl.n	80097e8 <_vfiprintf_r+0x3c>
 80097e4:	692b      	ldr	r3, [r5, #16]
 80097e6:	b9eb      	cbnz	r3, 8009824 <_vfiprintf_r+0x78>
 80097e8:	4629      	mov	r1, r5
 80097ea:	4630      	mov	r0, r6
 80097ec:	f000 fb06 	bl	8009dfc <__swsetup_r>
 80097f0:	b1c0      	cbz	r0, 8009824 <_vfiprintf_r+0x78>
 80097f2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80097f4:	07dc      	lsls	r4, r3, #31
 80097f6:	d50e      	bpl.n	8009816 <_vfiprintf_r+0x6a>
 80097f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80097fc:	b01d      	add	sp, #116	; 0x74
 80097fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009802:	4b7b      	ldr	r3, [pc, #492]	; (80099f0 <_vfiprintf_r+0x244>)
 8009804:	429d      	cmp	r5, r3
 8009806:	d101      	bne.n	800980c <_vfiprintf_r+0x60>
 8009808:	68b5      	ldr	r5, [r6, #8]
 800980a:	e7df      	b.n	80097cc <_vfiprintf_r+0x20>
 800980c:	4b79      	ldr	r3, [pc, #484]	; (80099f4 <_vfiprintf_r+0x248>)
 800980e:	429d      	cmp	r5, r3
 8009810:	bf08      	it	eq
 8009812:	68f5      	ldreq	r5, [r6, #12]
 8009814:	e7da      	b.n	80097cc <_vfiprintf_r+0x20>
 8009816:	89ab      	ldrh	r3, [r5, #12]
 8009818:	0598      	lsls	r0, r3, #22
 800981a:	d4ed      	bmi.n	80097f8 <_vfiprintf_r+0x4c>
 800981c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800981e:	f7f7 ff9d 	bl	800175c <__retarget_lock_release_recursive>
 8009822:	e7e9      	b.n	80097f8 <_vfiprintf_r+0x4c>
 8009824:	2300      	movs	r3, #0
 8009826:	9309      	str	r3, [sp, #36]	; 0x24
 8009828:	2320      	movs	r3, #32
 800982a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800982e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009832:	2330      	movs	r3, #48	; 0x30
 8009834:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80099f8 <_vfiprintf_r+0x24c>
 8009838:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800983c:	f04f 0901 	mov.w	r9, #1
 8009840:	4623      	mov	r3, r4
 8009842:	469a      	mov	sl, r3
 8009844:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009848:	b10a      	cbz	r2, 800984e <_vfiprintf_r+0xa2>
 800984a:	2a25      	cmp	r2, #37	; 0x25
 800984c:	d1f9      	bne.n	8009842 <_vfiprintf_r+0x96>
 800984e:	ebba 0b04 	subs.w	fp, sl, r4
 8009852:	d00b      	beq.n	800986c <_vfiprintf_r+0xc0>
 8009854:	465b      	mov	r3, fp
 8009856:	4622      	mov	r2, r4
 8009858:	4629      	mov	r1, r5
 800985a:	4630      	mov	r0, r6
 800985c:	f7ff ff93 	bl	8009786 <__sfputs_r>
 8009860:	3001      	adds	r0, #1
 8009862:	f000 80aa 	beq.w	80099ba <_vfiprintf_r+0x20e>
 8009866:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009868:	445a      	add	r2, fp
 800986a:	9209      	str	r2, [sp, #36]	; 0x24
 800986c:	f89a 3000 	ldrb.w	r3, [sl]
 8009870:	2b00      	cmp	r3, #0
 8009872:	f000 80a2 	beq.w	80099ba <_vfiprintf_r+0x20e>
 8009876:	2300      	movs	r3, #0
 8009878:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800987c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009880:	f10a 0a01 	add.w	sl, sl, #1
 8009884:	9304      	str	r3, [sp, #16]
 8009886:	9307      	str	r3, [sp, #28]
 8009888:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800988c:	931a      	str	r3, [sp, #104]	; 0x68
 800988e:	4654      	mov	r4, sl
 8009890:	2205      	movs	r2, #5
 8009892:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009896:	4858      	ldr	r0, [pc, #352]	; (80099f8 <_vfiprintf_r+0x24c>)
 8009898:	f7f6 fc9a 	bl	80001d0 <memchr>
 800989c:	9a04      	ldr	r2, [sp, #16]
 800989e:	b9d8      	cbnz	r0, 80098d8 <_vfiprintf_r+0x12c>
 80098a0:	06d1      	lsls	r1, r2, #27
 80098a2:	bf44      	itt	mi
 80098a4:	2320      	movmi	r3, #32
 80098a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80098aa:	0713      	lsls	r3, r2, #28
 80098ac:	bf44      	itt	mi
 80098ae:	232b      	movmi	r3, #43	; 0x2b
 80098b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80098b4:	f89a 3000 	ldrb.w	r3, [sl]
 80098b8:	2b2a      	cmp	r3, #42	; 0x2a
 80098ba:	d015      	beq.n	80098e8 <_vfiprintf_r+0x13c>
 80098bc:	9a07      	ldr	r2, [sp, #28]
 80098be:	4654      	mov	r4, sl
 80098c0:	2000      	movs	r0, #0
 80098c2:	f04f 0c0a 	mov.w	ip, #10
 80098c6:	4621      	mov	r1, r4
 80098c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80098cc:	3b30      	subs	r3, #48	; 0x30
 80098ce:	2b09      	cmp	r3, #9
 80098d0:	d94e      	bls.n	8009970 <_vfiprintf_r+0x1c4>
 80098d2:	b1b0      	cbz	r0, 8009902 <_vfiprintf_r+0x156>
 80098d4:	9207      	str	r2, [sp, #28]
 80098d6:	e014      	b.n	8009902 <_vfiprintf_r+0x156>
 80098d8:	eba0 0308 	sub.w	r3, r0, r8
 80098dc:	fa09 f303 	lsl.w	r3, r9, r3
 80098e0:	4313      	orrs	r3, r2
 80098e2:	9304      	str	r3, [sp, #16]
 80098e4:	46a2      	mov	sl, r4
 80098e6:	e7d2      	b.n	800988e <_vfiprintf_r+0xe2>
 80098e8:	9b03      	ldr	r3, [sp, #12]
 80098ea:	1d19      	adds	r1, r3, #4
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	9103      	str	r1, [sp, #12]
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	bfbb      	ittet	lt
 80098f4:	425b      	neglt	r3, r3
 80098f6:	f042 0202 	orrlt.w	r2, r2, #2
 80098fa:	9307      	strge	r3, [sp, #28]
 80098fc:	9307      	strlt	r3, [sp, #28]
 80098fe:	bfb8      	it	lt
 8009900:	9204      	strlt	r2, [sp, #16]
 8009902:	7823      	ldrb	r3, [r4, #0]
 8009904:	2b2e      	cmp	r3, #46	; 0x2e
 8009906:	d10c      	bne.n	8009922 <_vfiprintf_r+0x176>
 8009908:	7863      	ldrb	r3, [r4, #1]
 800990a:	2b2a      	cmp	r3, #42	; 0x2a
 800990c:	d135      	bne.n	800997a <_vfiprintf_r+0x1ce>
 800990e:	9b03      	ldr	r3, [sp, #12]
 8009910:	1d1a      	adds	r2, r3, #4
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	9203      	str	r2, [sp, #12]
 8009916:	2b00      	cmp	r3, #0
 8009918:	bfb8      	it	lt
 800991a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800991e:	3402      	adds	r4, #2
 8009920:	9305      	str	r3, [sp, #20]
 8009922:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009a08 <_vfiprintf_r+0x25c>
 8009926:	7821      	ldrb	r1, [r4, #0]
 8009928:	2203      	movs	r2, #3
 800992a:	4650      	mov	r0, sl
 800992c:	f7f6 fc50 	bl	80001d0 <memchr>
 8009930:	b140      	cbz	r0, 8009944 <_vfiprintf_r+0x198>
 8009932:	2340      	movs	r3, #64	; 0x40
 8009934:	eba0 000a 	sub.w	r0, r0, sl
 8009938:	fa03 f000 	lsl.w	r0, r3, r0
 800993c:	9b04      	ldr	r3, [sp, #16]
 800993e:	4303      	orrs	r3, r0
 8009940:	3401      	adds	r4, #1
 8009942:	9304      	str	r3, [sp, #16]
 8009944:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009948:	482c      	ldr	r0, [pc, #176]	; (80099fc <_vfiprintf_r+0x250>)
 800994a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800994e:	2206      	movs	r2, #6
 8009950:	f7f6 fc3e 	bl	80001d0 <memchr>
 8009954:	2800      	cmp	r0, #0
 8009956:	d03f      	beq.n	80099d8 <_vfiprintf_r+0x22c>
 8009958:	4b29      	ldr	r3, [pc, #164]	; (8009a00 <_vfiprintf_r+0x254>)
 800995a:	bb1b      	cbnz	r3, 80099a4 <_vfiprintf_r+0x1f8>
 800995c:	9b03      	ldr	r3, [sp, #12]
 800995e:	3307      	adds	r3, #7
 8009960:	f023 0307 	bic.w	r3, r3, #7
 8009964:	3308      	adds	r3, #8
 8009966:	9303      	str	r3, [sp, #12]
 8009968:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800996a:	443b      	add	r3, r7
 800996c:	9309      	str	r3, [sp, #36]	; 0x24
 800996e:	e767      	b.n	8009840 <_vfiprintf_r+0x94>
 8009970:	fb0c 3202 	mla	r2, ip, r2, r3
 8009974:	460c      	mov	r4, r1
 8009976:	2001      	movs	r0, #1
 8009978:	e7a5      	b.n	80098c6 <_vfiprintf_r+0x11a>
 800997a:	2300      	movs	r3, #0
 800997c:	3401      	adds	r4, #1
 800997e:	9305      	str	r3, [sp, #20]
 8009980:	4619      	mov	r1, r3
 8009982:	f04f 0c0a 	mov.w	ip, #10
 8009986:	4620      	mov	r0, r4
 8009988:	f810 2b01 	ldrb.w	r2, [r0], #1
 800998c:	3a30      	subs	r2, #48	; 0x30
 800998e:	2a09      	cmp	r2, #9
 8009990:	d903      	bls.n	800999a <_vfiprintf_r+0x1ee>
 8009992:	2b00      	cmp	r3, #0
 8009994:	d0c5      	beq.n	8009922 <_vfiprintf_r+0x176>
 8009996:	9105      	str	r1, [sp, #20]
 8009998:	e7c3      	b.n	8009922 <_vfiprintf_r+0x176>
 800999a:	fb0c 2101 	mla	r1, ip, r1, r2
 800999e:	4604      	mov	r4, r0
 80099a0:	2301      	movs	r3, #1
 80099a2:	e7f0      	b.n	8009986 <_vfiprintf_r+0x1da>
 80099a4:	ab03      	add	r3, sp, #12
 80099a6:	9300      	str	r3, [sp, #0]
 80099a8:	462a      	mov	r2, r5
 80099aa:	4b16      	ldr	r3, [pc, #88]	; (8009a04 <_vfiprintf_r+0x258>)
 80099ac:	a904      	add	r1, sp, #16
 80099ae:	4630      	mov	r0, r6
 80099b0:	f3af 8000 	nop.w
 80099b4:	4607      	mov	r7, r0
 80099b6:	1c78      	adds	r0, r7, #1
 80099b8:	d1d6      	bne.n	8009968 <_vfiprintf_r+0x1bc>
 80099ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80099bc:	07d9      	lsls	r1, r3, #31
 80099be:	d405      	bmi.n	80099cc <_vfiprintf_r+0x220>
 80099c0:	89ab      	ldrh	r3, [r5, #12]
 80099c2:	059a      	lsls	r2, r3, #22
 80099c4:	d402      	bmi.n	80099cc <_vfiprintf_r+0x220>
 80099c6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80099c8:	f7f7 fec8 	bl	800175c <__retarget_lock_release_recursive>
 80099cc:	89ab      	ldrh	r3, [r5, #12]
 80099ce:	065b      	lsls	r3, r3, #25
 80099d0:	f53f af12 	bmi.w	80097f8 <_vfiprintf_r+0x4c>
 80099d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80099d6:	e711      	b.n	80097fc <_vfiprintf_r+0x50>
 80099d8:	ab03      	add	r3, sp, #12
 80099da:	9300      	str	r3, [sp, #0]
 80099dc:	462a      	mov	r2, r5
 80099de:	4b09      	ldr	r3, [pc, #36]	; (8009a04 <_vfiprintf_r+0x258>)
 80099e0:	a904      	add	r1, sp, #16
 80099e2:	4630      	mov	r0, r6
 80099e4:	f000 f880 	bl	8009ae8 <_printf_i>
 80099e8:	e7e4      	b.n	80099b4 <_vfiprintf_r+0x208>
 80099ea:	bf00      	nop
 80099ec:	0800a0f4 	.word	0x0800a0f4
 80099f0:	0800a114 	.word	0x0800a114
 80099f4:	0800a0d4 	.word	0x0800a0d4
 80099f8:	0800a1ea 	.word	0x0800a1ea
 80099fc:	0800a1f4 	.word	0x0800a1f4
 8009a00:	00000000 	.word	0x00000000
 8009a04:	08009787 	.word	0x08009787
 8009a08:	0800a1f0 	.word	0x0800a1f0

08009a0c <_printf_common>:
 8009a0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a10:	4616      	mov	r6, r2
 8009a12:	4699      	mov	r9, r3
 8009a14:	688a      	ldr	r2, [r1, #8]
 8009a16:	690b      	ldr	r3, [r1, #16]
 8009a18:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009a1c:	4293      	cmp	r3, r2
 8009a1e:	bfb8      	it	lt
 8009a20:	4613      	movlt	r3, r2
 8009a22:	6033      	str	r3, [r6, #0]
 8009a24:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009a28:	4607      	mov	r7, r0
 8009a2a:	460c      	mov	r4, r1
 8009a2c:	b10a      	cbz	r2, 8009a32 <_printf_common+0x26>
 8009a2e:	3301      	adds	r3, #1
 8009a30:	6033      	str	r3, [r6, #0]
 8009a32:	6823      	ldr	r3, [r4, #0]
 8009a34:	0699      	lsls	r1, r3, #26
 8009a36:	bf42      	ittt	mi
 8009a38:	6833      	ldrmi	r3, [r6, #0]
 8009a3a:	3302      	addmi	r3, #2
 8009a3c:	6033      	strmi	r3, [r6, #0]
 8009a3e:	6825      	ldr	r5, [r4, #0]
 8009a40:	f015 0506 	ands.w	r5, r5, #6
 8009a44:	d106      	bne.n	8009a54 <_printf_common+0x48>
 8009a46:	f104 0a19 	add.w	sl, r4, #25
 8009a4a:	68e3      	ldr	r3, [r4, #12]
 8009a4c:	6832      	ldr	r2, [r6, #0]
 8009a4e:	1a9b      	subs	r3, r3, r2
 8009a50:	42ab      	cmp	r3, r5
 8009a52:	dc26      	bgt.n	8009aa2 <_printf_common+0x96>
 8009a54:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009a58:	1e13      	subs	r3, r2, #0
 8009a5a:	6822      	ldr	r2, [r4, #0]
 8009a5c:	bf18      	it	ne
 8009a5e:	2301      	movne	r3, #1
 8009a60:	0692      	lsls	r2, r2, #26
 8009a62:	d42b      	bmi.n	8009abc <_printf_common+0xb0>
 8009a64:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009a68:	4649      	mov	r1, r9
 8009a6a:	4638      	mov	r0, r7
 8009a6c:	47c0      	blx	r8
 8009a6e:	3001      	adds	r0, #1
 8009a70:	d01e      	beq.n	8009ab0 <_printf_common+0xa4>
 8009a72:	6823      	ldr	r3, [r4, #0]
 8009a74:	68e5      	ldr	r5, [r4, #12]
 8009a76:	6832      	ldr	r2, [r6, #0]
 8009a78:	f003 0306 	and.w	r3, r3, #6
 8009a7c:	2b04      	cmp	r3, #4
 8009a7e:	bf08      	it	eq
 8009a80:	1aad      	subeq	r5, r5, r2
 8009a82:	68a3      	ldr	r3, [r4, #8]
 8009a84:	6922      	ldr	r2, [r4, #16]
 8009a86:	bf0c      	ite	eq
 8009a88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009a8c:	2500      	movne	r5, #0
 8009a8e:	4293      	cmp	r3, r2
 8009a90:	bfc4      	itt	gt
 8009a92:	1a9b      	subgt	r3, r3, r2
 8009a94:	18ed      	addgt	r5, r5, r3
 8009a96:	2600      	movs	r6, #0
 8009a98:	341a      	adds	r4, #26
 8009a9a:	42b5      	cmp	r5, r6
 8009a9c:	d11a      	bne.n	8009ad4 <_printf_common+0xc8>
 8009a9e:	2000      	movs	r0, #0
 8009aa0:	e008      	b.n	8009ab4 <_printf_common+0xa8>
 8009aa2:	2301      	movs	r3, #1
 8009aa4:	4652      	mov	r2, sl
 8009aa6:	4649      	mov	r1, r9
 8009aa8:	4638      	mov	r0, r7
 8009aaa:	47c0      	blx	r8
 8009aac:	3001      	adds	r0, #1
 8009aae:	d103      	bne.n	8009ab8 <_printf_common+0xac>
 8009ab0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009ab4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ab8:	3501      	adds	r5, #1
 8009aba:	e7c6      	b.n	8009a4a <_printf_common+0x3e>
 8009abc:	18e1      	adds	r1, r4, r3
 8009abe:	1c5a      	adds	r2, r3, #1
 8009ac0:	2030      	movs	r0, #48	; 0x30
 8009ac2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009ac6:	4422      	add	r2, r4
 8009ac8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009acc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009ad0:	3302      	adds	r3, #2
 8009ad2:	e7c7      	b.n	8009a64 <_printf_common+0x58>
 8009ad4:	2301      	movs	r3, #1
 8009ad6:	4622      	mov	r2, r4
 8009ad8:	4649      	mov	r1, r9
 8009ada:	4638      	mov	r0, r7
 8009adc:	47c0      	blx	r8
 8009ade:	3001      	adds	r0, #1
 8009ae0:	d0e6      	beq.n	8009ab0 <_printf_common+0xa4>
 8009ae2:	3601      	adds	r6, #1
 8009ae4:	e7d9      	b.n	8009a9a <_printf_common+0x8e>
	...

08009ae8 <_printf_i>:
 8009ae8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009aec:	460c      	mov	r4, r1
 8009aee:	4691      	mov	r9, r2
 8009af0:	7e27      	ldrb	r7, [r4, #24]
 8009af2:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009af4:	2f78      	cmp	r7, #120	; 0x78
 8009af6:	4680      	mov	r8, r0
 8009af8:	469a      	mov	sl, r3
 8009afa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009afe:	d807      	bhi.n	8009b10 <_printf_i+0x28>
 8009b00:	2f62      	cmp	r7, #98	; 0x62
 8009b02:	d80a      	bhi.n	8009b1a <_printf_i+0x32>
 8009b04:	2f00      	cmp	r7, #0
 8009b06:	f000 80d8 	beq.w	8009cba <_printf_i+0x1d2>
 8009b0a:	2f58      	cmp	r7, #88	; 0x58
 8009b0c:	f000 80a3 	beq.w	8009c56 <_printf_i+0x16e>
 8009b10:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009b14:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009b18:	e03a      	b.n	8009b90 <_printf_i+0xa8>
 8009b1a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009b1e:	2b15      	cmp	r3, #21
 8009b20:	d8f6      	bhi.n	8009b10 <_printf_i+0x28>
 8009b22:	a001      	add	r0, pc, #4	; (adr r0, 8009b28 <_printf_i+0x40>)
 8009b24:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8009b28:	08009b81 	.word	0x08009b81
 8009b2c:	08009b95 	.word	0x08009b95
 8009b30:	08009b11 	.word	0x08009b11
 8009b34:	08009b11 	.word	0x08009b11
 8009b38:	08009b11 	.word	0x08009b11
 8009b3c:	08009b11 	.word	0x08009b11
 8009b40:	08009b95 	.word	0x08009b95
 8009b44:	08009b11 	.word	0x08009b11
 8009b48:	08009b11 	.word	0x08009b11
 8009b4c:	08009b11 	.word	0x08009b11
 8009b50:	08009b11 	.word	0x08009b11
 8009b54:	08009ca1 	.word	0x08009ca1
 8009b58:	08009bc5 	.word	0x08009bc5
 8009b5c:	08009c83 	.word	0x08009c83
 8009b60:	08009b11 	.word	0x08009b11
 8009b64:	08009b11 	.word	0x08009b11
 8009b68:	08009cc3 	.word	0x08009cc3
 8009b6c:	08009b11 	.word	0x08009b11
 8009b70:	08009bc5 	.word	0x08009bc5
 8009b74:	08009b11 	.word	0x08009b11
 8009b78:	08009b11 	.word	0x08009b11
 8009b7c:	08009c8b 	.word	0x08009c8b
 8009b80:	680b      	ldr	r3, [r1, #0]
 8009b82:	1d1a      	adds	r2, r3, #4
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	600a      	str	r2, [r1, #0]
 8009b88:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009b8c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009b90:	2301      	movs	r3, #1
 8009b92:	e0a3      	b.n	8009cdc <_printf_i+0x1f4>
 8009b94:	6825      	ldr	r5, [r4, #0]
 8009b96:	6808      	ldr	r0, [r1, #0]
 8009b98:	062e      	lsls	r6, r5, #24
 8009b9a:	f100 0304 	add.w	r3, r0, #4
 8009b9e:	d50a      	bpl.n	8009bb6 <_printf_i+0xce>
 8009ba0:	6805      	ldr	r5, [r0, #0]
 8009ba2:	600b      	str	r3, [r1, #0]
 8009ba4:	2d00      	cmp	r5, #0
 8009ba6:	da03      	bge.n	8009bb0 <_printf_i+0xc8>
 8009ba8:	232d      	movs	r3, #45	; 0x2d
 8009baa:	426d      	negs	r5, r5
 8009bac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009bb0:	485e      	ldr	r0, [pc, #376]	; (8009d2c <_printf_i+0x244>)
 8009bb2:	230a      	movs	r3, #10
 8009bb4:	e019      	b.n	8009bea <_printf_i+0x102>
 8009bb6:	f015 0f40 	tst.w	r5, #64	; 0x40
 8009bba:	6805      	ldr	r5, [r0, #0]
 8009bbc:	600b      	str	r3, [r1, #0]
 8009bbe:	bf18      	it	ne
 8009bc0:	b22d      	sxthne	r5, r5
 8009bc2:	e7ef      	b.n	8009ba4 <_printf_i+0xbc>
 8009bc4:	680b      	ldr	r3, [r1, #0]
 8009bc6:	6825      	ldr	r5, [r4, #0]
 8009bc8:	1d18      	adds	r0, r3, #4
 8009bca:	6008      	str	r0, [r1, #0]
 8009bcc:	0628      	lsls	r0, r5, #24
 8009bce:	d501      	bpl.n	8009bd4 <_printf_i+0xec>
 8009bd0:	681d      	ldr	r5, [r3, #0]
 8009bd2:	e002      	b.n	8009bda <_printf_i+0xf2>
 8009bd4:	0669      	lsls	r1, r5, #25
 8009bd6:	d5fb      	bpl.n	8009bd0 <_printf_i+0xe8>
 8009bd8:	881d      	ldrh	r5, [r3, #0]
 8009bda:	4854      	ldr	r0, [pc, #336]	; (8009d2c <_printf_i+0x244>)
 8009bdc:	2f6f      	cmp	r7, #111	; 0x6f
 8009bde:	bf0c      	ite	eq
 8009be0:	2308      	moveq	r3, #8
 8009be2:	230a      	movne	r3, #10
 8009be4:	2100      	movs	r1, #0
 8009be6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009bea:	6866      	ldr	r6, [r4, #4]
 8009bec:	60a6      	str	r6, [r4, #8]
 8009bee:	2e00      	cmp	r6, #0
 8009bf0:	bfa2      	ittt	ge
 8009bf2:	6821      	ldrge	r1, [r4, #0]
 8009bf4:	f021 0104 	bicge.w	r1, r1, #4
 8009bf8:	6021      	strge	r1, [r4, #0]
 8009bfa:	b90d      	cbnz	r5, 8009c00 <_printf_i+0x118>
 8009bfc:	2e00      	cmp	r6, #0
 8009bfe:	d04d      	beq.n	8009c9c <_printf_i+0x1b4>
 8009c00:	4616      	mov	r6, r2
 8009c02:	fbb5 f1f3 	udiv	r1, r5, r3
 8009c06:	fb03 5711 	mls	r7, r3, r1, r5
 8009c0a:	5dc7      	ldrb	r7, [r0, r7]
 8009c0c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009c10:	462f      	mov	r7, r5
 8009c12:	42bb      	cmp	r3, r7
 8009c14:	460d      	mov	r5, r1
 8009c16:	d9f4      	bls.n	8009c02 <_printf_i+0x11a>
 8009c18:	2b08      	cmp	r3, #8
 8009c1a:	d10b      	bne.n	8009c34 <_printf_i+0x14c>
 8009c1c:	6823      	ldr	r3, [r4, #0]
 8009c1e:	07df      	lsls	r7, r3, #31
 8009c20:	d508      	bpl.n	8009c34 <_printf_i+0x14c>
 8009c22:	6923      	ldr	r3, [r4, #16]
 8009c24:	6861      	ldr	r1, [r4, #4]
 8009c26:	4299      	cmp	r1, r3
 8009c28:	bfde      	ittt	le
 8009c2a:	2330      	movle	r3, #48	; 0x30
 8009c2c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009c30:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8009c34:	1b92      	subs	r2, r2, r6
 8009c36:	6122      	str	r2, [r4, #16]
 8009c38:	f8cd a000 	str.w	sl, [sp]
 8009c3c:	464b      	mov	r3, r9
 8009c3e:	aa03      	add	r2, sp, #12
 8009c40:	4621      	mov	r1, r4
 8009c42:	4640      	mov	r0, r8
 8009c44:	f7ff fee2 	bl	8009a0c <_printf_common>
 8009c48:	3001      	adds	r0, #1
 8009c4a:	d14c      	bne.n	8009ce6 <_printf_i+0x1fe>
 8009c4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009c50:	b004      	add	sp, #16
 8009c52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c56:	4835      	ldr	r0, [pc, #212]	; (8009d2c <_printf_i+0x244>)
 8009c58:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009c5c:	6823      	ldr	r3, [r4, #0]
 8009c5e:	680e      	ldr	r6, [r1, #0]
 8009c60:	061f      	lsls	r7, r3, #24
 8009c62:	f856 5b04 	ldr.w	r5, [r6], #4
 8009c66:	600e      	str	r6, [r1, #0]
 8009c68:	d514      	bpl.n	8009c94 <_printf_i+0x1ac>
 8009c6a:	07d9      	lsls	r1, r3, #31
 8009c6c:	bf44      	itt	mi
 8009c6e:	f043 0320 	orrmi.w	r3, r3, #32
 8009c72:	6023      	strmi	r3, [r4, #0]
 8009c74:	b91d      	cbnz	r5, 8009c7e <_printf_i+0x196>
 8009c76:	6823      	ldr	r3, [r4, #0]
 8009c78:	f023 0320 	bic.w	r3, r3, #32
 8009c7c:	6023      	str	r3, [r4, #0]
 8009c7e:	2310      	movs	r3, #16
 8009c80:	e7b0      	b.n	8009be4 <_printf_i+0xfc>
 8009c82:	6823      	ldr	r3, [r4, #0]
 8009c84:	f043 0320 	orr.w	r3, r3, #32
 8009c88:	6023      	str	r3, [r4, #0]
 8009c8a:	2378      	movs	r3, #120	; 0x78
 8009c8c:	4828      	ldr	r0, [pc, #160]	; (8009d30 <_printf_i+0x248>)
 8009c8e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009c92:	e7e3      	b.n	8009c5c <_printf_i+0x174>
 8009c94:	065e      	lsls	r6, r3, #25
 8009c96:	bf48      	it	mi
 8009c98:	b2ad      	uxthmi	r5, r5
 8009c9a:	e7e6      	b.n	8009c6a <_printf_i+0x182>
 8009c9c:	4616      	mov	r6, r2
 8009c9e:	e7bb      	b.n	8009c18 <_printf_i+0x130>
 8009ca0:	680b      	ldr	r3, [r1, #0]
 8009ca2:	6826      	ldr	r6, [r4, #0]
 8009ca4:	6960      	ldr	r0, [r4, #20]
 8009ca6:	1d1d      	adds	r5, r3, #4
 8009ca8:	600d      	str	r5, [r1, #0]
 8009caa:	0635      	lsls	r5, r6, #24
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	d501      	bpl.n	8009cb4 <_printf_i+0x1cc>
 8009cb0:	6018      	str	r0, [r3, #0]
 8009cb2:	e002      	b.n	8009cba <_printf_i+0x1d2>
 8009cb4:	0671      	lsls	r1, r6, #25
 8009cb6:	d5fb      	bpl.n	8009cb0 <_printf_i+0x1c8>
 8009cb8:	8018      	strh	r0, [r3, #0]
 8009cba:	2300      	movs	r3, #0
 8009cbc:	6123      	str	r3, [r4, #16]
 8009cbe:	4616      	mov	r6, r2
 8009cc0:	e7ba      	b.n	8009c38 <_printf_i+0x150>
 8009cc2:	680b      	ldr	r3, [r1, #0]
 8009cc4:	1d1a      	adds	r2, r3, #4
 8009cc6:	600a      	str	r2, [r1, #0]
 8009cc8:	681e      	ldr	r6, [r3, #0]
 8009cca:	6862      	ldr	r2, [r4, #4]
 8009ccc:	2100      	movs	r1, #0
 8009cce:	4630      	mov	r0, r6
 8009cd0:	f7f6 fa7e 	bl	80001d0 <memchr>
 8009cd4:	b108      	cbz	r0, 8009cda <_printf_i+0x1f2>
 8009cd6:	1b80      	subs	r0, r0, r6
 8009cd8:	6060      	str	r0, [r4, #4]
 8009cda:	6863      	ldr	r3, [r4, #4]
 8009cdc:	6123      	str	r3, [r4, #16]
 8009cde:	2300      	movs	r3, #0
 8009ce0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009ce4:	e7a8      	b.n	8009c38 <_printf_i+0x150>
 8009ce6:	6923      	ldr	r3, [r4, #16]
 8009ce8:	4632      	mov	r2, r6
 8009cea:	4649      	mov	r1, r9
 8009cec:	4640      	mov	r0, r8
 8009cee:	47d0      	blx	sl
 8009cf0:	3001      	adds	r0, #1
 8009cf2:	d0ab      	beq.n	8009c4c <_printf_i+0x164>
 8009cf4:	6823      	ldr	r3, [r4, #0]
 8009cf6:	079b      	lsls	r3, r3, #30
 8009cf8:	d413      	bmi.n	8009d22 <_printf_i+0x23a>
 8009cfa:	68e0      	ldr	r0, [r4, #12]
 8009cfc:	9b03      	ldr	r3, [sp, #12]
 8009cfe:	4298      	cmp	r0, r3
 8009d00:	bfb8      	it	lt
 8009d02:	4618      	movlt	r0, r3
 8009d04:	e7a4      	b.n	8009c50 <_printf_i+0x168>
 8009d06:	2301      	movs	r3, #1
 8009d08:	4632      	mov	r2, r6
 8009d0a:	4649      	mov	r1, r9
 8009d0c:	4640      	mov	r0, r8
 8009d0e:	47d0      	blx	sl
 8009d10:	3001      	adds	r0, #1
 8009d12:	d09b      	beq.n	8009c4c <_printf_i+0x164>
 8009d14:	3501      	adds	r5, #1
 8009d16:	68e3      	ldr	r3, [r4, #12]
 8009d18:	9903      	ldr	r1, [sp, #12]
 8009d1a:	1a5b      	subs	r3, r3, r1
 8009d1c:	42ab      	cmp	r3, r5
 8009d1e:	dcf2      	bgt.n	8009d06 <_printf_i+0x21e>
 8009d20:	e7eb      	b.n	8009cfa <_printf_i+0x212>
 8009d22:	2500      	movs	r5, #0
 8009d24:	f104 0619 	add.w	r6, r4, #25
 8009d28:	e7f5      	b.n	8009d16 <_printf_i+0x22e>
 8009d2a:	bf00      	nop
 8009d2c:	0800a1fb 	.word	0x0800a1fb
 8009d30:	0800a20c 	.word	0x0800a20c

08009d34 <_read_r>:
 8009d34:	b538      	push	{r3, r4, r5, lr}
 8009d36:	4d07      	ldr	r5, [pc, #28]	; (8009d54 <_read_r+0x20>)
 8009d38:	4604      	mov	r4, r0
 8009d3a:	4608      	mov	r0, r1
 8009d3c:	4611      	mov	r1, r2
 8009d3e:	2200      	movs	r2, #0
 8009d40:	602a      	str	r2, [r5, #0]
 8009d42:	461a      	mov	r2, r3
 8009d44:	f7f7 fb76 	bl	8001434 <_read>
 8009d48:	1c43      	adds	r3, r0, #1
 8009d4a:	d102      	bne.n	8009d52 <_read_r+0x1e>
 8009d4c:	682b      	ldr	r3, [r5, #0]
 8009d4e:	b103      	cbz	r3, 8009d52 <_read_r+0x1e>
 8009d50:	6023      	str	r3, [r4, #0]
 8009d52:	bd38      	pop	{r3, r4, r5, pc}
 8009d54:	20005ed8 	.word	0x20005ed8

08009d58 <__swbuf_r>:
 8009d58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d5a:	460e      	mov	r6, r1
 8009d5c:	4614      	mov	r4, r2
 8009d5e:	4605      	mov	r5, r0
 8009d60:	b118      	cbz	r0, 8009d6a <__swbuf_r+0x12>
 8009d62:	6983      	ldr	r3, [r0, #24]
 8009d64:	b90b      	cbnz	r3, 8009d6a <__swbuf_r+0x12>
 8009d66:	f7ff f8c3 	bl	8008ef0 <__sinit>
 8009d6a:	4b21      	ldr	r3, [pc, #132]	; (8009df0 <__swbuf_r+0x98>)
 8009d6c:	429c      	cmp	r4, r3
 8009d6e:	d12b      	bne.n	8009dc8 <__swbuf_r+0x70>
 8009d70:	686c      	ldr	r4, [r5, #4]
 8009d72:	69a3      	ldr	r3, [r4, #24]
 8009d74:	60a3      	str	r3, [r4, #8]
 8009d76:	89a3      	ldrh	r3, [r4, #12]
 8009d78:	071a      	lsls	r2, r3, #28
 8009d7a:	d52f      	bpl.n	8009ddc <__swbuf_r+0x84>
 8009d7c:	6923      	ldr	r3, [r4, #16]
 8009d7e:	b36b      	cbz	r3, 8009ddc <__swbuf_r+0x84>
 8009d80:	6923      	ldr	r3, [r4, #16]
 8009d82:	6820      	ldr	r0, [r4, #0]
 8009d84:	1ac0      	subs	r0, r0, r3
 8009d86:	6963      	ldr	r3, [r4, #20]
 8009d88:	b2f6      	uxtb	r6, r6
 8009d8a:	4283      	cmp	r3, r0
 8009d8c:	4637      	mov	r7, r6
 8009d8e:	dc04      	bgt.n	8009d9a <__swbuf_r+0x42>
 8009d90:	4621      	mov	r1, r4
 8009d92:	4628      	mov	r0, r5
 8009d94:	f7ff fc74 	bl	8009680 <_fflush_r>
 8009d98:	bb30      	cbnz	r0, 8009de8 <__swbuf_r+0x90>
 8009d9a:	68a3      	ldr	r3, [r4, #8]
 8009d9c:	3b01      	subs	r3, #1
 8009d9e:	60a3      	str	r3, [r4, #8]
 8009da0:	6823      	ldr	r3, [r4, #0]
 8009da2:	1c5a      	adds	r2, r3, #1
 8009da4:	6022      	str	r2, [r4, #0]
 8009da6:	701e      	strb	r6, [r3, #0]
 8009da8:	6963      	ldr	r3, [r4, #20]
 8009daa:	3001      	adds	r0, #1
 8009dac:	4283      	cmp	r3, r0
 8009dae:	d004      	beq.n	8009dba <__swbuf_r+0x62>
 8009db0:	89a3      	ldrh	r3, [r4, #12]
 8009db2:	07db      	lsls	r3, r3, #31
 8009db4:	d506      	bpl.n	8009dc4 <__swbuf_r+0x6c>
 8009db6:	2e0a      	cmp	r6, #10
 8009db8:	d104      	bne.n	8009dc4 <__swbuf_r+0x6c>
 8009dba:	4621      	mov	r1, r4
 8009dbc:	4628      	mov	r0, r5
 8009dbe:	f7ff fc5f 	bl	8009680 <_fflush_r>
 8009dc2:	b988      	cbnz	r0, 8009de8 <__swbuf_r+0x90>
 8009dc4:	4638      	mov	r0, r7
 8009dc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009dc8:	4b0a      	ldr	r3, [pc, #40]	; (8009df4 <__swbuf_r+0x9c>)
 8009dca:	429c      	cmp	r4, r3
 8009dcc:	d101      	bne.n	8009dd2 <__swbuf_r+0x7a>
 8009dce:	68ac      	ldr	r4, [r5, #8]
 8009dd0:	e7cf      	b.n	8009d72 <__swbuf_r+0x1a>
 8009dd2:	4b09      	ldr	r3, [pc, #36]	; (8009df8 <__swbuf_r+0xa0>)
 8009dd4:	429c      	cmp	r4, r3
 8009dd6:	bf08      	it	eq
 8009dd8:	68ec      	ldreq	r4, [r5, #12]
 8009dda:	e7ca      	b.n	8009d72 <__swbuf_r+0x1a>
 8009ddc:	4621      	mov	r1, r4
 8009dde:	4628      	mov	r0, r5
 8009de0:	f000 f80c 	bl	8009dfc <__swsetup_r>
 8009de4:	2800      	cmp	r0, #0
 8009de6:	d0cb      	beq.n	8009d80 <__swbuf_r+0x28>
 8009de8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8009dec:	e7ea      	b.n	8009dc4 <__swbuf_r+0x6c>
 8009dee:	bf00      	nop
 8009df0:	0800a0f4 	.word	0x0800a0f4
 8009df4:	0800a114 	.word	0x0800a114
 8009df8:	0800a0d4 	.word	0x0800a0d4

08009dfc <__swsetup_r>:
 8009dfc:	4b32      	ldr	r3, [pc, #200]	; (8009ec8 <__swsetup_r+0xcc>)
 8009dfe:	b570      	push	{r4, r5, r6, lr}
 8009e00:	681d      	ldr	r5, [r3, #0]
 8009e02:	4606      	mov	r6, r0
 8009e04:	460c      	mov	r4, r1
 8009e06:	b125      	cbz	r5, 8009e12 <__swsetup_r+0x16>
 8009e08:	69ab      	ldr	r3, [r5, #24]
 8009e0a:	b913      	cbnz	r3, 8009e12 <__swsetup_r+0x16>
 8009e0c:	4628      	mov	r0, r5
 8009e0e:	f7ff f86f 	bl	8008ef0 <__sinit>
 8009e12:	4b2e      	ldr	r3, [pc, #184]	; (8009ecc <__swsetup_r+0xd0>)
 8009e14:	429c      	cmp	r4, r3
 8009e16:	d10f      	bne.n	8009e38 <__swsetup_r+0x3c>
 8009e18:	686c      	ldr	r4, [r5, #4]
 8009e1a:	89a3      	ldrh	r3, [r4, #12]
 8009e1c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009e20:	0719      	lsls	r1, r3, #28
 8009e22:	d42c      	bmi.n	8009e7e <__swsetup_r+0x82>
 8009e24:	06dd      	lsls	r5, r3, #27
 8009e26:	d411      	bmi.n	8009e4c <__swsetup_r+0x50>
 8009e28:	2309      	movs	r3, #9
 8009e2a:	6033      	str	r3, [r6, #0]
 8009e2c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009e30:	81a3      	strh	r3, [r4, #12]
 8009e32:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009e36:	e03e      	b.n	8009eb6 <__swsetup_r+0xba>
 8009e38:	4b25      	ldr	r3, [pc, #148]	; (8009ed0 <__swsetup_r+0xd4>)
 8009e3a:	429c      	cmp	r4, r3
 8009e3c:	d101      	bne.n	8009e42 <__swsetup_r+0x46>
 8009e3e:	68ac      	ldr	r4, [r5, #8]
 8009e40:	e7eb      	b.n	8009e1a <__swsetup_r+0x1e>
 8009e42:	4b24      	ldr	r3, [pc, #144]	; (8009ed4 <__swsetup_r+0xd8>)
 8009e44:	429c      	cmp	r4, r3
 8009e46:	bf08      	it	eq
 8009e48:	68ec      	ldreq	r4, [r5, #12]
 8009e4a:	e7e6      	b.n	8009e1a <__swsetup_r+0x1e>
 8009e4c:	0758      	lsls	r0, r3, #29
 8009e4e:	d512      	bpl.n	8009e76 <__swsetup_r+0x7a>
 8009e50:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009e52:	b141      	cbz	r1, 8009e66 <__swsetup_r+0x6a>
 8009e54:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009e58:	4299      	cmp	r1, r3
 8009e5a:	d002      	beq.n	8009e62 <__swsetup_r+0x66>
 8009e5c:	4630      	mov	r0, r6
 8009e5e:	f7ff f92f 	bl	80090c0 <_free_r>
 8009e62:	2300      	movs	r3, #0
 8009e64:	6363      	str	r3, [r4, #52]	; 0x34
 8009e66:	89a3      	ldrh	r3, [r4, #12]
 8009e68:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009e6c:	81a3      	strh	r3, [r4, #12]
 8009e6e:	2300      	movs	r3, #0
 8009e70:	6063      	str	r3, [r4, #4]
 8009e72:	6923      	ldr	r3, [r4, #16]
 8009e74:	6023      	str	r3, [r4, #0]
 8009e76:	89a3      	ldrh	r3, [r4, #12]
 8009e78:	f043 0308 	orr.w	r3, r3, #8
 8009e7c:	81a3      	strh	r3, [r4, #12]
 8009e7e:	6923      	ldr	r3, [r4, #16]
 8009e80:	b94b      	cbnz	r3, 8009e96 <__swsetup_r+0x9a>
 8009e82:	89a3      	ldrh	r3, [r4, #12]
 8009e84:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009e88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009e8c:	d003      	beq.n	8009e96 <__swsetup_r+0x9a>
 8009e8e:	4621      	mov	r1, r4
 8009e90:	4630      	mov	r0, r6
 8009e92:	f000 f845 	bl	8009f20 <__smakebuf_r>
 8009e96:	89a0      	ldrh	r0, [r4, #12]
 8009e98:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009e9c:	f010 0301 	ands.w	r3, r0, #1
 8009ea0:	d00a      	beq.n	8009eb8 <__swsetup_r+0xbc>
 8009ea2:	2300      	movs	r3, #0
 8009ea4:	60a3      	str	r3, [r4, #8]
 8009ea6:	6963      	ldr	r3, [r4, #20]
 8009ea8:	425b      	negs	r3, r3
 8009eaa:	61a3      	str	r3, [r4, #24]
 8009eac:	6923      	ldr	r3, [r4, #16]
 8009eae:	b943      	cbnz	r3, 8009ec2 <__swsetup_r+0xc6>
 8009eb0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009eb4:	d1ba      	bne.n	8009e2c <__swsetup_r+0x30>
 8009eb6:	bd70      	pop	{r4, r5, r6, pc}
 8009eb8:	0781      	lsls	r1, r0, #30
 8009eba:	bf58      	it	pl
 8009ebc:	6963      	ldrpl	r3, [r4, #20]
 8009ebe:	60a3      	str	r3, [r4, #8]
 8009ec0:	e7f4      	b.n	8009eac <__swsetup_r+0xb0>
 8009ec2:	2000      	movs	r0, #0
 8009ec4:	e7f7      	b.n	8009eb6 <__swsetup_r+0xba>
 8009ec6:	bf00      	nop
 8009ec8:	20000048 	.word	0x20000048
 8009ecc:	0800a0f4 	.word	0x0800a0f4
 8009ed0:	0800a114 	.word	0x0800a114
 8009ed4:	0800a0d4 	.word	0x0800a0d4

08009ed8 <__swhatbuf_r>:
 8009ed8:	b570      	push	{r4, r5, r6, lr}
 8009eda:	460e      	mov	r6, r1
 8009edc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ee0:	2900      	cmp	r1, #0
 8009ee2:	b096      	sub	sp, #88	; 0x58
 8009ee4:	4614      	mov	r4, r2
 8009ee6:	461d      	mov	r5, r3
 8009ee8:	da07      	bge.n	8009efa <__swhatbuf_r+0x22>
 8009eea:	2300      	movs	r3, #0
 8009eec:	602b      	str	r3, [r5, #0]
 8009eee:	89b3      	ldrh	r3, [r6, #12]
 8009ef0:	061a      	lsls	r2, r3, #24
 8009ef2:	d410      	bmi.n	8009f16 <__swhatbuf_r+0x3e>
 8009ef4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009ef8:	e00e      	b.n	8009f18 <__swhatbuf_r+0x40>
 8009efa:	466a      	mov	r2, sp
 8009efc:	f000 f850 	bl	8009fa0 <_fstat_r>
 8009f00:	2800      	cmp	r0, #0
 8009f02:	dbf2      	blt.n	8009eea <__swhatbuf_r+0x12>
 8009f04:	9a01      	ldr	r2, [sp, #4]
 8009f06:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009f0a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009f0e:	425a      	negs	r2, r3
 8009f10:	415a      	adcs	r2, r3
 8009f12:	602a      	str	r2, [r5, #0]
 8009f14:	e7ee      	b.n	8009ef4 <__swhatbuf_r+0x1c>
 8009f16:	2340      	movs	r3, #64	; 0x40
 8009f18:	2000      	movs	r0, #0
 8009f1a:	6023      	str	r3, [r4, #0]
 8009f1c:	b016      	add	sp, #88	; 0x58
 8009f1e:	bd70      	pop	{r4, r5, r6, pc}

08009f20 <__smakebuf_r>:
 8009f20:	898b      	ldrh	r3, [r1, #12]
 8009f22:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009f24:	079d      	lsls	r5, r3, #30
 8009f26:	4606      	mov	r6, r0
 8009f28:	460c      	mov	r4, r1
 8009f2a:	d507      	bpl.n	8009f3c <__smakebuf_r+0x1c>
 8009f2c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009f30:	6023      	str	r3, [r4, #0]
 8009f32:	6123      	str	r3, [r4, #16]
 8009f34:	2301      	movs	r3, #1
 8009f36:	6163      	str	r3, [r4, #20]
 8009f38:	b002      	add	sp, #8
 8009f3a:	bd70      	pop	{r4, r5, r6, pc}
 8009f3c:	ab01      	add	r3, sp, #4
 8009f3e:	466a      	mov	r2, sp
 8009f40:	f7ff ffca 	bl	8009ed8 <__swhatbuf_r>
 8009f44:	9900      	ldr	r1, [sp, #0]
 8009f46:	4605      	mov	r5, r0
 8009f48:	4630      	mov	r0, r6
 8009f4a:	f7ff f909 	bl	8009160 <_malloc_r>
 8009f4e:	b948      	cbnz	r0, 8009f64 <__smakebuf_r+0x44>
 8009f50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f54:	059a      	lsls	r2, r3, #22
 8009f56:	d4ef      	bmi.n	8009f38 <__smakebuf_r+0x18>
 8009f58:	f023 0303 	bic.w	r3, r3, #3
 8009f5c:	f043 0302 	orr.w	r3, r3, #2
 8009f60:	81a3      	strh	r3, [r4, #12]
 8009f62:	e7e3      	b.n	8009f2c <__smakebuf_r+0xc>
 8009f64:	4b0d      	ldr	r3, [pc, #52]	; (8009f9c <__smakebuf_r+0x7c>)
 8009f66:	62b3      	str	r3, [r6, #40]	; 0x28
 8009f68:	89a3      	ldrh	r3, [r4, #12]
 8009f6a:	6020      	str	r0, [r4, #0]
 8009f6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009f70:	81a3      	strh	r3, [r4, #12]
 8009f72:	9b00      	ldr	r3, [sp, #0]
 8009f74:	6163      	str	r3, [r4, #20]
 8009f76:	9b01      	ldr	r3, [sp, #4]
 8009f78:	6120      	str	r0, [r4, #16]
 8009f7a:	b15b      	cbz	r3, 8009f94 <__smakebuf_r+0x74>
 8009f7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009f80:	4630      	mov	r0, r6
 8009f82:	f000 f81f 	bl	8009fc4 <_isatty_r>
 8009f86:	b128      	cbz	r0, 8009f94 <__smakebuf_r+0x74>
 8009f88:	89a3      	ldrh	r3, [r4, #12]
 8009f8a:	f023 0303 	bic.w	r3, r3, #3
 8009f8e:	f043 0301 	orr.w	r3, r3, #1
 8009f92:	81a3      	strh	r3, [r4, #12]
 8009f94:	89a0      	ldrh	r0, [r4, #12]
 8009f96:	4305      	orrs	r5, r0
 8009f98:	81a5      	strh	r5, [r4, #12]
 8009f9a:	e7cd      	b.n	8009f38 <__smakebuf_r+0x18>
 8009f9c:	08008e89 	.word	0x08008e89

08009fa0 <_fstat_r>:
 8009fa0:	b538      	push	{r3, r4, r5, lr}
 8009fa2:	4d07      	ldr	r5, [pc, #28]	; (8009fc0 <_fstat_r+0x20>)
 8009fa4:	2300      	movs	r3, #0
 8009fa6:	4604      	mov	r4, r0
 8009fa8:	4608      	mov	r0, r1
 8009faa:	4611      	mov	r1, r2
 8009fac:	602b      	str	r3, [r5, #0]
 8009fae:	f7f7 fa86 	bl	80014be <_fstat>
 8009fb2:	1c43      	adds	r3, r0, #1
 8009fb4:	d102      	bne.n	8009fbc <_fstat_r+0x1c>
 8009fb6:	682b      	ldr	r3, [r5, #0]
 8009fb8:	b103      	cbz	r3, 8009fbc <_fstat_r+0x1c>
 8009fba:	6023      	str	r3, [r4, #0]
 8009fbc:	bd38      	pop	{r3, r4, r5, pc}
 8009fbe:	bf00      	nop
 8009fc0:	20005ed8 	.word	0x20005ed8

08009fc4 <_isatty_r>:
 8009fc4:	b538      	push	{r3, r4, r5, lr}
 8009fc6:	4d06      	ldr	r5, [pc, #24]	; (8009fe0 <_isatty_r+0x1c>)
 8009fc8:	2300      	movs	r3, #0
 8009fca:	4604      	mov	r4, r0
 8009fcc:	4608      	mov	r0, r1
 8009fce:	602b      	str	r3, [r5, #0]
 8009fd0:	f7f7 fa85 	bl	80014de <_isatty>
 8009fd4:	1c43      	adds	r3, r0, #1
 8009fd6:	d102      	bne.n	8009fde <_isatty_r+0x1a>
 8009fd8:	682b      	ldr	r3, [r5, #0]
 8009fda:	b103      	cbz	r3, 8009fde <_isatty_r+0x1a>
 8009fdc:	6023      	str	r3, [r4, #0]
 8009fde:	bd38      	pop	{r3, r4, r5, pc}
 8009fe0:	20005ed8 	.word	0x20005ed8

08009fe4 <_init>:
 8009fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fe6:	bf00      	nop
 8009fe8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009fea:	bc08      	pop	{r3}
 8009fec:	469e      	mov	lr, r3
 8009fee:	4770      	bx	lr

08009ff0 <_fini>:
 8009ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ff2:	bf00      	nop
 8009ff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ff6:	bc08      	pop	{r3}
 8009ff8:	469e      	mov	lr, r3
 8009ffa:	4770      	bx	lr
