

================================================================
== Vitis HLS Report for 'kp_502_7'
================================================================
* Date:           Mon Feb 19 17:56:54 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_7
* Solution:       sol2_4 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+-----------+------------+
    | Clock|  Target  | Estimated | Uncertainty|
    +------+----------+-----------+------------+
    |clk   |  14.00 ns|  12.766 ns|     1.00 ns|
    +------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      123|      475|  1.722 us|  6.650 us|  124|  476|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |      122|      474|  61 ~ 237|          -|          -|     2|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 326
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 62 
18 --> 19 
19 --> 20 
20 --> 21 63 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 85 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 62 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 142 
98 --> 99 
99 --> 100 
100 --> 101 143 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 165 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 142 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 224 
180 --> 181 
181 --> 182 
182 --> 183 225 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 247 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 224 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 304 
260 --> 261 
261 --> 262 
262 --> 263 305 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 2 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 304 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 327 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 328 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 329 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %A"   --->   Operation 330 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 331 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %B"   --->   Operation 332 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 333 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %C"   --->   Operation 334 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %X1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 335 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %X1"   --->   Operation 336 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %X2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 337 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %X2"   --->   Operation 338 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %D, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 339 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %D"   --->   Operation 340 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (1.32ns)   --->   "%store_ln8 = store i4 0, i4 %i" [./source/kp_502_7.cpp:8]   --->   Operation 341 'store' 'store_ln8' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln8 = br void" [./source/kp_502_7.cpp:8]   --->   Operation 342 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.86>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [./source/kp_502_7.cpp:8]   --->   Operation 343 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 3" [./source/kp_502_7.cpp:8]   --->   Operation 344 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 345 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %tmp, void %.split, void" [./source/kp_502_7.cpp:8]   --->   Operation 346 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%lshr_ln9 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i_1, i32 1, i32 2" [./source/kp_502_7.cpp:9]   --->   Operation 347 'partselect' 'lshr_ln9' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i2 %lshr_ln9" [./source/kp_502_7.cpp:9]   --->   Operation 348 'zext' 'zext_ln9' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i128 %A, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:10]   --->   Operation 349 'getelementptr' 'A_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 350 [2/2] (1.86ns)   --->   "%A_load = load i2 %A_addr" [./source/kp_502_7.cpp:10]   --->   Operation 350 'load' 'A_load' <Predicate = (!tmp)> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [./source/kp_502_7.cpp:35]   --->   Operation 351 'ret' 'ret_ln35' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.86>
ST_3 : Operation 352 [1/2] (1.86ns)   --->   "%A_load = load i2 %A_addr" [./source/kp_502_7.cpp:10]   --->   Operation 352 'load' 'A_load' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i128 %A_load" [./source/kp_502_7.cpp:10]   --->   Operation 353 'trunc' 'trunc_ln10' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 11.8>
ST_4 : Operation 354 [1/1] (0.00ns)   --->   "%temp_A = bitcast i64 %trunc_ln10" [./source/kp_502_7.cpp:10]   --->   Operation 354 'bitcast' 'temp_A' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 355 [4/4] (11.8ns)   --->   "%mul3 = dmul i64 %temp_A, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 355 'dmul' 'mul3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 11.8>
ST_5 : Operation 356 [3/4] (11.8ns)   --->   "%mul3 = dmul i64 %temp_A, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 356 'dmul' 'mul3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 11.8>
ST_6 : Operation 357 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i128 %B, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:9]   --->   Operation 357 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 358 [2/2] (1.86ns)   --->   "%B_load = load i2 %B_addr" [./source/kp_502_7.cpp:9]   --->   Operation 358 'load' 'B_load' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_6 : Operation 359 [2/4] (11.8ns)   --->   "%mul3 = dmul i64 %temp_A, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 359 'dmul' 'mul3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 360 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i128 %C, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:13]   --->   Operation 360 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 361 [2/2] (1.86ns)   --->   "%C_load = load i2 %C_addr" [./source/kp_502_7.cpp:13]   --->   Operation 361 'load' 'C_load' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_6 : Operation 362 [1/1] (0.00ns)   --->   "%D_addr = getelementptr i128 %D, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:13]   --->   Operation 362 'getelementptr' 'D_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 363 [1/1] (0.00ns)   --->   "%X1_addr = getelementptr i128 %X1, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:18]   --->   Operation 363 'getelementptr' 'X1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 364 [1/1] (0.00ns)   --->   "%X2_addr = getelementptr i128 %X2, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:19]   --->   Operation 364 'getelementptr' 'X2_addr' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 11.8>
ST_7 : Operation 365 [1/2] (1.86ns)   --->   "%B_load = load i2 %B_addr" [./source/kp_502_7.cpp:9]   --->   Operation 365 'load' 'B_load' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_7 : Operation 366 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i128 %B_load" [./source/kp_502_7.cpp:9]   --->   Operation 366 'trunc' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 367 [1/4] (11.8ns)   --->   "%mul3 = dmul i64 %temp_A, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 367 'dmul' 'mul3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 368 [1/2] (1.86ns)   --->   "%C_load = load i2 %C_addr" [./source/kp_502_7.cpp:13]   --->   Operation 368 'load' 'C_load' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_7 : Operation 369 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i128 %C_load" [./source/kp_502_7.cpp:13]   --->   Operation 369 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 11.8>
ST_8 : Operation 370 [1/1] (0.00ns)   --->   "%temp_B = bitcast i64 %trunc_ln9" [./source/kp_502_7.cpp:9]   --->   Operation 370 'bitcast' 'temp_B' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 371 [4/4] (11.8ns)   --->   "%mul = dmul i64 %temp_B, i64 %temp_B" [./source/kp_502_7.cpp:13]   --->   Operation 371 'dmul' 'mul' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 372 [1/1] (0.00ns)   --->   "%bitcast_ln13 = bitcast i64 %trunc_ln13" [./source/kp_502_7.cpp:13]   --->   Operation 372 'bitcast' 'bitcast_ln13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 373 [4/4] (11.8ns)   --->   "%mul6 = dmul i64 %mul3, i64 %bitcast_ln13" [./source/kp_502_7.cpp:13]   --->   Operation 373 'dmul' 'mul6' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 11.8>
ST_9 : Operation 374 [3/4] (11.8ns)   --->   "%mul = dmul i64 %temp_B, i64 %temp_B" [./source/kp_502_7.cpp:13]   --->   Operation 374 'dmul' 'mul' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 375 [3/4] (11.8ns)   --->   "%mul6 = dmul i64 %mul3, i64 %bitcast_ln13" [./source/kp_502_7.cpp:13]   --->   Operation 375 'dmul' 'mul6' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 11.8>
ST_10 : Operation 376 [2/4] (11.8ns)   --->   "%mul = dmul i64 %temp_B, i64 %temp_B" [./source/kp_502_7.cpp:13]   --->   Operation 376 'dmul' 'mul' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 377 [2/4] (11.8ns)   --->   "%mul6 = dmul i64 %mul3, i64 %bitcast_ln13" [./source/kp_502_7.cpp:13]   --->   Operation 377 'dmul' 'mul6' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 11.8>
ST_11 : Operation 378 [1/4] (11.8ns)   --->   "%mul = dmul i64 %temp_B, i64 %temp_B" [./source/kp_502_7.cpp:13]   --->   Operation 378 'dmul' 'mul' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 379 [1/4] (11.8ns)   --->   "%mul6 = dmul i64 %mul3, i64 %bitcast_ln13" [./source/kp_502_7.cpp:13]   --->   Operation 379 'dmul' 'mul6' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 11.7>
ST_12 : Operation 380 [4/4] (11.7ns)   --->   "%x_assign = dsub i64 %mul, i64 %mul6" [./source/kp_502_7.cpp:13]   --->   Operation 380 'dsub' 'x_assign' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 11.7>
ST_13 : Operation 381 [3/4] (11.7ns)   --->   "%x_assign = dsub i64 %mul, i64 %mul6" [./source/kp_502_7.cpp:13]   --->   Operation 381 'dsub' 'x_assign' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 11.7>
ST_14 : Operation 382 [2/4] (11.7ns)   --->   "%x_assign = dsub i64 %mul, i64 %mul6" [./source/kp_502_7.cpp:13]   --->   Operation 382 'dsub' 'x_assign' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 11.7>
ST_15 : Operation 383 [1/4] (11.7ns)   --->   "%x_assign = dsub i64 %mul, i64 %mul6" [./source/kp_502_7.cpp:13]   --->   Operation 383 'dsub' 'x_assign' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.48>
ST_16 : Operation 384 [2/2] (4.48ns)   --->   "%tmp_2 = fcmp_olt  i64 %x_assign, i64 0" [./source/kp_502_7.cpp:16]   --->   Operation 384 'dcmp' 'tmp_2' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 385 [2/2] (1.86ns)   --->   "%X1_load = load i2 %X1_addr" [./source/kp_502_7.cpp:18]   --->   Operation 385 'load' 'X1_load' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_16 : Operation 386 [2/2] (1.86ns)   --->   "%X2_load = load i2 %X2_addr" [./source/kp_502_7.cpp:19]   --->   Operation 386 'load' 'X2_load' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>

State 17 <SV = 16> <Delay = 11.8>
ST_17 : Operation 387 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/kp_502_7.cpp:8]   --->   Operation 387 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 388 [1/1] (0.00ns)   --->   "%bitcast_ln13_1 = bitcast i64 %x_assign" [./source/kp_502_7.cpp:13]   --->   Operation 388 'bitcast' 'bitcast_ln13_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln13_1, i32 52, i32 62" [./source/kp_502_7.cpp:16]   --->   Operation 389 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i64 %bitcast_ln13_1" [./source/kp_502_7.cpp:16]   --->   Operation 390 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 391 [1/1] (1.52ns)   --->   "%icmp_ln16 = icmp_ne  i11 %tmp_1, i11 2047" [./source/kp_502_7.cpp:16]   --->   Operation 391 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 392 [1/1] (2.34ns)   --->   "%icmp_ln16_1 = icmp_eq  i52 %trunc_ln16, i52 0" [./source/kp_502_7.cpp:16]   --->   Operation 392 'icmp' 'icmp_ln16_1' <Predicate = true> <Delay = 2.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 393 [1/1] (0.80ns)   --->   "%or_ln16 = or i1 %icmp_ln16_1, i1 %icmp_ln16" [./source/kp_502_7.cpp:16]   --->   Operation 393 'or' 'or_ln16' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 394 [1/2] (4.48ns)   --->   "%tmp_2 = fcmp_olt  i64 %x_assign, i64 0" [./source/kp_502_7.cpp:16]   --->   Operation 394 'dcmp' 'tmp_2' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 395 [1/1] (0.80ns)   --->   "%and_ln16 = and i1 %or_ln16, i1 %tmp_2" [./source/kp_502_7.cpp:16]   --->   Operation 395 'and' 'and_ln16' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 396 [1/2] (1.86ns)   --->   "%X1_load = load i2 %X1_addr" [./source/kp_502_7.cpp:18]   --->   Operation 396 'load' 'X1_load' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_17 : Operation 397 [1/2] (1.86ns)   --->   "%X2_load = load i2 %X2_addr" [./source/kp_502_7.cpp:19]   --->   Operation 397 'load' 'X2_load' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_17 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %and_ln16, void, void" [./source/kp_502_7.cpp:16]   --->   Operation 398 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 399 [4/4] (11.8ns)   --->   "%mul1 = dmul i64 %temp_A, i64 2" [./source/kp_502_7.cpp:23]   --->   Operation 399 'dmul' 'mul1' <Predicate = (!and_ln16)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_4 = partset i128 @llvm.part.set.i128.i64, i128 %X1_load, i64 9221120237041090560, i32 0, i32 63" [./source/kp_502_7.cpp:18]   --->   Operation 400 'partset' 'tmp_4' <Predicate = (and_ln16)> <Delay = 0.00>
ST_17 : Operation 401 [1/1] (1.86ns)   --->   "%store_ln18 = store i128 %tmp_4, i2 %X1_addr" [./source/kp_502_7.cpp:18]   --->   Operation 401 'store' 'store_ln18' <Predicate = (and_ln16)> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_17 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_5 = partset i128 @llvm.part.set.i128.i64, i128 %X2_load, i64 9221120237041090560, i32 0, i32 63" [./source/kp_502_7.cpp:19]   --->   Operation 402 'partset' 'tmp_5' <Predicate = (and_ln16)> <Delay = 0.00>
ST_17 : Operation 403 [1/1] (1.86ns)   --->   "%store_ln19 = store i128 %tmp_5, i2 %X2_addr" [./source/kp_502_7.cpp:19]   --->   Operation 403 'store' 'store_ln19' <Predicate = (and_ln16)> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_17 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln20 = br void" [./source/kp_502_7.cpp:20]   --->   Operation 404 'br' 'br_ln20' <Predicate = (and_ln16)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 11.8>
ST_18 : Operation 405 [3/4] (11.8ns)   --->   "%mul1 = dmul i64 %temp_A, i64 2" [./source/kp_502_7.cpp:23]   --->   Operation 405 'dmul' 'mul1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 11.8>
ST_19 : Operation 406 [2/2] (4.48ns)   --->   "%tmp_18 = fcmp_oeq  i64 %x_assign, i64 0" [./source/kp_502_7.cpp:21]   --->   Operation 406 'dcmp' 'tmp_18' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 407 [2/4] (11.8ns)   --->   "%mul1 = dmul i64 %temp_A, i64 2" [./source/kp_502_7.cpp:23]   --->   Operation 407 'dmul' 'mul1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 12.5>
ST_20 : Operation 408 [1/2] (4.48ns)   --->   "%tmp_18 = fcmp_oeq  i64 %x_assign, i64 0" [./source/kp_502_7.cpp:21]   --->   Operation 408 'dcmp' 'tmp_18' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 409 [1/1] (0.80ns)   --->   "%and_ln21 = and i1 %or_ln16, i1 %tmp_18" [./source/kp_502_7.cpp:21]   --->   Operation 409 'and' 'and_ln21' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 410 [1/1] (0.80ns)   --->   "%xor_ln23 = xor i64 %trunc_ln9, i64 9223372036854775808" [./source/kp_502_7.cpp:23]   --->   Operation 410 'xor' 'xor_ln23' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 411 [1/1] (0.00ns)   --->   "%bitcast_ln23_4 = bitcast i64 %xor_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 411 'bitcast' 'bitcast_ln23_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 412 [1/4] (11.8ns)   --->   "%mul1 = dmul i64 %temp_A, i64 2" [./source/kp_502_7.cpp:23]   --->   Operation 412 'dmul' 'mul1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 413 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %and_ln21, void, void" [./source/kp_502_7.cpp:21]   --->   Operation 413 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 414 [17/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 414 'dsqrt' 'temp_D' <Predicate = (!and_ln21)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 12.5>
ST_21 : Operation 415 [16/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 415 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 12.5>
ST_22 : Operation 416 [15/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 416 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 12.5>
ST_23 : Operation 417 [14/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 417 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 12.5>
ST_24 : Operation 418 [13/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 418 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 12.5>
ST_25 : Operation 419 [12/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 419 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 12.5>
ST_26 : Operation 420 [11/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 420 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 12.5>
ST_27 : Operation 421 [10/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 421 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 12.5>
ST_28 : Operation 422 [9/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 422 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 12.5>
ST_29 : Operation 423 [8/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 423 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 12.5>
ST_30 : Operation 424 [7/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 424 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 12.5>
ST_31 : Operation 425 [6/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 425 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 12.5>
ST_32 : Operation 426 [5/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 426 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 12.5>
ST_33 : Operation 427 [4/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 427 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 12.5>
ST_34 : Operation 428 [3/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 428 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 12.5>
ST_35 : Operation 429 [2/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 429 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 12.5>
ST_36 : Operation 430 [1/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 430 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 36> <Delay = 11.7>
ST_37 : Operation 431 [4/4] (11.7ns)   --->   "%sub = dsub i64 %bitcast_ln23_4, i64 %temp_D" [./source/kp_502_7.cpp:32]   --->   Operation 431 'dsub' 'sub' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 432 [4/4] (11.7ns)   --->   "%add = dsub i64 %temp_D, i64 %temp_B" [./source/kp_502_7.cpp:33]   --->   Operation 432 'dsub' 'add' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 11.7>
ST_38 : Operation 433 [3/4] (11.7ns)   --->   "%sub = dsub i64 %bitcast_ln23_4, i64 %temp_D" [./source/kp_502_7.cpp:32]   --->   Operation 433 'dsub' 'sub' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 434 [3/4] (11.7ns)   --->   "%add = dsub i64 %temp_D, i64 %temp_B" [./source/kp_502_7.cpp:33]   --->   Operation 434 'dsub' 'add' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 11.7>
ST_39 : Operation 435 [2/4] (11.7ns)   --->   "%sub = dsub i64 %bitcast_ln23_4, i64 %temp_D" [./source/kp_502_7.cpp:32]   --->   Operation 435 'dsub' 'sub' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 436 [2/4] (11.7ns)   --->   "%add = dsub i64 %temp_D, i64 %temp_B" [./source/kp_502_7.cpp:33]   --->   Operation 436 'dsub' 'add' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 11.7>
ST_40 : Operation 437 [1/4] (11.7ns)   --->   "%sub = dsub i64 %bitcast_ln23_4, i64 %temp_D" [./source/kp_502_7.cpp:32]   --->   Operation 437 'dsub' 'sub' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 438 [1/4] (11.7ns)   --->   "%add = dsub i64 %temp_D, i64 %temp_B" [./source/kp_502_7.cpp:33]   --->   Operation 438 'dsub' 'add' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 12.7>
ST_41 : Operation 439 [21/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 439 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 440 [21/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 440 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 12.7>
ST_42 : Operation 441 [20/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 441 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 442 [20/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 442 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 12.7>
ST_43 : Operation 443 [19/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 443 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 444 [19/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 444 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 12.7>
ST_44 : Operation 445 [18/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 445 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 446 [18/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 446 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 12.7>
ST_45 : Operation 447 [17/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 447 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 448 [17/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 448 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 12.7>
ST_46 : Operation 449 [16/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 449 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 450 [16/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 450 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 12.7>
ST_47 : Operation 451 [15/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 451 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 452 [15/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 452 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 12.7>
ST_48 : Operation 453 [14/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 453 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 454 [14/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 454 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 12.7>
ST_49 : Operation 455 [13/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 455 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 456 [13/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 456 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 12.7>
ST_50 : Operation 457 [12/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 457 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 458 [12/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 458 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 12.7>
ST_51 : Operation 459 [11/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 459 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 460 [11/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 460 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 12.7>
ST_52 : Operation 461 [10/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 461 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 462 [10/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 462 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 12.7>
ST_53 : Operation 463 [9/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 463 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 464 [9/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 464 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 12.7>
ST_54 : Operation 465 [8/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 465 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 466 [8/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 466 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 12.7>
ST_55 : Operation 467 [7/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 467 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 468 [7/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 468 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 12.7>
ST_56 : Operation 469 [6/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 469 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 470 [6/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 470 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 12.7>
ST_57 : Operation 471 [5/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 471 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 472 [5/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 472 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 12.7>
ST_58 : Operation 473 [4/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 473 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 474 [4/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 474 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 12.7>
ST_59 : Operation 475 [3/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 475 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 476 [3/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 476 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 12.7>
ST_60 : Operation 477 [2/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 477 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 478 [2/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 478 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 12.7>
ST_61 : Operation 479 [1/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 479 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 480 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i64 %div1" [./source/kp_502_7.cpp:32]   --->   Operation 480 'bitcast' 'bitcast_ln32' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_9 = partset i128 @llvm.part.set.i128.i64, i128 %X1_load, i64 %bitcast_ln32, i32 0, i32 63" [./source/kp_502_7.cpp:32]   --->   Operation 481 'partset' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 482 [1/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 482 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 483 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i64 %div2" [./source/kp_502_7.cpp:33]   --->   Operation 483 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_s = partset i128 @llvm.part.set.i128.i64, i128 %X2_load, i64 %bitcast_ln33, i32 0, i32 63" [./source/kp_502_7.cpp:33]   --->   Operation 484 'partset' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 62 <SV = 61> <Delay = 11.8>
ST_62 : Operation 485 [1/1] (1.86ns)   --->   "%store_ln32 = store i128 %tmp_9, i2 %X1_addr" [./source/kp_502_7.cpp:32]   --->   Operation 485 'store' 'store_ln32' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_62 : Operation 486 [1/1] (1.86ns)   --->   "%store_ln33 = store i128 %tmp_s, i2 %X2_addr" [./source/kp_502_7.cpp:33]   --->   Operation 486 'store' 'store_ln33' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_62 : Operation 487 [1/1] (0.00ns)   --->   "%br_ln34 = br void" [./source/kp_502_7.cpp:34]   --->   Operation 487 'br' 'br_ln34' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 0.00>
ST_62 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %B_load, i32 64, i32 127" [./source/kp_502_7.cpp:9]   --->   Operation 488 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %A_load, i32 64, i32 127" [./source/kp_502_7.cpp:10]   --->   Operation 489 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 490 [1/1] (0.00ns)   --->   "%temp_A_1 = bitcast i64 %tmp_3" [./source/kp_502_7.cpp:10]   --->   Operation 490 'bitcast' 'temp_A_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 491 [4/4] (11.8ns)   --->   "%mul3_1 = dmul i64 %temp_A_1, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 491 'dmul' 'mul3_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %C_load, i32 64, i32 127" [./source/kp_502_7.cpp:13]   --->   Operation 492 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>

State 63 <SV = 20> <Delay = 12.7>
ST_63 : Operation 493 [21/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 493 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 21> <Delay = 12.7>
ST_64 : Operation 494 [20/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 494 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 22> <Delay = 12.7>
ST_65 : Operation 495 [19/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 495 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 23> <Delay = 12.7>
ST_66 : Operation 496 [18/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 496 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 24> <Delay = 12.7>
ST_67 : Operation 497 [17/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 497 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 25> <Delay = 12.7>
ST_68 : Operation 498 [16/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 498 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 26> <Delay = 12.7>
ST_69 : Operation 499 [15/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 499 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 27> <Delay = 12.7>
ST_70 : Operation 500 [14/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 500 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 28> <Delay = 12.7>
ST_71 : Operation 501 [13/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 501 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 29> <Delay = 12.7>
ST_72 : Operation 502 [12/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 502 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 30> <Delay = 12.7>
ST_73 : Operation 503 [11/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 503 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 31> <Delay = 12.7>
ST_74 : Operation 504 [10/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 504 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 32> <Delay = 12.7>
ST_75 : Operation 505 [9/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 505 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 33> <Delay = 12.7>
ST_76 : Operation 506 [8/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 506 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 34> <Delay = 12.7>
ST_77 : Operation 507 [7/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 507 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 35> <Delay = 12.7>
ST_78 : Operation 508 [6/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 508 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 36> <Delay = 12.7>
ST_79 : Operation 509 [5/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 509 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 37> <Delay = 12.7>
ST_80 : Operation 510 [4/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 510 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 38> <Delay = 12.7>
ST_81 : Operation 511 [3/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 511 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 39> <Delay = 12.7>
ST_82 : Operation 512 [2/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 512 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 40> <Delay = 12.7>
ST_83 : Operation 513 [1/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 513 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 41> <Delay = 1.86>
ST_84 : Operation 514 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i64 %div" [./source/kp_502_7.cpp:23]   --->   Operation 514 'bitcast' 'bitcast_ln23' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_6 = partset i128 @llvm.part.set.i128.i64, i128 %X1_load, i64 %bitcast_ln23, i32 0, i32 63" [./source/kp_502_7.cpp:23]   --->   Operation 515 'partset' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 516 [1/1] (1.86ns)   --->   "%store_ln23 = store i128 %tmp_6, i2 %X1_addr" [./source/kp_502_7.cpp:23]   --->   Operation 516 'store' 'store_ln23' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_84 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_7 = partset i128 @llvm.part.set.i128.i64, i128 %X2_load, i64 %bitcast_ln23, i32 0, i32 63" [./source/kp_502_7.cpp:24]   --->   Operation 517 'partset' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 518 [1/1] (1.86ns)   --->   "%store_ln24 = store i128 %tmp_7, i2 %X2_addr" [./source/kp_502_7.cpp:24]   --->   Operation 518 'store' 'store_ln24' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_84 : Operation 519 [1/1] (0.00ns)   --->   "%br_ln25 = br void" [./source/kp_502_7.cpp:25]   --->   Operation 519 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>

State 85 <SV = 62> <Delay = 11.8>
ST_85 : Operation 520 [3/4] (11.8ns)   --->   "%mul3_1 = dmul i64 %temp_A_1, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 520 'dmul' 'mul3_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 63> <Delay = 11.8>
ST_86 : Operation 521 [2/4] (11.8ns)   --->   "%mul3_1 = dmul i64 %temp_A_1, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 521 'dmul' 'mul3_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 64> <Delay = 11.8>
ST_87 : Operation 522 [1/4] (11.8ns)   --->   "%mul3_1 = dmul i64 %temp_A_1, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 522 'dmul' 'mul3_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 65> <Delay = 11.8>
ST_88 : Operation 523 [1/1] (0.00ns)   --->   "%temp_B_1 = bitcast i64 %tmp_8" [./source/kp_502_7.cpp:9]   --->   Operation 523 'bitcast' 'temp_B_1' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 524 [4/4] (11.8ns)   --->   "%mul_1 = dmul i64 %temp_B_1, i64 %temp_B_1" [./source/kp_502_7.cpp:13]   --->   Operation 524 'dmul' 'mul_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 525 [1/1] (0.00ns)   --->   "%bitcast_ln13_2 = bitcast i64 %tmp_10" [./source/kp_502_7.cpp:13]   --->   Operation 525 'bitcast' 'bitcast_ln13_2' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 526 [4/4] (11.8ns)   --->   "%mul6_1 = dmul i64 %mul3_1, i64 %bitcast_ln13_2" [./source/kp_502_7.cpp:13]   --->   Operation 526 'dmul' 'mul6_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 66> <Delay = 11.8>
ST_89 : Operation 527 [3/4] (11.8ns)   --->   "%mul_1 = dmul i64 %temp_B_1, i64 %temp_B_1" [./source/kp_502_7.cpp:13]   --->   Operation 527 'dmul' 'mul_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 528 [3/4] (11.8ns)   --->   "%mul6_1 = dmul i64 %mul3_1, i64 %bitcast_ln13_2" [./source/kp_502_7.cpp:13]   --->   Operation 528 'dmul' 'mul6_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 67> <Delay = 11.8>
ST_90 : Operation 529 [2/4] (11.8ns)   --->   "%mul_1 = dmul i64 %temp_B_1, i64 %temp_B_1" [./source/kp_502_7.cpp:13]   --->   Operation 529 'dmul' 'mul_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 530 [2/4] (11.8ns)   --->   "%mul6_1 = dmul i64 %mul3_1, i64 %bitcast_ln13_2" [./source/kp_502_7.cpp:13]   --->   Operation 530 'dmul' 'mul6_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 68> <Delay = 11.8>
ST_91 : Operation 531 [1/4] (11.8ns)   --->   "%mul_1 = dmul i64 %temp_B_1, i64 %temp_B_1" [./source/kp_502_7.cpp:13]   --->   Operation 531 'dmul' 'mul_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 532 [1/4] (11.8ns)   --->   "%mul6_1 = dmul i64 %mul3_1, i64 %bitcast_ln13_2" [./source/kp_502_7.cpp:13]   --->   Operation 532 'dmul' 'mul6_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 69> <Delay = 11.7>
ST_92 : Operation 533 [4/4] (11.7ns)   --->   "%x_assign_1 = dsub i64 %mul_1, i64 %mul6_1" [./source/kp_502_7.cpp:13]   --->   Operation 533 'dsub' 'x_assign_1' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 70> <Delay = 11.7>
ST_93 : Operation 534 [3/4] (11.7ns)   --->   "%x_assign_1 = dsub i64 %mul_1, i64 %mul6_1" [./source/kp_502_7.cpp:13]   --->   Operation 534 'dsub' 'x_assign_1' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 71> <Delay = 11.7>
ST_94 : Operation 535 [2/4] (11.7ns)   --->   "%x_assign_1 = dsub i64 %mul_1, i64 %mul6_1" [./source/kp_502_7.cpp:13]   --->   Operation 535 'dsub' 'x_assign_1' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 72> <Delay = 11.7>
ST_95 : Operation 536 [1/4] (11.7ns)   --->   "%x_assign_1 = dsub i64 %mul_1, i64 %mul6_1" [./source/kp_502_7.cpp:13]   --->   Operation 536 'dsub' 'x_assign_1' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 73> <Delay = 4.48>
ST_96 : Operation 537 [1/1] (0.00ns)   --->   "%bitcast_ln13_3 = bitcast i64 %x_assign_1" [./source/kp_502_7.cpp:13]   --->   Operation 537 'bitcast' 'bitcast_ln13_3' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %bitcast_ln13_3, i64 %bitcast_ln13_1" [./source/kp_502_7.cpp:13]   --->   Operation 538 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 539 [1/1] (1.86ns)   --->   "%store_ln13 = store i128 %tmp_11, i2 %D_addr" [./source/kp_502_7.cpp:13]   --->   Operation 539 'store' 'store_ln13' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_96 : Operation 540 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln13_3, i32 52, i32 62" [./source/kp_502_7.cpp:16]   --->   Operation 540 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 541 [1/1] (0.00ns)   --->   "%trunc_ln16_1 = trunc i64 %bitcast_ln13_3" [./source/kp_502_7.cpp:16]   --->   Operation 541 'trunc' 'trunc_ln16_1' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 542 [1/1] (1.52ns)   --->   "%icmp_ln16_2 = icmp_ne  i11 %tmp_19, i11 2047" [./source/kp_502_7.cpp:16]   --->   Operation 542 'icmp' 'icmp_ln16_2' <Predicate = true> <Delay = 1.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 543 [1/1] (2.34ns)   --->   "%icmp_ln16_3 = icmp_eq  i52 %trunc_ln16_1, i52 0" [./source/kp_502_7.cpp:16]   --->   Operation 543 'icmp' 'icmp_ln16_3' <Predicate = true> <Delay = 2.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 544 [1/1] (0.80ns)   --->   "%or_ln16_1 = or i1 %icmp_ln16_3, i1 %icmp_ln16_2" [./source/kp_502_7.cpp:16]   --->   Operation 544 'or' 'or_ln16_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 545 [2/2] (4.48ns)   --->   "%tmp_20 = fcmp_olt  i64 %x_assign_1, i64 0" [./source/kp_502_7.cpp:16]   --->   Operation 545 'dcmp' 'tmp_20' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 546 [2/2] (1.86ns)   --->   "%X1_load_1 = load i2 %X1_addr" [./source/kp_502_7.cpp:32]   --->   Operation 546 'load' 'X1_load_1' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_96 : Operation 547 [2/2] (1.86ns)   --->   "%X2_load_1 = load i2 %X2_addr" [./source/kp_502_7.cpp:33]   --->   Operation 547 'load' 'X2_load_1' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>

State 97 <SV = 74> <Delay = 11.8>
ST_97 : Operation 548 [1/2] (4.48ns)   --->   "%tmp_20 = fcmp_olt  i64 %x_assign_1, i64 0" [./source/kp_502_7.cpp:16]   --->   Operation 548 'dcmp' 'tmp_20' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 549 [1/1] (0.80ns)   --->   "%and_ln16_1 = and i1 %or_ln16_1, i1 %tmp_20" [./source/kp_502_7.cpp:16]   --->   Operation 549 'and' 'and_ln16_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 550 [1/2] (1.86ns)   --->   "%X1_load_1 = load i2 %X1_addr" [./source/kp_502_7.cpp:32]   --->   Operation 550 'load' 'X1_load_1' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_97 : Operation 551 [1/2] (1.86ns)   --->   "%X2_load_1 = load i2 %X2_addr" [./source/kp_502_7.cpp:33]   --->   Operation 551 'load' 'X2_load_1' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_97 : Operation 552 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %and_ln16_1, void, void" [./source/kp_502_7.cpp:16]   --->   Operation 552 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 553 [1/1] (0.80ns)   --->   "%xor_ln32 = xor i64 %tmp_8, i64 9223372036854775808" [./source/kp_502_7.cpp:32]   --->   Operation 553 'xor' 'xor_ln32' <Predicate = (!and_ln16_1)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 554 [1/1] (0.00ns)   --->   "%bitcast_ln32_4 = bitcast i64 %xor_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 554 'bitcast' 'bitcast_ln32_4' <Predicate = (!and_ln16_1)> <Delay = 0.00>
ST_97 : Operation 555 [4/4] (11.8ns)   --->   "%mul33_1 = dmul i64 %temp_A_1, i64 2" [./source/kp_502_7.cpp:32]   --->   Operation 555 'dmul' 'mul33_1' <Predicate = (!and_ln16_1)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_12 = partset i128 @llvm.part.set.i128.i64, i128 %X1_load_1, i64 9221120237041090560, i32 64, i32 127" [./source/kp_502_7.cpp:18]   --->   Operation 556 'partset' 'tmp_12' <Predicate = (and_ln16_1)> <Delay = 0.00>
ST_97 : Operation 557 [1/1] (1.86ns)   --->   "%store_ln18 = store i128 %tmp_12, i2 %X1_addr" [./source/kp_502_7.cpp:18]   --->   Operation 557 'store' 'store_ln18' <Predicate = (and_ln16_1)> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_97 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_13 = partset i128 @llvm.part.set.i128.i64, i128 %X2_load_1, i64 9221120237041090560, i32 64, i32 127" [./source/kp_502_7.cpp:19]   --->   Operation 558 'partset' 'tmp_13' <Predicate = (and_ln16_1)> <Delay = 0.00>
ST_97 : Operation 559 [1/1] (1.86ns)   --->   "%store_ln19 = store i128 %tmp_13, i2 %X2_addr" [./source/kp_502_7.cpp:19]   --->   Operation 559 'store' 'store_ln19' <Predicate = (and_ln16_1)> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_97 : Operation 560 [1/1] (0.00ns)   --->   "%br_ln20 = br void" [./source/kp_502_7.cpp:20]   --->   Operation 560 'br' 'br_ln20' <Predicate = (and_ln16_1)> <Delay = 0.00>

State 98 <SV = 75> <Delay = 11.8>
ST_98 : Operation 561 [3/4] (11.8ns)   --->   "%mul33_1 = dmul i64 %temp_A_1, i64 2" [./source/kp_502_7.cpp:32]   --->   Operation 561 'dmul' 'mul33_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 76> <Delay = 11.8>
ST_99 : Operation 562 [2/2] (4.48ns)   --->   "%tmp_37 = fcmp_oeq  i64 %x_assign_1, i64 0" [./source/kp_502_7.cpp:21]   --->   Operation 562 'dcmp' 'tmp_37' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 563 [2/4] (11.8ns)   --->   "%mul33_1 = dmul i64 %temp_A_1, i64 2" [./source/kp_502_7.cpp:32]   --->   Operation 563 'dmul' 'mul33_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 77> <Delay = 12.5>
ST_100 : Operation 564 [1/2] (4.48ns)   --->   "%tmp_37 = fcmp_oeq  i64 %x_assign_1, i64 0" [./source/kp_502_7.cpp:21]   --->   Operation 564 'dcmp' 'tmp_37' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 565 [1/1] (0.80ns)   --->   "%and_ln21_1 = and i1 %or_ln16_1, i1 %tmp_37" [./source/kp_502_7.cpp:21]   --->   Operation 565 'and' 'and_ln21_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 566 [1/4] (11.8ns)   --->   "%mul33_1 = dmul i64 %temp_A_1, i64 2" [./source/kp_502_7.cpp:32]   --->   Operation 566 'dmul' 'mul33_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 567 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %and_ln21_1, void, void" [./source/kp_502_7.cpp:21]   --->   Operation 567 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 568 [17/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 568 'dsqrt' 'temp_D_1' <Predicate = (!and_ln21_1)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 101 <SV = 78> <Delay = 12.5>
ST_101 : Operation 569 [16/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 569 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 102 <SV = 79> <Delay = 12.5>
ST_102 : Operation 570 [15/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 570 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 103 <SV = 80> <Delay = 12.5>
ST_103 : Operation 571 [14/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 571 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 104 <SV = 81> <Delay = 12.5>
ST_104 : Operation 572 [13/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 572 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 105 <SV = 82> <Delay = 12.5>
ST_105 : Operation 573 [12/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 573 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 106 <SV = 83> <Delay = 12.5>
ST_106 : Operation 574 [11/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 574 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 107 <SV = 84> <Delay = 12.5>
ST_107 : Operation 575 [10/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 575 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 108 <SV = 85> <Delay = 12.5>
ST_108 : Operation 576 [9/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 576 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 109 <SV = 86> <Delay = 12.5>
ST_109 : Operation 577 [8/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 577 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 110 <SV = 87> <Delay = 12.5>
ST_110 : Operation 578 [7/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 578 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 111 <SV = 88> <Delay = 12.5>
ST_111 : Operation 579 [6/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 579 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 112 <SV = 89> <Delay = 12.5>
ST_112 : Operation 580 [5/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 580 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 113 <SV = 90> <Delay = 12.5>
ST_113 : Operation 581 [4/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 581 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 114 <SV = 91> <Delay = 12.5>
ST_114 : Operation 582 [3/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 582 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 115 <SV = 92> <Delay = 12.5>
ST_115 : Operation 583 [2/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 583 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 116 <SV = 93> <Delay = 12.5>
ST_116 : Operation 584 [1/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 584 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 117 <SV = 94> <Delay = 11.7>
ST_117 : Operation 585 [4/4] (11.7ns)   --->   "%sub32_1 = dsub i64 %bitcast_ln32_4, i64 %temp_D_1" [./source/kp_502_7.cpp:32]   --->   Operation 585 'dsub' 'sub32_1' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 586 [4/4] (11.7ns)   --->   "%add_1 = dsub i64 %temp_D_1, i64 %temp_B_1" [./source/kp_502_7.cpp:33]   --->   Operation 586 'dsub' 'add_1' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 95> <Delay = 11.7>
ST_118 : Operation 587 [3/4] (11.7ns)   --->   "%sub32_1 = dsub i64 %bitcast_ln32_4, i64 %temp_D_1" [./source/kp_502_7.cpp:32]   --->   Operation 587 'dsub' 'sub32_1' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 588 [3/4] (11.7ns)   --->   "%add_1 = dsub i64 %temp_D_1, i64 %temp_B_1" [./source/kp_502_7.cpp:33]   --->   Operation 588 'dsub' 'add_1' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 96> <Delay = 11.7>
ST_119 : Operation 589 [2/4] (11.7ns)   --->   "%sub32_1 = dsub i64 %bitcast_ln32_4, i64 %temp_D_1" [./source/kp_502_7.cpp:32]   --->   Operation 589 'dsub' 'sub32_1' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 590 [2/4] (11.7ns)   --->   "%add_1 = dsub i64 %temp_D_1, i64 %temp_B_1" [./source/kp_502_7.cpp:33]   --->   Operation 590 'dsub' 'add_1' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 97> <Delay = 11.7>
ST_120 : Operation 591 [1/4] (11.7ns)   --->   "%sub32_1 = dsub i64 %bitcast_ln32_4, i64 %temp_D_1" [./source/kp_502_7.cpp:32]   --->   Operation 591 'dsub' 'sub32_1' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 592 [1/4] (11.7ns)   --->   "%add_1 = dsub i64 %temp_D_1, i64 %temp_B_1" [./source/kp_502_7.cpp:33]   --->   Operation 592 'dsub' 'add_1' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 98> <Delay = 12.7>
ST_121 : Operation 593 [21/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 593 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 594 [21/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 594 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 99> <Delay = 12.7>
ST_122 : Operation 595 [20/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 595 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 596 [20/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 596 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 100> <Delay = 12.7>
ST_123 : Operation 597 [19/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 597 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 598 [19/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 598 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 101> <Delay = 12.7>
ST_124 : Operation 599 [18/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 599 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 600 [18/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 600 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 102> <Delay = 12.7>
ST_125 : Operation 601 [17/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 601 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 602 [17/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 602 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 103> <Delay = 12.7>
ST_126 : Operation 603 [16/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 603 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 604 [16/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 604 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 104> <Delay = 12.7>
ST_127 : Operation 605 [15/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 605 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 606 [15/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 606 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 105> <Delay = 12.7>
ST_128 : Operation 607 [14/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 607 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 608 [14/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 608 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 106> <Delay = 12.7>
ST_129 : Operation 609 [13/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 609 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 610 [13/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 610 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 107> <Delay = 12.7>
ST_130 : Operation 611 [12/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 611 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 612 [12/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 612 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 108> <Delay = 12.7>
ST_131 : Operation 613 [11/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 613 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 614 [11/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 614 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 109> <Delay = 12.7>
ST_132 : Operation 615 [10/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 615 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 616 [10/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 616 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 110> <Delay = 12.7>
ST_133 : Operation 617 [9/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 617 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 618 [9/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 618 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 111> <Delay = 12.7>
ST_134 : Operation 619 [8/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 619 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 620 [8/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 620 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 112> <Delay = 12.7>
ST_135 : Operation 621 [7/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 621 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 622 [7/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 622 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 113> <Delay = 12.7>
ST_136 : Operation 623 [6/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 623 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 624 [6/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 624 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 114> <Delay = 12.7>
ST_137 : Operation 625 [5/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 625 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 626 [5/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 626 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 115> <Delay = 12.7>
ST_138 : Operation 627 [4/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 627 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 628 [4/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 628 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 116> <Delay = 12.7>
ST_139 : Operation 629 [3/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 629 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 630 [3/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 630 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 117> <Delay = 12.7>
ST_140 : Operation 631 [2/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 631 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 632 [2/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 632 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 118> <Delay = 12.7>
ST_141 : Operation 633 [1/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 633 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 634 [1/1] (0.00ns)   --->   "%bitcast_ln32_1 = bitcast i64 %div34_1" [./source/kp_502_7.cpp:32]   --->   Operation 634 'bitcast' 'bitcast_ln32_1' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 635 [1/1] (0.00ns)   --->   "%tmp_16 = partset i128 @llvm.part.set.i128.i64, i128 %X1_load_1, i64 %bitcast_ln32_1, i32 64, i32 127" [./source/kp_502_7.cpp:32]   --->   Operation 635 'partset' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 636 [1/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 636 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 637 [1/1] (0.00ns)   --->   "%bitcast_ln33_1 = bitcast i64 %div39_1" [./source/kp_502_7.cpp:33]   --->   Operation 637 'bitcast' 'bitcast_ln33_1' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 638 [1/1] (0.00ns)   --->   "%tmp_17 = partset i128 @llvm.part.set.i128.i64, i128 %X2_load_1, i64 %bitcast_ln33_1, i32 64, i32 127" [./source/kp_502_7.cpp:33]   --->   Operation 638 'partset' 'tmp_17' <Predicate = true> <Delay = 0.00>

State 142 <SV = 119> <Delay = 1.86>
ST_142 : Operation 639 [1/1] (1.86ns)   --->   "%store_ln32 = store i128 %tmp_16, i2 %X1_addr" [./source/kp_502_7.cpp:32]   --->   Operation 639 'store' 'store_ln32' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_142 : Operation 640 [1/1] (1.86ns)   --->   "%store_ln33 = store i128 %tmp_17, i2 %X2_addr" [./source/kp_502_7.cpp:33]   --->   Operation 640 'store' 'store_ln33' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_142 : Operation 641 [1/1] (0.00ns)   --->   "%br_ln34 = br void" [./source/kp_502_7.cpp:34]   --->   Operation 641 'br' 'br_ln34' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 0.00>
ST_142 : Operation 642 [1/1] (0.00ns)   --->   "%or_ln9 = or i2 %lshr_ln9, i2 1" [./source/kp_502_7.cpp:9]   --->   Operation 642 'or' 'or_ln9' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i2 %or_ln9" [./source/kp_502_7.cpp:9]   --->   Operation 643 'zext' 'zext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 644 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i128 %A, i64 0, i64 %zext_ln9_1" [./source/kp_502_7.cpp:10]   --->   Operation 644 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 645 [2/2] (1.86ns)   --->   "%A_load_1 = load i2 %A_addr_1" [./source/kp_502_7.cpp:10]   --->   Operation 645 'load' 'A_load_1' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>

State 143 <SV = 78> <Delay = 12.7>
ST_143 : Operation 646 [21/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 646 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 79> <Delay = 12.7>
ST_144 : Operation 647 [20/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 647 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 80> <Delay = 12.7>
ST_145 : Operation 648 [19/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 648 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 81> <Delay = 12.7>
ST_146 : Operation 649 [18/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 649 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 82> <Delay = 12.7>
ST_147 : Operation 650 [17/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 650 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 83> <Delay = 12.7>
ST_148 : Operation 651 [16/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 651 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 84> <Delay = 12.7>
ST_149 : Operation 652 [15/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 652 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 85> <Delay = 12.7>
ST_150 : Operation 653 [14/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 653 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 86> <Delay = 12.7>
ST_151 : Operation 654 [13/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 654 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 87> <Delay = 12.7>
ST_152 : Operation 655 [12/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 655 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 88> <Delay = 12.7>
ST_153 : Operation 656 [11/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 656 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 89> <Delay = 12.7>
ST_154 : Operation 657 [10/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 657 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 90> <Delay = 12.7>
ST_155 : Operation 658 [9/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 658 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 91> <Delay = 12.7>
ST_156 : Operation 659 [8/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 659 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 92> <Delay = 12.7>
ST_157 : Operation 660 [7/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 660 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 93> <Delay = 12.7>
ST_158 : Operation 661 [6/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 661 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 94> <Delay = 12.7>
ST_159 : Operation 662 [5/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 662 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 95> <Delay = 12.7>
ST_160 : Operation 663 [4/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 663 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 96> <Delay = 12.7>
ST_161 : Operation 664 [3/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 664 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 97> <Delay = 12.7>
ST_162 : Operation 665 [2/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 665 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 98> <Delay = 12.7>
ST_163 : Operation 666 [1/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 666 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 99> <Delay = 1.86>
ST_164 : Operation 667 [1/1] (0.00ns)   --->   "%bitcast_ln23_1 = bitcast i64 %div_1" [./source/kp_502_7.cpp:23]   --->   Operation 667 'bitcast' 'bitcast_ln23_1' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 668 [1/1] (0.00ns)   --->   "%tmp_14 = partset i128 @llvm.part.set.i128.i64, i128 %X1_load_1, i64 %bitcast_ln23_1, i32 64, i32 127" [./source/kp_502_7.cpp:23]   --->   Operation 668 'partset' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 669 [1/1] (1.86ns)   --->   "%store_ln23 = store i128 %tmp_14, i2 %X1_addr" [./source/kp_502_7.cpp:23]   --->   Operation 669 'store' 'store_ln23' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_164 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_15 = partset i128 @llvm.part.set.i128.i64, i128 %X2_load_1, i64 %bitcast_ln23_1, i32 64, i32 127" [./source/kp_502_7.cpp:24]   --->   Operation 670 'partset' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 671 [1/1] (1.86ns)   --->   "%store_ln24 = store i128 %tmp_15, i2 %X2_addr" [./source/kp_502_7.cpp:24]   --->   Operation 671 'store' 'store_ln24' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_164 : Operation 672 [1/1] (0.00ns)   --->   "%br_ln25 = br void" [./source/kp_502_7.cpp:25]   --->   Operation 672 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>

State 165 <SV = 120> <Delay = 1.86>
ST_165 : Operation 673 [1/2] (1.86ns)   --->   "%A_load_1 = load i2 %A_addr_1" [./source/kp_502_7.cpp:10]   --->   Operation 673 'load' 'A_load_1' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_165 : Operation 674 [1/1] (0.00ns)   --->   "%trunc_ln10_1 = trunc i128 %A_load_1" [./source/kp_502_7.cpp:10]   --->   Operation 674 'trunc' 'trunc_ln10_1' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 675 [1/1] (0.00ns)   --->   "%temp_A_2 = bitcast i64 %trunc_ln10_1" [./source/kp_502_7.cpp:10]   --->   Operation 675 'bitcast' 'temp_A_2' <Predicate = true> <Delay = 0.00>

State 166 <SV = 121> <Delay = 11.8>
ST_166 : Operation 676 [4/4] (11.8ns)   --->   "%mul3_2 = dmul i64 %temp_A_2, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 676 'dmul' 'mul3_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 122> <Delay = 11.8>
ST_167 : Operation 677 [3/4] (11.8ns)   --->   "%mul3_2 = dmul i64 %temp_A_2, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 677 'dmul' 'mul3_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 123> <Delay = 11.8>
ST_168 : Operation 678 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr i128 %B, i64 0, i64 %zext_ln9_1" [./source/kp_502_7.cpp:9]   --->   Operation 678 'getelementptr' 'B_addr_1' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 679 [2/2] (1.86ns)   --->   "%B_load_1 = load i2 %B_addr_1" [./source/kp_502_7.cpp:9]   --->   Operation 679 'load' 'B_load_1' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_168 : Operation 680 [2/4] (11.8ns)   --->   "%mul3_2 = dmul i64 %temp_A_2, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 680 'dmul' 'mul3_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 681 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr i128 %C, i64 0, i64 %zext_ln9_1" [./source/kp_502_7.cpp:13]   --->   Operation 681 'getelementptr' 'C_addr_1' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 682 [2/2] (1.86ns)   --->   "%C_load_1 = load i2 %C_addr_1" [./source/kp_502_7.cpp:13]   --->   Operation 682 'load' 'C_load_1' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_168 : Operation 683 [1/1] (0.00ns)   --->   "%D_addr_1 = getelementptr i128 %D, i64 0, i64 %zext_ln9_1" [./source/kp_502_7.cpp:13]   --->   Operation 683 'getelementptr' 'D_addr_1' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 684 [1/1] (0.00ns)   --->   "%X1_addr_1 = getelementptr i128 %X1, i64 0, i64 %zext_ln9_1" [./source/kp_502_7.cpp:32]   --->   Operation 684 'getelementptr' 'X1_addr_1' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 685 [1/1] (0.00ns)   --->   "%X2_addr_1 = getelementptr i128 %X2, i64 0, i64 %zext_ln9_1" [./source/kp_502_7.cpp:33]   --->   Operation 685 'getelementptr' 'X2_addr_1' <Predicate = true> <Delay = 0.00>

State 169 <SV = 124> <Delay = 11.8>
ST_169 : Operation 686 [1/2] (1.86ns)   --->   "%B_load_1 = load i2 %B_addr_1" [./source/kp_502_7.cpp:9]   --->   Operation 686 'load' 'B_load_1' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_169 : Operation 687 [1/1] (0.00ns)   --->   "%trunc_ln9_1 = trunc i128 %B_load_1" [./source/kp_502_7.cpp:9]   --->   Operation 687 'trunc' 'trunc_ln9_1' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 688 [1/4] (11.8ns)   --->   "%mul3_2 = dmul i64 %temp_A_2, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 688 'dmul' 'mul3_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 689 [1/2] (1.86ns)   --->   "%C_load_1 = load i2 %C_addr_1" [./source/kp_502_7.cpp:13]   --->   Operation 689 'load' 'C_load_1' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_169 : Operation 690 [1/1] (0.00ns)   --->   "%trunc_ln13_1 = trunc i128 %C_load_1" [./source/kp_502_7.cpp:13]   --->   Operation 690 'trunc' 'trunc_ln13_1' <Predicate = true> <Delay = 0.00>

State 170 <SV = 125> <Delay = 11.8>
ST_170 : Operation 691 [1/1] (0.00ns)   --->   "%temp_B_2 = bitcast i64 %trunc_ln9_1" [./source/kp_502_7.cpp:9]   --->   Operation 691 'bitcast' 'temp_B_2' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 692 [4/4] (11.8ns)   --->   "%mul_2 = dmul i64 %temp_B_2, i64 %temp_B_2" [./source/kp_502_7.cpp:13]   --->   Operation 692 'dmul' 'mul_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 693 [1/1] (0.00ns)   --->   "%bitcast_ln13_4 = bitcast i64 %trunc_ln13_1" [./source/kp_502_7.cpp:13]   --->   Operation 693 'bitcast' 'bitcast_ln13_4' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 694 [4/4] (11.8ns)   --->   "%mul6_2 = dmul i64 %mul3_2, i64 %bitcast_ln13_4" [./source/kp_502_7.cpp:13]   --->   Operation 694 'dmul' 'mul6_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 126> <Delay = 11.8>
ST_171 : Operation 695 [3/4] (11.8ns)   --->   "%mul_2 = dmul i64 %temp_B_2, i64 %temp_B_2" [./source/kp_502_7.cpp:13]   --->   Operation 695 'dmul' 'mul_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 696 [3/4] (11.8ns)   --->   "%mul6_2 = dmul i64 %mul3_2, i64 %bitcast_ln13_4" [./source/kp_502_7.cpp:13]   --->   Operation 696 'dmul' 'mul6_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 127> <Delay = 11.8>
ST_172 : Operation 697 [2/4] (11.8ns)   --->   "%mul_2 = dmul i64 %temp_B_2, i64 %temp_B_2" [./source/kp_502_7.cpp:13]   --->   Operation 697 'dmul' 'mul_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 698 [2/4] (11.8ns)   --->   "%mul6_2 = dmul i64 %mul3_2, i64 %bitcast_ln13_4" [./source/kp_502_7.cpp:13]   --->   Operation 698 'dmul' 'mul6_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 128> <Delay = 11.8>
ST_173 : Operation 699 [1/4] (11.8ns)   --->   "%mul_2 = dmul i64 %temp_B_2, i64 %temp_B_2" [./source/kp_502_7.cpp:13]   --->   Operation 699 'dmul' 'mul_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 700 [1/4] (11.8ns)   --->   "%mul6_2 = dmul i64 %mul3_2, i64 %bitcast_ln13_4" [./source/kp_502_7.cpp:13]   --->   Operation 700 'dmul' 'mul6_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 129> <Delay = 11.7>
ST_174 : Operation 701 [4/4] (11.7ns)   --->   "%x_assign_2 = dsub i64 %mul_2, i64 %mul6_2" [./source/kp_502_7.cpp:13]   --->   Operation 701 'dsub' 'x_assign_2' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 130> <Delay = 11.7>
ST_175 : Operation 702 [3/4] (11.7ns)   --->   "%x_assign_2 = dsub i64 %mul_2, i64 %mul6_2" [./source/kp_502_7.cpp:13]   --->   Operation 702 'dsub' 'x_assign_2' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 131> <Delay = 11.7>
ST_176 : Operation 703 [2/4] (11.7ns)   --->   "%x_assign_2 = dsub i64 %mul_2, i64 %mul6_2" [./source/kp_502_7.cpp:13]   --->   Operation 703 'dsub' 'x_assign_2' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 132> <Delay = 11.7>
ST_177 : Operation 704 [1/4] (11.7ns)   --->   "%x_assign_2 = dsub i64 %mul_2, i64 %mul6_2" [./source/kp_502_7.cpp:13]   --->   Operation 704 'dsub' 'x_assign_2' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 133> <Delay = 4.48>
ST_178 : Operation 705 [2/2] (4.48ns)   --->   "%tmp_39 = fcmp_olt  i64 %x_assign_2, i64 0" [./source/kp_502_7.cpp:16]   --->   Operation 705 'dcmp' 'tmp_39' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 706 [2/2] (1.86ns)   --->   "%X1_load_2 = load i2 %X1_addr_1" [./source/kp_502_7.cpp:32]   --->   Operation 706 'load' 'X1_load_2' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_178 : Operation 707 [2/2] (1.86ns)   --->   "%X2_load_2 = load i2 %X2_addr_1" [./source/kp_502_7.cpp:33]   --->   Operation 707 'load' 'X2_load_2' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>

State 179 <SV = 134> <Delay = 11.8>
ST_179 : Operation 708 [1/1] (0.00ns)   --->   "%bitcast_ln13_5 = bitcast i64 %x_assign_2" [./source/kp_502_7.cpp:13]   --->   Operation 708 'bitcast' 'bitcast_ln13_5' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 709 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln13_5, i32 52, i32 62" [./source/kp_502_7.cpp:16]   --->   Operation 709 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 710 [1/1] (0.00ns)   --->   "%trunc_ln16_2 = trunc i64 %bitcast_ln13_5" [./source/kp_502_7.cpp:16]   --->   Operation 710 'trunc' 'trunc_ln16_2' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 711 [1/1] (1.52ns)   --->   "%icmp_ln16_4 = icmp_ne  i11 %tmp_38, i11 2047" [./source/kp_502_7.cpp:16]   --->   Operation 711 'icmp' 'icmp_ln16_4' <Predicate = true> <Delay = 1.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 712 [1/1] (2.34ns)   --->   "%icmp_ln16_5 = icmp_eq  i52 %trunc_ln16_2, i52 0" [./source/kp_502_7.cpp:16]   --->   Operation 712 'icmp' 'icmp_ln16_5' <Predicate = true> <Delay = 2.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 713 [1/1] (0.80ns)   --->   "%or_ln16_2 = or i1 %icmp_ln16_5, i1 %icmp_ln16_4" [./source/kp_502_7.cpp:16]   --->   Operation 713 'or' 'or_ln16_2' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 714 [1/2] (4.48ns)   --->   "%tmp_39 = fcmp_olt  i64 %x_assign_2, i64 0" [./source/kp_502_7.cpp:16]   --->   Operation 714 'dcmp' 'tmp_39' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 715 [1/1] (0.80ns)   --->   "%and_ln16_2 = and i1 %or_ln16_2, i1 %tmp_39" [./source/kp_502_7.cpp:16]   --->   Operation 715 'and' 'and_ln16_2' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 716 [1/2] (1.86ns)   --->   "%X1_load_2 = load i2 %X1_addr_1" [./source/kp_502_7.cpp:32]   --->   Operation 716 'load' 'X1_load_2' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_179 : Operation 717 [1/2] (1.86ns)   --->   "%X2_load_2 = load i2 %X2_addr_1" [./source/kp_502_7.cpp:33]   --->   Operation 717 'load' 'X2_load_2' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_179 : Operation 718 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %and_ln16_2, void, void" [./source/kp_502_7.cpp:16]   --->   Operation 718 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 719 [1/1] (0.80ns)   --->   "%xor_ln32_1 = xor i64 %trunc_ln9_1, i64 9223372036854775808" [./source/kp_502_7.cpp:32]   --->   Operation 719 'xor' 'xor_ln32_1' <Predicate = (!and_ln16_2)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 720 [1/1] (0.00ns)   --->   "%bitcast_ln32_5 = bitcast i64 %xor_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 720 'bitcast' 'bitcast_ln32_5' <Predicate = (!and_ln16_2)> <Delay = 0.00>
ST_179 : Operation 721 [4/4] (11.8ns)   --->   "%mul33_2 = dmul i64 %temp_A_2, i64 2" [./source/kp_502_7.cpp:32]   --->   Operation 721 'dmul' 'mul33_2' <Predicate = (!and_ln16_2)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_21 = partset i128 @llvm.part.set.i128.i64, i128 %X1_load_2, i64 9221120237041090560, i32 0, i32 63" [./source/kp_502_7.cpp:18]   --->   Operation 722 'partset' 'tmp_21' <Predicate = (and_ln16_2)> <Delay = 0.00>
ST_179 : Operation 723 [1/1] (1.86ns)   --->   "%store_ln18 = store i128 %tmp_21, i2 %X1_addr_1" [./source/kp_502_7.cpp:18]   --->   Operation 723 'store' 'store_ln18' <Predicate = (and_ln16_2)> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_179 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_22 = partset i128 @llvm.part.set.i128.i64, i128 %X2_load_2, i64 9221120237041090560, i32 0, i32 63" [./source/kp_502_7.cpp:19]   --->   Operation 724 'partset' 'tmp_22' <Predicate = (and_ln16_2)> <Delay = 0.00>
ST_179 : Operation 725 [1/1] (1.86ns)   --->   "%store_ln19 = store i128 %tmp_22, i2 %X2_addr_1" [./source/kp_502_7.cpp:19]   --->   Operation 725 'store' 'store_ln19' <Predicate = (and_ln16_2)> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_179 : Operation 726 [1/1] (0.00ns)   --->   "%br_ln20 = br void" [./source/kp_502_7.cpp:20]   --->   Operation 726 'br' 'br_ln20' <Predicate = (and_ln16_2)> <Delay = 0.00>

State 180 <SV = 135> <Delay = 11.8>
ST_180 : Operation 727 [3/4] (11.8ns)   --->   "%mul33_2 = dmul i64 %temp_A_2, i64 2" [./source/kp_502_7.cpp:32]   --->   Operation 727 'dmul' 'mul33_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 136> <Delay = 11.8>
ST_181 : Operation 728 [2/2] (4.48ns)   --->   "%tmp_40 = fcmp_oeq  i64 %x_assign_2, i64 0" [./source/kp_502_7.cpp:21]   --->   Operation 728 'dcmp' 'tmp_40' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 729 [2/4] (11.8ns)   --->   "%mul33_2 = dmul i64 %temp_A_2, i64 2" [./source/kp_502_7.cpp:32]   --->   Operation 729 'dmul' 'mul33_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 137> <Delay = 12.5>
ST_182 : Operation 730 [1/2] (4.48ns)   --->   "%tmp_40 = fcmp_oeq  i64 %x_assign_2, i64 0" [./source/kp_502_7.cpp:21]   --->   Operation 730 'dcmp' 'tmp_40' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 731 [1/1] (0.80ns)   --->   "%and_ln21_2 = and i1 %or_ln16_2, i1 %tmp_40" [./source/kp_502_7.cpp:21]   --->   Operation 731 'and' 'and_ln21_2' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 732 [1/4] (11.8ns)   --->   "%mul33_2 = dmul i64 %temp_A_2, i64 2" [./source/kp_502_7.cpp:32]   --->   Operation 732 'dmul' 'mul33_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 733 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %and_ln21_2, void, void" [./source/kp_502_7.cpp:21]   --->   Operation 733 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 734 [17/17] (12.5ns)   --->   "%temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 734 'dsqrt' 'temp_D_2' <Predicate = (!and_ln21_2)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 183 <SV = 138> <Delay = 12.5>
ST_183 : Operation 735 [16/17] (12.5ns)   --->   "%temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 735 'dsqrt' 'temp_D_2' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 184 <SV = 139> <Delay = 12.5>
ST_184 : Operation 736 [15/17] (12.5ns)   --->   "%temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 736 'dsqrt' 'temp_D_2' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 185 <SV = 140> <Delay = 12.5>
ST_185 : Operation 737 [14/17] (12.5ns)   --->   "%temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 737 'dsqrt' 'temp_D_2' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 186 <SV = 141> <Delay = 12.5>
ST_186 : Operation 738 [13/17] (12.5ns)   --->   "%temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 738 'dsqrt' 'temp_D_2' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 187 <SV = 142> <Delay = 12.5>
ST_187 : Operation 739 [12/17] (12.5ns)   --->   "%temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 739 'dsqrt' 'temp_D_2' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 188 <SV = 143> <Delay = 12.5>
ST_188 : Operation 740 [11/17] (12.5ns)   --->   "%temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 740 'dsqrt' 'temp_D_2' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 189 <SV = 144> <Delay = 12.5>
ST_189 : Operation 741 [10/17] (12.5ns)   --->   "%temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 741 'dsqrt' 'temp_D_2' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 190 <SV = 145> <Delay = 12.5>
ST_190 : Operation 742 [9/17] (12.5ns)   --->   "%temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 742 'dsqrt' 'temp_D_2' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 191 <SV = 146> <Delay = 12.5>
ST_191 : Operation 743 [8/17] (12.5ns)   --->   "%temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 743 'dsqrt' 'temp_D_2' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 192 <SV = 147> <Delay = 12.5>
ST_192 : Operation 744 [7/17] (12.5ns)   --->   "%temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 744 'dsqrt' 'temp_D_2' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 193 <SV = 148> <Delay = 12.5>
ST_193 : Operation 745 [6/17] (12.5ns)   --->   "%temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 745 'dsqrt' 'temp_D_2' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 194 <SV = 149> <Delay = 12.5>
ST_194 : Operation 746 [5/17] (12.5ns)   --->   "%temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 746 'dsqrt' 'temp_D_2' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 195 <SV = 150> <Delay = 12.5>
ST_195 : Operation 747 [4/17] (12.5ns)   --->   "%temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 747 'dsqrt' 'temp_D_2' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 196 <SV = 151> <Delay = 12.5>
ST_196 : Operation 748 [3/17] (12.5ns)   --->   "%temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 748 'dsqrt' 'temp_D_2' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 197 <SV = 152> <Delay = 12.5>
ST_197 : Operation 749 [2/17] (12.5ns)   --->   "%temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 749 'dsqrt' 'temp_D_2' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 198 <SV = 153> <Delay = 12.5>
ST_198 : Operation 750 [1/17] (12.5ns)   --->   "%temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 750 'dsqrt' 'temp_D_2' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 199 <SV = 154> <Delay = 11.7>
ST_199 : Operation 751 [4/4] (11.7ns)   --->   "%sub32_2 = dsub i64 %bitcast_ln32_5, i64 %temp_D_2" [./source/kp_502_7.cpp:32]   --->   Operation 751 'dsub' 'sub32_2' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 752 [4/4] (11.7ns)   --->   "%add_2 = dsub i64 %temp_D_2, i64 %temp_B_2" [./source/kp_502_7.cpp:33]   --->   Operation 752 'dsub' 'add_2' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 155> <Delay = 11.7>
ST_200 : Operation 753 [3/4] (11.7ns)   --->   "%sub32_2 = dsub i64 %bitcast_ln32_5, i64 %temp_D_2" [./source/kp_502_7.cpp:32]   --->   Operation 753 'dsub' 'sub32_2' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 754 [3/4] (11.7ns)   --->   "%add_2 = dsub i64 %temp_D_2, i64 %temp_B_2" [./source/kp_502_7.cpp:33]   --->   Operation 754 'dsub' 'add_2' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 156> <Delay = 11.7>
ST_201 : Operation 755 [2/4] (11.7ns)   --->   "%sub32_2 = dsub i64 %bitcast_ln32_5, i64 %temp_D_2" [./source/kp_502_7.cpp:32]   --->   Operation 755 'dsub' 'sub32_2' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 756 [2/4] (11.7ns)   --->   "%add_2 = dsub i64 %temp_D_2, i64 %temp_B_2" [./source/kp_502_7.cpp:33]   --->   Operation 756 'dsub' 'add_2' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 157> <Delay = 11.7>
ST_202 : Operation 757 [1/4] (11.7ns)   --->   "%sub32_2 = dsub i64 %bitcast_ln32_5, i64 %temp_D_2" [./source/kp_502_7.cpp:32]   --->   Operation 757 'dsub' 'sub32_2' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 758 [1/4] (11.7ns)   --->   "%add_2 = dsub i64 %temp_D_2, i64 %temp_B_2" [./source/kp_502_7.cpp:33]   --->   Operation 758 'dsub' 'add_2' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 158> <Delay = 12.7>
ST_203 : Operation 759 [21/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 759 'ddiv' 'div34_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 760 [21/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 760 'ddiv' 'div39_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 159> <Delay = 12.7>
ST_204 : Operation 761 [20/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 761 'ddiv' 'div34_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 762 [20/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 762 'ddiv' 'div39_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 160> <Delay = 12.7>
ST_205 : Operation 763 [19/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 763 'ddiv' 'div34_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 764 [19/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 764 'ddiv' 'div39_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 161> <Delay = 12.7>
ST_206 : Operation 765 [18/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 765 'ddiv' 'div34_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 766 [18/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 766 'ddiv' 'div39_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 162> <Delay = 12.7>
ST_207 : Operation 767 [17/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 767 'ddiv' 'div34_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 768 [17/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 768 'ddiv' 'div39_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 163> <Delay = 12.7>
ST_208 : Operation 769 [16/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 769 'ddiv' 'div34_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 770 [16/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 770 'ddiv' 'div39_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 164> <Delay = 12.7>
ST_209 : Operation 771 [15/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 771 'ddiv' 'div34_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 772 [15/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 772 'ddiv' 'div39_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 165> <Delay = 12.7>
ST_210 : Operation 773 [14/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 773 'ddiv' 'div34_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 774 [14/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 774 'ddiv' 'div39_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 166> <Delay = 12.7>
ST_211 : Operation 775 [13/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 775 'ddiv' 'div34_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 776 [13/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 776 'ddiv' 'div39_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 167> <Delay = 12.7>
ST_212 : Operation 777 [12/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 777 'ddiv' 'div34_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 778 [12/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 778 'ddiv' 'div39_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 168> <Delay = 12.7>
ST_213 : Operation 779 [11/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 779 'ddiv' 'div34_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 780 [11/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 780 'ddiv' 'div39_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 169> <Delay = 12.7>
ST_214 : Operation 781 [10/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 781 'ddiv' 'div34_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 782 [10/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 782 'ddiv' 'div39_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 170> <Delay = 12.7>
ST_215 : Operation 783 [9/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 783 'ddiv' 'div34_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 784 [9/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 784 'ddiv' 'div39_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 171> <Delay = 12.7>
ST_216 : Operation 785 [8/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 785 'ddiv' 'div34_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 786 [8/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 786 'ddiv' 'div39_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 172> <Delay = 12.7>
ST_217 : Operation 787 [7/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 787 'ddiv' 'div34_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 788 [7/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 788 'ddiv' 'div39_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 173> <Delay = 12.7>
ST_218 : Operation 789 [6/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 789 'ddiv' 'div34_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 790 [6/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 790 'ddiv' 'div39_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 174> <Delay = 12.7>
ST_219 : Operation 791 [5/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 791 'ddiv' 'div34_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 792 [5/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 792 'ddiv' 'div39_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 175> <Delay = 12.7>
ST_220 : Operation 793 [4/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 793 'ddiv' 'div34_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 794 [4/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 794 'ddiv' 'div39_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 176> <Delay = 12.7>
ST_221 : Operation 795 [3/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 795 'ddiv' 'div34_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 796 [3/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 796 'ddiv' 'div39_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 177> <Delay = 12.7>
ST_222 : Operation 797 [2/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 797 'ddiv' 'div34_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 798 [2/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 798 'ddiv' 'div39_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 178> <Delay = 12.7>
ST_223 : Operation 799 [1/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 799 'ddiv' 'div34_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 800 [1/1] (0.00ns)   --->   "%bitcast_ln32_2 = bitcast i64 %div34_2" [./source/kp_502_7.cpp:32]   --->   Operation 800 'bitcast' 'bitcast_ln32_2' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 801 [1/1] (0.00ns)   --->   "%tmp_25 = partset i128 @llvm.part.set.i128.i64, i128 %X1_load_2, i64 %bitcast_ln32_2, i32 0, i32 63" [./source/kp_502_7.cpp:32]   --->   Operation 801 'partset' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 802 [1/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 802 'ddiv' 'div39_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 803 [1/1] (0.00ns)   --->   "%bitcast_ln33_2 = bitcast i64 %div39_2" [./source/kp_502_7.cpp:33]   --->   Operation 803 'bitcast' 'bitcast_ln33_2' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 804 [1/1] (0.00ns)   --->   "%tmp_26 = partset i128 @llvm.part.set.i128.i64, i128 %X2_load_2, i64 %bitcast_ln33_2, i32 0, i32 63" [./source/kp_502_7.cpp:33]   --->   Operation 804 'partset' 'tmp_26' <Predicate = true> <Delay = 0.00>

State 224 <SV = 179> <Delay = 11.8>
ST_224 : Operation 805 [1/1] (1.86ns)   --->   "%store_ln32 = store i128 %tmp_25, i2 %X1_addr_1" [./source/kp_502_7.cpp:32]   --->   Operation 805 'store' 'store_ln32' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_224 : Operation 806 [1/1] (1.86ns)   --->   "%store_ln33 = store i128 %tmp_26, i2 %X2_addr_1" [./source/kp_502_7.cpp:33]   --->   Operation 806 'store' 'store_ln33' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_224 : Operation 807 [1/1] (0.00ns)   --->   "%br_ln34 = br void" [./source/kp_502_7.cpp:34]   --->   Operation 807 'br' 'br_ln34' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 0.00>
ST_224 : Operation 808 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %B_load_1, i32 64, i32 127" [./source/kp_502_7.cpp:9]   --->   Operation 808 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 809 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %A_load_1, i32 64, i32 127" [./source/kp_502_7.cpp:10]   --->   Operation 809 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 810 [1/1] (0.00ns)   --->   "%temp_A_3 = bitcast i64 %tmp_28" [./source/kp_502_7.cpp:10]   --->   Operation 810 'bitcast' 'temp_A_3' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 811 [4/4] (11.8ns)   --->   "%mul3_3 = dmul i64 %temp_A_3, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 811 'dmul' 'mul3_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 812 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %C_load_1, i32 64, i32 127" [./source/kp_502_7.cpp:13]   --->   Operation 812 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>

State 225 <SV = 138> <Delay = 12.7>
ST_225 : Operation 813 [21/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 813 'ddiv' 'div_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 139> <Delay = 12.7>
ST_226 : Operation 814 [20/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 814 'ddiv' 'div_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 140> <Delay = 12.7>
ST_227 : Operation 815 [19/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 815 'ddiv' 'div_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 141> <Delay = 12.7>
ST_228 : Operation 816 [18/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 816 'ddiv' 'div_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 142> <Delay = 12.7>
ST_229 : Operation 817 [17/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 817 'ddiv' 'div_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 143> <Delay = 12.7>
ST_230 : Operation 818 [16/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 818 'ddiv' 'div_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 144> <Delay = 12.7>
ST_231 : Operation 819 [15/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 819 'ddiv' 'div_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 145> <Delay = 12.7>
ST_232 : Operation 820 [14/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 820 'ddiv' 'div_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 146> <Delay = 12.7>
ST_233 : Operation 821 [13/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 821 'ddiv' 'div_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 147> <Delay = 12.7>
ST_234 : Operation 822 [12/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 822 'ddiv' 'div_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 148> <Delay = 12.7>
ST_235 : Operation 823 [11/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 823 'ddiv' 'div_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 149> <Delay = 12.7>
ST_236 : Operation 824 [10/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 824 'ddiv' 'div_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 150> <Delay = 12.7>
ST_237 : Operation 825 [9/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 825 'ddiv' 'div_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 151> <Delay = 12.7>
ST_238 : Operation 826 [8/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 826 'ddiv' 'div_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 152> <Delay = 12.7>
ST_239 : Operation 827 [7/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 827 'ddiv' 'div_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 153> <Delay = 12.7>
ST_240 : Operation 828 [6/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 828 'ddiv' 'div_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 154> <Delay = 12.7>
ST_241 : Operation 829 [5/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 829 'ddiv' 'div_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 155> <Delay = 12.7>
ST_242 : Operation 830 [4/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 830 'ddiv' 'div_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 156> <Delay = 12.7>
ST_243 : Operation 831 [3/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 831 'ddiv' 'div_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 157> <Delay = 12.7>
ST_244 : Operation 832 [2/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 832 'ddiv' 'div_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 158> <Delay = 12.7>
ST_245 : Operation 833 [1/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 833 'ddiv' 'div_2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 159> <Delay = 1.86>
ST_246 : Operation 834 [1/1] (0.00ns)   --->   "%bitcast_ln23_2 = bitcast i64 %div_2" [./source/kp_502_7.cpp:23]   --->   Operation 834 'bitcast' 'bitcast_ln23_2' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 835 [1/1] (0.00ns)   --->   "%tmp_23 = partset i128 @llvm.part.set.i128.i64, i128 %X1_load_2, i64 %bitcast_ln23_2, i32 0, i32 63" [./source/kp_502_7.cpp:23]   --->   Operation 835 'partset' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 836 [1/1] (1.86ns)   --->   "%store_ln23 = store i128 %tmp_23, i2 %X1_addr_1" [./source/kp_502_7.cpp:23]   --->   Operation 836 'store' 'store_ln23' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_246 : Operation 837 [1/1] (0.00ns)   --->   "%tmp_24 = partset i128 @llvm.part.set.i128.i64, i128 %X2_load_2, i64 %bitcast_ln23_2, i32 0, i32 63" [./source/kp_502_7.cpp:24]   --->   Operation 837 'partset' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 838 [1/1] (1.86ns)   --->   "%store_ln24 = store i128 %tmp_24, i2 %X2_addr_1" [./source/kp_502_7.cpp:24]   --->   Operation 838 'store' 'store_ln24' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_246 : Operation 839 [1/1] (0.00ns)   --->   "%br_ln25 = br void" [./source/kp_502_7.cpp:25]   --->   Operation 839 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>

State 247 <SV = 180> <Delay = 11.8>
ST_247 : Operation 840 [3/4] (11.8ns)   --->   "%mul3_3 = dmul i64 %temp_A_3, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 840 'dmul' 'mul3_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 181> <Delay = 11.8>
ST_248 : Operation 841 [2/4] (11.8ns)   --->   "%mul3_3 = dmul i64 %temp_A_3, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 841 'dmul' 'mul3_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 182> <Delay = 11.8>
ST_249 : Operation 842 [1/4] (11.8ns)   --->   "%mul3_3 = dmul i64 %temp_A_3, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 842 'dmul' 'mul3_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 183> <Delay = 11.8>
ST_250 : Operation 843 [1/1] (0.00ns)   --->   "%temp_B_3 = bitcast i64 %tmp_27" [./source/kp_502_7.cpp:9]   --->   Operation 843 'bitcast' 'temp_B_3' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 844 [4/4] (11.8ns)   --->   "%mul_3 = dmul i64 %temp_B_3, i64 %temp_B_3" [./source/kp_502_7.cpp:13]   --->   Operation 844 'dmul' 'mul_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 845 [1/1] (0.00ns)   --->   "%bitcast_ln13_6 = bitcast i64 %tmp_29" [./source/kp_502_7.cpp:13]   --->   Operation 845 'bitcast' 'bitcast_ln13_6' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 846 [4/4] (11.8ns)   --->   "%mul6_3 = dmul i64 %mul3_3, i64 %bitcast_ln13_6" [./source/kp_502_7.cpp:13]   --->   Operation 846 'dmul' 'mul6_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 184> <Delay = 11.8>
ST_251 : Operation 847 [3/4] (11.8ns)   --->   "%mul_3 = dmul i64 %temp_B_3, i64 %temp_B_3" [./source/kp_502_7.cpp:13]   --->   Operation 847 'dmul' 'mul_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 848 [3/4] (11.8ns)   --->   "%mul6_3 = dmul i64 %mul3_3, i64 %bitcast_ln13_6" [./source/kp_502_7.cpp:13]   --->   Operation 848 'dmul' 'mul6_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 185> <Delay = 11.8>
ST_252 : Operation 849 [2/4] (11.8ns)   --->   "%mul_3 = dmul i64 %temp_B_3, i64 %temp_B_3" [./source/kp_502_7.cpp:13]   --->   Operation 849 'dmul' 'mul_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 850 [2/4] (11.8ns)   --->   "%mul6_3 = dmul i64 %mul3_3, i64 %bitcast_ln13_6" [./source/kp_502_7.cpp:13]   --->   Operation 850 'dmul' 'mul6_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 186> <Delay = 11.8>
ST_253 : Operation 851 [1/4] (11.8ns)   --->   "%mul_3 = dmul i64 %temp_B_3, i64 %temp_B_3" [./source/kp_502_7.cpp:13]   --->   Operation 851 'dmul' 'mul_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 852 [1/4] (11.8ns)   --->   "%mul6_3 = dmul i64 %mul3_3, i64 %bitcast_ln13_6" [./source/kp_502_7.cpp:13]   --->   Operation 852 'dmul' 'mul6_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 187> <Delay = 11.7>
ST_254 : Operation 853 [4/4] (11.7ns)   --->   "%x_assign_3 = dsub i64 %mul_3, i64 %mul6_3" [./source/kp_502_7.cpp:13]   --->   Operation 853 'dsub' 'x_assign_3' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 188> <Delay = 11.7>
ST_255 : Operation 854 [3/4] (11.7ns)   --->   "%x_assign_3 = dsub i64 %mul_3, i64 %mul6_3" [./source/kp_502_7.cpp:13]   --->   Operation 854 'dsub' 'x_assign_3' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 189> <Delay = 11.7>
ST_256 : Operation 855 [2/4] (11.7ns)   --->   "%x_assign_3 = dsub i64 %mul_3, i64 %mul6_3" [./source/kp_502_7.cpp:13]   --->   Operation 855 'dsub' 'x_assign_3' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 190> <Delay = 11.7>
ST_257 : Operation 856 [1/4] (11.7ns)   --->   "%x_assign_3 = dsub i64 %mul_3, i64 %mul6_3" [./source/kp_502_7.cpp:13]   --->   Operation 856 'dsub' 'x_assign_3' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 191> <Delay = 4.48>
ST_258 : Operation 857 [1/1] (0.00ns)   --->   "%bitcast_ln13_7 = bitcast i64 %x_assign_3" [./source/kp_502_7.cpp:13]   --->   Operation 857 'bitcast' 'bitcast_ln13_7' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 858 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %bitcast_ln13_7, i64 %bitcast_ln13_5" [./source/kp_502_7.cpp:13]   --->   Operation 858 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 859 [1/1] (1.86ns)   --->   "%store_ln13 = store i128 %tmp_30, i2 %D_addr_1" [./source/kp_502_7.cpp:13]   --->   Operation 859 'store' 'store_ln13' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_258 : Operation 860 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln13_7, i32 52, i32 62" [./source/kp_502_7.cpp:16]   --->   Operation 860 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 861 [1/1] (0.00ns)   --->   "%trunc_ln16_3 = trunc i64 %bitcast_ln13_7" [./source/kp_502_7.cpp:16]   --->   Operation 861 'trunc' 'trunc_ln16_3' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 862 [1/1] (1.52ns)   --->   "%icmp_ln16_6 = icmp_ne  i11 %tmp_41, i11 2047" [./source/kp_502_7.cpp:16]   --->   Operation 862 'icmp' 'icmp_ln16_6' <Predicate = true> <Delay = 1.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 863 [1/1] (2.34ns)   --->   "%icmp_ln16_7 = icmp_eq  i52 %trunc_ln16_3, i52 0" [./source/kp_502_7.cpp:16]   --->   Operation 863 'icmp' 'icmp_ln16_7' <Predicate = true> <Delay = 2.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 864 [1/1] (0.80ns)   --->   "%or_ln16_3 = or i1 %icmp_ln16_7, i1 %icmp_ln16_6" [./source/kp_502_7.cpp:16]   --->   Operation 864 'or' 'or_ln16_3' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 865 [2/2] (4.48ns)   --->   "%tmp_42 = fcmp_olt  i64 %x_assign_3, i64 0" [./source/kp_502_7.cpp:16]   --->   Operation 865 'dcmp' 'tmp_42' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 866 [2/2] (1.86ns)   --->   "%X1_load_3 = load i2 %X1_addr_1" [./source/kp_502_7.cpp:32]   --->   Operation 866 'load' 'X1_load_3' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_258 : Operation 867 [2/2] (1.86ns)   --->   "%X2_load_3 = load i2 %X2_addr_1" [./source/kp_502_7.cpp:33]   --->   Operation 867 'load' 'X2_load_3' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>

State 259 <SV = 192> <Delay = 11.8>
ST_259 : Operation 868 [1/2] (4.48ns)   --->   "%tmp_42 = fcmp_olt  i64 %x_assign_3, i64 0" [./source/kp_502_7.cpp:16]   --->   Operation 868 'dcmp' 'tmp_42' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 869 [1/1] (0.80ns)   --->   "%and_ln16_3 = and i1 %or_ln16_3, i1 %tmp_42" [./source/kp_502_7.cpp:16]   --->   Operation 869 'and' 'and_ln16_3' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 870 [1/2] (1.86ns)   --->   "%X1_load_3 = load i2 %X1_addr_1" [./source/kp_502_7.cpp:32]   --->   Operation 870 'load' 'X1_load_3' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_259 : Operation 871 [1/2] (1.86ns)   --->   "%X2_load_3 = load i2 %X2_addr_1" [./source/kp_502_7.cpp:33]   --->   Operation 871 'load' 'X2_load_3' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_259 : Operation 872 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %and_ln16_3, void, void" [./source/kp_502_7.cpp:16]   --->   Operation 872 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 873 [1/1] (0.80ns)   --->   "%xor_ln32_2 = xor i64 %tmp_27, i64 9223372036854775808" [./source/kp_502_7.cpp:32]   --->   Operation 873 'xor' 'xor_ln32_2' <Predicate = (!and_ln16_3)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 874 [4/4] (11.8ns)   --->   "%mul33_3 = dmul i64 %temp_A_3, i64 2" [./source/kp_502_7.cpp:32]   --->   Operation 874 'dmul' 'mul33_3' <Predicate = (!and_ln16_3)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 875 [1/1] (0.00ns)   --->   "%tmp_31 = partset i128 @llvm.part.set.i128.i64, i128 %X1_load_3, i64 9221120237041090560, i32 64, i32 127" [./source/kp_502_7.cpp:18]   --->   Operation 875 'partset' 'tmp_31' <Predicate = (and_ln16_3)> <Delay = 0.00>
ST_259 : Operation 876 [1/1] (1.86ns)   --->   "%store_ln18 = store i128 %tmp_31, i2 %X1_addr_1" [./source/kp_502_7.cpp:18]   --->   Operation 876 'store' 'store_ln18' <Predicate = (and_ln16_3)> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_259 : Operation 877 [1/1] (0.00ns)   --->   "%tmp_32 = partset i128 @llvm.part.set.i128.i64, i128 %X2_load_3, i64 9221120237041090560, i32 64, i32 127" [./source/kp_502_7.cpp:19]   --->   Operation 877 'partset' 'tmp_32' <Predicate = (and_ln16_3)> <Delay = 0.00>
ST_259 : Operation 878 [1/1] (1.86ns)   --->   "%store_ln19 = store i128 %tmp_32, i2 %X2_addr_1" [./source/kp_502_7.cpp:19]   --->   Operation 878 'store' 'store_ln19' <Predicate = (and_ln16_3)> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_259 : Operation 879 [1/1] (0.00ns)   --->   "%br_ln20 = br void" [./source/kp_502_7.cpp:20]   --->   Operation 879 'br' 'br_ln20' <Predicate = (and_ln16_3)> <Delay = 0.00>

State 260 <SV = 193> <Delay = 11.8>
ST_260 : Operation 880 [3/4] (11.8ns)   --->   "%mul33_3 = dmul i64 %temp_A_3, i64 2" [./source/kp_502_7.cpp:32]   --->   Operation 880 'dmul' 'mul33_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 194> <Delay = 11.8>
ST_261 : Operation 881 [2/2] (4.48ns)   --->   "%tmp_43 = fcmp_oeq  i64 %x_assign_3, i64 0" [./source/kp_502_7.cpp:21]   --->   Operation 881 'dcmp' 'tmp_43' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 882 [2/4] (11.8ns)   --->   "%mul33_3 = dmul i64 %temp_A_3, i64 2" [./source/kp_502_7.cpp:32]   --->   Operation 882 'dmul' 'mul33_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 195> <Delay = 12.5>
ST_262 : Operation 883 [1/2] (4.48ns)   --->   "%tmp_43 = fcmp_oeq  i64 %x_assign_3, i64 0" [./source/kp_502_7.cpp:21]   --->   Operation 883 'dcmp' 'tmp_43' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 884 [1/1] (0.80ns)   --->   "%and_ln21_3 = and i1 %or_ln16_3, i1 %tmp_43" [./source/kp_502_7.cpp:21]   --->   Operation 884 'and' 'and_ln21_3' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 885 [1/1] (0.00ns)   --->   "%bitcast_ln32_6 = bitcast i64 %xor_ln32_2" [./source/kp_502_7.cpp:32]   --->   Operation 885 'bitcast' 'bitcast_ln32_6' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 886 [1/4] (11.8ns)   --->   "%mul33_3 = dmul i64 %temp_A_3, i64 2" [./source/kp_502_7.cpp:32]   --->   Operation 886 'dmul' 'mul33_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 887 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %and_ln21_3, void, void" [./source/kp_502_7.cpp:21]   --->   Operation 887 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 888 [17/17] (12.5ns)   --->   "%temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 888 'dsqrt' 'temp_D_3' <Predicate = (!and_ln21_3)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 263 <SV = 196> <Delay = 12.5>
ST_263 : Operation 889 [16/17] (12.5ns)   --->   "%temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 889 'dsqrt' 'temp_D_3' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 264 <SV = 197> <Delay = 12.5>
ST_264 : Operation 890 [15/17] (12.5ns)   --->   "%temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 890 'dsqrt' 'temp_D_3' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 265 <SV = 198> <Delay = 12.5>
ST_265 : Operation 891 [14/17] (12.5ns)   --->   "%temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 891 'dsqrt' 'temp_D_3' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 266 <SV = 199> <Delay = 12.5>
ST_266 : Operation 892 [13/17] (12.5ns)   --->   "%temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 892 'dsqrt' 'temp_D_3' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 267 <SV = 200> <Delay = 12.5>
ST_267 : Operation 893 [12/17] (12.5ns)   --->   "%temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 893 'dsqrt' 'temp_D_3' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 268 <SV = 201> <Delay = 12.5>
ST_268 : Operation 894 [11/17] (12.5ns)   --->   "%temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 894 'dsqrt' 'temp_D_3' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 269 <SV = 202> <Delay = 12.5>
ST_269 : Operation 895 [10/17] (12.5ns)   --->   "%temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 895 'dsqrt' 'temp_D_3' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 270 <SV = 203> <Delay = 12.5>
ST_270 : Operation 896 [9/17] (12.5ns)   --->   "%temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 896 'dsqrt' 'temp_D_3' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 271 <SV = 204> <Delay = 12.5>
ST_271 : Operation 897 [8/17] (12.5ns)   --->   "%temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 897 'dsqrt' 'temp_D_3' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 272 <SV = 205> <Delay = 12.5>
ST_272 : Operation 898 [7/17] (12.5ns)   --->   "%temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 898 'dsqrt' 'temp_D_3' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 273 <SV = 206> <Delay = 12.5>
ST_273 : Operation 899 [6/17] (12.5ns)   --->   "%temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 899 'dsqrt' 'temp_D_3' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 274 <SV = 207> <Delay = 12.5>
ST_274 : Operation 900 [5/17] (12.5ns)   --->   "%temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 900 'dsqrt' 'temp_D_3' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 275 <SV = 208> <Delay = 12.5>
ST_275 : Operation 901 [4/17] (12.5ns)   --->   "%temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 901 'dsqrt' 'temp_D_3' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 276 <SV = 209> <Delay = 12.5>
ST_276 : Operation 902 [3/17] (12.5ns)   --->   "%temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 902 'dsqrt' 'temp_D_3' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 277 <SV = 210> <Delay = 12.5>
ST_277 : Operation 903 [2/17] (12.5ns)   --->   "%temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 903 'dsqrt' 'temp_D_3' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 278 <SV = 211> <Delay = 12.5>
ST_278 : Operation 904 [1/17] (12.5ns)   --->   "%temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 904 'dsqrt' 'temp_D_3' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 279 <SV = 212> <Delay = 11.7>
ST_279 : Operation 905 [4/4] (11.7ns)   --->   "%sub32_3 = dsub i64 %bitcast_ln32_6, i64 %temp_D_3" [./source/kp_502_7.cpp:32]   --->   Operation 905 'dsub' 'sub32_3' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 906 [4/4] (11.7ns)   --->   "%add_3 = dsub i64 %temp_D_3, i64 %temp_B_3" [./source/kp_502_7.cpp:33]   --->   Operation 906 'dsub' 'add_3' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 213> <Delay = 11.7>
ST_280 : Operation 907 [3/4] (11.7ns)   --->   "%sub32_3 = dsub i64 %bitcast_ln32_6, i64 %temp_D_3" [./source/kp_502_7.cpp:32]   --->   Operation 907 'dsub' 'sub32_3' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 908 [3/4] (11.7ns)   --->   "%add_3 = dsub i64 %temp_D_3, i64 %temp_B_3" [./source/kp_502_7.cpp:33]   --->   Operation 908 'dsub' 'add_3' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 214> <Delay = 11.7>
ST_281 : Operation 909 [2/4] (11.7ns)   --->   "%sub32_3 = dsub i64 %bitcast_ln32_6, i64 %temp_D_3" [./source/kp_502_7.cpp:32]   --->   Operation 909 'dsub' 'sub32_3' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 910 [2/4] (11.7ns)   --->   "%add_3 = dsub i64 %temp_D_3, i64 %temp_B_3" [./source/kp_502_7.cpp:33]   --->   Operation 910 'dsub' 'add_3' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 215> <Delay = 11.7>
ST_282 : Operation 911 [1/4] (11.7ns)   --->   "%sub32_3 = dsub i64 %bitcast_ln32_6, i64 %temp_D_3" [./source/kp_502_7.cpp:32]   --->   Operation 911 'dsub' 'sub32_3' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 912 [1/4] (11.7ns)   --->   "%add_3 = dsub i64 %temp_D_3, i64 %temp_B_3" [./source/kp_502_7.cpp:33]   --->   Operation 912 'dsub' 'add_3' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 216> <Delay = 12.7>
ST_283 : Operation 913 [21/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 913 'ddiv' 'div34_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 914 [21/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 914 'ddiv' 'div39_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 217> <Delay = 12.7>
ST_284 : Operation 915 [20/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 915 'ddiv' 'div34_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 916 [20/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 916 'ddiv' 'div39_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 218> <Delay = 12.7>
ST_285 : Operation 917 [19/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 917 'ddiv' 'div34_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 918 [19/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 918 'ddiv' 'div39_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 219> <Delay = 12.7>
ST_286 : Operation 919 [18/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 919 'ddiv' 'div34_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 920 [18/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 920 'ddiv' 'div39_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 220> <Delay = 12.7>
ST_287 : Operation 921 [17/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 921 'ddiv' 'div34_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_287 : Operation 922 [17/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 922 'ddiv' 'div39_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 221> <Delay = 12.7>
ST_288 : Operation 923 [16/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 923 'ddiv' 'div34_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 924 [16/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 924 'ddiv' 'div39_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 222> <Delay = 12.7>
ST_289 : Operation 925 [15/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 925 'ddiv' 'div34_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 926 [15/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 926 'ddiv' 'div39_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 223> <Delay = 12.7>
ST_290 : Operation 927 [14/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 927 'ddiv' 'div34_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_290 : Operation 928 [14/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 928 'ddiv' 'div39_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 224> <Delay = 12.7>
ST_291 : Operation 929 [13/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 929 'ddiv' 'div34_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 930 [13/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 930 'ddiv' 'div39_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 225> <Delay = 12.7>
ST_292 : Operation 931 [12/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 931 'ddiv' 'div34_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_292 : Operation 932 [12/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 932 'ddiv' 'div39_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 226> <Delay = 12.7>
ST_293 : Operation 933 [11/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 933 'ddiv' 'div34_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 934 [11/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 934 'ddiv' 'div39_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 227> <Delay = 12.7>
ST_294 : Operation 935 [10/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 935 'ddiv' 'div34_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_294 : Operation 936 [10/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 936 'ddiv' 'div39_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 228> <Delay = 12.7>
ST_295 : Operation 937 [9/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 937 'ddiv' 'div34_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_295 : Operation 938 [9/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 938 'ddiv' 'div39_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 229> <Delay = 12.7>
ST_296 : Operation 939 [8/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 939 'ddiv' 'div34_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_296 : Operation 940 [8/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 940 'ddiv' 'div39_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 297 <SV = 230> <Delay = 12.7>
ST_297 : Operation 941 [7/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 941 'ddiv' 'div34_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 942 [7/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 942 'ddiv' 'div39_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 298 <SV = 231> <Delay = 12.7>
ST_298 : Operation 943 [6/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 943 'ddiv' 'div34_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_298 : Operation 944 [6/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 944 'ddiv' 'div39_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 299 <SV = 232> <Delay = 12.7>
ST_299 : Operation 945 [5/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 945 'ddiv' 'div34_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 946 [5/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 946 'ddiv' 'div39_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 233> <Delay = 12.7>
ST_300 : Operation 947 [4/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 947 'ddiv' 'div34_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 948 [4/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 948 'ddiv' 'div39_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 301 <SV = 234> <Delay = 12.7>
ST_301 : Operation 949 [3/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 949 'ddiv' 'div34_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 950 [3/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 950 'ddiv' 'div39_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 302 <SV = 235> <Delay = 12.7>
ST_302 : Operation 951 [2/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 951 'ddiv' 'div34_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 952 [2/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 952 'ddiv' 'div39_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 303 <SV = 236> <Delay = 12.7>
ST_303 : Operation 953 [1/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 953 'ddiv' 'div34_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 954 [1/1] (0.00ns)   --->   "%bitcast_ln32_3 = bitcast i64 %div34_3" [./source/kp_502_7.cpp:32]   --->   Operation 954 'bitcast' 'bitcast_ln32_3' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 955 [1/1] (0.00ns)   --->   "%tmp_35 = partset i128 @llvm.part.set.i128.i64, i128 %X1_load_3, i64 %bitcast_ln32_3, i32 64, i32 127" [./source/kp_502_7.cpp:32]   --->   Operation 955 'partset' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 956 [1/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 956 'ddiv' 'div39_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 957 [1/1] (0.00ns)   --->   "%bitcast_ln33_3 = bitcast i64 %div39_3" [./source/kp_502_7.cpp:33]   --->   Operation 957 'bitcast' 'bitcast_ln33_3' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 958 [1/1] (0.00ns)   --->   "%tmp_36 = partset i128 @llvm.part.set.i128.i64, i128 %X2_load_3, i64 %bitcast_ln33_3, i32 64, i32 127" [./source/kp_502_7.cpp:33]   --->   Operation 958 'partset' 'tmp_36' <Predicate = true> <Delay = 0.00>

State 304 <SV = 237> <Delay = 2.81>
ST_304 : Operation 959 [1/1] (1.86ns)   --->   "%store_ln32 = store i128 %tmp_35, i2 %X1_addr_1" [./source/kp_502_7.cpp:32]   --->   Operation 959 'store' 'store_ln32' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_304 : Operation 960 [1/1] (1.86ns)   --->   "%store_ln33 = store i128 %tmp_36, i2 %X2_addr_1" [./source/kp_502_7.cpp:33]   --->   Operation 960 'store' 'store_ln33' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_304 : Operation 961 [1/1] (0.00ns)   --->   "%br_ln34 = br void" [./source/kp_502_7.cpp:34]   --->   Operation 961 'br' 'br_ln34' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 0.00>
ST_304 : Operation 962 [1/1] (1.49ns)   --->   "%add_ln8 = add i4 %i_1, i4 4" [./source/kp_502_7.cpp:8]   --->   Operation 962 'add' 'add_ln8' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 963 [1/1] (1.32ns)   --->   "%store_ln8 = store i4 %add_ln8, i4 %i" [./source/kp_502_7.cpp:8]   --->   Operation 963 'store' 'store_ln8' <Predicate = true> <Delay = 1.32>
ST_304 : Operation 964 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 964 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 305 <SV = 196> <Delay = 12.7>
ST_305 : Operation 965 [21/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 965 'ddiv' 'div_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 197> <Delay = 12.7>
ST_306 : Operation 966 [20/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 966 'ddiv' 'div_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 198> <Delay = 12.7>
ST_307 : Operation 967 [19/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 967 'ddiv' 'div_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 199> <Delay = 12.7>
ST_308 : Operation 968 [18/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 968 'ddiv' 'div_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 200> <Delay = 12.7>
ST_309 : Operation 969 [17/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 969 'ddiv' 'div_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 310 <SV = 201> <Delay = 12.7>
ST_310 : Operation 970 [16/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 970 'ddiv' 'div_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 311 <SV = 202> <Delay = 12.7>
ST_311 : Operation 971 [15/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 971 'ddiv' 'div_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 312 <SV = 203> <Delay = 12.7>
ST_312 : Operation 972 [14/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 972 'ddiv' 'div_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 204> <Delay = 12.7>
ST_313 : Operation 973 [13/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 973 'ddiv' 'div_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 205> <Delay = 12.7>
ST_314 : Operation 974 [12/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 974 'ddiv' 'div_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 315 <SV = 206> <Delay = 12.7>
ST_315 : Operation 975 [11/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 975 'ddiv' 'div_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 316 <SV = 207> <Delay = 12.7>
ST_316 : Operation 976 [10/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 976 'ddiv' 'div_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 317 <SV = 208> <Delay = 12.7>
ST_317 : Operation 977 [9/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 977 'ddiv' 'div_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 209> <Delay = 12.7>
ST_318 : Operation 978 [8/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 978 'ddiv' 'div_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 210> <Delay = 12.7>
ST_319 : Operation 979 [7/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 979 'ddiv' 'div_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 320 <SV = 211> <Delay = 12.7>
ST_320 : Operation 980 [6/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 980 'ddiv' 'div_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 212> <Delay = 12.7>
ST_321 : Operation 981 [5/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 981 'ddiv' 'div_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 213> <Delay = 12.7>
ST_322 : Operation 982 [4/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 982 'ddiv' 'div_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 214> <Delay = 12.7>
ST_323 : Operation 983 [3/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 983 'ddiv' 'div_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 215> <Delay = 12.7>
ST_324 : Operation 984 [2/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 984 'ddiv' 'div_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 216> <Delay = 12.7>
ST_325 : Operation 985 [1/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 985 'ddiv' 'div_3' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 326 <SV = 217> <Delay = 1.86>
ST_326 : Operation 986 [1/1] (0.00ns)   --->   "%bitcast_ln23_3 = bitcast i64 %div_3" [./source/kp_502_7.cpp:23]   --->   Operation 986 'bitcast' 'bitcast_ln23_3' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 987 [1/1] (0.00ns)   --->   "%tmp_33 = partset i128 @llvm.part.set.i128.i64, i128 %X1_load_3, i64 %bitcast_ln23_3, i32 64, i32 127" [./source/kp_502_7.cpp:23]   --->   Operation 987 'partset' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 988 [1/1] (1.86ns)   --->   "%store_ln23 = store i128 %tmp_33, i2 %X1_addr_1" [./source/kp_502_7.cpp:23]   --->   Operation 988 'store' 'store_ln23' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_326 : Operation 989 [1/1] (0.00ns)   --->   "%tmp_34 = partset i128 @llvm.part.set.i128.i64, i128 %X2_load_3, i64 %bitcast_ln23_3, i32 64, i32 127" [./source/kp_502_7.cpp:24]   --->   Operation 989 'partset' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 990 [1/1] (1.86ns)   --->   "%store_ln24 = store i128 %tmp_34, i2 %X2_addr_1" [./source/kp_502_7.cpp:24]   --->   Operation 990 'store' 'store_ln24' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_326 : Operation 991 [1/1] (0.00ns)   --->   "%br_ln25 = br void" [./source/kp_502_7.cpp:25]   --->   Operation 991 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 14ns, clock uncertainty: 1ns.

 <State 1>: 1.32ns
The critical path consists of the following:
	'alloca' operation ('i') [7]  (0 ns)
	'store' operation ('store_ln8', ./source/kp_502_7.cpp:8) of constant 0 on local variable 'i' [21]  (1.32 ns)

 <State 2>: 1.86ns
The critical path consists of the following:
	'load' operation ('i', ./source/kp_502_7.cpp:8) on local variable 'i' [24]  (0 ns)
	'getelementptr' operation ('A_addr', ./source/kp_502_7.cpp:10) [36]  (0 ns)
	'load' operation ('A_load', ./source/kp_502_7.cpp:10) on array 'A' [37]  (1.86 ns)

 <State 3>: 1.86ns
The critical path consists of the following:
	'load' operation ('A_load', ./source/kp_502_7.cpp:10) on array 'A' [37]  (1.86 ns)

 <State 4>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul3', ./source/kp_502_7.cpp:13) [41]  (11.8 ns)

 <State 5>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul3', ./source/kp_502_7.cpp:13) [41]  (11.8 ns)

 <State 6>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul3', ./source/kp_502_7.cpp:13) [41]  (11.8 ns)

 <State 7>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul3', ./source/kp_502_7.cpp:13) [41]  (11.8 ns)

 <State 8>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul', ./source/kp_502_7.cpp:13) [40]  (11.8 ns)

 <State 9>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul', ./source/kp_502_7.cpp:13) [40]  (11.8 ns)

 <State 10>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul', ./source/kp_502_7.cpp:13) [40]  (11.8 ns)

 <State 11>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul', ./source/kp_502_7.cpp:13) [40]  (11.8 ns)

 <State 12>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('x', ./source/kp_502_7.cpp:13) [47]  (11.8 ns)

 <State 13>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('x', ./source/kp_502_7.cpp:13) [47]  (11.8 ns)

 <State 14>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('x', ./source/kp_502_7.cpp:13) [47]  (11.8 ns)

 <State 15>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('x', ./source/kp_502_7.cpp:13) [47]  (11.8 ns)

 <State 16>: 4.48ns
The critical path consists of the following:
	'dcmp' operation ('tmp_2', ./source/kp_502_7.cpp:16) [55]  (4.48 ns)

 <State 17>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul1', ./source/kp_502_7.cpp:23) [67]  (11.8 ns)

 <State 18>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul1', ./source/kp_502_7.cpp:23) [67]  (11.8 ns)

 <State 19>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul1', ./source/kp_502_7.cpp:23) [67]  (11.8 ns)

 <State 20>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [70]  (12.5 ns)

 <State 21>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [70]  (12.5 ns)

 <State 22>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [70]  (12.5 ns)

 <State 23>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [70]  (12.5 ns)

 <State 24>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [70]  (12.5 ns)

 <State 25>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [70]  (12.5 ns)

 <State 26>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [70]  (12.5 ns)

 <State 27>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [70]  (12.5 ns)

 <State 28>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [70]  (12.5 ns)

 <State 29>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [70]  (12.5 ns)

 <State 30>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [70]  (12.5 ns)

 <State 31>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [70]  (12.5 ns)

 <State 32>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [70]  (12.5 ns)

 <State 33>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [70]  (12.5 ns)

 <State 34>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [70]  (12.5 ns)

 <State 35>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [70]  (12.5 ns)

 <State 36>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [70]  (12.5 ns)

 <State 37>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('sub', ./source/kp_502_7.cpp:32) [71]  (11.8 ns)

 <State 38>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('sub', ./source/kp_502_7.cpp:32) [71]  (11.8 ns)

 <State 39>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('sub', ./source/kp_502_7.cpp:32) [71]  (11.8 ns)

 <State 40>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('sub', ./source/kp_502_7.cpp:32) [71]  (11.8 ns)

 <State 41>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 42>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 43>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 44>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 45>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 46>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 47>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 48>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 49>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 50>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 51>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 52>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 53>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 54>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 55>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 56>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 57>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 58>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 59>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 60>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 61>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 62>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul3_1', ./source/kp_502_7.cpp:13) [102]  (11.8 ns)

 <State 63>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 64>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 65>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 66>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 67>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 68>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 69>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 70>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 71>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 72>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 73>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 74>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 75>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 76>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 77>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 78>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 79>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 80>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 81>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 82>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 83>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 84>: 1.86ns
The critical path consists of the following:
	'store' operation ('store_ln23', ./source/kp_502_7.cpp:23) of variable 'tmp_6', ./source/kp_502_7.cpp:23 on array 'X1' [86]  (1.86 ns)

 <State 85>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul3_1', ./source/kp_502_7.cpp:13) [102]  (11.8 ns)

 <State 86>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul3_1', ./source/kp_502_7.cpp:13) [102]  (11.8 ns)

 <State 87>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul3_1', ./source/kp_502_7.cpp:13) [102]  (11.8 ns)

 <State 88>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul_1', ./source/kp_502_7.cpp:13) [101]  (11.8 ns)

 <State 89>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul_1', ./source/kp_502_7.cpp:13) [101]  (11.8 ns)

 <State 90>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul_1', ./source/kp_502_7.cpp:13) [101]  (11.8 ns)

 <State 91>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul_1', ./source/kp_502_7.cpp:13) [101]  (11.8 ns)

 <State 92>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('x', ./source/kp_502_7.cpp:13) [106]  (11.8 ns)

 <State 93>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('x', ./source/kp_502_7.cpp:13) [106]  (11.8 ns)

 <State 94>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('x', ./source/kp_502_7.cpp:13) [106]  (11.8 ns)

 <State 95>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('x', ./source/kp_502_7.cpp:13) [106]  (11.8 ns)

 <State 96>: 4.48ns
The critical path consists of the following:
	'dcmp' operation ('tmp_20', ./source/kp_502_7.cpp:16) [115]  (4.48 ns)

 <State 97>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul33_1', ./source/kp_502_7.cpp:32) [125]  (11.8 ns)

 <State 98>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul33_1', ./source/kp_502_7.cpp:32) [125]  (11.8 ns)

 <State 99>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul33_1', ./source/kp_502_7.cpp:32) [125]  (11.8 ns)

 <State 100>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [128]  (12.5 ns)

 <State 101>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [128]  (12.5 ns)

 <State 102>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [128]  (12.5 ns)

 <State 103>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [128]  (12.5 ns)

 <State 104>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [128]  (12.5 ns)

 <State 105>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [128]  (12.5 ns)

 <State 106>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [128]  (12.5 ns)

 <State 107>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [128]  (12.5 ns)

 <State 108>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [128]  (12.5 ns)

 <State 109>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [128]  (12.5 ns)

 <State 110>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [128]  (12.5 ns)

 <State 111>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [128]  (12.5 ns)

 <State 112>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [128]  (12.5 ns)

 <State 113>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [128]  (12.5 ns)

 <State 114>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [128]  (12.5 ns)

 <State 115>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [128]  (12.5 ns)

 <State 116>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [128]  (12.5 ns)

 <State 117>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('sub32_1', ./source/kp_502_7.cpp:32) [129]  (11.8 ns)

 <State 118>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('sub32_1', ./source/kp_502_7.cpp:32) [129]  (11.8 ns)

 <State 119>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('sub32_1', ./source/kp_502_7.cpp:32) [129]  (11.8 ns)

 <State 120>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('sub32_1', ./source/kp_502_7.cpp:32) [129]  (11.8 ns)

 <State 121>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 122>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 123>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 124>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 125>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 126>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 127>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 128>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 129>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 130>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 131>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 132>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 133>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 134>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 135>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 136>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 137>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 138>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 139>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 140>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 141>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 142>: 1.86ns
The critical path consists of the following:
	'store' operation ('store_ln32', ./source/kp_502_7.cpp:32) of variable 'tmp_16', ./source/kp_502_7.cpp:32 on array 'X1' [133]  (1.86 ns)

 <State 143>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 144>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 145>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 146>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 147>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 148>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 149>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 150>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 151>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 152>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 153>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 154>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 155>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 156>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 157>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 158>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 159>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 160>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 161>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 162>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 163>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 164>: 1.86ns
The critical path consists of the following:
	'store' operation ('store_ln23', ./source/kp_502_7.cpp:23) of variable 'tmp_14', ./source/kp_502_7.cpp:23 on array 'X1' [144]  (1.86 ns)

 <State 165>: 1.86ns
The critical path consists of the following:
	'load' operation ('A_load_1', ./source/kp_502_7.cpp:10) on array 'A' [162]  (1.86 ns)

 <State 166>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul3_2', ./source/kp_502_7.cpp:13) [166]  (11.8 ns)

 <State 167>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul3_2', ./source/kp_502_7.cpp:13) [166]  (11.8 ns)

 <State 168>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul3_2', ./source/kp_502_7.cpp:13) [166]  (11.8 ns)

 <State 169>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul3_2', ./source/kp_502_7.cpp:13) [166]  (11.8 ns)

 <State 170>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul_2', ./source/kp_502_7.cpp:13) [165]  (11.8 ns)

 <State 171>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul_2', ./source/kp_502_7.cpp:13) [165]  (11.8 ns)

 <State 172>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul_2', ./source/kp_502_7.cpp:13) [165]  (11.8 ns)

 <State 173>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul_2', ./source/kp_502_7.cpp:13) [165]  (11.8 ns)

 <State 174>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('x', ./source/kp_502_7.cpp:13) [172]  (11.8 ns)

 <State 175>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('x', ./source/kp_502_7.cpp:13) [172]  (11.8 ns)

 <State 176>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('x', ./source/kp_502_7.cpp:13) [172]  (11.8 ns)

 <State 177>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('x', ./source/kp_502_7.cpp:13) [172]  (11.8 ns)

 <State 178>: 4.48ns
The critical path consists of the following:
	'dcmp' operation ('tmp_39', ./source/kp_502_7.cpp:16) [180]  (4.48 ns)

 <State 179>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul33_2', ./source/kp_502_7.cpp:32) [192]  (11.8 ns)

 <State 180>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul33_2', ./source/kp_502_7.cpp:32) [192]  (11.8 ns)

 <State 181>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul33_2', ./source/kp_502_7.cpp:32) [192]  (11.8 ns)

 <State 182>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [195]  (12.5 ns)

 <State 183>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [195]  (12.5 ns)

 <State 184>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [195]  (12.5 ns)

 <State 185>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [195]  (12.5 ns)

 <State 186>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [195]  (12.5 ns)

 <State 187>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [195]  (12.5 ns)

 <State 188>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [195]  (12.5 ns)

 <State 189>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [195]  (12.5 ns)

 <State 190>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [195]  (12.5 ns)

 <State 191>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [195]  (12.5 ns)

 <State 192>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [195]  (12.5 ns)

 <State 193>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [195]  (12.5 ns)

 <State 194>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [195]  (12.5 ns)

 <State 195>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [195]  (12.5 ns)

 <State 196>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [195]  (12.5 ns)

 <State 197>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [195]  (12.5 ns)

 <State 198>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [195]  (12.5 ns)

 <State 199>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('sub32_2', ./source/kp_502_7.cpp:32) [196]  (11.8 ns)

 <State 200>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('sub32_2', ./source/kp_502_7.cpp:32) [196]  (11.8 ns)

 <State 201>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('sub32_2', ./source/kp_502_7.cpp:32) [196]  (11.8 ns)

 <State 202>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('sub32_2', ./source/kp_502_7.cpp:32) [196]  (11.8 ns)

 <State 203>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_2', ./source/kp_502_7.cpp:32) [197]  (12.8 ns)

 <State 204>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_2', ./source/kp_502_7.cpp:32) [197]  (12.8 ns)

 <State 205>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_2', ./source/kp_502_7.cpp:32) [197]  (12.8 ns)

 <State 206>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_2', ./source/kp_502_7.cpp:32) [197]  (12.8 ns)

 <State 207>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_2', ./source/kp_502_7.cpp:32) [197]  (12.8 ns)

 <State 208>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_2', ./source/kp_502_7.cpp:32) [197]  (12.8 ns)

 <State 209>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_2', ./source/kp_502_7.cpp:32) [197]  (12.8 ns)

 <State 210>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_2', ./source/kp_502_7.cpp:32) [197]  (12.8 ns)

 <State 211>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_2', ./source/kp_502_7.cpp:32) [197]  (12.8 ns)

 <State 212>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_2', ./source/kp_502_7.cpp:32) [197]  (12.8 ns)

 <State 213>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_2', ./source/kp_502_7.cpp:32) [197]  (12.8 ns)

 <State 214>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_2', ./source/kp_502_7.cpp:32) [197]  (12.8 ns)

 <State 215>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_2', ./source/kp_502_7.cpp:32) [197]  (12.8 ns)

 <State 216>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_2', ./source/kp_502_7.cpp:32) [197]  (12.8 ns)

 <State 217>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_2', ./source/kp_502_7.cpp:32) [197]  (12.8 ns)

 <State 218>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_2', ./source/kp_502_7.cpp:32) [197]  (12.8 ns)

 <State 219>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_2', ./source/kp_502_7.cpp:32) [197]  (12.8 ns)

 <State 220>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_2', ./source/kp_502_7.cpp:32) [197]  (12.8 ns)

 <State 221>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_2', ./source/kp_502_7.cpp:32) [197]  (12.8 ns)

 <State 222>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_2', ./source/kp_502_7.cpp:32) [197]  (12.8 ns)

 <State 223>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_2', ./source/kp_502_7.cpp:32) [197]  (12.8 ns)

 <State 224>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul3_3', ./source/kp_502_7.cpp:13) [227]  (11.8 ns)

 <State 225>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:23) [208]  (12.8 ns)

 <State 226>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:23) [208]  (12.8 ns)

 <State 227>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:23) [208]  (12.8 ns)

 <State 228>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:23) [208]  (12.8 ns)

 <State 229>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:23) [208]  (12.8 ns)

 <State 230>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:23) [208]  (12.8 ns)

 <State 231>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:23) [208]  (12.8 ns)

 <State 232>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:23) [208]  (12.8 ns)

 <State 233>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:23) [208]  (12.8 ns)

 <State 234>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:23) [208]  (12.8 ns)

 <State 235>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:23) [208]  (12.8 ns)

 <State 236>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:23) [208]  (12.8 ns)

 <State 237>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:23) [208]  (12.8 ns)

 <State 238>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:23) [208]  (12.8 ns)

 <State 239>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:23) [208]  (12.8 ns)

 <State 240>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:23) [208]  (12.8 ns)

 <State 241>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:23) [208]  (12.8 ns)

 <State 242>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:23) [208]  (12.8 ns)

 <State 243>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:23) [208]  (12.8 ns)

 <State 244>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:23) [208]  (12.8 ns)

 <State 245>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:23) [208]  (12.8 ns)

 <State 246>: 1.86ns
The critical path consists of the following:
	'store' operation ('store_ln23', ./source/kp_502_7.cpp:23) of variable 'tmp_23', ./source/kp_502_7.cpp:23 on array 'X1' [211]  (1.86 ns)

 <State 247>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul3_3', ./source/kp_502_7.cpp:13) [227]  (11.8 ns)

 <State 248>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul3_3', ./source/kp_502_7.cpp:13) [227]  (11.8 ns)

 <State 249>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul3_3', ./source/kp_502_7.cpp:13) [227]  (11.8 ns)

 <State 250>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul_3', ./source/kp_502_7.cpp:13) [226]  (11.8 ns)

 <State 251>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul_3', ./source/kp_502_7.cpp:13) [226]  (11.8 ns)

 <State 252>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul_3', ./source/kp_502_7.cpp:13) [226]  (11.8 ns)

 <State 253>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul_3', ./source/kp_502_7.cpp:13) [226]  (11.8 ns)

 <State 254>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('x', ./source/kp_502_7.cpp:13) [231]  (11.8 ns)

 <State 255>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('x', ./source/kp_502_7.cpp:13) [231]  (11.8 ns)

 <State 256>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('x', ./source/kp_502_7.cpp:13) [231]  (11.8 ns)

 <State 257>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('x', ./source/kp_502_7.cpp:13) [231]  (11.8 ns)

 <State 258>: 4.48ns
The critical path consists of the following:
	'dcmp' operation ('tmp_42', ./source/kp_502_7.cpp:16) [240]  (4.48 ns)

 <State 259>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul33_3', ./source/kp_502_7.cpp:32) [250]  (11.8 ns)

 <State 260>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul33_3', ./source/kp_502_7.cpp:32) [250]  (11.8 ns)

 <State 261>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul33_3', ./source/kp_502_7.cpp:32) [250]  (11.8 ns)

 <State 262>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [253]  (12.5 ns)

 <State 263>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [253]  (12.5 ns)

 <State 264>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [253]  (12.5 ns)

 <State 265>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [253]  (12.5 ns)

 <State 266>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [253]  (12.5 ns)

 <State 267>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [253]  (12.5 ns)

 <State 268>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [253]  (12.5 ns)

 <State 269>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [253]  (12.5 ns)

 <State 270>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [253]  (12.5 ns)

 <State 271>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [253]  (12.5 ns)

 <State 272>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [253]  (12.5 ns)

 <State 273>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [253]  (12.5 ns)

 <State 274>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [253]  (12.5 ns)

 <State 275>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [253]  (12.5 ns)

 <State 276>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [253]  (12.5 ns)

 <State 277>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [253]  (12.5 ns)

 <State 278>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [253]  (12.5 ns)

 <State 279>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('sub32_3', ./source/kp_502_7.cpp:32) [254]  (11.8 ns)

 <State 280>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('sub32_3', ./source/kp_502_7.cpp:32) [254]  (11.8 ns)

 <State 281>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('sub32_3', ./source/kp_502_7.cpp:32) [254]  (11.8 ns)

 <State 282>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('sub32_3', ./source/kp_502_7.cpp:32) [254]  (11.8 ns)

 <State 283>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_3', ./source/kp_502_7.cpp:32) [255]  (12.8 ns)

 <State 284>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_3', ./source/kp_502_7.cpp:32) [255]  (12.8 ns)

 <State 285>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_3', ./source/kp_502_7.cpp:32) [255]  (12.8 ns)

 <State 286>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_3', ./source/kp_502_7.cpp:32) [255]  (12.8 ns)

 <State 287>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_3', ./source/kp_502_7.cpp:32) [255]  (12.8 ns)

 <State 288>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_3', ./source/kp_502_7.cpp:32) [255]  (12.8 ns)

 <State 289>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_3', ./source/kp_502_7.cpp:32) [255]  (12.8 ns)

 <State 290>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_3', ./source/kp_502_7.cpp:32) [255]  (12.8 ns)

 <State 291>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_3', ./source/kp_502_7.cpp:32) [255]  (12.8 ns)

 <State 292>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_3', ./source/kp_502_7.cpp:32) [255]  (12.8 ns)

 <State 293>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_3', ./source/kp_502_7.cpp:32) [255]  (12.8 ns)

 <State 294>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_3', ./source/kp_502_7.cpp:32) [255]  (12.8 ns)

 <State 295>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_3', ./source/kp_502_7.cpp:32) [255]  (12.8 ns)

 <State 296>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_3', ./source/kp_502_7.cpp:32) [255]  (12.8 ns)

 <State 297>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_3', ./source/kp_502_7.cpp:32) [255]  (12.8 ns)

 <State 298>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_3', ./source/kp_502_7.cpp:32) [255]  (12.8 ns)

 <State 299>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_3', ./source/kp_502_7.cpp:32) [255]  (12.8 ns)

 <State 300>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_3', ./source/kp_502_7.cpp:32) [255]  (12.8 ns)

 <State 301>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_3', ./source/kp_502_7.cpp:32) [255]  (12.8 ns)

 <State 302>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_3', ./source/kp_502_7.cpp:32) [255]  (12.8 ns)

 <State 303>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_3', ./source/kp_502_7.cpp:32) [255]  (12.8 ns)

 <State 304>: 2.82ns
The critical path consists of the following:
	'add' operation ('add_ln8', ./source/kp_502_7.cpp:8) [280]  (1.49 ns)
	'store' operation ('store_ln8', ./source/kp_502_7.cpp:8) of variable 'add_ln8', ./source/kp_502_7.cpp:8 on local variable 'i' [281]  (1.32 ns)

 <State 305>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:23) [266]  (12.8 ns)

 <State 306>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:23) [266]  (12.8 ns)

 <State 307>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:23) [266]  (12.8 ns)

 <State 308>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:23) [266]  (12.8 ns)

 <State 309>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:23) [266]  (12.8 ns)

 <State 310>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:23) [266]  (12.8 ns)

 <State 311>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:23) [266]  (12.8 ns)

 <State 312>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:23) [266]  (12.8 ns)

 <State 313>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:23) [266]  (12.8 ns)

 <State 314>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:23) [266]  (12.8 ns)

 <State 315>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:23) [266]  (12.8 ns)

 <State 316>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:23) [266]  (12.8 ns)

 <State 317>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:23) [266]  (12.8 ns)

 <State 318>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:23) [266]  (12.8 ns)

 <State 319>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:23) [266]  (12.8 ns)

 <State 320>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:23) [266]  (12.8 ns)

 <State 321>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:23) [266]  (12.8 ns)

 <State 322>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:23) [266]  (12.8 ns)

 <State 323>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:23) [266]  (12.8 ns)

 <State 324>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:23) [266]  (12.8 ns)

 <State 325>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:23) [266]  (12.8 ns)

 <State 326>: 1.86ns
The critical path consists of the following:
	'store' operation ('store_ln23', ./source/kp_502_7.cpp:23) of variable 'tmp_33', ./source/kp_502_7.cpp:23 on array 'X1' [269]  (1.86 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
