Analysis & Synthesis report for DE1_SoC_top
Mon Mar  6 15:31:49 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 10. State Machine - |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 18. Source assignments for qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 19. Source assignments for qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 20. Source assignments for qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 21. Source assignments for qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 22. Source assignments for qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 23. Source assignments for qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 24. Source assignments for qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 25. Source assignments for qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 26. Source assignments for qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 27. Source assignments for qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 28. Source assignments for qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_demux:cmd_demux
 29. Source assignments for qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_demux:cmd_demux_001
 30. Source assignments for qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux
 31. Source assignments for qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_001
 32. Source assignments for qsys_system:System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 33. Source assignments for qsys_system:System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 34. Source assignments for qsys_system:System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 35. Source assignments for qsys_system:System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 36. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0
 37. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 38. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 39. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
 40. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
 41. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
 42. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
 43. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
 44. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
 45. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
 46. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
 47. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
 48. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
 49. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
 50. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
 51. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
 52. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
 53. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
 54. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
 55. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
 56. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
 57. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
 58. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
 59. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
 60. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
 61. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
 62. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
 63. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
 64. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
 65. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
 66. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
 67. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
 68. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
 69. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
 70. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
 71. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
 72. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 73. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
 74. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 75. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
 76. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 77. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
 78. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 79. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
 80. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 81. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
 82. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 83. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 84. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 85. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bus_bridge_0_hps_avl_bus_translator
 86. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_id_s1_translator
 87. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent
 88. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
 89. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bus_bridge_0_hps_avl_bus_agent
 90. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bus_bridge_0_hps_avl_bus_agent|altera_merlin_burst_uncompressor:uncompressor
 91. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo
 92. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rdata_fifo
 93. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_id_s1_agent
 94. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 95. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rsp_fifo
 96. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo
 97. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router:router|qsys_system_mm_interconnect_0_router_default_decode:the_default_decode
 98. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router:router_001|qsys_system_mm_interconnect_0_router_default_decode:the_default_decode
 99. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_002|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode
100. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_003|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode
101. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter
102. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter
103. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter
104. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
105. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
106. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
107. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
108. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
109. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
110. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
111. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
112. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
113. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
114. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
115. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
116. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
117. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
118. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
119. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
120. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter
121. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
122. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
123. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
124. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
125. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
126. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
127. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
128. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
129. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
130. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
131. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
132. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
133. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
134. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
135. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
136. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
137. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
138. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
139. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
140. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
141. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
142. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
143. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
144. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
145. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
146. Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
147. Parameter Settings for User Entity Instance: qsys_system:System|altera_reset_controller:rst_controller
148. Parameter Settings for User Entity Instance: qsys_system:System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
149. Parameter Settings for User Entity Instance: qsys_system:System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
150. Parameter Settings for User Entity Instance: qsys_system:System|altera_reset_controller:rst_controller_001
151. Parameter Settings for User Entity Instance: qsys_system:System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
152. Parameter Settings for User Entity Instance: qsys_system:System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
153. Parameter Settings for User Entity Instance: avl_counter:avl_counter_inst
154. Port Connectivity Checks: "qsys_system:System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
155. Port Connectivity Checks: "qsys_system:System|altera_reset_controller:rst_controller_001"
156. Port Connectivity Checks: "qsys_system:System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
157. Port Connectivity Checks: "qsys_system:System|altera_reset_controller:rst_controller"
158. Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
159. Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
160. Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
161. Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
162. Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
163. Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
164. Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
165. Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
166. Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
167. Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
168. Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
169. Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_002|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode"
170. Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router:router|qsys_system_mm_interconnect_0_router_default_decode:the_default_decode"
171. Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo"
172. Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rsp_fifo"
173. Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_id_s1_agent"
174. Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rdata_fifo"
175. Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo"
176. Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bus_bridge_0_hps_avl_bus_agent"
177. Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
178. Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent"
179. Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_id_s1_translator"
180. Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bus_bridge_0_hps_avl_bus_translator"
181. Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
182. Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
183. Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
184. Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
185. Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
186. Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
187. Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
188. Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc"
189. Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc"
190. Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
191. Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
192. Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
193. Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
194. Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
195. Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
196. Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
197. Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
198. Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
199. Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
200. Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
201. Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
202. Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
203. Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
204. Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
205. Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
206. Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
207. Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
208. Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
209. Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
210. Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
211. Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
212. Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
213. Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
214. Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
215. Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
216. Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
217. Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
218. Port Connectivity Checks: "qsys_system:System"
219. Post-Synthesis Netlist Statistics for Top Partition
220. Post-Synthesis Netlist Statistics for Partition qsys_system_hps_0_hps_io_border:border
221. Elapsed Time Per Partition
222. Analysis & Synthesis Messages
223. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Mar  6 15:31:49 2023           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; DE1_SoC_top                                     ;
; Top-level Entity Name           ; DE1_SoC_top                                     ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 808                                             ;
; Total pins                      ; 315                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 0                                               ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 1                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SoC_top        ; DE1_SoC_top        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                              ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                                  ; Library     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../src_vhdl/DE1_SoC_top.vhd                                                                                                                   ; yes             ; User VHDL File                     ; /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd                                                                            ;             ;
; ../src_vhdl/avl_counter.vhd                                                                                                                   ; yes             ; User VHDL File                     ; /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/avl_counter.vhd                                                                            ;             ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/qsys_system.v                                                                 ; yes             ; Auto-Found Verilog HDL File        ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/qsys_system.v                                                                 ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                     ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                     ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v                                            ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v                                            ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_mem_if_dll_cyclonev.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_mem_if_dll_cyclonev.sv                                      ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv               ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv               ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_mem_if_hhp_qseq_synth_top.v                                 ; yes             ; Auto-Found Verilog HDL File        ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_mem_if_hhp_qseq_synth_top.v                                 ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_mem_if_oct_cyclonev.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_mem_if_oct_cyclonev.sv                                      ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_address_alignment.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_address_alignment.sv                                 ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv                                        ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_axi_master_ni.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_axi_master_ni.sv                                     ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter.sv                                     ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv                                ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv                                ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv                                ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv                                ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv                                       ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv                                  ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_traffic_limiter.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_traffic_limiter.sv                                   ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_reset_controller.v                                          ; yes             ; Auto-Found Verilog HDL File        ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_reset_controller.v                                          ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_reset_synchronizer.v                                        ; yes             ; Auto-Found Verilog HDL File        ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_reset_synchronizer.v                                        ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/avalon_bus_bridge.vhd                                              ; yes             ; Auto-Found VHDL File               ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/avalon_bus_bridge.vhd                                              ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram.v                                                        ; yes             ; Auto-Found Verilog HDL File        ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram.v                                                        ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sv                                                    ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sv                                                    ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                              ; yes             ; Auto-Found Verilog HDL File        ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                              ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v                                    ; yes             ; Auto-Found Verilog HDL File        ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v                                    ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v                                     ; yes             ; Auto-Found Verilog HDL File        ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v                                     ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_ldc.v                                             ; yes             ; Auto-Found Verilog HDL File        ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_ldc.v                                             ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_altdqdqs.v                                            ; yes             ; Auto-Found Verilog HDL File        ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_altdqdqs.v                                            ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_clock_pair_generator.v                                ; yes             ; Auto-Found Verilog HDL File        ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_clock_pair_generator.v                                ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_generic_ddio.v                                        ; yes             ; Auto-Found Verilog HDL File        ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_generic_ddio.v                                        ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_pll.sv                                                   ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_pll.sv                                                   ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0.v                                                ; yes             ; Auto-Found Verilog HDL File        ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0.v                                                ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_fpga_interfaces.sv                               ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_fpga_interfaces.sv                               ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io.v                                         ; yes             ; Auto-Found Verilog HDL File        ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io.v                                         ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sv                                 ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v                                    ; yes             ; Auto-Found Verilog HDL File        ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v                                    ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; Auto-Found Verilog HDL File        ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v                  ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv                         ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv                           ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv                            ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv                            ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv                        ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv                        ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv                         ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv                           ; qsys_system ;
; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_pio_id.v                                               ; yes             ; Auto-Found Verilog HDL File        ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_pio_id.v                                               ; qsys_system ;
; altddio_out.tdf                                                                                                                               ; yes             ; Megafunction                       ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altddio_out.tdf                                                                           ;             ;
; aglobal181.inc                                                                                                                                ; yes             ; Megafunction                       ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                            ;             ;
; stratix_ddio.inc                                                                                                                              ; yes             ; Megafunction                       ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/stratix_ddio.inc                                                                          ;             ;
; cyclone_ddio.inc                                                                                                                              ; yes             ; Megafunction                       ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                          ;             ;
; lpm_mux.inc                                                                                                                                   ; yes             ; Megafunction                       ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                               ;             ;
; stratix_lcell.inc                                                                                                                             ; yes             ; Megafunction                       ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/stratix_lcell.inc                                                                         ;             ;
; db/ddio_out_uqe.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction        ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ddio_out_uqe.tdf                                                                             ;             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimate of Logic utilization (ALMs needed) ; 448              ;
;                                             ;                  ;
; Combinational ALUT usage for logic          ; 711              ;
;     -- 7 input functions                    ; 24               ;
;     -- 6 input functions                    ; 115              ;
;     -- 5 input functions                    ; 124              ;
;     -- 4 input functions                    ; 178              ;
;     -- <=3 input functions                  ; 270              ;
;                                             ;                  ;
; Dedicated logic registers                   ; 622              ;
;                                             ;                  ;
; I/O pins                                    ; 315              ;
; I/O registers                               ; 186              ;
;                                             ;                  ;
; Total DSP Blocks                            ; 0                ;
;                                             ;                  ;
; Total DLLs                                  ; 1                ;
; Maximum fan-out node                        ; CLOCK_50_i~input ;
; Maximum fan-out                             ; 587              ;
; Total fan-out                               ; 7381             ;
; Average fan-out                             ; 2.69             ;
+---------------------------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                     ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |DE1_SoC_top                                                                                  ; 711 (0)             ; 622 (0)                   ; 0                 ; 0          ; 315  ; 0            ; |DE1_SoC_top                                                                                                                                                                                                                                                                                                                                                            ; DE1_SoC_top                                       ; work         ;
;    |avl_counter:avl_counter_inst|                                                             ; 192 (192)           ; 201 (201)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|avl_counter:avl_counter_inst                                                                                                                                                                                                                                                                                                                               ; avl_counter                                       ; work         ;
;    |qsys_system:System|                                                                       ; 519 (0)             ; 421 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System                                                                                                                                                                                                                                                                                                                                         ; qsys_system                                       ; qsys_system  ;
;       |altera_reset_controller:rst_controller_001|                                            ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                              ; altera_reset_controller                           ; qsys_system  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                         ; qsys_system  ;
;       |altera_reset_controller:rst_controller|                                                ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                           ; qsys_system  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                         ; qsys_system  ;
;       |avalon_bus_bridge:avalon_bus_bridge_0|                                                 ; 0 (0)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|avalon_bus_bridge:avalon_bus_bridge_0                                                                                                                                                                                                                                                                                                   ; avalon_bus_bridge                                 ; qsys_system  ;
;       |qsys_system_hps_0:hps_0|                                                               ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0                                                                                                                                                                                                                                                                                                                 ; qsys_system_hps_0                                 ; qsys_system  ;
;          |qsys_system_hps_0_fpga_interfaces:fpga_interfaces|                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                               ; qsys_system_hps_0_fpga_interfaces                 ; qsys_system  ;
;          |qsys_system_hps_0_hps_io:hps_io|                                                    ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                 ; qsys_system_hps_0_hps_io                          ; qsys_system  ;
;             |qsys_system_hps_0_hps_io_border:border|                                          ; 1 (1)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; qsys_system_hps_0_hps_io_border                   ; qsys_system  ;
;                |hps_sdram:hps_sdram_inst|                                                     ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; qsys_system  ;
;                   |altera_mem_if_dll_cyclonev:dll|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; qsys_system  ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; qsys_system  ;
;                   |altera_mem_if_oct_cyclonev:oct|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; qsys_system  ;
;                   |hps_sdram_p0:p0|                                                           ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; qsys_system  ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                   ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; qsys_system  ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                              ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; qsys_system  ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; qsys_system  ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; qsys_system  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; qsys_system  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; qsys_system  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; qsys_system  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; qsys_system  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; qsys_system  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; qsys_system  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; qsys_system  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; qsys_system  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; qsys_system  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; qsys_system  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; qsys_system  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; qsys_system  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; qsys_system  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; qsys_system  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; qsys_system  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; qsys_system  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; qsys_system  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; qsys_system  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; qsys_system  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; qsys_system  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; qsys_system  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; qsys_system  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; qsys_system  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; qsys_system  ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; qsys_system  ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; qsys_system  ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; qsys_system  ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; qsys_system  ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; qsys_system  ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; qsys_system  ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; qsys_system  ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; qsys_system  ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; qsys_system  ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; qsys_system  ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; qsys_system  ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; qsys_system  ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; qsys_system  ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; qsys_system  ;
;                   |hps_sdram_pll:pll|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; qsys_system  ;
;       |qsys_system_mm_interconnect_0:mm_interconnect_0|                                       ; 517 (0)             ; 345 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                         ; qsys_system_mm_interconnect_0                     ; qsys_system  ;
;          |altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rdata_fifo|             ; 37 (37)             ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rdata_fifo                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                             ; qsys_system  ;
;          |altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo|               ; 27 (27)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; qsys_system  ;
;          |altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|                                   ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; qsys_system  ;
;          |altera_avalon_sc_fifo:pio_id_s1_agent_rsp_fifo|                                     ; 24 (24)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rsp_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                             ; qsys_system  ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                          ; 66 (45)             ; 11 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                               ; altera_merlin_axi_master_ni                       ; qsys_system  ;
;             |altera_merlin_address_alignment:align_address_to_size|                           ; 21 (21)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                         ; altera_merlin_address_alignment                   ; qsys_system  ;
;          |altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|          ; 73 (0)              ; 94 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter                                                                                                                                                                                                               ; altera_merlin_burst_adapter                       ; qsys_system  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 73 (72)             ; 94 (94)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                               ; altera_merlin_burst_adapter_13_1                  ; qsys_system  ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                         ; altera_merlin_address_alignment                   ; qsys_system  ;
;          |altera_merlin_burst_adapter:pio_id_s1_burst_adapter|                                ; 57 (0)              ; 51 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter                                                                                                                                                                                                                                     ; altera_merlin_burst_adapter                       ; qsys_system  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 57 (55)             ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                     ; altera_merlin_burst_adapter_13_1                  ; qsys_system  ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                               ; altera_merlin_address_alignment                   ; qsys_system  ;
;          |altera_merlin_slave_agent:avalon_bus_bridge_0_hps_avl_bus_agent|                    ; 25 (9)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bus_bridge_0_hps_avl_bus_agent                                                                                                                                                                                                                         ; altera_merlin_slave_agent                         ; qsys_system  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 16 (16)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bus_bridge_0_hps_avl_bus_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                           ; altera_merlin_burst_uncompressor                  ; qsys_system  ;
;          |altera_merlin_slave_agent:pio_id_s1_agent|                                          ; 19 (2)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_id_s1_agent                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                         ; qsys_system  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 17 (17)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                 ; altera_merlin_burst_uncompressor                  ; qsys_system  ;
;          |altera_merlin_slave_translator:pio_id_s1_translator|                                ; 2 (2)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_id_s1_translator                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                    ; qsys_system  ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|                   ; 10 (10)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                        ; altera_merlin_traffic_limiter                     ; qsys_system  ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|                   ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                        ; altera_merlin_traffic_limiter                     ; qsys_system  ;
;          |qsys_system_mm_interconnect_0_cmd_demux:cmd_demux_001|                              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                   ; qsys_system_mm_interconnect_0_cmd_demux           ; qsys_system  ;
;          |qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_001|                                  ; 20 (20)             ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                       ; qsys_system_mm_interconnect_0_cmd_mux             ; qsys_system  ;
;          |qsys_system_mm_interconnect_0_cmd_mux:cmd_mux|                                      ; 76 (71)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                           ; qsys_system_mm_interconnect_0_cmd_mux             ; qsys_system  ;
;             |altera_merlin_arbitrator:arb|                                                    ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; qsys_system  ;
;          |qsys_system_mm_interconnect_0_router:router_001|                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                         ; qsys_system_mm_interconnect_0_router              ; qsys_system  ;
;          |qsys_system_mm_interconnect_0_rsp_demux:rsp_demux|                                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                       ; qsys_system_mm_interconnect_0_rsp_demux           ; qsys_system  ;
;          |qsys_system_mm_interconnect_0_rsp_mux:rsp_mux_001|                                  ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                       ; qsys_system_mm_interconnect_0_rsp_mux             ; qsys_system  ;
;          |qsys_system_mm_interconnect_0_rsp_mux:rsp_mux|                                      ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                           ; qsys_system_mm_interconnect_0_rsp_mux             ; qsys_system  ;
;       |qsys_system_pio_id:pio_id|                                                             ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top|qsys_system:System|qsys_system_pio_id:pio_id                                                                                                                                                                                                                                                                                                               ; qsys_system_pio_id                                ; qsys_system  ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+
; Vendor ; IP Core Name                   ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                       ; IP Include File                                                ;
+--------+--------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+
; N/A    ; Qsys                           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top|qsys_system:System                                                                                                                                                                                                       ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/qsys_system.qsys ;
; Altera ; altera_hps                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0                                                                                                                                                                               ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/qsys_system.qsys ;
; Altera ; altera_hps_io                  ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top|qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io                                                                                                                                               ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/qsys_system.qsys ;
; Altera ; altera_mm_interconnect         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                       ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/qsys_system.qsys ;
; Altera ; altera_merlin_slave_agent      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bus_bridge_0_hps_avl_bus_agent                                                                                       ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/qsys_system.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rdata_fifo                                                                                ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/qsys_system.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo                                                                                  ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/qsys_system.qsys ;
; Altera ; altera_merlin_burst_adapter    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter                                                                             ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/qsys_system.qsys ;
; Altera ; altera_merlin_slave_translator ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bus_bridge_0_hps_avl_bus_translator                                                                             ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/qsys_system.qsys ;
; Altera ; altera_avalon_st_adapter       ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                     ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/qsys_system.qsys ;
; Altera ; error_adapter                  ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/qsys_system.qsys ;
; Altera ; altera_avalon_st_adapter       ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                 ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/qsys_system.qsys ;
; Altera ; error_adapter                  ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/qsys_system.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                     ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/qsys_system.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                 ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/qsys_system.qsys ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                         ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/qsys_system.qsys ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                     ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/qsys_system.qsys ;
; Altera ; altera_merlin_axi_master_ni    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                             ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/qsys_system.qsys ;
; Altera ; altera_merlin_traffic_limiter  ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                      ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/qsys_system.qsys ;
; Altera ; altera_merlin_traffic_limiter  ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                      ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/qsys_system.qsys ;
; Altera ; altera_merlin_slave_agent      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_id_s1_agent                                                                                                             ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/qsys_system.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo                                                                                                      ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/qsys_system.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rsp_fifo                                                                                                        ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/qsys_system.qsys ;
; Altera ; altera_merlin_burst_adapter    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter                                                                                                   ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/qsys_system.qsys ;
; Altera ; altera_merlin_slave_translator ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_id_s1_translator                                                                                                   ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/qsys_system.qsys ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router:router                                                                                                           ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/qsys_system.qsys ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router:router_001                                                                                                       ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/qsys_system.qsys ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_002                                                                                                   ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/qsys_system.qsys ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_003                                                                                                   ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/qsys_system.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                     ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/qsys_system.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                 ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/qsys_system.qsys ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                         ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/qsys_system.qsys ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                     ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/qsys_system.qsys ;
; Altera ; altera_avalon_pio              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top|qsys_system:System|qsys_system_pio_id:pio_id                                                                                                                                                                             ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/qsys_system.qsys ;
; Altera ; altera_reset_controller        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top|qsys_system:System|altera_reset_controller:rst_controller                                                                                                                                                                ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/qsys_system.qsys ;
; Altera ; altera_reset_controller        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top|qsys_system:System|altera_reset_controller:rst_controller_001                                                                                                                                                            ; /home/reds/Desktop/lab01/jeremy/code/hard/eda/qsys_system.qsys ;
+--------+--------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                   ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                     ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                     ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                     ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                     ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                         ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                           ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                           ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                           ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                           ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; qsys_system:System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; qsys_system:System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]     ; yes                                                              ; yes                                        ;
; qsys_system:System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; qsys_system:System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]     ; yes                                                              ; yes                                        ;
; Total number of protected registers is 4                                                                                                        ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                             ; Reason for Removal                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_pio_id:pio_id|readdata[1,3,6..8,10,11,13..16,24,26,28,29]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[1]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_id_s1_translator|av_readdata_pre[1,3,6..8,10,11,13..16,24,26,28,29]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_pio_id:pio_id|readdata[0]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_id_s1_translator|av_readdata_pre[0]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                                    ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                  ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0..3]                                ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                  ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                         ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                  ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                 ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                 ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]              ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]           ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]           ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][3]                                                                                                                             ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][33]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][24]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][33]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][15]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][33]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][1]                                                                                                                             ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][33]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][28]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][33]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][29]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][33]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][14]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][33]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][11]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][33]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][16]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][33]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][0]                                                                                                                             ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][33]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][10]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][33]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][26]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][33]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][8]                                                                                                                             ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][32]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][13]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][32]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][6]                                                                                                                             ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][32]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][7]                                                                                                                             ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][32]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rsp_fifo|mem[1][59]                                                                                                                              ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rsp_fifo|mem[1][86]                                                                                                                            ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rdata_fifo|mem[1][32]                                                                                                      ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[0]                                                                                                           ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                         ;
; qsys_system:System|qsys_system_pio_id:pio_id|readdata[2,4,5,9,12,17..23,25,27,30]                                                                                                                                                                         ; Merged with qsys_system:System|qsys_system_pio_id:pio_id|readdata[31]                                                                                                                                                                                               ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][32]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][33]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rsp_fifo|mem[1][57]                                                                                                                              ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rsp_fifo|mem[1][60]                                                                                                                            ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo|mem[1][57]                                                                                                        ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo|mem[1][60]                                                                                                      ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_id_s1_translator|av_readdata_pre[2,4,5,9,12,17..23,25,27,30]                                                                                        ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_id_s1_translator|av_readdata_pre[31]                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][22]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][31]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][2]                                                                                                                             ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][31]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][30]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][31]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][4]                                                                                                                             ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][31]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][27]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][31]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][5]                                                                                                                             ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][31]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][19]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][31]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][25]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][31]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][12]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][31]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][21]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][31]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][20]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][31]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][17]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][31]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][18]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][31]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][9]                                                                                                                             ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][31]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][23]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][31]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                      ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[0]                                                                                                       ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[1]                                                                                                     ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo|mem[0][60]                                                                                                        ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rsp_fifo|mem[0][86]                                                                                                                              ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rsp_fifo|mem[0][59]                                                                                                                            ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rsp_fifo|mem[0][60]                                                                                                                              ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rsp_fifo|mem[0][57]                                                                                                                            ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rdata_fifo|mem[0][33]                                                                                                      ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rdata_fifo|mem[0][32]                                                                                                    ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][10]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][0]                                                                                                                           ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][11]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][0]                                                                                                                           ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][13]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][0]                                                                                                                           ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][14]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][0]                                                                                                                           ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][15]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][0]                                                                                                                           ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][16]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][0]                                                                                                                           ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][1]                                                                                                                             ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][0]                                                                                                                           ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][24]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][0]                                                                                                                           ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][26]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][0]                                                                                                                           ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][28]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][0]                                                                                                                           ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][29]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][0]                                                                                                                           ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][32]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][0]                                                                                                                           ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][33]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][0]                                                                                                                           ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][3]                                                                                                                             ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][0]                                                                                                                           ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][6]                                                                                                                             ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][0]                                                                                                                           ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][7]                                                                                                                             ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][0]                                                                                                                           ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][8]                                                                                                                             ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][0]                                                                                                                           ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][17]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][12]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][18]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][12]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][19]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][12]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][20]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][12]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][21]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][12]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][22]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][12]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][23]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][12]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][25]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][12]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][27]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][12]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][2]                                                                                                                             ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][12]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][30]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][12]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][31]                                                                                                                            ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][12]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][4]                                                                                                                             ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][12]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][5]                                                                                                                             ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][12]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][9]                                                                                                                             ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][12]                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                    ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                    ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]              ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]    ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]              ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]              ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; avl_counter:avl_counter_inst|state_s[2..9,11..30]                                                                                                                                                                                                         ; Merged with avl_counter:avl_counter_inst|state_s[10]                                                                                                                                                                                                                ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                         ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                       ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                         ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                       ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]   ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]   ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rsp_fifo|mem[1][63]                                                                                                                              ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rsp_fifo|mem[1][64]                                                                                                                            ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo|mem[1][63]                                                                                                        ; Merged with qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo|mem[1][64]                                                                                                      ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[1][33]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rsp_fifo|mem[1][86]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rdata_fifo|mem[1][33]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo|mem[1][86]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][0]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rsp_fifo|mem[0][59]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rdata_fifo|mem[0][32]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo|mem[0][86]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rsp_fifo|mem[1][64]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo|mem[1][64]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rsp_fifo|mem[0][64]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rsp_fifo|mem[0][63]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo|mem[0][64]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo|mem[0][63]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bus_bridge_0_hps_avl_bus_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; avl_counter:avl_counter_inst|state_s[10]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5..20]  ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5,6] ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]                        ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6]                      ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]          ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]         ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]                                                      ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]         ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19]                                                      ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]         ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]                                                      ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]         ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]                                                      ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]         ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                                      ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15]         ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]                                                      ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]         ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]                                                      ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13]         ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]                                                      ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12]         ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12]                                                      ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11]         ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11]                                                      ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10]         ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10]                                                      ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9]          ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]                                                       ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8]          ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]                                                       ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7]          ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]                                                       ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]          ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]                                                       ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]          ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]          ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]                                                       ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]                            ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                                ; Lost fanout                                                                                                                                                                                                                                                         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rsp_fifo|mem[1][112]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rsp_fifo|mem[0][112]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; Total Number of Removed Registers = 337                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]                       ; Lost Fanouts              ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                         ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                         ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                         ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                         ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                         ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                         ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                         ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                         ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                         ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                         ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                          ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                          ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                          ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                          ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                          ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],                          ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                       ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                       ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                       ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                             ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                             ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                             ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                             ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                             ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                             ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                             ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                             ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                             ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                             ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                             ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                              ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                              ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                              ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                              ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                              ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                               ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20] ; Lost Fanouts              ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],   ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],   ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],   ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],   ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],   ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],   ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],   ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],   ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],   ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],   ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],    ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],    ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],    ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],    ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],    ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6], ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5], ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],        ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],       ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],       ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],       ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],       ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],       ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],       ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],       ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],       ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],       ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],       ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],       ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],        ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],        ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],        ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],        ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],        ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]         ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0]                                                                                                                        ; Stuck at GND              ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[1],                                                                                                     ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0],                                                                                                                     ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59],                                  ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1],                                                                                   ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1],                       ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rsp_fifo|mem[0][59],                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                                                    ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                                                    ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18],                                                    ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17],                                                    ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16],                                                    ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15],                                                    ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14],                                                    ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13],                                                    ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12],                                                    ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11],                                                    ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10],                                                    ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9],                                                     ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8],                                                     ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7],                                                     ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6],                                                     ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5],                                                     ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],                              ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],                              ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                               ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                       ; Stuck at GND              ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rsp_fifo|mem[1][64],                                                                                                                            ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rsp_fifo|mem[0][64],                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rsp_fifo|mem[0][63],                                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                             ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                              ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg ; Stuck at GND              ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo|mem[1][64],                                                                                                      ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo|mem[0][64],                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo|mem[0][63],                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bus_bridge_0_hps_avl_bus_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                       ;
;                                                                                                                                                                                                                                                       ;                           ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bus_bridge_0_hps_avl_bus_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                        ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]          ; Stuck at GND              ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo|mem[1][86],                                                                                                      ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo|mem[0][86]                                                                                                       ;
; qsys_system:System|qsys_system_pio_id:pio_id|readdata[29]                                                                                                                                                                                             ; Stuck at GND              ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_id_s1_translator|av_readdata_pre[29],                                                                                                              ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58]                                ; Stuck at GND              ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rsp_fifo|mem[1][112],                                                                                                                           ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rsp_fifo|mem[0][112]                                                                                                                            ;
; avl_counter:avl_counter_inst|state_s[10]                                                                                                                                                                                                              ; Stuck at GND              ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag,                                                                                                                  ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                          ;
; qsys_system:System|qsys_system_pio_id:pio_id|readdata[0]                                                                                                                                                                                              ; Stuck at GND              ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_id_s1_translator|av_readdata_pre[0],                                                                                                               ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo|mem[0][0]                                                                                                                            ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]                                ; Stuck at GND              ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rsp_fifo|mem[1][86]                                                                                                                             ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[1]                                                                                                                        ; Stuck at GND              ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                    ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                            ; Stuck at VCC              ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                      ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rdata_fifo|mem[1][33]                                                                                                  ; Stuck at GND              ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rdata_fifo|mem[0][32]                                                                                                     ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]      ; Stuck at GND              ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]  ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]                            ; Stuck at GND              ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                        ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys_system:System|qsys_system_pio_id:pio_id|readdata[1]                                                                                                                                                                                              ; Stuck at GND              ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_id_s1_translator|av_readdata_pre[1]                                                                                                                ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys_system:System|qsys_system_pio_id:pio_id|readdata[3]                                                                                                                                                                                              ; Stuck at GND              ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_id_s1_translator|av_readdata_pre[3]                                                                                                                ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys_system:System|qsys_system_pio_id:pio_id|readdata[6]                                                                                                                                                                                              ; Stuck at GND              ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_id_s1_translator|av_readdata_pre[6]                                                                                                                ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys_system:System|qsys_system_pio_id:pio_id|readdata[7]                                                                                                                                                                                              ; Stuck at GND              ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_id_s1_translator|av_readdata_pre[7]                                                                                                                ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys_system:System|qsys_system_pio_id:pio_id|readdata[8]                                                                                                                                                                                              ; Stuck at GND              ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_id_s1_translator|av_readdata_pre[8]                                                                                                                ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys_system:System|qsys_system_pio_id:pio_id|readdata[10]                                                                                                                                                                                             ; Stuck at GND              ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_id_s1_translator|av_readdata_pre[10]                                                                                                               ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys_system:System|qsys_system_pio_id:pio_id|readdata[11]                                                                                                                                                                                             ; Stuck at GND              ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_id_s1_translator|av_readdata_pre[11]                                                                                                               ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys_system:System|qsys_system_pio_id:pio_id|readdata[13]                                                                                                                                                                                             ; Stuck at GND              ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_id_s1_translator|av_readdata_pre[13]                                                                                                               ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys_system:System|qsys_system_pio_id:pio_id|readdata[14]                                                                                                                                                                                             ; Stuck at GND              ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_id_s1_translator|av_readdata_pre[14]                                                                                                               ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys_system:System|qsys_system_pio_id:pio_id|readdata[15]                                                                                                                                                                                             ; Stuck at GND              ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_id_s1_translator|av_readdata_pre[15]                                                                                                               ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys_system:System|qsys_system_pio_id:pio_id|readdata[16]                                                                                                                                                                                             ; Stuck at GND              ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_id_s1_translator|av_readdata_pre[16]                                                                                                               ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys_system:System|qsys_system_pio_id:pio_id|readdata[24]                                                                                                                                                                                             ; Stuck at GND              ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_id_s1_translator|av_readdata_pre[24]                                                                                                               ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys_system:System|qsys_system_pio_id:pio_id|readdata[26]                                                                                                                                                                                             ; Stuck at GND              ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_id_s1_translator|av_readdata_pre[26]                                                                                                               ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; qsys_system:System|qsys_system_pio_id:pio_id|readdata[28]                                                                                                                                                                                             ; Stuck at GND              ; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_id_s1_translator|av_readdata_pre[28]                                                                                                               ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 622   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 586   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 443   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                 ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_id_s1_translator|waitrequest_reset_override                 ; 3       ;
; qsys_system:System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; 560     ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable                           ; 21      ;
; qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 2       ;
; qsys_system:System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                  ; 20      ;
; qsys_system:System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ; 1       ;
; qsys_system:System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                   ; 1       ;
; qsys_system:System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                       ; 1       ;
; qsys_system:System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                   ; 1       ;
; Total number of inverted registers = 9                                                                                                                            ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_id_s1_translator|wait_latency_counter[1]                                                                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bus_bridge_0_hps_avl_bus_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                  ;
; 8:1                ; 32 bits   ; 160 LEs       ; 128 LEs              ; 32 LEs                 ; Yes        ; |DE1_SoC_top|avl_counter:avl_counter_inst|avl_readdata_s[0]                                                                                                                                                                                                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]                                                         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |DE1_SoC_top|avl_counter:avl_counter_inst|state_s[1]                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rsp_fifo|mem                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo|mem                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector12                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top|qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector5                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                                           ;
+---------------------------------------+-----------------------+------+--------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                                            ;
; IP_TOOL_VERSION                       ; 18.1                  ; -    ; -                                                                                                            ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                                            ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                                            ;
+---------------------------------------+-----------------------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                                              ;
+---------------------------------------+----------------------------------+------+-------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                                               ;
; IP_TOOL_VERSION                       ; 18.1                             ; -    ; -                                                                                               ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                                               ;
+---------------------------------------+----------------------------------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                    ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                              ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                                               ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                            ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                                             ;
; IP_TOOL_VERSION                       ; 18.1              ; -    ; -                                                                                                                             ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                             ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                             ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                             ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                            ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                                             ;
; IP_TOOL_VERSION                       ; 18.1              ; -    ; -                                                                                                                             ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                             ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                             ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                             ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; F2S_Width      ; 0     ; Signed Integer                                                 ;
; S2F_Width      ; 0     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                                             ;
+----------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                                           ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                                           ;
; GENERIC_PLL                ; true      ; String                                                                                                                                                           ;
; REF_CLK_FREQ               ; 25.0 MHz  ; String                                                                                                                                                           ;
; REF_CLK_PERIOD_PS          ; 40000     ; Signed Integer                                                                                                                                                   ;
; PLL_MEM_CLK_FREQ_STR       ; 400.0 MHz ; String                                                                                                                                                           ;
; PLL_WRITE_CLK_FREQ_STR     ; 400.0 MHz ; String                                                                                                                                                           ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                                           ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 2500 ps   ; String                                                                                                                                                           ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 2500 ps   ; String                                                                                                                                                           ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                                           ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                                           ;
; WRITE_CLK_PHASE            ; 1875 ps   ; String                                                                                                                                                           ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                                           ;
+----------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                                          ;
+--------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                                        ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                                        ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                                                ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                                                ;
; MEM_IF_ADDR_WIDTH                    ; 15               ; Signed Integer                                                                                                                                ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                                                ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                                                ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                                                ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                                                ;
; MEM_IF_DM_WIDTH                      ; 4                ; Signed Integer                                                                                                                                ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                                                ;
; MEM_IF_DQ_WIDTH                      ; 32               ; Signed Integer                                                                                                                                ;
; MEM_IF_DQS_WIDTH                     ; 4                ; Signed Integer                                                                                                                                ;
; MEM_IF_READ_DQS_WIDTH                ; 4                ; Signed Integer                                                                                                                                ;
; MEM_IF_WRITE_DQS_WIDTH               ; 4                ; Signed Integer                                                                                                                                ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                                                ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                                                ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                                                ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                                                ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                                                ;
; MR1_ODS                              ; 1                ; Signed Integer                                                                                                                                ;
; MR1_RTT                              ; 1                ; Signed Integer                                                                                                                                ;
; MR2_RTT_WR                           ; 1                ; Signed Integer                                                                                                                                ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                                                ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                                                ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                                                        ;
; TB_MEM_CLK_FREQ                      ; 400.0            ; String                                                                                                                                        ;
; TB_RATE                              ; FULL             ; String                                                                                                                                        ;
; TB_MEM_DQ_WIDTH                      ; 32               ; String                                                                                                                                        ;
; TB_MEM_DQS_WIDTH                     ; 4                ; String                                                                                                                                        ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                                        ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                                        ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                                        ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                                        ;
+--------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                                                    ;
+---------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                                                  ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                                                  ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                                          ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                                          ;
; MEM_ADDRESS_WIDTH               ; 15               ; Signed Integer                                                                                                                                                                          ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                                          ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                                          ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                                          ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                                          ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                                          ;
; MEM_DQS_WIDTH                   ; 4                ; Signed Integer                                                                                                                                                                          ;
; MEM_DM_WIDTH                    ; 4                ; Signed Integer                                                                                                                                                                          ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                                          ;
; MEM_DQ_WIDTH                    ; 32               ; Signed Integer                                                                                                                                                                          ;
; MEM_READ_DQS_WIDTH              ; 4                ; Signed Integer                                                                                                                                                                          ;
; MEM_WRITE_DQS_WIDTH             ; 4                ; Signed Integer                                                                                                                                                                          ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                                          ;
; MR1_ODS                         ; 1                ; Signed Integer                                                                                                                                                                          ;
; MR1_RTT                         ; 1                ; Signed Integer                                                                                                                                                                          ;
; MR2_RTT_WR                      ; 1                ; Signed Integer                                                                                                                                                                          ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                                                  ;
; TB_MEM_CLK_FREQ                 ; 400.0            ; String                                                                                                                                                                                  ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                                                  ;
; TB_MEM_DQ_WIDTH                 ; 32               ; String                                                                                                                                                                                  ;
; TB_MEM_DQS_WIDTH                ; 4                ; String                                                                                                                                                                                  ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                                                  ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                                          ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                                                  ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                                          ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                                                  ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                                                  ;
+---------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                        ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                        ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                                                  ;
+---------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                                                ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                                        ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                                        ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                                        ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                                                                                                        ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                                        ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                                        ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                                        ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                                        ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                                        ;
; MEM_DQS_WIDTH                   ; 4         ; Signed Integer                                                                                                                                                                                                                        ;
; MEM_DM_WIDTH                    ; 4         ; Signed Integer                                                                                                                                                                                                                        ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                                        ;
; MEM_DQ_WIDTH                    ; 32        ; Signed Integer                                                                                                                                                                                                                        ;
; MEM_READ_DQS_WIDTH              ; 4         ; Signed Integer                                                                                                                                                                                                                        ;
; MEM_WRITE_DQS_WIDTH             ; 4         ; Signed Integer                                                                                                                                                                                                                        ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                                                ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                                                ;
+---------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                                               ;
+-----------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                                             ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                                             ;
+-----------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                                             ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                  ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                            ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                            ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                  ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                            ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                            ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                  ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                            ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                            ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                  ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                            ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                            ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                  ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                  ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                  ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                                  ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                                  ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                                                  ;
; MEM_IF_DQS_WIDTH   ; 4     ; Signed Integer                                                                                                                                                                                  ;
; MEM_IF_DQ_WIDTH    ; 32    ; Signed Integer                                                                                                                                                                                  ;
; MEM_IF_DM_WIDTH    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                                            ;
+-----------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                                                  ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                                                                                                                  ;
; AVL_DATA_WIDTH                          ; 64                                                               ; Signed Integer                                                                                                                  ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                                                  ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                                                  ;
; MEM_IF_DQS_WIDTH                        ; 4                                                                ; Signed Integer                                                                                                                  ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                                                  ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                                                                                                                  ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                                                  ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                                                  ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                  ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                                                  ;
; AFI_DM_WIDTH                            ; 8                                                                ; Signed Integer                                                                                                                  ;
; AFI_DQ_WIDTH                            ; 64                                                               ; Signed Integer                                                                                                                  ;
; AFI_WRITE_DQS_WIDTH                     ; 4                                                                ; Signed Integer                                                                                                                  ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                                                  ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                  ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                  ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                  ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                                                  ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                                                  ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                  ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                  ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                  ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                  ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                  ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                                                  ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                                                  ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                                          ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_32                                                        ; String                                                                                                                          ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                                          ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                                          ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                                          ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                                          ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                          ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                          ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                                          ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                          ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                          ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                          ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                                          ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                          ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                          ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                          ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                                          ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                          ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                          ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                          ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                                          ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                          ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                          ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                          ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                                          ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                          ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                          ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                          ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                                          ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                          ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                                          ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                                          ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                                          ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                                          ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                                          ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                                                                                                          ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                                          ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                                          ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                                          ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                                          ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                                          ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                                          ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                                          ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                                          ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                                          ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                                          ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                                          ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                                          ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                                                                                          ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                                          ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                                          ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                                          ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_4                                                      ; String                                                                                                                          ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_32                                                 ; String                                                                                                                          ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                                          ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                                                                                                          ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_800_5_5_5                                                   ; String                                                                                                                          ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                                          ;
; ENUM_MEM_IF_TCL                         ; TCL_11                                                           ; String                                                                                                                          ;
; ENUM_MEM_IF_TCWL                        ; TCWL_8                                                           ; String                                                                                                                          ;
; ENUM_MEM_IF_TFAW                        ; TFAW_12                                                          ; String                                                                                                                          ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                                          ;
; ENUM_MEM_IF_TRAS                        ; TRAS_14                                                          ; String                                                                                                                          ;
; ENUM_MEM_IF_TRC                         ; TRC_20                                                           ; String                                                                                                                          ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                                                                                                          ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                                                                                                          ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                                                                                          ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                                                          ;
; ENUM_MEM_IF_TWR                         ; TWR_6                                                            ; String                                                                                                                          ;
; ENUM_MEM_IF_TWTR                        ; TWTR_4                                                           ; String                                                                                                                          ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                                          ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                                          ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                          ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                          ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                          ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                          ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                          ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                          ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                                          ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                          ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                          ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                          ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                          ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                          ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                          ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                          ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                          ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                          ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                          ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                          ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                          ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                          ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                          ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                          ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                          ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                                          ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                                          ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                          ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                          ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                          ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                          ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                                          ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                                          ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                                          ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                                          ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                                          ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                                          ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                                          ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                                          ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                                          ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                                          ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                                          ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                                          ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                                          ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                                          ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                                          ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                                          ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                                          ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                                          ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                                          ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                                          ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                                          ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                                          ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                                          ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                                          ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                                          ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                                          ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                                          ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                                          ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                                          ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                                          ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                          ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                          ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                          ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                          ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                          ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                          ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                          ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                          ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                          ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                          ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                          ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                          ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                          ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                          ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                          ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                          ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                          ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                          ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                          ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                          ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                          ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                          ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                          ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                          ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                                                          ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                                          ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                                                  ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                                                  ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_MEM_IF_TREFI                       ; 3120                                                             ; Signed Integer                                                                                                                  ;
; INTG_MEM_IF_TRFC                        ; 104                                                              ; Signed Integer                                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                                                  ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                 ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                 ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                 ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                 ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                                                 ;
+-----------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                  ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                                        ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                                            ;
+----------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                                                  ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                                          ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                                                  ;
; DLL_INPUT_FREQUENCY_PS_STR ; 2500 ps ; String                                                                                                                                                                          ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                                                  ;
+----------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bus_bridge_0_hps_avl_bus_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                   ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_id_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                                        ;
; ADDR_WIDTH                ; 21    ; Signed Integer                                                                                                                        ;
; RDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                        ;
; WDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                        ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                        ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                        ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                                        ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                                        ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                                        ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                                        ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                                ;
; PKT_THREAD_ID_H           ; 99    ; Signed Integer                                                                                                                        ;
; PKT_THREAD_ID_L           ; 88    ; Signed Integer                                                                                                                        ;
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                        ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                        ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                        ;
; PKT_CACHE_H               ; 106   ; Signed Integer                                                                                                                        ;
; PKT_CACHE_L               ; 103   ; Signed Integer                                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                        ;
; ID                        ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_W           ; 7     ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                                        ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                      ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                                      ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                      ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                      ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                                      ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                      ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                      ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                                      ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                      ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bus_bridge_0_hps_avl_bus_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                              ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                              ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bus_bridge_0_hps_avl_bus_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                         ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                           ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                           ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_id_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router:router|qsys_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router:router_001|qsys_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_002|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_003|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                               ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                               ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                               ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                               ;
; VALID_WIDTH               ; 2     ; Signed Integer                                                                                                                               ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                               ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                               ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                               ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                               ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                               ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                               ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                               ;
; VALID_WIDTH               ; 2     ; Signed Integer                                                                                                                               ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                               ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                               ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                               ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                                ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                        ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                        ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                        ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                        ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                        ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                        ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                                        ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                                                                                                        ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                                        ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                          ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                  ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                  ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                  ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                  ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                  ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                  ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                  ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                  ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                  ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                  ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                  ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                  ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                  ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                                                                                  ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                                  ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                  ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                  ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                          ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                            ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                  ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                  ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_id_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                   ;
; SCHEME         ; no-arb ; String                                                                                                                                                           ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                 ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                       ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                            ;
+---------------------------+----------+-----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                  ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                  ;
+---------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+---------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                ;
+---------------------------+----------+---------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                      ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                      ;
+---------------------------+----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avl_counter:avl_counter_inst ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; proc_time      ; 0     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                    ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                               ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                              ;
+----------------+--------+----------+------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                               ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                         ;
+----------------+--------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                           ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+--------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                          ;
+----------------+--------+----------+--------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                           ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                     ;
+----------------+--------+----------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                             ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                        ;
; b[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                        ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                         ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                    ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                        ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                        ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                            ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                            ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                            ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                            ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                            ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                  ;
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_002|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router:router|qsys_system_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_id_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_id_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bus_bridge_0_hps_avl_bus_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                             ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                        ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                   ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_id_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bus_bridge_0_hps_avl_bus_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                       ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                        ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                        ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                        ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                        ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                        ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                        ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                  ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                         ;
+------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (60 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                              ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                ;
+------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                                           ;
+-----------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                                       ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                      ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                      ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                      ;
+-----------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                                        ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                       ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                                ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                                                 ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                 ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                                                 ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                 ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                 ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                                                 ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                                                 ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                 ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                 ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                                                 ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                               ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                               ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"           ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:System"                ;
+-----------------------------+-------+----------+--------------+
; Port                        ; Type  ; Severity ; Details      ;
+-----------------------------+-------+----------+--------------+
; reset_reset_n               ; Input ; Info     ; Stuck at VCC ;
; constante_id_export[31..30] ; Input ; Info     ; Stuck at VCC ;
; constante_id_export[23..17] ; Input ; Info     ; Stuck at VCC ;
; constante_id_export[5..4]   ; Input ; Info     ; Stuck at VCC ;
; constante_id_export[29..28] ; Input ; Info     ; Stuck at GND ;
; constante_id_export[16..13] ; Input ; Info     ; Stuck at GND ;
; constante_id_export[11..10] ; Input ; Info     ; Stuck at GND ;
; constante_id_export[8..6]   ; Input ; Info     ; Stuck at GND ;
; constante_id_export[1..0]   ; Input ; Info     ; Stuck at GND ;
; constante_id_export[27]     ; Input ; Info     ; Stuck at VCC ;
; constante_id_export[26]     ; Input ; Info     ; Stuck at GND ;
; constante_id_export[25]     ; Input ; Info     ; Stuck at VCC ;
; constante_id_export[24]     ; Input ; Info     ; Stuck at GND ;
; constante_id_export[12]     ; Input ; Info     ; Stuck at VCC ;
; constante_id_export[9]      ; Input ; Info     ; Stuck at VCC ;
; constante_id_export[3]      ; Input ; Info     ; Stuck at GND ;
; constante_id_export[2]      ; Input ; Info     ; Stuck at VCC ;
+-----------------------------+-------+----------+--------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition           ;
+-------------------------------------------------------+-------+
; Type                                                  ; Count ;
+-------------------------------------------------------+-------+
; arriav_ff                                             ; 586   ;
;     CLR                                               ; 143   ;
;     ENA CLR                                           ; 411   ;
;     ENA CLR SLD                                       ; 32    ;
; arriav_hps_interface_boot_from_fpga                   ; 1     ;
; arriav_hps_interface_clocks_resets                    ; 1     ;
; arriav_hps_interface_dbg_apb                          ; 1     ;
; arriav_hps_interface_fpga2hps                         ; 1     ;
; arriav_hps_interface_fpga2sdram                       ; 1     ;
; arriav_hps_interface_hps2fpga                         ; 1     ;
; arriav_hps_interface_hps2fpga_light_weight            ; 1     ;
; arriav_hps_interface_tpiu_trace                       ; 1     ;
; arriav_io_obuf                                        ; 96    ;
; arriav_lcell_comb                                     ; 712   ;
;     arith                                             ; 61    ;
;         1 data inputs                                 ; 41    ;
;         2 data inputs                                 ; 10    ;
;         4 data inputs                                 ; 9     ;
;         5 data inputs                                 ; 1     ;
;     extend                                            ; 24    ;
;         7 data inputs                                 ; 24    ;
;     normal                                            ; 627   ;
;         0 data inputs                                 ; 2     ;
;         1 data inputs                                 ; 8     ;
;         2 data inputs                                 ; 80    ;
;         3 data inputs                                 ; 130   ;
;         4 data inputs                                 ; 169   ;
;         5 data inputs                                 ; 123   ;
;         6 data inputs                                 ; 115   ;
; blackbox                                              ; 1     ;
;                 sys_system_hps_0_hps_io_border:border ; 1     ;
; boundary_port                                         ; 315   ;
;                                                       ;       ;
; Max LUT depth                                         ; 8.00  ;
; Average LUT depth                                     ; 2.42  ;
+-------------------------------------------------------+-------+


+----------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition qsys_system_hps_0_hps_io_border:border ;
+------------------------------------+---------------------------------------------------+
; Type                               ; Count                                             ;
+------------------------------------+---------------------------------------------------+
; arriav_clk_phase_select            ; 46                                                ;
; arriav_ddio_in                     ; 32                                                ;
; arriav_ddio_oe                     ; 4                                                 ;
; arriav_ddio_out                    ; 252                                               ;
; arriav_delay_chain                 ; 124                                               ;
; arriav_dll                         ; 1                                                 ;
; arriav_dqs_config                  ; 4                                                 ;
; arriav_dqs_delay_chain             ; 4                                                 ;
; arriav_dqs_enable_ctrl             ; 4                                                 ;
; arriav_ff                          ; 36                                                ;
;     plain                          ; 36                                                ;
; arriav_hps_peripheral_gpio         ; 1                                                 ;
; arriav_hps_sdram_pll               ; 1                                                 ;
; arriav_io_config                   ; 40                                                ;
; arriav_io_ibuf                     ; 36                                                ;
; arriav_io_obuf                     ; 48                                                ;
; arriav_ir_fifo_userdes             ; 32                                                ;
; arriav_lcell_comb                  ; 1                                                 ;
;     normal                         ; 1                                                 ;
;         0 data inputs              ; 1                                                 ;
; arriav_leveling_delay_chain        ; 40                                                ;
; arriav_lfifo                       ; 4                                                 ;
; arriav_mem_phy                     ; 1                                                 ;
; arriav_read_fifo_read_clock_select ; 32                                                ;
; arriav_vfifo                       ; 4                                                 ;
; boundary_port                      ; 74                                                ;
; cyclonev_hmc                       ; 1                                                 ;
; cyclonev_termination               ; 1                                                 ;
; cyclonev_termination_logic         ; 1                                                 ;
; stratixv_pseudo_diff_out           ; 5                                                 ;
;                                    ;                                                   ;
; Max LUT depth                      ; 0.00                                              ;
; Average LUT depth                  ; 0.00                                              ;
+------------------------------------+---------------------------------------------------+


+-------------------------------------------------------+
; Elapsed Time Per Partition                            ;
+----------------------------------------+--------------+
; Partition Name                         ; Elapsed Time ;
+----------------------------------------+--------------+
; Top                                    ; 00:00:04     ;
; qsys_system_hps_0_hps_io_border:border ; 00:00:01     ;
+----------------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Mar  6 15:29:51 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off avalon -c DE1_SoC_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12248): Elaborating Platform Designer system entity "qsys_system.qsys"
Info (12250): 2023.03.06.15:30:15 Progress: Loading eda/qsys_system.qsys
Info (12250): 2023.03.06.15:30:16 Progress: Reading input file
Info (12250): 2023.03.06.15:30:16 Progress: Adding avalon_bus_bridge_0 [avalon_bus_bridge 1.0]
Info (12250): 2023.03.06.15:30:17 Progress: Parameterizing module avalon_bus_bridge_0
Info (12250): 2023.03.06.15:30:17 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2023.03.06.15:30:18 Progress: Parameterizing module clk_0
Info (12250): 2023.03.06.15:30:18 Progress: Adding hps_0 [altera_hps 18.1]
Info (12250): 2023.03.06.15:30:20 Progress: Parameterizing module hps_0
Info (12250): 2023.03.06.15:30:20 Progress: Adding pio_id [altera_avalon_pio 18.1]
Info (12250): 2023.03.06.15:30:20 Progress: Parameterizing module pio_id
Info (12250): 2023.03.06.15:30:20 Progress: Building connections
Info (12250): 2023.03.06.15:30:20 Progress: Parameterizing connections
Info (12250): 2023.03.06.15:30:20 Progress: Validating
Info (12250): 2023.03.06.15:30:32 Progress: Done reading input file
Info (12250): Qsys_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info (12250): Qsys_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning (12251): Qsys_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning (12251): Qsys_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info (12250): Qsys_system.pio_id: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Qsys_system: Generating qsys_system "qsys_system" for QUARTUS_SYNTH
Info (12250): Avalon_bus_bridge_0: "qsys_system" instantiated avalon_bus_bridge "avalon_bus_bridge_0"
Info (12250): Hps_0: "Running  for module: hps_0"
Info (12250): Hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info (12250): Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning (12251): Hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning (12251): Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info (12250): Hps_0: "qsys_system" instantiated altera_hps "hps_0"
Info (12250): Pio_id: Starting RTL generation for module 'qsys_system_pio_id'
Info (12250): Pio_id:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_pio_id --dir=/tmp/alt9422_3561246096914664336.dir/0003_pio_id_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt9422_3561246096914664336.dir/0003_pio_id_gen//qsys_system_pio_id_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_id: Done RTL generation for module 'qsys_system_pio_id'
Info (12250): Pio_id: "qsys_system" instantiated altera_avalon_pio "pio_id"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "qsys_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Rst_controller: "qsys_system" instantiated altera_reset_controller "rst_controller"
Info (12250): Fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info (12250): Hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info (12250): Avalon_bus_bridge_0_hps_avl_bus_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "avalon_bus_bridge_0_hps_avl_bus_translator"
Info (12250): Hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info (12250): Avalon_bus_bridge_0_hps_avl_bus_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "avalon_bus_bridge_0_hps_avl_bus_agent"
Info (12250): Avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info (12250): Reusing file /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v
Info (12250): Avalon_bus_bridge_0_hps_avl_bus_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "avalon_bus_bridge_0_hps_avl_bus_burst_adapter"
Info (12250): Reusing file /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Border: "hps_io" instantiated altera_interface_generator "border"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Qsys_system: Done "qsys_system" with 23 modules, 80 files
Info (12249): Finished elaborating Platform Designer system entity "qsys_system.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd
    Info (12022): Found design unit 1: DE1_SoC_top-top File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 201
    Info (12023): Found entity 1: DE1_SoC_top File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/avl_counter.vhd
    Info (12022): Found design unit 1: avl_counter-behave File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/avl_counter.vhd Line: 53
    Info (12023): Found entity 1: avl_counter File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/avl_counter.vhd Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/qsys_system.v
    Info (12023): Found entity 1: qsys_system File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/qsys_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys_system/submodules/avalon_bus_bridge.vhd
    Info (12022): Found design unit 1: avalon_bus_bridge-rtl File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/avalon_bus_bridge.vhd Line: 60
    Info (12023): Found entity 1: avalon_bus_bridge File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/avalon_bus_bridge.vhd Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_clock_pair_generator.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_hps_0.v
    Info (12023): Found entity 1: qsys_system_hps_0 File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: qsys_system_hps_0_fpga_interfaces File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io.v
    Info (12023): Found entity 1: qsys_system_hps_0_hps_io File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: qsys_system_hps_0_hps_io_border File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v
    Info (12023): Found entity 1: qsys_system_mm_interconnect_0 File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: qsys_system_mm_interconnect_0_avalon_st_adapter File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: qsys_system_mm_interconnect_0_cmd_demux File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: qsys_system_mm_interconnect_0_cmd_mux File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: qsys_system_mm_interconnect_0_router_default_decode File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: qsys_system_mm_interconnect_0_router File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: qsys_system_mm_interconnect_0_router_002_default_decode File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: qsys_system_mm_interconnect_0_router_002 File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: qsys_system_mm_interconnect_0_rsp_demux File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: qsys_system_mm_interconnect_0_rsp_mux File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_pio_id.v
    Info (12023): Found entity 1: qsys_system_pio_id File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_pio_id.v Line: 21
Info (12127): Elaborating entity "DE1_SoC_top" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top.vhd(39): used implicit default value for signal "ADC_CS_N_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 39
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top.vhd(40): used implicit default value for signal "ADC_DIN_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 40
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top.vhd(42): used implicit default value for signal "ADC_SCLK_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 42
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top.vhd(48): used implicit default value for signal "AUD_DACDAT_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 48
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top.vhd(49): used implicit default value for signal "AUD_XCK_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 49
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top.vhd(53): used implicit default value for signal "DRAM_ADDR_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 53
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top.vhd(54): used implicit default value for signal "DRAM_BA_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 54
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top.vhd(55): used implicit default value for signal "DRAM_CAS_N_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 55
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top.vhd(56): used implicit default value for signal "DRAM_CKE_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 56
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top.vhd(57): used implicit default value for signal "DRAM_CLK_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 57
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top.vhd(58): used implicit default value for signal "DRAM_CS_N_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 58
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top.vhd(60): used implicit default value for signal "DRAM_LDQM_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 60
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top.vhd(61): used implicit default value for signal "DRAM_RAS_N_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 61
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top.vhd(62): used implicit default value for signal "DRAM_UDQM_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 62
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top.vhd(63): used implicit default value for signal "DRAM_WE_N_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 63
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top.vhd(66): used implicit default value for signal "FPGA_I2C_SCLK_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 66
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top.vhd(74): used implicit default value for signal "HEX0_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 74
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top.vhd(75): used implicit default value for signal "HEX1_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 75
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top.vhd(76): used implicit default value for signal "HEX2_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 76
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top.vhd(77): used implicit default value for signal "HEX3_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 77
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top.vhd(78): used implicit default value for signal "HEX4_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 78
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top.vhd(79): used implicit default value for signal "HEX5_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 79
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top.vhd(83): used implicit default value for signal "IRDA_TXD_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 83
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top.vhd(104): used implicit default value for signal "TD_RESET_N_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 104
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top.vhd(108): used implicit default value for signal "VGA_R_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 108
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top.vhd(109): used implicit default value for signal "VGA_G_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 109
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top.vhd(110): used implicit default value for signal "VGA_B_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 110
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top.vhd(111): used implicit default value for signal "VGA_CLK_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 111
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top.vhd(112): used implicit default value for signal "VGA_SYNC_N_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 112
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top.vhd(113): used implicit default value for signal "VGA_BLANK_N_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 113
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top.vhd(114): used implicit default value for signal "VGA_HS_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 114
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top.vhd(115): used implicit default value for signal "VGA_VS_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 115
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top.vhd(197): used implicit default value for signal "FAN_CTRL_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 197
Info (12128): Elaborating entity "qsys_system" for hierarchy "qsys_system:System" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 296
Info (12128): Elaborating entity "avalon_bus_bridge" for hierarchy "qsys_system:System|avalon_bus_bridge:avalon_bus_bridge_0" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/qsys_system.v Line: 111
Info (12128): Elaborating entity "qsys_system_hps_0" for hierarchy "qsys_system:System|qsys_system_hps_0:hps_0" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/qsys_system.v Line: 173
Info (12128): Elaborating entity "qsys_system_hps_0_fpga_interfaces" for hierarchy "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_fpga_interfaces:fpga_interfaces" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0.v Line: 136
Info (12128): Elaborating entity "qsys_system_hps_0_hps_io" for hierarchy "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0.v Line: 157
Info (12128): Elaborating entity "qsys_system_hps_0_hps_io_border" for hierarchy "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io.v Line: 49
Info (12128): Elaborating entity "hps_sdram" for hierarchy "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_hps_0_hps_io_border.sv Line: 112
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ddio_out_uqe.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "qsys_system:System|qsys_system_hps_0:hps_0|qsys_system_hps_0_hps_io:hps_io|qsys_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "qsys_system_pio_id" for hierarchy "qsys_system:System|qsys_system_pio_id:pio_id" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/qsys_system.v Line: 181
Info (12128): Elaborating entity "qsys_system_mm_interconnect_0" for hierarchy "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/qsys_system.v Line: 233
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bus_bridge_0_hps_avl_bus_translator" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 338
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_id_s1_translator" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 402
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 530
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bus_bridge_0_hps_avl_bus_agent" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 614
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bus_bridge_0_hps_avl_bus_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rsp_fifo" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 655
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bus_bridge_0_hps_avl_bus_agent_rdata_fifo" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 696
Info (12128): Elaborating entity "qsys_system_mm_interconnect_0_router" for hierarchy "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router:router" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 878
Info (12128): Elaborating entity "qsys_system_mm_interconnect_0_router_default_decode" for hierarchy "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router:router|qsys_system_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv Line: 185
Info (12128): Elaborating entity "qsys_system_mm_interconnect_0_router_002" for hierarchy "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_002" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 910
Info (12128): Elaborating entity "qsys_system_mm_interconnect_0_router_002_default_decode" for hierarchy "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_002|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 976
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 1076
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalon_bus_bridge_0_hps_avl_bus_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "qsys_system_mm_interconnect_0_cmd_demux" for hierarchy "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 1149
Info (12128): Elaborating entity "qsys_system_mm_interconnect_0_cmd_mux" for hierarchy "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 1195
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "qsys_system_mm_interconnect_0_rsp_demux" for hierarchy "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 1241
Info (12128): Elaborating entity "qsys_system_mm_interconnect_0_rsp_mux" for hierarchy "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 1287
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv Line: 310
Info (12128): Elaborating entity "qsys_system_mm_interconnect_0_avalon_st_adapter" for hierarchy "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 1339
Info (12128): Elaborating entity "qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "qsys_system:System|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "qsys_system:System|altera_reset_controller:rst_controller" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/qsys_system.v Line: 296
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "qsys_system:System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "qsys_system:System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "qsys_system:System|altera_reset_controller:rst_controller_001" File: /home/reds/Desktop/lab01/jeremy/code/hard/eda/db/ip/qsys_system/qsys_system.v Line: 359
Info (12128): Elaborating entity "avl_counter" for hierarchy "avl_counter:avl_counter_inst" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 349
Warning (12241): 32 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_ADCLRCK_io" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 45
    Warning (13040): bidirectional pin "AUD_DACLRCK_io" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 47
    Warning (13040): bidirectional pin "AUD_BCLK_io" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 50
    Warning (13040): bidirectional pin "DRAM_DQ_io[0]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 59
    Warning (13040): bidirectional pin "DRAM_DQ_io[1]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 59
    Warning (13040): bidirectional pin "DRAM_DQ_io[2]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 59
    Warning (13040): bidirectional pin "DRAM_DQ_io[3]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 59
    Warning (13040): bidirectional pin "DRAM_DQ_io[4]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 59
    Warning (13040): bidirectional pin "DRAM_DQ_io[5]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 59
    Warning (13040): bidirectional pin "DRAM_DQ_io[6]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 59
    Warning (13040): bidirectional pin "DRAM_DQ_io[7]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 59
    Warning (13040): bidirectional pin "DRAM_DQ_io[8]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 59
    Warning (13040): bidirectional pin "DRAM_DQ_io[9]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 59
    Warning (13040): bidirectional pin "DRAM_DQ_io[10]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 59
    Warning (13040): bidirectional pin "DRAM_DQ_io[11]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 59
    Warning (13040): bidirectional pin "DRAM_DQ_io[12]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 59
    Warning (13040): bidirectional pin "DRAM_DQ_io[13]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 59
    Warning (13040): bidirectional pin "DRAM_DQ_io[14]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 59
    Warning (13040): bidirectional pin "DRAM_DQ_io[15]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 59
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT_io" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 67
    Warning (13040): bidirectional pin "GPIO_0_io[0]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 70
    Warning (13040): bidirectional pin "GPIO_0_io[1]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 70
    Warning (13040): bidirectional pin "GPIO_0_io[2]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 70
    Warning (13040): bidirectional pin "GPIO_0_io[3]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 70
    Warning (13040): bidirectional pin "GPIO_0_io[4]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 70
    Warning (13040): bidirectional pin "GPIO_0_io[5]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 70
    Warning (13040): bidirectional pin "GPIO_0_io[6]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 70
    Warning (13040): bidirectional pin "GPIO_0_io[7]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 70
    Warning (13040): bidirectional pin "GPIO_0_io[8]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 70
    Warning (13040): bidirectional pin "GPIO_0_io[9]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 70
    Warning (13040): bidirectional pin "GPIO_0_io[10]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 70
    Warning (13040): bidirectional pin "GPIO_0_io[11]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 70
    Warning (13040): bidirectional pin "GPIO_0_io[12]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 70
    Warning (13040): bidirectional pin "GPIO_0_io[13]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 70
    Warning (13040): bidirectional pin "GPIO_0_io[14]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 70
    Warning (13040): bidirectional pin "GPIO_0_io[15]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 70
    Warning (13040): bidirectional pin "GPIO_0_io[16]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 70
    Warning (13040): bidirectional pin "GPIO_0_io[17]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 70
    Warning (13040): bidirectional pin "GPIO_0_io[18]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 70
    Warning (13040): bidirectional pin "GPIO_0_io[19]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 70
    Warning (13040): bidirectional pin "GPIO_0_io[20]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 70
    Warning (13040): bidirectional pin "GPIO_0_io[21]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 70
    Warning (13040): bidirectional pin "GPIO_0_io[22]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 70
    Warning (13040): bidirectional pin "GPIO_0_io[23]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 70
    Warning (13040): bidirectional pin "GPIO_0_io[24]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 70
    Warning (13040): bidirectional pin "GPIO_0_io[25]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 70
    Warning (13040): bidirectional pin "GPIO_0_io[26]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 70
    Warning (13040): bidirectional pin "GPIO_0_io[27]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 70
    Warning (13040): bidirectional pin "GPIO_0_io[28]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 70
    Warning (13040): bidirectional pin "GPIO_0_io[29]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 70
    Warning (13040): bidirectional pin "GPIO_0_io[30]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 70
    Warning (13040): bidirectional pin "GPIO_0_io[31]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 70
    Warning (13040): bidirectional pin "GPIO_0_io[32]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 70
    Warning (13040): bidirectional pin "GPIO_0_io[33]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 70
    Warning (13040): bidirectional pin "GPIO_0_io[34]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 70
    Warning (13040): bidirectional pin "GPIO_0_io[35]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 70
    Warning (13040): bidirectional pin "GPIO_1_io[0]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 71
    Warning (13040): bidirectional pin "GPIO_1_io[1]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 71
    Warning (13040): bidirectional pin "GPIO_1_io[2]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 71
    Warning (13040): bidirectional pin "GPIO_1_io[3]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 71
    Warning (13040): bidirectional pin "GPIO_1_io[4]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 71
    Warning (13040): bidirectional pin "GPIO_1_io[5]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 71
    Warning (13040): bidirectional pin "GPIO_1_io[6]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 71
    Warning (13040): bidirectional pin "GPIO_1_io[7]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 71
    Warning (13040): bidirectional pin "GPIO_1_io[8]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 71
    Warning (13040): bidirectional pin "GPIO_1_io[9]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 71
    Warning (13040): bidirectional pin "GPIO_1_io[10]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 71
    Warning (13040): bidirectional pin "GPIO_1_io[11]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 71
    Warning (13040): bidirectional pin "GPIO_1_io[12]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 71
    Warning (13040): bidirectional pin "GPIO_1_io[13]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 71
    Warning (13040): bidirectional pin "GPIO_1_io[14]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 71
    Warning (13040): bidirectional pin "GPIO_1_io[15]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 71
    Warning (13040): bidirectional pin "GPIO_1_io[16]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 71
    Warning (13040): bidirectional pin "GPIO_1_io[17]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 71
    Warning (13040): bidirectional pin "GPIO_1_io[18]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 71
    Warning (13040): bidirectional pin "GPIO_1_io[19]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 71
    Warning (13040): bidirectional pin "GPIO_1_io[20]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 71
    Warning (13040): bidirectional pin "GPIO_1_io[21]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 71
    Warning (13040): bidirectional pin "GPIO_1_io[22]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 71
    Warning (13040): bidirectional pin "GPIO_1_io[23]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 71
    Warning (13040): bidirectional pin "GPIO_1_io[24]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 71
    Warning (13040): bidirectional pin "GPIO_1_io[25]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 71
    Warning (13040): bidirectional pin "GPIO_1_io[26]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 71
    Warning (13040): bidirectional pin "GPIO_1_io[27]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 71
    Warning (13040): bidirectional pin "GPIO_1_io[28]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 71
    Warning (13040): bidirectional pin "GPIO_1_io[29]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 71
    Warning (13040): bidirectional pin "GPIO_1_io[30]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 71
    Warning (13040): bidirectional pin "GPIO_1_io[31]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 71
    Warning (13040): bidirectional pin "GPIO_1_io[32]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 71
    Warning (13040): bidirectional pin "GPIO_1_io[33]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 71
    Warning (13040): bidirectional pin "GPIO_1_io[34]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 71
    Warning (13040): bidirectional pin "GPIO_1_io[35]" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 71
    Warning (13040): bidirectional pin "PS2_CLK_io" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 92
    Warning (13040): bidirectional pin "PS2_DAT_io" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 93
    Warning (13040): bidirectional pin "PS2_CLK2_io" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 94
    Warning (13040): bidirectional pin "PS2_DAT2_io" has no driver File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 95
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "HPS_DDR3_DQ_io[0]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 126
    Warning (13010): Node "HPS_DDR3_DQ_io[1]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 126
    Warning (13010): Node "HPS_DDR3_DQ_io[2]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 126
    Warning (13010): Node "HPS_DDR3_DQ_io[3]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 126
    Warning (13010): Node "HPS_DDR3_DQ_io[4]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 126
    Warning (13010): Node "HPS_DDR3_DQ_io[5]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 126
    Warning (13010): Node "HPS_DDR3_DQ_io[6]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 126
    Warning (13010): Node "HPS_DDR3_DQ_io[7]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 126
    Warning (13010): Node "HPS_DDR3_DQ_io[8]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 126
    Warning (13010): Node "HPS_DDR3_DQ_io[9]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 126
    Warning (13010): Node "HPS_DDR3_DQ_io[10]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 126
    Warning (13010): Node "HPS_DDR3_DQ_io[11]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 126
    Warning (13010): Node "HPS_DDR3_DQ_io[12]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 126
    Warning (13010): Node "HPS_DDR3_DQ_io[13]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 126
    Warning (13010): Node "HPS_DDR3_DQ_io[14]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 126
    Warning (13010): Node "HPS_DDR3_DQ_io[15]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 126
    Warning (13010): Node "HPS_DDR3_DQ_io[16]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 126
    Warning (13010): Node "HPS_DDR3_DQ_io[17]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 126
    Warning (13010): Node "HPS_DDR3_DQ_io[18]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 126
    Warning (13010): Node "HPS_DDR3_DQ_io[19]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 126
    Warning (13010): Node "HPS_DDR3_DQ_io[20]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 126
    Warning (13010): Node "HPS_DDR3_DQ_io[21]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 126
    Warning (13010): Node "HPS_DDR3_DQ_io[22]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 126
    Warning (13010): Node "HPS_DDR3_DQ_io[23]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 126
    Warning (13010): Node "HPS_DDR3_DQ_io[24]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 126
    Warning (13010): Node "HPS_DDR3_DQ_io[25]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 126
    Warning (13010): Node "HPS_DDR3_DQ_io[26]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 126
    Warning (13010): Node "HPS_DDR3_DQ_io[27]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 126
    Warning (13010): Node "HPS_DDR3_DQ_io[28]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 126
    Warning (13010): Node "HPS_DDR3_DQ_io[29]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 126
    Warning (13010): Node "HPS_DDR3_DQ_io[30]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 126
    Warning (13010): Node "HPS_DDR3_DQ_io[31]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 126
    Warning (13010): Node "HPS_DDR3_DQS_N_io[0]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 127
    Warning (13010): Node "HPS_DDR3_DQS_N_io[1]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 127
    Warning (13010): Node "HPS_DDR3_DQS_N_io[2]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 127
    Warning (13010): Node "HPS_DDR3_DQS_N_io[3]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 127
    Warning (13010): Node "HPS_DDR3_DQS_P_io[0]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 128
    Warning (13010): Node "HPS_DDR3_DQS_P_io[1]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 128
    Warning (13010): Node "HPS_DDR3_DQS_P_io[2]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 128
    Warning (13010): Node "HPS_DDR3_DQS_P_io[3]~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 128
    Warning (13010): Node "HPS_KEY_io~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 165
    Warning (13010): Node "HPS_LED_io~synth" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 168
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_CS_N_o" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 39
    Warning (13410): Pin "ADC_DIN_o" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 40
    Warning (13410): Pin "ADC_SCLK_o" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 42
    Warning (13410): Pin "AUD_DACDAT_o" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 48
    Warning (13410): Pin "AUD_XCK_o" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 49
    Warning (13410): Pin "DRAM_ADDR_o[0]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 53
    Warning (13410): Pin "DRAM_ADDR_o[1]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 53
    Warning (13410): Pin "DRAM_ADDR_o[2]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 53
    Warning (13410): Pin "DRAM_ADDR_o[3]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 53
    Warning (13410): Pin "DRAM_ADDR_o[4]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 53
    Warning (13410): Pin "DRAM_ADDR_o[5]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 53
    Warning (13410): Pin "DRAM_ADDR_o[6]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 53
    Warning (13410): Pin "DRAM_ADDR_o[7]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 53
    Warning (13410): Pin "DRAM_ADDR_o[8]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 53
    Warning (13410): Pin "DRAM_ADDR_o[9]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 53
    Warning (13410): Pin "DRAM_ADDR_o[10]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 53
    Warning (13410): Pin "DRAM_ADDR_o[11]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 53
    Warning (13410): Pin "DRAM_ADDR_o[12]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 53
    Warning (13410): Pin "DRAM_BA_o[0]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 54
    Warning (13410): Pin "DRAM_BA_o[1]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 54
    Warning (13410): Pin "DRAM_CAS_N_o" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 55
    Warning (13410): Pin "DRAM_CKE_o" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 56
    Warning (13410): Pin "DRAM_CLK_o" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 57
    Warning (13410): Pin "DRAM_CS_N_o" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 58
    Warning (13410): Pin "DRAM_LDQM_o" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 60
    Warning (13410): Pin "DRAM_RAS_N_o" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 61
    Warning (13410): Pin "DRAM_UDQM_o" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 62
    Warning (13410): Pin "DRAM_WE_N_o" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 63
    Warning (13410): Pin "FPGA_I2C_SCLK_o" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 66
    Warning (13410): Pin "HEX0_o[0]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 74
    Warning (13410): Pin "HEX0_o[1]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 74
    Warning (13410): Pin "HEX0_o[2]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 74
    Warning (13410): Pin "HEX0_o[3]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 74
    Warning (13410): Pin "HEX0_o[4]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 74
    Warning (13410): Pin "HEX0_o[5]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 74
    Warning (13410): Pin "HEX0_o[6]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 74
    Warning (13410): Pin "HEX1_o[0]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 75
    Warning (13410): Pin "HEX1_o[1]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 75
    Warning (13410): Pin "HEX1_o[2]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 75
    Warning (13410): Pin "HEX1_o[3]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 75
    Warning (13410): Pin "HEX1_o[4]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 75
    Warning (13410): Pin "HEX1_o[5]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 75
    Warning (13410): Pin "HEX1_o[6]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 75
    Warning (13410): Pin "HEX2_o[0]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 76
    Warning (13410): Pin "HEX2_o[1]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 76
    Warning (13410): Pin "HEX2_o[2]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 76
    Warning (13410): Pin "HEX2_o[3]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 76
    Warning (13410): Pin "HEX2_o[4]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 76
    Warning (13410): Pin "HEX2_o[5]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 76
    Warning (13410): Pin "HEX2_o[6]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 76
    Warning (13410): Pin "HEX3_o[0]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 77
    Warning (13410): Pin "HEX3_o[1]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 77
    Warning (13410): Pin "HEX3_o[2]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 77
    Warning (13410): Pin "HEX3_o[3]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 77
    Warning (13410): Pin "HEX3_o[4]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 77
    Warning (13410): Pin "HEX3_o[5]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 77
    Warning (13410): Pin "HEX3_o[6]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 77
    Warning (13410): Pin "HEX4_o[0]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 78
    Warning (13410): Pin "HEX4_o[1]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 78
    Warning (13410): Pin "HEX4_o[2]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 78
    Warning (13410): Pin "HEX4_o[3]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 78
    Warning (13410): Pin "HEX4_o[4]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 78
    Warning (13410): Pin "HEX4_o[5]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 78
    Warning (13410): Pin "HEX4_o[6]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 78
    Warning (13410): Pin "HEX5_o[0]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 79
    Warning (13410): Pin "HEX5_o[1]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 79
    Warning (13410): Pin "HEX5_o[2]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 79
    Warning (13410): Pin "HEX5_o[3]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 79
    Warning (13410): Pin "HEX5_o[4]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 79
    Warning (13410): Pin "HEX5_o[5]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 79
    Warning (13410): Pin "HEX5_o[6]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 79
    Warning (13410): Pin "IRDA_TXD_o" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 83
    Warning (13410): Pin "LEDR_o[0]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 89
    Warning (13410): Pin "LEDR_o[1]" is stuck at VCC File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 89
    Warning (13410): Pin "LEDR_o[2]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 89
    Warning (13410): Pin "LEDR_o[3]" is stuck at VCC File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 89
    Warning (13410): Pin "LEDR_o[4]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 89
    Warning (13410): Pin "LEDR_o[5]" is stuck at VCC File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 89
    Warning (13410): Pin "LEDR_o[6]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 89
    Warning (13410): Pin "LEDR_o[7]" is stuck at VCC File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 89
    Warning (13410): Pin "LEDR_o[8]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 89
    Warning (13410): Pin "LEDR_o[9]" is stuck at VCC File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 89
    Warning (13410): Pin "TD_RESET_N_o" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 104
    Warning (13410): Pin "VGA_R_o[0]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 108
    Warning (13410): Pin "VGA_R_o[1]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 108
    Warning (13410): Pin "VGA_R_o[2]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 108
    Warning (13410): Pin "VGA_R_o[3]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 108
    Warning (13410): Pin "VGA_R_o[4]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 108
    Warning (13410): Pin "VGA_R_o[5]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 108
    Warning (13410): Pin "VGA_R_o[6]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 108
    Warning (13410): Pin "VGA_R_o[7]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 108
    Warning (13410): Pin "VGA_G_o[0]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 109
    Warning (13410): Pin "VGA_G_o[1]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 109
    Warning (13410): Pin "VGA_G_o[2]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 109
    Warning (13410): Pin "VGA_G_o[3]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 109
    Warning (13410): Pin "VGA_G_o[4]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 109
    Warning (13410): Pin "VGA_G_o[5]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 109
    Warning (13410): Pin "VGA_G_o[6]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 109
    Warning (13410): Pin "VGA_G_o[7]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 109
    Warning (13410): Pin "VGA_B_o[0]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 110
    Warning (13410): Pin "VGA_B_o[1]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 110
    Warning (13410): Pin "VGA_B_o[2]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 110
    Warning (13410): Pin "VGA_B_o[3]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 110
    Warning (13410): Pin "VGA_B_o[4]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 110
    Warning (13410): Pin "VGA_B_o[5]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 110
    Warning (13410): Pin "VGA_B_o[6]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 110
    Warning (13410): Pin "VGA_B_o[7]" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 110
    Warning (13410): Pin "VGA_CLK_o" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 111
    Warning (13410): Pin "VGA_SYNC_N_o" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 112
    Warning (13410): Pin "VGA_BLANK_N_o" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 113
    Warning (13410): Pin "VGA_HS_o" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 114
    Warning (13410): Pin "VGA_VS_o" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 115
    Warning (13410): Pin "FAN_CTRL_o" is stuck at GND File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 197
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register avl_counter:avl_counter_inst|state_s[31] will power up to Low File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/avl_counter.vhd Line: 92
Info (17049): 93 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "qsys_system_hps_0_hps_io_border:border"
Info (144001): Generated suppressed messages file /home/reds/Desktop/lab01/jeremy/code/hard/eda/output_files/DE1_SoC_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 10 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 31 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50_i" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 34
    Warning (15610): No output dependent on input pin "CLOCK3_50_i" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 35
    Warning (15610): No output dependent on input pin "CLOCK4_50_i" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 36
    Warning (15610): No output dependent on input pin "ADC_DOUT_i" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 41
    Warning (15610): No output dependent on input pin "AUD_ADCDAT_i" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 46
    Warning (15610): No output dependent on input pin "IRDA_RXD_i" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 82
    Warning (15610): No output dependent on input pin "KEY_i[0]" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 86
    Warning (15610): No output dependent on input pin "KEY_i[1]" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 86
    Warning (15610): No output dependent on input pin "KEY_i[2]" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 86
    Warning (15610): No output dependent on input pin "KEY_i[3]" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 86
    Warning (15610): No output dependent on input pin "SW_i[0]" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 98
    Warning (15610): No output dependent on input pin "SW_i[1]" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 98
    Warning (15610): No output dependent on input pin "SW_i[2]" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 98
    Warning (15610): No output dependent on input pin "SW_i[3]" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 98
    Warning (15610): No output dependent on input pin "SW_i[4]" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 98
    Warning (15610): No output dependent on input pin "SW_i[5]" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 98
    Warning (15610): No output dependent on input pin "SW_i[6]" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 98
    Warning (15610): No output dependent on input pin "SW_i[7]" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 98
    Warning (15610): No output dependent on input pin "SW_i[8]" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 98
    Warning (15610): No output dependent on input pin "SW_i[9]" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 98
    Warning (15610): No output dependent on input pin "TD_CLK27_i" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 101
    Warning (15610): No output dependent on input pin "TD_DATA_i[0]" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 102
    Warning (15610): No output dependent on input pin "TD_DATA_i[1]" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 102
    Warning (15610): No output dependent on input pin "TD_DATA_i[2]" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 102
    Warning (15610): No output dependent on input pin "TD_DATA_i[3]" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 102
    Warning (15610): No output dependent on input pin "TD_DATA_i[4]" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 102
    Warning (15610): No output dependent on input pin "TD_DATA_i[5]" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 102
    Warning (15610): No output dependent on input pin "TD_DATA_i[6]" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 102
    Warning (15610): No output dependent on input pin "TD_DATA_i[7]" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 102
    Warning (15610): No output dependent on input pin "TD_HS_i" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 103
    Warning (15610): No output dependent on input pin "TD_VS_i" File: /home/reds/Desktop/lab01/jeremy/code/hard/src_vhdl/DE1_SoC_top.vhd Line: 105
Info (21057): Implemented 2082 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 33 input pins
    Info (21059): Implemented 144 output pins
    Info (21060): Implemented 138 bidirectional pins
    Info (21061): Implemented 1125 logic cells
    Info (21066): Implemented 1 delay-locked loops
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 345 warnings
    Info: Peak virtual memory: 1212 megabytes
    Info: Processing ended: Mon Mar  6 15:31:49 2023
    Info: Elapsed time: 00:01:58
    Info: Total CPU time (on all processors): 00:02:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/reds/Desktop/lab01/jeremy/code/hard/eda/output_files/DE1_SoC_top.map.smsg.


