# Reading D:/Apps/ModelSim/modelsim_ase/tcl/vsim/pref.tcl 
# do SystemBus_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\Apps\ModelSim\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\Apps\ModelSim\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/scaledclock.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module scaledclock
# 
# Top level modules:
# 	scaledclock
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module slave_wrapper
# 
# Top level modules:
# 	slave_wrapper
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module slave_port
# 
# Top level modules:
# 	slave_port
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_out_port.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module slave_out_port
# 
# Top level modules:
# 	slave_out_port
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module slave_in_port
# 
# Top level modules:
# 	slave_in_port
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Wrapper.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InterConn_Wrapper
# 
# Top level modules:
# 	InterConn_Wrapper
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Multiplexer.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InterConn_Multiplexer
# 
# Top level modules:
# 	InterConn_Multiplexer
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Arbitter.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InterConn_Arbitter
# 
# Top level modules:
# 	InterConn_Arbitter
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module master_out_port
# 
# Top level modules:
# 	master_out_port
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_in_port.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module master_in_port
# 
# Top level modules:
# 	master_in_port
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_port.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module master_port
# 
# Top level modules:
# 	master_port
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Top
# 
# Top level modules:
# 	Top
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Top_tb
# 
# Top level modules:
# 	Top_tb
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_module.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module master_module
# 
# Top level modules:
# 	master_module
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/event_handler.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module event_handler
# 
# Top level modules:
# 	event_handler
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module input_commands
# 
# Top level modules:
# 	input_commands
# 
vsim -L altera_mf_ver -do SystemBus_run_msim_rtl_verilog.do -l msim_transcript -gui work.Top_tb
# vsim -L altera_mf_ver -do SystemBus_run_msim_rtl_verilog.do -l msim_transcript -gui work.Top_tb 
# Loading sv_std.std
# Loading work.Top_tb
# Loading work.Top
# Loading work.scaledclock
# Loading work.input_commands
# Loading work.master_module
# Loading work.master_port
# Loading work.master_in_port
# Loading work.master_out_port
# Loading work.event_handler
# Loading work.InterConn_Wrapper
# Loading work.InterConn_Arbitter
# Loading work.InterConn_Multiplexer
# Loading work.slave_wrapper
# Loading work.slave_port
# Loading work.slave_in_port
# Loading work.slave_out_port
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# do SystemBus_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/scaledclock.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module scaledclock
# 
# Top level modules:
# 	scaledclock
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module slave_wrapper
# 
# Top level modules:
# 	slave_wrapper
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module slave_port
# 
# Top level modules:
# 	slave_port
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_out_port.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module slave_out_port
# 
# Top level modules:
# 	slave_out_port
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module slave_in_port
# 
# Top level modules:
# 	slave_in_port
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Wrapper.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InterConn_Wrapper
# 
# Top level modules:
# 	InterConn_Wrapper
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Multiplexer.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InterConn_Multiplexer
# 
# Top level modules:
# 	InterConn_Multiplexer
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Arbitter.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InterConn_Arbitter
# 
# Top level modules:
# 	InterConn_Arbitter
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module master_out_port
# 
# Top level modules:
# 	master_out_port
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_in_port.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module master_in_port
# 
# Top level modules:
# 	master_in_port
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_port.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module master_port
# 
# Top level modules:
# 	master_port
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Top
# 
# Top level modules:
# 	Top
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Top_tb
# 
# Top level modules:
# 	Top_tb
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_module.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module master_module
# 
# Top level modules:
# 	master_module
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/event_handler.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module event_handler
# 
# Top level modules:
# 	event_handler
# vlog -sv -work work +incdir+D:/ACADEMICS/Sem7/ADS/System\ Bus\ design/Serial-Bus/Top\ Module {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module input_commands
# 
# Top level modules:
# 	input_commands
# 
add wave -position end  sim:/Top_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Tresh  Hostname: TRESHANROG  ProcessID: 14388
# 
#           Attempting to use alternate WLF file "./wlftbrnrrc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftbrnrrc
# 
add wave -position end  sim:/Top_tb/reset
add wave -position end  sim:/Top_tb/enable
add wave -position end  sim:/Top_tb/button1_raw
add wave -position end  sim:/Top_tb/button2_raw
add wave -position end  sim:/Top_tb/button3_raw
add wave -position end  sim:/Top_tb/mode_switch
add wave -position end  sim:/Top_tb/rw_switch1
add wave -position end  sim:/Top_tb/rw_switch2
add wave -position end  sim:/Top_tb/switch_array
add wave -position end  sim:/Top_tb/scaled_clk
add wave -position end  sim:/Top_tb/DUT/button1
add wave -position end  sim:/Top_tb/DUT/button2
add wave -position end  sim:/Top_tb/DUT/button3
add wave -position end  sim:/Top_tb/DUT/read1
add wave -position end  sim:/Top_tb/DUT/write1
add wave -position end  sim:/Top_tb/DUT/data1
add wave -position end  sim:/Top_tb/DUT/address1
add wave -position end  sim:/Top_tb/DUT/slave1
add wave -position end  sim:/Top_tb/DUT/burst_num1
add wave -position end  sim:/Top_tb/DUT/read2
add wave -position end  sim:/Top_tb/DUT/write2
add wave -position end  sim:/Top_tb/DUT/data2
add wave -position end  sim:/Top_tb/DUT/address2
add wave -position end  sim:/Top_tb/DUT/slave2
add wave -position end  sim:/Top_tb/DUT/burst_num2
run -all
# ** Note: $finish    : D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv(175)
#    Time: 603830 ns  Iteration: 0  Instance: /Top_tb
# 1
# Break in Module Top_tb at D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv line 175
# WARNING: No extended dataflow license exists
add wave -position end  sim:/Top_tb/DUT/C_INPUTS/read1
add wave -position end  sim:/Top_tb/DUT/C_INPUTS/write1
add wave -position end  sim:/Top_tb/DUT/C_INPUTS/data1
add wave -position end  sim:/Top_tb/DUT/C_INPUTS/address1
add wave -position end  sim:/Top_tb/DUT/C_INPUTS/slave1
add wave -position end  sim:/Top_tb/DUT/C_INPUTS/burst_num1
restart
# Loading sv_std.std
# Loading work.Top_tb
# Loading work.Top
# Loading work.scaledclock
# Loading work.input_commands
# Loading work.master_module
# Loading work.master_port
# Loading work.master_in_port
# Loading work.master_out_port
# Loading work.event_handler
# Loading work.InterConn_Wrapper
# Loading work.InterConn_Arbitter
# Loading work.InterConn_Multiplexer
# Loading work.slave_wrapper
# Loading work.slave_port
# Loading work.slave_in_port
# Loading work.slave_out_port
# Loading work.BRAM
run -all
# ** Note: $finish    : D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv(175)
#    Time: 603830 ns  Iteration: 0  Instance: /Top_tb
# 1
# Break in Module Top_tb at D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv line 175
add wave -position end  sim:/Top_tb/DUT/C_INPUTS/button1
add wave -position end  sim:/Top_tb/DUT/C_INPUTS/button2
add wave -position end  sim:/Top_tb/DUT/C_INPUTS/button3
add wave -position end  sim:/Top_tb/DUT/C_INPUTS/switch_array
add wave -position end  sim:/Top_tb/DUT/C_INPUTS/mode_switch
add wave -position end  sim:/Top_tb/DUT/C_INPUTS/rw_switch1
add wave -position end  sim:/Top_tb/DUT/C_INPUTS/rw_switch2
restart
# Loading sv_std.std
# Loading work.Top_tb
# Loading work.Top
# Loading work.scaledclock
# Loading work.input_commands
# Loading work.master_module
# Loading work.master_port
# Loading work.master_in_port
# Loading work.master_out_port
# Loading work.event_handler
# Loading work.InterConn_Wrapper
# Loading work.InterConn_Arbitter
# Loading work.InterConn_Multiplexer
# Loading work.slave_wrapper
# Loading work.slave_port
# Loading work.slave_in_port
# Loading work.slave_out_port
run -all
# ** Note: $finish    : D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv(175)
#    Time: 603830 ns  Iteration: 0  Instance: /Top_tb
# 1
# Break in Module Top_tb at D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv line 175
add wave -position end  sim:/Top_tb/DUT/SLAVE_1/write_enable
add wave -position end  sim:/Top_tb/DUT/SLAVE_1/m_valid
add wave -position end  sim:/Top_tb/DUT/SLAVE_1/s_ready
add wave -position end  sim:/Top_tb/DUT/SLAVE_1/rx_address
add wave -position end  sim:/Top_tb/DUT/SLAVE_1/rx_data
add wave -position end  sim:/Top_tb/DUT/SLAVE_1/rx_burst
add wave -position end  sim:/Top_tb/DUT/SLAVE_1/SLAVE_PORT/burst_counter
add wave -position end  sim:/Top_tb/DUT/SLAVE_1/SLAVE_PORT/burst
add wave -position end  sim:/Top_tb/DUT/SLAVE_1/address
add wave -position end  sim:/Top_tb/DUT/SLAVE_1/data
add wave -position end  sim:/Top_tb/DUT/SLAVE_1/BRAM/address
add wave -position end  sim:/Top_tb/DUT/SLAVE_1/BRAM/data
add wave -position end  sim:/Top_tb/DUT/SLAVE_1/BRAM/wren
restart
# Loading sv_std.std
# Loading work.Top_tb
# Loading work.Top
# Loading work.scaledclock
# Loading work.input_commands
# Loading work.master_module
# Loading work.master_port
# Loading work.master_in_port
# Loading work.master_out_port
# Loading work.event_handler
# Loading work.InterConn_Wrapper
# Loading work.InterConn_Arbitter
# Loading work.InterConn_Multiplexer
# Loading work.slave_wrapper
# Loading work.slave_port
# Loading work.slave_in_port
# Loading work.slave_out_port
run -all
# ** Note: $finish    : D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv(175)
#    Time: 603830 ns  Iteration: 0  Instance: /Top_tb
# 1
# Break in Module Top_tb at D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv line 175
mem save -o S1_mem_M1_burst_w*.mem -f mti -data symbolic -addr decimal /Top_tb/DUT/SLAVE_1/BRAM/altsyncram_component/mem_data
# ** Error: (vsim-7) Failed to open mem file "S1_mem_M1_burst_w*.mem" in write mode.
# Invalid argument. (errno = EINVAL)
mem save -o {D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Report/Simulation screenshots/S1_mem_M1_burst_w.mem} -f mti -data symbolic -addr decimal /Top_tb/DUT/SLAVE_1/BRAM/altsyncram_component/mem_data
add wave -position end  sim:/Top_tb/DUT/SLAVE_1/SLAVE_PORT/read_enable
add wave -position end  sim:/Top_tb/DUT/SLAVE_1/SLAVE_PORT/m_ready
add wave -position end  sim:/Top_tb/DUT/SLAVE_1/SLAVE_PORT/m_valid
add wave -position end  sim:/Top_tb/DUT/SLAVE_1/SLAVE_PORT/s_valid
add wave -position end  sim:/Top_tb/DUT/SLAVE_1/SLAVE_PORT/s_ready
add wave -position end  sim:/Top_tb/DUT/SLAVE_1/SLAVE_PORT/rx_address
add wave -position end  sim:/Top_tb/DUT/SLAVE_1/SLAVE_PORT/rx_burst
add wave -position end  sim:/Top_tb/DUT/SLAVE_1/SLAVE_PORT/rx_data
add wave -position end  sim:/Top_tb/DUT/SLAVE_1/SLAVE_PORT/data_input
add wave -position end  sim:/Top_tb/DUT/SLAVE_1/SLAVE_PORT/address
add wave -position end  sim:/Top_tb/DUT/SLAVE_1/SLAVE_PORT/burst_bit_counter
add wave -position end  sim:/Top_tb/DUT/SLAVE_1/SLAVE_PORT/s_in_ready
add wave -position end  sim:/Top_tb/DUT/SLAVE_1/SLAVE_PORT/s_out_ready
add wave -position end  sim:/Top_tb/DUT/SLAVE_1/SLAVE_PORT/rx_done
add wave -position end  sim:/Top_tb/DUT/SLAVE_1/SLAVE_PORT/s_tx_done
add wave -position end  sim:/Top_tb/DUT/SLAVE_1/BRAM/rden
add wave -position end  sim:/Top_tb/DUT/SLAVE_1/BRAM/address
add wave -position end  sim:/Top_tb/DUT/SLAVE_1/BRAM/q
add wave -position end  sim:/Top_tb/DUT/MASTER1/MASTER_PORT/data_in
restart
# Loading sv_std.std
# Loading work.Top_tb
# Loading work.Top
# Loading work.scaledclock
# Loading work.input_commands
# Loading work.master_module
# Loading work.master_port
# Loading work.master_in_port
# Loading work.master_out_port
# Loading work.event_handler
# Loading work.InterConn_Wrapper
# Loading work.InterConn_Arbitter
# Loading work.InterConn_Multiplexer
# Loading work.slave_wrapper
# Loading work.slave_port
# Loading work.slave_in_port
# Loading work.slave_out_port
run -all
# ** Note: $finish    : D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv(175)
#    Time: 603830 ns  Iteration: 0  Instance: /Top_tb
# 1
# Break in Module Top_tb at D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv line 175
add wave -position end  sim:/Top_tb/DUT/SLAVE_1/split_enable
restart
# Loading sv_std.std
# Loading work.Top_tb
# Loading work.Top
# Loading work.scaledclock
# Loading work.input_commands
# Loading work.master_module
# Loading work.master_port
# Loading work.master_in_port
# Loading work.master_out_port
# Loading work.event_handler
# Loading work.InterConn_Wrapper
# Loading work.InterConn_Arbitter
# Loading work.InterConn_Multiplexer
# Loading work.slave_wrapper
# Loading work.slave_port
# Loading work.slave_in_port
# Loading work.slave_out_port
run -all
# ** Note: $finish    : D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv(175)
#    Time: 603830 ns  Iteration: 0  Instance: /Top_tb
# 1
# Break in Module Top_tb at D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv line 175
add wave -position 15  sim:/Top_tb/DUT/SLAVE_1/SLAVE_PORT/burst_counter
