#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001dd49a4ca90 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001dd49adf340_0 .net "PC", 31 0, L_000001dd49b6b0e0;  1 drivers
v000001dd49add9a0_0 .net "cycles_consumed", 31 0, v000001dd49adf660_0;  1 drivers
v000001dd49ade940_0 .var "input_clk", 0 0;
v000001dd49adea80_0 .var "rst", 0 0;
S_000001dd49879f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001dd49a4ca90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001dd49a21ee0 .functor NOR 1, v000001dd49ade940_0, v000001dd49ad0a30_0, C4<0>, C4<0>;
L_000001dd49a215b0 .functor AND 1, v000001dd49ab4cb0_0, v000001dd49ab4c10_0, C4<1>, C4<1>;
L_000001dd49a20890 .functor AND 1, L_000001dd49a215b0, L_000001dd49adf480, C4<1>, C4<1>;
L_000001dd49a21930 .functor AND 1, v000001dd49aa5d30_0, v000001dd49aa4930_0, C4<1>, C4<1>;
L_000001dd49a20eb0 .functor AND 1, L_000001dd49a21930, L_000001dd49adda40, C4<1>, C4<1>;
L_000001dd49a20900 .functor AND 1, v000001dd49ad23d0_0, v000001dd49ad2290_0, C4<1>, C4<1>;
L_000001dd49a20f20 .functor AND 1, L_000001dd49a20900, L_000001dd49adf5c0, C4<1>, C4<1>;
L_000001dd49a21d90 .functor AND 1, v000001dd49ab4cb0_0, v000001dd49ab4c10_0, C4<1>, C4<1>;
L_000001dd49a21620 .functor AND 1, L_000001dd49a21d90, L_000001dd49adf700, C4<1>, C4<1>;
L_000001dd49a20c10 .functor AND 1, v000001dd49aa5d30_0, v000001dd49aa4930_0, C4<1>, C4<1>;
L_000001dd49a212a0 .functor AND 1, L_000001dd49a20c10, L_000001dd49adf8e0, C4<1>, C4<1>;
L_000001dd49a21700 .functor AND 1, v000001dd49ad23d0_0, v000001dd49ad2290_0, C4<1>, C4<1>;
L_000001dd49a21380 .functor AND 1, L_000001dd49a21700, L_000001dd49addd60, C4<1>, C4<1>;
L_000001dd49ae6000 .functor NOT 1, L_000001dd49a21ee0, C4<0>, C4<0>, C4<0>;
L_000001dd49ae57b0 .functor NOT 1, L_000001dd49a21ee0, C4<0>, C4<0>, C4<0>;
L_000001dd49b4eee0 .functor NOT 1, L_000001dd49a21ee0, C4<0>, C4<0>, C4<0>;
L_000001dd49b501b0 .functor NOT 1, L_000001dd49a21ee0, C4<0>, C4<0>, C4<0>;
L_000001dd49b50220 .functor NOT 1, L_000001dd49a21ee0, C4<0>, C4<0>, C4<0>;
L_000001dd49b6b0e0 .functor BUFZ 32, v000001dd49ace730_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dd49ad2970_0 .net "EX1_ALU_OPER1", 31 0, L_000001dd49ae72d0;  1 drivers
v000001dd49ad2c90_0 .net "EX1_ALU_OPER2", 31 0, L_000001dd49b4f8f0;  1 drivers
v000001dd49ad26f0_0 .net "EX1_PC", 31 0, v000001dd49ab4490_0;  1 drivers
v000001dd49ad2dd0_0 .net "EX1_PFC", 31 0, v000001dd49ab2af0_0;  1 drivers
v000001dd49ad2b50_0 .net "EX1_PFC_to_IF", 31 0, L_000001dd49ae29a0;  1 drivers
v000001dd49ad2bf0_0 .net "EX1_forward_to_B", 31 0, v000001dd49ab3e50_0;  1 drivers
v000001dd49ad2d30_0 .net "EX1_is_beq", 0 0, v000001dd49ab2c30_0;  1 drivers
v000001dd49ad2790_0 .net "EX1_is_bne", 0 0, v000001dd49ab24b0_0;  1 drivers
v000001dd49acb170_0 .net "EX1_is_jal", 0 0, v000001dd49ab3770_0;  1 drivers
v000001dd49acc070_0 .net "EX1_is_jr", 0 0, v000001dd49ab1dd0_0;  1 drivers
v000001dd49acbb70_0 .net "EX1_is_oper2_immed", 0 0, v000001dd49ab2cd0_0;  1 drivers
v000001dd49acd0b0_0 .net "EX1_memread", 0 0, v000001dd49ab4030_0;  1 drivers
v000001dd49acb3f0_0 .net "EX1_memwrite", 0 0, v000001dd49ab3f90_0;  1 drivers
v000001dd49acbe90_0 .net "EX1_opcode", 11 0, v000001dd49ab2370_0;  1 drivers
v000001dd49acd150_0 .net "EX1_predicted", 0 0, v000001dd49ab40d0_0;  1 drivers
v000001dd49acce30_0 .net "EX1_rd_ind", 4 0, v000001dd49ab3950_0;  1 drivers
v000001dd49acc390_0 .net "EX1_rd_indzero", 0 0, v000001dd49ab3a90_0;  1 drivers
v000001dd49acd330_0 .net "EX1_regwrite", 0 0, v000001dd49ab2d70_0;  1 drivers
v000001dd49acc1b0_0 .net "EX1_rs1", 31 0, v000001dd49ab2a50_0;  1 drivers
v000001dd49accb10_0 .net "EX1_rs1_ind", 4 0, v000001dd49ab22d0_0;  1 drivers
v000001dd49acb2b0_0 .net "EX1_rs2", 31 0, v000001dd49ab25f0_0;  1 drivers
v000001dd49acbc10_0 .net "EX1_rs2_ind", 4 0, v000001dd49ab31d0_0;  1 drivers
v000001dd49acd1f0_0 .net "EX1_rs2_out", 31 0, L_000001dd49b4f7a0;  1 drivers
v000001dd49acc610_0 .net "EX2_ALU_OPER1", 31 0, v000001dd49ab5610_0;  1 drivers
v000001dd49acb990_0 .net "EX2_ALU_OPER2", 31 0, v000001dd49ab5570_0;  1 drivers
v000001dd49acc6b0_0 .net "EX2_ALU_OUT", 31 0, L_000001dd49ae3300;  1 drivers
v000001dd49acb8f0_0 .net "EX2_PC", 31 0, v000001dd49ab5250_0;  1 drivers
v000001dd49acb5d0_0 .net "EX2_PFC_to_IF", 31 0, v000001dd49ab5750_0;  1 drivers
v000001dd49acd650_0 .net "EX2_forward_to_B", 31 0, v000001dd49ab5930_0;  1 drivers
v000001dd49acc4d0_0 .net "EX2_is_beq", 0 0, v000001dd49ab4990_0;  1 drivers
v000001dd49acbf30_0 .net "EX2_is_bne", 0 0, v000001dd49ab59d0_0;  1 drivers
v000001dd49acb530_0 .net "EX2_is_jal", 0 0, v000001dd49ab5a70_0;  1 drivers
v000001dd49accf70_0 .net "EX2_is_jr", 0 0, v000001dd49ab47b0_0;  1 drivers
v000001dd49acaef0_0 .net "EX2_is_oper2_immed", 0 0, v000001dd49ab4850_0;  1 drivers
v000001dd49acc890_0 .net "EX2_memread", 0 0, v000001dd49ab5bb0_0;  1 drivers
v000001dd49acd470_0 .net "EX2_memwrite", 0 0, v000001dd49ab4530_0;  1 drivers
v000001dd49acb490_0 .net "EX2_opcode", 11 0, v000001dd49ab45d0_0;  1 drivers
v000001dd49acb030_0 .net "EX2_predicted", 0 0, v000001dd49ab4ad0_0;  1 drivers
v000001dd49acba30_0 .net "EX2_rd_ind", 4 0, v000001dd49ab4b70_0;  1 drivers
v000001dd49acd290_0 .net "EX2_rd_indzero", 0 0, v000001dd49ab4c10_0;  1 drivers
v000001dd49acbfd0_0 .net "EX2_regwrite", 0 0, v000001dd49ab4cb0_0;  1 drivers
v000001dd49acc110_0 .net "EX2_rs1", 31 0, v000001dd49ab4d50_0;  1 drivers
v000001dd49acbcb0_0 .net "EX2_rs1_ind", 4 0, v000001dd49ab4f30_0;  1 drivers
v000001dd49acb710_0 .net "EX2_rs2_ind", 4 0, v000001dd49ab4df0_0;  1 drivers
v000001dd49acd010_0 .net "EX2_rs2_out", 31 0, v000001dd49ab4e90_0;  1 drivers
v000001dd49accc50_0 .net "ID_INST", 31 0, v000001dd49ab9a40_0;  1 drivers
v000001dd49acbd50_0 .net "ID_PC", 31 0, v000001dd49ab9b80_0;  1 drivers
v000001dd49acc250_0 .net "ID_PFC_to_EX", 31 0, L_000001dd49ae06a0;  1 drivers
v000001dd49acc7f0_0 .net "ID_PFC_to_IF", 31 0, L_000001dd49ae1320;  1 drivers
v000001dd49acc930_0 .net "ID_forward_to_B", 31 0, L_000001dd49ae1460;  1 drivers
v000001dd49acb670_0 .net "ID_is_beq", 0 0, L_000001dd49ae0f60;  1 drivers
v000001dd49acd3d0_0 .net "ID_is_bne", 0 0, L_000001dd49ae0e20;  1 drivers
v000001dd49acd510_0 .net "ID_is_j", 0 0, L_000001dd49ae1140;  1 drivers
v000001dd49acd5b0_0 .net "ID_is_jal", 0 0, L_000001dd49ae01a0;  1 drivers
v000001dd49acc2f0_0 .net "ID_is_jr", 0 0, L_000001dd49ae0060;  1 drivers
v000001dd49acb0d0_0 .net "ID_is_oper2_immed", 0 0, L_000001dd49ae5b30;  1 drivers
v000001dd49acc430_0 .net "ID_memread", 0 0, L_000001dd49ae13c0;  1 drivers
v000001dd49acb210_0 .net "ID_memwrite", 0 0, L_000001dd49ae1dc0;  1 drivers
v000001dd49acc570_0 .net "ID_opcode", 11 0, v000001dd49ace5f0_0;  1 drivers
v000001dd49acaf90_0 .net "ID_predicted", 0 0, v000001dd49abb8e0_0;  1 drivers
v000001dd49acb7b0_0 .net "ID_rd_ind", 4 0, v000001dd49acf6d0_0;  1 drivers
v000001dd49acb350_0 .net "ID_regwrite", 0 0, L_000001dd49adfde0;  1 drivers
v000001dd49acbad0_0 .net "ID_rs1", 31 0, v000001dd49ab8b40_0;  1 drivers
v000001dd49accbb0_0 .net "ID_rs1_ind", 4 0, v000001dd49acd6f0_0;  1 drivers
v000001dd49acccf0_0 .net "ID_rs2", 31 0, v000001dd49ab77e0_0;  1 drivers
v000001dd49acbdf0_0 .net "ID_rs2_ind", 4 0, v000001dd49acde70_0;  1 drivers
v000001dd49acc750_0 .net "IF_INST", 31 0, L_000001dd49ae5510;  1 drivers
v000001dd49acc9d0_0 .net "IF_pc", 31 0, v000001dd49ace730_0;  1 drivers
v000001dd49acb850_0 .net "MEM_ALU_OUT", 31 0, v000001dd49aa50b0_0;  1 drivers
v000001dd49acca70_0 .net "MEM_Data_mem_out", 31 0, v000001dd49ad03f0_0;  1 drivers
v000001dd49accd90_0 .net "MEM_memread", 0 0, v000001dd49aa5510_0;  1 drivers
v000001dd49acced0_0 .net "MEM_memwrite", 0 0, v000001dd49aa4e30_0;  1 drivers
v000001dd49ae4d40_0 .net "MEM_opcode", 11 0, v000001dd49aa5ab0_0;  1 drivers
v000001dd49ae4de0_0 .net "MEM_rd_ind", 4 0, v000001dd49aa4b10_0;  1 drivers
v000001dd49ae51a0_0 .net "MEM_rd_indzero", 0 0, v000001dd49aa4930_0;  1 drivers
v000001dd49ae4f20_0 .net "MEM_regwrite", 0 0, v000001dd49aa5d30_0;  1 drivers
v000001dd49ae4fc0_0 .net "MEM_rs2", 31 0, v000001dd49aa5a10_0;  1 drivers
v000001dd49ae5060_0 .net "PC", 31 0, L_000001dd49b6b0e0;  alias, 1 drivers
v000001dd49ae5240_0 .net "STALL_ID1_FLUSH", 0 0, v000001dd49abc380_0;  1 drivers
v000001dd49ae4e80_0 .net "STALL_ID2_FLUSH", 0 0, v000001dd49abc880_0;  1 drivers
v000001dd49ae4ca0_0 .net "STALL_IF_FLUSH", 0 0, v000001dd49abe680_0;  1 drivers
v000001dd49ae5100_0 .net "WB_ALU_OUT", 31 0, v000001dd49ad08f0_0;  1 drivers
v000001dd49ae52e0_0 .net "WB_Data_mem_out", 31 0, v000001dd49ad1930_0;  1 drivers
v000001dd49ae5380_0 .net "WB_memread", 0 0, v000001dd49ad1cf0_0;  1 drivers
v000001dd49adf7a0_0 .net "WB_rd_ind", 4 0, v000001dd49ad1a70_0;  1 drivers
v000001dd49add4a0_0 .net "WB_rd_indzero", 0 0, v000001dd49ad2290_0;  1 drivers
v000001dd49ade6c0_0 .net "WB_regwrite", 0 0, v000001dd49ad23d0_0;  1 drivers
v000001dd49adef80_0 .net "Wrong_prediction", 0 0, L_000001dd49b50290;  1 drivers
v000001dd49ade760_0 .net *"_ivl_1", 0 0, L_000001dd49a215b0;  1 drivers
v000001dd49add680_0 .net *"_ivl_13", 0 0, L_000001dd49a20900;  1 drivers
v000001dd49add720_0 .net *"_ivl_14", 0 0, L_000001dd49adf5c0;  1 drivers
v000001dd49adfb60_0 .net *"_ivl_19", 0 0, L_000001dd49a21d90;  1 drivers
v000001dd49adf520_0 .net *"_ivl_2", 0 0, L_000001dd49adf480;  1 drivers
v000001dd49addae0_0 .net *"_ivl_20", 0 0, L_000001dd49adf700;  1 drivers
v000001dd49ade080_0 .net *"_ivl_25", 0 0, L_000001dd49a20c10;  1 drivers
v000001dd49addfe0_0 .net *"_ivl_26", 0 0, L_000001dd49adf8e0;  1 drivers
v000001dd49adf0c0_0 .net *"_ivl_31", 0 0, L_000001dd49a21700;  1 drivers
v000001dd49adf200_0 .net *"_ivl_32", 0 0, L_000001dd49addd60;  1 drivers
v000001dd49ade3a0_0 .net *"_ivl_40", 31 0, L_000001dd49adfe80;  1 drivers
L_000001dd49b00c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd49adee40_0 .net *"_ivl_43", 26 0, L_000001dd49b00c58;  1 drivers
L_000001dd49b00ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd49adfc00_0 .net/2u *"_ivl_44", 31 0, L_000001dd49b00ca0;  1 drivers
v000001dd49addcc0_0 .net *"_ivl_52", 31 0, L_000001dd49b57db0;  1 drivers
L_000001dd49b00d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd49add540_0 .net *"_ivl_55", 26 0, L_000001dd49b00d30;  1 drivers
L_000001dd49b00d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd49ade120_0 .net/2u *"_ivl_56", 31 0, L_000001dd49b00d78;  1 drivers
v000001dd49ade9e0_0 .net *"_ivl_7", 0 0, L_000001dd49a21930;  1 drivers
v000001dd49adf160_0 .net *"_ivl_8", 0 0, L_000001dd49adda40;  1 drivers
v000001dd49ade440_0 .net "alu_selA", 1 0, L_000001dd49ade300;  1 drivers
v000001dd49ade800_0 .net "alu_selB", 1 0, L_000001dd49adf980;  1 drivers
v000001dd49adeb20_0 .net "clk", 0 0, L_000001dd49a21ee0;  1 drivers
v000001dd49adf660_0 .var "cycles_consumed", 31 0;
v000001dd49addea0_0 .net "exhaz", 0 0, L_000001dd49a20eb0;  1 drivers
v000001dd49adec60_0 .net "exhaz2", 0 0, L_000001dd49a212a0;  1 drivers
v000001dd49add900_0 .net "hlt", 0 0, v000001dd49ad0a30_0;  1 drivers
v000001dd49adf3e0_0 .net "idhaz", 0 0, L_000001dd49a20890;  1 drivers
v000001dd49adde00_0 .net "idhaz2", 0 0, L_000001dd49a21620;  1 drivers
v000001dd49adf840_0 .net "if_id_write", 0 0, v000001dd49abe220_0;  1 drivers
v000001dd49ade620_0 .net "input_clk", 0 0, v000001dd49ade940_0;  1 drivers
v000001dd49ade1c0_0 .net "is_branch_and_taken", 0 0, L_000001dd49ae5580;  1 drivers
v000001dd49adf020_0 .net "memhaz", 0 0, L_000001dd49a20f20;  1 drivers
v000001dd49ade8a0_0 .net "memhaz2", 0 0, L_000001dd49a21380;  1 drivers
v000001dd49adf2a0_0 .net "pc_src", 2 0, L_000001dd49ae0b00;  1 drivers
v000001dd49add7c0_0 .net "pc_write", 0 0, v000001dd49abe720_0;  1 drivers
v000001dd49add5e0_0 .net "rst", 0 0, v000001dd49adea80_0;  1 drivers
v000001dd49ade260_0 .net "store_rs2_forward", 1 0, L_000001dd49adfa20;  1 drivers
v000001dd49add860_0 .net "wdata_to_reg_file", 31 0, L_000001dd49b6b850;  1 drivers
E_000001dd49a2b3e0/0 .event negedge, v000001dd49abba20_0;
E_000001dd49a2b3e0/1 .event posedge, v000001dd49aa47f0_0;
E_000001dd49a2b3e0 .event/or E_000001dd49a2b3e0/0, E_000001dd49a2b3e0/1;
L_000001dd49adf480 .cmp/eq 5, v000001dd49ab4b70_0, v000001dd49ab22d0_0;
L_000001dd49adda40 .cmp/eq 5, v000001dd49aa4b10_0, v000001dd49ab22d0_0;
L_000001dd49adf5c0 .cmp/eq 5, v000001dd49ad1a70_0, v000001dd49ab22d0_0;
L_000001dd49adf700 .cmp/eq 5, v000001dd49ab4b70_0, v000001dd49ab31d0_0;
L_000001dd49adf8e0 .cmp/eq 5, v000001dd49aa4b10_0, v000001dd49ab31d0_0;
L_000001dd49addd60 .cmp/eq 5, v000001dd49ad1a70_0, v000001dd49ab31d0_0;
L_000001dd49adfe80 .concat [ 5 27 0 0], v000001dd49acf6d0_0, L_000001dd49b00c58;
L_000001dd49adff20 .cmp/ne 32, L_000001dd49adfe80, L_000001dd49b00ca0;
L_000001dd49b57db0 .concat [ 5 27 0 0], v000001dd49ab4b70_0, L_000001dd49b00d30;
L_000001dd49b583f0 .cmp/ne 32, L_000001dd49b57db0, L_000001dd49b00d78;
S_000001dd497fd800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001dd49879f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001dd49a20ba0 .functor NOT 1, L_000001dd49a20eb0, C4<0>, C4<0>, C4<0>;
L_000001dd49a22030 .functor AND 1, L_000001dd49a20f20, L_000001dd49a20ba0, C4<1>, C4<1>;
L_000001dd49a21230 .functor OR 1, L_000001dd49a20890, L_000001dd49a22030, C4<0>, C4<0>;
L_000001dd49a20f90 .functor OR 1, L_000001dd49a20890, L_000001dd49a20eb0, C4<0>, C4<0>;
v000001dd49a4c570_0 .net *"_ivl_12", 0 0, L_000001dd49a20f90;  1 drivers
v000001dd49a4c610_0 .net *"_ivl_2", 0 0, L_000001dd49a20ba0;  1 drivers
v000001dd49a4a950_0 .net *"_ivl_5", 0 0, L_000001dd49a22030;  1 drivers
v000001dd49a4bfd0_0 .net *"_ivl_7", 0 0, L_000001dd49a21230;  1 drivers
v000001dd49a4c1b0_0 .net "alu_selA", 1 0, L_000001dd49ade300;  alias, 1 drivers
v000001dd49a4b350_0 .net "exhaz", 0 0, L_000001dd49a20eb0;  alias, 1 drivers
v000001dd49a4b7b0_0 .net "idhaz", 0 0, L_000001dd49a20890;  alias, 1 drivers
v000001dd49a4b8f0_0 .net "memhaz", 0 0, L_000001dd49a20f20;  alias, 1 drivers
L_000001dd49ade300 .concat8 [ 1 1 0 0], L_000001dd49a21230, L_000001dd49a20f90;
S_000001dd497fd990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001dd49879f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001dd49a21310 .functor NOT 1, L_000001dd49a212a0, C4<0>, C4<0>, C4<0>;
L_000001dd49a21bd0 .functor AND 1, L_000001dd49a21380, L_000001dd49a21310, C4<1>, C4<1>;
L_000001dd49a21460 .functor OR 1, L_000001dd49a21620, L_000001dd49a21bd0, C4<0>, C4<0>;
L_000001dd49a21770 .functor NOT 1, v000001dd49ab2cd0_0, C4<0>, C4<0>, C4<0>;
L_000001dd49a217e0 .functor AND 1, L_000001dd49a21460, L_000001dd49a21770, C4<1>, C4<1>;
L_000001dd49a21c40 .functor OR 1, L_000001dd49a21620, L_000001dd49a212a0, C4<0>, C4<0>;
L_000001dd49a21cb0 .functor NOT 1, v000001dd49ab2cd0_0, C4<0>, C4<0>, C4<0>;
L_000001dd49a22650 .functor AND 1, L_000001dd49a21c40, L_000001dd49a21cb0, C4<1>, C4<1>;
v000001dd49a4ba30_0 .net "EX1_is_oper2_immed", 0 0, v000001dd49ab2cd0_0;  alias, 1 drivers
v000001dd49a4bd50_0 .net *"_ivl_11", 0 0, L_000001dd49a217e0;  1 drivers
v000001dd49a4c6b0_0 .net *"_ivl_16", 0 0, L_000001dd49a21c40;  1 drivers
v000001dd49a4c070_0 .net *"_ivl_17", 0 0, L_000001dd49a21cb0;  1 drivers
v000001dd49a4b3f0_0 .net *"_ivl_2", 0 0, L_000001dd49a21310;  1 drivers
v000001dd49a4ac70_0 .net *"_ivl_20", 0 0, L_000001dd49a22650;  1 drivers
v000001dd49a4b030_0 .net *"_ivl_5", 0 0, L_000001dd49a21bd0;  1 drivers
v000001dd49a4bb70_0 .net *"_ivl_7", 0 0, L_000001dd49a21460;  1 drivers
v000001dd49a4c110_0 .net *"_ivl_8", 0 0, L_000001dd49a21770;  1 drivers
v000001dd49a4c250_0 .net "alu_selB", 1 0, L_000001dd49adf980;  alias, 1 drivers
v000001dd49a4af90_0 .net "exhaz", 0 0, L_000001dd49a212a0;  alias, 1 drivers
v000001dd49a4bc10_0 .net "idhaz", 0 0, L_000001dd49a21620;  alias, 1 drivers
v000001dd49a4a9f0_0 .net "memhaz", 0 0, L_000001dd49a21380;  alias, 1 drivers
L_000001dd49adf980 .concat8 [ 1 1 0 0], L_000001dd49a217e0, L_000001dd49a22650;
S_000001dd49846030 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001dd49879f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001dd49a223b0 .functor NOT 1, L_000001dd49a212a0, C4<0>, C4<0>, C4<0>;
L_000001dd49a226c0 .functor AND 1, L_000001dd49a21380, L_000001dd49a223b0, C4<1>, C4<1>;
L_000001dd49a22420 .functor OR 1, L_000001dd49a21620, L_000001dd49a226c0, C4<0>, C4<0>;
L_000001dd49a22490 .functor OR 1, L_000001dd49a21620, L_000001dd49a212a0, C4<0>, C4<0>;
v000001dd49a4b710_0 .net *"_ivl_12", 0 0, L_000001dd49a22490;  1 drivers
v000001dd49a4c2f0_0 .net *"_ivl_2", 0 0, L_000001dd49a223b0;  1 drivers
v000001dd49a4adb0_0 .net *"_ivl_5", 0 0, L_000001dd49a226c0;  1 drivers
v000001dd49a4bcb0_0 .net *"_ivl_7", 0 0, L_000001dd49a22420;  1 drivers
v000001dd49a4ae50_0 .net "exhaz", 0 0, L_000001dd49a212a0;  alias, 1 drivers
v000001dd49a4b0d0_0 .net "idhaz", 0 0, L_000001dd49a21620;  alias, 1 drivers
v000001dd499c4950_0 .net "memhaz", 0 0, L_000001dd49a21380;  alias, 1 drivers
v000001dd499c5b70_0 .net "store_rs2_forward", 1 0, L_000001dd49adfa20;  alias, 1 drivers
L_000001dd49adfa20 .concat8 [ 1 1 0 0], L_000001dd49a22420, L_000001dd49a22490;
S_000001dd498461c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000001dd49879f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001dd499c4090_0 .net "EX_ALU_OUT", 31 0, L_000001dd49ae3300;  alias, 1 drivers
v000001dd499c43b0_0 .net "EX_memread", 0 0, v000001dd49ab5bb0_0;  alias, 1 drivers
v000001dd499af620_0 .net "EX_memwrite", 0 0, v000001dd49ab4530_0;  alias, 1 drivers
v000001dd499b0340_0 .net "EX_opcode", 11 0, v000001dd49ab45d0_0;  alias, 1 drivers
v000001dd49aa5470_0 .net "EX_rd_ind", 4 0, v000001dd49ab4b70_0;  alias, 1 drivers
v000001dd49aa5330_0 .net "EX_rd_indzero", 0 0, L_000001dd49b583f0;  1 drivers
v000001dd49aa4750_0 .net "EX_regwrite", 0 0, v000001dd49ab4cb0_0;  alias, 1 drivers
v000001dd49aa4c50_0 .net "EX_rs2_out", 31 0, v000001dd49ab4e90_0;  alias, 1 drivers
v000001dd49aa50b0_0 .var "MEM_ALU_OUT", 31 0;
v000001dd49aa5510_0 .var "MEM_memread", 0 0;
v000001dd49aa4e30_0 .var "MEM_memwrite", 0 0;
v000001dd49aa5ab0_0 .var "MEM_opcode", 11 0;
v000001dd49aa4b10_0 .var "MEM_rd_ind", 4 0;
v000001dd49aa4930_0 .var "MEM_rd_indzero", 0 0;
v000001dd49aa5d30_0 .var "MEM_regwrite", 0 0;
v000001dd49aa5a10_0 .var "MEM_rs2", 31 0;
v000001dd49aa55b0_0 .net "clk", 0 0, L_000001dd49b501b0;  1 drivers
v000001dd49aa47f0_0 .net "rst", 0 0, v000001dd49adea80_0;  alias, 1 drivers
E_000001dd49a2b0a0 .event posedge, v000001dd49aa47f0_0, v000001dd49aa55b0_0;
S_000001dd497f69c0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001dd49879f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001dd49851490 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dd498514c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dd49851500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dd49851538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dd49851570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dd498515a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dd498515e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dd49851618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dd49851650 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dd49851688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dd498516c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dd498516f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dd49851730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dd49851768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dd498517a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dd498517d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dd49851810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dd49851848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dd49851880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dd498518b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dd498518f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dd49851928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dd49851960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dd49851998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dd498519d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001dd49b4eb60 .functor XOR 1, L_000001dd49b4e460, v000001dd49ab4ad0_0, C4<0>, C4<0>;
L_000001dd49b50140 .functor NOT 1, L_000001dd49b4eb60, C4<0>, C4<0>, C4<0>;
L_000001dd49b500d0 .functor OR 1, v000001dd49adea80_0, L_000001dd49b50140, C4<0>, C4<0>;
L_000001dd49b50290 .functor NOT 1, L_000001dd49b500d0, C4<0>, C4<0>, C4<0>;
v000001dd49aa6aa0_0 .net "ALU_OP", 3 0, v000001dd49aa66e0_0;  1 drivers
v000001dd49aa9160_0 .net "BranchDecision", 0 0, L_000001dd49b4e460;  1 drivers
v000001dd49aa97a0_0 .net "CF", 0 0, v000001dd49aa6460_0;  1 drivers
v000001dd49aa9840_0 .net "EX_opcode", 11 0, v000001dd49ab45d0_0;  alias, 1 drivers
v000001dd49aa8b20_0 .net "Wrong_prediction", 0 0, L_000001dd49b50290;  alias, 1 drivers
v000001dd49aa9980_0 .net "ZF", 0 0, L_000001dd49b4fb90;  1 drivers
L_000001dd49b00ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001dd49aa8bc0_0 .net/2u *"_ivl_0", 31 0, L_000001dd49b00ce8;  1 drivers
v000001dd49aa93e0_0 .net *"_ivl_11", 0 0, L_000001dd49b500d0;  1 drivers
v000001dd49aa8c60_0 .net *"_ivl_2", 31 0, L_000001dd49ae3260;  1 drivers
v000001dd49aa88a0_0 .net *"_ivl_6", 0 0, L_000001dd49b4eb60;  1 drivers
v000001dd49aa98e0_0 .net *"_ivl_8", 0 0, L_000001dd49b50140;  1 drivers
v000001dd49aa9480_0 .net "alu_out", 31 0, L_000001dd49ae3300;  alias, 1 drivers
v000001dd49aa9a20_0 .net "alu_outw", 31 0, v000001dd49aa6640_0;  1 drivers
v000001dd49aa9200_0 .net "is_beq", 0 0, v000001dd49ab4990_0;  alias, 1 drivers
v000001dd49aa9ac0_0 .net "is_bne", 0 0, v000001dd49ab59d0_0;  alias, 1 drivers
v000001dd49aa89e0_0 .net "is_jal", 0 0, v000001dd49ab5a70_0;  alias, 1 drivers
v000001dd49aa9020_0 .net "oper1", 31 0, v000001dd49ab5610_0;  alias, 1 drivers
v000001dd49aa9b60_0 .net "oper2", 31 0, v000001dd49ab5570_0;  alias, 1 drivers
v000001dd49aa9c00_0 .net "pc", 31 0, v000001dd49ab5250_0;  alias, 1 drivers
v000001dd49aa9340_0 .net "predicted", 0 0, v000001dd49ab4ad0_0;  alias, 1 drivers
v000001dd49aa9ca0_0 .net "rst", 0 0, v000001dd49adea80_0;  alias, 1 drivers
L_000001dd49ae3260 .arith/sum 32, v000001dd49ab5250_0, L_000001dd49b00ce8;
L_000001dd49ae3300 .functor MUXZ 32, v000001dd49aa6640_0, L_000001dd49ae3260, v000001dd49ab5a70_0, C4<>;
S_000001dd497f6b50 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001dd497f69c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001dd49b4eaf0 .functor AND 1, v000001dd49ab4990_0, L_000001dd49b4f500, C4<1>, C4<1>;
L_000001dd49b4f570 .functor NOT 1, L_000001dd49b4f500, C4<0>, C4<0>, C4<0>;
L_000001dd49b4ea10 .functor AND 1, v000001dd49ab59d0_0, L_000001dd49b4f570, C4<1>, C4<1>;
L_000001dd49b4e460 .functor OR 1, L_000001dd49b4eaf0, L_000001dd49b4ea10, C4<0>, C4<0>;
v000001dd49aa63c0_0 .net "BranchDecision", 0 0, L_000001dd49b4e460;  alias, 1 drivers
v000001dd49aa8260_0 .net *"_ivl_2", 0 0, L_000001dd49b4f570;  1 drivers
v000001dd49aa75e0_0 .net "is_beq", 0 0, v000001dd49ab4990_0;  alias, 1 drivers
v000001dd49aa6a00_0 .net "is_beq_taken", 0 0, L_000001dd49b4eaf0;  1 drivers
v000001dd49aa7680_0 .net "is_bne", 0 0, v000001dd49ab59d0_0;  alias, 1 drivers
v000001dd49aa7720_0 .net "is_bne_taken", 0 0, L_000001dd49b4ea10;  1 drivers
v000001dd49aa6be0_0 .net "is_eq", 0 0, L_000001dd49b4f500;  1 drivers
v000001dd49aa7040_0 .net "oper1", 31 0, v000001dd49ab5610_0;  alias, 1 drivers
v000001dd49aa79a0_0 .net "oper2", 31 0, v000001dd49ab5570_0;  alias, 1 drivers
S_000001dd49869aa0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001dd497f6b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001dd49b4f6c0 .functor XOR 1, L_000001dd49ae3d00, L_000001dd49ae4980, C4<0>, C4<0>;
L_000001dd49b4f730 .functor XOR 1, L_000001dd49ae3c60, L_000001dd49ae34e0, C4<0>, C4<0>;
L_000001dd49b4f110 .functor XOR 1, L_000001dd49ae3ee0, L_000001dd49ae3f80, C4<0>, C4<0>;
L_000001dd49b4ee70 .functor XOR 1, L_000001dd49ae4020, L_000001dd49ae42a0, C4<0>, C4<0>;
L_000001dd49b4e5b0 .functor XOR 1, L_000001dd49ae2a40, L_000001dd49ae4700, C4<0>, C4<0>;
L_000001dd49b4e620 .functor XOR 1, L_000001dd49ae4a20, L_000001dd49ae4ac0, C4<0>, C4<0>;
L_000001dd49b4e690 .functor XOR 1, L_000001dd49b562d0, L_000001dd49b56910, C4<0>, C4<0>;
L_000001dd49b4efc0 .functor XOR 1, L_000001dd49b55dd0, L_000001dd49b56af0, C4<0>, C4<0>;
L_000001dd49b4ea80 .functor XOR 1, L_000001dd49b55fb0, L_000001dd49b55790, C4<0>, C4<0>;
L_000001dd49b4f180 .functor XOR 1, L_000001dd49b56050, L_000001dd49b57310, C4<0>, C4<0>;
L_000001dd49b4f2d0 .functor XOR 1, L_000001dd49b54bb0, L_000001dd49b56c30, C4<0>, C4<0>;
L_000001dd49b4f420 .functor XOR 1, L_000001dd49b54cf0, L_000001dd49b56eb0, C4<0>, C4<0>;
L_000001dd49b4f030 .functor XOR 1, L_000001dd49b55970, L_000001dd49b55830, C4<0>, C4<0>;
L_000001dd49b4fc00 .functor XOR 1, L_000001dd49b56a50, L_000001dd49b56730, C4<0>, C4<0>;
L_000001dd49b4f490 .functor XOR 1, L_000001dd49b56f50, L_000001dd49b565f0, C4<0>, C4<0>;
L_000001dd49b4f1f0 .functor XOR 1, L_000001dd49b56b90, L_000001dd49b569b0, C4<0>, C4<0>;
L_000001dd49b4f810 .functor XOR 1, L_000001dd49b55a10, L_000001dd49b57270, C4<0>, C4<0>;
L_000001dd49b4fc70 .functor XOR 1, L_000001dd49b54d90, L_000001dd49b553d0, C4<0>, C4<0>;
L_000001dd49b4fd50 .functor XOR 1, L_000001dd49b551f0, L_000001dd49b57090, C4<0>, C4<0>;
L_000001dd49b4fce0 .functor XOR 1, L_000001dd49b56370, L_000001dd49b56cd0, C4<0>, C4<0>;
L_000001dd49b4e700 .functor XOR 1, L_000001dd49b56410, L_000001dd49b55e70, C4<0>, C4<0>;
L_000001dd49b4fdc0 .functor XOR 1, L_000001dd49b55f10, L_000001dd49b55650, C4<0>, C4<0>;
L_000001dd49b4f260 .functor XOR 1, L_000001dd49b54e30, L_000001dd49b56550, C4<0>, C4<0>;
L_000001dd49b4f340 .functor XOR 1, L_000001dd49b567d0, L_000001dd49b56d70, C4<0>, C4<0>;
L_000001dd49b4e4d0 .functor XOR 1, L_000001dd49b558d0, L_000001dd49b54c50, C4<0>, C4<0>;
L_000001dd49b4fe30 .functor XOR 1, L_000001dd49b56690, L_000001dd49b54ed0, C4<0>, C4<0>;
L_000001dd49b4fea0 .functor XOR 1, L_000001dd49b56ff0, L_000001dd49b56870, C4<0>, C4<0>;
L_000001dd49b4e9a0 .functor XOR 1, L_000001dd49b55470, L_000001dd49b54f70, C4<0>, C4<0>;
L_000001dd49b4e930 .functor XOR 1, L_000001dd49b56e10, L_000001dd49b55010, C4<0>, C4<0>;
L_000001dd49b4f3b0 .functor XOR 1, L_000001dd49b564b0, L_000001dd49b556f0, C4<0>, C4<0>;
L_000001dd49b4e380 .functor XOR 1, L_000001dd49b55ab0, L_000001dd49b550b0, C4<0>, C4<0>;
L_000001dd49b4e3f0 .functor XOR 1, L_000001dd49b57130, L_000001dd49b560f0, C4<0>, C4<0>;
L_000001dd49b4f500/0/0 .functor OR 1, L_000001dd49b55290, L_000001dd49b55c90, L_000001dd49b55d30, L_000001dd49b571d0;
L_000001dd49b4f500/0/4 .functor OR 1, L_000001dd49b55330, L_000001dd49b55b50, L_000001dd49b55bf0, L_000001dd49b56190;
L_000001dd49b4f500/0/8 .functor OR 1, L_000001dd49b55510, L_000001dd49b555b0, L_000001dd49b56230, L_000001dd49b57950;
L_000001dd49b4f500/0/12 .functor OR 1, L_000001dd49b57450, L_000001dd49b57bd0, L_000001dd49b59890, L_000001dd49b58350;
L_000001dd49b4f500/0/16 .functor OR 1, L_000001dd49b57f90, L_000001dd49b579f0, L_000001dd49b59930, L_000001dd49b58df0;
L_000001dd49b4f500/0/20 .functor OR 1, L_000001dd49b57a90, L_000001dd49b59570, L_000001dd49b58ad0, L_000001dd49b591b0;
L_000001dd49b4f500/0/24 .functor OR 1, L_000001dd49b576d0, L_000001dd49b57770, L_000001dd49b594d0, L_000001dd49b58b70;
L_000001dd49b4f500/0/28 .functor OR 1, L_000001dd49b58670, L_000001dd49b59430, L_000001dd49b58c10, L_000001dd49b58710;
L_000001dd49b4f500/1/0 .functor OR 1, L_000001dd49b4f500/0/0, L_000001dd49b4f500/0/4, L_000001dd49b4f500/0/8, L_000001dd49b4f500/0/12;
L_000001dd49b4f500/1/4 .functor OR 1, L_000001dd49b4f500/0/16, L_000001dd49b4f500/0/20, L_000001dd49b4f500/0/24, L_000001dd49b4f500/0/28;
L_000001dd49b4f500 .functor NOR 1, L_000001dd49b4f500/1/0, L_000001dd49b4f500/1/4, C4<0>, C4<0>;
v000001dd49aa5c90_0 .net *"_ivl_0", 0 0, L_000001dd49b4f6c0;  1 drivers
v000001dd49aa5150_0 .net *"_ivl_101", 0 0, L_000001dd49b57270;  1 drivers
v000001dd49aa5dd0_0 .net *"_ivl_102", 0 0, L_000001dd49b4fc70;  1 drivers
v000001dd49aa49d0_0 .net *"_ivl_105", 0 0, L_000001dd49b54d90;  1 drivers
v000001dd49aa4ed0_0 .net *"_ivl_107", 0 0, L_000001dd49b553d0;  1 drivers
v000001dd49aa5bf0_0 .net *"_ivl_108", 0 0, L_000001dd49b4fd50;  1 drivers
v000001dd49aa4890_0 .net *"_ivl_11", 0 0, L_000001dd49ae34e0;  1 drivers
v000001dd49aa51f0_0 .net *"_ivl_111", 0 0, L_000001dd49b551f0;  1 drivers
v000001dd49aa5290_0 .net *"_ivl_113", 0 0, L_000001dd49b57090;  1 drivers
v000001dd49aa4f70_0 .net *"_ivl_114", 0 0, L_000001dd49b4fce0;  1 drivers
v000001dd49aa5010_0 .net *"_ivl_117", 0 0, L_000001dd49b56370;  1 drivers
v000001dd49aa5650_0 .net *"_ivl_119", 0 0, L_000001dd49b56cd0;  1 drivers
v000001dd49aa4a70_0 .net *"_ivl_12", 0 0, L_000001dd49b4f110;  1 drivers
v000001dd49aa56f0_0 .net *"_ivl_120", 0 0, L_000001dd49b4e700;  1 drivers
v000001dd49aa4bb0_0 .net *"_ivl_123", 0 0, L_000001dd49b56410;  1 drivers
v000001dd49aa58d0_0 .net *"_ivl_125", 0 0, L_000001dd49b55e70;  1 drivers
v000001dd49aa5790_0 .net *"_ivl_126", 0 0, L_000001dd49b4fdc0;  1 drivers
v000001dd49aa5b50_0 .net *"_ivl_129", 0 0, L_000001dd49b55f10;  1 drivers
v000001dd49aa5830_0 .net *"_ivl_131", 0 0, L_000001dd49b55650;  1 drivers
v000001dd49aa5970_0 .net *"_ivl_132", 0 0, L_000001dd49b4f260;  1 drivers
v000001dd49aa4cf0_0 .net *"_ivl_135", 0 0, L_000001dd49b54e30;  1 drivers
v000001dd49aa4d90_0 .net *"_ivl_137", 0 0, L_000001dd49b56550;  1 drivers
v000001dd49aa1f50_0 .net *"_ivl_138", 0 0, L_000001dd49b4f340;  1 drivers
v000001dd49aa32b0_0 .net *"_ivl_141", 0 0, L_000001dd49b567d0;  1 drivers
v000001dd49aa3850_0 .net *"_ivl_143", 0 0, L_000001dd49b56d70;  1 drivers
v000001dd49aa2e50_0 .net *"_ivl_144", 0 0, L_000001dd49b4e4d0;  1 drivers
v000001dd49aa42f0_0 .net *"_ivl_147", 0 0, L_000001dd49b558d0;  1 drivers
v000001dd49aa28b0_0 .net *"_ivl_149", 0 0, L_000001dd49b54c50;  1 drivers
v000001dd49aa2ef0_0 .net *"_ivl_15", 0 0, L_000001dd49ae3ee0;  1 drivers
v000001dd49aa3170_0 .net *"_ivl_150", 0 0, L_000001dd49b4fe30;  1 drivers
v000001dd49aa2950_0 .net *"_ivl_153", 0 0, L_000001dd49b56690;  1 drivers
v000001dd49aa29f0_0 .net *"_ivl_155", 0 0, L_000001dd49b54ed0;  1 drivers
v000001dd49aa2a90_0 .net *"_ivl_156", 0 0, L_000001dd49b4fea0;  1 drivers
v000001dd49aa3cb0_0 .net *"_ivl_159", 0 0, L_000001dd49b56ff0;  1 drivers
v000001dd49aa3df0_0 .net *"_ivl_161", 0 0, L_000001dd49b56870;  1 drivers
v000001dd49aa3670_0 .net *"_ivl_162", 0 0, L_000001dd49b4e9a0;  1 drivers
v000001dd49aa1ff0_0 .net *"_ivl_165", 0 0, L_000001dd49b55470;  1 drivers
v000001dd49aa3350_0 .net *"_ivl_167", 0 0, L_000001dd49b54f70;  1 drivers
v000001dd49aa3e90_0 .net *"_ivl_168", 0 0, L_000001dd49b4e930;  1 drivers
v000001dd49aa3710_0 .net *"_ivl_17", 0 0, L_000001dd49ae3f80;  1 drivers
v000001dd49aa4610_0 .net *"_ivl_171", 0 0, L_000001dd49b56e10;  1 drivers
v000001dd49aa21d0_0 .net *"_ivl_173", 0 0, L_000001dd49b55010;  1 drivers
v000001dd49aa23b0_0 .net *"_ivl_174", 0 0, L_000001dd49b4f3b0;  1 drivers
v000001dd49aa24f0_0 .net *"_ivl_177", 0 0, L_000001dd49b564b0;  1 drivers
v000001dd49aa3d50_0 .net *"_ivl_179", 0 0, L_000001dd49b556f0;  1 drivers
v000001dd49aa46b0_0 .net *"_ivl_18", 0 0, L_000001dd49b4ee70;  1 drivers
v000001dd49aa33f0_0 .net *"_ivl_180", 0 0, L_000001dd49b4e380;  1 drivers
v000001dd49aa38f0_0 .net *"_ivl_183", 0 0, L_000001dd49b55ab0;  1 drivers
v000001dd49aa37b0_0 .net *"_ivl_185", 0 0, L_000001dd49b550b0;  1 drivers
v000001dd49aa2130_0 .net *"_ivl_186", 0 0, L_000001dd49b4e3f0;  1 drivers
v000001dd49aa3c10_0 .net *"_ivl_190", 0 0, L_000001dd49b57130;  1 drivers
v000001dd49aa3990_0 .net *"_ivl_192", 0 0, L_000001dd49b560f0;  1 drivers
v000001dd49aa35d0_0 .net *"_ivl_194", 0 0, L_000001dd49b55290;  1 drivers
v000001dd49aa3ad0_0 .net *"_ivl_196", 0 0, L_000001dd49b55c90;  1 drivers
v000001dd49aa3a30_0 .net *"_ivl_198", 0 0, L_000001dd49b55d30;  1 drivers
v000001dd49aa26d0_0 .net *"_ivl_200", 0 0, L_000001dd49b571d0;  1 drivers
v000001dd49aa3530_0 .net *"_ivl_202", 0 0, L_000001dd49b55330;  1 drivers
v000001dd49aa2270_0 .net *"_ivl_204", 0 0, L_000001dd49b55b50;  1 drivers
v000001dd49aa2310_0 .net *"_ivl_206", 0 0, L_000001dd49b55bf0;  1 drivers
v000001dd49aa3f30_0 .net *"_ivl_208", 0 0, L_000001dd49b56190;  1 drivers
v000001dd49aa3b70_0 .net *"_ivl_21", 0 0, L_000001dd49ae4020;  1 drivers
v000001dd49aa3fd0_0 .net *"_ivl_210", 0 0, L_000001dd49b55510;  1 drivers
v000001dd49aa30d0_0 .net *"_ivl_212", 0 0, L_000001dd49b555b0;  1 drivers
v000001dd49aa2f90_0 .net *"_ivl_214", 0 0, L_000001dd49b56230;  1 drivers
v000001dd49aa3030_0 .net *"_ivl_216", 0 0, L_000001dd49b57950;  1 drivers
v000001dd49aa41b0_0 .net *"_ivl_218", 0 0, L_000001dd49b57450;  1 drivers
v000001dd49aa2450_0 .net *"_ivl_220", 0 0, L_000001dd49b57bd0;  1 drivers
v000001dd49aa2090_0 .net *"_ivl_222", 0 0, L_000001dd49b59890;  1 drivers
v000001dd49aa2770_0 .net *"_ivl_224", 0 0, L_000001dd49b58350;  1 drivers
v000001dd49aa2590_0 .net *"_ivl_226", 0 0, L_000001dd49b57f90;  1 drivers
v000001dd49aa2b30_0 .net *"_ivl_228", 0 0, L_000001dd49b579f0;  1 drivers
v000001dd49aa4070_0 .net *"_ivl_23", 0 0, L_000001dd49ae42a0;  1 drivers
v000001dd49aa3210_0 .net *"_ivl_230", 0 0, L_000001dd49b59930;  1 drivers
v000001dd49aa4250_0 .net *"_ivl_232", 0 0, L_000001dd49b58df0;  1 drivers
v000001dd49aa4110_0 .net *"_ivl_234", 0 0, L_000001dd49b57a90;  1 drivers
v000001dd49aa4390_0 .net *"_ivl_236", 0 0, L_000001dd49b59570;  1 drivers
v000001dd49aa2630_0 .net *"_ivl_238", 0 0, L_000001dd49b58ad0;  1 drivers
v000001dd49aa2bd0_0 .net *"_ivl_24", 0 0, L_000001dd49b4e5b0;  1 drivers
v000001dd49aa2810_0 .net *"_ivl_240", 0 0, L_000001dd49b591b0;  1 drivers
v000001dd49aa4430_0 .net *"_ivl_242", 0 0, L_000001dd49b576d0;  1 drivers
v000001dd49aa44d0_0 .net *"_ivl_244", 0 0, L_000001dd49b57770;  1 drivers
v000001dd49aa4570_0 .net *"_ivl_246", 0 0, L_000001dd49b594d0;  1 drivers
v000001dd49aa2c70_0 .net *"_ivl_248", 0 0, L_000001dd49b58b70;  1 drivers
v000001dd49aa2d10_0 .net *"_ivl_250", 0 0, L_000001dd49b58670;  1 drivers
v000001dd49aa2db0_0 .net *"_ivl_252", 0 0, L_000001dd49b59430;  1 drivers
v000001dd49aa3490_0 .net *"_ivl_254", 0 0, L_000001dd49b58c10;  1 drivers
v000001dd499c5c10_0 .net *"_ivl_256", 0 0, L_000001dd49b58710;  1 drivers
v000001dd49aa7e00_0 .net *"_ivl_27", 0 0, L_000001dd49ae2a40;  1 drivers
v000001dd49aa7ea0_0 .net *"_ivl_29", 0 0, L_000001dd49ae4700;  1 drivers
v000001dd49aa6d20_0 .net *"_ivl_3", 0 0, L_000001dd49ae3d00;  1 drivers
v000001dd49aa6c80_0 .net *"_ivl_30", 0 0, L_000001dd49b4e620;  1 drivers
v000001dd49aa6140_0 .net *"_ivl_33", 0 0, L_000001dd49ae4a20;  1 drivers
v000001dd49aa7900_0 .net *"_ivl_35", 0 0, L_000001dd49ae4ac0;  1 drivers
v000001dd49aa7fe0_0 .net *"_ivl_36", 0 0, L_000001dd49b4e690;  1 drivers
v000001dd49aa5f60_0 .net *"_ivl_39", 0 0, L_000001dd49b562d0;  1 drivers
v000001dd49aa7180_0 .net *"_ivl_41", 0 0, L_000001dd49b56910;  1 drivers
v000001dd49aa70e0_0 .net *"_ivl_42", 0 0, L_000001dd49b4efc0;  1 drivers
v000001dd49aa8080_0 .net *"_ivl_45", 0 0, L_000001dd49b55dd0;  1 drivers
v000001dd49aa7f40_0 .net *"_ivl_47", 0 0, L_000001dd49b56af0;  1 drivers
v000001dd49aa7b80_0 .net *"_ivl_48", 0 0, L_000001dd49b4ea80;  1 drivers
v000001dd49aa8620_0 .net *"_ivl_5", 0 0, L_000001dd49ae4980;  1 drivers
v000001dd49aa6dc0_0 .net *"_ivl_51", 0 0, L_000001dd49b55fb0;  1 drivers
v000001dd49aa6500_0 .net *"_ivl_53", 0 0, L_000001dd49b55790;  1 drivers
v000001dd49aa7860_0 .net *"_ivl_54", 0 0, L_000001dd49b4f180;  1 drivers
v000001dd49aa8440_0 .net *"_ivl_57", 0 0, L_000001dd49b56050;  1 drivers
v000001dd49aa6e60_0 .net *"_ivl_59", 0 0, L_000001dd49b57310;  1 drivers
v000001dd49aa60a0_0 .net *"_ivl_6", 0 0, L_000001dd49b4f730;  1 drivers
v000001dd49aa6f00_0 .net *"_ivl_60", 0 0, L_000001dd49b4f2d0;  1 drivers
v000001dd49aa6820_0 .net *"_ivl_63", 0 0, L_000001dd49b54bb0;  1 drivers
v000001dd49aa8300_0 .net *"_ivl_65", 0 0, L_000001dd49b56c30;  1 drivers
v000001dd49aa8120_0 .net *"_ivl_66", 0 0, L_000001dd49b4f420;  1 drivers
v000001dd49aa61e0_0 .net *"_ivl_69", 0 0, L_000001dd49b54cf0;  1 drivers
v000001dd49aa84e0_0 .net *"_ivl_71", 0 0, L_000001dd49b56eb0;  1 drivers
v000001dd49aa68c0_0 .net *"_ivl_72", 0 0, L_000001dd49b4f030;  1 drivers
v000001dd49aa7220_0 .net *"_ivl_75", 0 0, L_000001dd49b55970;  1 drivers
v000001dd49aa72c0_0 .net *"_ivl_77", 0 0, L_000001dd49b55830;  1 drivers
v000001dd49aa7360_0 .net *"_ivl_78", 0 0, L_000001dd49b4fc00;  1 drivers
v000001dd49aa6fa0_0 .net *"_ivl_81", 0 0, L_000001dd49b56a50;  1 drivers
v000001dd49aa77c0_0 .net *"_ivl_83", 0 0, L_000001dd49b56730;  1 drivers
v000001dd49aa65a0_0 .net *"_ivl_84", 0 0, L_000001dd49b4f490;  1 drivers
v000001dd49aa81c0_0 .net *"_ivl_87", 0 0, L_000001dd49b56f50;  1 drivers
v000001dd49aa6000_0 .net *"_ivl_89", 0 0, L_000001dd49b565f0;  1 drivers
v000001dd49aa8580_0 .net *"_ivl_9", 0 0, L_000001dd49ae3c60;  1 drivers
v000001dd49aa6280_0 .net *"_ivl_90", 0 0, L_000001dd49b4f1f0;  1 drivers
v000001dd49aa6960_0 .net *"_ivl_93", 0 0, L_000001dd49b56b90;  1 drivers
v000001dd49aa7400_0 .net *"_ivl_95", 0 0, L_000001dd49b569b0;  1 drivers
v000001dd49aa7cc0_0 .net *"_ivl_96", 0 0, L_000001dd49b4f810;  1 drivers
v000001dd49aa6320_0 .net *"_ivl_99", 0 0, L_000001dd49b55a10;  1 drivers
v000001dd49aa74a0_0 .net "a", 31 0, v000001dd49ab5610_0;  alias, 1 drivers
v000001dd49aa7540_0 .net "b", 31 0, v000001dd49ab5570_0;  alias, 1 drivers
v000001dd49aa86c0_0 .net "out", 0 0, L_000001dd49b4f500;  alias, 1 drivers
v000001dd49aa6b40_0 .net "temp", 31 0, L_000001dd49b55150;  1 drivers
L_000001dd49ae3d00 .part v000001dd49ab5610_0, 0, 1;
L_000001dd49ae4980 .part v000001dd49ab5570_0, 0, 1;
L_000001dd49ae3c60 .part v000001dd49ab5610_0, 1, 1;
L_000001dd49ae34e0 .part v000001dd49ab5570_0, 1, 1;
L_000001dd49ae3ee0 .part v000001dd49ab5610_0, 2, 1;
L_000001dd49ae3f80 .part v000001dd49ab5570_0, 2, 1;
L_000001dd49ae4020 .part v000001dd49ab5610_0, 3, 1;
L_000001dd49ae42a0 .part v000001dd49ab5570_0, 3, 1;
L_000001dd49ae2a40 .part v000001dd49ab5610_0, 4, 1;
L_000001dd49ae4700 .part v000001dd49ab5570_0, 4, 1;
L_000001dd49ae4a20 .part v000001dd49ab5610_0, 5, 1;
L_000001dd49ae4ac0 .part v000001dd49ab5570_0, 5, 1;
L_000001dd49b562d0 .part v000001dd49ab5610_0, 6, 1;
L_000001dd49b56910 .part v000001dd49ab5570_0, 6, 1;
L_000001dd49b55dd0 .part v000001dd49ab5610_0, 7, 1;
L_000001dd49b56af0 .part v000001dd49ab5570_0, 7, 1;
L_000001dd49b55fb0 .part v000001dd49ab5610_0, 8, 1;
L_000001dd49b55790 .part v000001dd49ab5570_0, 8, 1;
L_000001dd49b56050 .part v000001dd49ab5610_0, 9, 1;
L_000001dd49b57310 .part v000001dd49ab5570_0, 9, 1;
L_000001dd49b54bb0 .part v000001dd49ab5610_0, 10, 1;
L_000001dd49b56c30 .part v000001dd49ab5570_0, 10, 1;
L_000001dd49b54cf0 .part v000001dd49ab5610_0, 11, 1;
L_000001dd49b56eb0 .part v000001dd49ab5570_0, 11, 1;
L_000001dd49b55970 .part v000001dd49ab5610_0, 12, 1;
L_000001dd49b55830 .part v000001dd49ab5570_0, 12, 1;
L_000001dd49b56a50 .part v000001dd49ab5610_0, 13, 1;
L_000001dd49b56730 .part v000001dd49ab5570_0, 13, 1;
L_000001dd49b56f50 .part v000001dd49ab5610_0, 14, 1;
L_000001dd49b565f0 .part v000001dd49ab5570_0, 14, 1;
L_000001dd49b56b90 .part v000001dd49ab5610_0, 15, 1;
L_000001dd49b569b0 .part v000001dd49ab5570_0, 15, 1;
L_000001dd49b55a10 .part v000001dd49ab5610_0, 16, 1;
L_000001dd49b57270 .part v000001dd49ab5570_0, 16, 1;
L_000001dd49b54d90 .part v000001dd49ab5610_0, 17, 1;
L_000001dd49b553d0 .part v000001dd49ab5570_0, 17, 1;
L_000001dd49b551f0 .part v000001dd49ab5610_0, 18, 1;
L_000001dd49b57090 .part v000001dd49ab5570_0, 18, 1;
L_000001dd49b56370 .part v000001dd49ab5610_0, 19, 1;
L_000001dd49b56cd0 .part v000001dd49ab5570_0, 19, 1;
L_000001dd49b56410 .part v000001dd49ab5610_0, 20, 1;
L_000001dd49b55e70 .part v000001dd49ab5570_0, 20, 1;
L_000001dd49b55f10 .part v000001dd49ab5610_0, 21, 1;
L_000001dd49b55650 .part v000001dd49ab5570_0, 21, 1;
L_000001dd49b54e30 .part v000001dd49ab5610_0, 22, 1;
L_000001dd49b56550 .part v000001dd49ab5570_0, 22, 1;
L_000001dd49b567d0 .part v000001dd49ab5610_0, 23, 1;
L_000001dd49b56d70 .part v000001dd49ab5570_0, 23, 1;
L_000001dd49b558d0 .part v000001dd49ab5610_0, 24, 1;
L_000001dd49b54c50 .part v000001dd49ab5570_0, 24, 1;
L_000001dd49b56690 .part v000001dd49ab5610_0, 25, 1;
L_000001dd49b54ed0 .part v000001dd49ab5570_0, 25, 1;
L_000001dd49b56ff0 .part v000001dd49ab5610_0, 26, 1;
L_000001dd49b56870 .part v000001dd49ab5570_0, 26, 1;
L_000001dd49b55470 .part v000001dd49ab5610_0, 27, 1;
L_000001dd49b54f70 .part v000001dd49ab5570_0, 27, 1;
L_000001dd49b56e10 .part v000001dd49ab5610_0, 28, 1;
L_000001dd49b55010 .part v000001dd49ab5570_0, 28, 1;
L_000001dd49b564b0 .part v000001dd49ab5610_0, 29, 1;
L_000001dd49b556f0 .part v000001dd49ab5570_0, 29, 1;
L_000001dd49b55ab0 .part v000001dd49ab5610_0, 30, 1;
L_000001dd49b550b0 .part v000001dd49ab5570_0, 30, 1;
LS_000001dd49b55150_0_0 .concat8 [ 1 1 1 1], L_000001dd49b4f6c0, L_000001dd49b4f730, L_000001dd49b4f110, L_000001dd49b4ee70;
LS_000001dd49b55150_0_4 .concat8 [ 1 1 1 1], L_000001dd49b4e5b0, L_000001dd49b4e620, L_000001dd49b4e690, L_000001dd49b4efc0;
LS_000001dd49b55150_0_8 .concat8 [ 1 1 1 1], L_000001dd49b4ea80, L_000001dd49b4f180, L_000001dd49b4f2d0, L_000001dd49b4f420;
LS_000001dd49b55150_0_12 .concat8 [ 1 1 1 1], L_000001dd49b4f030, L_000001dd49b4fc00, L_000001dd49b4f490, L_000001dd49b4f1f0;
LS_000001dd49b55150_0_16 .concat8 [ 1 1 1 1], L_000001dd49b4f810, L_000001dd49b4fc70, L_000001dd49b4fd50, L_000001dd49b4fce0;
LS_000001dd49b55150_0_20 .concat8 [ 1 1 1 1], L_000001dd49b4e700, L_000001dd49b4fdc0, L_000001dd49b4f260, L_000001dd49b4f340;
LS_000001dd49b55150_0_24 .concat8 [ 1 1 1 1], L_000001dd49b4e4d0, L_000001dd49b4fe30, L_000001dd49b4fea0, L_000001dd49b4e9a0;
LS_000001dd49b55150_0_28 .concat8 [ 1 1 1 1], L_000001dd49b4e930, L_000001dd49b4f3b0, L_000001dd49b4e380, L_000001dd49b4e3f0;
LS_000001dd49b55150_1_0 .concat8 [ 4 4 4 4], LS_000001dd49b55150_0_0, LS_000001dd49b55150_0_4, LS_000001dd49b55150_0_8, LS_000001dd49b55150_0_12;
LS_000001dd49b55150_1_4 .concat8 [ 4 4 4 4], LS_000001dd49b55150_0_16, LS_000001dd49b55150_0_20, LS_000001dd49b55150_0_24, LS_000001dd49b55150_0_28;
L_000001dd49b55150 .concat8 [ 16 16 0 0], LS_000001dd49b55150_1_0, LS_000001dd49b55150_1_4;
L_000001dd49b57130 .part v000001dd49ab5610_0, 31, 1;
L_000001dd49b560f0 .part v000001dd49ab5570_0, 31, 1;
L_000001dd49b55290 .part L_000001dd49b55150, 0, 1;
L_000001dd49b55c90 .part L_000001dd49b55150, 1, 1;
L_000001dd49b55d30 .part L_000001dd49b55150, 2, 1;
L_000001dd49b571d0 .part L_000001dd49b55150, 3, 1;
L_000001dd49b55330 .part L_000001dd49b55150, 4, 1;
L_000001dd49b55b50 .part L_000001dd49b55150, 5, 1;
L_000001dd49b55bf0 .part L_000001dd49b55150, 6, 1;
L_000001dd49b56190 .part L_000001dd49b55150, 7, 1;
L_000001dd49b55510 .part L_000001dd49b55150, 8, 1;
L_000001dd49b555b0 .part L_000001dd49b55150, 9, 1;
L_000001dd49b56230 .part L_000001dd49b55150, 10, 1;
L_000001dd49b57950 .part L_000001dd49b55150, 11, 1;
L_000001dd49b57450 .part L_000001dd49b55150, 12, 1;
L_000001dd49b57bd0 .part L_000001dd49b55150, 13, 1;
L_000001dd49b59890 .part L_000001dd49b55150, 14, 1;
L_000001dd49b58350 .part L_000001dd49b55150, 15, 1;
L_000001dd49b57f90 .part L_000001dd49b55150, 16, 1;
L_000001dd49b579f0 .part L_000001dd49b55150, 17, 1;
L_000001dd49b59930 .part L_000001dd49b55150, 18, 1;
L_000001dd49b58df0 .part L_000001dd49b55150, 19, 1;
L_000001dd49b57a90 .part L_000001dd49b55150, 20, 1;
L_000001dd49b59570 .part L_000001dd49b55150, 21, 1;
L_000001dd49b58ad0 .part L_000001dd49b55150, 22, 1;
L_000001dd49b591b0 .part L_000001dd49b55150, 23, 1;
L_000001dd49b576d0 .part L_000001dd49b55150, 24, 1;
L_000001dd49b57770 .part L_000001dd49b55150, 25, 1;
L_000001dd49b594d0 .part L_000001dd49b55150, 26, 1;
L_000001dd49b58b70 .part L_000001dd49b55150, 27, 1;
L_000001dd49b58670 .part L_000001dd49b55150, 28, 1;
L_000001dd49b59430 .part L_000001dd49b55150, 29, 1;
L_000001dd49b58c10 .part L_000001dd49b55150, 30, 1;
L_000001dd49b58710 .part L_000001dd49b55150, 31, 1;
S_000001dd49869c30 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001dd497f69c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001dd49a2a9a0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001dd49b4fb90 .functor NOT 1, L_000001dd49ae3620, C4<0>, C4<0>, C4<0>;
v000001dd49aa7a40_0 .net "A", 31 0, v000001dd49ab5610_0;  alias, 1 drivers
v000001dd49aa7ae0_0 .net "ALUOP", 3 0, v000001dd49aa66e0_0;  alias, 1 drivers
v000001dd49aa7c20_0 .net "B", 31 0, v000001dd49ab5570_0;  alias, 1 drivers
v000001dd49aa6460_0 .var "CF", 0 0;
v000001dd49aa83a0_0 .net "ZF", 0 0, L_000001dd49b4fb90;  alias, 1 drivers
v000001dd49aa7d60_0 .net *"_ivl_1", 0 0, L_000001dd49ae3620;  1 drivers
v000001dd49aa6640_0 .var "res", 31 0;
E_000001dd49a2ada0 .event anyedge, v000001dd49aa7ae0_0, v000001dd49aa74a0_0, v000001dd49aa7540_0, v000001dd49aa6460_0;
L_000001dd49ae3620 .reduce/or v000001dd49aa6640_0;
S_000001dd498b0140 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001dd497f69c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001dd49aaa720 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dd49aaa758 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dd49aaa790 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dd49aaa7c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dd49aaa800 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dd49aaa838 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dd49aaa870 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dd49aaa8a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dd49aaa8e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dd49aaa918 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dd49aaa950 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dd49aaa988 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dd49aaa9c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dd49aaa9f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dd49aaaa30 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dd49aaaa68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dd49aaaaa0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dd49aaaad8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dd49aaab10 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dd49aaab48 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dd49aaab80 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dd49aaabb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dd49aaabf0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dd49aaac28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dd49aaac60 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dd49aa66e0_0 .var "ALU_OP", 3 0;
v000001dd49aa6780_0 .net "opcode", 11 0, v000001dd49ab45d0_0;  alias, 1 drivers
E_000001dd49a2ade0 .event anyedge, v000001dd499b0340_0;
S_000001dd498b02d0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001dd49879f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001dd49ab2730_0 .net "EX1_forward_to_B", 31 0, v000001dd49ab3e50_0;  alias, 1 drivers
v000001dd49ab3130_0 .net "EX_PFC", 31 0, v000001dd49ab2af0_0;  alias, 1 drivers
v000001dd49ab2ff0_0 .net "EX_PFC_to_IF", 31 0, L_000001dd49ae29a0;  alias, 1 drivers
v000001dd49ab3270_0 .net "alu_selA", 1 0, L_000001dd49ade300;  alias, 1 drivers
v000001dd49ab3b30_0 .net "alu_selB", 1 0, L_000001dd49adf980;  alias, 1 drivers
v000001dd49ab34f0_0 .net "ex_haz", 31 0, v000001dd49aa50b0_0;  alias, 1 drivers
v000001dd49ab3bd0_0 .net "id_haz", 31 0, L_000001dd49ae3300;  alias, 1 drivers
v000001dd49ab3630_0 .net "is_jr", 0 0, v000001dd49ab1dd0_0;  alias, 1 drivers
v000001dd49ab29b0_0 .net "mem_haz", 31 0, L_000001dd49b6b850;  alias, 1 drivers
v000001dd49ab3450_0 .net "oper1", 31 0, L_000001dd49ae72d0;  alias, 1 drivers
v000001dd49ab2550_0 .net "oper2", 31 0, L_000001dd49b4f8f0;  alias, 1 drivers
v000001dd49ab3090_0 .net "pc", 31 0, v000001dd49ab4490_0;  alias, 1 drivers
v000001dd49ab1d30_0 .net "rs1", 31 0, v000001dd49ab2a50_0;  alias, 1 drivers
v000001dd49ab2190_0 .net "rs2_in", 31 0, v000001dd49ab25f0_0;  alias, 1 drivers
v000001dd49ab3ef0_0 .net "rs2_out", 31 0, L_000001dd49b4f7a0;  alias, 1 drivers
v000001dd49ab3db0_0 .net "store_rs2_forward", 1 0, L_000001dd49adfa20;  alias, 1 drivers
L_000001dd49ae29a0 .functor MUXZ 32, v000001dd49ab2af0_0, L_000001dd49ae72d0, v000001dd49ab1dd0_0, C4<>;
S_000001dd498ad8a0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001dd498b02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001dd49a2ae20 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001dd49ae68c0 .functor NOT 1, L_000001dd49ae3580, C4<0>, C4<0>, C4<0>;
L_000001dd49ae6d20 .functor NOT 1, L_000001dd49ae2860, C4<0>, C4<0>, C4<0>;
L_000001dd49ae6e00 .functor NOT 1, L_000001dd49ae3a80, C4<0>, C4<0>, C4<0>;
L_000001dd49ae6e70 .functor NOT 1, L_000001dd49ae2680, C4<0>, C4<0>, C4<0>;
L_000001dd49ae5c10 .functor AND 32, L_000001dd49ae5ac0, v000001dd49ab2a50_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dd49ae6f50 .functor AND 32, L_000001dd49ae6d90, L_000001dd49b6b850, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dd49ae5e40 .functor OR 32, L_000001dd49ae5c10, L_000001dd49ae6f50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dd49ae5eb0 .functor AND 32, L_000001dd49ae5ba0, v000001dd49aa50b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dd49ae73b0 .functor OR 32, L_000001dd49ae5e40, L_000001dd49ae5eb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dd49ae7260 .functor AND 32, L_000001dd49ae7030, L_000001dd49ae3300, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dd49ae72d0 .functor OR 32, L_000001dd49ae73b0, L_000001dd49ae7260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dd49aa9520_0 .net *"_ivl_1", 0 0, L_000001dd49ae3580;  1 drivers
v000001dd49aa9700_0 .net *"_ivl_13", 0 0, L_000001dd49ae3a80;  1 drivers
v000001dd49aa8ee0_0 .net *"_ivl_14", 0 0, L_000001dd49ae6e00;  1 drivers
v000001dd49aa8f80_0 .net *"_ivl_19", 0 0, L_000001dd49ae3080;  1 drivers
v000001dd49aa90c0_0 .net *"_ivl_2", 0 0, L_000001dd49ae68c0;  1 drivers
v000001dd49aae0b0_0 .net *"_ivl_23", 0 0, L_000001dd49ae43e0;  1 drivers
v000001dd49aacc10_0 .net *"_ivl_27", 0 0, L_000001dd49ae2680;  1 drivers
v000001dd49aabd10_0 .net *"_ivl_28", 0 0, L_000001dd49ae6e70;  1 drivers
v000001dd49aad750_0 .net *"_ivl_33", 0 0, L_000001dd49ae2540;  1 drivers
v000001dd49aacf30_0 .net *"_ivl_37", 0 0, L_000001dd49ae4c00;  1 drivers
v000001dd49aada70_0 .net *"_ivl_40", 31 0, L_000001dd49ae5c10;  1 drivers
v000001dd49aac0d0_0 .net *"_ivl_42", 31 0, L_000001dd49ae6f50;  1 drivers
v000001dd49aade30_0 .net *"_ivl_44", 31 0, L_000001dd49ae5e40;  1 drivers
v000001dd49aad6b0_0 .net *"_ivl_46", 31 0, L_000001dd49ae5eb0;  1 drivers
v000001dd49aac490_0 .net *"_ivl_48", 31 0, L_000001dd49ae73b0;  1 drivers
v000001dd49aad7f0_0 .net *"_ivl_50", 31 0, L_000001dd49ae7260;  1 drivers
v000001dd49aad890_0 .net *"_ivl_7", 0 0, L_000001dd49ae2860;  1 drivers
v000001dd49aacfd0_0 .net *"_ivl_8", 0 0, L_000001dd49ae6d20;  1 drivers
v000001dd49aac670_0 .net "ina", 31 0, v000001dd49ab2a50_0;  alias, 1 drivers
v000001dd49aac710_0 .net "inb", 31 0, L_000001dd49b6b850;  alias, 1 drivers
v000001dd49aac850_0 .net "inc", 31 0, v000001dd49aa50b0_0;  alias, 1 drivers
v000001dd49aadb10_0 .net "ind", 31 0, L_000001dd49ae3300;  alias, 1 drivers
v000001dd49aadbb0_0 .net "out", 31 0, L_000001dd49ae72d0;  alias, 1 drivers
v000001dd49aad430_0 .net "s0", 31 0, L_000001dd49ae5ac0;  1 drivers
v000001dd49aabdb0_0 .net "s1", 31 0, L_000001dd49ae6d90;  1 drivers
v000001dd49aad110_0 .net "s2", 31 0, L_000001dd49ae5ba0;  1 drivers
v000001dd49aadc50_0 .net "s3", 31 0, L_000001dd49ae7030;  1 drivers
v000001dd49aad4d0_0 .net "sel", 1 0, L_000001dd49ade300;  alias, 1 drivers
L_000001dd49ae3580 .part L_000001dd49ade300, 1, 1;
LS_000001dd49ae2c20_0_0 .concat [ 1 1 1 1], L_000001dd49ae68c0, L_000001dd49ae68c0, L_000001dd49ae68c0, L_000001dd49ae68c0;
LS_000001dd49ae2c20_0_4 .concat [ 1 1 1 1], L_000001dd49ae68c0, L_000001dd49ae68c0, L_000001dd49ae68c0, L_000001dd49ae68c0;
LS_000001dd49ae2c20_0_8 .concat [ 1 1 1 1], L_000001dd49ae68c0, L_000001dd49ae68c0, L_000001dd49ae68c0, L_000001dd49ae68c0;
LS_000001dd49ae2c20_0_12 .concat [ 1 1 1 1], L_000001dd49ae68c0, L_000001dd49ae68c0, L_000001dd49ae68c0, L_000001dd49ae68c0;
LS_000001dd49ae2c20_0_16 .concat [ 1 1 1 1], L_000001dd49ae68c0, L_000001dd49ae68c0, L_000001dd49ae68c0, L_000001dd49ae68c0;
LS_000001dd49ae2c20_0_20 .concat [ 1 1 1 1], L_000001dd49ae68c0, L_000001dd49ae68c0, L_000001dd49ae68c0, L_000001dd49ae68c0;
LS_000001dd49ae2c20_0_24 .concat [ 1 1 1 1], L_000001dd49ae68c0, L_000001dd49ae68c0, L_000001dd49ae68c0, L_000001dd49ae68c0;
LS_000001dd49ae2c20_0_28 .concat [ 1 1 1 1], L_000001dd49ae68c0, L_000001dd49ae68c0, L_000001dd49ae68c0, L_000001dd49ae68c0;
LS_000001dd49ae2c20_1_0 .concat [ 4 4 4 4], LS_000001dd49ae2c20_0_0, LS_000001dd49ae2c20_0_4, LS_000001dd49ae2c20_0_8, LS_000001dd49ae2c20_0_12;
LS_000001dd49ae2c20_1_4 .concat [ 4 4 4 4], LS_000001dd49ae2c20_0_16, LS_000001dd49ae2c20_0_20, LS_000001dd49ae2c20_0_24, LS_000001dd49ae2c20_0_28;
L_000001dd49ae2c20 .concat [ 16 16 0 0], LS_000001dd49ae2c20_1_0, LS_000001dd49ae2c20_1_4;
L_000001dd49ae2860 .part L_000001dd49ade300, 0, 1;
LS_000001dd49ae47a0_0_0 .concat [ 1 1 1 1], L_000001dd49ae6d20, L_000001dd49ae6d20, L_000001dd49ae6d20, L_000001dd49ae6d20;
LS_000001dd49ae47a0_0_4 .concat [ 1 1 1 1], L_000001dd49ae6d20, L_000001dd49ae6d20, L_000001dd49ae6d20, L_000001dd49ae6d20;
LS_000001dd49ae47a0_0_8 .concat [ 1 1 1 1], L_000001dd49ae6d20, L_000001dd49ae6d20, L_000001dd49ae6d20, L_000001dd49ae6d20;
LS_000001dd49ae47a0_0_12 .concat [ 1 1 1 1], L_000001dd49ae6d20, L_000001dd49ae6d20, L_000001dd49ae6d20, L_000001dd49ae6d20;
LS_000001dd49ae47a0_0_16 .concat [ 1 1 1 1], L_000001dd49ae6d20, L_000001dd49ae6d20, L_000001dd49ae6d20, L_000001dd49ae6d20;
LS_000001dd49ae47a0_0_20 .concat [ 1 1 1 1], L_000001dd49ae6d20, L_000001dd49ae6d20, L_000001dd49ae6d20, L_000001dd49ae6d20;
LS_000001dd49ae47a0_0_24 .concat [ 1 1 1 1], L_000001dd49ae6d20, L_000001dd49ae6d20, L_000001dd49ae6d20, L_000001dd49ae6d20;
LS_000001dd49ae47a0_0_28 .concat [ 1 1 1 1], L_000001dd49ae6d20, L_000001dd49ae6d20, L_000001dd49ae6d20, L_000001dd49ae6d20;
LS_000001dd49ae47a0_1_0 .concat [ 4 4 4 4], LS_000001dd49ae47a0_0_0, LS_000001dd49ae47a0_0_4, LS_000001dd49ae47a0_0_8, LS_000001dd49ae47a0_0_12;
LS_000001dd49ae47a0_1_4 .concat [ 4 4 4 4], LS_000001dd49ae47a0_0_16, LS_000001dd49ae47a0_0_20, LS_000001dd49ae47a0_0_24, LS_000001dd49ae47a0_0_28;
L_000001dd49ae47a0 .concat [ 16 16 0 0], LS_000001dd49ae47a0_1_0, LS_000001dd49ae47a0_1_4;
L_000001dd49ae3a80 .part L_000001dd49ade300, 1, 1;
LS_000001dd49ae3e40_0_0 .concat [ 1 1 1 1], L_000001dd49ae6e00, L_000001dd49ae6e00, L_000001dd49ae6e00, L_000001dd49ae6e00;
LS_000001dd49ae3e40_0_4 .concat [ 1 1 1 1], L_000001dd49ae6e00, L_000001dd49ae6e00, L_000001dd49ae6e00, L_000001dd49ae6e00;
LS_000001dd49ae3e40_0_8 .concat [ 1 1 1 1], L_000001dd49ae6e00, L_000001dd49ae6e00, L_000001dd49ae6e00, L_000001dd49ae6e00;
LS_000001dd49ae3e40_0_12 .concat [ 1 1 1 1], L_000001dd49ae6e00, L_000001dd49ae6e00, L_000001dd49ae6e00, L_000001dd49ae6e00;
LS_000001dd49ae3e40_0_16 .concat [ 1 1 1 1], L_000001dd49ae6e00, L_000001dd49ae6e00, L_000001dd49ae6e00, L_000001dd49ae6e00;
LS_000001dd49ae3e40_0_20 .concat [ 1 1 1 1], L_000001dd49ae6e00, L_000001dd49ae6e00, L_000001dd49ae6e00, L_000001dd49ae6e00;
LS_000001dd49ae3e40_0_24 .concat [ 1 1 1 1], L_000001dd49ae6e00, L_000001dd49ae6e00, L_000001dd49ae6e00, L_000001dd49ae6e00;
LS_000001dd49ae3e40_0_28 .concat [ 1 1 1 1], L_000001dd49ae6e00, L_000001dd49ae6e00, L_000001dd49ae6e00, L_000001dd49ae6e00;
LS_000001dd49ae3e40_1_0 .concat [ 4 4 4 4], LS_000001dd49ae3e40_0_0, LS_000001dd49ae3e40_0_4, LS_000001dd49ae3e40_0_8, LS_000001dd49ae3e40_0_12;
LS_000001dd49ae3e40_1_4 .concat [ 4 4 4 4], LS_000001dd49ae3e40_0_16, LS_000001dd49ae3e40_0_20, LS_000001dd49ae3e40_0_24, LS_000001dd49ae3e40_0_28;
L_000001dd49ae3e40 .concat [ 16 16 0 0], LS_000001dd49ae3e40_1_0, LS_000001dd49ae3e40_1_4;
L_000001dd49ae3080 .part L_000001dd49ade300, 0, 1;
LS_000001dd49ae4660_0_0 .concat [ 1 1 1 1], L_000001dd49ae3080, L_000001dd49ae3080, L_000001dd49ae3080, L_000001dd49ae3080;
LS_000001dd49ae4660_0_4 .concat [ 1 1 1 1], L_000001dd49ae3080, L_000001dd49ae3080, L_000001dd49ae3080, L_000001dd49ae3080;
LS_000001dd49ae4660_0_8 .concat [ 1 1 1 1], L_000001dd49ae3080, L_000001dd49ae3080, L_000001dd49ae3080, L_000001dd49ae3080;
LS_000001dd49ae4660_0_12 .concat [ 1 1 1 1], L_000001dd49ae3080, L_000001dd49ae3080, L_000001dd49ae3080, L_000001dd49ae3080;
LS_000001dd49ae4660_0_16 .concat [ 1 1 1 1], L_000001dd49ae3080, L_000001dd49ae3080, L_000001dd49ae3080, L_000001dd49ae3080;
LS_000001dd49ae4660_0_20 .concat [ 1 1 1 1], L_000001dd49ae3080, L_000001dd49ae3080, L_000001dd49ae3080, L_000001dd49ae3080;
LS_000001dd49ae4660_0_24 .concat [ 1 1 1 1], L_000001dd49ae3080, L_000001dd49ae3080, L_000001dd49ae3080, L_000001dd49ae3080;
LS_000001dd49ae4660_0_28 .concat [ 1 1 1 1], L_000001dd49ae3080, L_000001dd49ae3080, L_000001dd49ae3080, L_000001dd49ae3080;
LS_000001dd49ae4660_1_0 .concat [ 4 4 4 4], LS_000001dd49ae4660_0_0, LS_000001dd49ae4660_0_4, LS_000001dd49ae4660_0_8, LS_000001dd49ae4660_0_12;
LS_000001dd49ae4660_1_4 .concat [ 4 4 4 4], LS_000001dd49ae4660_0_16, LS_000001dd49ae4660_0_20, LS_000001dd49ae4660_0_24, LS_000001dd49ae4660_0_28;
L_000001dd49ae4660 .concat [ 16 16 0 0], LS_000001dd49ae4660_1_0, LS_000001dd49ae4660_1_4;
L_000001dd49ae43e0 .part L_000001dd49ade300, 1, 1;
LS_000001dd49ae3940_0_0 .concat [ 1 1 1 1], L_000001dd49ae43e0, L_000001dd49ae43e0, L_000001dd49ae43e0, L_000001dd49ae43e0;
LS_000001dd49ae3940_0_4 .concat [ 1 1 1 1], L_000001dd49ae43e0, L_000001dd49ae43e0, L_000001dd49ae43e0, L_000001dd49ae43e0;
LS_000001dd49ae3940_0_8 .concat [ 1 1 1 1], L_000001dd49ae43e0, L_000001dd49ae43e0, L_000001dd49ae43e0, L_000001dd49ae43e0;
LS_000001dd49ae3940_0_12 .concat [ 1 1 1 1], L_000001dd49ae43e0, L_000001dd49ae43e0, L_000001dd49ae43e0, L_000001dd49ae43e0;
LS_000001dd49ae3940_0_16 .concat [ 1 1 1 1], L_000001dd49ae43e0, L_000001dd49ae43e0, L_000001dd49ae43e0, L_000001dd49ae43e0;
LS_000001dd49ae3940_0_20 .concat [ 1 1 1 1], L_000001dd49ae43e0, L_000001dd49ae43e0, L_000001dd49ae43e0, L_000001dd49ae43e0;
LS_000001dd49ae3940_0_24 .concat [ 1 1 1 1], L_000001dd49ae43e0, L_000001dd49ae43e0, L_000001dd49ae43e0, L_000001dd49ae43e0;
LS_000001dd49ae3940_0_28 .concat [ 1 1 1 1], L_000001dd49ae43e0, L_000001dd49ae43e0, L_000001dd49ae43e0, L_000001dd49ae43e0;
LS_000001dd49ae3940_1_0 .concat [ 4 4 4 4], LS_000001dd49ae3940_0_0, LS_000001dd49ae3940_0_4, LS_000001dd49ae3940_0_8, LS_000001dd49ae3940_0_12;
LS_000001dd49ae3940_1_4 .concat [ 4 4 4 4], LS_000001dd49ae3940_0_16, LS_000001dd49ae3940_0_20, LS_000001dd49ae3940_0_24, LS_000001dd49ae3940_0_28;
L_000001dd49ae3940 .concat [ 16 16 0 0], LS_000001dd49ae3940_1_0, LS_000001dd49ae3940_1_4;
L_000001dd49ae2680 .part L_000001dd49ade300, 0, 1;
LS_000001dd49ae40c0_0_0 .concat [ 1 1 1 1], L_000001dd49ae6e70, L_000001dd49ae6e70, L_000001dd49ae6e70, L_000001dd49ae6e70;
LS_000001dd49ae40c0_0_4 .concat [ 1 1 1 1], L_000001dd49ae6e70, L_000001dd49ae6e70, L_000001dd49ae6e70, L_000001dd49ae6e70;
LS_000001dd49ae40c0_0_8 .concat [ 1 1 1 1], L_000001dd49ae6e70, L_000001dd49ae6e70, L_000001dd49ae6e70, L_000001dd49ae6e70;
LS_000001dd49ae40c0_0_12 .concat [ 1 1 1 1], L_000001dd49ae6e70, L_000001dd49ae6e70, L_000001dd49ae6e70, L_000001dd49ae6e70;
LS_000001dd49ae40c0_0_16 .concat [ 1 1 1 1], L_000001dd49ae6e70, L_000001dd49ae6e70, L_000001dd49ae6e70, L_000001dd49ae6e70;
LS_000001dd49ae40c0_0_20 .concat [ 1 1 1 1], L_000001dd49ae6e70, L_000001dd49ae6e70, L_000001dd49ae6e70, L_000001dd49ae6e70;
LS_000001dd49ae40c0_0_24 .concat [ 1 1 1 1], L_000001dd49ae6e70, L_000001dd49ae6e70, L_000001dd49ae6e70, L_000001dd49ae6e70;
LS_000001dd49ae40c0_0_28 .concat [ 1 1 1 1], L_000001dd49ae6e70, L_000001dd49ae6e70, L_000001dd49ae6e70, L_000001dd49ae6e70;
LS_000001dd49ae40c0_1_0 .concat [ 4 4 4 4], LS_000001dd49ae40c0_0_0, LS_000001dd49ae40c0_0_4, LS_000001dd49ae40c0_0_8, LS_000001dd49ae40c0_0_12;
LS_000001dd49ae40c0_1_4 .concat [ 4 4 4 4], LS_000001dd49ae40c0_0_16, LS_000001dd49ae40c0_0_20, LS_000001dd49ae40c0_0_24, LS_000001dd49ae40c0_0_28;
L_000001dd49ae40c0 .concat [ 16 16 0 0], LS_000001dd49ae40c0_1_0, LS_000001dd49ae40c0_1_4;
L_000001dd49ae2540 .part L_000001dd49ade300, 1, 1;
LS_000001dd49ae3120_0_0 .concat [ 1 1 1 1], L_000001dd49ae2540, L_000001dd49ae2540, L_000001dd49ae2540, L_000001dd49ae2540;
LS_000001dd49ae3120_0_4 .concat [ 1 1 1 1], L_000001dd49ae2540, L_000001dd49ae2540, L_000001dd49ae2540, L_000001dd49ae2540;
LS_000001dd49ae3120_0_8 .concat [ 1 1 1 1], L_000001dd49ae2540, L_000001dd49ae2540, L_000001dd49ae2540, L_000001dd49ae2540;
LS_000001dd49ae3120_0_12 .concat [ 1 1 1 1], L_000001dd49ae2540, L_000001dd49ae2540, L_000001dd49ae2540, L_000001dd49ae2540;
LS_000001dd49ae3120_0_16 .concat [ 1 1 1 1], L_000001dd49ae2540, L_000001dd49ae2540, L_000001dd49ae2540, L_000001dd49ae2540;
LS_000001dd49ae3120_0_20 .concat [ 1 1 1 1], L_000001dd49ae2540, L_000001dd49ae2540, L_000001dd49ae2540, L_000001dd49ae2540;
LS_000001dd49ae3120_0_24 .concat [ 1 1 1 1], L_000001dd49ae2540, L_000001dd49ae2540, L_000001dd49ae2540, L_000001dd49ae2540;
LS_000001dd49ae3120_0_28 .concat [ 1 1 1 1], L_000001dd49ae2540, L_000001dd49ae2540, L_000001dd49ae2540, L_000001dd49ae2540;
LS_000001dd49ae3120_1_0 .concat [ 4 4 4 4], LS_000001dd49ae3120_0_0, LS_000001dd49ae3120_0_4, LS_000001dd49ae3120_0_8, LS_000001dd49ae3120_0_12;
LS_000001dd49ae3120_1_4 .concat [ 4 4 4 4], LS_000001dd49ae3120_0_16, LS_000001dd49ae3120_0_20, LS_000001dd49ae3120_0_24, LS_000001dd49ae3120_0_28;
L_000001dd49ae3120 .concat [ 16 16 0 0], LS_000001dd49ae3120_1_0, LS_000001dd49ae3120_1_4;
L_000001dd49ae4c00 .part L_000001dd49ade300, 0, 1;
LS_000001dd49ae4520_0_0 .concat [ 1 1 1 1], L_000001dd49ae4c00, L_000001dd49ae4c00, L_000001dd49ae4c00, L_000001dd49ae4c00;
LS_000001dd49ae4520_0_4 .concat [ 1 1 1 1], L_000001dd49ae4c00, L_000001dd49ae4c00, L_000001dd49ae4c00, L_000001dd49ae4c00;
LS_000001dd49ae4520_0_8 .concat [ 1 1 1 1], L_000001dd49ae4c00, L_000001dd49ae4c00, L_000001dd49ae4c00, L_000001dd49ae4c00;
LS_000001dd49ae4520_0_12 .concat [ 1 1 1 1], L_000001dd49ae4c00, L_000001dd49ae4c00, L_000001dd49ae4c00, L_000001dd49ae4c00;
LS_000001dd49ae4520_0_16 .concat [ 1 1 1 1], L_000001dd49ae4c00, L_000001dd49ae4c00, L_000001dd49ae4c00, L_000001dd49ae4c00;
LS_000001dd49ae4520_0_20 .concat [ 1 1 1 1], L_000001dd49ae4c00, L_000001dd49ae4c00, L_000001dd49ae4c00, L_000001dd49ae4c00;
LS_000001dd49ae4520_0_24 .concat [ 1 1 1 1], L_000001dd49ae4c00, L_000001dd49ae4c00, L_000001dd49ae4c00, L_000001dd49ae4c00;
LS_000001dd49ae4520_0_28 .concat [ 1 1 1 1], L_000001dd49ae4c00, L_000001dd49ae4c00, L_000001dd49ae4c00, L_000001dd49ae4c00;
LS_000001dd49ae4520_1_0 .concat [ 4 4 4 4], LS_000001dd49ae4520_0_0, LS_000001dd49ae4520_0_4, LS_000001dd49ae4520_0_8, LS_000001dd49ae4520_0_12;
LS_000001dd49ae4520_1_4 .concat [ 4 4 4 4], LS_000001dd49ae4520_0_16, LS_000001dd49ae4520_0_20, LS_000001dd49ae4520_0_24, LS_000001dd49ae4520_0_28;
L_000001dd49ae4520 .concat [ 16 16 0 0], LS_000001dd49ae4520_1_0, LS_000001dd49ae4520_1_4;
S_000001dd498ada30 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001dd498ad8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dd49ae5ac0 .functor AND 32, L_000001dd49ae2c20, L_000001dd49ae47a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dd49aa95c0_0 .net "in1", 31 0, L_000001dd49ae2c20;  1 drivers
v000001dd49aa9d40_0 .net "in2", 31 0, L_000001dd49ae47a0;  1 drivers
v000001dd49aa9de0_0 .net "out", 31 0, L_000001dd49ae5ac0;  alias, 1 drivers
S_000001dd49868200 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001dd498ad8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dd49ae6d90 .functor AND 32, L_000001dd49ae3e40, L_000001dd49ae4660, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dd49aa8940_0 .net "in1", 31 0, L_000001dd49ae3e40;  1 drivers
v000001dd49aa8760_0 .net "in2", 31 0, L_000001dd49ae4660;  1 drivers
v000001dd49aa92a0_0 .net "out", 31 0, L_000001dd49ae6d90;  alias, 1 drivers
S_000001dd49868390 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001dd498ad8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dd49ae5ba0 .functor AND 32, L_000001dd49ae3940, L_000001dd49ae40c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dd49aa8d00_0 .net "in1", 31 0, L_000001dd49ae3940;  1 drivers
v000001dd49aa8800_0 .net "in2", 31 0, L_000001dd49ae40c0;  1 drivers
v000001dd49aa8da0_0 .net "out", 31 0, L_000001dd49ae5ba0;  alias, 1 drivers
S_000001dd49aab970 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001dd498ad8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dd49ae7030 .functor AND 32, L_000001dd49ae3120, L_000001dd49ae4520, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dd49aa9660_0 .net "in1", 31 0, L_000001dd49ae3120;  1 drivers
v000001dd49aa8a80_0 .net "in2", 31 0, L_000001dd49ae4520;  1 drivers
v000001dd49aa8e40_0 .net "out", 31 0, L_000001dd49ae7030;  alias, 1 drivers
S_000001dd49aabb00 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001dd498b02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001dd49a2af20 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001dd49ae7110 .functor NOT 1, L_000001dd49ae4340, C4<0>, C4<0>, C4<0>;
L_000001dd49ae7180 .functor NOT 1, L_000001dd49ae31c0, C4<0>, C4<0>, C4<0>;
L_000001dd49ae70a0 .functor NOT 1, L_000001dd49ae2ae0, C4<0>, C4<0>, C4<0>;
L_000001dd49b4ebd0 .functor NOT 1, L_000001dd49ae3760, C4<0>, C4<0>, C4<0>;
L_000001dd49b4ee00 .functor AND 32, L_000001dd49ae71f0, v000001dd49ab3e50_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dd49b4ff10 .functor AND 32, L_000001dd49ae7340, L_000001dd49b6b850, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dd49b4e7e0 .functor OR 32, L_000001dd49b4ee00, L_000001dd49b4ff10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dd49b4e540 .functor AND 32, L_000001dd49a218c0, v000001dd49aa50b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dd49b4e8c0 .functor OR 32, L_000001dd49b4e7e0, L_000001dd49b4e540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dd49b4e770 .functor AND 32, L_000001dd49b4f880, L_000001dd49ae3300, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dd49b4f8f0 .functor OR 32, L_000001dd49b4e8c0, L_000001dd49b4e770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dd49aad2f0_0 .net *"_ivl_1", 0 0, L_000001dd49ae4340;  1 drivers
v000001dd49aad390_0 .net *"_ivl_13", 0 0, L_000001dd49ae2ae0;  1 drivers
v000001dd49aabe50_0 .net *"_ivl_14", 0 0, L_000001dd49ae70a0;  1 drivers
v000001dd49aadd90_0 .net *"_ivl_19", 0 0, L_000001dd49ae2cc0;  1 drivers
v000001dd49aaded0_0 .net *"_ivl_2", 0 0, L_000001dd49ae7110;  1 drivers
v000001dd49aad610_0 .net *"_ivl_23", 0 0, L_000001dd49ae2b80;  1 drivers
v000001dd49aac530_0 .net *"_ivl_27", 0 0, L_000001dd49ae3760;  1 drivers
v000001dd49aadf70_0 .net *"_ivl_28", 0 0, L_000001dd49b4ebd0;  1 drivers
v000001dd49aabef0_0 .net *"_ivl_33", 0 0, L_000001dd49ae39e0;  1 drivers
v000001dd49aae150_0 .net *"_ivl_37", 0 0, L_000001dd49ae2e00;  1 drivers
v000001dd49aae1f0_0 .net *"_ivl_40", 31 0, L_000001dd49b4ee00;  1 drivers
v000001dd49aac5d0_0 .net *"_ivl_42", 31 0, L_000001dd49b4ff10;  1 drivers
v000001dd49aae290_0 .net *"_ivl_44", 31 0, L_000001dd49b4e7e0;  1 drivers
v000001dd49aac030_0 .net *"_ivl_46", 31 0, L_000001dd49b4e540;  1 drivers
v000001dd49aabf90_0 .net *"_ivl_48", 31 0, L_000001dd49b4e8c0;  1 drivers
v000001dd49aac170_0 .net *"_ivl_50", 31 0, L_000001dd49b4e770;  1 drivers
v000001dd49aac210_0 .net *"_ivl_7", 0 0, L_000001dd49ae31c0;  1 drivers
v000001dd49aac2b0_0 .net *"_ivl_8", 0 0, L_000001dd49ae7180;  1 drivers
v000001dd49aac990_0 .net "ina", 31 0, v000001dd49ab3e50_0;  alias, 1 drivers
v000001dd49aac350_0 .net "inb", 31 0, L_000001dd49b6b850;  alias, 1 drivers
v000001dd49aac8f0_0 .net "inc", 31 0, v000001dd49aa50b0_0;  alias, 1 drivers
v000001dd49aacdf0_0 .net "ind", 31 0, L_000001dd49ae3300;  alias, 1 drivers
v000001dd49aac3f0_0 .net "out", 31 0, L_000001dd49b4f8f0;  alias, 1 drivers
v000001dd49aaca30_0 .net "s0", 31 0, L_000001dd49ae71f0;  1 drivers
v000001dd49aacad0_0 .net "s1", 31 0, L_000001dd49ae7340;  1 drivers
v000001dd49aacb70_0 .net "s2", 31 0, L_000001dd49a218c0;  1 drivers
v000001dd49aaccb0_0 .net "s3", 31 0, L_000001dd49b4f880;  1 drivers
v000001dd49aacd50_0 .net "sel", 1 0, L_000001dd49adf980;  alias, 1 drivers
L_000001dd49ae4340 .part L_000001dd49adf980, 1, 1;
LS_000001dd49ae4160_0_0 .concat [ 1 1 1 1], L_000001dd49ae7110, L_000001dd49ae7110, L_000001dd49ae7110, L_000001dd49ae7110;
LS_000001dd49ae4160_0_4 .concat [ 1 1 1 1], L_000001dd49ae7110, L_000001dd49ae7110, L_000001dd49ae7110, L_000001dd49ae7110;
LS_000001dd49ae4160_0_8 .concat [ 1 1 1 1], L_000001dd49ae7110, L_000001dd49ae7110, L_000001dd49ae7110, L_000001dd49ae7110;
LS_000001dd49ae4160_0_12 .concat [ 1 1 1 1], L_000001dd49ae7110, L_000001dd49ae7110, L_000001dd49ae7110, L_000001dd49ae7110;
LS_000001dd49ae4160_0_16 .concat [ 1 1 1 1], L_000001dd49ae7110, L_000001dd49ae7110, L_000001dd49ae7110, L_000001dd49ae7110;
LS_000001dd49ae4160_0_20 .concat [ 1 1 1 1], L_000001dd49ae7110, L_000001dd49ae7110, L_000001dd49ae7110, L_000001dd49ae7110;
LS_000001dd49ae4160_0_24 .concat [ 1 1 1 1], L_000001dd49ae7110, L_000001dd49ae7110, L_000001dd49ae7110, L_000001dd49ae7110;
LS_000001dd49ae4160_0_28 .concat [ 1 1 1 1], L_000001dd49ae7110, L_000001dd49ae7110, L_000001dd49ae7110, L_000001dd49ae7110;
LS_000001dd49ae4160_1_0 .concat [ 4 4 4 4], LS_000001dd49ae4160_0_0, LS_000001dd49ae4160_0_4, LS_000001dd49ae4160_0_8, LS_000001dd49ae4160_0_12;
LS_000001dd49ae4160_1_4 .concat [ 4 4 4 4], LS_000001dd49ae4160_0_16, LS_000001dd49ae4160_0_20, LS_000001dd49ae4160_0_24, LS_000001dd49ae4160_0_28;
L_000001dd49ae4160 .concat [ 16 16 0 0], LS_000001dd49ae4160_1_0, LS_000001dd49ae4160_1_4;
L_000001dd49ae31c0 .part L_000001dd49adf980, 0, 1;
LS_000001dd49ae38a0_0_0 .concat [ 1 1 1 1], L_000001dd49ae7180, L_000001dd49ae7180, L_000001dd49ae7180, L_000001dd49ae7180;
LS_000001dd49ae38a0_0_4 .concat [ 1 1 1 1], L_000001dd49ae7180, L_000001dd49ae7180, L_000001dd49ae7180, L_000001dd49ae7180;
LS_000001dd49ae38a0_0_8 .concat [ 1 1 1 1], L_000001dd49ae7180, L_000001dd49ae7180, L_000001dd49ae7180, L_000001dd49ae7180;
LS_000001dd49ae38a0_0_12 .concat [ 1 1 1 1], L_000001dd49ae7180, L_000001dd49ae7180, L_000001dd49ae7180, L_000001dd49ae7180;
LS_000001dd49ae38a0_0_16 .concat [ 1 1 1 1], L_000001dd49ae7180, L_000001dd49ae7180, L_000001dd49ae7180, L_000001dd49ae7180;
LS_000001dd49ae38a0_0_20 .concat [ 1 1 1 1], L_000001dd49ae7180, L_000001dd49ae7180, L_000001dd49ae7180, L_000001dd49ae7180;
LS_000001dd49ae38a0_0_24 .concat [ 1 1 1 1], L_000001dd49ae7180, L_000001dd49ae7180, L_000001dd49ae7180, L_000001dd49ae7180;
LS_000001dd49ae38a0_0_28 .concat [ 1 1 1 1], L_000001dd49ae7180, L_000001dd49ae7180, L_000001dd49ae7180, L_000001dd49ae7180;
LS_000001dd49ae38a0_1_0 .concat [ 4 4 4 4], LS_000001dd49ae38a0_0_0, LS_000001dd49ae38a0_0_4, LS_000001dd49ae38a0_0_8, LS_000001dd49ae38a0_0_12;
LS_000001dd49ae38a0_1_4 .concat [ 4 4 4 4], LS_000001dd49ae38a0_0_16, LS_000001dd49ae38a0_0_20, LS_000001dd49ae38a0_0_24, LS_000001dd49ae38a0_0_28;
L_000001dd49ae38a0 .concat [ 16 16 0 0], LS_000001dd49ae38a0_1_0, LS_000001dd49ae38a0_1_4;
L_000001dd49ae2ae0 .part L_000001dd49adf980, 1, 1;
LS_000001dd49ae27c0_0_0 .concat [ 1 1 1 1], L_000001dd49ae70a0, L_000001dd49ae70a0, L_000001dd49ae70a0, L_000001dd49ae70a0;
LS_000001dd49ae27c0_0_4 .concat [ 1 1 1 1], L_000001dd49ae70a0, L_000001dd49ae70a0, L_000001dd49ae70a0, L_000001dd49ae70a0;
LS_000001dd49ae27c0_0_8 .concat [ 1 1 1 1], L_000001dd49ae70a0, L_000001dd49ae70a0, L_000001dd49ae70a0, L_000001dd49ae70a0;
LS_000001dd49ae27c0_0_12 .concat [ 1 1 1 1], L_000001dd49ae70a0, L_000001dd49ae70a0, L_000001dd49ae70a0, L_000001dd49ae70a0;
LS_000001dd49ae27c0_0_16 .concat [ 1 1 1 1], L_000001dd49ae70a0, L_000001dd49ae70a0, L_000001dd49ae70a0, L_000001dd49ae70a0;
LS_000001dd49ae27c0_0_20 .concat [ 1 1 1 1], L_000001dd49ae70a0, L_000001dd49ae70a0, L_000001dd49ae70a0, L_000001dd49ae70a0;
LS_000001dd49ae27c0_0_24 .concat [ 1 1 1 1], L_000001dd49ae70a0, L_000001dd49ae70a0, L_000001dd49ae70a0, L_000001dd49ae70a0;
LS_000001dd49ae27c0_0_28 .concat [ 1 1 1 1], L_000001dd49ae70a0, L_000001dd49ae70a0, L_000001dd49ae70a0, L_000001dd49ae70a0;
LS_000001dd49ae27c0_1_0 .concat [ 4 4 4 4], LS_000001dd49ae27c0_0_0, LS_000001dd49ae27c0_0_4, LS_000001dd49ae27c0_0_8, LS_000001dd49ae27c0_0_12;
LS_000001dd49ae27c0_1_4 .concat [ 4 4 4 4], LS_000001dd49ae27c0_0_16, LS_000001dd49ae27c0_0_20, LS_000001dd49ae27c0_0_24, LS_000001dd49ae27c0_0_28;
L_000001dd49ae27c0 .concat [ 16 16 0 0], LS_000001dd49ae27c0_1_0, LS_000001dd49ae27c0_1_4;
L_000001dd49ae2cc0 .part L_000001dd49adf980, 0, 1;
LS_000001dd49ae36c0_0_0 .concat [ 1 1 1 1], L_000001dd49ae2cc0, L_000001dd49ae2cc0, L_000001dd49ae2cc0, L_000001dd49ae2cc0;
LS_000001dd49ae36c0_0_4 .concat [ 1 1 1 1], L_000001dd49ae2cc0, L_000001dd49ae2cc0, L_000001dd49ae2cc0, L_000001dd49ae2cc0;
LS_000001dd49ae36c0_0_8 .concat [ 1 1 1 1], L_000001dd49ae2cc0, L_000001dd49ae2cc0, L_000001dd49ae2cc0, L_000001dd49ae2cc0;
LS_000001dd49ae36c0_0_12 .concat [ 1 1 1 1], L_000001dd49ae2cc0, L_000001dd49ae2cc0, L_000001dd49ae2cc0, L_000001dd49ae2cc0;
LS_000001dd49ae36c0_0_16 .concat [ 1 1 1 1], L_000001dd49ae2cc0, L_000001dd49ae2cc0, L_000001dd49ae2cc0, L_000001dd49ae2cc0;
LS_000001dd49ae36c0_0_20 .concat [ 1 1 1 1], L_000001dd49ae2cc0, L_000001dd49ae2cc0, L_000001dd49ae2cc0, L_000001dd49ae2cc0;
LS_000001dd49ae36c0_0_24 .concat [ 1 1 1 1], L_000001dd49ae2cc0, L_000001dd49ae2cc0, L_000001dd49ae2cc0, L_000001dd49ae2cc0;
LS_000001dd49ae36c0_0_28 .concat [ 1 1 1 1], L_000001dd49ae2cc0, L_000001dd49ae2cc0, L_000001dd49ae2cc0, L_000001dd49ae2cc0;
LS_000001dd49ae36c0_1_0 .concat [ 4 4 4 4], LS_000001dd49ae36c0_0_0, LS_000001dd49ae36c0_0_4, LS_000001dd49ae36c0_0_8, LS_000001dd49ae36c0_0_12;
LS_000001dd49ae36c0_1_4 .concat [ 4 4 4 4], LS_000001dd49ae36c0_0_16, LS_000001dd49ae36c0_0_20, LS_000001dd49ae36c0_0_24, LS_000001dd49ae36c0_0_28;
L_000001dd49ae36c0 .concat [ 16 16 0 0], LS_000001dd49ae36c0_1_0, LS_000001dd49ae36c0_1_4;
L_000001dd49ae2b80 .part L_000001dd49adf980, 1, 1;
LS_000001dd49ae4b60_0_0 .concat [ 1 1 1 1], L_000001dd49ae2b80, L_000001dd49ae2b80, L_000001dd49ae2b80, L_000001dd49ae2b80;
LS_000001dd49ae4b60_0_4 .concat [ 1 1 1 1], L_000001dd49ae2b80, L_000001dd49ae2b80, L_000001dd49ae2b80, L_000001dd49ae2b80;
LS_000001dd49ae4b60_0_8 .concat [ 1 1 1 1], L_000001dd49ae2b80, L_000001dd49ae2b80, L_000001dd49ae2b80, L_000001dd49ae2b80;
LS_000001dd49ae4b60_0_12 .concat [ 1 1 1 1], L_000001dd49ae2b80, L_000001dd49ae2b80, L_000001dd49ae2b80, L_000001dd49ae2b80;
LS_000001dd49ae4b60_0_16 .concat [ 1 1 1 1], L_000001dd49ae2b80, L_000001dd49ae2b80, L_000001dd49ae2b80, L_000001dd49ae2b80;
LS_000001dd49ae4b60_0_20 .concat [ 1 1 1 1], L_000001dd49ae2b80, L_000001dd49ae2b80, L_000001dd49ae2b80, L_000001dd49ae2b80;
LS_000001dd49ae4b60_0_24 .concat [ 1 1 1 1], L_000001dd49ae2b80, L_000001dd49ae2b80, L_000001dd49ae2b80, L_000001dd49ae2b80;
LS_000001dd49ae4b60_0_28 .concat [ 1 1 1 1], L_000001dd49ae2b80, L_000001dd49ae2b80, L_000001dd49ae2b80, L_000001dd49ae2b80;
LS_000001dd49ae4b60_1_0 .concat [ 4 4 4 4], LS_000001dd49ae4b60_0_0, LS_000001dd49ae4b60_0_4, LS_000001dd49ae4b60_0_8, LS_000001dd49ae4b60_0_12;
LS_000001dd49ae4b60_1_4 .concat [ 4 4 4 4], LS_000001dd49ae4b60_0_16, LS_000001dd49ae4b60_0_20, LS_000001dd49ae4b60_0_24, LS_000001dd49ae4b60_0_28;
L_000001dd49ae4b60 .concat [ 16 16 0 0], LS_000001dd49ae4b60_1_0, LS_000001dd49ae4b60_1_4;
L_000001dd49ae3760 .part L_000001dd49adf980, 0, 1;
LS_000001dd49ae2d60_0_0 .concat [ 1 1 1 1], L_000001dd49b4ebd0, L_000001dd49b4ebd0, L_000001dd49b4ebd0, L_000001dd49b4ebd0;
LS_000001dd49ae2d60_0_4 .concat [ 1 1 1 1], L_000001dd49b4ebd0, L_000001dd49b4ebd0, L_000001dd49b4ebd0, L_000001dd49b4ebd0;
LS_000001dd49ae2d60_0_8 .concat [ 1 1 1 1], L_000001dd49b4ebd0, L_000001dd49b4ebd0, L_000001dd49b4ebd0, L_000001dd49b4ebd0;
LS_000001dd49ae2d60_0_12 .concat [ 1 1 1 1], L_000001dd49b4ebd0, L_000001dd49b4ebd0, L_000001dd49b4ebd0, L_000001dd49b4ebd0;
LS_000001dd49ae2d60_0_16 .concat [ 1 1 1 1], L_000001dd49b4ebd0, L_000001dd49b4ebd0, L_000001dd49b4ebd0, L_000001dd49b4ebd0;
LS_000001dd49ae2d60_0_20 .concat [ 1 1 1 1], L_000001dd49b4ebd0, L_000001dd49b4ebd0, L_000001dd49b4ebd0, L_000001dd49b4ebd0;
LS_000001dd49ae2d60_0_24 .concat [ 1 1 1 1], L_000001dd49b4ebd0, L_000001dd49b4ebd0, L_000001dd49b4ebd0, L_000001dd49b4ebd0;
LS_000001dd49ae2d60_0_28 .concat [ 1 1 1 1], L_000001dd49b4ebd0, L_000001dd49b4ebd0, L_000001dd49b4ebd0, L_000001dd49b4ebd0;
LS_000001dd49ae2d60_1_0 .concat [ 4 4 4 4], LS_000001dd49ae2d60_0_0, LS_000001dd49ae2d60_0_4, LS_000001dd49ae2d60_0_8, LS_000001dd49ae2d60_0_12;
LS_000001dd49ae2d60_1_4 .concat [ 4 4 4 4], LS_000001dd49ae2d60_0_16, LS_000001dd49ae2d60_0_20, LS_000001dd49ae2d60_0_24, LS_000001dd49ae2d60_0_28;
L_000001dd49ae2d60 .concat [ 16 16 0 0], LS_000001dd49ae2d60_1_0, LS_000001dd49ae2d60_1_4;
L_000001dd49ae39e0 .part L_000001dd49adf980, 1, 1;
LS_000001dd49ae3da0_0_0 .concat [ 1 1 1 1], L_000001dd49ae39e0, L_000001dd49ae39e0, L_000001dd49ae39e0, L_000001dd49ae39e0;
LS_000001dd49ae3da0_0_4 .concat [ 1 1 1 1], L_000001dd49ae39e0, L_000001dd49ae39e0, L_000001dd49ae39e0, L_000001dd49ae39e0;
LS_000001dd49ae3da0_0_8 .concat [ 1 1 1 1], L_000001dd49ae39e0, L_000001dd49ae39e0, L_000001dd49ae39e0, L_000001dd49ae39e0;
LS_000001dd49ae3da0_0_12 .concat [ 1 1 1 1], L_000001dd49ae39e0, L_000001dd49ae39e0, L_000001dd49ae39e0, L_000001dd49ae39e0;
LS_000001dd49ae3da0_0_16 .concat [ 1 1 1 1], L_000001dd49ae39e0, L_000001dd49ae39e0, L_000001dd49ae39e0, L_000001dd49ae39e0;
LS_000001dd49ae3da0_0_20 .concat [ 1 1 1 1], L_000001dd49ae39e0, L_000001dd49ae39e0, L_000001dd49ae39e0, L_000001dd49ae39e0;
LS_000001dd49ae3da0_0_24 .concat [ 1 1 1 1], L_000001dd49ae39e0, L_000001dd49ae39e0, L_000001dd49ae39e0, L_000001dd49ae39e0;
LS_000001dd49ae3da0_0_28 .concat [ 1 1 1 1], L_000001dd49ae39e0, L_000001dd49ae39e0, L_000001dd49ae39e0, L_000001dd49ae39e0;
LS_000001dd49ae3da0_1_0 .concat [ 4 4 4 4], LS_000001dd49ae3da0_0_0, LS_000001dd49ae3da0_0_4, LS_000001dd49ae3da0_0_8, LS_000001dd49ae3da0_0_12;
LS_000001dd49ae3da0_1_4 .concat [ 4 4 4 4], LS_000001dd49ae3da0_0_16, LS_000001dd49ae3da0_0_20, LS_000001dd49ae3da0_0_24, LS_000001dd49ae3da0_0_28;
L_000001dd49ae3da0 .concat [ 16 16 0 0], LS_000001dd49ae3da0_1_0, LS_000001dd49ae3da0_1_4;
L_000001dd49ae2e00 .part L_000001dd49adf980, 0, 1;
LS_000001dd49ae3800_0_0 .concat [ 1 1 1 1], L_000001dd49ae2e00, L_000001dd49ae2e00, L_000001dd49ae2e00, L_000001dd49ae2e00;
LS_000001dd49ae3800_0_4 .concat [ 1 1 1 1], L_000001dd49ae2e00, L_000001dd49ae2e00, L_000001dd49ae2e00, L_000001dd49ae2e00;
LS_000001dd49ae3800_0_8 .concat [ 1 1 1 1], L_000001dd49ae2e00, L_000001dd49ae2e00, L_000001dd49ae2e00, L_000001dd49ae2e00;
LS_000001dd49ae3800_0_12 .concat [ 1 1 1 1], L_000001dd49ae2e00, L_000001dd49ae2e00, L_000001dd49ae2e00, L_000001dd49ae2e00;
LS_000001dd49ae3800_0_16 .concat [ 1 1 1 1], L_000001dd49ae2e00, L_000001dd49ae2e00, L_000001dd49ae2e00, L_000001dd49ae2e00;
LS_000001dd49ae3800_0_20 .concat [ 1 1 1 1], L_000001dd49ae2e00, L_000001dd49ae2e00, L_000001dd49ae2e00, L_000001dd49ae2e00;
LS_000001dd49ae3800_0_24 .concat [ 1 1 1 1], L_000001dd49ae2e00, L_000001dd49ae2e00, L_000001dd49ae2e00, L_000001dd49ae2e00;
LS_000001dd49ae3800_0_28 .concat [ 1 1 1 1], L_000001dd49ae2e00, L_000001dd49ae2e00, L_000001dd49ae2e00, L_000001dd49ae2e00;
LS_000001dd49ae3800_1_0 .concat [ 4 4 4 4], LS_000001dd49ae3800_0_0, LS_000001dd49ae3800_0_4, LS_000001dd49ae3800_0_8, LS_000001dd49ae3800_0_12;
LS_000001dd49ae3800_1_4 .concat [ 4 4 4 4], LS_000001dd49ae3800_0_16, LS_000001dd49ae3800_0_20, LS_000001dd49ae3800_0_24, LS_000001dd49ae3800_0_28;
L_000001dd49ae3800 .concat [ 16 16 0 0], LS_000001dd49ae3800_1_0, LS_000001dd49ae3800_1_4;
S_000001dd49aaacf0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001dd49aabb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dd49ae71f0 .functor AND 32, L_000001dd49ae4160, L_000001dd49ae38a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dd49aae010_0 .net "in1", 31 0, L_000001dd49ae4160;  1 drivers
v000001dd49aad070_0 .net "in2", 31 0, L_000001dd49ae38a0;  1 drivers
v000001dd49aac7b0_0 .net "out", 31 0, L_000001dd49ae71f0;  alias, 1 drivers
S_000001dd49aab010 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001dd49aabb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dd49ae7340 .functor AND 32, L_000001dd49ae27c0, L_000001dd49ae36c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dd49aae3d0_0 .net "in1", 31 0, L_000001dd49ae27c0;  1 drivers
v000001dd49aae330_0 .net "in2", 31 0, L_000001dd49ae36c0;  1 drivers
v000001dd49aad1b0_0 .net "out", 31 0, L_000001dd49ae7340;  alias, 1 drivers
S_000001dd49aaae80 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001dd49aabb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dd49a218c0 .functor AND 32, L_000001dd49ae4b60, L_000001dd49ae2d60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dd49aad930_0 .net "in1", 31 0, L_000001dd49ae4b60;  1 drivers
v000001dd49aadcf0_0 .net "in2", 31 0, L_000001dd49ae2d60;  1 drivers
v000001dd49aad570_0 .net "out", 31 0, L_000001dd49a218c0;  alias, 1 drivers
S_000001dd49aab1a0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001dd49aabb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dd49b4f880 .functor AND 32, L_000001dd49ae3da0, L_000001dd49ae3800, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dd49aae470_0 .net "in1", 31 0, L_000001dd49ae3da0;  1 drivers
v000001dd49aad250_0 .net "in2", 31 0, L_000001dd49ae3800;  1 drivers
v000001dd49aad9d0_0 .net "out", 31 0, L_000001dd49b4f880;  alias, 1 drivers
S_000001dd49aab7e0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001dd498b02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001dd49a2c0a0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001dd49b4ef50 .functor NOT 1, L_000001dd49ae2ea0, C4<0>, C4<0>, C4<0>;
L_000001dd49b4ecb0 .functor NOT 1, L_000001dd49ae4840, C4<0>, C4<0>, C4<0>;
L_000001dd49b4fa40 .functor NOT 1, L_000001dd49ae3440, C4<0>, C4<0>, C4<0>;
L_000001dd49b4f5e0 .functor NOT 1, L_000001dd49ae2f40, C4<0>, C4<0>, C4<0>;
L_000001dd49b4f960 .functor AND 32, L_000001dd49b4ec40, v000001dd49ab25f0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dd49b4fb20 .functor AND 32, L_000001dd49b4e850, L_000001dd49b6b850, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dd49b4f9d0 .functor OR 32, L_000001dd49b4f960, L_000001dd49b4fb20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dd49b4fab0 .functor AND 32, L_000001dd49b4ed20, v000001dd49aa50b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dd49b4f0a0 .functor OR 32, L_000001dd49b4f9d0, L_000001dd49b4fab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dd49b4f650 .functor AND 32, L_000001dd49b4ed90, L_000001dd49ae3300, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dd49b4f7a0 .functor OR 32, L_000001dd49b4f0a0, L_000001dd49b4f650, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dd49aaedd0_0 .net *"_ivl_1", 0 0, L_000001dd49ae2ea0;  1 drivers
v000001dd49aaef10_0 .net *"_ivl_13", 0 0, L_000001dd49ae3440;  1 drivers
v000001dd49aae790_0 .net *"_ivl_14", 0 0, L_000001dd49b4fa40;  1 drivers
v000001dd49aafaf0_0 .net *"_ivl_19", 0 0, L_000001dd49ae2720;  1 drivers
v000001dd49aaf870_0 .net *"_ivl_2", 0 0, L_000001dd49b4ef50;  1 drivers
v000001dd49aaf370_0 .net *"_ivl_23", 0 0, L_000001dd49ae48e0;  1 drivers
v000001dd49aaf910_0 .net *"_ivl_27", 0 0, L_000001dd49ae2f40;  1 drivers
v000001dd49aaf2d0_0 .net *"_ivl_28", 0 0, L_000001dd49b4f5e0;  1 drivers
v000001dd49aae650_0 .net *"_ivl_33", 0 0, L_000001dd49ae4200;  1 drivers
v000001dd49aaf190_0 .net *"_ivl_37", 0 0, L_000001dd49ae2fe0;  1 drivers
v000001dd49aafb90_0 .net *"_ivl_40", 31 0, L_000001dd49b4f960;  1 drivers
v000001dd49aaf410_0 .net *"_ivl_42", 31 0, L_000001dd49b4fb20;  1 drivers
v000001dd49aae6f0_0 .net *"_ivl_44", 31 0, L_000001dd49b4f9d0;  1 drivers
v000001dd49aaec90_0 .net *"_ivl_46", 31 0, L_000001dd49b4fab0;  1 drivers
v000001dd49aae830_0 .net *"_ivl_48", 31 0, L_000001dd49b4f0a0;  1 drivers
v000001dd49aae8d0_0 .net *"_ivl_50", 31 0, L_000001dd49b4f650;  1 drivers
v000001dd49aaefb0_0 .net *"_ivl_7", 0 0, L_000001dd49ae4840;  1 drivers
v000001dd49aae970_0 .net *"_ivl_8", 0 0, L_000001dd49b4ecb0;  1 drivers
v000001dd49aaea10_0 .net "ina", 31 0, v000001dd49ab25f0_0;  alias, 1 drivers
v000001dd49aaeab0_0 .net "inb", 31 0, L_000001dd49b6b850;  alias, 1 drivers
v000001dd49aaeb50_0 .net "inc", 31 0, v000001dd49aa50b0_0;  alias, 1 drivers
v000001dd49aaebf0_0 .net "ind", 31 0, L_000001dd49ae3300;  alias, 1 drivers
v000001dd49aaf050_0 .net "out", 31 0, L_000001dd49b4f7a0;  alias, 1 drivers
v000001dd49aaf230_0 .net "s0", 31 0, L_000001dd49b4ec40;  1 drivers
v000001dd49aaf4b0_0 .net "s1", 31 0, L_000001dd49b4e850;  1 drivers
v000001dd49aaf550_0 .net "s2", 31 0, L_000001dd49b4ed20;  1 drivers
v000001dd49ab2690_0 .net "s3", 31 0, L_000001dd49b4ed90;  1 drivers
v000001dd49ab43f0_0 .net "sel", 1 0, L_000001dd49adfa20;  alias, 1 drivers
L_000001dd49ae2ea0 .part L_000001dd49adfa20, 1, 1;
LS_000001dd49ae25e0_0_0 .concat [ 1 1 1 1], L_000001dd49b4ef50, L_000001dd49b4ef50, L_000001dd49b4ef50, L_000001dd49b4ef50;
LS_000001dd49ae25e0_0_4 .concat [ 1 1 1 1], L_000001dd49b4ef50, L_000001dd49b4ef50, L_000001dd49b4ef50, L_000001dd49b4ef50;
LS_000001dd49ae25e0_0_8 .concat [ 1 1 1 1], L_000001dd49b4ef50, L_000001dd49b4ef50, L_000001dd49b4ef50, L_000001dd49b4ef50;
LS_000001dd49ae25e0_0_12 .concat [ 1 1 1 1], L_000001dd49b4ef50, L_000001dd49b4ef50, L_000001dd49b4ef50, L_000001dd49b4ef50;
LS_000001dd49ae25e0_0_16 .concat [ 1 1 1 1], L_000001dd49b4ef50, L_000001dd49b4ef50, L_000001dd49b4ef50, L_000001dd49b4ef50;
LS_000001dd49ae25e0_0_20 .concat [ 1 1 1 1], L_000001dd49b4ef50, L_000001dd49b4ef50, L_000001dd49b4ef50, L_000001dd49b4ef50;
LS_000001dd49ae25e0_0_24 .concat [ 1 1 1 1], L_000001dd49b4ef50, L_000001dd49b4ef50, L_000001dd49b4ef50, L_000001dd49b4ef50;
LS_000001dd49ae25e0_0_28 .concat [ 1 1 1 1], L_000001dd49b4ef50, L_000001dd49b4ef50, L_000001dd49b4ef50, L_000001dd49b4ef50;
LS_000001dd49ae25e0_1_0 .concat [ 4 4 4 4], LS_000001dd49ae25e0_0_0, LS_000001dd49ae25e0_0_4, LS_000001dd49ae25e0_0_8, LS_000001dd49ae25e0_0_12;
LS_000001dd49ae25e0_1_4 .concat [ 4 4 4 4], LS_000001dd49ae25e0_0_16, LS_000001dd49ae25e0_0_20, LS_000001dd49ae25e0_0_24, LS_000001dd49ae25e0_0_28;
L_000001dd49ae25e0 .concat [ 16 16 0 0], LS_000001dd49ae25e0_1_0, LS_000001dd49ae25e0_1_4;
L_000001dd49ae4840 .part L_000001dd49adfa20, 0, 1;
LS_000001dd49ae3bc0_0_0 .concat [ 1 1 1 1], L_000001dd49b4ecb0, L_000001dd49b4ecb0, L_000001dd49b4ecb0, L_000001dd49b4ecb0;
LS_000001dd49ae3bc0_0_4 .concat [ 1 1 1 1], L_000001dd49b4ecb0, L_000001dd49b4ecb0, L_000001dd49b4ecb0, L_000001dd49b4ecb0;
LS_000001dd49ae3bc0_0_8 .concat [ 1 1 1 1], L_000001dd49b4ecb0, L_000001dd49b4ecb0, L_000001dd49b4ecb0, L_000001dd49b4ecb0;
LS_000001dd49ae3bc0_0_12 .concat [ 1 1 1 1], L_000001dd49b4ecb0, L_000001dd49b4ecb0, L_000001dd49b4ecb0, L_000001dd49b4ecb0;
LS_000001dd49ae3bc0_0_16 .concat [ 1 1 1 1], L_000001dd49b4ecb0, L_000001dd49b4ecb0, L_000001dd49b4ecb0, L_000001dd49b4ecb0;
LS_000001dd49ae3bc0_0_20 .concat [ 1 1 1 1], L_000001dd49b4ecb0, L_000001dd49b4ecb0, L_000001dd49b4ecb0, L_000001dd49b4ecb0;
LS_000001dd49ae3bc0_0_24 .concat [ 1 1 1 1], L_000001dd49b4ecb0, L_000001dd49b4ecb0, L_000001dd49b4ecb0, L_000001dd49b4ecb0;
LS_000001dd49ae3bc0_0_28 .concat [ 1 1 1 1], L_000001dd49b4ecb0, L_000001dd49b4ecb0, L_000001dd49b4ecb0, L_000001dd49b4ecb0;
LS_000001dd49ae3bc0_1_0 .concat [ 4 4 4 4], LS_000001dd49ae3bc0_0_0, LS_000001dd49ae3bc0_0_4, LS_000001dd49ae3bc0_0_8, LS_000001dd49ae3bc0_0_12;
LS_000001dd49ae3bc0_1_4 .concat [ 4 4 4 4], LS_000001dd49ae3bc0_0_16, LS_000001dd49ae3bc0_0_20, LS_000001dd49ae3bc0_0_24, LS_000001dd49ae3bc0_0_28;
L_000001dd49ae3bc0 .concat [ 16 16 0 0], LS_000001dd49ae3bc0_1_0, LS_000001dd49ae3bc0_1_4;
L_000001dd49ae3440 .part L_000001dd49adfa20, 1, 1;
LS_000001dd49ae45c0_0_0 .concat [ 1 1 1 1], L_000001dd49b4fa40, L_000001dd49b4fa40, L_000001dd49b4fa40, L_000001dd49b4fa40;
LS_000001dd49ae45c0_0_4 .concat [ 1 1 1 1], L_000001dd49b4fa40, L_000001dd49b4fa40, L_000001dd49b4fa40, L_000001dd49b4fa40;
LS_000001dd49ae45c0_0_8 .concat [ 1 1 1 1], L_000001dd49b4fa40, L_000001dd49b4fa40, L_000001dd49b4fa40, L_000001dd49b4fa40;
LS_000001dd49ae45c0_0_12 .concat [ 1 1 1 1], L_000001dd49b4fa40, L_000001dd49b4fa40, L_000001dd49b4fa40, L_000001dd49b4fa40;
LS_000001dd49ae45c0_0_16 .concat [ 1 1 1 1], L_000001dd49b4fa40, L_000001dd49b4fa40, L_000001dd49b4fa40, L_000001dd49b4fa40;
LS_000001dd49ae45c0_0_20 .concat [ 1 1 1 1], L_000001dd49b4fa40, L_000001dd49b4fa40, L_000001dd49b4fa40, L_000001dd49b4fa40;
LS_000001dd49ae45c0_0_24 .concat [ 1 1 1 1], L_000001dd49b4fa40, L_000001dd49b4fa40, L_000001dd49b4fa40, L_000001dd49b4fa40;
LS_000001dd49ae45c0_0_28 .concat [ 1 1 1 1], L_000001dd49b4fa40, L_000001dd49b4fa40, L_000001dd49b4fa40, L_000001dd49b4fa40;
LS_000001dd49ae45c0_1_0 .concat [ 4 4 4 4], LS_000001dd49ae45c0_0_0, LS_000001dd49ae45c0_0_4, LS_000001dd49ae45c0_0_8, LS_000001dd49ae45c0_0_12;
LS_000001dd49ae45c0_1_4 .concat [ 4 4 4 4], LS_000001dd49ae45c0_0_16, LS_000001dd49ae45c0_0_20, LS_000001dd49ae45c0_0_24, LS_000001dd49ae45c0_0_28;
L_000001dd49ae45c0 .concat [ 16 16 0 0], LS_000001dd49ae45c0_1_0, LS_000001dd49ae45c0_1_4;
L_000001dd49ae2720 .part L_000001dd49adfa20, 0, 1;
LS_000001dd49ae33a0_0_0 .concat [ 1 1 1 1], L_000001dd49ae2720, L_000001dd49ae2720, L_000001dd49ae2720, L_000001dd49ae2720;
LS_000001dd49ae33a0_0_4 .concat [ 1 1 1 1], L_000001dd49ae2720, L_000001dd49ae2720, L_000001dd49ae2720, L_000001dd49ae2720;
LS_000001dd49ae33a0_0_8 .concat [ 1 1 1 1], L_000001dd49ae2720, L_000001dd49ae2720, L_000001dd49ae2720, L_000001dd49ae2720;
LS_000001dd49ae33a0_0_12 .concat [ 1 1 1 1], L_000001dd49ae2720, L_000001dd49ae2720, L_000001dd49ae2720, L_000001dd49ae2720;
LS_000001dd49ae33a0_0_16 .concat [ 1 1 1 1], L_000001dd49ae2720, L_000001dd49ae2720, L_000001dd49ae2720, L_000001dd49ae2720;
LS_000001dd49ae33a0_0_20 .concat [ 1 1 1 1], L_000001dd49ae2720, L_000001dd49ae2720, L_000001dd49ae2720, L_000001dd49ae2720;
LS_000001dd49ae33a0_0_24 .concat [ 1 1 1 1], L_000001dd49ae2720, L_000001dd49ae2720, L_000001dd49ae2720, L_000001dd49ae2720;
LS_000001dd49ae33a0_0_28 .concat [ 1 1 1 1], L_000001dd49ae2720, L_000001dd49ae2720, L_000001dd49ae2720, L_000001dd49ae2720;
LS_000001dd49ae33a0_1_0 .concat [ 4 4 4 4], LS_000001dd49ae33a0_0_0, LS_000001dd49ae33a0_0_4, LS_000001dd49ae33a0_0_8, LS_000001dd49ae33a0_0_12;
LS_000001dd49ae33a0_1_4 .concat [ 4 4 4 4], LS_000001dd49ae33a0_0_16, LS_000001dd49ae33a0_0_20, LS_000001dd49ae33a0_0_24, LS_000001dd49ae33a0_0_28;
L_000001dd49ae33a0 .concat [ 16 16 0 0], LS_000001dd49ae33a0_1_0, LS_000001dd49ae33a0_1_4;
L_000001dd49ae48e0 .part L_000001dd49adfa20, 1, 1;
LS_000001dd49ae3b20_0_0 .concat [ 1 1 1 1], L_000001dd49ae48e0, L_000001dd49ae48e0, L_000001dd49ae48e0, L_000001dd49ae48e0;
LS_000001dd49ae3b20_0_4 .concat [ 1 1 1 1], L_000001dd49ae48e0, L_000001dd49ae48e0, L_000001dd49ae48e0, L_000001dd49ae48e0;
LS_000001dd49ae3b20_0_8 .concat [ 1 1 1 1], L_000001dd49ae48e0, L_000001dd49ae48e0, L_000001dd49ae48e0, L_000001dd49ae48e0;
LS_000001dd49ae3b20_0_12 .concat [ 1 1 1 1], L_000001dd49ae48e0, L_000001dd49ae48e0, L_000001dd49ae48e0, L_000001dd49ae48e0;
LS_000001dd49ae3b20_0_16 .concat [ 1 1 1 1], L_000001dd49ae48e0, L_000001dd49ae48e0, L_000001dd49ae48e0, L_000001dd49ae48e0;
LS_000001dd49ae3b20_0_20 .concat [ 1 1 1 1], L_000001dd49ae48e0, L_000001dd49ae48e0, L_000001dd49ae48e0, L_000001dd49ae48e0;
LS_000001dd49ae3b20_0_24 .concat [ 1 1 1 1], L_000001dd49ae48e0, L_000001dd49ae48e0, L_000001dd49ae48e0, L_000001dd49ae48e0;
LS_000001dd49ae3b20_0_28 .concat [ 1 1 1 1], L_000001dd49ae48e0, L_000001dd49ae48e0, L_000001dd49ae48e0, L_000001dd49ae48e0;
LS_000001dd49ae3b20_1_0 .concat [ 4 4 4 4], LS_000001dd49ae3b20_0_0, LS_000001dd49ae3b20_0_4, LS_000001dd49ae3b20_0_8, LS_000001dd49ae3b20_0_12;
LS_000001dd49ae3b20_1_4 .concat [ 4 4 4 4], LS_000001dd49ae3b20_0_16, LS_000001dd49ae3b20_0_20, LS_000001dd49ae3b20_0_24, LS_000001dd49ae3b20_0_28;
L_000001dd49ae3b20 .concat [ 16 16 0 0], LS_000001dd49ae3b20_1_0, LS_000001dd49ae3b20_1_4;
L_000001dd49ae2f40 .part L_000001dd49adfa20, 0, 1;
LS_000001dd49ae2900_0_0 .concat [ 1 1 1 1], L_000001dd49b4f5e0, L_000001dd49b4f5e0, L_000001dd49b4f5e0, L_000001dd49b4f5e0;
LS_000001dd49ae2900_0_4 .concat [ 1 1 1 1], L_000001dd49b4f5e0, L_000001dd49b4f5e0, L_000001dd49b4f5e0, L_000001dd49b4f5e0;
LS_000001dd49ae2900_0_8 .concat [ 1 1 1 1], L_000001dd49b4f5e0, L_000001dd49b4f5e0, L_000001dd49b4f5e0, L_000001dd49b4f5e0;
LS_000001dd49ae2900_0_12 .concat [ 1 1 1 1], L_000001dd49b4f5e0, L_000001dd49b4f5e0, L_000001dd49b4f5e0, L_000001dd49b4f5e0;
LS_000001dd49ae2900_0_16 .concat [ 1 1 1 1], L_000001dd49b4f5e0, L_000001dd49b4f5e0, L_000001dd49b4f5e0, L_000001dd49b4f5e0;
LS_000001dd49ae2900_0_20 .concat [ 1 1 1 1], L_000001dd49b4f5e0, L_000001dd49b4f5e0, L_000001dd49b4f5e0, L_000001dd49b4f5e0;
LS_000001dd49ae2900_0_24 .concat [ 1 1 1 1], L_000001dd49b4f5e0, L_000001dd49b4f5e0, L_000001dd49b4f5e0, L_000001dd49b4f5e0;
LS_000001dd49ae2900_0_28 .concat [ 1 1 1 1], L_000001dd49b4f5e0, L_000001dd49b4f5e0, L_000001dd49b4f5e0, L_000001dd49b4f5e0;
LS_000001dd49ae2900_1_0 .concat [ 4 4 4 4], LS_000001dd49ae2900_0_0, LS_000001dd49ae2900_0_4, LS_000001dd49ae2900_0_8, LS_000001dd49ae2900_0_12;
LS_000001dd49ae2900_1_4 .concat [ 4 4 4 4], LS_000001dd49ae2900_0_16, LS_000001dd49ae2900_0_20, LS_000001dd49ae2900_0_24, LS_000001dd49ae2900_0_28;
L_000001dd49ae2900 .concat [ 16 16 0 0], LS_000001dd49ae2900_1_0, LS_000001dd49ae2900_1_4;
L_000001dd49ae4200 .part L_000001dd49adfa20, 1, 1;
LS_000001dd49ae4480_0_0 .concat [ 1 1 1 1], L_000001dd49ae4200, L_000001dd49ae4200, L_000001dd49ae4200, L_000001dd49ae4200;
LS_000001dd49ae4480_0_4 .concat [ 1 1 1 1], L_000001dd49ae4200, L_000001dd49ae4200, L_000001dd49ae4200, L_000001dd49ae4200;
LS_000001dd49ae4480_0_8 .concat [ 1 1 1 1], L_000001dd49ae4200, L_000001dd49ae4200, L_000001dd49ae4200, L_000001dd49ae4200;
LS_000001dd49ae4480_0_12 .concat [ 1 1 1 1], L_000001dd49ae4200, L_000001dd49ae4200, L_000001dd49ae4200, L_000001dd49ae4200;
LS_000001dd49ae4480_0_16 .concat [ 1 1 1 1], L_000001dd49ae4200, L_000001dd49ae4200, L_000001dd49ae4200, L_000001dd49ae4200;
LS_000001dd49ae4480_0_20 .concat [ 1 1 1 1], L_000001dd49ae4200, L_000001dd49ae4200, L_000001dd49ae4200, L_000001dd49ae4200;
LS_000001dd49ae4480_0_24 .concat [ 1 1 1 1], L_000001dd49ae4200, L_000001dd49ae4200, L_000001dd49ae4200, L_000001dd49ae4200;
LS_000001dd49ae4480_0_28 .concat [ 1 1 1 1], L_000001dd49ae4200, L_000001dd49ae4200, L_000001dd49ae4200, L_000001dd49ae4200;
LS_000001dd49ae4480_1_0 .concat [ 4 4 4 4], LS_000001dd49ae4480_0_0, LS_000001dd49ae4480_0_4, LS_000001dd49ae4480_0_8, LS_000001dd49ae4480_0_12;
LS_000001dd49ae4480_1_4 .concat [ 4 4 4 4], LS_000001dd49ae4480_0_16, LS_000001dd49ae4480_0_20, LS_000001dd49ae4480_0_24, LS_000001dd49ae4480_0_28;
L_000001dd49ae4480 .concat [ 16 16 0 0], LS_000001dd49ae4480_1_0, LS_000001dd49ae4480_1_4;
L_000001dd49ae2fe0 .part L_000001dd49adfa20, 0, 1;
LS_000001dd49ae24a0_0_0 .concat [ 1 1 1 1], L_000001dd49ae2fe0, L_000001dd49ae2fe0, L_000001dd49ae2fe0, L_000001dd49ae2fe0;
LS_000001dd49ae24a0_0_4 .concat [ 1 1 1 1], L_000001dd49ae2fe0, L_000001dd49ae2fe0, L_000001dd49ae2fe0, L_000001dd49ae2fe0;
LS_000001dd49ae24a0_0_8 .concat [ 1 1 1 1], L_000001dd49ae2fe0, L_000001dd49ae2fe0, L_000001dd49ae2fe0, L_000001dd49ae2fe0;
LS_000001dd49ae24a0_0_12 .concat [ 1 1 1 1], L_000001dd49ae2fe0, L_000001dd49ae2fe0, L_000001dd49ae2fe0, L_000001dd49ae2fe0;
LS_000001dd49ae24a0_0_16 .concat [ 1 1 1 1], L_000001dd49ae2fe0, L_000001dd49ae2fe0, L_000001dd49ae2fe0, L_000001dd49ae2fe0;
LS_000001dd49ae24a0_0_20 .concat [ 1 1 1 1], L_000001dd49ae2fe0, L_000001dd49ae2fe0, L_000001dd49ae2fe0, L_000001dd49ae2fe0;
LS_000001dd49ae24a0_0_24 .concat [ 1 1 1 1], L_000001dd49ae2fe0, L_000001dd49ae2fe0, L_000001dd49ae2fe0, L_000001dd49ae2fe0;
LS_000001dd49ae24a0_0_28 .concat [ 1 1 1 1], L_000001dd49ae2fe0, L_000001dd49ae2fe0, L_000001dd49ae2fe0, L_000001dd49ae2fe0;
LS_000001dd49ae24a0_1_0 .concat [ 4 4 4 4], LS_000001dd49ae24a0_0_0, LS_000001dd49ae24a0_0_4, LS_000001dd49ae24a0_0_8, LS_000001dd49ae24a0_0_12;
LS_000001dd49ae24a0_1_4 .concat [ 4 4 4 4], LS_000001dd49ae24a0_0_16, LS_000001dd49ae24a0_0_20, LS_000001dd49ae24a0_0_24, LS_000001dd49ae24a0_0_28;
L_000001dd49ae24a0 .concat [ 16 16 0 0], LS_000001dd49ae24a0_1_0, LS_000001dd49ae24a0_1_4;
S_000001dd49aab330 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001dd49aab7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dd49b4ec40 .functor AND 32, L_000001dd49ae25e0, L_000001dd49ae3bc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dd49aace90_0 .net "in1", 31 0, L_000001dd49ae25e0;  1 drivers
v000001dd49aaf7d0_0 .net "in2", 31 0, L_000001dd49ae3bc0;  1 drivers
v000001dd49aaf0f0_0 .net "out", 31 0, L_000001dd49b4ec40;  alias, 1 drivers
S_000001dd49aab4c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001dd49aab7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dd49b4e850 .functor AND 32, L_000001dd49ae45c0, L_000001dd49ae33a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dd49aaee70_0 .net "in1", 31 0, L_000001dd49ae45c0;  1 drivers
v000001dd49aaf690_0 .net "in2", 31 0, L_000001dd49ae33a0;  1 drivers
v000001dd49aaf5f0_0 .net "out", 31 0, L_000001dd49b4e850;  alias, 1 drivers
S_000001dd49aab650 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001dd49aab7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dd49b4ed20 .functor AND 32, L_000001dd49ae3b20, L_000001dd49ae2900, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dd49aaf9b0_0 .net "in1", 31 0, L_000001dd49ae3b20;  1 drivers
v000001dd49aae510_0 .net "in2", 31 0, L_000001dd49ae2900;  1 drivers
v000001dd49aafa50_0 .net "out", 31 0, L_000001dd49b4ed20;  alias, 1 drivers
S_000001dd49ab04e0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001dd49aab7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dd49b4ed90 .functor AND 32, L_000001dd49ae4480, L_000001dd49ae24a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dd49aaf730_0 .net "in1", 31 0, L_000001dd49ae4480;  1 drivers
v000001dd49aaed30_0 .net "in2", 31 0, L_000001dd49ae24a0;  1 drivers
v000001dd49aae5b0_0 .net "out", 31 0, L_000001dd49b4ed90;  alias, 1 drivers
S_000001dd49ab0fd0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001dd49879f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001dd49ab5ce0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dd49ab5d18 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dd49ab5d50 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dd49ab5d88 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dd49ab5dc0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dd49ab5df8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dd49ab5e30 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dd49ab5e68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dd49ab5ea0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dd49ab5ed8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dd49ab5f10 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dd49ab5f48 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dd49ab5f80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dd49ab5fb8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dd49ab5ff0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dd49ab6028 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dd49ab6060 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dd49ab6098 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dd49ab60d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dd49ab6108 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dd49ab6140 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dd49ab6178 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dd49ab61b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dd49ab61e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dd49ab6220 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dd49ab4490_0 .var "EX1_PC", 31 0;
v000001dd49ab2af0_0 .var "EX1_PFC", 31 0;
v000001dd49ab3e50_0 .var "EX1_forward_to_B", 31 0;
v000001dd49ab2c30_0 .var "EX1_is_beq", 0 0;
v000001dd49ab24b0_0 .var "EX1_is_bne", 0 0;
v000001dd49ab3770_0 .var "EX1_is_jal", 0 0;
v000001dd49ab1dd0_0 .var "EX1_is_jr", 0 0;
v000001dd49ab2cd0_0 .var "EX1_is_oper2_immed", 0 0;
v000001dd49ab4030_0 .var "EX1_memread", 0 0;
v000001dd49ab3f90_0 .var "EX1_memwrite", 0 0;
v000001dd49ab2370_0 .var "EX1_opcode", 11 0;
v000001dd49ab40d0_0 .var "EX1_predicted", 0 0;
v000001dd49ab3950_0 .var "EX1_rd_ind", 4 0;
v000001dd49ab3a90_0 .var "EX1_rd_indzero", 0 0;
v000001dd49ab2d70_0 .var "EX1_regwrite", 0 0;
v000001dd49ab2a50_0 .var "EX1_rs1", 31 0;
v000001dd49ab22d0_0 .var "EX1_rs1_ind", 4 0;
v000001dd49ab25f0_0 .var "EX1_rs2", 31 0;
v000001dd49ab31d0_0 .var "EX1_rs2_ind", 4 0;
v000001dd49ab2b90_0 .net "FLUSH", 0 0, v000001dd49abc380_0;  alias, 1 drivers
v000001dd49ab1e70_0 .net "ID_PC", 31 0, v000001dd49ab9b80_0;  alias, 1 drivers
v000001dd49ab2e10_0 .net "ID_PFC_to_EX", 31 0, L_000001dd49ae06a0;  alias, 1 drivers
v000001dd49ab27d0_0 .net "ID_forward_to_B", 31 0, L_000001dd49ae1460;  alias, 1 drivers
v000001dd49ab2eb0_0 .net "ID_is_beq", 0 0, L_000001dd49ae0f60;  alias, 1 drivers
v000001dd49ab4170_0 .net "ID_is_bne", 0 0, L_000001dd49ae0e20;  alias, 1 drivers
v000001dd49ab2230_0 .net "ID_is_jal", 0 0, L_000001dd49ae01a0;  alias, 1 drivers
v000001dd49ab2f50_0 .net "ID_is_jr", 0 0, L_000001dd49ae0060;  alias, 1 drivers
v000001dd49ab39f0_0 .net "ID_is_oper2_immed", 0 0, L_000001dd49ae5b30;  alias, 1 drivers
v000001dd49ab3310_0 .net "ID_memread", 0 0, L_000001dd49ae13c0;  alias, 1 drivers
v000001dd49ab1f10_0 .net "ID_memwrite", 0 0, L_000001dd49ae1dc0;  alias, 1 drivers
v000001dd49ab33b0_0 .net "ID_opcode", 11 0, v000001dd49ace5f0_0;  alias, 1 drivers
v000001dd49ab4210_0 .net "ID_predicted", 0 0, v000001dd49abb8e0_0;  alias, 1 drivers
v000001dd49ab3590_0 .net "ID_rd_ind", 4 0, v000001dd49acf6d0_0;  alias, 1 drivers
v000001dd49ab3c70_0 .net "ID_rd_indzero", 0 0, L_000001dd49adff20;  1 drivers
v000001dd49ab42b0_0 .net "ID_regwrite", 0 0, L_000001dd49adfde0;  alias, 1 drivers
v000001dd49ab4350_0 .net "ID_rs1", 31 0, v000001dd49ab8b40_0;  alias, 1 drivers
v000001dd49ab3d10_0 .net "ID_rs1_ind", 4 0, v000001dd49acd6f0_0;  alias, 1 drivers
v000001dd49ab36d0_0 .net "ID_rs2", 31 0, v000001dd49ab77e0_0;  alias, 1 drivers
v000001dd49ab1fb0_0 .net "ID_rs2_ind", 4 0, v000001dd49acde70_0;  alias, 1 drivers
v000001dd49ab2870_0 .net "clk", 0 0, L_000001dd49ae57b0;  1 drivers
v000001dd49ab3810_0 .net "rst", 0 0, v000001dd49adea80_0;  alias, 1 drivers
E_000001dd49a2c0e0 .event posedge, v000001dd49aa47f0_0, v000001dd49ab2870_0;
S_000001dd49ab0030 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001dd49879f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001dd49ab6260 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dd49ab6298 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dd49ab62d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dd49ab6308 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dd49ab6340 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dd49ab6378 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dd49ab63b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dd49ab63e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dd49ab6420 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dd49ab6458 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dd49ab6490 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dd49ab64c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dd49ab6500 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dd49ab6538 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dd49ab6570 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dd49ab65a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dd49ab65e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dd49ab6618 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dd49ab6650 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dd49ab6688 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dd49ab66c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dd49ab66f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dd49ab6730 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dd49ab6768 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dd49ab67a0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dd49ab38b0_0 .net "EX1_ALU_OPER1", 31 0, L_000001dd49ae72d0;  alias, 1 drivers
v000001dd49ab2050_0 .net "EX1_ALU_OPER2", 31 0, L_000001dd49b4f8f0;  alias, 1 drivers
v000001dd49ab2910_0 .net "EX1_PC", 31 0, v000001dd49ab4490_0;  alias, 1 drivers
v000001dd49ab20f0_0 .net "EX1_PFC_to_IF", 31 0, L_000001dd49ae29a0;  alias, 1 drivers
v000001dd49ab2410_0 .net "EX1_forward_to_B", 31 0, v000001dd49ab3e50_0;  alias, 1 drivers
v000001dd49ab5b10_0 .net "EX1_is_beq", 0 0, v000001dd49ab2c30_0;  alias, 1 drivers
v000001dd49ab5890_0 .net "EX1_is_bne", 0 0, v000001dd49ab24b0_0;  alias, 1 drivers
v000001dd49ab4fd0_0 .net "EX1_is_jal", 0 0, v000001dd49ab3770_0;  alias, 1 drivers
v000001dd49ab4a30_0 .net "EX1_is_jr", 0 0, v000001dd49ab1dd0_0;  alias, 1 drivers
v000001dd49ab5070_0 .net "EX1_is_oper2_immed", 0 0, v000001dd49ab2cd0_0;  alias, 1 drivers
v000001dd49ab57f0_0 .net "EX1_memread", 0 0, v000001dd49ab4030_0;  alias, 1 drivers
v000001dd49ab48f0_0 .net "EX1_memwrite", 0 0, v000001dd49ab3f90_0;  alias, 1 drivers
v000001dd49ab4670_0 .net "EX1_opcode", 11 0, v000001dd49ab2370_0;  alias, 1 drivers
v000001dd49ab5110_0 .net "EX1_predicted", 0 0, v000001dd49ab40d0_0;  alias, 1 drivers
v000001dd49ab51b0_0 .net "EX1_rd_ind", 4 0, v000001dd49ab3950_0;  alias, 1 drivers
v000001dd49ab52f0_0 .net "EX1_rd_indzero", 0 0, v000001dd49ab3a90_0;  alias, 1 drivers
v000001dd49ab5390_0 .net "EX1_regwrite", 0 0, v000001dd49ab2d70_0;  alias, 1 drivers
v000001dd49ab56b0_0 .net "EX1_rs1", 31 0, v000001dd49ab2a50_0;  alias, 1 drivers
v000001dd49ab5430_0 .net "EX1_rs1_ind", 4 0, v000001dd49ab22d0_0;  alias, 1 drivers
v000001dd49ab54d0_0 .net "EX1_rs2_ind", 4 0, v000001dd49ab31d0_0;  alias, 1 drivers
v000001dd49ab4710_0 .net "EX1_rs2_out", 31 0, L_000001dd49b4f7a0;  alias, 1 drivers
v000001dd49ab5610_0 .var "EX2_ALU_OPER1", 31 0;
v000001dd49ab5570_0 .var "EX2_ALU_OPER2", 31 0;
v000001dd49ab5250_0 .var "EX2_PC", 31 0;
v000001dd49ab5750_0 .var "EX2_PFC_to_IF", 31 0;
v000001dd49ab5930_0 .var "EX2_forward_to_B", 31 0;
v000001dd49ab4990_0 .var "EX2_is_beq", 0 0;
v000001dd49ab59d0_0 .var "EX2_is_bne", 0 0;
v000001dd49ab5a70_0 .var "EX2_is_jal", 0 0;
v000001dd49ab47b0_0 .var "EX2_is_jr", 0 0;
v000001dd49ab4850_0 .var "EX2_is_oper2_immed", 0 0;
v000001dd49ab5bb0_0 .var "EX2_memread", 0 0;
v000001dd49ab4530_0 .var "EX2_memwrite", 0 0;
v000001dd49ab45d0_0 .var "EX2_opcode", 11 0;
v000001dd49ab4ad0_0 .var "EX2_predicted", 0 0;
v000001dd49ab4b70_0 .var "EX2_rd_ind", 4 0;
v000001dd49ab4c10_0 .var "EX2_rd_indzero", 0 0;
v000001dd49ab4cb0_0 .var "EX2_regwrite", 0 0;
v000001dd49ab4d50_0 .var "EX2_rs1", 31 0;
v000001dd49ab4f30_0 .var "EX2_rs1_ind", 4 0;
v000001dd49ab4df0_0 .var "EX2_rs2_ind", 4 0;
v000001dd49ab4e90_0 .var "EX2_rs2_out", 31 0;
v000001dd49abbac0_0 .net "FLUSH", 0 0, v000001dd49abc880_0;  alias, 1 drivers
v000001dd49abc600_0 .net "clk", 0 0, L_000001dd49b4eee0;  1 drivers
v000001dd49abc4c0_0 .net "rst", 0 0, v000001dd49adea80_0;  alias, 1 drivers
E_000001dd49a2bfa0 .event posedge, v000001dd49aa47f0_0, v000001dd49abc600_0;
S_000001dd49ab0800 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001dd49879f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001dd49abe7f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dd49abe828 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dd49abe860 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dd49abe898 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dd49abe8d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dd49abe908 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dd49abe940 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dd49abe978 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dd49abe9b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dd49abe9e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dd49abea20 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dd49abea58 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dd49abea90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dd49abeac8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dd49abeb00 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dd49abeb38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dd49abeb70 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dd49abeba8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dd49abebe0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dd49abec18 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dd49abec50 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dd49abec88 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dd49abecc0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dd49abecf8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dd49abed30 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001dd49ae65b0 .functor OR 1, L_000001dd49ae0f60, L_000001dd49ae0e20, C4<0>, C4<0>;
L_000001dd49ae5580 .functor AND 1, L_000001dd49ae65b0, L_000001dd49ae69a0, C4<1>, C4<1>;
L_000001dd49ae6150 .functor OR 1, L_000001dd49ae0f60, L_000001dd49ae0e20, C4<0>, C4<0>;
L_000001dd49ae67e0 .functor AND 1, L_000001dd49ae6150, L_000001dd49ae69a0, C4<1>, C4<1>;
L_000001dd49ae6fc0 .functor OR 1, L_000001dd49ae0f60, L_000001dd49ae0e20, C4<0>, C4<0>;
L_000001dd49ae59e0 .functor AND 1, L_000001dd49ae6fc0, v000001dd49abb8e0_0, C4<1>, C4<1>;
v000001dd49ab97c0_0 .net "EX1_memread", 0 0, v000001dd49ab4030_0;  alias, 1 drivers
v000001dd49abb0c0_0 .net "EX1_opcode", 11 0, v000001dd49ab2370_0;  alias, 1 drivers
v000001dd49ab9040_0 .net "EX1_rd_ind", 4 0, v000001dd49ab3950_0;  alias, 1 drivers
v000001dd49aba260_0 .net "EX1_rd_indzero", 0 0, v000001dd49ab3a90_0;  alias, 1 drivers
v000001dd49abb340_0 .net "EX2_memread", 0 0, v000001dd49ab5bb0_0;  alias, 1 drivers
v000001dd49aba1c0_0 .net "EX2_opcode", 11 0, v000001dd49ab45d0_0;  alias, 1 drivers
v000001dd49abae40_0 .net "EX2_rd_ind", 4 0, v000001dd49ab4b70_0;  alias, 1 drivers
v000001dd49abad00_0 .net "EX2_rd_indzero", 0 0, v000001dd49ab4c10_0;  alias, 1 drivers
v000001dd49abb3e0_0 .net "ID_EX1_flush", 0 0, v000001dd49abc380_0;  alias, 1 drivers
v000001dd49abac60_0 .net "ID_EX2_flush", 0 0, v000001dd49abc880_0;  alias, 1 drivers
v000001dd49abada0_0 .net "ID_is_beq", 0 0, L_000001dd49ae0f60;  alias, 1 drivers
v000001dd49ab9f40_0 .net "ID_is_bne", 0 0, L_000001dd49ae0e20;  alias, 1 drivers
v000001dd49ab9d60_0 .net "ID_is_j", 0 0, L_000001dd49ae1140;  alias, 1 drivers
v000001dd49aba760_0 .net "ID_is_jal", 0 0, L_000001dd49ae01a0;  alias, 1 drivers
v000001dd49abb700_0 .net "ID_is_jr", 0 0, L_000001dd49ae0060;  alias, 1 drivers
v000001dd49aba940_0 .net "ID_opcode", 11 0, v000001dd49ace5f0_0;  alias, 1 drivers
v000001dd49aba440_0 .net "ID_rs1_ind", 4 0, v000001dd49acd6f0_0;  alias, 1 drivers
v000001dd49abaf80_0 .net "ID_rs2_ind", 4 0, v000001dd49acde70_0;  alias, 1 drivers
v000001dd49ab95e0_0 .net "IF_ID_flush", 0 0, v000001dd49abe680_0;  alias, 1 drivers
v000001dd49aba4e0_0 .net "IF_ID_write", 0 0, v000001dd49abe220_0;  alias, 1 drivers
v000001dd49ab9c20_0 .net "PC_src", 2 0, L_000001dd49ae0b00;  alias, 1 drivers
v000001dd49ab92c0_0 .net "PFC_to_EX", 31 0, L_000001dd49ae06a0;  alias, 1 drivers
v000001dd49aba300_0 .net "PFC_to_IF", 31 0, L_000001dd49ae1320;  alias, 1 drivers
v000001dd49ab9fe0_0 .net "WB_rd_ind", 4 0, v000001dd49ad1a70_0;  alias, 1 drivers
v000001dd49aba080_0 .net "Wrong_prediction", 0 0, L_000001dd49b50290;  alias, 1 drivers
v000001dd49abaee0_0 .net *"_ivl_11", 0 0, L_000001dd49ae67e0;  1 drivers
v000001dd49aba120_0 .net *"_ivl_13", 9 0, L_000001dd49ae2220;  1 drivers
v000001dd49aba3a0_0 .net *"_ivl_15", 9 0, L_000001dd49ae04c0;  1 drivers
v000001dd49abb020_0 .net *"_ivl_16", 9 0, L_000001dd49ae1c80;  1 drivers
v000001dd49aba580_0 .net *"_ivl_19", 9 0, L_000001dd49ae0560;  1 drivers
v000001dd49abb160_0 .net *"_ivl_20", 9 0, L_000001dd49ae16e0;  1 drivers
v000001dd49ab9400_0 .net *"_ivl_25", 0 0, L_000001dd49ae6fc0;  1 drivers
v000001dd49ab9cc0_0 .net *"_ivl_27", 0 0, L_000001dd49ae59e0;  1 drivers
v000001dd49abb200_0 .net *"_ivl_29", 9 0, L_000001dd49ae1960;  1 drivers
v000001dd49aba800_0 .net *"_ivl_3", 0 0, L_000001dd49ae65b0;  1 drivers
L_000001dd49b001f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001dd49ab9ae0_0 .net/2u *"_ivl_30", 9 0, L_000001dd49b001f0;  1 drivers
v000001dd49ab9e00_0 .net *"_ivl_32", 9 0, L_000001dd49ae2360;  1 drivers
v000001dd49aba620_0 .net *"_ivl_35", 9 0, L_000001dd49ae0240;  1 drivers
v000001dd49abb7a0_0 .net *"_ivl_37", 9 0, L_000001dd49ae15a0;  1 drivers
v000001dd49aba6c0_0 .net *"_ivl_38", 9 0, L_000001dd49ae22c0;  1 drivers
v000001dd49aba9e0_0 .net *"_ivl_40", 9 0, L_000001dd49ae02e0;  1 drivers
L_000001dd49b00238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd49ab90e0_0 .net/2s *"_ivl_45", 21 0, L_000001dd49b00238;  1 drivers
L_000001dd49b00280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd49abb2a0_0 .net/2s *"_ivl_50", 21 0, L_000001dd49b00280;  1 drivers
v000001dd49ab9540_0 .net *"_ivl_9", 0 0, L_000001dd49ae6150;  1 drivers
v000001dd49ab9180_0 .net "clk", 0 0, L_000001dd49a21ee0;  alias, 1 drivers
v000001dd49aba8a0_0 .net "forward_to_B", 31 0, L_000001dd49ae1460;  alias, 1 drivers
v000001dd49abb480_0 .net "imm", 31 0, v000001dd49ab8aa0_0;  1 drivers
v000001dd49abaa80_0 .net "inst", 31 0, v000001dd49ab9a40_0;  alias, 1 drivers
v000001dd49ab9220_0 .net "is_branch_and_taken", 0 0, L_000001dd49ae5580;  alias, 1 drivers
v000001dd49abab20_0 .net "is_oper2_immed", 0 0, L_000001dd49ae5b30;  alias, 1 drivers
v000001dd49ababc0_0 .net "mem_read", 0 0, L_000001dd49ae13c0;  alias, 1 drivers
v000001dd49abb520_0 .net "mem_write", 0 0, L_000001dd49ae1dc0;  alias, 1 drivers
v000001dd49ab9360_0 .net "pc", 31 0, v000001dd49ab9b80_0;  alias, 1 drivers
v000001dd49ab94a0_0 .net "pc_write", 0 0, v000001dd49abe720_0;  alias, 1 drivers
v000001dd49ab9680_0 .net "predicted", 0 0, L_000001dd49ae69a0;  1 drivers
v000001dd49ab9ea0_0 .net "predicted_to_EX", 0 0, v000001dd49abb8e0_0;  alias, 1 drivers
v000001dd49abb5c0_0 .net "reg_write", 0 0, L_000001dd49adfde0;  alias, 1 drivers
v000001dd49ab9720_0 .net "reg_write_from_wb", 0 0, v000001dd49ad23d0_0;  alias, 1 drivers
v000001dd49abb660_0 .net "rs1", 31 0, v000001dd49ab8b40_0;  alias, 1 drivers
v000001dd49ab9860_0 .net "rs2", 31 0, v000001dd49ab77e0_0;  alias, 1 drivers
v000001dd49ab99a0_0 .net "rst", 0 0, v000001dd49adea80_0;  alias, 1 drivers
v000001dd49ab9900_0 .net "wr_reg_data", 31 0, L_000001dd49b6b850;  alias, 1 drivers
L_000001dd49ae1460 .functor MUXZ 32, v000001dd49ab77e0_0, v000001dd49ab8aa0_0, L_000001dd49ae5b30, C4<>;
L_000001dd49ae2220 .part v000001dd49ab9b80_0, 0, 10;
L_000001dd49ae04c0 .part v000001dd49ab9a40_0, 0, 10;
L_000001dd49ae1c80 .arith/sum 10, L_000001dd49ae2220, L_000001dd49ae04c0;
L_000001dd49ae0560 .part v000001dd49ab9a40_0, 0, 10;
L_000001dd49ae16e0 .functor MUXZ 10, L_000001dd49ae0560, L_000001dd49ae1c80, L_000001dd49ae67e0, C4<>;
L_000001dd49ae1960 .part v000001dd49ab9b80_0, 0, 10;
L_000001dd49ae2360 .arith/sum 10, L_000001dd49ae1960, L_000001dd49b001f0;
L_000001dd49ae0240 .part v000001dd49ab9b80_0, 0, 10;
L_000001dd49ae15a0 .part v000001dd49ab9a40_0, 0, 10;
L_000001dd49ae22c0 .arith/sum 10, L_000001dd49ae0240, L_000001dd49ae15a0;
L_000001dd49ae02e0 .functor MUXZ 10, L_000001dd49ae22c0, L_000001dd49ae2360, L_000001dd49ae59e0, C4<>;
L_000001dd49ae1320 .concat8 [ 10 22 0 0], L_000001dd49ae16e0, L_000001dd49b00238;
L_000001dd49ae06a0 .concat8 [ 10 22 0 0], L_000001dd49ae02e0, L_000001dd49b00280;
S_000001dd49ab0350 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001dd49ab0800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001dd49abed70 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dd49abeda8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dd49abede0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dd49abee18 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dd49abee50 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dd49abee88 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dd49abeec0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dd49abeef8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dd49abef30 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dd49abef68 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dd49abefa0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dd49abefd8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dd49abf010 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dd49abf048 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dd49abf080 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dd49abf0b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dd49abf0f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dd49abf128 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dd49abf160 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dd49abf198 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dd49abf1d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dd49abf208 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dd49abf240 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dd49abf278 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dd49abf2b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001dd49ae55f0 .functor OR 1, L_000001dd49ae69a0, L_000001dd49ae0ec0, C4<0>, C4<0>;
L_000001dd49ae5660 .functor OR 1, L_000001dd49ae55f0, L_000001dd49ae1d20, C4<0>, C4<0>;
v000001dd49abd640_0 .net "EX1_opcode", 11 0, v000001dd49ab2370_0;  alias, 1 drivers
v000001dd49abcba0_0 .net "EX2_opcode", 11 0, v000001dd49ab45d0_0;  alias, 1 drivers
v000001dd49abb980_0 .net "ID_opcode", 11 0, v000001dd49ace5f0_0;  alias, 1 drivers
v000001dd49abd140_0 .net "PC_src", 2 0, L_000001dd49ae0b00;  alias, 1 drivers
v000001dd49abdc80_0 .net "Wrong_prediction", 0 0, L_000001dd49b50290;  alias, 1 drivers
L_000001dd49b003e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001dd49abd280_0 .net/2u *"_ivl_0", 2 0, L_000001dd49b003e8;  1 drivers
v000001dd49abc6a0_0 .net *"_ivl_10", 0 0, L_000001dd49ae1500;  1 drivers
L_000001dd49b00508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001dd49abbd40_0 .net/2u *"_ivl_12", 2 0, L_000001dd49b00508;  1 drivers
L_000001dd49b00550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001dd49abd1e0_0 .net/2u *"_ivl_14", 11 0, L_000001dd49b00550;  1 drivers
v000001dd49abcb00_0 .net *"_ivl_16", 0 0, L_000001dd49ae0ec0;  1 drivers
v000001dd49abd320_0 .net *"_ivl_19", 0 0, L_000001dd49ae55f0;  1 drivers
L_000001dd49b00430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001dd49abcc40_0 .net/2u *"_ivl_2", 11 0, L_000001dd49b00430;  1 drivers
L_000001dd49b00598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001dd49abd6e0_0 .net/2u *"_ivl_20", 11 0, L_000001dd49b00598;  1 drivers
v000001dd49abd820_0 .net *"_ivl_22", 0 0, L_000001dd49ae1d20;  1 drivers
v000001dd49abbfc0_0 .net *"_ivl_25", 0 0, L_000001dd49ae5660;  1 drivers
L_000001dd49b005e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001dd49abcd80_0 .net/2u *"_ivl_26", 2 0, L_000001dd49b005e0;  1 drivers
L_000001dd49b00628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001dd49abc060_0 .net/2u *"_ivl_28", 2 0, L_000001dd49b00628;  1 drivers
v000001dd49abbde0_0 .net *"_ivl_30", 2 0, L_000001dd49adffc0;  1 drivers
v000001dd49abd780_0 .net *"_ivl_32", 2 0, L_000001dd49ae0920;  1 drivers
v000001dd49abc420_0 .net *"_ivl_34", 2 0, L_000001dd49ae09c0;  1 drivers
v000001dd49abbe80_0 .net *"_ivl_4", 0 0, L_000001dd49ae10a0;  1 drivers
L_000001dd49b00478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001dd49abc740_0 .net/2u *"_ivl_6", 2 0, L_000001dd49b00478;  1 drivers
L_000001dd49b004c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001dd49abda00_0 .net/2u *"_ivl_8", 11 0, L_000001dd49b004c0;  1 drivers
v000001dd49abbf20_0 .net "clk", 0 0, L_000001dd49a21ee0;  alias, 1 drivers
v000001dd49abc100_0 .net "predicted", 0 0, L_000001dd49ae69a0;  alias, 1 drivers
v000001dd49abdaa0_0 .net "predicted_to_EX", 0 0, v000001dd49abb8e0_0;  alias, 1 drivers
v000001dd49abd8c0_0 .net "rst", 0 0, v000001dd49adea80_0;  alias, 1 drivers
v000001dd49abc1a0_0 .net "state", 1 0, v000001dd49abde60_0;  1 drivers
L_000001dd49ae10a0 .cmp/eq 12, v000001dd49ace5f0_0, L_000001dd49b00430;
L_000001dd49ae1500 .cmp/eq 12, v000001dd49ab2370_0, L_000001dd49b004c0;
L_000001dd49ae0ec0 .cmp/eq 12, v000001dd49ace5f0_0, L_000001dd49b00550;
L_000001dd49ae1d20 .cmp/eq 12, v000001dd49ace5f0_0, L_000001dd49b00598;
L_000001dd49adffc0 .functor MUXZ 3, L_000001dd49b00628, L_000001dd49b005e0, L_000001dd49ae5660, C4<>;
L_000001dd49ae0920 .functor MUXZ 3, L_000001dd49adffc0, L_000001dd49b00508, L_000001dd49ae1500, C4<>;
L_000001dd49ae09c0 .functor MUXZ 3, L_000001dd49ae0920, L_000001dd49b00478, L_000001dd49ae10a0, C4<>;
L_000001dd49ae0b00 .functor MUXZ 3, L_000001dd49ae09c0, L_000001dd49b003e8, L_000001dd49b50290, C4<>;
S_000001dd49ab1ac0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001dd49ab0350;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001dd49abf2f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dd49abf328 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dd49abf360 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dd49abf398 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dd49abf3d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dd49abf408 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dd49abf440 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dd49abf478 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dd49abf4b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dd49abf4e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dd49abf520 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dd49abf558 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dd49abf590 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dd49abf5c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dd49abf600 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dd49abf638 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dd49abf670 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dd49abf6a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dd49abf6e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dd49abf718 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dd49abf750 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dd49abf788 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dd49abf7c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dd49abf7f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dd49abf830 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001dd49ae6230 .functor OR 1, L_000001dd49ae0600, L_000001dd49ae07e0, C4<0>, C4<0>;
L_000001dd49ae6850 .functor OR 1, L_000001dd49ae2400, L_000001dd49ae1aa0, C4<0>, C4<0>;
L_000001dd49ae5c80 .functor AND 1, L_000001dd49ae6230, L_000001dd49ae6850, C4<1>, C4<1>;
L_000001dd49ae6b60 .functor NOT 1, L_000001dd49ae5c80, C4<0>, C4<0>, C4<0>;
L_000001dd49ae6380 .functor OR 1, v000001dd49adea80_0, L_000001dd49ae6b60, C4<0>, C4<0>;
L_000001dd49ae69a0 .functor NOT 1, L_000001dd49ae6380, C4<0>, C4<0>, C4<0>;
v000001dd49abdd20_0 .net "EX_opcode", 11 0, v000001dd49ab45d0_0;  alias, 1 drivers
v000001dd49abc560_0 .net "ID_opcode", 11 0, v000001dd49ace5f0_0;  alias, 1 drivers
v000001dd49abdf00_0 .net "Wrong_prediction", 0 0, L_000001dd49b50290;  alias, 1 drivers
L_000001dd49b002c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001dd49abbb60_0 .net/2u *"_ivl_0", 11 0, L_000001dd49b002c8;  1 drivers
L_000001dd49b00358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001dd49abcec0_0 .net/2u *"_ivl_10", 1 0, L_000001dd49b00358;  1 drivers
v000001dd49abcf60_0 .net *"_ivl_12", 0 0, L_000001dd49ae2400;  1 drivers
L_000001dd49b003a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001dd49abbc00_0 .net/2u *"_ivl_14", 1 0, L_000001dd49b003a0;  1 drivers
v000001dd49abddc0_0 .net *"_ivl_16", 0 0, L_000001dd49ae1aa0;  1 drivers
v000001dd49abd5a0_0 .net *"_ivl_19", 0 0, L_000001dd49ae6850;  1 drivers
v000001dd49abdb40_0 .net *"_ivl_2", 0 0, L_000001dd49ae0600;  1 drivers
v000001dd49abb840_0 .net *"_ivl_21", 0 0, L_000001dd49ae5c80;  1 drivers
v000001dd49abca60_0 .net *"_ivl_22", 0 0, L_000001dd49ae6b60;  1 drivers
v000001dd49abc9c0_0 .net *"_ivl_25", 0 0, L_000001dd49ae6380;  1 drivers
L_000001dd49b00310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001dd49abd500_0 .net/2u *"_ivl_4", 11 0, L_000001dd49b00310;  1 drivers
v000001dd49abbca0_0 .net *"_ivl_6", 0 0, L_000001dd49ae07e0;  1 drivers
v000001dd49abdfa0_0 .net *"_ivl_9", 0 0, L_000001dd49ae6230;  1 drivers
v000001dd49abba20_0 .net "clk", 0 0, L_000001dd49a21ee0;  alias, 1 drivers
v000001dd49abd3c0_0 .net "predicted", 0 0, L_000001dd49ae69a0;  alias, 1 drivers
v000001dd49abb8e0_0 .var "predicted_to_EX", 0 0;
v000001dd49abc920_0 .net "rst", 0 0, v000001dd49adea80_0;  alias, 1 drivers
v000001dd49abde60_0 .var "state", 1 0;
E_000001dd49a2c260 .event posedge, v000001dd49abba20_0, v000001dd49aa47f0_0;
L_000001dd49ae0600 .cmp/eq 12, v000001dd49ace5f0_0, L_000001dd49b002c8;
L_000001dd49ae07e0 .cmp/eq 12, v000001dd49ace5f0_0, L_000001dd49b00310;
L_000001dd49ae2400 .cmp/eq 2, v000001dd49abde60_0, L_000001dd49b00358;
L_000001dd49ae1aa0 .cmp/eq 2, v000001dd49abde60_0, L_000001dd49b003a0;
S_000001dd49ab01c0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001dd49ab0800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001dd49ac9890 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dd49ac98c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dd49ac9900 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dd49ac9938 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dd49ac9970 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dd49ac99a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dd49ac99e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dd49ac9a18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dd49ac9a50 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dd49ac9a88 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dd49ac9ac0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dd49ac9af8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dd49ac9b30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dd49ac9b68 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dd49ac9ba0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dd49ac9bd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dd49ac9c10 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dd49ac9c48 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dd49ac9c80 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dd49ac9cb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dd49ac9cf0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dd49ac9d28 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dd49ac9d60 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dd49ac9d98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dd49ac9dd0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dd49abcce0_0 .net "EX1_memread", 0 0, v000001dd49ab4030_0;  alias, 1 drivers
v000001dd49abc7e0_0 .net "EX1_rd_ind", 4 0, v000001dd49ab3950_0;  alias, 1 drivers
v000001dd49abc240_0 .net "EX1_rd_indzero", 0 0, v000001dd49ab3a90_0;  alias, 1 drivers
v000001dd49abce20_0 .net "EX2_memread", 0 0, v000001dd49ab5bb0_0;  alias, 1 drivers
v000001dd49abc2e0_0 .net "EX2_rd_ind", 4 0, v000001dd49ab4b70_0;  alias, 1 drivers
v000001dd49abd960_0 .net "EX2_rd_indzero", 0 0, v000001dd49ab4c10_0;  alias, 1 drivers
v000001dd49abc380_0 .var "ID_EX1_flush", 0 0;
v000001dd49abc880_0 .var "ID_EX2_flush", 0 0;
v000001dd49abd460_0 .net "ID_opcode", 11 0, v000001dd49ace5f0_0;  alias, 1 drivers
v000001dd49abd000_0 .net "ID_rs1_ind", 4 0, v000001dd49acd6f0_0;  alias, 1 drivers
v000001dd49abdbe0_0 .net "ID_rs2_ind", 4 0, v000001dd49acde70_0;  alias, 1 drivers
v000001dd49abe220_0 .var "IF_ID_Write", 0 0;
v000001dd49abe680_0 .var "IF_ID_flush", 0 0;
v000001dd49abe720_0 .var "PC_Write", 0 0;
v000001dd49abe2c0_0 .net "Wrong_prediction", 0 0, L_000001dd49b50290;  alias, 1 drivers
E_000001dd49a2b960/0 .event anyedge, v000001dd49aa8b20_0, v000001dd49ab4030_0, v000001dd49ab3a90_0, v000001dd49ab3d10_0;
E_000001dd49a2b960/1 .event anyedge, v000001dd49ab3950_0, v000001dd49ab1fb0_0, v000001dd499c43b0_0, v000001dd49ab4c10_0;
E_000001dd49a2b960/2 .event anyedge, v000001dd49aa5470_0, v000001dd49ab33b0_0;
E_000001dd49a2b960 .event/or E_000001dd49a2b960/0, E_000001dd49a2b960/1, E_000001dd49a2b960/2;
S_000001dd49ab1160 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001dd49ab0800;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001dd49ac9e10 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dd49ac9e48 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dd49ac9e80 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dd49ac9eb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dd49ac9ef0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dd49ac9f28 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dd49ac9f60 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dd49ac9f98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dd49ac9fd0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dd49aca008 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dd49aca040 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dd49aca078 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dd49aca0b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dd49aca0e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dd49aca120 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dd49aca158 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dd49aca190 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dd49aca1c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dd49aca200 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dd49aca238 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dd49aca270 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dd49aca2a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dd49aca2e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dd49aca318 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dd49aca350 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001dd49ae6bd0 .functor OR 1, L_000001dd49ae0ce0, L_000001dd49ae0ba0, C4<0>, C4<0>;
L_000001dd49ae56d0 .functor OR 1, L_000001dd49ae6bd0, L_000001dd49ae1000, C4<0>, C4<0>;
L_000001dd49ae63f0 .functor OR 1, L_000001dd49ae56d0, L_000001dd49ae1780, C4<0>, C4<0>;
L_000001dd49ae5cf0 .functor OR 1, L_000001dd49ae63f0, L_000001dd49ae0380, C4<0>, C4<0>;
L_000001dd49ae5a50 .functor OR 1, L_000001dd49ae5cf0, L_000001dd49ae1be0, C4<0>, C4<0>;
L_000001dd49ae6460 .functor OR 1, L_000001dd49ae5a50, L_000001dd49adfca0, C4<0>, C4<0>;
L_000001dd49ae6620 .functor OR 1, L_000001dd49ae6460, L_000001dd49ae0d80, C4<0>, C4<0>;
L_000001dd49ae5b30 .functor OR 1, L_000001dd49ae6620, L_000001dd49ae0100, C4<0>, C4<0>;
L_000001dd49ae6c40 .functor OR 1, L_000001dd49ae2040, L_000001dd49ae11e0, C4<0>, C4<0>;
L_000001dd49ae6ee0 .functor OR 1, L_000001dd49ae6c40, L_000001dd49ae1280, C4<0>, C4<0>;
L_000001dd49ae6770 .functor OR 1, L_000001dd49ae6ee0, L_000001dd49ae1820, C4<0>, C4<0>;
L_000001dd49ae5740 .functor OR 1, L_000001dd49ae6770, L_000001dd49ae1640, C4<0>, C4<0>;
v000001dd49abe360_0 .net "ID_opcode", 11 0, v000001dd49ace5f0_0;  alias, 1 drivers
L_000001dd49b00670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001dd49abe400_0 .net/2u *"_ivl_0", 11 0, L_000001dd49b00670;  1 drivers
L_000001dd49b00700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001dd49abe4a0_0 .net/2u *"_ivl_10", 11 0, L_000001dd49b00700;  1 drivers
L_000001dd49b00bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001dd49abe540_0 .net/2u *"_ivl_102", 11 0, L_000001dd49b00bc8;  1 drivers
L_000001dd49b00c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001dd49abe5e0_0 .net/2u *"_ivl_106", 11 0, L_000001dd49b00c10;  1 drivers
v000001dd49abe040_0 .net *"_ivl_12", 0 0, L_000001dd49ae1000;  1 drivers
v000001dd49abe0e0_0 .net *"_ivl_15", 0 0, L_000001dd49ae56d0;  1 drivers
L_000001dd49b00748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001dd49abe180_0 .net/2u *"_ivl_16", 11 0, L_000001dd49b00748;  1 drivers
v000001dd49ab7a60_0 .net *"_ivl_18", 0 0, L_000001dd49ae1780;  1 drivers
v000001dd49ab79c0_0 .net *"_ivl_2", 0 0, L_000001dd49ae0ce0;  1 drivers
v000001dd49ab8500_0 .net *"_ivl_21", 0 0, L_000001dd49ae63f0;  1 drivers
L_000001dd49b00790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001dd49ab8460_0 .net/2u *"_ivl_22", 11 0, L_000001dd49b00790;  1 drivers
v000001dd49ab8fa0_0 .net *"_ivl_24", 0 0, L_000001dd49ae0380;  1 drivers
v000001dd49ab6a20_0 .net *"_ivl_27", 0 0, L_000001dd49ae5cf0;  1 drivers
L_000001dd49b007d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001dd49ab71a0_0 .net/2u *"_ivl_28", 11 0, L_000001dd49b007d8;  1 drivers
v000001dd49ab8f00_0 .net *"_ivl_30", 0 0, L_000001dd49ae1be0;  1 drivers
v000001dd49ab7920_0 .net *"_ivl_33", 0 0, L_000001dd49ae5a50;  1 drivers
L_000001dd49b00820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd49ab86e0_0 .net/2u *"_ivl_34", 11 0, L_000001dd49b00820;  1 drivers
v000001dd49ab7b00_0 .net *"_ivl_36", 0 0, L_000001dd49adfca0;  1 drivers
v000001dd49ab7240_0 .net *"_ivl_39", 0 0, L_000001dd49ae6460;  1 drivers
L_000001dd49b006b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001dd49ab83c0_0 .net/2u *"_ivl_4", 11 0, L_000001dd49b006b8;  1 drivers
L_000001dd49b00868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001dd49ab88c0_0 .net/2u *"_ivl_40", 11 0, L_000001dd49b00868;  1 drivers
v000001dd49ab7ba0_0 .net *"_ivl_42", 0 0, L_000001dd49ae0d80;  1 drivers
v000001dd49ab7c40_0 .net *"_ivl_45", 0 0, L_000001dd49ae6620;  1 drivers
L_000001dd49b008b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001dd49ab7d80_0 .net/2u *"_ivl_46", 11 0, L_000001dd49b008b0;  1 drivers
v000001dd49ab8640_0 .net *"_ivl_48", 0 0, L_000001dd49ae0100;  1 drivers
L_000001dd49b008f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001dd49ab80a0_0 .net/2u *"_ivl_52", 11 0, L_000001dd49b008f8;  1 drivers
L_000001dd49b00940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001dd49ab8c80_0 .net/2u *"_ivl_56", 11 0, L_000001dd49b00940;  1 drivers
v000001dd49ab8280_0 .net *"_ivl_6", 0 0, L_000001dd49ae0ba0;  1 drivers
L_000001dd49b00988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001dd49ab85a0_0 .net/2u *"_ivl_60", 11 0, L_000001dd49b00988;  1 drivers
L_000001dd49b009d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001dd49ab6ac0_0 .net/2u *"_ivl_64", 11 0, L_000001dd49b009d0;  1 drivers
L_000001dd49b00a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001dd49ab81e0_0 .net/2u *"_ivl_68", 11 0, L_000001dd49b00a18;  1 drivers
L_000001dd49b00a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001dd49ab7ce0_0 .net/2u *"_ivl_72", 11 0, L_000001dd49b00a60;  1 drivers
v000001dd49ab8000_0 .net *"_ivl_74", 0 0, L_000001dd49ae2040;  1 drivers
L_000001dd49b00aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001dd49ab7560_0 .net/2u *"_ivl_76", 11 0, L_000001dd49b00aa8;  1 drivers
v000001dd49ab74c0_0 .net *"_ivl_78", 0 0, L_000001dd49ae11e0;  1 drivers
v000001dd49ab7060_0 .net *"_ivl_81", 0 0, L_000001dd49ae6c40;  1 drivers
L_000001dd49b00af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001dd49ab8780_0 .net/2u *"_ivl_82", 11 0, L_000001dd49b00af0;  1 drivers
v000001dd49ab6de0_0 .net *"_ivl_84", 0 0, L_000001dd49ae1280;  1 drivers
v000001dd49ab7f60_0 .net *"_ivl_87", 0 0, L_000001dd49ae6ee0;  1 drivers
L_000001dd49b00b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001dd49ab6b60_0 .net/2u *"_ivl_88", 11 0, L_000001dd49b00b38;  1 drivers
v000001dd49ab8dc0_0 .net *"_ivl_9", 0 0, L_000001dd49ae6bd0;  1 drivers
v000001dd49ab8820_0 .net *"_ivl_90", 0 0, L_000001dd49ae1820;  1 drivers
v000001dd49ab7e20_0 .net *"_ivl_93", 0 0, L_000001dd49ae6770;  1 drivers
L_000001dd49b00b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001dd49ab7ec0_0 .net/2u *"_ivl_94", 11 0, L_000001dd49b00b80;  1 drivers
v000001dd49ab8140_0 .net *"_ivl_96", 0 0, L_000001dd49ae1640;  1 drivers
v000001dd49ab8320_0 .net *"_ivl_99", 0 0, L_000001dd49ae5740;  1 drivers
v000001dd49ab72e0_0 .net "is_beq", 0 0, L_000001dd49ae0f60;  alias, 1 drivers
v000001dd49ab7600_0 .net "is_bne", 0 0, L_000001dd49ae0e20;  alias, 1 drivers
v000001dd49ab6c00_0 .net "is_j", 0 0, L_000001dd49ae1140;  alias, 1 drivers
v000001dd49ab6840_0 .net "is_jal", 0 0, L_000001dd49ae01a0;  alias, 1 drivers
v000001dd49ab6ca0_0 .net "is_jr", 0 0, L_000001dd49ae0060;  alias, 1 drivers
v000001dd49ab7380_0 .net "is_oper2_immed", 0 0, L_000001dd49ae5b30;  alias, 1 drivers
v000001dd49ab8960_0 .net "memread", 0 0, L_000001dd49ae13c0;  alias, 1 drivers
v000001dd49ab68e0_0 .net "memwrite", 0 0, L_000001dd49ae1dc0;  alias, 1 drivers
v000001dd49ab8a00_0 .net "regwrite", 0 0, L_000001dd49adfde0;  alias, 1 drivers
L_000001dd49ae0ce0 .cmp/eq 12, v000001dd49ace5f0_0, L_000001dd49b00670;
L_000001dd49ae0ba0 .cmp/eq 12, v000001dd49ace5f0_0, L_000001dd49b006b8;
L_000001dd49ae1000 .cmp/eq 12, v000001dd49ace5f0_0, L_000001dd49b00700;
L_000001dd49ae1780 .cmp/eq 12, v000001dd49ace5f0_0, L_000001dd49b00748;
L_000001dd49ae0380 .cmp/eq 12, v000001dd49ace5f0_0, L_000001dd49b00790;
L_000001dd49ae1be0 .cmp/eq 12, v000001dd49ace5f0_0, L_000001dd49b007d8;
L_000001dd49adfca0 .cmp/eq 12, v000001dd49ace5f0_0, L_000001dd49b00820;
L_000001dd49ae0d80 .cmp/eq 12, v000001dd49ace5f0_0, L_000001dd49b00868;
L_000001dd49ae0100 .cmp/eq 12, v000001dd49ace5f0_0, L_000001dd49b008b0;
L_000001dd49ae0f60 .cmp/eq 12, v000001dd49ace5f0_0, L_000001dd49b008f8;
L_000001dd49ae0e20 .cmp/eq 12, v000001dd49ace5f0_0, L_000001dd49b00940;
L_000001dd49ae0060 .cmp/eq 12, v000001dd49ace5f0_0, L_000001dd49b00988;
L_000001dd49ae01a0 .cmp/eq 12, v000001dd49ace5f0_0, L_000001dd49b009d0;
L_000001dd49ae1140 .cmp/eq 12, v000001dd49ace5f0_0, L_000001dd49b00a18;
L_000001dd49ae2040 .cmp/eq 12, v000001dd49ace5f0_0, L_000001dd49b00a60;
L_000001dd49ae11e0 .cmp/eq 12, v000001dd49ace5f0_0, L_000001dd49b00aa8;
L_000001dd49ae1280 .cmp/eq 12, v000001dd49ace5f0_0, L_000001dd49b00af0;
L_000001dd49ae1820 .cmp/eq 12, v000001dd49ace5f0_0, L_000001dd49b00b38;
L_000001dd49ae1640 .cmp/eq 12, v000001dd49ace5f0_0, L_000001dd49b00b80;
L_000001dd49adfde0 .reduce/nor L_000001dd49ae5740;
L_000001dd49ae13c0 .cmp/eq 12, v000001dd49ace5f0_0, L_000001dd49b00bc8;
L_000001dd49ae1dc0 .cmp/eq 12, v000001dd49ace5f0_0, L_000001dd49b00c10;
S_000001dd49ab12f0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001dd49ab0800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001dd49aca390 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dd49aca3c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dd49aca400 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dd49aca438 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dd49aca470 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dd49aca4a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dd49aca4e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dd49aca518 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dd49aca550 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dd49aca588 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dd49aca5c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dd49aca5f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dd49aca630 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dd49aca668 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dd49aca6a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dd49aca6d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dd49aca710 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dd49aca748 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dd49aca780 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dd49aca7b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dd49aca7f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dd49aca828 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dd49aca860 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dd49aca898 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dd49aca8d0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dd49ab8aa0_0 .var "Immed", 31 0;
v000001dd49ab7880_0 .net "Inst", 31 0, v000001dd49ab9a40_0;  alias, 1 drivers
v000001dd49ab76a0_0 .net "opcode", 11 0, v000001dd49ace5f0_0;  alias, 1 drivers
E_000001dd49a2c420 .event anyedge, v000001dd49ab33b0_0, v000001dd49ab7880_0;
S_000001dd49ab0670 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001dd49ab0800;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001dd49ab8b40_0 .var "Read_data1", 31 0;
v000001dd49ab77e0_0 .var "Read_data2", 31 0;
v000001dd49ab8be0_0 .net "Read_reg1", 4 0, v000001dd49acd6f0_0;  alias, 1 drivers
v000001dd49ab8d20_0 .net "Read_reg2", 4 0, v000001dd49acde70_0;  alias, 1 drivers
v000001dd49ab8e60_0 .net "Write_data", 31 0, L_000001dd49b6b850;  alias, 1 drivers
v000001dd49ab6980_0 .net "Write_en", 0 0, v000001dd49ad23d0_0;  alias, 1 drivers
v000001dd49ab6d40_0 .net "Write_reg", 4 0, v000001dd49ad1a70_0;  alias, 1 drivers
v000001dd49ab6e80_0 .net "clk", 0 0, L_000001dd49a21ee0;  alias, 1 drivers
v000001dd49ab6f20_0 .var/i "i", 31 0;
v000001dd49ab6fc0 .array "reg_file", 0 31, 31 0;
v000001dd49ab7100_0 .net "rst", 0 0, v000001dd49adea80_0;  alias, 1 drivers
E_000001dd49a2c4a0 .event posedge, v000001dd49abba20_0;
S_000001dd49aafd10 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001dd49ab0670;
 .timescale 0 0;
v000001dd49ab7740_0 .var/i "i", 31 0;
S_000001dd49ab0cb0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001dd49879f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001dd49aca910 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dd49aca948 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dd49aca980 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dd49aca9b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dd49aca9f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dd49acaa28 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dd49acaa60 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dd49acaa98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dd49acaad0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dd49acab08 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dd49acab40 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dd49acab78 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dd49acabb0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dd49acabe8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dd49acac20 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dd49acac58 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dd49acac90 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dd49acacc8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dd49acad00 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dd49acad38 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dd49acad70 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dd49acada8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dd49acade0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dd49acae18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dd49acae50 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dd49ab9a40_0 .var "ID_INST", 31 0;
v000001dd49ab9b80_0 .var "ID_PC", 31 0;
v000001dd49ace5f0_0 .var "ID_opcode", 11 0;
v000001dd49acf6d0_0 .var "ID_rd_ind", 4 0;
v000001dd49acd6f0_0 .var "ID_rs1_ind", 4 0;
v000001dd49acde70_0 .var "ID_rs2_ind", 4 0;
v000001dd49acda10_0 .net "IF_FLUSH", 0 0, v000001dd49abe680_0;  alias, 1 drivers
v000001dd49acf770_0 .net "IF_INST", 31 0, L_000001dd49ae5510;  alias, 1 drivers
v000001dd49acd970_0 .net "IF_PC", 31 0, v000001dd49ace730_0;  alias, 1 drivers
v000001dd49aceb90_0 .net "clk", 0 0, L_000001dd49ae6000;  1 drivers
v000001dd49ace2d0_0 .net "if_id_Write", 0 0, v000001dd49abe220_0;  alias, 1 drivers
v000001dd49aceaf0_0 .net "rst", 0 0, v000001dd49adea80_0;  alias, 1 drivers
E_000001dd49a2c2a0 .event posedge, v000001dd49aa47f0_0, v000001dd49aceb90_0;
S_000001dd49ab1610 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001dd49879f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001dd49ad1390_0 .net "EX1_PFC", 31 0, L_000001dd49ae29a0;  alias, 1 drivers
v000001dd49ad2330_0 .net "EX2_PFC", 31 0, v000001dd49ab5750_0;  alias, 1 drivers
v000001dd49ad00d0_0 .net "ID_PFC", 31 0, L_000001dd49ae1320;  alias, 1 drivers
v000001dd49ad0350_0 .net "PC_src", 2 0, L_000001dd49ae0b00;  alias, 1 drivers
v000001dd49ad0b70_0 .net "PC_write", 0 0, v000001dd49abe720_0;  alias, 1 drivers
L_000001dd49b00088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001dd49ad1b10_0 .net/2u *"_ivl_0", 31 0, L_000001dd49b00088;  1 drivers
v000001dd49ad16b0_0 .net "clk", 0 0, L_000001dd49a21ee0;  alias, 1 drivers
v000001dd49ad21f0_0 .net "inst", 31 0, L_000001dd49ae5510;  alias, 1 drivers
v000001dd49ad1750_0 .net "inst_mem_in", 31 0, v000001dd49ace730_0;  alias, 1 drivers
v000001dd49ad1570_0 .net "pc_reg_in", 31 0, L_000001dd49ae6cb0;  1 drivers
v000001dd49ad2650_0 .net "rst", 0 0, v000001dd49adea80_0;  alias, 1 drivers
L_000001dd49ae1a00 .arith/sum 32, v000001dd49ace730_0, L_000001dd49b00088;
S_000001dd49aafea0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001dd49ab1610;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001dd49ae5510 .functor BUFZ 32, L_000001dd49ae1e60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dd49ace690_0 .net "Data_Out", 31 0, L_000001dd49ae5510;  alias, 1 drivers
v000001dd49acfa90 .array "InstMem", 0 1023, 31 0;
v000001dd49ace370_0 .net *"_ivl_0", 31 0, L_000001dd49ae1e60;  1 drivers
v000001dd49ace410_0 .net *"_ivl_3", 9 0, L_000001dd49ae1f00;  1 drivers
v000001dd49ace190_0 .net *"_ivl_4", 11 0, L_000001dd49ae0740;  1 drivers
L_000001dd49b001a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dd49ace0f0_0 .net *"_ivl_7", 1 0, L_000001dd49b001a8;  1 drivers
v000001dd49acddd0_0 .net "addr", 31 0, v000001dd49ace730_0;  alias, 1 drivers
v000001dd49acdf10_0 .net "clk", 0 0, L_000001dd49a21ee0;  alias, 1 drivers
v000001dd49acecd0_0 .var/i "i", 31 0;
L_000001dd49ae1e60 .array/port v000001dd49acfa90, L_000001dd49ae0740;
L_000001dd49ae1f00 .part v000001dd49ace730_0, 0, 10;
L_000001dd49ae0740 .concat [ 10 2 0 0], L_000001dd49ae1f00, L_000001dd49b001a8;
S_000001dd49ab0990 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001dd49ab1610;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001dd49a2c1e0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001dd49acd830_0 .net "DataIn", 31 0, L_000001dd49ae6cb0;  alias, 1 drivers
v000001dd49ace730_0 .var "DataOut", 31 0;
v000001dd49ace4b0_0 .net "PC_Write", 0 0, v000001dd49abe720_0;  alias, 1 drivers
v000001dd49ace910_0 .net "clk", 0 0, L_000001dd49a21ee0;  alias, 1 drivers
v000001dd49aced70_0 .net "rst", 0 0, v000001dd49adea80_0;  alias, 1 drivers
S_000001dd49ab0e40 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001dd49ab1610;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001dd49a2c5a0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001dd49a22570 .functor NOT 1, L_000001dd49ade4e0, C4<0>, C4<0>, C4<0>;
L_000001dd49a22500 .functor NOT 1, L_000001dd49ade580, C4<0>, C4<0>, C4<0>;
L_000001dd49a225e0 .functor AND 1, L_000001dd49a22570, L_000001dd49a22500, C4<1>, C4<1>;
L_000001dd499be790 .functor NOT 1, L_000001dd49adfac0, C4<0>, C4<0>, C4<0>;
L_000001dd499bec60 .functor AND 1, L_000001dd49a225e0, L_000001dd499be790, C4<1>, C4<1>;
L_000001dd499bee20 .functor AND 32, L_000001dd49addb80, L_000001dd49ae1a00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dd499be330 .functor NOT 1, L_000001dd49addc20, C4<0>, C4<0>, C4<0>;
L_000001dd49ae54a0 .functor NOT 1, L_000001dd49addf40, C4<0>, C4<0>, C4<0>;
L_000001dd49ae5900 .functor AND 1, L_000001dd499be330, L_000001dd49ae54a0, C4<1>, C4<1>;
L_000001dd49ae6a10 .functor AND 1, L_000001dd49ae5900, L_000001dd49adebc0, C4<1>, C4<1>;
L_000001dd49ae5820 .functor AND 32, L_000001dd49aded00, L_000001dd49ae1320, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dd49ae6070 .functor OR 32, L_000001dd499bee20, L_000001dd49ae5820, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dd49ae61c0 .functor NOT 1, L_000001dd49adeda0, C4<0>, C4<0>, C4<0>;
L_000001dd49ae5d60 .functor AND 1, L_000001dd49ae61c0, L_000001dd49adeee0, C4<1>, C4<1>;
L_000001dd49ae64d0 .functor NOT 1, L_000001dd49ae1fa0, C4<0>, C4<0>, C4<0>;
L_000001dd49ae5970 .functor AND 1, L_000001dd49ae5d60, L_000001dd49ae64d0, C4<1>, C4<1>;
L_000001dd49ae6690 .functor AND 32, L_000001dd49ae0c40, v000001dd49ace730_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dd49ae6310 .functor OR 32, L_000001dd49ae6070, L_000001dd49ae6690, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dd49ae5f90 .functor NOT 1, L_000001dd49ae20e0, C4<0>, C4<0>, C4<0>;
L_000001dd49ae6700 .functor AND 1, L_000001dd49ae5f90, L_000001dd49ae0a60, C4<1>, C4<1>;
L_000001dd49ae6af0 .functor AND 1, L_000001dd49ae6700, L_000001dd49ae1b40, C4<1>, C4<1>;
L_000001dd49ae60e0 .functor AND 32, L_000001dd49ae0420, L_000001dd49ae29a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dd49ae6a80 .functor OR 32, L_000001dd49ae6310, L_000001dd49ae60e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dd49ae6930 .functor NOT 1, L_000001dd49ae18c0, C4<0>, C4<0>, C4<0>;
L_000001dd49ae5dd0 .functor AND 1, L_000001dd49ae0880, L_000001dd49ae6930, C4<1>, C4<1>;
L_000001dd49ae62a0 .functor NOT 1, L_000001dd49adfd40, C4<0>, C4<0>, C4<0>;
L_000001dd49ae5890 .functor AND 1, L_000001dd49ae5dd0, L_000001dd49ae62a0, C4<1>, C4<1>;
L_000001dd49ae6540 .functor AND 32, L_000001dd49ae2180, v000001dd49ab5750_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dd49ae6cb0 .functor OR 32, L_000001dd49ae6a80, L_000001dd49ae6540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dd49acdfb0_0 .net *"_ivl_1", 0 0, L_000001dd49ade4e0;  1 drivers
v000001dd49ace050_0 .net *"_ivl_11", 0 0, L_000001dd49adfac0;  1 drivers
v000001dd49ace9b0_0 .net *"_ivl_12", 0 0, L_000001dd499be790;  1 drivers
v000001dd49acf810_0 .net *"_ivl_14", 0 0, L_000001dd499bec60;  1 drivers
v000001dd49acf3b0_0 .net *"_ivl_16", 31 0, L_000001dd49addb80;  1 drivers
v000001dd49acf310_0 .net *"_ivl_18", 31 0, L_000001dd499bee20;  1 drivers
v000001dd49acf450_0 .net *"_ivl_2", 0 0, L_000001dd49a22570;  1 drivers
v000001dd49acf590_0 .net *"_ivl_21", 0 0, L_000001dd49addc20;  1 drivers
v000001dd49acee10_0 .net *"_ivl_22", 0 0, L_000001dd499be330;  1 drivers
v000001dd49aceff0_0 .net *"_ivl_25", 0 0, L_000001dd49addf40;  1 drivers
v000001dd49acfbd0_0 .net *"_ivl_26", 0 0, L_000001dd49ae54a0;  1 drivers
v000001dd49ace550_0 .net *"_ivl_28", 0 0, L_000001dd49ae5900;  1 drivers
v000001dd49acd8d0_0 .net *"_ivl_31", 0 0, L_000001dd49adebc0;  1 drivers
v000001dd49acf4f0_0 .net *"_ivl_32", 0 0, L_000001dd49ae6a10;  1 drivers
v000001dd49ace230_0 .net *"_ivl_34", 31 0, L_000001dd49aded00;  1 drivers
v000001dd49aceeb0_0 .net *"_ivl_36", 31 0, L_000001dd49ae5820;  1 drivers
v000001dd49acf8b0_0 .net *"_ivl_38", 31 0, L_000001dd49ae6070;  1 drivers
v000001dd49acdb50_0 .net *"_ivl_41", 0 0, L_000001dd49adeda0;  1 drivers
v000001dd49acf630_0 .net *"_ivl_42", 0 0, L_000001dd49ae61c0;  1 drivers
v000001dd49acf9f0_0 .net *"_ivl_45", 0 0, L_000001dd49adeee0;  1 drivers
v000001dd49ace7d0_0 .net *"_ivl_46", 0 0, L_000001dd49ae5d60;  1 drivers
v000001dd49acea50_0 .net *"_ivl_49", 0 0, L_000001dd49ae1fa0;  1 drivers
v000001dd49acf950_0 .net *"_ivl_5", 0 0, L_000001dd49ade580;  1 drivers
v000001dd49acdab0_0 .net *"_ivl_50", 0 0, L_000001dd49ae64d0;  1 drivers
v000001dd49ace870_0 .net *"_ivl_52", 0 0, L_000001dd49ae5970;  1 drivers
v000001dd49acef50_0 .net *"_ivl_54", 31 0, L_000001dd49ae0c40;  1 drivers
v000001dd49acfdb0_0 .net *"_ivl_56", 31 0, L_000001dd49ae6690;  1 drivers
v000001dd49acf270_0 .net *"_ivl_58", 31 0, L_000001dd49ae6310;  1 drivers
v000001dd49acfb30_0 .net *"_ivl_6", 0 0, L_000001dd49a22500;  1 drivers
v000001dd49acf090_0 .net *"_ivl_61", 0 0, L_000001dd49ae20e0;  1 drivers
v000001dd49acfc70_0 .net *"_ivl_62", 0 0, L_000001dd49ae5f90;  1 drivers
v000001dd49acfd10_0 .net *"_ivl_65", 0 0, L_000001dd49ae0a60;  1 drivers
v000001dd49acf130_0 .net *"_ivl_66", 0 0, L_000001dd49ae6700;  1 drivers
v000001dd49acf1d0_0 .net *"_ivl_69", 0 0, L_000001dd49ae1b40;  1 drivers
v000001dd49acfe50_0 .net *"_ivl_70", 0 0, L_000001dd49ae6af0;  1 drivers
v000001dd49acd790_0 .net *"_ivl_72", 31 0, L_000001dd49ae0420;  1 drivers
v000001dd49acdbf0_0 .net *"_ivl_74", 31 0, L_000001dd49ae60e0;  1 drivers
v000001dd49acdc90_0 .net *"_ivl_76", 31 0, L_000001dd49ae6a80;  1 drivers
v000001dd49acdd30_0 .net *"_ivl_79", 0 0, L_000001dd49ae0880;  1 drivers
v000001dd49ad1610_0 .net *"_ivl_8", 0 0, L_000001dd49a225e0;  1 drivers
v000001dd49ad0710_0 .net *"_ivl_81", 0 0, L_000001dd49ae18c0;  1 drivers
v000001dd49ad11b0_0 .net *"_ivl_82", 0 0, L_000001dd49ae6930;  1 drivers
v000001dd49acff90_0 .net *"_ivl_84", 0 0, L_000001dd49ae5dd0;  1 drivers
v000001dd49ad1250_0 .net *"_ivl_87", 0 0, L_000001dd49adfd40;  1 drivers
v000001dd49ad1ed0_0 .net *"_ivl_88", 0 0, L_000001dd49ae62a0;  1 drivers
v000001dd49ad1f70_0 .net *"_ivl_90", 0 0, L_000001dd49ae5890;  1 drivers
v000001dd49ad1430_0 .net *"_ivl_92", 31 0, L_000001dd49ae2180;  1 drivers
v000001dd49ad0670_0 .net *"_ivl_94", 31 0, L_000001dd49ae6540;  1 drivers
v000001dd49ad0df0_0 .net "ina", 31 0, L_000001dd49ae1a00;  1 drivers
v000001dd49ad2010_0 .net "inb", 31 0, L_000001dd49ae1320;  alias, 1 drivers
v000001dd49acfef0_0 .net "inc", 31 0, v000001dd49ace730_0;  alias, 1 drivers
v000001dd49ad14d0_0 .net "ind", 31 0, L_000001dd49ae29a0;  alias, 1 drivers
v000001dd49ad0210_0 .net "ine", 31 0, v000001dd49ab5750_0;  alias, 1 drivers
L_000001dd49b000d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd49ad0170_0 .net "inf", 31 0, L_000001dd49b000d0;  1 drivers
L_000001dd49b00118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd49ad1d90_0 .net "ing", 31 0, L_000001dd49b00118;  1 drivers
L_000001dd49b00160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd49ad0ad0_0 .net "inh", 31 0, L_000001dd49b00160;  1 drivers
v000001dd49ad02b0_0 .net "out", 31 0, L_000001dd49ae6cb0;  alias, 1 drivers
v000001dd49ad1070_0 .net "sel", 2 0, L_000001dd49ae0b00;  alias, 1 drivers
L_000001dd49ade4e0 .part L_000001dd49ae0b00, 2, 1;
L_000001dd49ade580 .part L_000001dd49ae0b00, 1, 1;
L_000001dd49adfac0 .part L_000001dd49ae0b00, 0, 1;
LS_000001dd49addb80_0_0 .concat [ 1 1 1 1], L_000001dd499bec60, L_000001dd499bec60, L_000001dd499bec60, L_000001dd499bec60;
LS_000001dd49addb80_0_4 .concat [ 1 1 1 1], L_000001dd499bec60, L_000001dd499bec60, L_000001dd499bec60, L_000001dd499bec60;
LS_000001dd49addb80_0_8 .concat [ 1 1 1 1], L_000001dd499bec60, L_000001dd499bec60, L_000001dd499bec60, L_000001dd499bec60;
LS_000001dd49addb80_0_12 .concat [ 1 1 1 1], L_000001dd499bec60, L_000001dd499bec60, L_000001dd499bec60, L_000001dd499bec60;
LS_000001dd49addb80_0_16 .concat [ 1 1 1 1], L_000001dd499bec60, L_000001dd499bec60, L_000001dd499bec60, L_000001dd499bec60;
LS_000001dd49addb80_0_20 .concat [ 1 1 1 1], L_000001dd499bec60, L_000001dd499bec60, L_000001dd499bec60, L_000001dd499bec60;
LS_000001dd49addb80_0_24 .concat [ 1 1 1 1], L_000001dd499bec60, L_000001dd499bec60, L_000001dd499bec60, L_000001dd499bec60;
LS_000001dd49addb80_0_28 .concat [ 1 1 1 1], L_000001dd499bec60, L_000001dd499bec60, L_000001dd499bec60, L_000001dd499bec60;
LS_000001dd49addb80_1_0 .concat [ 4 4 4 4], LS_000001dd49addb80_0_0, LS_000001dd49addb80_0_4, LS_000001dd49addb80_0_8, LS_000001dd49addb80_0_12;
LS_000001dd49addb80_1_4 .concat [ 4 4 4 4], LS_000001dd49addb80_0_16, LS_000001dd49addb80_0_20, LS_000001dd49addb80_0_24, LS_000001dd49addb80_0_28;
L_000001dd49addb80 .concat [ 16 16 0 0], LS_000001dd49addb80_1_0, LS_000001dd49addb80_1_4;
L_000001dd49addc20 .part L_000001dd49ae0b00, 2, 1;
L_000001dd49addf40 .part L_000001dd49ae0b00, 1, 1;
L_000001dd49adebc0 .part L_000001dd49ae0b00, 0, 1;
LS_000001dd49aded00_0_0 .concat [ 1 1 1 1], L_000001dd49ae6a10, L_000001dd49ae6a10, L_000001dd49ae6a10, L_000001dd49ae6a10;
LS_000001dd49aded00_0_4 .concat [ 1 1 1 1], L_000001dd49ae6a10, L_000001dd49ae6a10, L_000001dd49ae6a10, L_000001dd49ae6a10;
LS_000001dd49aded00_0_8 .concat [ 1 1 1 1], L_000001dd49ae6a10, L_000001dd49ae6a10, L_000001dd49ae6a10, L_000001dd49ae6a10;
LS_000001dd49aded00_0_12 .concat [ 1 1 1 1], L_000001dd49ae6a10, L_000001dd49ae6a10, L_000001dd49ae6a10, L_000001dd49ae6a10;
LS_000001dd49aded00_0_16 .concat [ 1 1 1 1], L_000001dd49ae6a10, L_000001dd49ae6a10, L_000001dd49ae6a10, L_000001dd49ae6a10;
LS_000001dd49aded00_0_20 .concat [ 1 1 1 1], L_000001dd49ae6a10, L_000001dd49ae6a10, L_000001dd49ae6a10, L_000001dd49ae6a10;
LS_000001dd49aded00_0_24 .concat [ 1 1 1 1], L_000001dd49ae6a10, L_000001dd49ae6a10, L_000001dd49ae6a10, L_000001dd49ae6a10;
LS_000001dd49aded00_0_28 .concat [ 1 1 1 1], L_000001dd49ae6a10, L_000001dd49ae6a10, L_000001dd49ae6a10, L_000001dd49ae6a10;
LS_000001dd49aded00_1_0 .concat [ 4 4 4 4], LS_000001dd49aded00_0_0, LS_000001dd49aded00_0_4, LS_000001dd49aded00_0_8, LS_000001dd49aded00_0_12;
LS_000001dd49aded00_1_4 .concat [ 4 4 4 4], LS_000001dd49aded00_0_16, LS_000001dd49aded00_0_20, LS_000001dd49aded00_0_24, LS_000001dd49aded00_0_28;
L_000001dd49aded00 .concat [ 16 16 0 0], LS_000001dd49aded00_1_0, LS_000001dd49aded00_1_4;
L_000001dd49adeda0 .part L_000001dd49ae0b00, 2, 1;
L_000001dd49adeee0 .part L_000001dd49ae0b00, 1, 1;
L_000001dd49ae1fa0 .part L_000001dd49ae0b00, 0, 1;
LS_000001dd49ae0c40_0_0 .concat [ 1 1 1 1], L_000001dd49ae5970, L_000001dd49ae5970, L_000001dd49ae5970, L_000001dd49ae5970;
LS_000001dd49ae0c40_0_4 .concat [ 1 1 1 1], L_000001dd49ae5970, L_000001dd49ae5970, L_000001dd49ae5970, L_000001dd49ae5970;
LS_000001dd49ae0c40_0_8 .concat [ 1 1 1 1], L_000001dd49ae5970, L_000001dd49ae5970, L_000001dd49ae5970, L_000001dd49ae5970;
LS_000001dd49ae0c40_0_12 .concat [ 1 1 1 1], L_000001dd49ae5970, L_000001dd49ae5970, L_000001dd49ae5970, L_000001dd49ae5970;
LS_000001dd49ae0c40_0_16 .concat [ 1 1 1 1], L_000001dd49ae5970, L_000001dd49ae5970, L_000001dd49ae5970, L_000001dd49ae5970;
LS_000001dd49ae0c40_0_20 .concat [ 1 1 1 1], L_000001dd49ae5970, L_000001dd49ae5970, L_000001dd49ae5970, L_000001dd49ae5970;
LS_000001dd49ae0c40_0_24 .concat [ 1 1 1 1], L_000001dd49ae5970, L_000001dd49ae5970, L_000001dd49ae5970, L_000001dd49ae5970;
LS_000001dd49ae0c40_0_28 .concat [ 1 1 1 1], L_000001dd49ae5970, L_000001dd49ae5970, L_000001dd49ae5970, L_000001dd49ae5970;
LS_000001dd49ae0c40_1_0 .concat [ 4 4 4 4], LS_000001dd49ae0c40_0_0, LS_000001dd49ae0c40_0_4, LS_000001dd49ae0c40_0_8, LS_000001dd49ae0c40_0_12;
LS_000001dd49ae0c40_1_4 .concat [ 4 4 4 4], LS_000001dd49ae0c40_0_16, LS_000001dd49ae0c40_0_20, LS_000001dd49ae0c40_0_24, LS_000001dd49ae0c40_0_28;
L_000001dd49ae0c40 .concat [ 16 16 0 0], LS_000001dd49ae0c40_1_0, LS_000001dd49ae0c40_1_4;
L_000001dd49ae20e0 .part L_000001dd49ae0b00, 2, 1;
L_000001dd49ae0a60 .part L_000001dd49ae0b00, 1, 1;
L_000001dd49ae1b40 .part L_000001dd49ae0b00, 0, 1;
LS_000001dd49ae0420_0_0 .concat [ 1 1 1 1], L_000001dd49ae6af0, L_000001dd49ae6af0, L_000001dd49ae6af0, L_000001dd49ae6af0;
LS_000001dd49ae0420_0_4 .concat [ 1 1 1 1], L_000001dd49ae6af0, L_000001dd49ae6af0, L_000001dd49ae6af0, L_000001dd49ae6af0;
LS_000001dd49ae0420_0_8 .concat [ 1 1 1 1], L_000001dd49ae6af0, L_000001dd49ae6af0, L_000001dd49ae6af0, L_000001dd49ae6af0;
LS_000001dd49ae0420_0_12 .concat [ 1 1 1 1], L_000001dd49ae6af0, L_000001dd49ae6af0, L_000001dd49ae6af0, L_000001dd49ae6af0;
LS_000001dd49ae0420_0_16 .concat [ 1 1 1 1], L_000001dd49ae6af0, L_000001dd49ae6af0, L_000001dd49ae6af0, L_000001dd49ae6af0;
LS_000001dd49ae0420_0_20 .concat [ 1 1 1 1], L_000001dd49ae6af0, L_000001dd49ae6af0, L_000001dd49ae6af0, L_000001dd49ae6af0;
LS_000001dd49ae0420_0_24 .concat [ 1 1 1 1], L_000001dd49ae6af0, L_000001dd49ae6af0, L_000001dd49ae6af0, L_000001dd49ae6af0;
LS_000001dd49ae0420_0_28 .concat [ 1 1 1 1], L_000001dd49ae6af0, L_000001dd49ae6af0, L_000001dd49ae6af0, L_000001dd49ae6af0;
LS_000001dd49ae0420_1_0 .concat [ 4 4 4 4], LS_000001dd49ae0420_0_0, LS_000001dd49ae0420_0_4, LS_000001dd49ae0420_0_8, LS_000001dd49ae0420_0_12;
LS_000001dd49ae0420_1_4 .concat [ 4 4 4 4], LS_000001dd49ae0420_0_16, LS_000001dd49ae0420_0_20, LS_000001dd49ae0420_0_24, LS_000001dd49ae0420_0_28;
L_000001dd49ae0420 .concat [ 16 16 0 0], LS_000001dd49ae0420_1_0, LS_000001dd49ae0420_1_4;
L_000001dd49ae0880 .part L_000001dd49ae0b00, 2, 1;
L_000001dd49ae18c0 .part L_000001dd49ae0b00, 1, 1;
L_000001dd49adfd40 .part L_000001dd49ae0b00, 0, 1;
LS_000001dd49ae2180_0_0 .concat [ 1 1 1 1], L_000001dd49ae5890, L_000001dd49ae5890, L_000001dd49ae5890, L_000001dd49ae5890;
LS_000001dd49ae2180_0_4 .concat [ 1 1 1 1], L_000001dd49ae5890, L_000001dd49ae5890, L_000001dd49ae5890, L_000001dd49ae5890;
LS_000001dd49ae2180_0_8 .concat [ 1 1 1 1], L_000001dd49ae5890, L_000001dd49ae5890, L_000001dd49ae5890, L_000001dd49ae5890;
LS_000001dd49ae2180_0_12 .concat [ 1 1 1 1], L_000001dd49ae5890, L_000001dd49ae5890, L_000001dd49ae5890, L_000001dd49ae5890;
LS_000001dd49ae2180_0_16 .concat [ 1 1 1 1], L_000001dd49ae5890, L_000001dd49ae5890, L_000001dd49ae5890, L_000001dd49ae5890;
LS_000001dd49ae2180_0_20 .concat [ 1 1 1 1], L_000001dd49ae5890, L_000001dd49ae5890, L_000001dd49ae5890, L_000001dd49ae5890;
LS_000001dd49ae2180_0_24 .concat [ 1 1 1 1], L_000001dd49ae5890, L_000001dd49ae5890, L_000001dd49ae5890, L_000001dd49ae5890;
LS_000001dd49ae2180_0_28 .concat [ 1 1 1 1], L_000001dd49ae5890, L_000001dd49ae5890, L_000001dd49ae5890, L_000001dd49ae5890;
LS_000001dd49ae2180_1_0 .concat [ 4 4 4 4], LS_000001dd49ae2180_0_0, LS_000001dd49ae2180_0_4, LS_000001dd49ae2180_0_8, LS_000001dd49ae2180_0_12;
LS_000001dd49ae2180_1_4 .concat [ 4 4 4 4], LS_000001dd49ae2180_0_16, LS_000001dd49ae2180_0_20, LS_000001dd49ae2180_0_24, LS_000001dd49ae2180_0_28;
L_000001dd49ae2180 .concat [ 16 16 0 0], LS_000001dd49ae2180_1_0, LS_000001dd49ae2180_1_4;
S_000001dd49ab0b20 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000001dd49879f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001dd49ad0f30_0 .net "Write_Data", 31 0, v000001dd49aa5a10_0;  alias, 1 drivers
v000001dd49ad20b0_0 .net "addr", 31 0, v000001dd49aa50b0_0;  alias, 1 drivers
v000001dd49ad0530_0 .net "clk", 0 0, L_000001dd49a21ee0;  alias, 1 drivers
v000001dd49ad0fd0_0 .net "mem_out", 31 0, v000001dd49ad03f0_0;  alias, 1 drivers
v000001dd49ad2150_0 .net "mem_read", 0 0, v000001dd49aa5510_0;  alias, 1 drivers
v000001dd49ad1bb0_0 .net "mem_write", 0 0, v000001dd49aa4e30_0;  alias, 1 drivers
S_000001dd49ab17a0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001dd49ab0b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001dd49ad0030 .array "DataMem", 1023 0, 31 0;
v000001dd49ad0e90_0 .net "Data_In", 31 0, v000001dd49aa5a10_0;  alias, 1 drivers
v000001dd49ad03f0_0 .var "Data_Out", 31 0;
v000001dd49ad1110_0 .net "Write_en", 0 0, v000001dd49aa4e30_0;  alias, 1 drivers
v000001dd49ad1e30_0 .net "addr", 31 0, v000001dd49aa50b0_0;  alias, 1 drivers
v000001dd49ad1c50_0 .net "clk", 0 0, L_000001dd49a21ee0;  alias, 1 drivers
v000001dd49ad0490_0 .var/i "i", 31 0;
S_000001dd49ab1480 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000001dd49879f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001dd49adcec0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dd49adcef8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dd49adcf30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dd49adcf68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dd49adcfa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dd49adcfd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dd49add010 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dd49add048 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dd49add080 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dd49add0b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dd49add0f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dd49add128 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dd49add160 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dd49add198 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dd49add1d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dd49add208 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dd49add240 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dd49add278 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dd49add2b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dd49add2e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dd49add320 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dd49add358 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dd49add390 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dd49add3c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dd49add400 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dd49ad19d0_0 .net "MEM_ALU_OUT", 31 0, v000001dd49aa50b0_0;  alias, 1 drivers
v000001dd49ad12f0_0 .net "MEM_Data_mem_out", 31 0, v000001dd49ad03f0_0;  alias, 1 drivers
v000001dd49ad05d0_0 .net "MEM_memread", 0 0, v000001dd49aa5510_0;  alias, 1 drivers
v000001dd49ad17f0_0 .net "MEM_opcode", 11 0, v000001dd49aa5ab0_0;  alias, 1 drivers
v000001dd49ad1890_0 .net "MEM_rd_ind", 4 0, v000001dd49aa4b10_0;  alias, 1 drivers
v000001dd49ad07b0_0 .net "MEM_rd_indzero", 0 0, v000001dd49aa4930_0;  alias, 1 drivers
v000001dd49ad0850_0 .net "MEM_regwrite", 0 0, v000001dd49aa5d30_0;  alias, 1 drivers
v000001dd49ad08f0_0 .var "WB_ALU_OUT", 31 0;
v000001dd49ad1930_0 .var "WB_Data_mem_out", 31 0;
v000001dd49ad1cf0_0 .var "WB_memread", 0 0;
v000001dd49ad1a70_0 .var "WB_rd_ind", 4 0;
v000001dd49ad2290_0 .var "WB_rd_indzero", 0 0;
v000001dd49ad23d0_0 .var "WB_regwrite", 0 0;
v000001dd49ad2470_0 .net "clk", 0 0, L_000001dd49b50220;  1 drivers
v000001dd49ad0a30_0 .var "hlt", 0 0;
v000001dd49ad0990_0 .net "rst", 0 0, v000001dd49adea80_0;  alias, 1 drivers
E_000001dd49a2c060 .event posedge, v000001dd49aa47f0_0, v000001dd49ad2470_0;
S_000001dd49ab1930 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000001dd49879f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001dd49b4ff80 .functor AND 32, v000001dd49ad1930_0, L_000001dd49b574f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dd49b4fff0 .functor NOT 1, v000001dd49ad1cf0_0, C4<0>, C4<0>, C4<0>;
L_000001dd49b50060 .functor AND 32, v000001dd49ad08f0_0, L_000001dd49b57810, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dd49b6b850 .functor OR 32, L_000001dd49b4ff80, L_000001dd49b50060, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dd49ad2510_0 .net "Write_Data_RegFile", 31 0, L_000001dd49b6b850;  alias, 1 drivers
v000001dd49ad25b0_0 .net *"_ivl_0", 31 0, L_000001dd49b574f0;  1 drivers
v000001dd49ad0c10_0 .net *"_ivl_2", 31 0, L_000001dd49b4ff80;  1 drivers
v000001dd49ad0cb0_0 .net *"_ivl_4", 0 0, L_000001dd49b4fff0;  1 drivers
v000001dd49ad0d50_0 .net *"_ivl_6", 31 0, L_000001dd49b57810;  1 drivers
v000001dd49ad28d0_0 .net *"_ivl_8", 31 0, L_000001dd49b50060;  1 drivers
v000001dd49ad2ab0_0 .net "alu_out", 31 0, v000001dd49ad08f0_0;  alias, 1 drivers
v000001dd49ad2830_0 .net "mem_out", 31 0, v000001dd49ad1930_0;  alias, 1 drivers
v000001dd49ad2a10_0 .net "mem_read", 0 0, v000001dd49ad1cf0_0;  alias, 1 drivers
LS_000001dd49b574f0_0_0 .concat [ 1 1 1 1], v000001dd49ad1cf0_0, v000001dd49ad1cf0_0, v000001dd49ad1cf0_0, v000001dd49ad1cf0_0;
LS_000001dd49b574f0_0_4 .concat [ 1 1 1 1], v000001dd49ad1cf0_0, v000001dd49ad1cf0_0, v000001dd49ad1cf0_0, v000001dd49ad1cf0_0;
LS_000001dd49b574f0_0_8 .concat [ 1 1 1 1], v000001dd49ad1cf0_0, v000001dd49ad1cf0_0, v000001dd49ad1cf0_0, v000001dd49ad1cf0_0;
LS_000001dd49b574f0_0_12 .concat [ 1 1 1 1], v000001dd49ad1cf0_0, v000001dd49ad1cf0_0, v000001dd49ad1cf0_0, v000001dd49ad1cf0_0;
LS_000001dd49b574f0_0_16 .concat [ 1 1 1 1], v000001dd49ad1cf0_0, v000001dd49ad1cf0_0, v000001dd49ad1cf0_0, v000001dd49ad1cf0_0;
LS_000001dd49b574f0_0_20 .concat [ 1 1 1 1], v000001dd49ad1cf0_0, v000001dd49ad1cf0_0, v000001dd49ad1cf0_0, v000001dd49ad1cf0_0;
LS_000001dd49b574f0_0_24 .concat [ 1 1 1 1], v000001dd49ad1cf0_0, v000001dd49ad1cf0_0, v000001dd49ad1cf0_0, v000001dd49ad1cf0_0;
LS_000001dd49b574f0_0_28 .concat [ 1 1 1 1], v000001dd49ad1cf0_0, v000001dd49ad1cf0_0, v000001dd49ad1cf0_0, v000001dd49ad1cf0_0;
LS_000001dd49b574f0_1_0 .concat [ 4 4 4 4], LS_000001dd49b574f0_0_0, LS_000001dd49b574f0_0_4, LS_000001dd49b574f0_0_8, LS_000001dd49b574f0_0_12;
LS_000001dd49b574f0_1_4 .concat [ 4 4 4 4], LS_000001dd49b574f0_0_16, LS_000001dd49b574f0_0_20, LS_000001dd49b574f0_0_24, LS_000001dd49b574f0_0_28;
L_000001dd49b574f0 .concat [ 16 16 0 0], LS_000001dd49b574f0_1_0, LS_000001dd49b574f0_1_4;
LS_000001dd49b57810_0_0 .concat [ 1 1 1 1], L_000001dd49b4fff0, L_000001dd49b4fff0, L_000001dd49b4fff0, L_000001dd49b4fff0;
LS_000001dd49b57810_0_4 .concat [ 1 1 1 1], L_000001dd49b4fff0, L_000001dd49b4fff0, L_000001dd49b4fff0, L_000001dd49b4fff0;
LS_000001dd49b57810_0_8 .concat [ 1 1 1 1], L_000001dd49b4fff0, L_000001dd49b4fff0, L_000001dd49b4fff0, L_000001dd49b4fff0;
LS_000001dd49b57810_0_12 .concat [ 1 1 1 1], L_000001dd49b4fff0, L_000001dd49b4fff0, L_000001dd49b4fff0, L_000001dd49b4fff0;
LS_000001dd49b57810_0_16 .concat [ 1 1 1 1], L_000001dd49b4fff0, L_000001dd49b4fff0, L_000001dd49b4fff0, L_000001dd49b4fff0;
LS_000001dd49b57810_0_20 .concat [ 1 1 1 1], L_000001dd49b4fff0, L_000001dd49b4fff0, L_000001dd49b4fff0, L_000001dd49b4fff0;
LS_000001dd49b57810_0_24 .concat [ 1 1 1 1], L_000001dd49b4fff0, L_000001dd49b4fff0, L_000001dd49b4fff0, L_000001dd49b4fff0;
LS_000001dd49b57810_0_28 .concat [ 1 1 1 1], L_000001dd49b4fff0, L_000001dd49b4fff0, L_000001dd49b4fff0, L_000001dd49b4fff0;
LS_000001dd49b57810_1_0 .concat [ 4 4 4 4], LS_000001dd49b57810_0_0, LS_000001dd49b57810_0_4, LS_000001dd49b57810_0_8, LS_000001dd49b57810_0_12;
LS_000001dd49b57810_1_4 .concat [ 4 4 4 4], LS_000001dd49b57810_0_16, LS_000001dd49b57810_0_20, LS_000001dd49b57810_0_24, LS_000001dd49b57810_0_28;
L_000001dd49b57810 .concat [ 16 16 0 0], LS_000001dd49b57810_1_0, LS_000001dd49b57810_1_4;
    .scope S_000001dd49ab0990;
T_0 ;
    %wait E_000001dd49a2c260;
    %load/vec4 v000001dd49aced70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001dd49ace730_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001dd49ace4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001dd49acd830_0;
    %assign/vec4 v000001dd49ace730_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001dd49aafea0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dd49acecd0_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001dd49acecd0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001dd49acecd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49acfa90, 0, 4;
    %load/vec4 v000001dd49acecd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dd49acecd0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49acfa90, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49acfa90, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49acfa90, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49acfa90, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49acfa90, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49acfa90, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49acfa90, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49acfa90, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49acfa90, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49acfa90, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49acfa90, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49acfa90, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49acfa90, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49acfa90, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49acfa90, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49acfa90, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49acfa90, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49acfa90, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49acfa90, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49acfa90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49acfa90, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49acfa90, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49acfa90, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49acfa90, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49acfa90, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001dd49ab0cb0;
T_2 ;
    %wait E_000001dd49a2c2a0;
    %load/vec4 v000001dd49aceaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001dd49ab9b80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd49ab9a40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd49acf6d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd49acde70_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd49acd6f0_0, 0;
    %assign/vec4 v000001dd49ace5f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001dd49ace2d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001dd49acda10_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001dd49ab9b80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd49ab9a40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd49acf6d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd49acde70_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd49acd6f0_0, 0;
    %assign/vec4 v000001dd49ace5f0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001dd49ace2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001dd49acf770_0;
    %assign/vec4 v000001dd49ab9a40_0, 0;
    %load/vec4 v000001dd49acd970_0;
    %assign/vec4 v000001dd49ab9b80_0, 0;
    %load/vec4 v000001dd49acf770_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001dd49acde70_0, 0;
    %load/vec4 v000001dd49acf770_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd49ace5f0_0, 4, 5;
    %load/vec4 v000001dd49acf770_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001dd49acf770_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dd49ace5f0_0, 4, 5;
    %load/vec4 v000001dd49acf770_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001dd49acf770_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dd49acf770_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001dd49acf770_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001dd49acf770_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001dd49acf770_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001dd49acd6f0_0, 0;
    %load/vec4 v000001dd49acf770_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001dd49acf770_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001dd49acf6d0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001dd49acf770_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001dd49acf6d0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001dd49acf770_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001dd49acf6d0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001dd49ab0670;
T_3 ;
    %wait E_000001dd49a2c260;
    %load/vec4 v000001dd49ab7100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dd49ab6f20_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001dd49ab6f20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001dd49ab6f20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49ab6fc0, 0, 4;
    %load/vec4 v000001dd49ab6f20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dd49ab6f20_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001dd49ab6d40_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001dd49ab6980_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001dd49ab8e60_0;
    %load/vec4 v000001dd49ab6d40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49ab6fc0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49ab6fc0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001dd49ab0670;
T_4 ;
    %wait E_000001dd49a2c4a0;
    %load/vec4 v000001dd49ab6d40_0;
    %load/vec4 v000001dd49ab8be0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001dd49ab6d40_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001dd49ab6980_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001dd49ab8e60_0;
    %assign/vec4 v000001dd49ab8b40_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001dd49ab8be0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001dd49ab6fc0, 4;
    %assign/vec4 v000001dd49ab8b40_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001dd49ab0670;
T_5 ;
    %wait E_000001dd49a2c4a0;
    %load/vec4 v000001dd49ab6d40_0;
    %load/vec4 v000001dd49ab8d20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001dd49ab6d40_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001dd49ab6980_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001dd49ab8e60_0;
    %assign/vec4 v000001dd49ab77e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001dd49ab8d20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001dd49ab6fc0, 4;
    %assign/vec4 v000001dd49ab77e0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001dd49ab0670;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001dd49aafd10;
    %jmp t_0;
    .scope S_000001dd49aafd10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dd49ab7740_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001dd49ab7740_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001dd49ab7740_0;
    %ix/getv/s 4, v000001dd49ab7740_0;
    %load/vec4a v000001dd49ab6fc0, 4;
    %ix/getv/s 4, v000001dd49ab7740_0;
    %load/vec4a v000001dd49ab6fc0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001dd49ab7740_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dd49ab7740_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001dd49ab0670;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001dd49ab12f0;
T_7 ;
    %wait E_000001dd49a2c420;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dd49ab8aa0_0, 0, 32;
    %load/vec4 v000001dd49ab76a0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dd49ab76a0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001dd49ab7880_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001dd49ab8aa0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001dd49ab76a0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dd49ab76a0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dd49ab76a0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001dd49ab7880_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001dd49ab8aa0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001dd49ab7880_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001dd49ab7880_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001dd49ab8aa0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001dd49ab1ac0;
T_8 ;
    %wait E_000001dd49a2c260;
    %load/vec4 v000001dd49abc920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dd49abde60_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001dd49abdd20_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dd49abdd20_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001dd49abde60_0;
    %load/vec4 v000001dd49abdf00_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001dd49abde60_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dd49abde60_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001dd49abde60_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001dd49abde60_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001dd49abde60_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001dd49abde60_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001dd49ab1ac0;
T_9 ;
    %wait E_000001dd49a2c260;
    %load/vec4 v000001dd49abc920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd49abb8e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001dd49abd3c0_0;
    %assign/vec4 v000001dd49abb8e0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001dd49ab01c0;
T_10 ;
    %wait E_000001dd49a2b960;
    %load/vec4 v000001dd49abe2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd49abe720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd49abe220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd49abe680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd49abc380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd49abc880_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001dd49abcce0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001dd49abc240_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001dd49abd000_0;
    %load/vec4 v000001dd49abc7e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001dd49abdbe0_0;
    %load/vec4 v000001dd49abc7e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001dd49abce20_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001dd49abd960_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001dd49abd000_0;
    %load/vec4 v000001dd49abc2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001dd49abdbe0_0;
    %load/vec4 v000001dd49abc2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd49abe720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd49abe220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd49abe680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd49abc380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd49abc880_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001dd49abd460_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd49abe720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd49abe220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd49abe680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd49abc380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd49abc880_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd49abe720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd49abe220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd49abe680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd49abc380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd49abc880_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001dd49ab0fd0;
T_11 ;
    %wait E_000001dd49a2c0e0;
    %load/vec4 v000001dd49ab3810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab3a90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd49ab3e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab3770_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab1dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab24b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab2c30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab2cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab40d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd49ab2af0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab3f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab4030_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab2d70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd49ab25f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd49ab2a50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd49ab4490_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd49ab3950_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd49ab31d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd49ab22d0_0, 0;
    %assign/vec4 v000001dd49ab2370_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001dd49ab2b90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001dd49ab33b0_0;
    %assign/vec4 v000001dd49ab2370_0, 0;
    %load/vec4 v000001dd49ab3d10_0;
    %assign/vec4 v000001dd49ab22d0_0, 0;
    %load/vec4 v000001dd49ab1fb0_0;
    %assign/vec4 v000001dd49ab31d0_0, 0;
    %load/vec4 v000001dd49ab3590_0;
    %assign/vec4 v000001dd49ab3950_0, 0;
    %load/vec4 v000001dd49ab1e70_0;
    %assign/vec4 v000001dd49ab4490_0, 0;
    %load/vec4 v000001dd49ab4350_0;
    %assign/vec4 v000001dd49ab2a50_0, 0;
    %load/vec4 v000001dd49ab36d0_0;
    %assign/vec4 v000001dd49ab25f0_0, 0;
    %load/vec4 v000001dd49ab42b0_0;
    %assign/vec4 v000001dd49ab2d70_0, 0;
    %load/vec4 v000001dd49ab3310_0;
    %assign/vec4 v000001dd49ab4030_0, 0;
    %load/vec4 v000001dd49ab1f10_0;
    %assign/vec4 v000001dd49ab3f90_0, 0;
    %load/vec4 v000001dd49ab2e10_0;
    %assign/vec4 v000001dd49ab2af0_0, 0;
    %load/vec4 v000001dd49ab4210_0;
    %assign/vec4 v000001dd49ab40d0_0, 0;
    %load/vec4 v000001dd49ab39f0_0;
    %assign/vec4 v000001dd49ab2cd0_0, 0;
    %load/vec4 v000001dd49ab2eb0_0;
    %assign/vec4 v000001dd49ab2c30_0, 0;
    %load/vec4 v000001dd49ab4170_0;
    %assign/vec4 v000001dd49ab24b0_0, 0;
    %load/vec4 v000001dd49ab2f50_0;
    %assign/vec4 v000001dd49ab1dd0_0, 0;
    %load/vec4 v000001dd49ab2230_0;
    %assign/vec4 v000001dd49ab3770_0, 0;
    %load/vec4 v000001dd49ab27d0_0;
    %assign/vec4 v000001dd49ab3e50_0, 0;
    %load/vec4 v000001dd49ab3c70_0;
    %assign/vec4 v000001dd49ab3a90_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab3a90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd49ab3e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab3770_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab1dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab24b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab2c30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab2cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab40d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd49ab2af0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab3f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab4030_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab2d70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd49ab25f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd49ab2a50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd49ab4490_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd49ab3950_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd49ab31d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd49ab22d0_0, 0;
    %assign/vec4 v000001dd49ab2370_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001dd49ab0030;
T_12 ;
    %wait E_000001dd49a2bfa0;
    %load/vec4 v000001dd49abc4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab4c10_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd49ab5750_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd49ab5930_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab5a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab47b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab59d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab4990_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab4850_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab4ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab4530_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab5bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab4cb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd49ab4e90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd49ab4d50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd49ab5250_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd49ab4b70_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd49ab4df0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd49ab4f30_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001dd49ab45d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd49ab5570_0, 0;
    %assign/vec4 v000001dd49ab5610_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001dd49abbac0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001dd49ab38b0_0;
    %assign/vec4 v000001dd49ab5610_0, 0;
    %load/vec4 v000001dd49ab2050_0;
    %assign/vec4 v000001dd49ab5570_0, 0;
    %load/vec4 v000001dd49ab4670_0;
    %assign/vec4 v000001dd49ab45d0_0, 0;
    %load/vec4 v000001dd49ab5430_0;
    %assign/vec4 v000001dd49ab4f30_0, 0;
    %load/vec4 v000001dd49ab54d0_0;
    %assign/vec4 v000001dd49ab4df0_0, 0;
    %load/vec4 v000001dd49ab51b0_0;
    %assign/vec4 v000001dd49ab4b70_0, 0;
    %load/vec4 v000001dd49ab2910_0;
    %assign/vec4 v000001dd49ab5250_0, 0;
    %load/vec4 v000001dd49ab56b0_0;
    %assign/vec4 v000001dd49ab4d50_0, 0;
    %load/vec4 v000001dd49ab4710_0;
    %assign/vec4 v000001dd49ab4e90_0, 0;
    %load/vec4 v000001dd49ab5390_0;
    %assign/vec4 v000001dd49ab4cb0_0, 0;
    %load/vec4 v000001dd49ab57f0_0;
    %assign/vec4 v000001dd49ab5bb0_0, 0;
    %load/vec4 v000001dd49ab48f0_0;
    %assign/vec4 v000001dd49ab4530_0, 0;
    %load/vec4 v000001dd49ab5110_0;
    %assign/vec4 v000001dd49ab4ad0_0, 0;
    %load/vec4 v000001dd49ab5070_0;
    %assign/vec4 v000001dd49ab4850_0, 0;
    %load/vec4 v000001dd49ab5b10_0;
    %assign/vec4 v000001dd49ab4990_0, 0;
    %load/vec4 v000001dd49ab5890_0;
    %assign/vec4 v000001dd49ab59d0_0, 0;
    %load/vec4 v000001dd49ab4a30_0;
    %assign/vec4 v000001dd49ab47b0_0, 0;
    %load/vec4 v000001dd49ab4fd0_0;
    %assign/vec4 v000001dd49ab5a70_0, 0;
    %load/vec4 v000001dd49ab2410_0;
    %assign/vec4 v000001dd49ab5930_0, 0;
    %load/vec4 v000001dd49ab20f0_0;
    %assign/vec4 v000001dd49ab5750_0, 0;
    %load/vec4 v000001dd49ab52f0_0;
    %assign/vec4 v000001dd49ab4c10_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab4c10_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd49ab5750_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd49ab5930_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab5a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab47b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab59d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab4990_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab4850_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab4ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab4530_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab5bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ab4cb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd49ab4e90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd49ab4d50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd49ab5250_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd49ab4b70_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd49ab4df0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd49ab4f30_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001dd49ab45d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd49ab5570_0, 0;
    %assign/vec4 v000001dd49ab5610_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001dd498b0140;
T_13 ;
    %wait E_000001dd49a2ade0;
    %load/vec4 v000001dd49aa6780_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dd49aa66e0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dd49aa66e0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dd49aa66e0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dd49aa66e0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dd49aa66e0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dd49aa66e0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dd49aa66e0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dd49aa66e0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001dd49aa66e0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001dd49aa66e0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001dd49aa66e0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001dd49aa66e0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001dd49aa66e0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001dd49aa66e0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001dd49aa66e0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001dd49aa66e0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001dd49aa66e0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001dd49aa66e0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001dd49aa66e0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001dd49aa66e0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001dd49aa66e0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001dd49aa66e0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001dd49869c30;
T_14 ;
    %wait E_000001dd49a2ada0;
    %load/vec4 v000001dd49aa7ae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001dd49aa7a40_0;
    %pad/u 33;
    %load/vec4 v000001dd49aa7c20_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001dd49aa6640_0, 0;
    %assign/vec4 v000001dd49aa6460_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001dd49aa7a40_0;
    %pad/u 33;
    %load/vec4 v000001dd49aa7c20_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001dd49aa6640_0, 0;
    %assign/vec4 v000001dd49aa6460_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001dd49aa7a40_0;
    %pad/u 33;
    %load/vec4 v000001dd49aa7c20_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001dd49aa6640_0, 0;
    %assign/vec4 v000001dd49aa6460_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001dd49aa7a40_0;
    %pad/u 33;
    %load/vec4 v000001dd49aa7c20_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001dd49aa6640_0, 0;
    %assign/vec4 v000001dd49aa6460_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001dd49aa7a40_0;
    %pad/u 33;
    %load/vec4 v000001dd49aa7c20_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001dd49aa6640_0, 0;
    %assign/vec4 v000001dd49aa6460_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001dd49aa7a40_0;
    %pad/u 33;
    %load/vec4 v000001dd49aa7c20_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001dd49aa6640_0, 0;
    %assign/vec4 v000001dd49aa6460_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001dd49aa7c20_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001dd49aa6460_0;
    %load/vec4 v000001dd49aa7c20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001dd49aa7a40_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001dd49aa7c20_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001dd49aa7c20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001dd49aa6460_0, 0;
    %load/vec4 v000001dd49aa7a40_0;
    %ix/getv 4, v000001dd49aa7c20_0;
    %shiftl 4;
    %assign/vec4 v000001dd49aa6640_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001dd49aa7c20_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001dd49aa6460_0;
    %load/vec4 v000001dd49aa7c20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001dd49aa7a40_0;
    %load/vec4 v000001dd49aa7c20_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001dd49aa7c20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001dd49aa6460_0, 0;
    %load/vec4 v000001dd49aa7a40_0;
    %ix/getv 4, v000001dd49aa7c20_0;
    %shiftr 4;
    %assign/vec4 v000001dd49aa6640_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd49aa6460_0, 0;
    %load/vec4 v000001dd49aa7a40_0;
    %load/vec4 v000001dd49aa7c20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001dd49aa6640_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd49aa6460_0, 0;
    %load/vec4 v000001dd49aa7c20_0;
    %load/vec4 v000001dd49aa7a40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001dd49aa6640_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001dd498461c0;
T_15 ;
    %wait E_000001dd49a2b0a0;
    %load/vec4 v000001dd49aa47f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001dd49aa4930_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49aa5d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49aa4e30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49aa5510_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001dd49aa5ab0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd49aa4b10_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd49aa5a10_0, 0;
    %assign/vec4 v000001dd49aa50b0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001dd499c4090_0;
    %assign/vec4 v000001dd49aa50b0_0, 0;
    %load/vec4 v000001dd49aa4c50_0;
    %assign/vec4 v000001dd49aa5a10_0, 0;
    %load/vec4 v000001dd49aa5470_0;
    %assign/vec4 v000001dd49aa4b10_0, 0;
    %load/vec4 v000001dd499b0340_0;
    %assign/vec4 v000001dd49aa5ab0_0, 0;
    %load/vec4 v000001dd499c43b0_0;
    %assign/vec4 v000001dd49aa5510_0, 0;
    %load/vec4 v000001dd499af620_0;
    %assign/vec4 v000001dd49aa4e30_0, 0;
    %load/vec4 v000001dd49aa4750_0;
    %assign/vec4 v000001dd49aa5d30_0, 0;
    %load/vec4 v000001dd49aa5330_0;
    %assign/vec4 v000001dd49aa4930_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001dd49ab17a0;
T_16 ;
    %wait E_000001dd49a2c4a0;
    %load/vec4 v000001dd49ad1110_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001dd49ad0e90_0;
    %load/vec4 v000001dd49ad1e30_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49ad0030, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001dd49ab17a0;
T_17 ;
    %wait E_000001dd49a2c4a0;
    %load/vec4 v000001dd49ad1e30_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001dd49ad0030, 4;
    %assign/vec4 v000001dd49ad03f0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001dd49ab17a0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dd49ad0490_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001dd49ad0490_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001dd49ad0490_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49ad0030, 0, 4;
    %load/vec4 v000001dd49ad0490_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dd49ad0490_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49ad0030, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49ad0030, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49ad0030, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49ad0030, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49ad0030, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49ad0030, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49ad0030, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49ad0030, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49ad0030, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49ad0030, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49ad0030, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49ad0030, 0, 4;
    %end;
    .thread T_18;
    .scope S_000001dd49ab17a0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dd49ad0490_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001dd49ad0490_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001dd49ad0490_0;
    %load/vec4a v000001dd49ad0030, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001dd49ad0490_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001dd49ad0490_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dd49ad0490_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001dd49ab1480;
T_20 ;
    %wait E_000001dd49a2c060;
    %load/vec4 v000001dd49ad0990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001dd49ad2290_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ad0a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ad23d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd49ad1cf0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd49ad1a70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd49ad1930_0, 0;
    %assign/vec4 v000001dd49ad08f0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001dd49ad19d0_0;
    %assign/vec4 v000001dd49ad08f0_0, 0;
    %load/vec4 v000001dd49ad12f0_0;
    %assign/vec4 v000001dd49ad1930_0, 0;
    %load/vec4 v000001dd49ad05d0_0;
    %assign/vec4 v000001dd49ad1cf0_0, 0;
    %load/vec4 v000001dd49ad1890_0;
    %assign/vec4 v000001dd49ad1a70_0, 0;
    %load/vec4 v000001dd49ad0850_0;
    %assign/vec4 v000001dd49ad23d0_0, 0;
    %load/vec4 v000001dd49ad07b0_0;
    %assign/vec4 v000001dd49ad2290_0, 0;
    %load/vec4 v000001dd49ad17f0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001dd49ad0a30_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001dd49879f50;
T_21 ;
    %wait E_000001dd49a2b3e0;
    %load/vec4 v000001dd49add5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dd49adf660_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001dd49adf660_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001dd49adf660_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001dd49a4ca90;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd49ade940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd49adea80_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001dd49a4ca90;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001dd49ade940_0;
    %inv;
    %assign/vec4 v000001dd49ade940_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001dd49a4ca90;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./BinarySearch/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd49adea80_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd49adea80_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001dd49add9a0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
