;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-121
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DAT #-1, #-20
	SUB @121, 108
	DJN @12, #200
	JMN -1, @-20
	SUB -207, <-121
	SUB @121, 108
	SUB <0, @2
	SLT @-127, 100
	DAT #-1, #-20
	ADD 3, 320
	DAT #-1, #-20
	ADD 3, 320
	SUB @121, 108
	CMP @0, @2
	SUB <0, @2
	CMP <0, @2
	CMP @121, 103
	SUB @2, @10
	CMP @0, @2
	SUB @38, 9
	SLT @121, 606
	MOV @21, 101
	SUB <0, @2
	CMP @727, 706
	DAT #-1, #-20
	SLT @-127, 100
	CMP @121, 106
	DAT #-1, #-20
	MOV -1, <-20
	MOV -7, <-20
	MOV -1, <-20
	SUB @2, @10
	ADD 210, 60
	DJN @121, 108
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <332
	MOV -7, <-20
	CMP -207, <-121
	SPL 0, <332
	SUB #12, 260
	ADD 270, 60
	CMP -207, <-121
	CMP -207, <-121
	SLT <300, 90
	MOV -7, <-20
	ADD 210, 30
