

================================================================
== Vitis HLS Report for 'prep'
================================================================
* Date:           Mon May  2 01:13:08 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        ECE418FinalProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.136 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                           |                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                  Instance                 |             Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_padv4_fu_212                           |padv4                           |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_prep_Pipeline_VITIS_LOOP_275_2_fu_222  |prep_Pipeline_VITIS_LOOP_275_2  |       35|       35|  0.350 us|  0.350 us|   35|   35|       no|
        |grp_prep_Pipeline_VITIS_LOOP_285_3_fu_230  |prep_Pipeline_VITIS_LOOP_285_3  |       50|       50|  0.500 us|  0.500 us|   50|   50|       no|
        |grp_prep_Pipeline_VITIS_LOOP_243_1_fu_235  |prep_Pipeline_VITIS_LOOP_243_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_prep_Pipeline_VITIS_LOOP_292_4_fu_241  |prep_Pipeline_VITIS_LOOP_292_4  |      148|      148|  1.480 us|  1.480 us|  148|  148|       no|
        |grp_prep_Pipeline_VITIS_LOOP_334_1_fu_246  |prep_Pipeline_VITIS_LOOP_334_1  |       70|       70|  0.700 us|  0.700 us|   70|   70|       no|
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_382_1   |        ?|        ?|         ?|          -|          -|  1 ~ ?|        no|
        | + VITIS_LOOP_274_1  |        ?|        ?|         ?|          -|          -|     16|        no|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    420|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        3|    -|    1437|   2803|    -|
|Memory           |       42|    -|      74|      7|    0|
|Multiplexer      |        -|    -|       -|    470|    -|
|Register         |        -|    -|     644|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       45|    0|    2155|   3700|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       16|    0|       1|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+--------------------------------+---------+----+-----+------+-----+
    |                  Instance                 |             Module             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------------+--------------------------------+---------+----+-----+------+-----+
    |grp_padv4_fu_212                           |padv4                           |        2|   0|  605|  1273|    0|
    |grp_prep_Pipeline_VITIS_LOOP_243_1_fu_235  |prep_Pipeline_VITIS_LOOP_243_1  |        0|   0|   99|   170|    0|
    |grp_prep_Pipeline_VITIS_LOOP_275_2_fu_222  |prep_Pipeline_VITIS_LOOP_275_2  |        0|   0|   32|   102|    0|
    |grp_prep_Pipeline_VITIS_LOOP_285_3_fu_230  |prep_Pipeline_VITIS_LOOP_285_3  |        0|   0|    9|    52|    0|
    |grp_prep_Pipeline_VITIS_LOOP_292_4_fu_241  |prep_Pipeline_VITIS_LOOP_292_4  |        0|   0|  162|   406|    0|
    |grp_prep_Pipeline_VITIS_LOOP_334_1_fu_246  |prep_Pipeline_VITIS_LOOP_334_1  |        1|   0|  530|   800|    0|
    +-------------------------------------------+--------------------------------+---------+----+-----+------+-----+
    |Total                                      |                                |        3|   0| 1437|  2803|    0|
    +-------------------------------------------+--------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |       Memory      |               Module               | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------------+------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |hash_U             |prep_hash_RAM_AUTO_1R1W             |        0|  64|   4|    0|      8|   32|     1|          256|
    |messageBlocks_U    |prep_messageBlocks_RAM_AUTO_1R1W    |       40|   0|   0|    0|  65664|    5|     1|       328320|
    |messageSchedule_U  |prep_messageSchedule_RAM_AUTO_1R1W  |        2|   0|   0|    0|     64|   32|     1|         2048|
    |splitBlock_U       |prep_splitBlock_RAM_AUTO_1R1W       |        0|  10|   3|    0|     33|    5|     1|          165|
    +-------------------+------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total              |                                    |       42|  74|   7|    0|  65769|   74|     4|       330789|
    +-------------------+------------------------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln274_fu_406_p2     |         +|   0|  0|  13|           5|           1|
    |add_ln276_1_fu_394_p2   |         +|   0|  0|  24|          17|          17|
    |add_ln382_fu_372_p2     |         +|   0|  0|  31|          24|           1|
    |add_ln393_fu_462_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln394_fu_467_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln395_fu_472_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln396_fu_477_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln397_fu_482_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln398_fu_487_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln399_fu_492_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln400_fu_497_p2     |         +|   0|  0|  39|          32|          32|
    |icmp_ln274_fu_400_p2    |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln382_1_fu_367_p2  |      icmp|   0|  0|  15|          24|          24|
    |icmp_ln382_fu_309_p2    |      icmp|   0|  0|  15|          25|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 420|         356|         306|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                 |  116|         23|    1|         23|
    |empty_32_fu_130           |    9|          2|   32|         64|
    |empty_33_fu_134           |    9|          2|   32|         64|
    |empty_34_fu_138           |    9|          2|   32|         64|
    |empty_35_fu_142           |    9|          2|   32|         64|
    |empty_36_fu_146           |    9|          2|   32|         64|
    |empty_37_fu_150           |    9|          2|   32|         64|
    |empty_38_fu_154           |    9|          2|   32|         64|
    |empty_fu_126              |    9|          2|   32|         64|
    |hash_address0             |   21|          5|    3|         15|
    |hash_address1             |   21|          5|    3|         15|
    |hash_d0                   |   21|          5|   32|        160|
    |hash_d1                   |   21|          5|   32|        160|
    |i_reg_200                 |    9|          2|    5|         10|
    |j_fu_122                  |    9|          2|   24|         48|
    |messageBlocks_address0    |   13|          3|   17|         51|
    |messageBlocks_ce0         |   13|          3|    1|          3|
    |messageBlocks_we0         |    9|          2|    1|          2|
    |messageSchedule_address0  |   21|          5|    6|         30|
    |messageSchedule_ce0       |   21|          5|    1|          5|
    |messageSchedule_ce1       |    9|          2|    1|          2|
    |messageSchedule_d0        |   17|          4|   32|        128|
    |messageSchedule_we0       |   17|          4|    1|          4|
    |splitBlock_address0       |   17|          4|    6|         24|
    |splitBlock_ce0            |   17|          4|    1|          4|
    |splitBlock_d0             |   13|          3|    5|         15|
    |splitBlock_we0            |   13|          3|    1|          3|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     |  470|        105|  429|       1214|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |add_ln274_reg_689                                       |   5|   0|    5|          0|
    |add_ln276_1_reg_681                                     |  17|   0|   17|          0|
    |add_ln382_reg_676                                       |  24|   0|   24|          0|
    |ap_CS_fsm                                               |  22|   0|   22|          0|
    |empty_32_fu_130                                         |  32|   0|   32|          0|
    |empty_33_fu_134                                         |  32|   0|   32|          0|
    |empty_34_fu_138                                         |  32|   0|   32|          0|
    |empty_35_fu_142                                         |  32|   0|   32|          0|
    |empty_36_fu_146                                         |  32|   0|   32|          0|
    |empty_37_fu_150                                         |  32|   0|   32|          0|
    |empty_38_fu_154                                         |  32|   0|   32|          0|
    |empty_fu_126                                            |  32|   0|   32|          0|
    |grp_padv4_fu_212_ap_start_reg                           |   1|   0|    1|          0|
    |grp_prep_Pipeline_VITIS_LOOP_243_1_fu_235_ap_start_reg  |   1|   0|    1|          0|
    |grp_prep_Pipeline_VITIS_LOOP_275_2_fu_222_ap_start_reg  |   1|   0|    1|          0|
    |grp_prep_Pipeline_VITIS_LOOP_285_3_fu_230_ap_start_reg  |   1|   0|    1|          0|
    |grp_prep_Pipeline_VITIS_LOOP_292_4_fu_241_ap_start_reg  |   1|   0|    1|          0|
    |grp_prep_Pipeline_VITIS_LOOP_334_1_fu_246_ap_start_reg  |   1|   0|    1|          0|
    |i_reg_200                                               |   5|   0|    5|          0|
    |icmp_ln382_reg_596                                      |   1|   0|    1|          0|
    |j_fu_122                                                |  24|   0|   24|          0|
    |p_load31_reg_735                                        |  32|   0|   32|          0|
    |p_load33_reg_729                                        |  32|   0|   32|          0|
    |p_load35_reg_723                                        |  32|   0|   32|          0|
    |p_load37_reg_717                                        |  32|   0|   32|          0|
    |p_load39_reg_711                                        |  32|   0|   32|          0|
    |p_load41_reg_705                                        |  32|   0|   32|          0|
    |p_load43_reg_699                                        |  32|   0|   32|          0|
    |p_load_reg_741                                          |  32|   0|   32|          0|
    |tmp_2_reg_694                                           |   4|   0|    9|          5|
    |trunc_ln314_reg_663                                     |  24|   0|   24|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   | 644|   0|  649|          5|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|          prep|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|          prep|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|          prep|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|          prep|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|          prep|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|          prep|  return value|
+----------+-----+-----+------------+--------------+--------------+

