# RISC-V-Design
Designing a RISC-V pipeline core 

This git repo demonstates a workflow to design a RISC-V core through ISA. 

