#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Dec 22 12:44:08 2021
# Process ID: 14364
# Current directory: C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.runs/synth_1
# Command line: vivado.exe -log UART_receiver.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_receiver.tcl
# Log file: C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.runs/synth_1/UART_receiver.vds
# Journal file: C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source UART_receiver.tcl -notrace
Command: synth_design -top UART_receiver -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5724 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 363.254 ; gain = 101.773
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART_receiver' [C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/UART_receiver.vhd:13]
INFO: [Synth 8-3491] module 'sampler_gen' declared at 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/sampler_gen.vhd:5' bound to instance 's' of component 'sampler_gen' [C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/UART_receiver.vhd:34]
INFO: [Synth 8-638] synthesizing module 'sampler_gen' [C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/sampler_gen.vhd:13]
INFO: [Synth 8-3491] module 'pulse_gen' declared at 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/pulse_gen.vhd:4' bound to instance 'p' of component 'pulse_gen' [C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/sampler_gen.vhd:36]
INFO: [Synth 8-638] synthesizing module 'pulse_gen' [C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/pulse_gen.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'pulse_gen' (1#1) [C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/pulse_gen.vhd:10]
INFO: [Synth 8-3491] module 'delay_line' declared at 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/delay_line.vhd:25' bound to instance 'd' of component 'delay_line' [C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/sampler_gen.vhd:37]
INFO: [Synth 8-638] synthesizing module 'delay_line' [C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/delay_line.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'delay_line' (2#1) [C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/delay_line.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'sampler_gen' (3#1) [C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/sampler_gen.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'UART_receiver' (4#1) [C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.srcs/sources_1/new/UART_receiver.vhd:13]
WARNING: [Synth 8-3331] design pulse_gen has unconnected port enable_p
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 419.934 ; gain = 158.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 419.934 ; gain = 158.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 419.934 ; gain = 158.453
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5546] ROM "pulse_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sampler_gen'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UART_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                      00000000001 |                             1010
                 ststart |                      00000000010 |                             1000
                     st0 |                      00000000100 |                             0000
                     st1 |                      00000001000 |                             0001
                     st2 |                      00000010000 |                             0010
                     st3 |                      00000100000 |                             0011
                     st4 |                      00001000000 |                             0100
                     st5 |                      00010000000 |                             0101
                     st6 |                      00100000000 |                             0110
                     st7 |                      01000000000 |                             0111
                  ststop |                      10000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'sampler_gen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                             0000 |                             1010
                 ststart |                             0001 |                             1000
                     st0 |                             0010 |                             0000
                     st1 |                             0011 |                             0001
                     st2 |                             0100 |                             0010
                     st3 |                             0101 |                             0011
                     st4 |                             0110 |                             0100
                     st5 |                             0111 |                             0101
                     st6 |                             1000 |                             0110
                     st7 |                             1001 |                             0111
                  ststop |                             1010 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'UART_receiver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 419.934 ; gain = 158.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  11 Input      8 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module UART_receiver 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	  11 Input      8 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 3     
Module pulse_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module delay_line 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sampler_gen 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "s/p/pulse_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s/d/shift" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (s/FSM_onehot_state_reg[10]) is unused and will be removed from module UART_receiver.
WARNING: [Synth 8-3332] Sequential element (s/FSM_onehot_state_reg[9]) is unused and will be removed from module UART_receiver.
WARNING: [Synth 8-3332] Sequential element (s/FSM_onehot_state_reg[8]) is unused and will be removed from module UART_receiver.
WARNING: [Synth 8-3332] Sequential element (s/FSM_onehot_state_reg[7]) is unused and will be removed from module UART_receiver.
WARNING: [Synth 8-3332] Sequential element (s/FSM_onehot_state_reg[6]) is unused and will be removed from module UART_receiver.
WARNING: [Synth 8-3332] Sequential element (s/FSM_onehot_state_reg[5]) is unused and will be removed from module UART_receiver.
WARNING: [Synth 8-3332] Sequential element (s/FSM_onehot_state_reg[4]) is unused and will be removed from module UART_receiver.
WARNING: [Synth 8-3332] Sequential element (s/FSM_onehot_state_reg[3]) is unused and will be removed from module UART_receiver.
WARNING: [Synth 8-3332] Sequential element (s/FSM_onehot_state_reg[2]) is unused and will be removed from module UART_receiver.
WARNING: [Synth 8-3332] Sequential element (s/FSM_onehot_state_reg[1]) is unused and will be removed from module UART_receiver.
WARNING: [Synth 8-3332] Sequential element (s/FSM_onehot_state_reg[0]) is unused and will be removed from module UART_receiver.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 572.223 ; gain = 310.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 572.223 ; gain = 310.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 572.562 ; gain = 311.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 572.562 ; gain = 311.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 572.562 ; gain = 311.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 572.562 ; gain = 311.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 572.562 ; gain = 311.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 572.562 ; gain = 311.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 572.562 ; gain = 311.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     5|
|4     |LUT3 |     8|
|5     |LUT4 |    11|
|6     |LUT5 |    24|
|7     |LUT6 |    19|
|8     |FDRE |    43|
|9     |IBUF |     2|
|10    |OBUF |    10|
+------+-----+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |   124|
|2     |  s      |sampler_gen |    80|
|3     |    d    |delay_line  |    54|
|4     |    p    |pulse_gen   |    26|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 572.562 ; gain = 311.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 572.562 ; gain = 311.082
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 572.562 ; gain = 311.082
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 675.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 675.977 ; gain = 423.227
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 675.977 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Nicola/Documents/university/MSc_physics_of_data/S1_management_and_analysis_of_physics_dataset/lab_projects/11_UART_receiver/UART_receiver.runs/synth_1/UART_receiver.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_receiver_utilization_synth.rpt -pb UART_receiver_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 22 12:44:38 2021...
