//
// Generated by Bluespec Compiler, version 2021.07 (build 4cac6eb)
//
// On Sat Nov  6 16:06:08 CET 2021
//
//
// Ports:
// Name                         I/O  size props
// RDY_request_put                O     1
// response_get                   O    50
// RDY_response_get               O     1
// CLK                            I     1 clock
// RST_N                          I     1 reset
// request_put                    I    48
// EN_request_put                 I     1
// EN_response_get                I     1
//
// Combinational paths from inputs to outputs:
//   EN_response_get -> RDY_request_put
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkCORDIC_16(CLK,
		   RST_N,

		   request_put,
		   EN_request_put,
		   RDY_request_put,

		   EN_response_get,
		   response_get,
		   RDY_response_get);
  parameter [0 : 0] mode = 1'b0;
  input  CLK;
  input  RST_N;

  // action method request_put
  input  [47 : 0] request_put;
  input  EN_request_put;
  output RDY_request_put;

  // actionvalue method response_get
  input  EN_response_get;
  output [49 : 0] response_get;
  output RDY_response_get;

  // signals for module outputs
  wire [49 : 0] response_get;
  wire RDY_request_put, RDY_response_get;

  // inlined wires
  wire [21 : 0] m_xr_0_rv$port1__read,
		m_xr_0_rv$port1__write_1,
		m_xr_0_rv$port2__read,
		m_xr_10_rv$port1__read,
		m_xr_10_rv$port1__write_1,
		m_xr_10_rv$port2__read,
		m_xr_11_rv$port1__read,
		m_xr_11_rv$port1__write_1,
		m_xr_11_rv$port2__read,
		m_xr_12_rv$port1__read,
		m_xr_12_rv$port1__write_1,
		m_xr_12_rv$port2__read,
		m_xr_13_rv$port1__read,
		m_xr_13_rv$port1__write_1,
		m_xr_13_rv$port2__read,
		m_xr_14_rv$port1__read,
		m_xr_14_rv$port1__write_1,
		m_xr_14_rv$port2__read,
		m_xr_15_rv$port1__read,
		m_xr_15_rv$port1__write_1,
		m_xr_15_rv$port2__read,
		m_xr_16_rv$port1__read,
		m_xr_16_rv$port1__write_1,
		m_xr_16_rv$port2__read,
		m_xr_17_rv$port1__read,
		m_xr_17_rv$port1__write_1,
		m_xr_17_rv$port2__read,
		m_xr_18_rv$port1__read,
		m_xr_18_rv$port1__write_1,
		m_xr_18_rv$port2__read,
		m_xr_1_rv$port1__read,
		m_xr_1_rv$port1__write_1,
		m_xr_1_rv$port2__read,
		m_xr_2_rv$port1__read,
		m_xr_2_rv$port1__write_1,
		m_xr_2_rv$port2__read,
		m_xr_3_rv$port1__read,
		m_xr_3_rv$port1__write_1,
		m_xr_3_rv$port2__read,
		m_xr_4_rv$port1__read,
		m_xr_4_rv$port1__write_1,
		m_xr_4_rv$port2__read,
		m_xr_5_rv$port1__read,
		m_xr_5_rv$port1__write_1,
		m_xr_5_rv$port2__read,
		m_xr_6_rv$port1__read,
		m_xr_6_rv$port1__write_1,
		m_xr_6_rv$port2__read,
		m_xr_7_rv$port1__read,
		m_xr_7_rv$port1__write_1,
		m_xr_7_rv$port2__read,
		m_xr_8_rv$port1__read,
		m_xr_8_rv$port1__write_1,
		m_xr_8_rv$port2__read,
		m_xr_9_rv$port1__read,
		m_xr_9_rv$port1__write_1,
		m_xr_9_rv$port2__read,
		m_yr_0_rv$port1__read,
		m_yr_0_rv$port1__write_1,
		m_yr_0_rv$port2__read,
		m_yr_10_rv$port1__read,
		m_yr_10_rv$port1__write_1,
		m_yr_10_rv$port2__read,
		m_yr_11_rv$port1__read,
		m_yr_11_rv$port1__write_1,
		m_yr_11_rv$port2__read,
		m_yr_12_rv$port1__read,
		m_yr_12_rv$port1__write_1,
		m_yr_12_rv$port2__read,
		m_yr_13_rv$port1__read,
		m_yr_13_rv$port1__write_1,
		m_yr_13_rv$port2__read,
		m_yr_14_rv$port1__read,
		m_yr_14_rv$port1__write_1,
		m_yr_14_rv$port2__read,
		m_yr_15_rv$port1__read,
		m_yr_15_rv$port1__write_1,
		m_yr_15_rv$port2__read,
		m_yr_16_rv$port1__read,
		m_yr_16_rv$port1__write_1,
		m_yr_16_rv$port2__read,
		m_yr_17_rv$port1__read,
		m_yr_17_rv$port1__write_1,
		m_yr_17_rv$port2__read,
		m_yr_18_rv$port1__read,
		m_yr_18_rv$port1__write_1,
		m_yr_18_rv$port2__read,
		m_yr_1_rv$port1__read,
		m_yr_1_rv$port1__write_1,
		m_yr_1_rv$port2__read,
		m_yr_2_rv$port1__read,
		m_yr_2_rv$port1__write_1,
		m_yr_2_rv$port2__read,
		m_yr_3_rv$port1__read,
		m_yr_3_rv$port1__write_1,
		m_yr_3_rv$port2__read,
		m_yr_4_rv$port1__read,
		m_yr_4_rv$port1__write_1,
		m_yr_4_rv$port2__read,
		m_yr_5_rv$port1__read,
		m_yr_5_rv$port1__write_1,
		m_yr_5_rv$port2__read,
		m_yr_6_rv$port1__read,
		m_yr_6_rv$port1__write_1,
		m_yr_6_rv$port2__read,
		m_yr_7_rv$port1__read,
		m_yr_7_rv$port1__write_1,
		m_yr_7_rv$port2__read,
		m_yr_8_rv$port1__read,
		m_yr_8_rv$port1__write_1,
		m_yr_8_rv$port2__read,
		m_yr_9_rv$port1__read,
		m_yr_9_rv$port1__write_1,
		m_yr_9_rv$port2__read;
  wire [20 : 0] m_zr_0_rv$port1__read,
		m_zr_0_rv$port1__write_1,
		m_zr_0_rv$port2__read,
		m_zr_10_rv$port1__read,
		m_zr_10_rv$port1__write_1,
		m_zr_10_rv$port2__read,
		m_zr_11_rv$port1__read,
		m_zr_11_rv$port1__write_1,
		m_zr_11_rv$port2__read,
		m_zr_12_rv$port1__read,
		m_zr_12_rv$port1__write_1,
		m_zr_12_rv$port2__read,
		m_zr_13_rv$port1__read,
		m_zr_13_rv$port1__write_1,
		m_zr_13_rv$port2__read,
		m_zr_14_rv$port1__read,
		m_zr_14_rv$port1__write_1,
		m_zr_14_rv$port2__read,
		m_zr_15_rv$port1__read,
		m_zr_15_rv$port1__write_1,
		m_zr_15_rv$port2__read,
		m_zr_16_rv$port1__read,
		m_zr_16_rv$port1__write_1,
		m_zr_16_rv$port2__read,
		m_zr_17_rv$port1__read,
		m_zr_17_rv$port1__write_1,
		m_zr_17_rv$port2__read,
		m_zr_18_rv$port1__read,
		m_zr_18_rv$port1__write_1,
		m_zr_18_rv$port2__read,
		m_zr_1_rv$port1__read,
		m_zr_1_rv$port1__write_1,
		m_zr_1_rv$port2__read,
		m_zr_2_rv$port1__read,
		m_zr_2_rv$port1__write_1,
		m_zr_2_rv$port2__read,
		m_zr_3_rv$port1__read,
		m_zr_3_rv$port1__write_1,
		m_zr_3_rv$port2__read,
		m_zr_4_rv$port1__read,
		m_zr_4_rv$port1__write_1,
		m_zr_4_rv$port2__read,
		m_zr_5_rv$port1__read,
		m_zr_5_rv$port1__write_1,
		m_zr_5_rv$port2__read,
		m_zr_6_rv$port1__read,
		m_zr_6_rv$port1__write_1,
		m_zr_6_rv$port2__read,
		m_zr_7_rv$port1__read,
		m_zr_7_rv$port1__write_1,
		m_zr_7_rv$port2__read,
		m_zr_8_rv$port1__read,
		m_zr_8_rv$port1__write_1,
		m_zr_8_rv$port2__read,
		m_zr_9_rv$port1__read,
		m_zr_9_rv$port1__write_1,
		m_zr_9_rv$port2__read;
  wire m_xr_0_rv$EN_port0__write,
       m_xr_10_rv$EN_port0__write,
       m_xr_10_rv$EN_port1__write,
       m_xr_11_rv$EN_port0__write,
       m_xr_11_rv$EN_port1__write,
       m_xr_12_rv$EN_port0__write,
       m_xr_12_rv$EN_port1__write,
       m_xr_13_rv$EN_port0__write,
       m_xr_13_rv$EN_port1__write,
       m_xr_14_rv$EN_port0__write,
       m_xr_14_rv$EN_port1__write,
       m_xr_15_rv$EN_port0__write,
       m_xr_15_rv$EN_port1__write,
       m_xr_16_rv$EN_port0__write,
       m_xr_16_rv$EN_port1__write,
       m_xr_17_rv$EN_port0__write,
       m_xr_17_rv$EN_port1__write,
       m_xr_18_rv$EN_port1__write,
       m_xr_1_rv$EN_port0__write,
       m_xr_1_rv$EN_port1__write,
       m_xr_2_rv$EN_port0__write,
       m_xr_2_rv$EN_port1__write,
       m_xr_3_rv$EN_port0__write,
       m_xr_3_rv$EN_port1__write,
       m_xr_4_rv$EN_port0__write,
       m_xr_4_rv$EN_port1__write,
       m_xr_5_rv$EN_port0__write,
       m_xr_5_rv$EN_port1__write,
       m_xr_6_rv$EN_port0__write,
       m_xr_6_rv$EN_port1__write,
       m_xr_7_rv$EN_port0__write,
       m_xr_7_rv$EN_port1__write,
       m_xr_8_rv$EN_port0__write,
       m_xr_8_rv$EN_port1__write,
       m_xr_9_rv$EN_port0__write,
       m_xr_9_rv$EN_port1__write,
       m_yr_0_rv$EN_port0__write,
       m_yr_10_rv$EN_port0__write,
       m_yr_10_rv$EN_port1__write,
       m_yr_11_rv$EN_port0__write,
       m_yr_11_rv$EN_port1__write,
       m_yr_12_rv$EN_port0__write,
       m_yr_12_rv$EN_port1__write,
       m_yr_13_rv$EN_port0__write,
       m_yr_13_rv$EN_port1__write,
       m_yr_14_rv$EN_port0__write,
       m_yr_14_rv$EN_port1__write,
       m_yr_15_rv$EN_port0__write,
       m_yr_15_rv$EN_port1__write,
       m_yr_16_rv$EN_port0__write,
       m_yr_16_rv$EN_port1__write,
       m_yr_17_rv$EN_port0__write,
       m_yr_17_rv$EN_port1__write,
       m_yr_18_rv$EN_port1__write,
       m_yr_1_rv$EN_port0__write,
       m_yr_1_rv$EN_port1__write,
       m_yr_2_rv$EN_port0__write,
       m_yr_2_rv$EN_port1__write,
       m_yr_3_rv$EN_port0__write,
       m_yr_3_rv$EN_port1__write,
       m_yr_4_rv$EN_port0__write,
       m_yr_4_rv$EN_port1__write,
       m_yr_5_rv$EN_port0__write,
       m_yr_5_rv$EN_port1__write,
       m_yr_6_rv$EN_port0__write,
       m_yr_6_rv$EN_port1__write,
       m_yr_7_rv$EN_port0__write,
       m_yr_7_rv$EN_port1__write,
       m_yr_8_rv$EN_port0__write,
       m_yr_8_rv$EN_port1__write,
       m_yr_9_rv$EN_port0__write,
       m_yr_9_rv$EN_port1__write,
       m_zr_0_rv$EN_port0__write,
       m_zr_10_rv$EN_port0__write,
       m_zr_10_rv$EN_port1__write,
       m_zr_11_rv$EN_port0__write,
       m_zr_11_rv$EN_port1__write,
       m_zr_12_rv$EN_port0__write,
       m_zr_12_rv$EN_port1__write,
       m_zr_13_rv$EN_port0__write,
       m_zr_13_rv$EN_port1__write,
       m_zr_14_rv$EN_port0__write,
       m_zr_14_rv$EN_port1__write,
       m_zr_15_rv$EN_port0__write,
       m_zr_15_rv$EN_port1__write,
       m_zr_16_rv$EN_port0__write,
       m_zr_16_rv$EN_port1__write,
       m_zr_17_rv$EN_port0__write,
       m_zr_17_rv$EN_port1__write,
       m_zr_18_rv$EN_port1__write,
       m_zr_1_rv$EN_port0__write,
       m_zr_1_rv$EN_port1__write,
       m_zr_2_rv$EN_port0__write,
       m_zr_2_rv$EN_port1__write,
       m_zr_3_rv$EN_port0__write,
       m_zr_3_rv$EN_port1__write,
       m_zr_4_rv$EN_port0__write,
       m_zr_4_rv$EN_port1__write,
       m_zr_5_rv$EN_port0__write,
       m_zr_5_rv$EN_port1__write,
       m_zr_6_rv$EN_port0__write,
       m_zr_6_rv$EN_port1__write,
       m_zr_7_rv$EN_port0__write,
       m_zr_7_rv$EN_port1__write,
       m_zr_8_rv$EN_port0__write,
       m_zr_8_rv$EN_port1__write,
       m_zr_9_rv$EN_port0__write,
       m_zr_9_rv$EN_port1__write;

  // register m_xr_0_rv
  reg [21 : 0] m_xr_0_rv;
  wire [21 : 0] m_xr_0_rv$D_IN;
  wire m_xr_0_rv$EN;

  // register m_xr_10_rv
  reg [21 : 0] m_xr_10_rv;
  wire [21 : 0] m_xr_10_rv$D_IN;
  wire m_xr_10_rv$EN;

  // register m_xr_11_rv
  reg [21 : 0] m_xr_11_rv;
  wire [21 : 0] m_xr_11_rv$D_IN;
  wire m_xr_11_rv$EN;

  // register m_xr_12_rv
  reg [21 : 0] m_xr_12_rv;
  wire [21 : 0] m_xr_12_rv$D_IN;
  wire m_xr_12_rv$EN;

  // register m_xr_13_rv
  reg [21 : 0] m_xr_13_rv;
  wire [21 : 0] m_xr_13_rv$D_IN;
  wire m_xr_13_rv$EN;

  // register m_xr_14_rv
  reg [21 : 0] m_xr_14_rv;
  wire [21 : 0] m_xr_14_rv$D_IN;
  wire m_xr_14_rv$EN;

  // register m_xr_15_rv
  reg [21 : 0] m_xr_15_rv;
  wire [21 : 0] m_xr_15_rv$D_IN;
  wire m_xr_15_rv$EN;

  // register m_xr_16_rv
  reg [21 : 0] m_xr_16_rv;
  wire [21 : 0] m_xr_16_rv$D_IN;
  wire m_xr_16_rv$EN;

  // register m_xr_17_rv
  reg [21 : 0] m_xr_17_rv;
  wire [21 : 0] m_xr_17_rv$D_IN;
  wire m_xr_17_rv$EN;

  // register m_xr_18_rv
  reg [21 : 0] m_xr_18_rv;
  wire [21 : 0] m_xr_18_rv$D_IN;
  wire m_xr_18_rv$EN;

  // register m_xr_1_rv
  reg [21 : 0] m_xr_1_rv;
  wire [21 : 0] m_xr_1_rv$D_IN;
  wire m_xr_1_rv$EN;

  // register m_xr_2_rv
  reg [21 : 0] m_xr_2_rv;
  wire [21 : 0] m_xr_2_rv$D_IN;
  wire m_xr_2_rv$EN;

  // register m_xr_3_rv
  reg [21 : 0] m_xr_3_rv;
  wire [21 : 0] m_xr_3_rv$D_IN;
  wire m_xr_3_rv$EN;

  // register m_xr_4_rv
  reg [21 : 0] m_xr_4_rv;
  wire [21 : 0] m_xr_4_rv$D_IN;
  wire m_xr_4_rv$EN;

  // register m_xr_5_rv
  reg [21 : 0] m_xr_5_rv;
  wire [21 : 0] m_xr_5_rv$D_IN;
  wire m_xr_5_rv$EN;

  // register m_xr_6_rv
  reg [21 : 0] m_xr_6_rv;
  wire [21 : 0] m_xr_6_rv$D_IN;
  wire m_xr_6_rv$EN;

  // register m_xr_7_rv
  reg [21 : 0] m_xr_7_rv;
  wire [21 : 0] m_xr_7_rv$D_IN;
  wire m_xr_7_rv$EN;

  // register m_xr_8_rv
  reg [21 : 0] m_xr_8_rv;
  wire [21 : 0] m_xr_8_rv$D_IN;
  wire m_xr_8_rv$EN;

  // register m_xr_9_rv
  reg [21 : 0] m_xr_9_rv;
  wire [21 : 0] m_xr_9_rv$D_IN;
  wire m_xr_9_rv$EN;

  // register m_yr_0_rv
  reg [21 : 0] m_yr_0_rv;
  wire [21 : 0] m_yr_0_rv$D_IN;
  wire m_yr_0_rv$EN;

  // register m_yr_10_rv
  reg [21 : 0] m_yr_10_rv;
  wire [21 : 0] m_yr_10_rv$D_IN;
  wire m_yr_10_rv$EN;

  // register m_yr_11_rv
  reg [21 : 0] m_yr_11_rv;
  wire [21 : 0] m_yr_11_rv$D_IN;
  wire m_yr_11_rv$EN;

  // register m_yr_12_rv
  reg [21 : 0] m_yr_12_rv;
  wire [21 : 0] m_yr_12_rv$D_IN;
  wire m_yr_12_rv$EN;

  // register m_yr_13_rv
  reg [21 : 0] m_yr_13_rv;
  wire [21 : 0] m_yr_13_rv$D_IN;
  wire m_yr_13_rv$EN;

  // register m_yr_14_rv
  reg [21 : 0] m_yr_14_rv;
  wire [21 : 0] m_yr_14_rv$D_IN;
  wire m_yr_14_rv$EN;

  // register m_yr_15_rv
  reg [21 : 0] m_yr_15_rv;
  wire [21 : 0] m_yr_15_rv$D_IN;
  wire m_yr_15_rv$EN;

  // register m_yr_16_rv
  reg [21 : 0] m_yr_16_rv;
  wire [21 : 0] m_yr_16_rv$D_IN;
  wire m_yr_16_rv$EN;

  // register m_yr_17_rv
  reg [21 : 0] m_yr_17_rv;
  wire [21 : 0] m_yr_17_rv$D_IN;
  wire m_yr_17_rv$EN;

  // register m_yr_18_rv
  reg [21 : 0] m_yr_18_rv;
  wire [21 : 0] m_yr_18_rv$D_IN;
  wire m_yr_18_rv$EN;

  // register m_yr_1_rv
  reg [21 : 0] m_yr_1_rv;
  wire [21 : 0] m_yr_1_rv$D_IN;
  wire m_yr_1_rv$EN;

  // register m_yr_2_rv
  reg [21 : 0] m_yr_2_rv;
  wire [21 : 0] m_yr_2_rv$D_IN;
  wire m_yr_2_rv$EN;

  // register m_yr_3_rv
  reg [21 : 0] m_yr_3_rv;
  wire [21 : 0] m_yr_3_rv$D_IN;
  wire m_yr_3_rv$EN;

  // register m_yr_4_rv
  reg [21 : 0] m_yr_4_rv;
  wire [21 : 0] m_yr_4_rv$D_IN;
  wire m_yr_4_rv$EN;

  // register m_yr_5_rv
  reg [21 : 0] m_yr_5_rv;
  wire [21 : 0] m_yr_5_rv$D_IN;
  wire m_yr_5_rv$EN;

  // register m_yr_6_rv
  reg [21 : 0] m_yr_6_rv;
  wire [21 : 0] m_yr_6_rv$D_IN;
  wire m_yr_6_rv$EN;

  // register m_yr_7_rv
  reg [21 : 0] m_yr_7_rv;
  wire [21 : 0] m_yr_7_rv$D_IN;
  wire m_yr_7_rv$EN;

  // register m_yr_8_rv
  reg [21 : 0] m_yr_8_rv;
  wire [21 : 0] m_yr_8_rv$D_IN;
  wire m_yr_8_rv$EN;

  // register m_yr_9_rv
  reg [21 : 0] m_yr_9_rv;
  wire [21 : 0] m_yr_9_rv$D_IN;
  wire m_yr_9_rv$EN;

  // register m_zr_0_rv
  reg [20 : 0] m_zr_0_rv;
  wire [20 : 0] m_zr_0_rv$D_IN;
  wire m_zr_0_rv$EN;

  // register m_zr_10_rv
  reg [20 : 0] m_zr_10_rv;
  wire [20 : 0] m_zr_10_rv$D_IN;
  wire m_zr_10_rv$EN;

  // register m_zr_11_rv
  reg [20 : 0] m_zr_11_rv;
  wire [20 : 0] m_zr_11_rv$D_IN;
  wire m_zr_11_rv$EN;

  // register m_zr_12_rv
  reg [20 : 0] m_zr_12_rv;
  wire [20 : 0] m_zr_12_rv$D_IN;
  wire m_zr_12_rv$EN;

  // register m_zr_13_rv
  reg [20 : 0] m_zr_13_rv;
  wire [20 : 0] m_zr_13_rv$D_IN;
  wire m_zr_13_rv$EN;

  // register m_zr_14_rv
  reg [20 : 0] m_zr_14_rv;
  wire [20 : 0] m_zr_14_rv$D_IN;
  wire m_zr_14_rv$EN;

  // register m_zr_15_rv
  reg [20 : 0] m_zr_15_rv;
  wire [20 : 0] m_zr_15_rv$D_IN;
  wire m_zr_15_rv$EN;

  // register m_zr_16_rv
  reg [20 : 0] m_zr_16_rv;
  wire [20 : 0] m_zr_16_rv$D_IN;
  wire m_zr_16_rv$EN;

  // register m_zr_17_rv
  reg [20 : 0] m_zr_17_rv;
  wire [20 : 0] m_zr_17_rv$D_IN;
  wire m_zr_17_rv$EN;

  // register m_zr_18_rv
  reg [20 : 0] m_zr_18_rv;
  wire [20 : 0] m_zr_18_rv$D_IN;
  wire m_zr_18_rv$EN;

  // register m_zr_1_rv
  reg [20 : 0] m_zr_1_rv;
  wire [20 : 0] m_zr_1_rv$D_IN;
  wire m_zr_1_rv$EN;

  // register m_zr_2_rv
  reg [20 : 0] m_zr_2_rv;
  wire [20 : 0] m_zr_2_rv$D_IN;
  wire m_zr_2_rv$EN;

  // register m_zr_3_rv
  reg [20 : 0] m_zr_3_rv;
  wire [20 : 0] m_zr_3_rv$D_IN;
  wire m_zr_3_rv$EN;

  // register m_zr_4_rv
  reg [20 : 0] m_zr_4_rv;
  wire [20 : 0] m_zr_4_rv$D_IN;
  wire m_zr_4_rv$EN;

  // register m_zr_5_rv
  reg [20 : 0] m_zr_5_rv;
  wire [20 : 0] m_zr_5_rv$D_IN;
  wire m_zr_5_rv$EN;

  // register m_zr_6_rv
  reg [20 : 0] m_zr_6_rv;
  wire [20 : 0] m_zr_6_rv$D_IN;
  wire m_zr_6_rv$EN;

  // register m_zr_7_rv
  reg [20 : 0] m_zr_7_rv;
  wire [20 : 0] m_zr_7_rv$D_IN;
  wire m_zr_7_rv$EN;

  // register m_zr_8_rv
  reg [20 : 0] m_zr_8_rv;
  wire [20 : 0] m_zr_8_rv$D_IN;
  wire m_zr_8_rv$EN;

  // register m_zr_9_rv
  reg [20 : 0] m_zr_9_rv;
  wire [20 : 0] m_zr_9_rv$D_IN;
  wire m_zr_9_rv$EN;

  // remaining internal signals
  wire [20 : 0] IF_m_xr_0_rv_port0__read_BIT_21_THEN_m_xr_0_rv_ETC___d39,
		IF_m_xr_10_rv_port0__read__64_BIT_21_65_THEN_m_ETC___d499,
		IF_m_xr_11_rv_port0__read__10_BIT_21_11_THEN_m_ETC___d545,
		IF_m_xr_12_rv_port0__read__56_BIT_21_57_THEN_m_ETC___d591,
		IF_m_xr_13_rv_port0__read__02_BIT_21_03_THEN_m_ETC___d637,
		IF_m_xr_14_rv_port0__read__48_BIT_21_49_THEN_m_ETC___d683,
		IF_m_xr_15_rv_port0__read__94_BIT_21_95_THEN_m_ETC___d729,
		IF_m_xr_16_rv_port0__read__40_BIT_21_41_THEN_m_ETC___d775,
		IF_m_xr_17_rv_port0__read__86_BIT_21_87_THEN_m_ETC___d821,
		IF_m_xr_1_rv_port0__read__0_BIT_21_1_THEN_m_xr_ETC___d85,
		IF_m_xr_2_rv_port0__read__6_BIT_21_7_THEN_m_xr_ETC___d131,
		IF_m_xr_3_rv_port0__read__42_BIT_21_43_THEN_m__ETC___d177,
		IF_m_xr_4_rv_port0__read__88_BIT_21_89_THEN_m__ETC___d223,
		IF_m_xr_5_rv_port0__read__34_BIT_21_35_THEN_m__ETC___d269,
		IF_m_xr_6_rv_port0__read__80_BIT_21_81_THEN_m__ETC___d315,
		IF_m_xr_7_rv_port0__read__26_BIT_21_27_THEN_m__ETC___d361,
		IF_m_xr_8_rv_port0__read__72_BIT_21_73_THEN_m__ETC___d407,
		IF_m_xr_9_rv_port0__read__18_BIT_21_19_THEN_m__ETC___d453,
		IF_m_yr_0_rv_port0__read_BIT_21_THEN_m_yr_0_rv_ETC___d34,
		IF_m_yr_10_rv_port0__read__66_BIT_21_67_THEN_m_ETC___d494,
		IF_m_yr_11_rv_port0__read__12_BIT_21_13_THEN_m_ETC___d540,
		IF_m_yr_12_rv_port0__read__58_BIT_21_59_THEN_m_ETC___d586,
		IF_m_yr_13_rv_port0__read__04_BIT_21_05_THEN_m_ETC___d632,
		IF_m_yr_14_rv_port0__read__50_BIT_21_51_THEN_m_ETC___d678,
		IF_m_yr_15_rv_port0__read__96_BIT_21_97_THEN_m_ETC___d724,
		IF_m_yr_16_rv_port0__read__42_BIT_21_43_THEN_m_ETC___d770,
		IF_m_yr_17_rv_port0__read__88_BIT_21_89_THEN_m_ETC___d816,
		IF_m_yr_1_rv_port0__read__2_BIT_21_3_THEN_m_yr_ETC___d80,
		IF_m_yr_2_rv_port0__read__8_BIT_21_9_THEN_m_yr_ETC___d126,
		IF_m_yr_3_rv_port0__read__44_BIT_21_45_THEN_m__ETC___d172,
		IF_m_yr_4_rv_port0__read__90_BIT_21_91_THEN_m__ETC___d218,
		IF_m_yr_5_rv_port0__read__36_BIT_21_37_THEN_m__ETC___d264,
		IF_m_yr_6_rv_port0__read__82_BIT_21_83_THEN_m__ETC___d310,
		IF_m_yr_7_rv_port0__read__28_BIT_21_29_THEN_m__ETC___d356,
		IF_m_yr_8_rv_port0__read__74_BIT_21_75_THEN_m__ETC___d402,
		IF_m_yr_9_rv_port0__read__20_BIT_21_21_THEN_m__ETC___d448,
		IF_mode_AND_NOT_m_yr_0_rv_port0__read_BIT_20_3_ETC___d37,
		IF_mode_AND_NOT_m_yr_0_rv_port0__read_BIT_20_3_ETC___d42,
		IF_mode_AND_NOT_m_yr_10_rv_port0__read__66_BIT_ETC___d497,
		IF_mode_AND_NOT_m_yr_10_rv_port0__read__66_BIT_ETC___d502,
		IF_mode_AND_NOT_m_yr_11_rv_port0__read__12_BIT_ETC___d543,
		IF_mode_AND_NOT_m_yr_11_rv_port0__read__12_BIT_ETC___d548,
		IF_mode_AND_NOT_m_yr_12_rv_port0__read__58_BIT_ETC___d589,
		IF_mode_AND_NOT_m_yr_12_rv_port0__read__58_BIT_ETC___d594,
		IF_mode_AND_NOT_m_yr_13_rv_port0__read__04_BIT_ETC___d635,
		IF_mode_AND_NOT_m_yr_13_rv_port0__read__04_BIT_ETC___d640,
		IF_mode_AND_NOT_m_yr_14_rv_port0__read__50_BIT_ETC___d681,
		IF_mode_AND_NOT_m_yr_14_rv_port0__read__50_BIT_ETC___d686,
		IF_mode_AND_NOT_m_yr_15_rv_port0__read__96_BIT_ETC___d727,
		IF_mode_AND_NOT_m_yr_15_rv_port0__read__96_BIT_ETC___d732,
		IF_mode_AND_NOT_m_yr_16_rv_port0__read__42_BIT_ETC___d773,
		IF_mode_AND_NOT_m_yr_16_rv_port0__read__42_BIT_ETC___d778,
		IF_mode_AND_NOT_m_yr_17_rv_port0__read__88_BIT_ETC___d819,
		IF_mode_AND_NOT_m_yr_17_rv_port0__read__88_BIT_ETC___d824,
		IF_mode_AND_NOT_m_yr_1_rv_port0__read__2_BIT_2_ETC___d83,
		IF_mode_AND_NOT_m_yr_1_rv_port0__read__2_BIT_2_ETC___d88,
		IF_mode_AND_NOT_m_yr_2_rv_port0__read__8_BIT_2_ETC___d129,
		IF_mode_AND_NOT_m_yr_2_rv_port0__read__8_BIT_2_ETC___d134,
		IF_mode_AND_NOT_m_yr_3_rv_port0__read__44_BIT__ETC___d175,
		IF_mode_AND_NOT_m_yr_3_rv_port0__read__44_BIT__ETC___d180,
		IF_mode_AND_NOT_m_yr_4_rv_port0__read__90_BIT__ETC___d221,
		IF_mode_AND_NOT_m_yr_4_rv_port0__read__90_BIT__ETC___d226,
		IF_mode_AND_NOT_m_yr_5_rv_port0__read__36_BIT__ETC___d267,
		IF_mode_AND_NOT_m_yr_5_rv_port0__read__36_BIT__ETC___d272,
		IF_mode_AND_NOT_m_yr_6_rv_port0__read__82_BIT__ETC___d313,
		IF_mode_AND_NOT_m_yr_6_rv_port0__read__82_BIT__ETC___d318,
		IF_mode_AND_NOT_m_yr_7_rv_port0__read__28_BIT__ETC___d359,
		IF_mode_AND_NOT_m_yr_7_rv_port0__read__28_BIT__ETC___d364,
		IF_mode_AND_NOT_m_yr_8_rv_port0__read__74_BIT__ETC___d405,
		IF_mode_AND_NOT_m_yr_8_rv_port0__read__74_BIT__ETC___d410,
		IF_mode_AND_NOT_m_yr_9_rv_port0__read__20_BIT__ETC___d451,
		IF_mode_AND_NOT_m_yr_9_rv_port0__read__20_BIT__ETC___d456,
		IF_mode_AND_SEXT_request_put_BITS_47_TO_32_32__ETC___d858,
		IF_mode_AND_SEXT_request_put_BITS_47_TO_32_32__ETC___d864,
		SEXT_m_xr_18_rv_BITS_20_TO_0_BITS_20_TO_4__q3,
		SEXT_m_yr_18_rv_BITS_20_TO_0_BITS_20_TO_4__q6,
		SEXT_request_put_BITS_31_TO_16_36___d837,
		SEXT_request_put_BITS_47_TO_32_32___d833,
		m_xr_0_rv_BITS_20_TO_0__q10,
		m_xr_10_rv_BITS_20_TO_0__q48,
		m_xr_11_rv_BITS_20_TO_0__q54,
		m_xr_12_rv_BITS_20_TO_0__q58,
		m_xr_13_rv_BITS_20_TO_0__q62,
		m_xr_14_rv_BITS_20_TO_0__q66,
		m_xr_15_rv_BITS_20_TO_0__q70,
		m_xr_16_rv_BITS_20_TO_0__q74,
		m_xr_17_rv_BITS_20_TO_0__q78,
		m_xr_18_rv_BITS_20_TO_0__q1,
		m_xr_1_rv_BITS_20_TO_0__q14,
		m_xr_2_rv_BITS_20_TO_0__q18,
		m_xr_3_rv_BITS_20_TO_0__q22,
		m_xr_4_rv_BITS_20_TO_0__q24,
		m_xr_5_rv_BITS_20_TO_0__q30,
		m_xr_6_rv_BITS_20_TO_0__q34,
		m_xr_7_rv_BITS_20_TO_0__q38,
		m_xr_8_rv_BITS_20_TO_0__q42,
		m_xr_9_rv_BITS_20_TO_0__q44,
		m_yr_0_rv_BITS_20_TO_0__q11,
		m_yr_10_rv_BITS_20_TO_0__q50,
		m_yr_11_rv_BITS_20_TO_0__q52,
		m_yr_12_rv_BITS_20_TO_0__q56,
		m_yr_13_rv_BITS_20_TO_0__q60,
		m_yr_14_rv_BITS_20_TO_0__q64,
		m_yr_15_rv_BITS_20_TO_0__q68,
		m_yr_16_rv_BITS_20_TO_0__q72,
		m_yr_17_rv_BITS_20_TO_0__q76,
		m_yr_18_rv_BITS_20_TO_0__q4,
		m_yr_1_rv_BITS_20_TO_0__q12,
		m_yr_2_rv_BITS_20_TO_0__q16,
		m_yr_3_rv_BITS_20_TO_0__q20,
		m_yr_4_rv_BITS_20_TO_0__q26,
		m_yr_5_rv_BITS_20_TO_0__q28,
		m_yr_6_rv_BITS_20_TO_0__q32,
		m_yr_7_rv_BITS_20_TO_0__q36,
		m_yr_8_rv_BITS_20_TO_0__q40,
		m_yr_9_rv_BITS_20_TO_0__q46;
  wire [19 : 0] IF_mode_AND_NOT_m_yr_0_rv_port0__read_BIT_20_3_ETC___d48,
		IF_mode_AND_NOT_m_yr_10_rv_port0__read__66_BIT_ETC___d508,
		IF_mode_AND_NOT_m_yr_11_rv_port0__read__12_BIT_ETC___d554,
		IF_mode_AND_NOT_m_yr_12_rv_port0__read__58_BIT_ETC___d600,
		IF_mode_AND_NOT_m_yr_13_rv_port0__read__04_BIT_ETC___d646,
		IF_mode_AND_NOT_m_yr_14_rv_port0__read__50_BIT_ETC___d692,
		IF_mode_AND_NOT_m_yr_15_rv_port0__read__96_BIT_ETC___d738,
		IF_mode_AND_NOT_m_yr_16_rv_port0__read__42_BIT_ETC___d784,
		IF_mode_AND_NOT_m_yr_17_rv_port0__read__88_BIT_ETC___d830,
		IF_mode_AND_NOT_m_yr_1_rv_port0__read__2_BIT_2_ETC___d94,
		IF_mode_AND_NOT_m_yr_2_rv_port0__read__8_BIT_2_ETC___d140,
		IF_mode_AND_NOT_m_yr_3_rv_port0__read__44_BIT__ETC___d186,
		IF_mode_AND_NOT_m_yr_4_rv_port0__read__90_BIT__ETC___d232,
		IF_mode_AND_NOT_m_yr_5_rv_port0__read__36_BIT__ETC___d278,
		IF_mode_AND_NOT_m_yr_6_rv_port0__read__82_BIT__ETC___d324,
		IF_mode_AND_NOT_m_yr_7_rv_port0__read__28_BIT__ETC___d370,
		IF_mode_AND_NOT_m_yr_8_rv_port0__read__74_BIT__ETC___d416,
		IF_mode_AND_NOT_m_yr_9_rv_port0__read__20_BIT__ETC___d462,
		IF_mode_AND_SEXT_request_put_BITS_47_TO_32_32__ETC___d869,
		SEXT_m_zr_18_rv_BITS_19_TO_0_BITS_19_TO_4__q9,
		SEXT_request_put_BITS_15_TO_02__q83,
		SEXT_request_put_BITS_15_TO_0_41_42_BITS_15_TO_ETC___d844,
		m_xr_1_rv_BITS_20_TO_04_BITS_20_TO_1__q15,
		m_yr_1_rv_BITS_20_TO_02_BITS_20_TO_1__q13,
		m_zr_18_rv_BITS_19_TO_0__q7;
  wire [18 : 0] m_xr_2_rv_BITS_20_TO_08_BITS_20_TO_2__q19,
		m_yr_2_rv_BITS_20_TO_06_BITS_20_TO_2__q17;
  wire [17 : 0] m_xr_3_rv_BITS_20_TO_02_BITS_20_TO_3__q23,
		m_yr_3_rv_BITS_20_TO_00_BITS_20_TO_3__q21;
  wire [16 : 0] m_xr_18_rv_BITS_20_TO_0_BITS_20_TO_4__q2,
		m_xr_4_rv_BITS_20_TO_04_BITS_20_TO_4__q25,
		m_yr_18_rv_BITS_20_TO_0_BITS_20_TO_4__q5,
		m_yr_4_rv_BITS_20_TO_06_BITS_20_TO_4__q27;
  wire [15 : 0] m_xr_5_rv_BITS_20_TO_00_BITS_20_TO_5__q31,
		m_yr_5_rv_BITS_20_TO_08_BITS_20_TO_5__q29,
		m_zr_18_rv_BITS_19_TO_0_BITS_19_TO_4__q8,
		request_put_BITS_15_TO_0__q82,
		request_put_BITS_31_TO_16__q80,
		request_put_BITS_47_TO_32__q81;
  wire [14 : 0] m_xr_6_rv_BITS_20_TO_04_BITS_20_TO_6__q35,
		m_yr_6_rv_BITS_20_TO_02_BITS_20_TO_6__q33;
  wire [13 : 0] m_xr_7_rv_BITS_20_TO_08_BITS_20_TO_7__q39,
		m_yr_7_rv_BITS_20_TO_06_BITS_20_TO_7__q37;
  wire [12 : 0] m_xr_8_rv_BITS_20_TO_02_BITS_20_TO_8__q43,
		m_yr_8_rv_BITS_20_TO_00_BITS_20_TO_8__q41;
  wire [11 : 0] m_xr_9_rv_BITS_20_TO_04_BITS_20_TO_9__q45,
		m_yr_9_rv_BITS_20_TO_06_BITS_20_TO_9__q47;
  wire [10 : 0] m_xr_10_rv_BITS_20_TO_08_BITS_20_TO_10__q49,
		m_yr_10_rv_BITS_20_TO_00_BITS_20_TO_10__q51;
  wire [9 : 0] m_xr_11_rv_BITS_20_TO_04_BITS_20_TO_11__q55,
	       m_yr_11_rv_BITS_20_TO_02_BITS_20_TO_11__q53;
  wire [8 : 0] m_xr_12_rv_BITS_20_TO_08_BITS_20_TO_12__q59,
	       m_yr_12_rv_BITS_20_TO_06_BITS_20_TO_12__q57;
  wire [7 : 0] m_xr_13_rv_BITS_20_TO_02_BITS_20_TO_13__q63,
	       m_yr_13_rv_BITS_20_TO_00_BITS_20_TO_13__q61;
  wire [6 : 0] m_xr_14_rv_BITS_20_TO_06_BITS_20_TO_14__q67,
	       m_yr_14_rv_BITS_20_TO_04_BITS_20_TO_14__q65;
  wire [5 : 0] m_xr_15_rv_BITS_20_TO_00_BITS_20_TO_15__q71,
	       m_yr_15_rv_BITS_20_TO_08_BITS_20_TO_15__q69;
  wire [4 : 0] m_xr_16_rv_BITS_20_TO_04_BITS_20_TO_16__q75,
	       m_yr_16_rv_BITS_20_TO_02_BITS_20_TO_16__q73;
  wire [3 : 0] m_xr_17_rv_BITS_20_TO_08_BITS_20_TO_17__q79,
	       m_yr_17_rv_BITS_20_TO_06_BITS_20_TO_17__q77;
  wire m_zr_0_rv_port0__read_BIT_20_AND_NOT_m_xr_1_rv_ETC___d18,
       m_zr_10_rv_port0__read__68_BIT_20_69_AND_NOT_m_ETC___d481,
       m_zr_11_rv_port0__read__14_BIT_20_15_AND_NOT_m_ETC___d527,
       m_zr_12_rv_port0__read__60_BIT_20_61_AND_NOT_m_ETC___d573,
       m_zr_13_rv_port0__read__06_BIT_20_07_AND_NOT_m_ETC___d619,
       m_zr_14_rv_port0__read__52_BIT_20_53_AND_NOT_m_ETC___d665,
       m_zr_15_rv_port0__read__98_BIT_20_99_AND_NOT_m_ETC___d711,
       m_zr_16_rv_port0__read__44_BIT_20_45_AND_NOT_m_ETC___d757,
       m_zr_17_rv_port0__read__90_BIT_20_91_AND_NOT_m_ETC___d803,
       m_zr_1_rv_port0__read__4_BIT_20_5_AND_NOT_m_xr_ETC___d67,
       m_zr_2_rv_port0__read__00_BIT_20_01_AND_NOT_m__ETC___d113,
       m_zr_3_rv_port0__read__46_BIT_20_47_AND_NOT_m__ETC___d159,
       m_zr_4_rv_port0__read__92_BIT_20_93_AND_NOT_m__ETC___d205,
       m_zr_5_rv_port0__read__38_BIT_20_39_AND_NOT_m__ETC___d251,
       m_zr_6_rv_port0__read__84_BIT_20_85_AND_NOT_m__ETC___d297,
       m_zr_7_rv_port0__read__30_BIT_20_31_AND_NOT_m__ETC___d343,
       m_zr_8_rv_port0__read__76_BIT_20_77_AND_NOT_m__ETC___d389,
       m_zr_9_rv_port0__read__22_BIT_20_23_AND_NOT_m__ETC___d435,
       mode_AND_SEXT_request_put_BITS_47_TO_32_32_33__ETC___d847,
       mode_AND_SEXT_request_put_BITS_47_TO_32_32_33__ETC___d854;

  // action method request_put
  assign RDY_request_put =
	     !m_xr_0_rv$port1__read[21] && !m_yr_0_rv$port1__read[21] &&
	     !m_zr_0_rv$port1__read[20] ;

  // actionvalue method response_get
  assign response_get =
	     { SEXT_m_xr_18_rv_BITS_20_TO_0_BITS_20_TO_4__q3[16:0],
	       SEXT_m_yr_18_rv_BITS_20_TO_0_BITS_20_TO_4__q6[16:0],
	       SEXT_m_zr_18_rv_BITS_19_TO_0_BITS_19_TO_4__q9[15:0] } ;
  assign RDY_response_get =
	     m_xr_18_rv[21] && m_yr_18_rv[21] && m_zr_18_rv[20] ;

  // inlined wires
  assign m_xr_0_rv$EN_port0__write =
	     m_xr_0_rv[21] && m_yr_0_rv[21] &&
	     m_zr_0_rv_port0__read_BIT_20_AND_NOT_m_xr_1_rv_ETC___d18 ;
  assign m_xr_0_rv$port1__read =
	     m_xr_0_rv$EN_port0__write ? 22'd699050 : m_xr_0_rv ;
  assign m_xr_0_rv$port1__write_1 =
	     { 1'd1,
	       mode_AND_SEXT_request_put_BITS_47_TO_32_32_33__ETC___d847 ?
		 { SEXT_request_put_BITS_31_TO_16_36___d837[16:0], 4'd0 } :
		 IF_mode_AND_SEXT_request_put_BITS_47_TO_32_32__ETC___d858 } ;
  assign m_xr_0_rv$port2__read =
	     EN_request_put ?
	       m_xr_0_rv$port1__write_1 :
	       m_xr_0_rv$port1__read ;
  assign m_xr_1_rv$EN_port0__write =
	     m_xr_1_rv[21] && m_yr_1_rv[21] &&
	     m_zr_1_rv_port0__read__4_BIT_20_5_AND_NOT_m_xr_ETC___d67 ;
  assign m_xr_1_rv$port1__read =
	     m_xr_1_rv$EN_port0__write ? 22'd699050 : m_xr_1_rv ;
  assign m_xr_1_rv$EN_port1__write =
	     m_xr_0_rv[21] && m_yr_0_rv[21] &&
	     m_zr_0_rv_port0__read_BIT_20_AND_NOT_m_xr_1_rv_ETC___d18 ;
  assign m_xr_1_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_0_rv_port0__read_BIT_20_3_ETC___d37 } ;
  assign m_xr_1_rv$port2__read =
	     m_xr_1_rv$EN_port1__write ?
	       m_xr_1_rv$port1__write_1 :
	       m_xr_1_rv$port1__read ;
  assign m_xr_2_rv$EN_port0__write =
	     m_xr_2_rv[21] && m_yr_2_rv[21] &&
	     m_zr_2_rv_port0__read__00_BIT_20_01_AND_NOT_m__ETC___d113 ;
  assign m_xr_2_rv$port1__read =
	     m_xr_2_rv$EN_port0__write ? 22'd699050 : m_xr_2_rv ;
  assign m_xr_2_rv$EN_port1__write =
	     m_xr_1_rv[21] && m_yr_1_rv[21] &&
	     m_zr_1_rv_port0__read__4_BIT_20_5_AND_NOT_m_xr_ETC___d67 ;
  assign m_xr_2_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_1_rv_port0__read__2_BIT_2_ETC___d83 } ;
  assign m_xr_2_rv$port2__read =
	     m_xr_2_rv$EN_port1__write ?
	       m_xr_2_rv$port1__write_1 :
	       m_xr_2_rv$port1__read ;
  assign m_xr_3_rv$EN_port0__write =
	     m_xr_3_rv[21] && m_yr_3_rv[21] &&
	     m_zr_3_rv_port0__read__46_BIT_20_47_AND_NOT_m__ETC___d159 ;
  assign m_xr_3_rv$port1__read =
	     m_xr_3_rv$EN_port0__write ? 22'd699050 : m_xr_3_rv ;
  assign m_xr_3_rv$EN_port1__write =
	     m_xr_2_rv[21] && m_yr_2_rv[21] &&
	     m_zr_2_rv_port0__read__00_BIT_20_01_AND_NOT_m__ETC___d113 ;
  assign m_xr_3_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_2_rv_port0__read__8_BIT_2_ETC___d129 } ;
  assign m_xr_3_rv$port2__read =
	     m_xr_3_rv$EN_port1__write ?
	       m_xr_3_rv$port1__write_1 :
	       m_xr_3_rv$port1__read ;
  assign m_xr_4_rv$EN_port0__write =
	     m_xr_4_rv[21] && m_yr_4_rv[21] &&
	     m_zr_4_rv_port0__read__92_BIT_20_93_AND_NOT_m__ETC___d205 ;
  assign m_xr_4_rv$port1__read =
	     m_xr_4_rv$EN_port0__write ? 22'd699050 : m_xr_4_rv ;
  assign m_xr_4_rv$EN_port1__write =
	     m_xr_3_rv[21] && m_yr_3_rv[21] &&
	     m_zr_3_rv_port0__read__46_BIT_20_47_AND_NOT_m__ETC___d159 ;
  assign m_xr_4_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_3_rv_port0__read__44_BIT__ETC___d175 } ;
  assign m_xr_4_rv$port2__read =
	     m_xr_4_rv$EN_port1__write ?
	       m_xr_4_rv$port1__write_1 :
	       m_xr_4_rv$port1__read ;
  assign m_xr_5_rv$EN_port0__write =
	     m_xr_5_rv[21] && m_yr_5_rv[21] &&
	     m_zr_5_rv_port0__read__38_BIT_20_39_AND_NOT_m__ETC___d251 ;
  assign m_xr_5_rv$port1__read =
	     m_xr_5_rv$EN_port0__write ? 22'd699050 : m_xr_5_rv ;
  assign m_xr_5_rv$EN_port1__write =
	     m_xr_4_rv[21] && m_yr_4_rv[21] &&
	     m_zr_4_rv_port0__read__92_BIT_20_93_AND_NOT_m__ETC___d205 ;
  assign m_xr_5_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_4_rv_port0__read__90_BIT__ETC___d221 } ;
  assign m_xr_5_rv$port2__read =
	     m_xr_5_rv$EN_port1__write ?
	       m_xr_5_rv$port1__write_1 :
	       m_xr_5_rv$port1__read ;
  assign m_xr_6_rv$EN_port0__write =
	     m_xr_6_rv[21] && m_yr_6_rv[21] &&
	     m_zr_6_rv_port0__read__84_BIT_20_85_AND_NOT_m__ETC___d297 ;
  assign m_xr_6_rv$port1__read =
	     m_xr_6_rv$EN_port0__write ? 22'd699050 : m_xr_6_rv ;
  assign m_xr_6_rv$EN_port1__write =
	     m_xr_5_rv[21] && m_yr_5_rv[21] &&
	     m_zr_5_rv_port0__read__38_BIT_20_39_AND_NOT_m__ETC___d251 ;
  assign m_xr_6_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_5_rv_port0__read__36_BIT__ETC___d267 } ;
  assign m_xr_6_rv$port2__read =
	     m_xr_6_rv$EN_port1__write ?
	       m_xr_6_rv$port1__write_1 :
	       m_xr_6_rv$port1__read ;
  assign m_xr_7_rv$EN_port0__write =
	     m_xr_7_rv[21] && m_yr_7_rv[21] &&
	     m_zr_7_rv_port0__read__30_BIT_20_31_AND_NOT_m__ETC___d343 ;
  assign m_xr_7_rv$port1__read =
	     m_xr_7_rv$EN_port0__write ? 22'd699050 : m_xr_7_rv ;
  assign m_xr_7_rv$EN_port1__write =
	     m_xr_6_rv[21] && m_yr_6_rv[21] &&
	     m_zr_6_rv_port0__read__84_BIT_20_85_AND_NOT_m__ETC___d297 ;
  assign m_xr_7_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_6_rv_port0__read__82_BIT__ETC___d313 } ;
  assign m_xr_7_rv$port2__read =
	     m_xr_7_rv$EN_port1__write ?
	       m_xr_7_rv$port1__write_1 :
	       m_xr_7_rv$port1__read ;
  assign m_xr_8_rv$EN_port0__write =
	     m_xr_8_rv[21] && m_yr_8_rv[21] &&
	     m_zr_8_rv_port0__read__76_BIT_20_77_AND_NOT_m__ETC___d389 ;
  assign m_xr_8_rv$port1__read =
	     m_xr_8_rv$EN_port0__write ? 22'd699050 : m_xr_8_rv ;
  assign m_xr_8_rv$EN_port1__write =
	     m_xr_7_rv[21] && m_yr_7_rv[21] &&
	     m_zr_7_rv_port0__read__30_BIT_20_31_AND_NOT_m__ETC___d343 ;
  assign m_xr_8_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_7_rv_port0__read__28_BIT__ETC___d359 } ;
  assign m_xr_8_rv$port2__read =
	     m_xr_8_rv$EN_port1__write ?
	       m_xr_8_rv$port1__write_1 :
	       m_xr_8_rv$port1__read ;
  assign m_xr_9_rv$EN_port0__write =
	     m_xr_9_rv[21] && m_yr_9_rv[21] &&
	     m_zr_9_rv_port0__read__22_BIT_20_23_AND_NOT_m__ETC___d435 ;
  assign m_xr_9_rv$port1__read =
	     m_xr_9_rv$EN_port0__write ? 22'd699050 : m_xr_9_rv ;
  assign m_xr_9_rv$EN_port1__write =
	     m_xr_8_rv[21] && m_yr_8_rv[21] &&
	     m_zr_8_rv_port0__read__76_BIT_20_77_AND_NOT_m__ETC___d389 ;
  assign m_xr_9_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_8_rv_port0__read__74_BIT__ETC___d405 } ;
  assign m_xr_9_rv$port2__read =
	     m_xr_9_rv$EN_port1__write ?
	       m_xr_9_rv$port1__write_1 :
	       m_xr_9_rv$port1__read ;
  assign m_xr_10_rv$EN_port0__write =
	     m_xr_10_rv[21] && m_yr_10_rv[21] &&
	     m_zr_10_rv_port0__read__68_BIT_20_69_AND_NOT_m_ETC___d481 ;
  assign m_xr_10_rv$port1__read =
	     m_xr_10_rv$EN_port0__write ? 22'd699050 : m_xr_10_rv ;
  assign m_xr_10_rv$EN_port1__write =
	     m_xr_9_rv[21] && m_yr_9_rv[21] &&
	     m_zr_9_rv_port0__read__22_BIT_20_23_AND_NOT_m__ETC___d435 ;
  assign m_xr_10_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_9_rv_port0__read__20_BIT__ETC___d451 } ;
  assign m_xr_10_rv$port2__read =
	     m_xr_10_rv$EN_port1__write ?
	       m_xr_10_rv$port1__write_1 :
	       m_xr_10_rv$port1__read ;
  assign m_xr_11_rv$EN_port0__write =
	     m_xr_11_rv[21] && m_yr_11_rv[21] &&
	     m_zr_11_rv_port0__read__14_BIT_20_15_AND_NOT_m_ETC___d527 ;
  assign m_xr_11_rv$port1__read =
	     m_xr_11_rv$EN_port0__write ? 22'd699050 : m_xr_11_rv ;
  assign m_xr_11_rv$EN_port1__write =
	     m_xr_10_rv[21] && m_yr_10_rv[21] &&
	     m_zr_10_rv_port0__read__68_BIT_20_69_AND_NOT_m_ETC___d481 ;
  assign m_xr_11_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_10_rv_port0__read__66_BIT_ETC___d497 } ;
  assign m_xr_11_rv$port2__read =
	     m_xr_11_rv$EN_port1__write ?
	       m_xr_11_rv$port1__write_1 :
	       m_xr_11_rv$port1__read ;
  assign m_xr_12_rv$EN_port0__write =
	     m_xr_12_rv[21] && m_yr_12_rv[21] &&
	     m_zr_12_rv_port0__read__60_BIT_20_61_AND_NOT_m_ETC___d573 ;
  assign m_xr_12_rv$port1__read =
	     m_xr_12_rv$EN_port0__write ? 22'd699050 : m_xr_12_rv ;
  assign m_xr_12_rv$EN_port1__write =
	     m_xr_11_rv[21] && m_yr_11_rv[21] &&
	     m_zr_11_rv_port0__read__14_BIT_20_15_AND_NOT_m_ETC___d527 ;
  assign m_xr_12_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_11_rv_port0__read__12_BIT_ETC___d543 } ;
  assign m_xr_12_rv$port2__read =
	     m_xr_12_rv$EN_port1__write ?
	       m_xr_12_rv$port1__write_1 :
	       m_xr_12_rv$port1__read ;
  assign m_xr_13_rv$EN_port0__write =
	     m_xr_13_rv[21] && m_yr_13_rv[21] &&
	     m_zr_13_rv_port0__read__06_BIT_20_07_AND_NOT_m_ETC___d619 ;
  assign m_xr_13_rv$port1__read =
	     m_xr_13_rv$EN_port0__write ? 22'd699050 : m_xr_13_rv ;
  assign m_xr_13_rv$EN_port1__write =
	     m_xr_12_rv[21] && m_yr_12_rv[21] &&
	     m_zr_12_rv_port0__read__60_BIT_20_61_AND_NOT_m_ETC___d573 ;
  assign m_xr_13_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_12_rv_port0__read__58_BIT_ETC___d589 } ;
  assign m_xr_13_rv$port2__read =
	     m_xr_13_rv$EN_port1__write ?
	       m_xr_13_rv$port1__write_1 :
	       m_xr_13_rv$port1__read ;
  assign m_xr_14_rv$EN_port0__write =
	     m_xr_14_rv[21] && m_yr_14_rv[21] &&
	     m_zr_14_rv_port0__read__52_BIT_20_53_AND_NOT_m_ETC___d665 ;
  assign m_xr_14_rv$port1__read =
	     m_xr_14_rv$EN_port0__write ? 22'd699050 : m_xr_14_rv ;
  assign m_xr_14_rv$EN_port1__write =
	     m_xr_13_rv[21] && m_yr_13_rv[21] &&
	     m_zr_13_rv_port0__read__06_BIT_20_07_AND_NOT_m_ETC___d619 ;
  assign m_xr_14_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_13_rv_port0__read__04_BIT_ETC___d635 } ;
  assign m_xr_14_rv$port2__read =
	     m_xr_14_rv$EN_port1__write ?
	       m_xr_14_rv$port1__write_1 :
	       m_xr_14_rv$port1__read ;
  assign m_xr_15_rv$EN_port0__write =
	     m_xr_15_rv[21] && m_yr_15_rv[21] &&
	     m_zr_15_rv_port0__read__98_BIT_20_99_AND_NOT_m_ETC___d711 ;
  assign m_xr_15_rv$port1__read =
	     m_xr_15_rv$EN_port0__write ? 22'd699050 : m_xr_15_rv ;
  assign m_xr_15_rv$EN_port1__write =
	     m_xr_14_rv[21] && m_yr_14_rv[21] &&
	     m_zr_14_rv_port0__read__52_BIT_20_53_AND_NOT_m_ETC___d665 ;
  assign m_xr_15_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_14_rv_port0__read__50_BIT_ETC___d681 } ;
  assign m_xr_15_rv$port2__read =
	     m_xr_15_rv$EN_port1__write ?
	       m_xr_15_rv$port1__write_1 :
	       m_xr_15_rv$port1__read ;
  assign m_xr_16_rv$EN_port0__write =
	     m_xr_16_rv[21] && m_yr_16_rv[21] &&
	     m_zr_16_rv_port0__read__44_BIT_20_45_AND_NOT_m_ETC___d757 ;
  assign m_xr_16_rv$port1__read =
	     m_xr_16_rv$EN_port0__write ? 22'd699050 : m_xr_16_rv ;
  assign m_xr_16_rv$EN_port1__write =
	     m_xr_15_rv[21] && m_yr_15_rv[21] &&
	     m_zr_15_rv_port0__read__98_BIT_20_99_AND_NOT_m_ETC___d711 ;
  assign m_xr_16_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_15_rv_port0__read__96_BIT_ETC___d727 } ;
  assign m_xr_16_rv$port2__read =
	     m_xr_16_rv$EN_port1__write ?
	       m_xr_16_rv$port1__write_1 :
	       m_xr_16_rv$port1__read ;
  assign m_xr_17_rv$EN_port0__write =
	     m_xr_17_rv[21] && m_yr_17_rv[21] &&
	     m_zr_17_rv_port0__read__90_BIT_20_91_AND_NOT_m_ETC___d803 ;
  assign m_xr_17_rv$port1__read =
	     m_xr_17_rv$EN_port0__write ? 22'd699050 : m_xr_17_rv ;
  assign m_xr_17_rv$EN_port1__write =
	     m_xr_16_rv[21] && m_yr_16_rv[21] &&
	     m_zr_16_rv_port0__read__44_BIT_20_45_AND_NOT_m_ETC___d757 ;
  assign m_xr_17_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_16_rv_port0__read__42_BIT_ETC___d773 } ;
  assign m_xr_17_rv$port2__read =
	     m_xr_17_rv$EN_port1__write ?
	       m_xr_17_rv$port1__write_1 :
	       m_xr_17_rv$port1__read ;
  assign m_xr_18_rv$port1__read = EN_response_get ? 22'd699050 : m_xr_18_rv ;
  assign m_xr_18_rv$EN_port1__write =
	     m_xr_17_rv[21] && m_yr_17_rv[21] &&
	     m_zr_17_rv_port0__read__90_BIT_20_91_AND_NOT_m_ETC___d803 ;
  assign m_xr_18_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_17_rv_port0__read__88_BIT_ETC___d819 } ;
  assign m_xr_18_rv$port2__read =
	     m_xr_18_rv$EN_port1__write ?
	       m_xr_18_rv$port1__write_1 :
	       m_xr_18_rv$port1__read ;
  assign m_yr_0_rv$EN_port0__write =
	     m_xr_0_rv[21] && m_yr_0_rv[21] &&
	     m_zr_0_rv_port0__read_BIT_20_AND_NOT_m_xr_1_rv_ETC___d18 ;
  assign m_yr_0_rv$port1__read =
	     m_yr_0_rv$EN_port0__write ? 22'd699050 : m_yr_0_rv ;
  assign m_yr_0_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_SEXT_request_put_BITS_47_TO_32_32__ETC___d864 } ;
  assign m_yr_0_rv$port2__read =
	     EN_request_put ?
	       m_yr_0_rv$port1__write_1 :
	       m_yr_0_rv$port1__read ;
  assign m_yr_1_rv$EN_port0__write =
	     m_xr_1_rv[21] && m_yr_1_rv[21] &&
	     m_zr_1_rv_port0__read__4_BIT_20_5_AND_NOT_m_xr_ETC___d67 ;
  assign m_yr_1_rv$port1__read =
	     m_yr_1_rv$EN_port0__write ? 22'd699050 : m_yr_1_rv ;
  assign m_yr_1_rv$EN_port1__write =
	     m_xr_0_rv[21] && m_yr_0_rv[21] &&
	     m_zr_0_rv_port0__read_BIT_20_AND_NOT_m_xr_1_rv_ETC___d18 ;
  assign m_yr_1_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_0_rv_port0__read_BIT_20_3_ETC___d42 } ;
  assign m_yr_1_rv$port2__read =
	     m_yr_1_rv$EN_port1__write ?
	       m_yr_1_rv$port1__write_1 :
	       m_yr_1_rv$port1__read ;
  assign m_yr_2_rv$EN_port0__write =
	     m_xr_2_rv[21] && m_yr_2_rv[21] &&
	     m_zr_2_rv_port0__read__00_BIT_20_01_AND_NOT_m__ETC___d113 ;
  assign m_yr_2_rv$port1__read =
	     m_yr_2_rv$EN_port0__write ? 22'd699050 : m_yr_2_rv ;
  assign m_yr_2_rv$EN_port1__write =
	     m_xr_1_rv[21] && m_yr_1_rv[21] &&
	     m_zr_1_rv_port0__read__4_BIT_20_5_AND_NOT_m_xr_ETC___d67 ;
  assign m_yr_2_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_1_rv_port0__read__2_BIT_2_ETC___d88 } ;
  assign m_yr_2_rv$port2__read =
	     m_yr_2_rv$EN_port1__write ?
	       m_yr_2_rv$port1__write_1 :
	       m_yr_2_rv$port1__read ;
  assign m_yr_3_rv$EN_port0__write =
	     m_xr_3_rv[21] && m_yr_3_rv[21] &&
	     m_zr_3_rv_port0__read__46_BIT_20_47_AND_NOT_m__ETC___d159 ;
  assign m_yr_3_rv$port1__read =
	     m_yr_3_rv$EN_port0__write ? 22'd699050 : m_yr_3_rv ;
  assign m_yr_3_rv$EN_port1__write =
	     m_xr_2_rv[21] && m_yr_2_rv[21] &&
	     m_zr_2_rv_port0__read__00_BIT_20_01_AND_NOT_m__ETC___d113 ;
  assign m_yr_3_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_2_rv_port0__read__8_BIT_2_ETC___d134 } ;
  assign m_yr_3_rv$port2__read =
	     m_yr_3_rv$EN_port1__write ?
	       m_yr_3_rv$port1__write_1 :
	       m_yr_3_rv$port1__read ;
  assign m_yr_4_rv$EN_port0__write =
	     m_xr_4_rv[21] && m_yr_4_rv[21] &&
	     m_zr_4_rv_port0__read__92_BIT_20_93_AND_NOT_m__ETC___d205 ;
  assign m_yr_4_rv$port1__read =
	     m_yr_4_rv$EN_port0__write ? 22'd699050 : m_yr_4_rv ;
  assign m_yr_4_rv$EN_port1__write =
	     m_xr_3_rv[21] && m_yr_3_rv[21] &&
	     m_zr_3_rv_port0__read__46_BIT_20_47_AND_NOT_m__ETC___d159 ;
  assign m_yr_4_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_3_rv_port0__read__44_BIT__ETC___d180 } ;
  assign m_yr_4_rv$port2__read =
	     m_yr_4_rv$EN_port1__write ?
	       m_yr_4_rv$port1__write_1 :
	       m_yr_4_rv$port1__read ;
  assign m_yr_5_rv$EN_port0__write =
	     m_xr_5_rv[21] && m_yr_5_rv[21] &&
	     m_zr_5_rv_port0__read__38_BIT_20_39_AND_NOT_m__ETC___d251 ;
  assign m_yr_5_rv$port1__read =
	     m_yr_5_rv$EN_port0__write ? 22'd699050 : m_yr_5_rv ;
  assign m_yr_5_rv$EN_port1__write =
	     m_xr_4_rv[21] && m_yr_4_rv[21] &&
	     m_zr_4_rv_port0__read__92_BIT_20_93_AND_NOT_m__ETC___d205 ;
  assign m_yr_5_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_4_rv_port0__read__90_BIT__ETC___d226 } ;
  assign m_yr_5_rv$port2__read =
	     m_yr_5_rv$EN_port1__write ?
	       m_yr_5_rv$port1__write_1 :
	       m_yr_5_rv$port1__read ;
  assign m_yr_6_rv$EN_port0__write =
	     m_xr_6_rv[21] && m_yr_6_rv[21] &&
	     m_zr_6_rv_port0__read__84_BIT_20_85_AND_NOT_m__ETC___d297 ;
  assign m_yr_6_rv$port1__read =
	     m_yr_6_rv$EN_port0__write ? 22'd699050 : m_yr_6_rv ;
  assign m_yr_6_rv$EN_port1__write =
	     m_xr_5_rv[21] && m_yr_5_rv[21] &&
	     m_zr_5_rv_port0__read__38_BIT_20_39_AND_NOT_m__ETC___d251 ;
  assign m_yr_6_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_5_rv_port0__read__36_BIT__ETC___d272 } ;
  assign m_yr_6_rv$port2__read =
	     m_yr_6_rv$EN_port1__write ?
	       m_yr_6_rv$port1__write_1 :
	       m_yr_6_rv$port1__read ;
  assign m_yr_7_rv$EN_port0__write =
	     m_xr_7_rv[21] && m_yr_7_rv[21] &&
	     m_zr_7_rv_port0__read__30_BIT_20_31_AND_NOT_m__ETC___d343 ;
  assign m_yr_7_rv$port1__read =
	     m_yr_7_rv$EN_port0__write ? 22'd699050 : m_yr_7_rv ;
  assign m_yr_7_rv$EN_port1__write =
	     m_xr_6_rv[21] && m_yr_6_rv[21] &&
	     m_zr_6_rv_port0__read__84_BIT_20_85_AND_NOT_m__ETC___d297 ;
  assign m_yr_7_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_6_rv_port0__read__82_BIT__ETC___d318 } ;
  assign m_yr_7_rv$port2__read =
	     m_yr_7_rv$EN_port1__write ?
	       m_yr_7_rv$port1__write_1 :
	       m_yr_7_rv$port1__read ;
  assign m_yr_8_rv$EN_port0__write =
	     m_xr_8_rv[21] && m_yr_8_rv[21] &&
	     m_zr_8_rv_port0__read__76_BIT_20_77_AND_NOT_m__ETC___d389 ;
  assign m_yr_8_rv$port1__read =
	     m_yr_8_rv$EN_port0__write ? 22'd699050 : m_yr_8_rv ;
  assign m_yr_8_rv$EN_port1__write =
	     m_xr_7_rv[21] && m_yr_7_rv[21] &&
	     m_zr_7_rv_port0__read__30_BIT_20_31_AND_NOT_m__ETC___d343 ;
  assign m_yr_8_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_7_rv_port0__read__28_BIT__ETC___d364 } ;
  assign m_yr_8_rv$port2__read =
	     m_yr_8_rv$EN_port1__write ?
	       m_yr_8_rv$port1__write_1 :
	       m_yr_8_rv$port1__read ;
  assign m_yr_9_rv$EN_port0__write =
	     m_xr_9_rv[21] && m_yr_9_rv[21] &&
	     m_zr_9_rv_port0__read__22_BIT_20_23_AND_NOT_m__ETC___d435 ;
  assign m_yr_9_rv$port1__read =
	     m_yr_9_rv$EN_port0__write ? 22'd699050 : m_yr_9_rv ;
  assign m_yr_9_rv$EN_port1__write =
	     m_xr_8_rv[21] && m_yr_8_rv[21] &&
	     m_zr_8_rv_port0__read__76_BIT_20_77_AND_NOT_m__ETC___d389 ;
  assign m_yr_9_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_8_rv_port0__read__74_BIT__ETC___d410 } ;
  assign m_yr_9_rv$port2__read =
	     m_yr_9_rv$EN_port1__write ?
	       m_yr_9_rv$port1__write_1 :
	       m_yr_9_rv$port1__read ;
  assign m_yr_10_rv$EN_port0__write =
	     m_xr_10_rv[21] && m_yr_10_rv[21] &&
	     m_zr_10_rv_port0__read__68_BIT_20_69_AND_NOT_m_ETC___d481 ;
  assign m_yr_10_rv$port1__read =
	     m_yr_10_rv$EN_port0__write ? 22'd699050 : m_yr_10_rv ;
  assign m_yr_10_rv$EN_port1__write =
	     m_xr_9_rv[21] && m_yr_9_rv[21] &&
	     m_zr_9_rv_port0__read__22_BIT_20_23_AND_NOT_m__ETC___d435 ;
  assign m_yr_10_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_9_rv_port0__read__20_BIT__ETC___d456 } ;
  assign m_yr_10_rv$port2__read =
	     m_yr_10_rv$EN_port1__write ?
	       m_yr_10_rv$port1__write_1 :
	       m_yr_10_rv$port1__read ;
  assign m_yr_11_rv$EN_port0__write =
	     m_xr_11_rv[21] && m_yr_11_rv[21] &&
	     m_zr_11_rv_port0__read__14_BIT_20_15_AND_NOT_m_ETC___d527 ;
  assign m_yr_11_rv$port1__read =
	     m_yr_11_rv$EN_port0__write ? 22'd699050 : m_yr_11_rv ;
  assign m_yr_11_rv$EN_port1__write =
	     m_xr_10_rv[21] && m_yr_10_rv[21] &&
	     m_zr_10_rv_port0__read__68_BIT_20_69_AND_NOT_m_ETC___d481 ;
  assign m_yr_11_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_10_rv_port0__read__66_BIT_ETC___d502 } ;
  assign m_yr_11_rv$port2__read =
	     m_yr_11_rv$EN_port1__write ?
	       m_yr_11_rv$port1__write_1 :
	       m_yr_11_rv$port1__read ;
  assign m_yr_12_rv$EN_port0__write =
	     m_xr_12_rv[21] && m_yr_12_rv[21] &&
	     m_zr_12_rv_port0__read__60_BIT_20_61_AND_NOT_m_ETC___d573 ;
  assign m_yr_12_rv$port1__read =
	     m_yr_12_rv$EN_port0__write ? 22'd699050 : m_yr_12_rv ;
  assign m_yr_12_rv$EN_port1__write =
	     m_xr_11_rv[21] && m_yr_11_rv[21] &&
	     m_zr_11_rv_port0__read__14_BIT_20_15_AND_NOT_m_ETC___d527 ;
  assign m_yr_12_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_11_rv_port0__read__12_BIT_ETC___d548 } ;
  assign m_yr_12_rv$port2__read =
	     m_yr_12_rv$EN_port1__write ?
	       m_yr_12_rv$port1__write_1 :
	       m_yr_12_rv$port1__read ;
  assign m_yr_13_rv$EN_port0__write =
	     m_xr_13_rv[21] && m_yr_13_rv[21] &&
	     m_zr_13_rv_port0__read__06_BIT_20_07_AND_NOT_m_ETC___d619 ;
  assign m_yr_13_rv$port1__read =
	     m_yr_13_rv$EN_port0__write ? 22'd699050 : m_yr_13_rv ;
  assign m_yr_13_rv$EN_port1__write =
	     m_xr_12_rv[21] && m_yr_12_rv[21] &&
	     m_zr_12_rv_port0__read__60_BIT_20_61_AND_NOT_m_ETC___d573 ;
  assign m_yr_13_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_12_rv_port0__read__58_BIT_ETC___d594 } ;
  assign m_yr_13_rv$port2__read =
	     m_yr_13_rv$EN_port1__write ?
	       m_yr_13_rv$port1__write_1 :
	       m_yr_13_rv$port1__read ;
  assign m_yr_14_rv$EN_port0__write =
	     m_xr_14_rv[21] && m_yr_14_rv[21] &&
	     m_zr_14_rv_port0__read__52_BIT_20_53_AND_NOT_m_ETC___d665 ;
  assign m_yr_14_rv$port1__read =
	     m_yr_14_rv$EN_port0__write ? 22'd699050 : m_yr_14_rv ;
  assign m_yr_14_rv$EN_port1__write =
	     m_xr_13_rv[21] && m_yr_13_rv[21] &&
	     m_zr_13_rv_port0__read__06_BIT_20_07_AND_NOT_m_ETC___d619 ;
  assign m_yr_14_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_13_rv_port0__read__04_BIT_ETC___d640 } ;
  assign m_yr_14_rv$port2__read =
	     m_yr_14_rv$EN_port1__write ?
	       m_yr_14_rv$port1__write_1 :
	       m_yr_14_rv$port1__read ;
  assign m_yr_15_rv$EN_port0__write =
	     m_xr_15_rv[21] && m_yr_15_rv[21] &&
	     m_zr_15_rv_port0__read__98_BIT_20_99_AND_NOT_m_ETC___d711 ;
  assign m_yr_15_rv$port1__read =
	     m_yr_15_rv$EN_port0__write ? 22'd699050 : m_yr_15_rv ;
  assign m_yr_15_rv$EN_port1__write =
	     m_xr_14_rv[21] && m_yr_14_rv[21] &&
	     m_zr_14_rv_port0__read__52_BIT_20_53_AND_NOT_m_ETC___d665 ;
  assign m_yr_15_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_14_rv_port0__read__50_BIT_ETC___d686 } ;
  assign m_yr_15_rv$port2__read =
	     m_yr_15_rv$EN_port1__write ?
	       m_yr_15_rv$port1__write_1 :
	       m_yr_15_rv$port1__read ;
  assign m_yr_16_rv$EN_port0__write =
	     m_xr_16_rv[21] && m_yr_16_rv[21] &&
	     m_zr_16_rv_port0__read__44_BIT_20_45_AND_NOT_m_ETC___d757 ;
  assign m_yr_16_rv$port1__read =
	     m_yr_16_rv$EN_port0__write ? 22'd699050 : m_yr_16_rv ;
  assign m_yr_16_rv$EN_port1__write =
	     m_xr_15_rv[21] && m_yr_15_rv[21] &&
	     m_zr_15_rv_port0__read__98_BIT_20_99_AND_NOT_m_ETC___d711 ;
  assign m_yr_16_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_15_rv_port0__read__96_BIT_ETC___d732 } ;
  assign m_yr_16_rv$port2__read =
	     m_yr_16_rv$EN_port1__write ?
	       m_yr_16_rv$port1__write_1 :
	       m_yr_16_rv$port1__read ;
  assign m_yr_17_rv$EN_port0__write =
	     m_xr_17_rv[21] && m_yr_17_rv[21] &&
	     m_zr_17_rv_port0__read__90_BIT_20_91_AND_NOT_m_ETC___d803 ;
  assign m_yr_17_rv$port1__read =
	     m_yr_17_rv$EN_port0__write ? 22'd699050 : m_yr_17_rv ;
  assign m_yr_17_rv$EN_port1__write =
	     m_xr_16_rv[21] && m_yr_16_rv[21] &&
	     m_zr_16_rv_port0__read__44_BIT_20_45_AND_NOT_m_ETC___d757 ;
  assign m_yr_17_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_16_rv_port0__read__42_BIT_ETC___d778 } ;
  assign m_yr_17_rv$port2__read =
	     m_yr_17_rv$EN_port1__write ?
	       m_yr_17_rv$port1__write_1 :
	       m_yr_17_rv$port1__read ;
  assign m_yr_18_rv$port1__read = EN_response_get ? 22'd699050 : m_yr_18_rv ;
  assign m_yr_18_rv$EN_port1__write =
	     m_xr_17_rv[21] && m_yr_17_rv[21] &&
	     m_zr_17_rv_port0__read__90_BIT_20_91_AND_NOT_m_ETC___d803 ;
  assign m_yr_18_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_17_rv_port0__read__88_BIT_ETC___d824 } ;
  assign m_yr_18_rv$port2__read =
	     m_yr_18_rv$EN_port1__write ?
	       m_yr_18_rv$port1__write_1 :
	       m_yr_18_rv$port1__read ;
  assign m_zr_0_rv$EN_port0__write =
	     m_xr_0_rv[21] && m_yr_0_rv[21] &&
	     m_zr_0_rv_port0__read_BIT_20_AND_NOT_m_xr_1_rv_ETC___d18 ;
  assign m_zr_0_rv$port1__read =
	     m_zr_0_rv$EN_port0__write ? 21'd699050 : m_zr_0_rv ;
  assign m_zr_0_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_SEXT_request_put_BITS_47_TO_32_32__ETC___d869 } ;
  assign m_zr_0_rv$port2__read =
	     EN_request_put ?
	       m_zr_0_rv$port1__write_1 :
	       m_zr_0_rv$port1__read ;
  assign m_zr_1_rv$EN_port0__write =
	     m_xr_1_rv[21] && m_yr_1_rv[21] &&
	     m_zr_1_rv_port0__read__4_BIT_20_5_AND_NOT_m_xr_ETC___d67 ;
  assign m_zr_1_rv$port1__read =
	     m_zr_1_rv$EN_port0__write ? 21'd699050 : m_zr_1_rv ;
  assign m_zr_1_rv$EN_port1__write =
	     m_xr_0_rv[21] && m_yr_0_rv[21] &&
	     m_zr_0_rv_port0__read_BIT_20_AND_NOT_m_xr_1_rv_ETC___d18 ;
  assign m_zr_1_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_0_rv_port0__read_BIT_20_3_ETC___d48 } ;
  assign m_zr_1_rv$port2__read =
	     m_zr_1_rv$EN_port1__write ?
	       m_zr_1_rv$port1__write_1 :
	       m_zr_1_rv$port1__read ;
  assign m_zr_2_rv$EN_port0__write =
	     m_xr_2_rv[21] && m_yr_2_rv[21] &&
	     m_zr_2_rv_port0__read__00_BIT_20_01_AND_NOT_m__ETC___d113 ;
  assign m_zr_2_rv$port1__read =
	     m_zr_2_rv$EN_port0__write ? 21'd699050 : m_zr_2_rv ;
  assign m_zr_2_rv$EN_port1__write =
	     m_xr_1_rv[21] && m_yr_1_rv[21] &&
	     m_zr_1_rv_port0__read__4_BIT_20_5_AND_NOT_m_xr_ETC___d67 ;
  assign m_zr_2_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_1_rv_port0__read__2_BIT_2_ETC___d94 } ;
  assign m_zr_2_rv$port2__read =
	     m_zr_2_rv$EN_port1__write ?
	       m_zr_2_rv$port1__write_1 :
	       m_zr_2_rv$port1__read ;
  assign m_zr_3_rv$EN_port0__write =
	     m_xr_3_rv[21] && m_yr_3_rv[21] &&
	     m_zr_3_rv_port0__read__46_BIT_20_47_AND_NOT_m__ETC___d159 ;
  assign m_zr_3_rv$port1__read =
	     m_zr_3_rv$EN_port0__write ? 21'd699050 : m_zr_3_rv ;
  assign m_zr_3_rv$EN_port1__write =
	     m_xr_2_rv[21] && m_yr_2_rv[21] &&
	     m_zr_2_rv_port0__read__00_BIT_20_01_AND_NOT_m__ETC___d113 ;
  assign m_zr_3_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_2_rv_port0__read__8_BIT_2_ETC___d140 } ;
  assign m_zr_3_rv$port2__read =
	     m_zr_3_rv$EN_port1__write ?
	       m_zr_3_rv$port1__write_1 :
	       m_zr_3_rv$port1__read ;
  assign m_zr_4_rv$EN_port0__write =
	     m_xr_4_rv[21] && m_yr_4_rv[21] &&
	     m_zr_4_rv_port0__read__92_BIT_20_93_AND_NOT_m__ETC___d205 ;
  assign m_zr_4_rv$port1__read =
	     m_zr_4_rv$EN_port0__write ? 21'd699050 : m_zr_4_rv ;
  assign m_zr_4_rv$EN_port1__write =
	     m_xr_3_rv[21] && m_yr_3_rv[21] &&
	     m_zr_3_rv_port0__read__46_BIT_20_47_AND_NOT_m__ETC___d159 ;
  assign m_zr_4_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_3_rv_port0__read__44_BIT__ETC___d186 } ;
  assign m_zr_4_rv$port2__read =
	     m_zr_4_rv$EN_port1__write ?
	       m_zr_4_rv$port1__write_1 :
	       m_zr_4_rv$port1__read ;
  assign m_zr_5_rv$EN_port0__write =
	     m_xr_5_rv[21] && m_yr_5_rv[21] &&
	     m_zr_5_rv_port0__read__38_BIT_20_39_AND_NOT_m__ETC___d251 ;
  assign m_zr_5_rv$port1__read =
	     m_zr_5_rv$EN_port0__write ? 21'd699050 : m_zr_5_rv ;
  assign m_zr_5_rv$EN_port1__write =
	     m_xr_4_rv[21] && m_yr_4_rv[21] &&
	     m_zr_4_rv_port0__read__92_BIT_20_93_AND_NOT_m__ETC___d205 ;
  assign m_zr_5_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_4_rv_port0__read__90_BIT__ETC___d232 } ;
  assign m_zr_5_rv$port2__read =
	     m_zr_5_rv$EN_port1__write ?
	       m_zr_5_rv$port1__write_1 :
	       m_zr_5_rv$port1__read ;
  assign m_zr_6_rv$EN_port0__write =
	     m_xr_6_rv[21] && m_yr_6_rv[21] &&
	     m_zr_6_rv_port0__read__84_BIT_20_85_AND_NOT_m__ETC___d297 ;
  assign m_zr_6_rv$port1__read =
	     m_zr_6_rv$EN_port0__write ? 21'd699050 : m_zr_6_rv ;
  assign m_zr_6_rv$EN_port1__write =
	     m_xr_5_rv[21] && m_yr_5_rv[21] &&
	     m_zr_5_rv_port0__read__38_BIT_20_39_AND_NOT_m__ETC___d251 ;
  assign m_zr_6_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_5_rv_port0__read__36_BIT__ETC___d278 } ;
  assign m_zr_6_rv$port2__read =
	     m_zr_6_rv$EN_port1__write ?
	       m_zr_6_rv$port1__write_1 :
	       m_zr_6_rv$port1__read ;
  assign m_zr_7_rv$EN_port0__write =
	     m_xr_7_rv[21] && m_yr_7_rv[21] &&
	     m_zr_7_rv_port0__read__30_BIT_20_31_AND_NOT_m__ETC___d343 ;
  assign m_zr_7_rv$port1__read =
	     m_zr_7_rv$EN_port0__write ? 21'd699050 : m_zr_7_rv ;
  assign m_zr_7_rv$EN_port1__write =
	     m_xr_6_rv[21] && m_yr_6_rv[21] &&
	     m_zr_6_rv_port0__read__84_BIT_20_85_AND_NOT_m__ETC___d297 ;
  assign m_zr_7_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_6_rv_port0__read__82_BIT__ETC___d324 } ;
  assign m_zr_7_rv$port2__read =
	     m_zr_7_rv$EN_port1__write ?
	       m_zr_7_rv$port1__write_1 :
	       m_zr_7_rv$port1__read ;
  assign m_zr_8_rv$EN_port0__write =
	     m_xr_8_rv[21] && m_yr_8_rv[21] &&
	     m_zr_8_rv_port0__read__76_BIT_20_77_AND_NOT_m__ETC___d389 ;
  assign m_zr_8_rv$port1__read =
	     m_zr_8_rv$EN_port0__write ? 21'd699050 : m_zr_8_rv ;
  assign m_zr_8_rv$EN_port1__write =
	     m_xr_7_rv[21] && m_yr_7_rv[21] &&
	     m_zr_7_rv_port0__read__30_BIT_20_31_AND_NOT_m__ETC___d343 ;
  assign m_zr_8_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_7_rv_port0__read__28_BIT__ETC___d370 } ;
  assign m_zr_8_rv$port2__read =
	     m_zr_8_rv$EN_port1__write ?
	       m_zr_8_rv$port1__write_1 :
	       m_zr_8_rv$port1__read ;
  assign m_zr_9_rv$EN_port0__write =
	     m_xr_9_rv[21] && m_yr_9_rv[21] &&
	     m_zr_9_rv_port0__read__22_BIT_20_23_AND_NOT_m__ETC___d435 ;
  assign m_zr_9_rv$port1__read =
	     m_zr_9_rv$EN_port0__write ? 21'd699050 : m_zr_9_rv ;
  assign m_zr_9_rv$EN_port1__write =
	     m_xr_8_rv[21] && m_yr_8_rv[21] &&
	     m_zr_8_rv_port0__read__76_BIT_20_77_AND_NOT_m__ETC___d389 ;
  assign m_zr_9_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_8_rv_port0__read__74_BIT__ETC___d416 } ;
  assign m_zr_9_rv$port2__read =
	     m_zr_9_rv$EN_port1__write ?
	       m_zr_9_rv$port1__write_1 :
	       m_zr_9_rv$port1__read ;
  assign m_zr_10_rv$EN_port0__write =
	     m_xr_10_rv[21] && m_yr_10_rv[21] &&
	     m_zr_10_rv_port0__read__68_BIT_20_69_AND_NOT_m_ETC___d481 ;
  assign m_zr_10_rv$port1__read =
	     m_zr_10_rv$EN_port0__write ? 21'd699050 : m_zr_10_rv ;
  assign m_zr_10_rv$EN_port1__write =
	     m_xr_9_rv[21] && m_yr_9_rv[21] &&
	     m_zr_9_rv_port0__read__22_BIT_20_23_AND_NOT_m__ETC___d435 ;
  assign m_zr_10_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_9_rv_port0__read__20_BIT__ETC___d462 } ;
  assign m_zr_10_rv$port2__read =
	     m_zr_10_rv$EN_port1__write ?
	       m_zr_10_rv$port1__write_1 :
	       m_zr_10_rv$port1__read ;
  assign m_zr_11_rv$EN_port0__write =
	     m_xr_11_rv[21] && m_yr_11_rv[21] &&
	     m_zr_11_rv_port0__read__14_BIT_20_15_AND_NOT_m_ETC___d527 ;
  assign m_zr_11_rv$port1__read =
	     m_zr_11_rv$EN_port0__write ? 21'd699050 : m_zr_11_rv ;
  assign m_zr_11_rv$EN_port1__write =
	     m_xr_10_rv[21] && m_yr_10_rv[21] &&
	     m_zr_10_rv_port0__read__68_BIT_20_69_AND_NOT_m_ETC___d481 ;
  assign m_zr_11_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_10_rv_port0__read__66_BIT_ETC___d508 } ;
  assign m_zr_11_rv$port2__read =
	     m_zr_11_rv$EN_port1__write ?
	       m_zr_11_rv$port1__write_1 :
	       m_zr_11_rv$port1__read ;
  assign m_zr_12_rv$EN_port0__write =
	     m_xr_12_rv[21] && m_yr_12_rv[21] &&
	     m_zr_12_rv_port0__read__60_BIT_20_61_AND_NOT_m_ETC___d573 ;
  assign m_zr_12_rv$port1__read =
	     m_zr_12_rv$EN_port0__write ? 21'd699050 : m_zr_12_rv ;
  assign m_zr_12_rv$EN_port1__write =
	     m_xr_11_rv[21] && m_yr_11_rv[21] &&
	     m_zr_11_rv_port0__read__14_BIT_20_15_AND_NOT_m_ETC___d527 ;
  assign m_zr_12_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_11_rv_port0__read__12_BIT_ETC___d554 } ;
  assign m_zr_12_rv$port2__read =
	     m_zr_12_rv$EN_port1__write ?
	       m_zr_12_rv$port1__write_1 :
	       m_zr_12_rv$port1__read ;
  assign m_zr_13_rv$EN_port0__write =
	     m_xr_13_rv[21] && m_yr_13_rv[21] &&
	     m_zr_13_rv_port0__read__06_BIT_20_07_AND_NOT_m_ETC___d619 ;
  assign m_zr_13_rv$port1__read =
	     m_zr_13_rv$EN_port0__write ? 21'd699050 : m_zr_13_rv ;
  assign m_zr_13_rv$EN_port1__write =
	     m_xr_12_rv[21] && m_yr_12_rv[21] &&
	     m_zr_12_rv_port0__read__60_BIT_20_61_AND_NOT_m_ETC___d573 ;
  assign m_zr_13_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_12_rv_port0__read__58_BIT_ETC___d600 } ;
  assign m_zr_13_rv$port2__read =
	     m_zr_13_rv$EN_port1__write ?
	       m_zr_13_rv$port1__write_1 :
	       m_zr_13_rv$port1__read ;
  assign m_zr_14_rv$EN_port0__write =
	     m_xr_14_rv[21] && m_yr_14_rv[21] &&
	     m_zr_14_rv_port0__read__52_BIT_20_53_AND_NOT_m_ETC___d665 ;
  assign m_zr_14_rv$port1__read =
	     m_zr_14_rv$EN_port0__write ? 21'd699050 : m_zr_14_rv ;
  assign m_zr_14_rv$EN_port1__write =
	     m_xr_13_rv[21] && m_yr_13_rv[21] &&
	     m_zr_13_rv_port0__read__06_BIT_20_07_AND_NOT_m_ETC___d619 ;
  assign m_zr_14_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_13_rv_port0__read__04_BIT_ETC___d646 } ;
  assign m_zr_14_rv$port2__read =
	     m_zr_14_rv$EN_port1__write ?
	       m_zr_14_rv$port1__write_1 :
	       m_zr_14_rv$port1__read ;
  assign m_zr_15_rv$EN_port0__write =
	     m_xr_15_rv[21] && m_yr_15_rv[21] &&
	     m_zr_15_rv_port0__read__98_BIT_20_99_AND_NOT_m_ETC___d711 ;
  assign m_zr_15_rv$port1__read =
	     m_zr_15_rv$EN_port0__write ? 21'd699050 : m_zr_15_rv ;
  assign m_zr_15_rv$EN_port1__write =
	     m_xr_14_rv[21] && m_yr_14_rv[21] &&
	     m_zr_14_rv_port0__read__52_BIT_20_53_AND_NOT_m_ETC___d665 ;
  assign m_zr_15_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_14_rv_port0__read__50_BIT_ETC___d692 } ;
  assign m_zr_15_rv$port2__read =
	     m_zr_15_rv$EN_port1__write ?
	       m_zr_15_rv$port1__write_1 :
	       m_zr_15_rv$port1__read ;
  assign m_zr_16_rv$EN_port0__write =
	     m_xr_16_rv[21] && m_yr_16_rv[21] &&
	     m_zr_16_rv_port0__read__44_BIT_20_45_AND_NOT_m_ETC___d757 ;
  assign m_zr_16_rv$port1__read =
	     m_zr_16_rv$EN_port0__write ? 21'd699050 : m_zr_16_rv ;
  assign m_zr_16_rv$EN_port1__write =
	     m_xr_15_rv[21] && m_yr_15_rv[21] &&
	     m_zr_15_rv_port0__read__98_BIT_20_99_AND_NOT_m_ETC___d711 ;
  assign m_zr_16_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_15_rv_port0__read__96_BIT_ETC___d738 } ;
  assign m_zr_16_rv$port2__read =
	     m_zr_16_rv$EN_port1__write ?
	       m_zr_16_rv$port1__write_1 :
	       m_zr_16_rv$port1__read ;
  assign m_zr_17_rv$EN_port0__write =
	     m_xr_17_rv[21] && m_yr_17_rv[21] &&
	     m_zr_17_rv_port0__read__90_BIT_20_91_AND_NOT_m_ETC___d803 ;
  assign m_zr_17_rv$port1__read =
	     m_zr_17_rv$EN_port0__write ? 21'd699050 : m_zr_17_rv ;
  assign m_zr_17_rv$EN_port1__write =
	     m_xr_16_rv[21] && m_yr_16_rv[21] &&
	     m_zr_16_rv_port0__read__44_BIT_20_45_AND_NOT_m_ETC___d757 ;
  assign m_zr_17_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_16_rv_port0__read__42_BIT_ETC___d784 } ;
  assign m_zr_17_rv$port2__read =
	     m_zr_17_rv$EN_port1__write ?
	       m_zr_17_rv$port1__write_1 :
	       m_zr_17_rv$port1__read ;
  assign m_zr_18_rv$port1__read = EN_response_get ? 21'd699050 : m_zr_18_rv ;
  assign m_zr_18_rv$EN_port1__write =
	     m_xr_17_rv[21] && m_yr_17_rv[21] &&
	     m_zr_17_rv_port0__read__90_BIT_20_91_AND_NOT_m_ETC___d803 ;
  assign m_zr_18_rv$port1__write_1 =
	     { 1'd1,
	       IF_mode_AND_NOT_m_yr_17_rv_port0__read__88_BIT_ETC___d830 } ;
  assign m_zr_18_rv$port2__read =
	     m_zr_18_rv$EN_port1__write ?
	       m_zr_18_rv$port1__write_1 :
	       m_zr_18_rv$port1__read ;

  // register m_xr_0_rv
  assign m_xr_0_rv$D_IN = m_xr_0_rv$port2__read ;
  assign m_xr_0_rv$EN = 1'b1 ;

  // register m_xr_10_rv
  assign m_xr_10_rv$D_IN = m_xr_10_rv$port2__read ;
  assign m_xr_10_rv$EN = 1'b1 ;

  // register m_xr_11_rv
  assign m_xr_11_rv$D_IN = m_xr_11_rv$port2__read ;
  assign m_xr_11_rv$EN = 1'b1 ;

  // register m_xr_12_rv
  assign m_xr_12_rv$D_IN = m_xr_12_rv$port2__read ;
  assign m_xr_12_rv$EN = 1'b1 ;

  // register m_xr_13_rv
  assign m_xr_13_rv$D_IN = m_xr_13_rv$port2__read ;
  assign m_xr_13_rv$EN = 1'b1 ;

  // register m_xr_14_rv
  assign m_xr_14_rv$D_IN = m_xr_14_rv$port2__read ;
  assign m_xr_14_rv$EN = 1'b1 ;

  // register m_xr_15_rv
  assign m_xr_15_rv$D_IN = m_xr_15_rv$port2__read ;
  assign m_xr_15_rv$EN = 1'b1 ;

  // register m_xr_16_rv
  assign m_xr_16_rv$D_IN = m_xr_16_rv$port2__read ;
  assign m_xr_16_rv$EN = 1'b1 ;

  // register m_xr_17_rv
  assign m_xr_17_rv$D_IN = m_xr_17_rv$port2__read ;
  assign m_xr_17_rv$EN = 1'b1 ;

  // register m_xr_18_rv
  assign m_xr_18_rv$D_IN = m_xr_18_rv$port2__read ;
  assign m_xr_18_rv$EN = 1'b1 ;

  // register m_xr_1_rv
  assign m_xr_1_rv$D_IN = m_xr_1_rv$port2__read ;
  assign m_xr_1_rv$EN = 1'b1 ;

  // register m_xr_2_rv
  assign m_xr_2_rv$D_IN = m_xr_2_rv$port2__read ;
  assign m_xr_2_rv$EN = 1'b1 ;

  // register m_xr_3_rv
  assign m_xr_3_rv$D_IN = m_xr_3_rv$port2__read ;
  assign m_xr_3_rv$EN = 1'b1 ;

  // register m_xr_4_rv
  assign m_xr_4_rv$D_IN = m_xr_4_rv$port2__read ;
  assign m_xr_4_rv$EN = 1'b1 ;

  // register m_xr_5_rv
  assign m_xr_5_rv$D_IN = m_xr_5_rv$port2__read ;
  assign m_xr_5_rv$EN = 1'b1 ;

  // register m_xr_6_rv
  assign m_xr_6_rv$D_IN = m_xr_6_rv$port2__read ;
  assign m_xr_6_rv$EN = 1'b1 ;

  // register m_xr_7_rv
  assign m_xr_7_rv$D_IN = m_xr_7_rv$port2__read ;
  assign m_xr_7_rv$EN = 1'b1 ;

  // register m_xr_8_rv
  assign m_xr_8_rv$D_IN = m_xr_8_rv$port2__read ;
  assign m_xr_8_rv$EN = 1'b1 ;

  // register m_xr_9_rv
  assign m_xr_9_rv$D_IN = m_xr_9_rv$port2__read ;
  assign m_xr_9_rv$EN = 1'b1 ;

  // register m_yr_0_rv
  assign m_yr_0_rv$D_IN = m_yr_0_rv$port2__read ;
  assign m_yr_0_rv$EN = 1'b1 ;

  // register m_yr_10_rv
  assign m_yr_10_rv$D_IN = m_yr_10_rv$port2__read ;
  assign m_yr_10_rv$EN = 1'b1 ;

  // register m_yr_11_rv
  assign m_yr_11_rv$D_IN = m_yr_11_rv$port2__read ;
  assign m_yr_11_rv$EN = 1'b1 ;

  // register m_yr_12_rv
  assign m_yr_12_rv$D_IN = m_yr_12_rv$port2__read ;
  assign m_yr_12_rv$EN = 1'b1 ;

  // register m_yr_13_rv
  assign m_yr_13_rv$D_IN = m_yr_13_rv$port2__read ;
  assign m_yr_13_rv$EN = 1'b1 ;

  // register m_yr_14_rv
  assign m_yr_14_rv$D_IN = m_yr_14_rv$port2__read ;
  assign m_yr_14_rv$EN = 1'b1 ;

  // register m_yr_15_rv
  assign m_yr_15_rv$D_IN = m_yr_15_rv$port2__read ;
  assign m_yr_15_rv$EN = 1'b1 ;

  // register m_yr_16_rv
  assign m_yr_16_rv$D_IN = m_yr_16_rv$port2__read ;
  assign m_yr_16_rv$EN = 1'b1 ;

  // register m_yr_17_rv
  assign m_yr_17_rv$D_IN = m_yr_17_rv$port2__read ;
  assign m_yr_17_rv$EN = 1'b1 ;

  // register m_yr_18_rv
  assign m_yr_18_rv$D_IN = m_yr_18_rv$port2__read ;
  assign m_yr_18_rv$EN = 1'b1 ;

  // register m_yr_1_rv
  assign m_yr_1_rv$D_IN = m_yr_1_rv$port2__read ;
  assign m_yr_1_rv$EN = 1'b1 ;

  // register m_yr_2_rv
  assign m_yr_2_rv$D_IN = m_yr_2_rv$port2__read ;
  assign m_yr_2_rv$EN = 1'b1 ;

  // register m_yr_3_rv
  assign m_yr_3_rv$D_IN = m_yr_3_rv$port2__read ;
  assign m_yr_3_rv$EN = 1'b1 ;

  // register m_yr_4_rv
  assign m_yr_4_rv$D_IN = m_yr_4_rv$port2__read ;
  assign m_yr_4_rv$EN = 1'b1 ;

  // register m_yr_5_rv
  assign m_yr_5_rv$D_IN = m_yr_5_rv$port2__read ;
  assign m_yr_5_rv$EN = 1'b1 ;

  // register m_yr_6_rv
  assign m_yr_6_rv$D_IN = m_yr_6_rv$port2__read ;
  assign m_yr_6_rv$EN = 1'b1 ;

  // register m_yr_7_rv
  assign m_yr_7_rv$D_IN = m_yr_7_rv$port2__read ;
  assign m_yr_7_rv$EN = 1'b1 ;

  // register m_yr_8_rv
  assign m_yr_8_rv$D_IN = m_yr_8_rv$port2__read ;
  assign m_yr_8_rv$EN = 1'b1 ;

  // register m_yr_9_rv
  assign m_yr_9_rv$D_IN = m_yr_9_rv$port2__read ;
  assign m_yr_9_rv$EN = 1'b1 ;

  // register m_zr_0_rv
  assign m_zr_0_rv$D_IN = m_zr_0_rv$port2__read ;
  assign m_zr_0_rv$EN = 1'b1 ;

  // register m_zr_10_rv
  assign m_zr_10_rv$D_IN = m_zr_10_rv$port2__read ;
  assign m_zr_10_rv$EN = 1'b1 ;

  // register m_zr_11_rv
  assign m_zr_11_rv$D_IN = m_zr_11_rv$port2__read ;
  assign m_zr_11_rv$EN = 1'b1 ;

  // register m_zr_12_rv
  assign m_zr_12_rv$D_IN = m_zr_12_rv$port2__read ;
  assign m_zr_12_rv$EN = 1'b1 ;

  // register m_zr_13_rv
  assign m_zr_13_rv$D_IN = m_zr_13_rv$port2__read ;
  assign m_zr_13_rv$EN = 1'b1 ;

  // register m_zr_14_rv
  assign m_zr_14_rv$D_IN = m_zr_14_rv$port2__read ;
  assign m_zr_14_rv$EN = 1'b1 ;

  // register m_zr_15_rv
  assign m_zr_15_rv$D_IN = m_zr_15_rv$port2__read ;
  assign m_zr_15_rv$EN = 1'b1 ;

  // register m_zr_16_rv
  assign m_zr_16_rv$D_IN = m_zr_16_rv$port2__read ;
  assign m_zr_16_rv$EN = 1'b1 ;

  // register m_zr_17_rv
  assign m_zr_17_rv$D_IN = m_zr_17_rv$port2__read ;
  assign m_zr_17_rv$EN = 1'b1 ;

  // register m_zr_18_rv
  assign m_zr_18_rv$D_IN = m_zr_18_rv$port2__read ;
  assign m_zr_18_rv$EN = 1'b1 ;

  // register m_zr_1_rv
  assign m_zr_1_rv$D_IN = m_zr_1_rv$port2__read ;
  assign m_zr_1_rv$EN = 1'b1 ;

  // register m_zr_2_rv
  assign m_zr_2_rv$D_IN = m_zr_2_rv$port2__read ;
  assign m_zr_2_rv$EN = 1'b1 ;

  // register m_zr_3_rv
  assign m_zr_3_rv$D_IN = m_zr_3_rv$port2__read ;
  assign m_zr_3_rv$EN = 1'b1 ;

  // register m_zr_4_rv
  assign m_zr_4_rv$D_IN = m_zr_4_rv$port2__read ;
  assign m_zr_4_rv$EN = 1'b1 ;

  // register m_zr_5_rv
  assign m_zr_5_rv$D_IN = m_zr_5_rv$port2__read ;
  assign m_zr_5_rv$EN = 1'b1 ;

  // register m_zr_6_rv
  assign m_zr_6_rv$D_IN = m_zr_6_rv$port2__read ;
  assign m_zr_6_rv$EN = 1'b1 ;

  // register m_zr_7_rv
  assign m_zr_7_rv$D_IN = m_zr_7_rv$port2__read ;
  assign m_zr_7_rv$EN = 1'b1 ;

  // register m_zr_8_rv
  assign m_zr_8_rv$D_IN = m_zr_8_rv$port2__read ;
  assign m_zr_8_rv$EN = 1'b1 ;

  // register m_zr_9_rv
  assign m_zr_9_rv$D_IN = m_zr_9_rv$port2__read ;
  assign m_zr_9_rv$EN = 1'b1 ;

  // remaining internal signals
  assign IF_m_xr_0_rv_port0__read_BIT_21_THEN_m_xr_0_rv_ETC___d39 =
	     m_xr_0_rv_BITS_20_TO_0__q10 ;
  assign IF_m_xr_10_rv_port0__read__64_BIT_21_65_THEN_m_ETC___d499 =
	     { {10{m_xr_10_rv_BITS_20_TO_08_BITS_20_TO_10__q49[10]}},
	       m_xr_10_rv_BITS_20_TO_08_BITS_20_TO_10__q49 } ;
  assign IF_m_xr_11_rv_port0__read__10_BIT_21_11_THEN_m_ETC___d545 =
	     { {11{m_xr_11_rv_BITS_20_TO_04_BITS_20_TO_11__q55[9]}},
	       m_xr_11_rv_BITS_20_TO_04_BITS_20_TO_11__q55 } ;
  assign IF_m_xr_12_rv_port0__read__56_BIT_21_57_THEN_m_ETC___d591 =
	     { {12{m_xr_12_rv_BITS_20_TO_08_BITS_20_TO_12__q59[8]}},
	       m_xr_12_rv_BITS_20_TO_08_BITS_20_TO_12__q59 } ;
  assign IF_m_xr_13_rv_port0__read__02_BIT_21_03_THEN_m_ETC___d637 =
	     { {13{m_xr_13_rv_BITS_20_TO_02_BITS_20_TO_13__q63[7]}},
	       m_xr_13_rv_BITS_20_TO_02_BITS_20_TO_13__q63 } ;
  assign IF_m_xr_14_rv_port0__read__48_BIT_21_49_THEN_m_ETC___d683 =
	     { {14{m_xr_14_rv_BITS_20_TO_06_BITS_20_TO_14__q67[6]}},
	       m_xr_14_rv_BITS_20_TO_06_BITS_20_TO_14__q67 } ;
  assign IF_m_xr_15_rv_port0__read__94_BIT_21_95_THEN_m_ETC___d729 =
	     { {15{m_xr_15_rv_BITS_20_TO_00_BITS_20_TO_15__q71[5]}},
	       m_xr_15_rv_BITS_20_TO_00_BITS_20_TO_15__q71 } ;
  assign IF_m_xr_16_rv_port0__read__40_BIT_21_41_THEN_m_ETC___d775 =
	     { {16{m_xr_16_rv_BITS_20_TO_04_BITS_20_TO_16__q75[4]}},
	       m_xr_16_rv_BITS_20_TO_04_BITS_20_TO_16__q75 } ;
  assign IF_m_xr_17_rv_port0__read__86_BIT_21_87_THEN_m_ETC___d821 =
	     { {17{m_xr_17_rv_BITS_20_TO_08_BITS_20_TO_17__q79[3]}},
	       m_xr_17_rv_BITS_20_TO_08_BITS_20_TO_17__q79 } ;
  assign IF_m_xr_1_rv_port0__read__0_BIT_21_1_THEN_m_xr_ETC___d85 =
	     { m_xr_1_rv_BITS_20_TO_04_BITS_20_TO_1__q15[19],
	       m_xr_1_rv_BITS_20_TO_04_BITS_20_TO_1__q15 } ;
  assign IF_m_xr_2_rv_port0__read__6_BIT_21_7_THEN_m_xr_ETC___d131 =
	     { {2{m_xr_2_rv_BITS_20_TO_08_BITS_20_TO_2__q19[18]}},
	       m_xr_2_rv_BITS_20_TO_08_BITS_20_TO_2__q19 } ;
  assign IF_m_xr_3_rv_port0__read__42_BIT_21_43_THEN_m__ETC___d177 =
	     { {3{m_xr_3_rv_BITS_20_TO_02_BITS_20_TO_3__q23[17]}},
	       m_xr_3_rv_BITS_20_TO_02_BITS_20_TO_3__q23 } ;
  assign IF_m_xr_4_rv_port0__read__88_BIT_21_89_THEN_m__ETC___d223 =
	     { {4{m_xr_4_rv_BITS_20_TO_04_BITS_20_TO_4__q25[16]}},
	       m_xr_4_rv_BITS_20_TO_04_BITS_20_TO_4__q25 } ;
  assign IF_m_xr_5_rv_port0__read__34_BIT_21_35_THEN_m__ETC___d269 =
	     { {5{m_xr_5_rv_BITS_20_TO_00_BITS_20_TO_5__q31[15]}},
	       m_xr_5_rv_BITS_20_TO_00_BITS_20_TO_5__q31 } ;
  assign IF_m_xr_6_rv_port0__read__80_BIT_21_81_THEN_m__ETC___d315 =
	     { {6{m_xr_6_rv_BITS_20_TO_04_BITS_20_TO_6__q35[14]}},
	       m_xr_6_rv_BITS_20_TO_04_BITS_20_TO_6__q35 } ;
  assign IF_m_xr_7_rv_port0__read__26_BIT_21_27_THEN_m__ETC___d361 =
	     { {7{m_xr_7_rv_BITS_20_TO_08_BITS_20_TO_7__q39[13]}},
	       m_xr_7_rv_BITS_20_TO_08_BITS_20_TO_7__q39 } ;
  assign IF_m_xr_8_rv_port0__read__72_BIT_21_73_THEN_m__ETC___d407 =
	     { {8{m_xr_8_rv_BITS_20_TO_02_BITS_20_TO_8__q43[12]}},
	       m_xr_8_rv_BITS_20_TO_02_BITS_20_TO_8__q43 } ;
  assign IF_m_xr_9_rv_port0__read__18_BIT_21_19_THEN_m__ETC___d453 =
	     { {9{m_xr_9_rv_BITS_20_TO_04_BITS_20_TO_9__q45[11]}},
	       m_xr_9_rv_BITS_20_TO_04_BITS_20_TO_9__q45 } ;
  assign IF_m_yr_0_rv_port0__read_BIT_21_THEN_m_yr_0_rv_ETC___d34 =
	     m_yr_0_rv_BITS_20_TO_0__q11 ;
  assign IF_m_yr_10_rv_port0__read__66_BIT_21_67_THEN_m_ETC___d494 =
	     { {10{m_yr_10_rv_BITS_20_TO_00_BITS_20_TO_10__q51[10]}},
	       m_yr_10_rv_BITS_20_TO_00_BITS_20_TO_10__q51 } ;
  assign IF_m_yr_11_rv_port0__read__12_BIT_21_13_THEN_m_ETC___d540 =
	     { {11{m_yr_11_rv_BITS_20_TO_02_BITS_20_TO_11__q53[9]}},
	       m_yr_11_rv_BITS_20_TO_02_BITS_20_TO_11__q53 } ;
  assign IF_m_yr_12_rv_port0__read__58_BIT_21_59_THEN_m_ETC___d586 =
	     { {12{m_yr_12_rv_BITS_20_TO_06_BITS_20_TO_12__q57[8]}},
	       m_yr_12_rv_BITS_20_TO_06_BITS_20_TO_12__q57 } ;
  assign IF_m_yr_13_rv_port0__read__04_BIT_21_05_THEN_m_ETC___d632 =
	     { {13{m_yr_13_rv_BITS_20_TO_00_BITS_20_TO_13__q61[7]}},
	       m_yr_13_rv_BITS_20_TO_00_BITS_20_TO_13__q61 } ;
  assign IF_m_yr_14_rv_port0__read__50_BIT_21_51_THEN_m_ETC___d678 =
	     { {14{m_yr_14_rv_BITS_20_TO_04_BITS_20_TO_14__q65[6]}},
	       m_yr_14_rv_BITS_20_TO_04_BITS_20_TO_14__q65 } ;
  assign IF_m_yr_15_rv_port0__read__96_BIT_21_97_THEN_m_ETC___d724 =
	     { {15{m_yr_15_rv_BITS_20_TO_08_BITS_20_TO_15__q69[5]}},
	       m_yr_15_rv_BITS_20_TO_08_BITS_20_TO_15__q69 } ;
  assign IF_m_yr_16_rv_port0__read__42_BIT_21_43_THEN_m_ETC___d770 =
	     { {16{m_yr_16_rv_BITS_20_TO_02_BITS_20_TO_16__q73[4]}},
	       m_yr_16_rv_BITS_20_TO_02_BITS_20_TO_16__q73 } ;
  assign IF_m_yr_17_rv_port0__read__88_BIT_21_89_THEN_m_ETC___d816 =
	     { {17{m_yr_17_rv_BITS_20_TO_06_BITS_20_TO_17__q77[3]}},
	       m_yr_17_rv_BITS_20_TO_06_BITS_20_TO_17__q77 } ;
  assign IF_m_yr_1_rv_port0__read__2_BIT_21_3_THEN_m_yr_ETC___d80 =
	     { m_yr_1_rv_BITS_20_TO_02_BITS_20_TO_1__q13[19],
	       m_yr_1_rv_BITS_20_TO_02_BITS_20_TO_1__q13 } ;
  assign IF_m_yr_2_rv_port0__read__8_BIT_21_9_THEN_m_yr_ETC___d126 =
	     { {2{m_yr_2_rv_BITS_20_TO_06_BITS_20_TO_2__q17[18]}},
	       m_yr_2_rv_BITS_20_TO_06_BITS_20_TO_2__q17 } ;
  assign IF_m_yr_3_rv_port0__read__44_BIT_21_45_THEN_m__ETC___d172 =
	     { {3{m_yr_3_rv_BITS_20_TO_00_BITS_20_TO_3__q21[17]}},
	       m_yr_3_rv_BITS_20_TO_00_BITS_20_TO_3__q21 } ;
  assign IF_m_yr_4_rv_port0__read__90_BIT_21_91_THEN_m__ETC___d218 =
	     { {4{m_yr_4_rv_BITS_20_TO_06_BITS_20_TO_4__q27[16]}},
	       m_yr_4_rv_BITS_20_TO_06_BITS_20_TO_4__q27 } ;
  assign IF_m_yr_5_rv_port0__read__36_BIT_21_37_THEN_m__ETC___d264 =
	     { {5{m_yr_5_rv_BITS_20_TO_08_BITS_20_TO_5__q29[15]}},
	       m_yr_5_rv_BITS_20_TO_08_BITS_20_TO_5__q29 } ;
  assign IF_m_yr_6_rv_port0__read__82_BIT_21_83_THEN_m__ETC___d310 =
	     { {6{m_yr_6_rv_BITS_20_TO_02_BITS_20_TO_6__q33[14]}},
	       m_yr_6_rv_BITS_20_TO_02_BITS_20_TO_6__q33 } ;
  assign IF_m_yr_7_rv_port0__read__28_BIT_21_29_THEN_m__ETC___d356 =
	     { {7{m_yr_7_rv_BITS_20_TO_06_BITS_20_TO_7__q37[13]}},
	       m_yr_7_rv_BITS_20_TO_06_BITS_20_TO_7__q37 } ;
  assign IF_m_yr_8_rv_port0__read__74_BIT_21_75_THEN_m__ETC___d402 =
	     { {8{m_yr_8_rv_BITS_20_TO_00_BITS_20_TO_8__q41[12]}},
	       m_yr_8_rv_BITS_20_TO_00_BITS_20_TO_8__q41 } ;
  assign IF_m_yr_9_rv_port0__read__20_BIT_21_21_THEN_m__ETC___d448 =
	     { {9{m_yr_9_rv_BITS_20_TO_06_BITS_20_TO_9__q47[11]}},
	       m_yr_9_rv_BITS_20_TO_06_BITS_20_TO_9__q47 } ;
  assign IF_mode_AND_NOT_m_yr_0_rv_port0__read_BIT_20_3_ETC___d37 =
	     (mode && !m_yr_0_rv[20] || !mode && m_zr_0_rv[19]) ?
	       m_xr_0_rv[20:0] +
	       IF_m_yr_0_rv_port0__read_BIT_21_THEN_m_yr_0_rv_ETC___d34 :
	       m_xr_0_rv[20:0] -
	       IF_m_yr_0_rv_port0__read_BIT_21_THEN_m_yr_0_rv_ETC___d34 ;
  assign IF_mode_AND_NOT_m_yr_0_rv_port0__read_BIT_20_3_ETC___d42 =
	     (mode && !m_yr_0_rv[20] || !mode && m_zr_0_rv[19]) ?
	       m_yr_0_rv[20:0] -
	       IF_m_xr_0_rv_port0__read_BIT_21_THEN_m_xr_0_rv_ETC___d39 :
	       m_yr_0_rv[20:0] +
	       IF_m_xr_0_rv_port0__read_BIT_21_THEN_m_xr_0_rv_ETC___d39 ;
  assign IF_mode_AND_NOT_m_yr_0_rv_port0__read_BIT_20_3_ETC___d48 =
	     (mode && !m_yr_0_rv[20] || !mode && m_zr_0_rv[19]) ?
	       m_zr_0_rv[19:0] + 20'd131072 :
	       m_zr_0_rv[19:0] - 20'd131072 ;
  assign IF_mode_AND_NOT_m_yr_10_rv_port0__read__66_BIT_ETC___d497 =
	     (mode && !m_yr_10_rv[20] || !mode && m_zr_10_rv[19]) ?
	       m_xr_10_rv[20:0] +
	       IF_m_yr_10_rv_port0__read__66_BIT_21_67_THEN_m_ETC___d494 :
	       m_xr_10_rv[20:0] -
	       IF_m_yr_10_rv_port0__read__66_BIT_21_67_THEN_m_ETC___d494 ;
  assign IF_mode_AND_NOT_m_yr_10_rv_port0__read__66_BIT_ETC___d502 =
	     (mode && !m_yr_10_rv[20] || !mode && m_zr_10_rv[19]) ?
	       m_yr_10_rv[20:0] -
	       IF_m_xr_10_rv_port0__read__64_BIT_21_65_THEN_m_ETC___d499 :
	       m_yr_10_rv[20:0] +
	       IF_m_xr_10_rv_port0__read__64_BIT_21_65_THEN_m_ETC___d499 ;
  assign IF_mode_AND_NOT_m_yr_10_rv_port0__read__66_BIT_ETC___d508 =
	     (mode && !m_yr_10_rv[20] || !mode && m_zr_10_rv[19]) ?
	       m_zr_10_rv[19:0] + 20'd163 :
	       m_zr_10_rv[19:0] - 20'd163 ;
  assign IF_mode_AND_NOT_m_yr_11_rv_port0__read__12_BIT_ETC___d543 =
	     (mode && !m_yr_11_rv[20] || !mode && m_zr_11_rv[19]) ?
	       m_xr_11_rv[20:0] +
	       IF_m_yr_11_rv_port0__read__12_BIT_21_13_THEN_m_ETC___d540 :
	       m_xr_11_rv[20:0] -
	       IF_m_yr_11_rv_port0__read__12_BIT_21_13_THEN_m_ETC___d540 ;
  assign IF_mode_AND_NOT_m_yr_11_rv_port0__read__12_BIT_ETC___d548 =
	     (mode && !m_yr_11_rv[20] || !mode && m_zr_11_rv[19]) ?
	       m_yr_11_rv[20:0] -
	       IF_m_xr_11_rv_port0__read__10_BIT_21_11_THEN_m_ETC___d545 :
	       m_yr_11_rv[20:0] +
	       IF_m_xr_11_rv_port0__read__10_BIT_21_11_THEN_m_ETC___d545 ;
  assign IF_mode_AND_NOT_m_yr_11_rv_port0__read__12_BIT_ETC___d554 =
	     (mode && !m_yr_11_rv[20] || !mode && m_zr_11_rv[19]) ?
	       m_zr_11_rv[19:0] + 20'd81 :
	       m_zr_11_rv[19:0] - 20'd81 ;
  assign IF_mode_AND_NOT_m_yr_12_rv_port0__read__58_BIT_ETC___d589 =
	     (mode && !m_yr_12_rv[20] || !mode && m_zr_12_rv[19]) ?
	       m_xr_12_rv[20:0] +
	       IF_m_yr_12_rv_port0__read__58_BIT_21_59_THEN_m_ETC___d586 :
	       m_xr_12_rv[20:0] -
	       IF_m_yr_12_rv_port0__read__58_BIT_21_59_THEN_m_ETC___d586 ;
  assign IF_mode_AND_NOT_m_yr_12_rv_port0__read__58_BIT_ETC___d594 =
	     (mode && !m_yr_12_rv[20] || !mode && m_zr_12_rv[19]) ?
	       m_yr_12_rv[20:0] -
	       IF_m_xr_12_rv_port0__read__56_BIT_21_57_THEN_m_ETC___d591 :
	       m_yr_12_rv[20:0] +
	       IF_m_xr_12_rv_port0__read__56_BIT_21_57_THEN_m_ETC___d591 ;
  assign IF_mode_AND_NOT_m_yr_12_rv_port0__read__58_BIT_ETC___d600 =
	     (mode && !m_yr_12_rv[20] || !mode && m_zr_12_rv[19]) ?
	       m_zr_12_rv[19:0] + 20'd41 :
	       m_zr_12_rv[19:0] - 20'd41 ;
  assign IF_mode_AND_NOT_m_yr_13_rv_port0__read__04_BIT_ETC___d635 =
	     (mode && !m_yr_13_rv[20] || !mode && m_zr_13_rv[19]) ?
	       m_xr_13_rv[20:0] +
	       IF_m_yr_13_rv_port0__read__04_BIT_21_05_THEN_m_ETC___d632 :
	       m_xr_13_rv[20:0] -
	       IF_m_yr_13_rv_port0__read__04_BIT_21_05_THEN_m_ETC___d632 ;
  assign IF_mode_AND_NOT_m_yr_13_rv_port0__read__04_BIT_ETC___d640 =
	     (mode && !m_yr_13_rv[20] || !mode && m_zr_13_rv[19]) ?
	       m_yr_13_rv[20:0] -
	       IF_m_xr_13_rv_port0__read__02_BIT_21_03_THEN_m_ETC___d637 :
	       m_yr_13_rv[20:0] +
	       IF_m_xr_13_rv_port0__read__02_BIT_21_03_THEN_m_ETC___d637 ;
  assign IF_mode_AND_NOT_m_yr_13_rv_port0__read__04_BIT_ETC___d646 =
	     (mode && !m_yr_13_rv[20] || !mode && m_zr_13_rv[19]) ?
	       m_zr_13_rv[19:0] + 20'd20 :
	       m_zr_13_rv[19:0] - 20'd20 ;
  assign IF_mode_AND_NOT_m_yr_14_rv_port0__read__50_BIT_ETC___d681 =
	     (mode && !m_yr_14_rv[20] || !mode && m_zr_14_rv[19]) ?
	       m_xr_14_rv[20:0] +
	       IF_m_yr_14_rv_port0__read__50_BIT_21_51_THEN_m_ETC___d678 :
	       m_xr_14_rv[20:0] -
	       IF_m_yr_14_rv_port0__read__50_BIT_21_51_THEN_m_ETC___d678 ;
  assign IF_mode_AND_NOT_m_yr_14_rv_port0__read__50_BIT_ETC___d686 =
	     (mode && !m_yr_14_rv[20] || !mode && m_zr_14_rv[19]) ?
	       m_yr_14_rv[20:0] -
	       IF_m_xr_14_rv_port0__read__48_BIT_21_49_THEN_m_ETC___d683 :
	       m_yr_14_rv[20:0] +
	       IF_m_xr_14_rv_port0__read__48_BIT_21_49_THEN_m_ETC___d683 ;
  assign IF_mode_AND_NOT_m_yr_14_rv_port0__read__50_BIT_ETC___d692 =
	     (mode && !m_yr_14_rv[20] || !mode && m_zr_14_rv[19]) ?
	       m_zr_14_rv[19:0] + 20'd10 :
	       m_zr_14_rv[19:0] - 20'd10 ;
  assign IF_mode_AND_NOT_m_yr_15_rv_port0__read__96_BIT_ETC___d727 =
	     (mode && !m_yr_15_rv[20] || !mode && m_zr_15_rv[19]) ?
	       m_xr_15_rv[20:0] +
	       IF_m_yr_15_rv_port0__read__96_BIT_21_97_THEN_m_ETC___d724 :
	       m_xr_15_rv[20:0] -
	       IF_m_yr_15_rv_port0__read__96_BIT_21_97_THEN_m_ETC___d724 ;
  assign IF_mode_AND_NOT_m_yr_15_rv_port0__read__96_BIT_ETC___d732 =
	     (mode && !m_yr_15_rv[20] || !mode && m_zr_15_rv[19]) ?
	       m_yr_15_rv[20:0] -
	       IF_m_xr_15_rv_port0__read__94_BIT_21_95_THEN_m_ETC___d729 :
	       m_yr_15_rv[20:0] +
	       IF_m_xr_15_rv_port0__read__94_BIT_21_95_THEN_m_ETC___d729 ;
  assign IF_mode_AND_NOT_m_yr_15_rv_port0__read__96_BIT_ETC___d738 =
	     (mode && !m_yr_15_rv[20] || !mode && m_zr_15_rv[19]) ?
	       m_zr_15_rv[19:0] + 20'd5 :
	       m_zr_15_rv[19:0] - 20'd5 ;
  assign IF_mode_AND_NOT_m_yr_16_rv_port0__read__42_BIT_ETC___d773 =
	     (mode && !m_yr_16_rv[20] || !mode && m_zr_16_rv[19]) ?
	       m_xr_16_rv[20:0] +
	       IF_m_yr_16_rv_port0__read__42_BIT_21_43_THEN_m_ETC___d770 :
	       m_xr_16_rv[20:0] -
	       IF_m_yr_16_rv_port0__read__42_BIT_21_43_THEN_m_ETC___d770 ;
  assign IF_mode_AND_NOT_m_yr_16_rv_port0__read__42_BIT_ETC___d778 =
	     (mode && !m_yr_16_rv[20] || !mode && m_zr_16_rv[19]) ?
	       m_yr_16_rv[20:0] -
	       IF_m_xr_16_rv_port0__read__40_BIT_21_41_THEN_m_ETC___d775 :
	       m_yr_16_rv[20:0] +
	       IF_m_xr_16_rv_port0__read__40_BIT_21_41_THEN_m_ETC___d775 ;
  assign IF_mode_AND_NOT_m_yr_16_rv_port0__read__42_BIT_ETC___d784 =
	     (mode && !m_yr_16_rv[20] || !mode && m_zr_16_rv[19]) ?
	       m_zr_16_rv[19:0] + 20'd3 :
	       m_zr_16_rv[19:0] - 20'd3 ;
  assign IF_mode_AND_NOT_m_yr_17_rv_port0__read__88_BIT_ETC___d819 =
	     (mode && !m_yr_17_rv[20] || !mode && m_zr_17_rv[19]) ?
	       m_xr_17_rv[20:0] +
	       IF_m_yr_17_rv_port0__read__88_BIT_21_89_THEN_m_ETC___d816 :
	       m_xr_17_rv[20:0] -
	       IF_m_yr_17_rv_port0__read__88_BIT_21_89_THEN_m_ETC___d816 ;
  assign IF_mode_AND_NOT_m_yr_17_rv_port0__read__88_BIT_ETC___d824 =
	     (mode && !m_yr_17_rv[20] || !mode && m_zr_17_rv[19]) ?
	       m_yr_17_rv[20:0] -
	       IF_m_xr_17_rv_port0__read__86_BIT_21_87_THEN_m_ETC___d821 :
	       m_yr_17_rv[20:0] +
	       IF_m_xr_17_rv_port0__read__86_BIT_21_87_THEN_m_ETC___d821 ;
  assign IF_mode_AND_NOT_m_yr_17_rv_port0__read__88_BIT_ETC___d830 =
	     (mode && !m_yr_17_rv[20] || !mode && m_zr_17_rv[19]) ?
	       m_zr_17_rv[19:0] + 20'd1 :
	       m_zr_17_rv[19:0] - 20'd1 ;
  assign IF_mode_AND_NOT_m_yr_1_rv_port0__read__2_BIT_2_ETC___d83 =
	     (mode && !m_yr_1_rv[20] || !mode && m_zr_1_rv[19]) ?
	       m_xr_1_rv[20:0] +
	       IF_m_yr_1_rv_port0__read__2_BIT_21_3_THEN_m_yr_ETC___d80 :
	       m_xr_1_rv[20:0] -
	       IF_m_yr_1_rv_port0__read__2_BIT_21_3_THEN_m_yr_ETC___d80 ;
  assign IF_mode_AND_NOT_m_yr_1_rv_port0__read__2_BIT_2_ETC___d88 =
	     (mode && !m_yr_1_rv[20] || !mode && m_zr_1_rv[19]) ?
	       m_yr_1_rv[20:0] -
	       IF_m_xr_1_rv_port0__read__0_BIT_21_1_THEN_m_xr_ETC___d85 :
	       m_yr_1_rv[20:0] +
	       IF_m_xr_1_rv_port0__read__0_BIT_21_1_THEN_m_xr_ETC___d85 ;
  assign IF_mode_AND_NOT_m_yr_1_rv_port0__read__2_BIT_2_ETC___d94 =
	     (mode && !m_yr_1_rv[20] || !mode && m_zr_1_rv[19]) ?
	       m_zr_1_rv[19:0] + 20'd77376 :
	       m_zr_1_rv[19:0] - 20'd77376 ;
  assign IF_mode_AND_NOT_m_yr_2_rv_port0__read__8_BIT_2_ETC___d129 =
	     (mode && !m_yr_2_rv[20] || !mode && m_zr_2_rv[19]) ?
	       m_xr_2_rv[20:0] +
	       IF_m_yr_2_rv_port0__read__8_BIT_21_9_THEN_m_yr_ETC___d126 :
	       m_xr_2_rv[20:0] -
	       IF_m_yr_2_rv_port0__read__8_BIT_21_9_THEN_m_yr_ETC___d126 ;
  assign IF_mode_AND_NOT_m_yr_2_rv_port0__read__8_BIT_2_ETC___d134 =
	     (mode && !m_yr_2_rv[20] || !mode && m_zr_2_rv[19]) ?
	       m_yr_2_rv[20:0] -
	       IF_m_xr_2_rv_port0__read__6_BIT_21_7_THEN_m_xr_ETC___d131 :
	       m_yr_2_rv[20:0] +
	       IF_m_xr_2_rv_port0__read__6_BIT_21_7_THEN_m_xr_ETC___d131 ;
  assign IF_mode_AND_NOT_m_yr_2_rv_port0__read__8_BIT_2_ETC___d140 =
	     (mode && !m_yr_2_rv[20] || !mode && m_zr_2_rv[19]) ?
	       m_zr_2_rv[19:0] + 20'd40884 :
	       m_zr_2_rv[19:0] - 20'd40884 ;
  assign IF_mode_AND_NOT_m_yr_3_rv_port0__read__44_BIT__ETC___d175 =
	     (mode && !m_yr_3_rv[20] || !mode && m_zr_3_rv[19]) ?
	       m_xr_3_rv[20:0] +
	       IF_m_yr_3_rv_port0__read__44_BIT_21_45_THEN_m__ETC___d172 :
	       m_xr_3_rv[20:0] -
	       IF_m_yr_3_rv_port0__read__44_BIT_21_45_THEN_m__ETC___d172 ;
  assign IF_mode_AND_NOT_m_yr_3_rv_port0__read__44_BIT__ETC___d180 =
	     (mode && !m_yr_3_rv[20] || !mode && m_zr_3_rv[19]) ?
	       m_yr_3_rv[20:0] -
	       IF_m_xr_3_rv_port0__read__42_BIT_21_43_THEN_m__ETC___d177 :
	       m_yr_3_rv[20:0] +
	       IF_m_xr_3_rv_port0__read__42_BIT_21_43_THEN_m__ETC___d177 ;
  assign IF_mode_AND_NOT_m_yr_3_rv_port0__read__44_BIT__ETC___d186 =
	     (mode && !m_yr_3_rv[20] || !mode && m_zr_3_rv[19]) ?
	       m_zr_3_rv[19:0] + 20'd20753 :
	       m_zr_3_rv[19:0] - 20'd20753 ;
  assign IF_mode_AND_NOT_m_yr_4_rv_port0__read__90_BIT__ETC___d221 =
	     (mode && !m_yr_4_rv[20] || !mode && m_zr_4_rv[19]) ?
	       m_xr_4_rv[20:0] +
	       IF_m_yr_4_rv_port0__read__90_BIT_21_91_THEN_m__ETC___d218 :
	       m_xr_4_rv[20:0] -
	       IF_m_yr_4_rv_port0__read__90_BIT_21_91_THEN_m__ETC___d218 ;
  assign IF_mode_AND_NOT_m_yr_4_rv_port0__read__90_BIT__ETC___d226 =
	     (mode && !m_yr_4_rv[20] || !mode && m_zr_4_rv[19]) ?
	       m_yr_4_rv[20:0] -
	       IF_m_xr_4_rv_port0__read__88_BIT_21_89_THEN_m__ETC___d223 :
	       m_yr_4_rv[20:0] +
	       IF_m_xr_4_rv_port0__read__88_BIT_21_89_THEN_m__ETC___d223 ;
  assign IF_mode_AND_NOT_m_yr_4_rv_port0__read__90_BIT__ETC___d232 =
	     (mode && !m_yr_4_rv[20] || !mode && m_zr_4_rv[19]) ?
	       m_zr_4_rv[19:0] + 20'd10417 :
	       m_zr_4_rv[19:0] - 20'd10417 ;
  assign IF_mode_AND_NOT_m_yr_5_rv_port0__read__36_BIT__ETC___d267 =
	     (mode && !m_yr_5_rv[20] || !mode && m_zr_5_rv[19]) ?
	       m_xr_5_rv[20:0] +
	       IF_m_yr_5_rv_port0__read__36_BIT_21_37_THEN_m__ETC___d264 :
	       m_xr_5_rv[20:0] -
	       IF_m_yr_5_rv_port0__read__36_BIT_21_37_THEN_m__ETC___d264 ;
  assign IF_mode_AND_NOT_m_yr_5_rv_port0__read__36_BIT__ETC___d272 =
	     (mode && !m_yr_5_rv[20] || !mode && m_zr_5_rv[19]) ?
	       m_yr_5_rv[20:0] -
	       IF_m_xr_5_rv_port0__read__34_BIT_21_35_THEN_m__ETC___d269 :
	       m_yr_5_rv[20:0] +
	       IF_m_xr_5_rv_port0__read__34_BIT_21_35_THEN_m__ETC___d269 ;
  assign IF_mode_AND_NOT_m_yr_5_rv_port0__read__36_BIT__ETC___d278 =
	     (mode && !m_yr_5_rv[20] || !mode && m_zr_5_rv[19]) ?
	       m_zr_5_rv[19:0] + 20'd5213 :
	       m_zr_5_rv[19:0] - 20'd5213 ;
  assign IF_mode_AND_NOT_m_yr_6_rv_port0__read__82_BIT__ETC___d313 =
	     (mode && !m_yr_6_rv[20] || !mode && m_zr_6_rv[19]) ?
	       m_xr_6_rv[20:0] +
	       IF_m_yr_6_rv_port0__read__82_BIT_21_83_THEN_m__ETC___d310 :
	       m_xr_6_rv[20:0] -
	       IF_m_yr_6_rv_port0__read__82_BIT_21_83_THEN_m__ETC___d310 ;
  assign IF_mode_AND_NOT_m_yr_6_rv_port0__read__82_BIT__ETC___d318 =
	     (mode && !m_yr_6_rv[20] || !mode && m_zr_6_rv[19]) ?
	       m_yr_6_rv[20:0] -
	       IF_m_xr_6_rv_port0__read__80_BIT_21_81_THEN_m__ETC___d315 :
	       m_yr_6_rv[20:0] +
	       IF_m_xr_6_rv_port0__read__80_BIT_21_81_THEN_m__ETC___d315 ;
  assign IF_mode_AND_NOT_m_yr_6_rv_port0__read__82_BIT__ETC___d324 =
	     (mode && !m_yr_6_rv[20] || !mode && m_zr_6_rv[19]) ?
	       m_zr_6_rv[19:0] + 20'd2607 :
	       m_zr_6_rv[19:0] - 20'd2607 ;
  assign IF_mode_AND_NOT_m_yr_7_rv_port0__read__28_BIT__ETC___d359 =
	     (mode && !m_yr_7_rv[20] || !mode && m_zr_7_rv[19]) ?
	       m_xr_7_rv[20:0] +
	       IF_m_yr_7_rv_port0__read__28_BIT_21_29_THEN_m__ETC___d356 :
	       m_xr_7_rv[20:0] -
	       IF_m_yr_7_rv_port0__read__28_BIT_21_29_THEN_m__ETC___d356 ;
  assign IF_mode_AND_NOT_m_yr_7_rv_port0__read__28_BIT__ETC___d364 =
	     (mode && !m_yr_7_rv[20] || !mode && m_zr_7_rv[19]) ?
	       m_yr_7_rv[20:0] -
	       IF_m_xr_7_rv_port0__read__26_BIT_21_27_THEN_m__ETC___d361 :
	       m_yr_7_rv[20:0] +
	       IF_m_xr_7_rv_port0__read__26_BIT_21_27_THEN_m__ETC___d361 ;
  assign IF_mode_AND_NOT_m_yr_7_rv_port0__read__28_BIT__ETC___d370 =
	     (mode && !m_yr_7_rv[20] || !mode && m_zr_7_rv[19]) ?
	       m_zr_7_rv[19:0] + 20'd1304 :
	       m_zr_7_rv[19:0] - 20'd1304 ;
  assign IF_mode_AND_NOT_m_yr_8_rv_port0__read__74_BIT__ETC___d405 =
	     (mode && !m_yr_8_rv[20] || !mode && m_zr_8_rv[19]) ?
	       m_xr_8_rv[20:0] +
	       IF_m_yr_8_rv_port0__read__74_BIT_21_75_THEN_m__ETC___d402 :
	       m_xr_8_rv[20:0] -
	       IF_m_yr_8_rv_port0__read__74_BIT_21_75_THEN_m__ETC___d402 ;
  assign IF_mode_AND_NOT_m_yr_8_rv_port0__read__74_BIT__ETC___d410 =
	     (mode && !m_yr_8_rv[20] || !mode && m_zr_8_rv[19]) ?
	       m_yr_8_rv[20:0] -
	       IF_m_xr_8_rv_port0__read__72_BIT_21_73_THEN_m__ETC___d407 :
	       m_yr_8_rv[20:0] +
	       IF_m_xr_8_rv_port0__read__72_BIT_21_73_THEN_m__ETC___d407 ;
  assign IF_mode_AND_NOT_m_yr_8_rv_port0__read__74_BIT__ETC___d416 =
	     (mode && !m_yr_8_rv[20] || !mode && m_zr_8_rv[19]) ?
	       m_zr_8_rv[19:0] + 20'd652 :
	       m_zr_8_rv[19:0] - 20'd652 ;
  assign IF_mode_AND_NOT_m_yr_9_rv_port0__read__20_BIT__ETC___d451 =
	     (mode && !m_yr_9_rv[20] || !mode && m_zr_9_rv[19]) ?
	       m_xr_9_rv[20:0] +
	       IF_m_yr_9_rv_port0__read__20_BIT_21_21_THEN_m__ETC___d448 :
	       m_xr_9_rv[20:0] -
	       IF_m_yr_9_rv_port0__read__20_BIT_21_21_THEN_m__ETC___d448 ;
  assign IF_mode_AND_NOT_m_yr_9_rv_port0__read__20_BIT__ETC___d456 =
	     (mode && !m_yr_9_rv[20] || !mode && m_zr_9_rv[19]) ?
	       m_yr_9_rv[20:0] -
	       IF_m_xr_9_rv_port0__read__18_BIT_21_19_THEN_m__ETC___d453 :
	       m_yr_9_rv[20:0] +
	       IF_m_xr_9_rv_port0__read__18_BIT_21_19_THEN_m__ETC___d453 ;
  assign IF_mode_AND_NOT_m_yr_9_rv_port0__read__20_BIT__ETC___d462 =
	     (mode && !m_yr_9_rv[20] || !mode && m_zr_9_rv[19]) ?
	       m_zr_9_rv[19:0] + 20'd326 :
	       m_zr_9_rv[19:0] - 20'd326 ;
  assign IF_mode_AND_SEXT_request_put_BITS_47_TO_32_32__ETC___d858 =
	     mode_AND_SEXT_request_put_BITS_47_TO_32_32_33__ETC___d854 ?
	       -{ SEXT_request_put_BITS_31_TO_16_36___d837[16:0], 4'd0 } :
	       { SEXT_request_put_BITS_47_TO_32_32___d833[16:0], 4'd0 } ;
  assign IF_mode_AND_SEXT_request_put_BITS_47_TO_32_32__ETC___d864 =
	     mode_AND_SEXT_request_put_BITS_47_TO_32_32_33__ETC___d847 ?
	       -{ SEXT_request_put_BITS_47_TO_32_32___d833[16:0], 4'd0 } :
	       { mode_AND_SEXT_request_put_BITS_47_TO_32_32_33__ETC___d854 ?
		   SEXT_request_put_BITS_47_TO_32_32___d833[16:0] :
		   SEXT_request_put_BITS_31_TO_16_36___d837[16:0],
		 4'd0 } ;
  assign IF_mode_AND_SEXT_request_put_BITS_47_TO_32_32__ETC___d869 =
	     mode_AND_SEXT_request_put_BITS_47_TO_32_32_33__ETC___d847 ?
	       SEXT_request_put_BITS_15_TO_0_41_42_BITS_15_TO_ETC___d844 +
	       20'd262144 :
	       (mode_AND_SEXT_request_put_BITS_47_TO_32_32_33__ETC___d854 ?
		  SEXT_request_put_BITS_15_TO_0_41_42_BITS_15_TO_ETC___d844 -
		  20'd262144 :
		  SEXT_request_put_BITS_15_TO_0_41_42_BITS_15_TO_ETC___d844) ;
  assign SEXT_m_xr_18_rv_BITS_20_TO_0_BITS_20_TO_4__q3 =
	     { {4{m_xr_18_rv_BITS_20_TO_0_BITS_20_TO_4__q2[16]}},
	       m_xr_18_rv_BITS_20_TO_0_BITS_20_TO_4__q2 } ;
  assign SEXT_m_yr_18_rv_BITS_20_TO_0_BITS_20_TO_4__q6 =
	     { {4{m_yr_18_rv_BITS_20_TO_0_BITS_20_TO_4__q5[16]}},
	       m_yr_18_rv_BITS_20_TO_0_BITS_20_TO_4__q5 } ;
  assign SEXT_m_zr_18_rv_BITS_19_TO_0_BITS_19_TO_4__q9 =
	     { {4{m_zr_18_rv_BITS_19_TO_0_BITS_19_TO_4__q8[15]}},
	       m_zr_18_rv_BITS_19_TO_0_BITS_19_TO_4__q8 } ;
  assign SEXT_request_put_BITS_15_TO_02__q83 =
	     { {4{request_put_BITS_15_TO_0__q82[15]}},
	       request_put_BITS_15_TO_0__q82 } ;
  assign SEXT_request_put_BITS_15_TO_0_41_42_BITS_15_TO_ETC___d844 =
	     { SEXT_request_put_BITS_15_TO_02__q83[15:0], 4'd0 } ;
  assign SEXT_request_put_BITS_31_TO_16_36___d837 =
	     { {5{request_put_BITS_31_TO_16__q80[15]}},
	       request_put_BITS_31_TO_16__q80 } ;
  assign SEXT_request_put_BITS_47_TO_32_32___d833 =
	     { {5{request_put_BITS_47_TO_32__q81[15]}},
	       request_put_BITS_47_TO_32__q81 } ;
  assign m_xr_0_rv_BITS_20_TO_0__q10 = m_xr_0_rv[20:0] ;
  assign m_xr_10_rv_BITS_20_TO_08_BITS_20_TO_10__q49 =
	     m_xr_10_rv_BITS_20_TO_0__q48[20:10] ;
  assign m_xr_10_rv_BITS_20_TO_0__q48 = m_xr_10_rv[20:0] ;
  assign m_xr_11_rv_BITS_20_TO_04_BITS_20_TO_11__q55 =
	     m_xr_11_rv_BITS_20_TO_0__q54[20:11] ;
  assign m_xr_11_rv_BITS_20_TO_0__q54 = m_xr_11_rv[20:0] ;
  assign m_xr_12_rv_BITS_20_TO_08_BITS_20_TO_12__q59 =
	     m_xr_12_rv_BITS_20_TO_0__q58[20:12] ;
  assign m_xr_12_rv_BITS_20_TO_0__q58 = m_xr_12_rv[20:0] ;
  assign m_xr_13_rv_BITS_20_TO_02_BITS_20_TO_13__q63 =
	     m_xr_13_rv_BITS_20_TO_0__q62[20:13] ;
  assign m_xr_13_rv_BITS_20_TO_0__q62 = m_xr_13_rv[20:0] ;
  assign m_xr_14_rv_BITS_20_TO_06_BITS_20_TO_14__q67 =
	     m_xr_14_rv_BITS_20_TO_0__q66[20:14] ;
  assign m_xr_14_rv_BITS_20_TO_0__q66 = m_xr_14_rv[20:0] ;
  assign m_xr_15_rv_BITS_20_TO_00_BITS_20_TO_15__q71 =
	     m_xr_15_rv_BITS_20_TO_0__q70[20:15] ;
  assign m_xr_15_rv_BITS_20_TO_0__q70 = m_xr_15_rv[20:0] ;
  assign m_xr_16_rv_BITS_20_TO_04_BITS_20_TO_16__q75 =
	     m_xr_16_rv_BITS_20_TO_0__q74[20:16] ;
  assign m_xr_16_rv_BITS_20_TO_0__q74 = m_xr_16_rv[20:0] ;
  assign m_xr_17_rv_BITS_20_TO_08_BITS_20_TO_17__q79 =
	     m_xr_17_rv_BITS_20_TO_0__q78[20:17] ;
  assign m_xr_17_rv_BITS_20_TO_0__q78 = m_xr_17_rv[20:0] ;
  assign m_xr_18_rv_BITS_20_TO_0_BITS_20_TO_4__q2 =
	     m_xr_18_rv_BITS_20_TO_0__q1[20:4] ;
  assign m_xr_18_rv_BITS_20_TO_0__q1 = m_xr_18_rv[20:0] ;
  assign m_xr_1_rv_BITS_20_TO_04_BITS_20_TO_1__q15 =
	     m_xr_1_rv_BITS_20_TO_0__q14[20:1] ;
  assign m_xr_1_rv_BITS_20_TO_0__q14 = m_xr_1_rv[20:0] ;
  assign m_xr_2_rv_BITS_20_TO_08_BITS_20_TO_2__q19 =
	     m_xr_2_rv_BITS_20_TO_0__q18[20:2] ;
  assign m_xr_2_rv_BITS_20_TO_0__q18 = m_xr_2_rv[20:0] ;
  assign m_xr_3_rv_BITS_20_TO_02_BITS_20_TO_3__q23 =
	     m_xr_3_rv_BITS_20_TO_0__q22[20:3] ;
  assign m_xr_3_rv_BITS_20_TO_0__q22 = m_xr_3_rv[20:0] ;
  assign m_xr_4_rv_BITS_20_TO_04_BITS_20_TO_4__q25 =
	     m_xr_4_rv_BITS_20_TO_0__q24[20:4] ;
  assign m_xr_4_rv_BITS_20_TO_0__q24 = m_xr_4_rv[20:0] ;
  assign m_xr_5_rv_BITS_20_TO_00_BITS_20_TO_5__q31 =
	     m_xr_5_rv_BITS_20_TO_0__q30[20:5] ;
  assign m_xr_5_rv_BITS_20_TO_0__q30 = m_xr_5_rv[20:0] ;
  assign m_xr_6_rv_BITS_20_TO_04_BITS_20_TO_6__q35 =
	     m_xr_6_rv_BITS_20_TO_0__q34[20:6] ;
  assign m_xr_6_rv_BITS_20_TO_0__q34 = m_xr_6_rv[20:0] ;
  assign m_xr_7_rv_BITS_20_TO_08_BITS_20_TO_7__q39 =
	     m_xr_7_rv_BITS_20_TO_0__q38[20:7] ;
  assign m_xr_7_rv_BITS_20_TO_0__q38 = m_xr_7_rv[20:0] ;
  assign m_xr_8_rv_BITS_20_TO_02_BITS_20_TO_8__q43 =
	     m_xr_8_rv_BITS_20_TO_0__q42[20:8] ;
  assign m_xr_8_rv_BITS_20_TO_0__q42 = m_xr_8_rv[20:0] ;
  assign m_xr_9_rv_BITS_20_TO_04_BITS_20_TO_9__q45 =
	     m_xr_9_rv_BITS_20_TO_0__q44[20:9] ;
  assign m_xr_9_rv_BITS_20_TO_0__q44 = m_xr_9_rv[20:0] ;
  assign m_yr_0_rv_BITS_20_TO_0__q11 = m_yr_0_rv[20:0] ;
  assign m_yr_10_rv_BITS_20_TO_00_BITS_20_TO_10__q51 =
	     m_yr_10_rv_BITS_20_TO_0__q50[20:10] ;
  assign m_yr_10_rv_BITS_20_TO_0__q50 = m_yr_10_rv[20:0] ;
  assign m_yr_11_rv_BITS_20_TO_02_BITS_20_TO_11__q53 =
	     m_yr_11_rv_BITS_20_TO_0__q52[20:11] ;
  assign m_yr_11_rv_BITS_20_TO_0__q52 = m_yr_11_rv[20:0] ;
  assign m_yr_12_rv_BITS_20_TO_06_BITS_20_TO_12__q57 =
	     m_yr_12_rv_BITS_20_TO_0__q56[20:12] ;
  assign m_yr_12_rv_BITS_20_TO_0__q56 = m_yr_12_rv[20:0] ;
  assign m_yr_13_rv_BITS_20_TO_00_BITS_20_TO_13__q61 =
	     m_yr_13_rv_BITS_20_TO_0__q60[20:13] ;
  assign m_yr_13_rv_BITS_20_TO_0__q60 = m_yr_13_rv[20:0] ;
  assign m_yr_14_rv_BITS_20_TO_04_BITS_20_TO_14__q65 =
	     m_yr_14_rv_BITS_20_TO_0__q64[20:14] ;
  assign m_yr_14_rv_BITS_20_TO_0__q64 = m_yr_14_rv[20:0] ;
  assign m_yr_15_rv_BITS_20_TO_08_BITS_20_TO_15__q69 =
	     m_yr_15_rv_BITS_20_TO_0__q68[20:15] ;
  assign m_yr_15_rv_BITS_20_TO_0__q68 = m_yr_15_rv[20:0] ;
  assign m_yr_16_rv_BITS_20_TO_02_BITS_20_TO_16__q73 =
	     m_yr_16_rv_BITS_20_TO_0__q72[20:16] ;
  assign m_yr_16_rv_BITS_20_TO_0__q72 = m_yr_16_rv[20:0] ;
  assign m_yr_17_rv_BITS_20_TO_06_BITS_20_TO_17__q77 =
	     m_yr_17_rv_BITS_20_TO_0__q76[20:17] ;
  assign m_yr_17_rv_BITS_20_TO_0__q76 = m_yr_17_rv[20:0] ;
  assign m_yr_18_rv_BITS_20_TO_0_BITS_20_TO_4__q5 =
	     m_yr_18_rv_BITS_20_TO_0__q4[20:4] ;
  assign m_yr_18_rv_BITS_20_TO_0__q4 = m_yr_18_rv[20:0] ;
  assign m_yr_1_rv_BITS_20_TO_02_BITS_20_TO_1__q13 =
	     m_yr_1_rv_BITS_20_TO_0__q12[20:1] ;
  assign m_yr_1_rv_BITS_20_TO_0__q12 = m_yr_1_rv[20:0] ;
  assign m_yr_2_rv_BITS_20_TO_06_BITS_20_TO_2__q17 =
	     m_yr_2_rv_BITS_20_TO_0__q16[20:2] ;
  assign m_yr_2_rv_BITS_20_TO_0__q16 = m_yr_2_rv[20:0] ;
  assign m_yr_3_rv_BITS_20_TO_00_BITS_20_TO_3__q21 =
	     m_yr_3_rv_BITS_20_TO_0__q20[20:3] ;
  assign m_yr_3_rv_BITS_20_TO_0__q20 = m_yr_3_rv[20:0] ;
  assign m_yr_4_rv_BITS_20_TO_06_BITS_20_TO_4__q27 =
	     m_yr_4_rv_BITS_20_TO_0__q26[20:4] ;
  assign m_yr_4_rv_BITS_20_TO_0__q26 = m_yr_4_rv[20:0] ;
  assign m_yr_5_rv_BITS_20_TO_08_BITS_20_TO_5__q29 =
	     m_yr_5_rv_BITS_20_TO_0__q28[20:5] ;
  assign m_yr_5_rv_BITS_20_TO_0__q28 = m_yr_5_rv[20:0] ;
  assign m_yr_6_rv_BITS_20_TO_02_BITS_20_TO_6__q33 =
	     m_yr_6_rv_BITS_20_TO_0__q32[20:6] ;
  assign m_yr_6_rv_BITS_20_TO_0__q32 = m_yr_6_rv[20:0] ;
  assign m_yr_7_rv_BITS_20_TO_06_BITS_20_TO_7__q37 =
	     m_yr_7_rv_BITS_20_TO_0__q36[20:7] ;
  assign m_yr_7_rv_BITS_20_TO_0__q36 = m_yr_7_rv[20:0] ;
  assign m_yr_8_rv_BITS_20_TO_00_BITS_20_TO_8__q41 =
	     m_yr_8_rv_BITS_20_TO_0__q40[20:8] ;
  assign m_yr_8_rv_BITS_20_TO_0__q40 = m_yr_8_rv[20:0] ;
  assign m_yr_9_rv_BITS_20_TO_06_BITS_20_TO_9__q47 =
	     m_yr_9_rv_BITS_20_TO_0__q46[20:9] ;
  assign m_yr_9_rv_BITS_20_TO_0__q46 = m_yr_9_rv[20:0] ;
  assign m_zr_0_rv_port0__read_BIT_20_AND_NOT_m_xr_1_rv_ETC___d18 =
	     m_zr_0_rv[20] && !m_xr_1_rv$port1__read[21] &&
	     !m_yr_1_rv$port1__read[21] &&
	     !m_zr_1_rv$port1__read[20] ;
  assign m_zr_10_rv_port0__read__68_BIT_20_69_AND_NOT_m_ETC___d481 =
	     m_zr_10_rv[20] && !m_xr_11_rv$port1__read[21] &&
	     !m_yr_11_rv$port1__read[21] &&
	     !m_zr_11_rv$port1__read[20] ;
  assign m_zr_11_rv_port0__read__14_BIT_20_15_AND_NOT_m_ETC___d527 =
	     m_zr_11_rv[20] && !m_xr_12_rv$port1__read[21] &&
	     !m_yr_12_rv$port1__read[21] &&
	     !m_zr_12_rv$port1__read[20] ;
  assign m_zr_12_rv_port0__read__60_BIT_20_61_AND_NOT_m_ETC___d573 =
	     m_zr_12_rv[20] && !m_xr_13_rv$port1__read[21] &&
	     !m_yr_13_rv$port1__read[21] &&
	     !m_zr_13_rv$port1__read[20] ;
  assign m_zr_13_rv_port0__read__06_BIT_20_07_AND_NOT_m_ETC___d619 =
	     m_zr_13_rv[20] && !m_xr_14_rv$port1__read[21] &&
	     !m_yr_14_rv$port1__read[21] &&
	     !m_zr_14_rv$port1__read[20] ;
  assign m_zr_14_rv_port0__read__52_BIT_20_53_AND_NOT_m_ETC___d665 =
	     m_zr_14_rv[20] && !m_xr_15_rv$port1__read[21] &&
	     !m_yr_15_rv$port1__read[21] &&
	     !m_zr_15_rv$port1__read[20] ;
  assign m_zr_15_rv_port0__read__98_BIT_20_99_AND_NOT_m_ETC___d711 =
	     m_zr_15_rv[20] && !m_xr_16_rv$port1__read[21] &&
	     !m_yr_16_rv$port1__read[21] &&
	     !m_zr_16_rv$port1__read[20] ;
  assign m_zr_16_rv_port0__read__44_BIT_20_45_AND_NOT_m_ETC___d757 =
	     m_zr_16_rv[20] && !m_xr_17_rv$port1__read[21] &&
	     !m_yr_17_rv$port1__read[21] &&
	     !m_zr_17_rv$port1__read[20] ;
  assign m_zr_17_rv_port0__read__90_BIT_20_91_AND_NOT_m_ETC___d803 =
	     m_zr_17_rv[20] && !m_xr_18_rv$port1__read[21] &&
	     !m_yr_18_rv$port1__read[21] &&
	     !m_zr_18_rv$port1__read[20] ;
  assign m_zr_18_rv_BITS_19_TO_0_BITS_19_TO_4__q8 =
	     m_zr_18_rv_BITS_19_TO_0__q7[19:4] ;
  assign m_zr_18_rv_BITS_19_TO_0__q7 = m_zr_18_rv[19:0] ;
  assign m_zr_1_rv_port0__read__4_BIT_20_5_AND_NOT_m_xr_ETC___d67 =
	     m_zr_1_rv[20] && !m_xr_2_rv$port1__read[21] &&
	     !m_yr_2_rv$port1__read[21] &&
	     !m_zr_2_rv$port1__read[20] ;
  assign m_zr_2_rv_port0__read__00_BIT_20_01_AND_NOT_m__ETC___d113 =
	     m_zr_2_rv[20] && !m_xr_3_rv$port1__read[21] &&
	     !m_yr_3_rv$port1__read[21] &&
	     !m_zr_3_rv$port1__read[20] ;
  assign m_zr_3_rv_port0__read__46_BIT_20_47_AND_NOT_m__ETC___d159 =
	     m_zr_3_rv[20] && !m_xr_4_rv$port1__read[21] &&
	     !m_yr_4_rv$port1__read[21] &&
	     !m_zr_4_rv$port1__read[20] ;
  assign m_zr_4_rv_port0__read__92_BIT_20_93_AND_NOT_m__ETC___d205 =
	     m_zr_4_rv[20] && !m_xr_5_rv$port1__read[21] &&
	     !m_yr_5_rv$port1__read[21] &&
	     !m_zr_5_rv$port1__read[20] ;
  assign m_zr_5_rv_port0__read__38_BIT_20_39_AND_NOT_m__ETC___d251 =
	     m_zr_5_rv[20] && !m_xr_6_rv$port1__read[21] &&
	     !m_yr_6_rv$port1__read[21] &&
	     !m_zr_6_rv$port1__read[20] ;
  assign m_zr_6_rv_port0__read__84_BIT_20_85_AND_NOT_m__ETC___d297 =
	     m_zr_6_rv[20] && !m_xr_7_rv$port1__read[21] &&
	     !m_yr_7_rv$port1__read[21] &&
	     !m_zr_7_rv$port1__read[20] ;
  assign m_zr_7_rv_port0__read__30_BIT_20_31_AND_NOT_m__ETC___d343 =
	     m_zr_7_rv[20] && !m_xr_8_rv$port1__read[21] &&
	     !m_yr_8_rv$port1__read[21] &&
	     !m_zr_8_rv$port1__read[20] ;
  assign m_zr_8_rv_port0__read__76_BIT_20_77_AND_NOT_m__ETC___d389 =
	     m_zr_8_rv[20] && !m_xr_9_rv$port1__read[21] &&
	     !m_yr_9_rv$port1__read[21] &&
	     !m_zr_9_rv$port1__read[20] ;
  assign m_zr_9_rv_port0__read__22_BIT_20_23_AND_NOT_m__ETC___d435 =
	     m_zr_9_rv[20] && !m_xr_10_rv$port1__read[21] &&
	     !m_yr_10_rv$port1__read[21] &&
	     !m_zr_10_rv$port1__read[20] ;
  assign mode_AND_SEXT_request_put_BITS_47_TO_32_32_33__ETC___d847 =
	     mode && SEXT_request_put_BITS_47_TO_32_32___d833[16] &&
	     !SEXT_request_put_BITS_31_TO_16_36___d837[16] ||
	     !mode &&
	     (SEXT_request_put_BITS_15_TO_0_41_42_BITS_15_TO_ETC___d844 ^
	      20'h80000) <
	     20'd262144 ;
  assign mode_AND_SEXT_request_put_BITS_47_TO_32_32_33__ETC___d854 =
	     mode && SEXT_request_put_BITS_47_TO_32_32___d833[16] &&
	     SEXT_request_put_BITS_31_TO_16_36___d837[16] ||
	     !mode &&
	     (SEXT_request_put_BITS_15_TO_0_41_42_BITS_15_TO_ETC___d844 ^
	      20'h80000) >=
	     20'd786432 ;
  assign request_put_BITS_15_TO_0__q82 = request_put[15:0] ;
  assign request_put_BITS_31_TO_16__q80 = request_put[31:16] ;
  assign request_put_BITS_47_TO_32__q81 = request_put[47:32] ;

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        m_xr_0_rv <= `BSV_ASSIGNMENT_DELAY 22'd699050;
	m_xr_10_rv <= `BSV_ASSIGNMENT_DELAY 22'd699050;
	m_xr_11_rv <= `BSV_ASSIGNMENT_DELAY 22'd699050;
	m_xr_12_rv <= `BSV_ASSIGNMENT_DELAY 22'd699050;
	m_xr_13_rv <= `BSV_ASSIGNMENT_DELAY 22'd699050;
	m_xr_14_rv <= `BSV_ASSIGNMENT_DELAY 22'd699050;
	m_xr_15_rv <= `BSV_ASSIGNMENT_DELAY 22'd699050;
	m_xr_16_rv <= `BSV_ASSIGNMENT_DELAY 22'd699050;
	m_xr_17_rv <= `BSV_ASSIGNMENT_DELAY 22'd699050;
	m_xr_18_rv <= `BSV_ASSIGNMENT_DELAY 22'd699050;
	m_xr_1_rv <= `BSV_ASSIGNMENT_DELAY 22'd699050;
	m_xr_2_rv <= `BSV_ASSIGNMENT_DELAY 22'd699050;
	m_xr_3_rv <= `BSV_ASSIGNMENT_DELAY 22'd699050;
	m_xr_4_rv <= `BSV_ASSIGNMENT_DELAY 22'd699050;
	m_xr_5_rv <= `BSV_ASSIGNMENT_DELAY 22'd699050;
	m_xr_6_rv <= `BSV_ASSIGNMENT_DELAY 22'd699050;
	m_xr_7_rv <= `BSV_ASSIGNMENT_DELAY 22'd699050;
	m_xr_8_rv <= `BSV_ASSIGNMENT_DELAY 22'd699050;
	m_xr_9_rv <= `BSV_ASSIGNMENT_DELAY 22'd699050;
	m_yr_0_rv <= `BSV_ASSIGNMENT_DELAY 22'd699050;
	m_yr_10_rv <= `BSV_ASSIGNMENT_DELAY 22'd699050;
	m_yr_11_rv <= `BSV_ASSIGNMENT_DELAY 22'd699050;
	m_yr_12_rv <= `BSV_ASSIGNMENT_DELAY 22'd699050;
	m_yr_13_rv <= `BSV_ASSIGNMENT_DELAY 22'd699050;
	m_yr_14_rv <= `BSV_ASSIGNMENT_DELAY 22'd699050;
	m_yr_15_rv <= `BSV_ASSIGNMENT_DELAY 22'd699050;
	m_yr_16_rv <= `BSV_ASSIGNMENT_DELAY 22'd699050;
	m_yr_17_rv <= `BSV_ASSIGNMENT_DELAY 22'd699050;
	m_yr_18_rv <= `BSV_ASSIGNMENT_DELAY 22'd699050;
	m_yr_1_rv <= `BSV_ASSIGNMENT_DELAY 22'd699050;
	m_yr_2_rv <= `BSV_ASSIGNMENT_DELAY 22'd699050;
	m_yr_3_rv <= `BSV_ASSIGNMENT_DELAY 22'd699050;
	m_yr_4_rv <= `BSV_ASSIGNMENT_DELAY 22'd699050;
	m_yr_5_rv <= `BSV_ASSIGNMENT_DELAY 22'd699050;
	m_yr_6_rv <= `BSV_ASSIGNMENT_DELAY 22'd699050;
	m_yr_7_rv <= `BSV_ASSIGNMENT_DELAY 22'd699050;
	m_yr_8_rv <= `BSV_ASSIGNMENT_DELAY 22'd699050;
	m_yr_9_rv <= `BSV_ASSIGNMENT_DELAY 22'd699050;
	m_zr_0_rv <= `BSV_ASSIGNMENT_DELAY 21'd699050;
	m_zr_10_rv <= `BSV_ASSIGNMENT_DELAY 21'd699050;
	m_zr_11_rv <= `BSV_ASSIGNMENT_DELAY 21'd699050;
	m_zr_12_rv <= `BSV_ASSIGNMENT_DELAY 21'd699050;
	m_zr_13_rv <= `BSV_ASSIGNMENT_DELAY 21'd699050;
	m_zr_14_rv <= `BSV_ASSIGNMENT_DELAY 21'd699050;
	m_zr_15_rv <= `BSV_ASSIGNMENT_DELAY 21'd699050;
	m_zr_16_rv <= `BSV_ASSIGNMENT_DELAY 21'd699050;
	m_zr_17_rv <= `BSV_ASSIGNMENT_DELAY 21'd699050;
	m_zr_18_rv <= `BSV_ASSIGNMENT_DELAY 21'd699050;
	m_zr_1_rv <= `BSV_ASSIGNMENT_DELAY 21'd699050;
	m_zr_2_rv <= `BSV_ASSIGNMENT_DELAY 21'd699050;
	m_zr_3_rv <= `BSV_ASSIGNMENT_DELAY 21'd699050;
	m_zr_4_rv <= `BSV_ASSIGNMENT_DELAY 21'd699050;
	m_zr_5_rv <= `BSV_ASSIGNMENT_DELAY 21'd699050;
	m_zr_6_rv <= `BSV_ASSIGNMENT_DELAY 21'd699050;
	m_zr_7_rv <= `BSV_ASSIGNMENT_DELAY 21'd699050;
	m_zr_8_rv <= `BSV_ASSIGNMENT_DELAY 21'd699050;
	m_zr_9_rv <= `BSV_ASSIGNMENT_DELAY 21'd699050;
      end
    else
      begin
        if (m_xr_0_rv$EN) m_xr_0_rv <= `BSV_ASSIGNMENT_DELAY m_xr_0_rv$D_IN;
	if (m_xr_10_rv$EN)
	  m_xr_10_rv <= `BSV_ASSIGNMENT_DELAY m_xr_10_rv$D_IN;
	if (m_xr_11_rv$EN)
	  m_xr_11_rv <= `BSV_ASSIGNMENT_DELAY m_xr_11_rv$D_IN;
	if (m_xr_12_rv$EN)
	  m_xr_12_rv <= `BSV_ASSIGNMENT_DELAY m_xr_12_rv$D_IN;
	if (m_xr_13_rv$EN)
	  m_xr_13_rv <= `BSV_ASSIGNMENT_DELAY m_xr_13_rv$D_IN;
	if (m_xr_14_rv$EN)
	  m_xr_14_rv <= `BSV_ASSIGNMENT_DELAY m_xr_14_rv$D_IN;
	if (m_xr_15_rv$EN)
	  m_xr_15_rv <= `BSV_ASSIGNMENT_DELAY m_xr_15_rv$D_IN;
	if (m_xr_16_rv$EN)
	  m_xr_16_rv <= `BSV_ASSIGNMENT_DELAY m_xr_16_rv$D_IN;
	if (m_xr_17_rv$EN)
	  m_xr_17_rv <= `BSV_ASSIGNMENT_DELAY m_xr_17_rv$D_IN;
	if (m_xr_18_rv$EN)
	  m_xr_18_rv <= `BSV_ASSIGNMENT_DELAY m_xr_18_rv$D_IN;
	if (m_xr_1_rv$EN) m_xr_1_rv <= `BSV_ASSIGNMENT_DELAY m_xr_1_rv$D_IN;
	if (m_xr_2_rv$EN) m_xr_2_rv <= `BSV_ASSIGNMENT_DELAY m_xr_2_rv$D_IN;
	if (m_xr_3_rv$EN) m_xr_3_rv <= `BSV_ASSIGNMENT_DELAY m_xr_3_rv$D_IN;
	if (m_xr_4_rv$EN) m_xr_4_rv <= `BSV_ASSIGNMENT_DELAY m_xr_4_rv$D_IN;
	if (m_xr_5_rv$EN) m_xr_5_rv <= `BSV_ASSIGNMENT_DELAY m_xr_5_rv$D_IN;
	if (m_xr_6_rv$EN) m_xr_6_rv <= `BSV_ASSIGNMENT_DELAY m_xr_6_rv$D_IN;
	if (m_xr_7_rv$EN) m_xr_7_rv <= `BSV_ASSIGNMENT_DELAY m_xr_7_rv$D_IN;
	if (m_xr_8_rv$EN) m_xr_8_rv <= `BSV_ASSIGNMENT_DELAY m_xr_8_rv$D_IN;
	if (m_xr_9_rv$EN) m_xr_9_rv <= `BSV_ASSIGNMENT_DELAY m_xr_9_rv$D_IN;
	if (m_yr_0_rv$EN) m_yr_0_rv <= `BSV_ASSIGNMENT_DELAY m_yr_0_rv$D_IN;
	if (m_yr_10_rv$EN)
	  m_yr_10_rv <= `BSV_ASSIGNMENT_DELAY m_yr_10_rv$D_IN;
	if (m_yr_11_rv$EN)
	  m_yr_11_rv <= `BSV_ASSIGNMENT_DELAY m_yr_11_rv$D_IN;
	if (m_yr_12_rv$EN)
	  m_yr_12_rv <= `BSV_ASSIGNMENT_DELAY m_yr_12_rv$D_IN;
	if (m_yr_13_rv$EN)
	  m_yr_13_rv <= `BSV_ASSIGNMENT_DELAY m_yr_13_rv$D_IN;
	if (m_yr_14_rv$EN)
	  m_yr_14_rv <= `BSV_ASSIGNMENT_DELAY m_yr_14_rv$D_IN;
	if (m_yr_15_rv$EN)
	  m_yr_15_rv <= `BSV_ASSIGNMENT_DELAY m_yr_15_rv$D_IN;
	if (m_yr_16_rv$EN)
	  m_yr_16_rv <= `BSV_ASSIGNMENT_DELAY m_yr_16_rv$D_IN;
	if (m_yr_17_rv$EN)
	  m_yr_17_rv <= `BSV_ASSIGNMENT_DELAY m_yr_17_rv$D_IN;
	if (m_yr_18_rv$EN)
	  m_yr_18_rv <= `BSV_ASSIGNMENT_DELAY m_yr_18_rv$D_IN;
	if (m_yr_1_rv$EN) m_yr_1_rv <= `BSV_ASSIGNMENT_DELAY m_yr_1_rv$D_IN;
	if (m_yr_2_rv$EN) m_yr_2_rv <= `BSV_ASSIGNMENT_DELAY m_yr_2_rv$D_IN;
	if (m_yr_3_rv$EN) m_yr_3_rv <= `BSV_ASSIGNMENT_DELAY m_yr_3_rv$D_IN;
	if (m_yr_4_rv$EN) m_yr_4_rv <= `BSV_ASSIGNMENT_DELAY m_yr_4_rv$D_IN;
	if (m_yr_5_rv$EN) m_yr_5_rv <= `BSV_ASSIGNMENT_DELAY m_yr_5_rv$D_IN;
	if (m_yr_6_rv$EN) m_yr_6_rv <= `BSV_ASSIGNMENT_DELAY m_yr_6_rv$D_IN;
	if (m_yr_7_rv$EN) m_yr_7_rv <= `BSV_ASSIGNMENT_DELAY m_yr_7_rv$D_IN;
	if (m_yr_8_rv$EN) m_yr_8_rv <= `BSV_ASSIGNMENT_DELAY m_yr_8_rv$D_IN;
	if (m_yr_9_rv$EN) m_yr_9_rv <= `BSV_ASSIGNMENT_DELAY m_yr_9_rv$D_IN;
	if (m_zr_0_rv$EN) m_zr_0_rv <= `BSV_ASSIGNMENT_DELAY m_zr_0_rv$D_IN;
	if (m_zr_10_rv$EN)
	  m_zr_10_rv <= `BSV_ASSIGNMENT_DELAY m_zr_10_rv$D_IN;
	if (m_zr_11_rv$EN)
	  m_zr_11_rv <= `BSV_ASSIGNMENT_DELAY m_zr_11_rv$D_IN;
	if (m_zr_12_rv$EN)
	  m_zr_12_rv <= `BSV_ASSIGNMENT_DELAY m_zr_12_rv$D_IN;
	if (m_zr_13_rv$EN)
	  m_zr_13_rv <= `BSV_ASSIGNMENT_DELAY m_zr_13_rv$D_IN;
	if (m_zr_14_rv$EN)
	  m_zr_14_rv <= `BSV_ASSIGNMENT_DELAY m_zr_14_rv$D_IN;
	if (m_zr_15_rv$EN)
	  m_zr_15_rv <= `BSV_ASSIGNMENT_DELAY m_zr_15_rv$D_IN;
	if (m_zr_16_rv$EN)
	  m_zr_16_rv <= `BSV_ASSIGNMENT_DELAY m_zr_16_rv$D_IN;
	if (m_zr_17_rv$EN)
	  m_zr_17_rv <= `BSV_ASSIGNMENT_DELAY m_zr_17_rv$D_IN;
	if (m_zr_18_rv$EN)
	  m_zr_18_rv <= `BSV_ASSIGNMENT_DELAY m_zr_18_rv$D_IN;
	if (m_zr_1_rv$EN) m_zr_1_rv <= `BSV_ASSIGNMENT_DELAY m_zr_1_rv$D_IN;
	if (m_zr_2_rv$EN) m_zr_2_rv <= `BSV_ASSIGNMENT_DELAY m_zr_2_rv$D_IN;
	if (m_zr_3_rv$EN) m_zr_3_rv <= `BSV_ASSIGNMENT_DELAY m_zr_3_rv$D_IN;
	if (m_zr_4_rv$EN) m_zr_4_rv <= `BSV_ASSIGNMENT_DELAY m_zr_4_rv$D_IN;
	if (m_zr_5_rv$EN) m_zr_5_rv <= `BSV_ASSIGNMENT_DELAY m_zr_5_rv$D_IN;
	if (m_zr_6_rv$EN) m_zr_6_rv <= `BSV_ASSIGNMENT_DELAY m_zr_6_rv$D_IN;
	if (m_zr_7_rv$EN) m_zr_7_rv <= `BSV_ASSIGNMENT_DELAY m_zr_7_rv$D_IN;
	if (m_zr_8_rv$EN) m_zr_8_rv <= `BSV_ASSIGNMENT_DELAY m_zr_8_rv$D_IN;
	if (m_zr_9_rv$EN) m_zr_9_rv <= `BSV_ASSIGNMENT_DELAY m_zr_9_rv$D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    m_xr_0_rv = 22'h2AAAAA;
    m_xr_10_rv = 22'h2AAAAA;
    m_xr_11_rv = 22'h2AAAAA;
    m_xr_12_rv = 22'h2AAAAA;
    m_xr_13_rv = 22'h2AAAAA;
    m_xr_14_rv = 22'h2AAAAA;
    m_xr_15_rv = 22'h2AAAAA;
    m_xr_16_rv = 22'h2AAAAA;
    m_xr_17_rv = 22'h2AAAAA;
    m_xr_18_rv = 22'h2AAAAA;
    m_xr_1_rv = 22'h2AAAAA;
    m_xr_2_rv = 22'h2AAAAA;
    m_xr_3_rv = 22'h2AAAAA;
    m_xr_4_rv = 22'h2AAAAA;
    m_xr_5_rv = 22'h2AAAAA;
    m_xr_6_rv = 22'h2AAAAA;
    m_xr_7_rv = 22'h2AAAAA;
    m_xr_8_rv = 22'h2AAAAA;
    m_xr_9_rv = 22'h2AAAAA;
    m_yr_0_rv = 22'h2AAAAA;
    m_yr_10_rv = 22'h2AAAAA;
    m_yr_11_rv = 22'h2AAAAA;
    m_yr_12_rv = 22'h2AAAAA;
    m_yr_13_rv = 22'h2AAAAA;
    m_yr_14_rv = 22'h2AAAAA;
    m_yr_15_rv = 22'h2AAAAA;
    m_yr_16_rv = 22'h2AAAAA;
    m_yr_17_rv = 22'h2AAAAA;
    m_yr_18_rv = 22'h2AAAAA;
    m_yr_1_rv = 22'h2AAAAA;
    m_yr_2_rv = 22'h2AAAAA;
    m_yr_3_rv = 22'h2AAAAA;
    m_yr_4_rv = 22'h2AAAAA;
    m_yr_5_rv = 22'h2AAAAA;
    m_yr_6_rv = 22'h2AAAAA;
    m_yr_7_rv = 22'h2AAAAA;
    m_yr_8_rv = 22'h2AAAAA;
    m_yr_9_rv = 22'h2AAAAA;
    m_zr_0_rv = 21'h0AAAAA;
    m_zr_10_rv = 21'h0AAAAA;
    m_zr_11_rv = 21'h0AAAAA;
    m_zr_12_rv = 21'h0AAAAA;
    m_zr_13_rv = 21'h0AAAAA;
    m_zr_14_rv = 21'h0AAAAA;
    m_zr_15_rv = 21'h0AAAAA;
    m_zr_16_rv = 21'h0AAAAA;
    m_zr_17_rv = 21'h0AAAAA;
    m_zr_18_rv = 21'h0AAAAA;
    m_zr_1_rv = 21'h0AAAAA;
    m_zr_2_rv = 21'h0AAAAA;
    m_zr_3_rv = 21'h0AAAAA;
    m_zr_4_rv = 21'h0AAAAA;
    m_zr_5_rv = 21'h0AAAAA;
    m_zr_6_rv = 21'h0AAAAA;
    m_zr_7_rv = 21'h0AAAAA;
    m_zr_8_rv = 21'h0AAAAA;
    m_zr_9_rv = 21'h0AAAAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on
endmodule  // mkCORDIC_16

