// Seed: 3403283006
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    output logic id_3,
    output id_4,
    input id_5
);
  assign id_1 = id_5;
  assign id_1 = 1;
endmodule
