<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 1.173 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../src/interleave_manual_seq.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5523]" key="HLS 207-5523" tag="" content="&apos;Resource pragma&apos; is deprecated, use &apos;bind_op/bind_storage pragma&apos; instead (../src/./interleave_mem_seq.hpp:19:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5523]" key="HLS 207-5523" tag="" content="&apos;Resource pragma&apos; is deprecated, use &apos;bind_op/bind_storage pragma&apos; instead (../src/./interleave_mem_seq.hpp:20:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5523]" key="HLS 207-5523" tag="" content="&apos;Resource pragma&apos; is deprecated, use &apos;bind_op/bind_storage pragma&apos; instead (../src/./interleave_mem_seq.hpp:21:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5523]" key="HLS 207-5523" tag="" content="&apos;Resource pragma&apos; is deprecated, use &apos;bind_op/bind_storage pragma&apos; instead (../src/interleave_manual_seq.cpp:6:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5523]" key="HLS 207-5523" tag="" content="&apos;Resource pragma&apos; is deprecated, use &apos;bind_op/bind_storage pragma&apos; instead (../src/interleave_manual_seq.cpp:7:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../src/interleave_manual_rnd.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5523]" key="HLS 207-5523" tag="" content="&apos;Resource pragma&apos; is deprecated, use &apos;bind_op/bind_storage pragma&apos; instead (../src/./interleave_mem_rnd.hpp:17:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5523]" key="HLS 207-5523" tag="" content="&apos;Resource pragma&apos; is deprecated, use &apos;bind_op/bind_storage pragma&apos; instead (../src/./interleave_mem_rnd.hpp:18:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5523]" key="HLS 207-5523" tag="" content="&apos;Resource pragma&apos; is deprecated, use &apos;bind_op/bind_storage pragma&apos; instead (../src/./interleave_mem_rnd.hpp:19:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5523]" key="HLS 207-5523" tag="" content="&apos;Resource pragma&apos; is deprecated, use &apos;bind_op/bind_storage pragma&apos; instead (../src/interleave_manual_rnd.cpp:6:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5523]" key="HLS 207-5523" tag="" content="&apos;Resource pragma&apos; is deprecated, use &apos;bind_op/bind_storage pragma&apos; instead (../src/interleave_manual_rnd.cpp:7:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../src/interleave.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5523]" key="HLS 207-5523" tag="" content="&apos;Resource pragma&apos; is deprecated, use &apos;bind_op/bind_storage pragma&apos; instead (../src/interleave.cpp:7:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5523]" key="HLS 207-5523" tag="" content="&apos;Resource pragma&apos; is deprecated, use &apos;bind_op/bind_storage pragma&apos; instead (../src/interleave.cpp:8:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5523]" key="HLS 207-5523" tag="" content="&apos;Resource pragma&apos; is deprecated, use &apos;bind_op/bind_storage pragma&apos; instead (../src/interleave.cpp:11:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 13.016 seconds; current allocated memory: 1.173 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vitis&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-284]" key="HLS 214-284" tag="" content="Auto array partition mode is set into default." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;32, true&gt;::ap_int_base(int)&apos; into &apos;ap_int_base&lt;16, false&gt;::RType&lt;($_0)32, true&gt;::mod operator%&lt;16, false&gt;(ap_int_base&lt;16, false&gt; const&amp;, int)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:2573)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;16, false&gt;::RType&lt;32, true&gt;::mod operator%&lt;16, false, 32, true&gt;(ap_int_base&lt;16, false&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;16, false&gt;::RType&lt;($_0)32, true&gt;::mod operator%&lt;16, false&gt;(ap_int_base&lt;16, false&gt; const&amp;, int)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:2571)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;32, true&gt;::ap_int_base(int)&apos; into &apos;ap_int_base&lt;16, false&gt;::RType&lt;($_0)32, true&gt;::div operator/&lt;16, false&gt;(ap_int_base&lt;16, false&gt; const&amp;, int)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:2052)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;16, false&gt;::RType&lt;32, true&gt;::div operator/&lt;16, false, 32, true&gt;(ap_int_base&lt;16, false&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;16, false&gt;::RType&lt;($_0)32, true&gt;::div operator/&lt;16, false&gt;(ap_int_base&lt;16, false&gt; const&amp;, int)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:2050)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;16, false&gt;::operator unsigned long long() const&apos; into &apos;interleave_mem_rnd&lt;ap_int&lt;8&gt;, 9&gt;::write_rnd(ap_uint&lt;16&gt;, ap_int&lt;8&gt;*)&apos; (../src/./write_mem_rnd.hpp:9:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;17, true&gt;::operator long long() const&apos; into &apos;interleave_mem_rnd&lt;ap_int&lt;8&gt;, 9&gt;::write_rnd(ap_uint&lt;16&gt;, ap_int&lt;8&gt;*)&apos; (../src/./write_mem_rnd.hpp:18:10)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;16, false&gt;::RType&lt;($_0)32, true&gt;::div operator/&lt;16, false&gt;(ap_int_base&lt;16, false&gt; const&amp;, int)&apos; into &apos;interleave_mem_rnd&lt;ap_int&lt;8&gt;, 9&gt;::write_rnd(ap_uint&lt;16&gt;, ap_int&lt;8&gt;*)&apos; (../src/./write_mem_rnd.hpp:18:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;17, true&gt;::operator long long() const&apos; into &apos;interleave_mem_rnd&lt;ap_int&lt;8&gt;, 9&gt;::write_rnd(ap_uint&lt;16&gt;, ap_int&lt;8&gt;*)&apos; (../src/./write_mem_rnd.hpp:15:10)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;16, false&gt;::RType&lt;($_0)32, true&gt;::div operator/&lt;16, false&gt;(ap_int_base&lt;16, false&gt; const&amp;, int)&apos; into &apos;interleave_mem_rnd&lt;ap_int&lt;8&gt;, 9&gt;::write_rnd(ap_uint&lt;16&gt;, ap_int&lt;8&gt;*)&apos; (../src/./write_mem_rnd.hpp:15:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;17, true&gt;::operator long long() const&apos; into &apos;interleave_mem_rnd&lt;ap_int&lt;8&gt;, 9&gt;::write_rnd(ap_uint&lt;16&gt;, ap_int&lt;8&gt;*)&apos; (../src/./write_mem_rnd.hpp:12:10)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;16, false&gt;::RType&lt;($_0)32, true&gt;::div operator/&lt;16, false&gt;(ap_int_base&lt;16, false&gt; const&amp;, int)&apos; into &apos;interleave_mem_rnd&lt;ap_int&lt;8&gt;, 9&gt;::write_rnd(ap_uint&lt;16&gt;, ap_int&lt;8&gt;*)&apos; (../src/./write_mem_rnd.hpp:12:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;16, false&gt;::operator unsigned long long() const&apos; into &apos;interleave_mem_rnd&lt;ap_int&lt;8&gt;, 9&gt;::write_rnd(ap_uint&lt;16&gt;, ap_int&lt;8&gt;*)&apos; (../src/./write_mem_rnd.hpp:10:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;16, false&gt;::RType&lt;($_0)32, true&gt;::mod operator%&lt;16, false&gt;(ap_int_base&lt;16, false&gt; const&amp;, int)&apos; into &apos;interleave_mem_rnd&lt;ap_int&lt;8&gt;, 9&gt;::write_rnd(ap_uint&lt;16&gt;, ap_int&lt;8&gt;*)&apos; (../src/./write_mem_rnd.hpp:10:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;17, true&gt;::operator long long() const&apos; into &apos;interleave_mem_rnd&lt;ap_int&lt;8&gt;, 9&gt;::read_rnd(ap_uint&lt;16&gt;, int)&apos; (../src/./read_mem_rnd.hpp:22:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;16, false&gt;::RType&lt;($_0)32, true&gt;::div operator/&lt;16, false&gt;(ap_int_base&lt;16, false&gt; const&amp;, int)&apos; into &apos;interleave_mem_rnd&lt;ap_int&lt;8&gt;, 9&gt;::read_rnd(ap_uint&lt;16&gt;, int)&apos; (../src/./read_mem_rnd.hpp:22:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;17, true&gt;::operator long long() const&apos; into &apos;interleave_mem_rnd&lt;ap_int&lt;8&gt;, 9&gt;::read_rnd(ap_uint&lt;16&gt;, int)&apos; (../src/./read_mem_rnd.hpp:19:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;16, false&gt;::RType&lt;($_0)32, true&gt;::div operator/&lt;16, false&gt;(ap_int_base&lt;16, false&gt; const&amp;, int)&apos; into &apos;interleave_mem_rnd&lt;ap_int&lt;8&gt;, 9&gt;::read_rnd(ap_uint&lt;16&gt;, int)&apos; (../src/./read_mem_rnd.hpp:19:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;17, true&gt;::operator long long() const&apos; into &apos;interleave_mem_rnd&lt;ap_int&lt;8&gt;, 9&gt;::read_rnd(ap_uint&lt;16&gt;, int)&apos; (../src/./read_mem_rnd.hpp:16:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;16, false&gt;::RType&lt;($_0)32, true&gt;::div operator/&lt;16, false&gt;(ap_int_base&lt;16, false&gt; const&amp;, int)&apos; into &apos;interleave_mem_rnd&lt;ap_int&lt;8&gt;, 9&gt;::read_rnd(ap_uint&lt;16&gt;, int)&apos; (../src/./read_mem_rnd.hpp:16:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;9, true&gt;::ap_int_base&lt;8, true&gt;(ap_int_base&lt;8, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;8, true&gt;::RType&lt;8, true&gt;::plus operator+&lt;8, true, 8, true&gt;(ap_int_base&lt;8, true&gt; const&amp;, ap_int_base&lt;8, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;9, true&gt;::ap_int_base&lt;8, true&gt;(ap_int_base&lt;8, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;8, true&gt;::RType&lt;8, true&gt;::plus operator+&lt;8, true, 8, true&gt;(ap_int_base&lt;8, true&gt; const&amp;, ap_int_base&lt;8, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;10, true&gt;::ap_int_base&lt;9, true&gt;(ap_int_base&lt;9, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;9, true&gt;::RType&lt;8, true&gt;::plus operator+&lt;9, true, 8, true&gt;(ap_int_base&lt;9, true&gt; const&amp;, ap_int_base&lt;8, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;10, true&gt;::ap_int_base&lt;8, true&gt;(ap_int_base&lt;8, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;9, true&gt;::RType&lt;8, true&gt;::plus operator+&lt;9, true, 8, true&gt;(ap_int_base&lt;9, true&gt; const&amp;, ap_int_base&lt;8, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;9, true&gt;::RType&lt;8, true&gt;::plus operator+&lt;9, true, 8, true&gt;(ap_int_base&lt;9, true&gt; const&amp;, ap_int_base&lt;8, true&gt; const&amp;)&apos; into &apos;interleave_manual_rnd(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, bool)&apos; (../src/interleave_manual_rnd.cpp:21:49)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;interleave_mem_rnd&lt;ap_int&lt;8&gt;, 9&gt;::read_rnd(ap_uint&lt;16&gt;, int)&apos; into &apos;interleave_manual_rnd(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, bool)&apos; (../src/interleave_manual_rnd.cpp:21:53)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;8, true&gt;::RType&lt;8, true&gt;::plus operator+&lt;8, true, 8, true&gt;(ap_int_base&lt;8, true&gt; const&amp;, ap_int_base&lt;8, true&gt; const&amp;)&apos; into &apos;interleave_manual_rnd(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, bool)&apos; (../src/interleave_manual_rnd.cpp:21:30)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;interleave_mem_rnd&lt;ap_int&lt;8&gt;, 9&gt;::read_rnd(ap_uint&lt;16&gt;, int)&apos; into &apos;interleave_manual_rnd(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, bool)&apos; (../src/interleave_manual_rnd.cpp:21:34)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;interleave_mem_rnd&lt;ap_int&lt;8&gt;, 9&gt;::read_rnd(ap_uint&lt;16&gt;, int)&apos; into &apos;interleave_manual_rnd(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, bool)&apos; (../src/interleave_manual_rnd.cpp:21:15)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-185]" key="HLS 214-185" tag="" content="The resource pragma (storage) on function argument, in &apos;call&apos; is unsupported (../src/interleave_manual_rnd.cpp:5:92)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-185]" key="HLS 214-185" tag="" content="The resource pragma (storage) on function argument, in &apos;call&apos; is unsupported (../src/interleave_manual_rnd.cpp:6:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;interleave_mem_rnd&lt;ap_int&lt;8&gt;, 9&gt;::write_rnd(ap_uint&lt;16&gt;, ap_int&lt;8&gt;*)&apos; into &apos;interleave_manual_rnd(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, bool)&apos; (../src/interleave_manual_rnd.cpp:5:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating maxi variable &apos;1&apos; with compact=none mode in 8-bits (../src/interleave_manual_rnd.cpp:5:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating maxi variable &apos;x_in&apos; with compact=none mode in 8-bits (../src/interleave_manual_rnd.cpp:5:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Starting automatic array partition analysis..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 9 and bit width 8 in loop &apos;LOAD&apos;(../src/interleave_manual_rnd.cpp:14:5) has been inferred on bundle &apos;gmem&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src/interleave_manual_rnd.cpp:14:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst writes of length 3 and bit width 8 in loop &apos;WRITE&apos;(../src/interleave_manual_rnd.cpp:19:5) has been inferred on bundle &apos;gmem&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src/interleave_manual_rnd.cpp:19:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i8.s_struct.ssdm_int&lt;8, true&gt;s&apos; into &apos;_llvm.fpga.unpack.none.s_struct.ap_int&lt;8&gt;s.i8.1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.none.s_struct.ap_int&lt;8&gt;s.i8.1&apos; into &apos;interleave_manual_rnd(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, bool)&apos; (../src/./write_mem_rnd.hpp:9:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i8.s_struct.ap_int&lt;8&gt;s&apos; into &apos;interleave_manual_rnd(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, bool)&apos; (../src/interleave_manual_rnd.cpp:21:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.062 seconds; current allocated memory: 1.173 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 1.173 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.173 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.173 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.173 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;x.x0.V&apos; (../src/./write_mem_rnd.hpp:12:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;x.x1.V&apos; (../src/./write_mem_rnd.hpp:15:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;x.x2.V&apos; (../src/./write_mem_rnd.hpp:18:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.173 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;interleave_manual_rnd&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;interleave_manual_rnd_Pipeline_WRITE&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;WRITE&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;WRITE&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.173 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.173 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;interleave_manual_rnd_Pipeline_LOAD&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;LOAD&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;LOAD&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.173 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.173 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;interleave_manual_rnd&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.173 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.469 seconds; current allocated memory: 1.173 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;interleave_manual_rnd_Pipeline_WRITE&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;interleave_manual_rnd_Pipeline_WRITE&apos; pipeline &apos;WRITE&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;interleave_manual_rnd_Pipeline_WRITE/m_axi_gmem_AWVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;interleave_manual_rnd_Pipeline_WRITE/m_axi_gmem_AWADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;interleave_manual_rnd_Pipeline_WRITE/m_axi_gmem_AWID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;interleave_manual_rnd_Pipeline_WRITE/m_axi_gmem_AWLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;interleave_manual_rnd_Pipeline_WRITE/m_axi_gmem_AWSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;interleave_manual_rnd_Pipeline_WRITE/m_axi_gmem_AWBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;interleave_manual_rnd_Pipeline_WRITE/m_axi_gmem_AWLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;interleave_manual_rnd_Pipeline_WRITE/m_axi_gmem_AWCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;interleave_manual_rnd_Pipeline_WRITE/m_axi_gmem_AWPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;interleave_manual_rnd_Pipeline_WRITE/m_axi_gmem_AWQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;interleave_manual_rnd_Pipeline_WRITE/m_axi_gmem_AWREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;interleave_manual_rnd_Pipeline_WRITE/m_axi_gmem_AWUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;interleave_manual_rnd_Pipeline_WRITE/m_axi_gmem_BREADY&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;interleave_manual_rnd_Pipeline_WRITE&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.173 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;interleave_manual_rnd_Pipeline_LOAD&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;interleave_manual_rnd_Pipeline_LOAD&apos; pipeline &apos;LOAD&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;interleave_manual_rnd_Pipeline_LOAD/m_axi_gmem_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;interleave_manual_rnd_Pipeline_LOAD/m_axi_gmem_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;interleave_manual_rnd_Pipeline_LOAD/m_axi_gmem_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;interleave_manual_rnd_Pipeline_LOAD/m_axi_gmem_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;interleave_manual_rnd_Pipeline_LOAD/m_axi_gmem_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;interleave_manual_rnd_Pipeline_LOAD/m_axi_gmem_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;interleave_manual_rnd_Pipeline_LOAD/m_axi_gmem_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;interleave_manual_rnd_Pipeline_LOAD/m_axi_gmem_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;interleave_manual_rnd_Pipeline_LOAD/m_axi_gmem_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;interleave_manual_rnd_Pipeline_LOAD/m_axi_gmem_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;interleave_manual_rnd_Pipeline_LOAD/m_axi_gmem_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;interleave_manual_rnd_Pipeline_LOAD/m_axi_gmem_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;interleave_manual_rnd_Pipeline_LOAD&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.173 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;interleave_manual_rnd&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;interleave_manual_rnd/gmem&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;interleave_manual_rnd/x_in&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;interleave_manual_rnd/y&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;interleave_manual_rnd/load&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;interleave_manual_rnd&apos; to &apos;s_axilite &amp; ap_ctrl_chain&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;guard_variable_for_interleave_manual_rnd_ap_int_8_ap_int_8_bool_x&apos; is power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;x_in&apos;, &apos;y&apos;, &apos;load&apos; and &apos;ap_local_deadlock&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;interleave_manual_rnd&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 1.173 GB." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1792" tag="" content="Implementing memory &apos;interleave_manual_rnd_x_x0_V_RAM_1P_BRAM_1R1W_ram (RAM_1P_BRAM)&apos; using block RAMs with power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.761 seconds; current allocated memory: 1.173 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1603]" key="HLS 200-1603" tag="VITIS_INTERFACE" content="Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.803 seconds; current allocated memory: 1.173 GB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for interleave_manual_rnd." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for interleave_manual_rnd." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 136.99 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 22.191 seconds; current allocated memory: 0.000 MB." resolution=""/>
</Messages>
