#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Nov 29 11:40:30 2023
# Process ID: 22996
# Current directory: D:/elec3342/Current - Simulation/elec3342-music-decoder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23856 D:\elec3342\Current - Simulation\elec3342-music-decoder\elec3342-music-decoder.xpr
# Log file: D:/elec3342/Current - Simulation/elec3342-music-decoder/vivado.log
# Journal file: D:/elec3342/Current - Simulation/elec3342-music-decoder\vivado.jou
# Running On: Arnav-G15, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 25132 MB
#-----------------------------------------------------------
start_gui
open_project {D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/elec3342/Current - FPGA/elec3342-music-decoder' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:basys3:part0:1.2' used to customize the IP 'clk_wiz_0' do not match.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1523.891 ; gain = 263.469
update_compile_order -fileset sources_1
set_property top sim_top [current_fileset]
set_property top sim_top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim/info_wave.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
"xvhdl --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mcdecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myuart'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/sim_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/tb/sim_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.symb_det [symb_det_default]
Compiling architecture behavioral of entity xil_defaultlib.mcdecoder [mcdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.myuart [myuart_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top [sim_top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top_tb
Built simulation snapshot sim_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_tb_behav -key {Behavioral:sim_1:Functional:sim_top_tb} -tclbatch {sim_top_tb.tcl} -view {{D:/elec3342/Current - Simulation/elec3342-music-decoder/sim_top_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {D:/elec3342/Current - Simulation/elec3342-music-decoder/sim_top_tb_behav.wcfg}
source sim_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4865us
Error: File info_wave.txt is already at the end of file, nothing to read
Time: 0 ps  Iteration: 0  Process: /sim_top_tb/proc_init_array  File: D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/tb/sim_top_tb.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 0 ps  Iteration: 0  Process: /sim_top_tb/proc_init_array  File: D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/tb/sim_top_tb.vhd
ERROR: File info_wave.txt could not be opened.
Time: 0 ps  Iteration: 0  Process: /sim_top_tb/proc_init_array
  File: D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/tb/sim_top_tb.vhd

HDL Line: D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/tb/sim_top_tb.vhd:87
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 1612.531 ; gain = 38.645
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 1612.531 ; gain = 56.348
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4865us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:41 . Memory (MB): peak = 1612.531 ; gain = 56.348
run 10 ms
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 ms
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'clk_wiz_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'clk_wiz_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'utils_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
close_sim
INFO: xsimkernel Simulation Memory Usage: 25632 KB (Peak: 25632 KB), Simulation CPU Usage: 26890 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim/info_wave.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
"xvhdl --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mcdecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myuart'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/sim_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/tb/sim_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.symb_det [symb_det_default]
Compiling architecture behavioral of entity xil_defaultlib.mcdecoder [mcdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.myuart [myuart_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top [sim_top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top_tb
Built simulation snapshot sim_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_tb_behav -key {Behavioral:sim_1:Functional:sim_top_tb} -tclbatch {sim_top_tb.tcl} -view {{D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/elec3342-music-decoder/sim_top_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/elec3342-music-decoder/sim_top_tb_behav.wcfg}
source sim_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4865us
Error: File info_wave.txt is already at the end of file, nothing to read
Time: 0 ps  Iteration: 0  Process: /sim_top_tb/proc_init_array  File: D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/tb/sim_top_tb.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 0 ps  Iteration: 0  Process: /sim_top_tb/proc_init_array  File: D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/tb/sim_top_tb.vhd
ERROR: File info_wave.txt could not be opened.
Time: 0 ps  Iteration: 0  Process: /sim_top_tb/proc_init_array
  File: D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/tb/sim_top_tb.vhd

HDL Line: D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/tb/sim_top_tb.vhd:87
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 1612.531 ; gain = 0.000
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 1612.531 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4865us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 1612.531 ; gain = 0.000
update_files -from_files C:/Users/varsh/Downloads/elec3342_prj_tmpl/tb/info_wave.txt -to_files {{D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/tb/info_wave.txt}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/tb/info_wave.txt' with file 'C:/Users/varsh/Downloads/elec3342_prj_tmpl/tb/info_wave.txt'.
INFO: [filemgmt 20-1080] Importing file from 'C:/Users/varsh/Downloads/elec3342_prj_tmpl/tb/info_wave.txt' to 'D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/tb/info_wave.txt'.
close_sim
INFO: xsimkernel Simulation Memory Usage: 24960 KB (Peak: 24960 KB), Simulation CPU Usage: 26608 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim/info_wave.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
"xvhdl --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mcdecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myuart'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/sim_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/tb/sim_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.symb_det [symb_det_default]
Compiling architecture behavioral of entity xil_defaultlib.mcdecoder [mcdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.myuart [myuart_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top [sim_top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top_tb
Built simulation snapshot sim_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_tb_behav -key {Behavioral:sim_1:Functional:sim_top_tb} -tclbatch {sim_top_tb.tcl} -view {{D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/elec3342-music-decoder/sim_top_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/elec3342-music-decoder/sim_top_tb_behav.wcfg}
source sim_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4865us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 1707.312 ; gain = 94.781
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:40 . Memory (MB): peak = 1707.312 ; gain = 94.781
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4865us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:47 . Memory (MB): peak = 1707.312 ; gain = 94.781
current_wave_config {sim_top_tb_behav.wcfg}
sim_top_tb_behav.wcfg
add_wave {{/sim_top_tb/sim_top_inst/mcdecoder_inst/din}} 
save_wave_config {D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/elec3342-music-decoder/sim_top_tb_behav.wcfg}
close_sim
INFO: xsimkernel Simulation Memory Usage: 32448 KB (Peak: 32448 KB), Simulation CPU Usage: 31077 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim/info_wave.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
"xvhdl --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mcdecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myuart'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/sim_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/tb/sim_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.symb_det [symb_det_default]
Compiling architecture behavioral of entity xil_defaultlib.mcdecoder [mcdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.myuart [myuart_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top [sim_top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top_tb
Built simulation snapshot sim_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_tb_behav -key {Behavioral:sim_1:Functional:sim_top_tb} -tclbatch {sim_top_tb.tcl} -view {{D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/elec3342-music-decoder/sim_top_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/elec3342-music-decoder/sim_top_tb_behav.wcfg}
source sim_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4865us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 1711.000 ; gain = 0.000
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 1711.000 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4865us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 1711.000 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 33076 KB (Peak: 33076 KB), Simulation CPU Usage: 27734 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim/info_wave.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
"xvhdl --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mcdecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myuart'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/sim_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/tb/sim_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.symb_det [symb_det_default]
Compiling architecture behavioral of entity xil_defaultlib.mcdecoder [mcdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.myuart [myuart_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top [sim_top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top_tb
Built simulation snapshot sim_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_tb_behav -key {Behavioral:sim_1:Functional:sim_top_tb} -tclbatch {sim_top_tb.tcl} -view {{D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/elec3342-music-decoder/sim_top_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/elec3342-music-decoder/sim_top_tb_behav.wcfg}
source sim_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4865us
Error: File info_wave.txt is already at the end of file, nothing to read
Time: 0 ps  Iteration: 0  Process: /sim_top_tb/proc_init_array  File: D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/tb/sim_top_tb.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 0 ps  Iteration: 0  Process: /sim_top_tb/proc_init_array  File: D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/tb/sim_top_tb.vhd
ERROR: File info_wave.txt could not be opened.
Time: 0 ps  Iteration: 0  Process: /sim_top_tb/proc_init_array
  File: D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/tb/sim_top_tb.vhd

HDL Line: D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/tb/sim_top_tb.vhd:87
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 1711.000 ; gain = 0.000
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 1711.000 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4865us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 1711.000 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 25592 KB (Peak: 25592 KB), Simulation CPU Usage: 25218 ms
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 29 11:51:53 2023...
