# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Comparator16_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/Comparator Parts/generic_nand.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:48 on Feb 21,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/Comparator Parts/generic_nand.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity generic_nand
# -- Compiling architecture behavior of generic_nand
# End time: 12:12:49 on Feb 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/Lab 2/Comparator1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:49 on Feb 21,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/Lab 2/Comparator1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity comparator1
# -- Compiling architecture dataflow of comparator1
# End time: 12:12:49 on Feb 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/Lab 2/Comparator16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:49 on Feb 21,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/Lab 2/Comparator16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity comparator16
# -- Compiling architecture structure of comparator16
# End time: 12:12:50 on Feb 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/Lab 2/simulation/modelsim/comparator16.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:50 on Feb 21,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/Lab 2/simulation/modelsim/comparator16.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity comparator16_vhd_tst
# -- Compiling architecture comparator16_arch of comparator16_vhd_tst
# ** Warning: C:/intelFPGA_lite/18.1/Lab 2/simulation/modelsim/comparator16.vht(67): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/intelFPGA_lite/18.1/Lab 2/simulation/modelsim/comparator16.vht(71): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/intelFPGA_lite/18.1/Lab 2/simulation/modelsim/comparator16.vht(75): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 12:12:50 on Feb 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  comparator16_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" comparator16_vhd_tst 
# Start time: 12:12:51 on Feb 21,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.comparator16_vhd_tst(comparator16_arch)
# Loading work.comparator16(structure)
# Loading work.comparator1(dataflow)
# Loading work.generic_nand(behavior)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 12:13:33 on Feb 21,2019, Elapsed time: 0:00:42
# Errors: 0, Warnings: 0
