0.6
2019.1
May 24 2019
15:06:07
C:/Studying/DigitalDesign/Lab2/Lab2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Studying/DigitalDesign/Lab2/Lab2.srcs/sim_1/new/counter_tb.v,1733156300,verilog,,,,counter_tb,,,,,,,,
C:/Studying/DigitalDesign/Lab2/Lab2.srcs/sources_1/new/counter.v,1733154072,verilog,,C:/Studying/DigitalDesign/Lab2/Lab2.srcs/sim_1/new/counter_tb.v,,counter,,,,,,,,
C:/Studying/DigitalDesign/Lab2/Lab2.srcs/sources_1/new/memory.v,1733136414,verilog,,,,memory,,,,,,,,
