// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1775\sampleModel1775_1_sub\Mysubsystem_21.v
// Created: 2024-08-14 06:18:57
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_21
// Source Path: sampleModel1775_1_sub/Subsystem/Mysubsystem_21
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_21
          (clk,
           reset,
           enb,
           In1,
           Y);


  input   clk;
  input   reset;
  input   enb;
  input   [15:0] In1;  // uint16
  output  Y;


  reg [15:0] cfblk164_reg [0:1];  // ufix16 [2]
  wire [15:0] cfblk164_reg_next [0:1];  // ufix16 [2]
  wire [15:0] cfblk164_out1;  // uint16
  wire cfblk1_out1;


  always @(posedge clk or posedge reset)
    begin : cfblk164_process
      if (reset == 1'b1) begin
        cfblk164_reg[0] <= 16'b0000000000000000;
        cfblk164_reg[1] <= 16'b0000000000000000;
      end
      else begin
        if (enb) begin
          cfblk164_reg[0] <= cfblk164_reg_next[0];
          cfblk164_reg[1] <= cfblk164_reg_next[1];
        end
      end
    end

  assign cfblk164_out1 = cfblk164_reg[1];
  assign cfblk164_reg_next[0] = In1;
  assign cfblk164_reg_next[1] = cfblk164_reg[0];



  cfblk1 u_cfblk1 (.clk(clk),
                   .reset(reset),
                   .enb(enb),
                   .U(cfblk164_out1),  // uint16
                   .Y(cfblk1_out1)
                   );

  assign Y = cfblk1_out1;

endmodule  // Mysubsystem_21

