From 902f01a8ad38edf29dc4e82e5a094500a0310429 Mon Sep 17 00:00:00 2001
From: "darshak.patel" <darshak.patel@einfochips.com>
Date: Wed, 9 Dec 2020 18:19:43 +0530
Subject: [PATCH 06/18] IMX8 THOR96:Enabled Mezzanine OV5640 camera sensor

---
 .../boot/dts/freescale/imx8mq-thor96.dts      | 95 ++++++++++++-------
 1 file changed, 61 insertions(+), 34 deletions(-)

diff --git a/arch/arm64/boot/dts/freescale/imx8mq-thor96.dts b/arch/arm64/boot/dts/freescale/imx8mq-thor96.dts
index 057dc483c672..2012eb57fe44 100755
--- a/arch/arm64/boot/dts/freescale/imx8mq-thor96.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mq-thor96.dts
@@ -308,7 +308,6 @@
		mipi1_sensor_ep: endpoint@0 {
			remote-endpoint = <&ov5640_mipi1_ep>;
			data-lanes = <1 2>;
-			bus-type = <4>;
		};

		csi1_mipi_ep: endpoint@1 {
@@ -441,28 +440,6 @@
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

-	ov5640_mipi2: ov5640_mipi2@3c {
-		compatible = "ovti,ov5640_mipi";
-		reg = <0x3c>;
-		status = "okay";
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_csi2_pwn>, <&pinctrl_csi_rst>;
-		clocks = <&clk IMX8MQ_CLK_CLKO2>;
-		clock-names = "csi_mclk";
-		assigned-clocks = <&clk IMX8MQ_CLK_CLKO2>;
-		assigned-clock-parents = <&clk IMX8MQ_SYS2_PLL_200M>;
-		assigned-clock-rates = <20000000>;
-		csi_id = <1>;
-		pwn-gpios = <&gpio1 5 GPIO_ACTIVE_HIGH>;
-		mclk = <20000000>;
-		mclk_source = <0>;
-		port {
-			ov5640_mipi2_ep: endpoint {
-				remote-endpoint = <&mipi2_sensor_ep>;
-			};
-		};
-	};
-
	pmic@8 {
		compatible = "fsl,pfuze100";
		fsl,pfuze-support-disable-sw;
@@ -590,10 +567,34 @@
 };

 &i2c3 {
-	clock-frequency = <100000>;
+	clock-frequency = <384000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
-	status = "okay";
+	status = "disabled";
+
+        ov5640_mipi: ov5640_mipi@3c {
+            compatible = "ovti,ov5640_mipi";
+            reg = <0x3c>;
+            status = "okay";
+            pinctrl-names = "default";
+            pinctrl-0 = <&pinctrl_csi1_pwn>;
+            clocks = <&clk IMX8MQ_CLK_CLKO2>;
+            clock-names = "csi_mclk";
+            assigned-clocks = <&clk IMX8MQ_CLK_CLKO2>,
+                      <&clk IMX8MQ_CLK_CLKO2>;
+            assigned-clock-parents = <&clk IMX8MQ_SYS2_PLL_200M>;
+            assigned-clock-rates = <0>, <20000000>;
+            csi_id = <0>;
+            pwn-gpios = <&gpio1 3 GPIO_ACTIVE_HIGH>;
+            rst-gpios = <&gpio3 12 GPIO_ACTIVE_LOW>;
+            mclk = <20000000>;
+            mclk_source = <0>;
+            port {
+                ov5640_mipi1_ep: endpoint {
+                    remote-endpoint = <&mipi1_sensor_ep>;
+                };
+            };
+        };

	synaptics_dsx_ts: synaptics_dsx_ts@20 {
		compatible = "synaptics_dsx";
@@ -642,7 +643,7 @@
 };

 &i2c2 {
-	clock-frequency = <100000>;
+	clock-frequency = <384000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";
@@ -653,25 +654,34 @@
		pagesize = <32>;
		status = "okay";
	};
+};

-	ov5640_mipi: ov5640_mipi@3c {
+&i2c4 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c4>;
+	status = "okay";
+
+	ov5640_mipi2: ov5640_mipi@3c {
		compatible = "ovti,ov5640_mipi";
		reg = <0x3c>;
		status = "okay";
		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_csi1_pwn>;
+		pinctrl-0 = <&pinctrl_csi2_pwn>;
		clocks = <&clk IMX8MQ_CLK_CLKO2>;
		clock-names = "csi_mclk";
		assigned-clocks = <&clk IMX8MQ_CLK_CLKO2>;
		assigned-clock-parents = <&clk IMX8MQ_SYS2_PLL_200M>;
-		assigned-clock-rates = <20000000>;
+		assigned-clock-rates = <0>, <20000000>;
		csi_id = <0>;
-		pwn-gpios = <&gpio1 3 GPIO_ACTIVE_HIGH>;
+		pwn-gpios = <&gpio1 5 GPIO_ACTIVE_HIGH>;
+		rst-gpios = <&gpio3 13 GPIO_ACTIVE_LOW>;
		mclk = <20000000>;
		mclk_source = <0>;
+
		port {
-			ov5640_mipi1_ep: endpoint {
-				remote-endpoint = <&mipi1_sensor_ep>;
+			ov5640_mipi2_ep: endpoint {
+				remote-endpoint = <&mipi2_sensor_ep>;
			};
		};
	};
@@ -884,11 +894,13 @@
	pinctrl_csi1_pwn: csi1_pwn_grp {
		fsl,pins = <
			MX8MQ_IOMUXC_GPIO1_IO03_GPIO1_IO3		0x19
+			MX8MQ_IOMUXC_GPIO1_IO15_CCMSRCGPCMIX_CLKO2      0x59
		>;
	};
	pinctrl_csi2_pwn: csi2_pwn_grp {
		fsl,pins = <
			MX8MQ_IOMUXC_GPIO1_IO05_GPIO1_IO5		0x19
+			MX8MQ_IOMUXC_GPIO1_IO14_CCMSRCGPCMIX_CLKO1      0x59
		>;
	};

@@ -941,8 +953,15 @@

	pinctrl_i2c2: i2c2grp {
		fsl,pins = <
-			MX8MQ_IOMUXC_I2C2_SCL_I2C2_SCL			0x40000067
-			MX8MQ_IOMUXC_I2C2_SDA_I2C2_SDA			0x40000067
+			MX8MQ_IOMUXC_I2C2_SCL_I2C2_SCL                  0x4000007f
+			MX8MQ_IOMUXC_I2C2_SDA_I2C2_SDA                  0x4000007f
+                >;
+        };
+
+        pinctrl_i2c4: i2c4grp {
+                fsl,pins = <
+			MX8MQ_IOMUXC_I2C4_SCL_I2C4_SCL                  0x4000007f
+			MX8MQ_IOMUXC_I2C4_SDA_I2C4_SDA                  0x4000007f
		>;
	};

@@ -1227,3 +1246,11 @@
		};
	};
 };
+
+&ov5640_mipi {
+     status = "disabled";
+};
+
+&ov5640_mipi2 {
+     status = "okay";
+};
--
2.17.1
