KLEE: output directory is "/home/easyqiu/installed/klee-1.4.0/examples/ISE/tcas/./klee-out-75"
KLEE: Using STP solver backend
1111
222
In computeACNAWN change lines: 41
add2
add2
111
Num: 2 1
333
true1
  br i1 %119, label %120, label %124, !dbg !207
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:115                                     ; preds = %108, %101
  %116 = phi i1 [ false, %101 ], [ %114, %108 ]
  %117 = zext i1 %116 to i32
  store i32 %117, i32* %result.i3.i, align 4
  %118 = load i32* %result.i3.i, align 4, !dbg !207
  %119 = icmp ne i32 %118, 0, !dbg !207
  br i1 %119, label %120, label %124, !dbg !207

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:115                                     ; preds = %108, %101
  %116 = phi i1 [ false, %101 ], [ %114, %108 ]
  %117 = zext i1 %116 to i32
  store i32 %117, i32* %result.i3.i, align 4
  %118 = load i32* %result.i3.i, align 4, !dbg !207
  %119 = icmp ne i32 %118, 0, !dbg !207
  br i1 %119, label %120, label %124, !dbg !207

add8
  br i1 %100, label %101, label %127, !dbg !200

; <label>:115                                     ; preds = %108, %101
  %116 = phi i1 [ false, %101 ], [ %114, %108 ]
  %117 = zext i1 %116 to i32
  store i32 %117, i32* %result.i3.i, align 4
  %118 = load i32* %result.i3.i, align 4, !dbg !207
  %119 = icmp ne i32 %118, 0, !dbg !207
  br i1 %119, label %120, label %124, !dbg !207

true1
  br i1 %148, label %149, label %153, !dbg !214
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:144                                     ; preds = %132, %137, %127
  %145 = phi i1 [ true, %127 ], [ false, %132 ], [ %143, %137 ]
  %146 = zext i1 %145 to i32
  store i32 %146, i32* %result.i3.i, align 4
  %147 = load i32* %result.i3.i, align 4, !dbg !214
  %148 = icmp ne i32 %147, 0, !dbg !214
  br i1 %148, label %149, label %153, !dbg !214

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:144                                     ; preds = %132, %137, %127
  %145 = phi i1 [ true, %127 ], [ false, %132 ], [ %143, %137 ]
  %146 = zext i1 %145 to i32
  store i32 %146, i32* %result.i3.i, align 4
  %147 = load i32* %result.i3.i, align 4, !dbg !214
  %148 = icmp ne i32 %147, 0, !dbg !214
  br i1 %148, label %149, label %153, !dbg !214

add8
  br i1 %100, label %101, label %127, !dbg !200

; <label>:144                                     ; preds = %132, %137, %127
  %145 = phi i1 [ true, %127 ], [ false, %132 ], [ %143, %137 ]
  %146 = zext i1 %145 to i32
  store i32 %146, i32* %result.i3.i, align 4
  %147 = load i32* %result.i3.i, align 4, !dbg !214
  %148 = icmp ne i32 %147, 0, !dbg !214
  br i1 %148, label %149, label %153, !dbg !214

true2
  store i32 %156, i32* %need_downward_RA.i, align 4, !dbg !199
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

Non_Crossing_Biased_Descend.exit.i:               ; preds = %153, %124
  %156 = load i32* %result.i3.i, align 4, !dbg !215
  store i32 %156, i32* %need_downward_RA.i, align 4, !dbg !199
  %157 = load i32* %need_upward_RA.i, align 4, !dbg !216
  %158 = icmp ne i32 %157, 0, !dbg !216
  %159 = load i32* %need_downward_RA.i, align 4, !dbg !216
  %160 = icmp ne i32 %159, 0, !dbg !216
  %or.cond11 = and i1 %158, %160, !dbg !216
  br i1 %or.cond11, label %161, label %162, !dbg !216

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

Non_Crossing_Biased_Descend.exit.i:               ; preds = %153, %124
  %156 = load i32* %result.i3.i, align 4, !dbg !215
  store i32 %156, i32* %need_downward_RA.i, align 4, !dbg !199
  %157 = load i32* %need_upward_RA.i, align 4, !dbg !216
  %158 = icmp ne i32 %157, 0, !dbg !216
  %159 = load i32* %need_downward_RA.i, align 4, !dbg !216
  %160 = icmp ne i32 %159, 0, !dbg !216
  %or.cond11 = and i1 %158, %160, !dbg !216
  br i1 %or.cond11, label %161, label %162, !dbg !216

222
add5
  br i1 %or.cond11, label %161, label %162, !dbg !216
add5
  br i1 %168, label %169, label %170, !dbg !222
size: 2 7 1 10
Num: 7 10
add4
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %43, label %44, label %65, !dbg !181
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %47, label %49, label %62, !dbg !184
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %52, label %54, label %62, !dbg !184
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %or.cond7, label %72, label %79, !dbg !190
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %83, label %84, label %Inhibit_Biased_Climb.exit.i4.i, !dbg !179
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %100, label %101, label %127, !dbg !200
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %or.cond9, label %108, label %115, !dbg !203
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %119, label %120, label %124, !dbg !207
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %130, label %132, label %144, !dbg !210
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %135, label %137, label %144, !dbg !210
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %148, label %149, label %153, !dbg !214
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %or.cond11, label %161, label %162, !dbg !216
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %164, label %165, label %166, !dbg !219
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %168, label %169, label %170, !dbg !222
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %43, label %44, label %65, !dbg !181
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %47, label %49, label %62, !dbg !184
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %52, label %54, label %62, !dbg !184
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %or.cond7, label %72, label %79, !dbg !190
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %83, label %84, label %Inhibit_Biased_Climb.exit.i4.i, !dbg !179
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %100, label %101, label %127, !dbg !200
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %or.cond9, label %108, label %115, !dbg !203
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %119, label %120, label %124, !dbg !207
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %130, label %132, label %144, !dbg !210
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %135, label %137, label %144, !dbg !210
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %148, label %149, label %153, !dbg !214
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %or.cond11, label %161, label %162, !dbg !216
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %164, label %165, label %166, !dbg !219
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %168, label %169, label %170, !dbg !222
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %47, label %49, label %62, !dbg !184
  br i1 %43, label %44, label %65, !dbg !181
add4
  br i1 %52, label %54, label %62, !dbg !184
  br i1 %43, label %44, label %65, !dbg !181
add4
  br i1 %or.cond7, label %72, label %79, !dbg !190
  br i1 %43, label %44, label %65, !dbg !181
add4
  br i1 %52, label %54, label %62, !dbg !184
  br i1 %47, label %49, label %62, !dbg !184
add4
  br i1 %or.cond9, label %108, label %115, !dbg !203
  br i1 %100, label %101, label %127, !dbg !200
add4
  br i1 %119, label %120, label %124, !dbg !207
  br i1 %100, label %101, label %127, !dbg !200
add4
  br i1 %130, label %132, label %144, !dbg !210
  br i1 %100, label %101, label %127, !dbg !200
add4
  br i1 %135, label %137, label %144, !dbg !210
  br i1 %100, label %101, label %127, !dbg !200
add4
  br i1 %148, label %149, label %153, !dbg !214
  br i1 %100, label %101, label %127, !dbg !200
add4
  br i1 %135, label %137, label %144, !dbg !210
  br i1 %130, label %132, label %144, !dbg !210
add4
  br i1 %164, label %165, label %166, !dbg !219
  br i1 %or.cond11, label %161, label %162, !dbg !216
add4
  br i1 %168, label %169, label %170, !dbg !222
  br i1 %or.cond11, label %161, label %162, !dbg !216
add4
  br i1 %168, label %169, label %170, !dbg !222
  br i1 %164, label %165, label %166, !dbg !219
333
true3
  %10 = icmp sgt i32 %9, 600, !dbg !170
add8
  br i1 %or.cond, label %8, label %11, !dbg !170

; <label>:8                                       ; preds = %0
  %9 = load i32* @Cur_Vertical_Sep, align 4, !dbg !170
  %10 = icmp sgt i32 %9, 600, !dbg !170
  br label %11

true2
  store i32 %13, i32* %enabled.i, align 4
true3
  %21 = icmp eq i32 %20, 0, !dbg !173
add8
  br i1 %18, label %19, label %22, !dbg !173

; <label>:19                                      ; preds = %11
  %20 = load i32* @Other_RAC, align 4, !dbg !173
  %21 = icmp eq i32 %20, 0, !dbg !173
  br label %22

true2
  store i32 %24, i32* %intent_not_known.i, align 4
true1
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:27                                      ; preds = %22
  %28 = load i32* %tcas_equipped.i, align 4, !dbg !175
  %29 = icmp ne i32 %28, 0, !dbg !175
  %30 = load i32* %intent_not_known.i, align 4, !dbg !175
  %31 = icmp ne i32 %30, 0, !dbg !175
  %or.cond3 = and i1 %29, %31, !dbg !175
  %or.cond3.not = xor i1 %or.cond3, true, !dbg !175
  %32 = load i32* %tcas_equipped.i, align 4, !dbg !175
  %33 = icmp ne i32 %32, 0, !dbg !175
  %or.cond5 = and i1 %or.cond3.not, %33, !dbg !175
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

true2
  store i32 %41, i32* %upward_preferred.i.i, align 4, !dbg !178
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

Inhibit_Biased_Climb.exit.i.i:                    ; preds = %27
  %34 = load i32* @Climb_Inhibit, align 4, !dbg !177
  %35 = icmp ne i32 %34, 0, !dbg !177
  %36 = load i32* @Up_Separation, align 4, !dbg !177
  %37 = add nsw i32 %36, 100, !dbg !177
  %38 = select i1 %35, i32 %37, i32 %36, !dbg !177
  %39 = load i32* @Down_Separation, align 4, !dbg !178
  %40 = icmp sgt i32 %38, %39, !dbg !178
  %41 = zext i1 %40 to i32, !dbg !178
  store i32 %41, i32* %upward_preferred.i.i, align 4, !dbg !178
  %42 = load i32* %upward_preferred.i.i, align 4, !dbg !181
  %43 = icmp ne i32 %42, 0, !dbg !181
  br i1 %43, label %44, label %65, !dbg !181

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

Inhibit_Biased_Climb.exit.i.i:                    ; preds = %27
  %34 = load i32* @Climb_Inhibit, align 4, !dbg !177
  %35 = icmp ne i32 %34, 0, !dbg !177
  %36 = load i32* @Up_Separation, align 4, !dbg !177
  %37 = add nsw i32 %36, 100, !dbg !177
  %38 = select i1 %35, i32 %37, i32 %36, !dbg !177
  %39 = load i32* @Down_Separation, align 4, !dbg !178
  %40 = icmp sgt i32 %38, %39, !dbg !178
  %41 = zext i1 %40 to i32, !dbg !178
  store i32 %41, i32* %upward_preferred.i.i, align 4, !dbg !178
  %42 = load i32* %upward_preferred.i.i, align 4, !dbg !181
  %43 = icmp ne i32 %42, 0, !dbg !181
  br i1 %43, label %44, label %65, !dbg !181

true1
  br i1 %47, label %49, label %62, !dbg !184
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:44                                      ; preds = %Inhibit_Biased_Climb.exit.i.i
  %45 = load i32* @Own_Tracked_Alt, align 4, !dbg !183
  %46 = load i32* @Other_Tracked_Alt, align 4, !dbg !183
  %47 = icmp slt i32 %45, %46, !dbg !183
  %48 = zext i1 %47 to i32, !dbg !183
  br i1 %47, label %49, label %62, !dbg !184

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:44                                      ; preds = %Inhibit_Biased_Climb.exit.i.i
  %45 = load i32* @Own_Tracked_Alt, align 4, !dbg !183
  %46 = load i32* @Other_Tracked_Alt, align 4, !dbg !183
  %47 = icmp slt i32 %45, %46, !dbg !183
  %48 = zext i1 %47 to i32, !dbg !183
  br i1 %47, label %49, label %62, !dbg !184

add8
  br i1 %43, label %44, label %65, !dbg !181

; <label>:44                                      ; preds = %Inhibit_Biased_Climb.exit.i.i
  %45 = load i32* @Own_Tracked_Alt, align 4, !dbg !183
  %46 = load i32* @Other_Tracked_Alt, align 4, !dbg !183
  %47 = icmp slt i32 %45, %46, !dbg !183
  %48 = zext i1 %47 to i32, !dbg !183
  br i1 %47, label %49, label %62, !dbg !184

true1
  br i1 %52, label %54, label %62, !dbg !184
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:49                                      ; preds = %44
  %50 = load i32* @Own_Tracked_Alt, align 4, !dbg !183
  %51 = load i32* @Other_Tracked_Alt, align 4, !dbg !183
  %52 = icmp slt i32 %50, %51, !dbg !183
  %53 = zext i1 %52 to i32, !dbg !183
  br i1 %52, label %54, label %62, !dbg !184

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:49                                      ; preds = %44
  %50 = load i32* @Own_Tracked_Alt, align 4, !dbg !183
  %51 = load i32* @Other_Tracked_Alt, align 4, !dbg !183
  %52 = icmp slt i32 %50, %51, !dbg !183
  %53 = zext i1 %52 to i32, !dbg !183
  br i1 %52, label %54, label %62, !dbg !184

add8
  br i1 %43, label %44, label %65, !dbg !181

; <label>:49                                      ; preds = %44
  %50 = load i32* @Own_Tracked_Alt, align 4, !dbg !183
  %51 = load i32* @Other_Tracked_Alt, align 4, !dbg !183
  %52 = icmp slt i32 %50, %51, !dbg !183
  %53 = zext i1 %52 to i32, !dbg !183
  br i1 %52, label %54, label %62, !dbg !184

add8
  br i1 %47, label %49, label %62, !dbg !184

; <label>:49                                      ; preds = %44
  %50 = load i32* @Own_Tracked_Alt, align 4, !dbg !183
  %51 = load i32* @Other_Tracked_Alt, align 4, !dbg !183
  %52 = icmp slt i32 %50, %51, !dbg !183
  %53 = zext i1 %52 to i32, !dbg !183
  br i1 %52, label %54, label %62, !dbg !184

true3
  %61 = xor i1 %60, true, !dbg !187
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:54                                      ; preds = %49
  %55 = load i32* @Down_Separation, align 4, !dbg !184
  %56 = load i32* @Alt_Layer_Value, align 4, !dbg !186
  %57 = sext i32 %56 to i64, !dbg !186
  %58 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %57, !dbg !186
  %59 = load i32* %58, align 4, !dbg !186
  %60 = icmp sge i32 %55, %59, !dbg !187
  %61 = xor i1 %60, true, !dbg !187
  br label %62

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:54                                      ; preds = %49
  %55 = load i32* @Down_Separation, align 4, !dbg !184
  %56 = load i32* @Alt_Layer_Value, align 4, !dbg !186
  %57 = sext i32 %56 to i64, !dbg !186
  %58 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %57, !dbg !186
  %59 = load i32* %58, align 4, !dbg !186
  %60 = icmp sge i32 %55, %59, !dbg !187
  %61 = xor i1 %60, true, !dbg !187
  br label %62

add8
  br i1 %43, label %44, label %65, !dbg !181

; <label>:54                                      ; preds = %49
  %55 = load i32* @Down_Separation, align 4, !dbg !184
  %56 = load i32* @Alt_Layer_Value, align 4, !dbg !186
  %57 = sext i32 %56 to i64, !dbg !186
  %58 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %57, !dbg !186
  %59 = load i32* %58, align 4, !dbg !186
  %60 = icmp sge i32 %55, %59, !dbg !187
  %61 = xor i1 %60, true, !dbg !187
  br label %62

add8
  br i1 %47, label %49, label %62, !dbg !184

; <label>:54                                      ; preds = %49
  %55 = load i32* @Down_Separation, align 4, !dbg !184
  %56 = load i32* @Alt_Layer_Value, align 4, !dbg !186
  %57 = sext i32 %56 to i64, !dbg !186
  %58 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %57, !dbg !186
  %59 = load i32* %58, align 4, !dbg !186
  %60 = icmp sge i32 %55, %59, !dbg !187
  %61 = xor i1 %60, true, !dbg !187
  br label %62

add8
  br i1 %52, label %54, label %62, !dbg !184

; <label>:54                                      ; preds = %49
  %55 = load i32* @Down_Separation, align 4, !dbg !184
  %56 = load i32* @Alt_Layer_Value, align 4, !dbg !186
  %57 = sext i32 %56 to i64, !dbg !186
  %58 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %57, !dbg !186
  %59 = load i32* %58, align 4, !dbg !186
  %60 = icmp sge i32 %55, %59, !dbg !187
  %61 = xor i1 %60, true, !dbg !187
  br label %62

true2
  store i32 %64, i32* %result.i.i, align 4
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:62                                      ; preds = %49, %54, %44
  %63 = phi i1 [ true, %44 ], [ false, %49 ], [ %61, %54 ]
  %64 = zext i1 %63 to i32
  store i32 %64, i32* %result.i.i, align 4
  br label %Non_Crossing_Biased_Climb.exit.i, !dbg !188

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:62                                      ; preds = %49, %54, %44
  %63 = phi i1 [ true, %44 ], [ false, %49 ], [ %61, %54 ]
  %64 = zext i1 %63 to i32
  store i32 %64, i32* %result.i.i, align 4
  br label %Non_Crossing_Biased_Climb.exit.i, !dbg !188

add8
  br i1 %43, label %44, label %65, !dbg !181

; <label>:62                                      ; preds = %49, %54, %44
  %63 = phi i1 [ true, %44 ], [ false, %49 ], [ %61, %54 ]
  %64 = zext i1 %63 to i32
  store i32 %64, i32* %result.i.i, align 4
  br label %Non_Crossing_Biased_Climb.exit.i, !dbg !188

true1
  br i1 %or.cond7, label %72, label %79, !dbg !190
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:65                                      ; preds = %Inhibit_Biased_Climb.exit.i.i
  %66 = load i32* @Other_Tracked_Alt, align 4, !dbg !189
  %67 = load i32* @Own_Tracked_Alt, align 4, !dbg !189
  %68 = icmp slt i32 %66, %67, !dbg !189
  %69 = zext i1 %68 to i32, !dbg !189
  %70 = load i32* @Cur_Vertical_Sep, align 4, !dbg !190
  %71 = icmp sge i32 %70, 300, !dbg !190
  %or.cond7 = and i1 %68, %71, !dbg !190
  br i1 %or.cond7, label %72, label %79, !dbg !190

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:65                                      ; preds = %Inhibit_Biased_Climb.exit.i.i
  %66 = load i32* @Other_Tracked_Alt, align 4, !dbg !189
  %67 = load i32* @Own_Tracked_Alt, align 4, !dbg !189
  %68 = icmp slt i32 %66, %67, !dbg !189
  %69 = zext i1 %68 to i32, !dbg !189
  %70 = load i32* @Cur_Vertical_Sep, align 4, !dbg !190
  %71 = icmp sge i32 %70, 300, !dbg !190
  %or.cond7 = and i1 %68, %71, !dbg !190
  br i1 %or.cond7, label %72, label %79, !dbg !190

add8
  br i1 %43, label %44, label %65, !dbg !181

; <label>:65                                      ; preds = %Inhibit_Biased_Climb.exit.i.i
  %66 = load i32* @Other_Tracked_Alt, align 4, !dbg !189
  %67 = load i32* @Own_Tracked_Alt, align 4, !dbg !189
  %68 = icmp slt i32 %66, %67, !dbg !189
  %69 = zext i1 %68 to i32, !dbg !189
  %70 = load i32* @Cur_Vertical_Sep, align 4, !dbg !190
  %71 = icmp sge i32 %70, 300, !dbg !190
  %or.cond7 = and i1 %68, %71, !dbg !190
  br i1 %or.cond7, label %72, label %79, !dbg !190

true3
  %78 = icmp sge i32 %73, %77, !dbg !193
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:72                                      ; preds = %65
  %73 = load i32* @Up_Separation, align 4, !dbg !190
  %74 = load i32* @Alt_Layer_Value, align 4, !dbg !192
  %75 = sext i32 %74 to i64, !dbg !192
  %76 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %75, !dbg !192
  %77 = load i32* %76, align 4, !dbg !192
  %78 = icmp sge i32 %73, %77, !dbg !193
  br label %79

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:72                                      ; preds = %65
  %73 = load i32* @Up_Separation, align 4, !dbg !190
  %74 = load i32* @Alt_Layer_Value, align 4, !dbg !192
  %75 = sext i32 %74 to i64, !dbg !192
  %76 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %75, !dbg !192
  %77 = load i32* %76, align 4, !dbg !192
  %78 = icmp sge i32 %73, %77, !dbg !193
  br label %79

add8
  br i1 %43, label %44, label %65, !dbg !181

; <label>:72                                      ; preds = %65
  %73 = load i32* @Up_Separation, align 4, !dbg !190
  %74 = load i32* @Alt_Layer_Value, align 4, !dbg !192
  %75 = sext i32 %74 to i64, !dbg !192
  %76 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %75, !dbg !192
  %77 = load i32* %76, align 4, !dbg !192
  %78 = icmp sge i32 %73, %77, !dbg !193
  br label %79

add8
  br i1 %or.cond7, label %72, label %79, !dbg !190

; <label>:72                                      ; preds = %65
  %73 = load i32* @Up_Separation, align 4, !dbg !190
  %74 = load i32* @Alt_Layer_Value, align 4, !dbg !192
  %75 = sext i32 %74 to i64, !dbg !192
  %76 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %75, !dbg !192
  %77 = load i32* %76, align 4, !dbg !192
  %78 = icmp sge i32 %73, %77, !dbg !193
  br label %79

true2
  store i32 %81, i32* %result.i.i, align 4
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:79                                      ; preds = %72, %65
  %80 = phi i1 [ false, %65 ], [ %78, %72 ]
  %81 = zext i1 %80 to i32
  store i32 %81, i32* %result.i.i, align 4
  br label %Non_Crossing_Biased_Climb.exit.i

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:79                                      ; preds = %72, %65
  %80 = phi i1 [ false, %65 ], [ %78, %72 ]
  %81 = zext i1 %80 to i32
  store i32 %81, i32* %result.i.i, align 4
  br label %Non_Crossing_Biased_Climb.exit.i

add8
  br i1 %43, label %44, label %65, !dbg !181

; <label>:79                                      ; preds = %72, %65
  %80 = phi i1 [ false, %65 ], [ %78, %72 ]
  %81 = zext i1 %80 to i32
  store i32 %81, i32* %result.i.i, align 4
  br label %Non_Crossing_Biased_Climb.exit.i

true1
  br i1 %83, label %84, label %Inhibit_Biased_Climb.exit.i4.i, !dbg !179
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

Non_Crossing_Biased_Climb.exit.i:                 ; preds = %79, %62
  %82 = load i32* %result.i.i, align 4, !dbg !194
  %83 = icmp ne i32 %82, 0, !dbg !179
  br i1 %83, label %84, label %Inhibit_Biased_Climb.exit.i4.i, !dbg !179

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

Non_Crossing_Biased_Climb.exit.i:                 ; preds = %79, %62
  %82 = load i32* %result.i.i, align 4, !dbg !194
  %83 = icmp ne i32 %82, 0, !dbg !179
  br i1 %83, label %84, label %Inhibit_Biased_Climb.exit.i4.i, !dbg !179

true3
  %87 = icmp slt i32 %85, %86, !dbg !195
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:84                                      ; preds = %Non_Crossing_Biased_Climb.exit.i
  %85 = load i32* @Own_Tracked_Alt, align 4, !dbg !195
  %86 = load i32* @Other_Tracked_Alt, align 4, !dbg !195
  %87 = icmp slt i32 %85, %86, !dbg !195
  %88 = zext i1 %87 to i32, !dbg !195
  br label %Inhibit_Biased_Climb.exit.i4.i

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:84                                      ; preds = %Non_Crossing_Biased_Climb.exit.i
  %85 = load i32* @Own_Tracked_Alt, align 4, !dbg !195
  %86 = load i32* @Other_Tracked_Alt, align 4, !dbg !195
  %87 = icmp slt i32 %85, %86, !dbg !195
  %88 = zext i1 %87 to i32, !dbg !195
  br label %Inhibit_Biased_Climb.exit.i4.i

add8
  br i1 %83, label %84, label %Inhibit_Biased_Climb.exit.i4.i, !dbg !179

; <label>:84                                      ; preds = %Non_Crossing_Biased_Climb.exit.i
  %85 = load i32* @Own_Tracked_Alt, align 4, !dbg !195
  %86 = load i32* @Other_Tracked_Alt, align 4, !dbg !195
  %87 = icmp slt i32 %85, %86, !dbg !195
  %88 = zext i1 %87 to i32, !dbg !195
  br label %Inhibit_Biased_Climb.exit.i4.i

true2
  store i32 %90, i32* %need_upward_RA.i, align 4
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

Inhibit_Biased_Climb.exit.i4.i:                   ; preds = %84, %Non_Crossing_Biased_Climb.exit.i
  %89 = phi i1 [ false, %Non_Crossing_Biased_Climb.exit.i ], [ %87, %84 ]
  %90 = zext i1 %89 to i32
  store i32 %90, i32* %need_upward_RA.i, align 4
  %91 = load i32* @Climb_Inhibit, align 4, !dbg !197
  %92 = icmp ne i32 %91, 0, !dbg !197
  %93 = load i32* @Up_Separation, align 4, !dbg !197
  %94 = add nsw i32 %93, 100, !dbg !197
  %95 = select i1 %92, i32 %94, i32 %93, !dbg !197
  %96 = load i32* @Down_Separation, align 4, !dbg !198
  %97 = icmp sgt i32 %95, %96, !dbg !198
  %98 = zext i1 %97 to i32, !dbg !198
  store i32 %98, i32* %upward_preferred.i1.i, align 4, !dbg !198
  %99 = load i32* %upward_preferred.i1.i, align 4, !dbg !200
  %100 = icmp ne i32 %99, 0, !dbg !200
  br i1 %100, label %101, label %127, !dbg !200

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

Inhibit_Biased_Climb.exit.i4.i:                   ; preds = %84, %Non_Crossing_Biased_Climb.exit.i
  %89 = phi i1 [ false, %Non_Crossing_Biased_Climb.exit.i ], [ %87, %84 ]
  %90 = zext i1 %89 to i32
  store i32 %90, i32* %need_upward_RA.i, align 4
  %91 = load i32* @Climb_Inhibit, align 4, !dbg !197
  %92 = icmp ne i32 %91, 0, !dbg !197
  %93 = load i32* @Up_Separation, align 4, !dbg !197
  %94 = add nsw i32 %93, 100, !dbg !197
  %95 = select i1 %92, i32 %94, i32 %93, !dbg !197
  %96 = load i32* @Down_Separation, align 4, !dbg !198
  %97 = icmp sgt i32 %95, %96, !dbg !198
  %98 = zext i1 %97 to i32, !dbg !198
  store i32 %98, i32* %upward_preferred.i1.i, align 4, !dbg !198
  %99 = load i32* %upward_preferred.i1.i, align 4, !dbg !200
  %100 = icmp ne i32 %99, 0, !dbg !200
  br i1 %100, label %101, label %127, !dbg !200

true1
  br i1 %or.cond9, label %108, label %115, !dbg !203
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:101                                     ; preds = %Inhibit_Biased_Climb.exit.i4.i
  %102 = load i32* @Own_Tracked_Alt, align 4, !dbg !202
  %103 = load i32* @Other_Tracked_Alt, align 4, !dbg !202
  %104 = icmp slt i32 %102, %103, !dbg !202
  %105 = zext i1 %104 to i32, !dbg !202
  %106 = load i32* @Cur_Vertical_Sep, align 4, !dbg !203
  %107 = icmp sge i32 %106, 300, !dbg !203
  %or.cond9 = and i1 %104, %107, !dbg !203
  br i1 %or.cond9, label %108, label %115, !dbg !203

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:101                                     ; preds = %Inhibit_Biased_Climb.exit.i4.i
  %102 = load i32* @Own_Tracked_Alt, align 4, !dbg !202
  %103 = load i32* @Other_Tracked_Alt, align 4, !dbg !202
  %104 = icmp slt i32 %102, %103, !dbg !202
  %105 = zext i1 %104 to i32, !dbg !202
  %106 = load i32* @Cur_Vertical_Sep, align 4, !dbg !203
  %107 = icmp sge i32 %106, 300, !dbg !203
  %or.cond9 = and i1 %104, %107, !dbg !203
  br i1 %or.cond9, label %108, label %115, !dbg !203

add8
  br i1 %100, label %101, label %127, !dbg !200

; <label>:101                                     ; preds = %Inhibit_Biased_Climb.exit.i4.i
  %102 = load i32* @Own_Tracked_Alt, align 4, !dbg !202
  %103 = load i32* @Other_Tracked_Alt, align 4, !dbg !202
  %104 = icmp slt i32 %102, %103, !dbg !202
  %105 = zext i1 %104 to i32, !dbg !202
  %106 = load i32* @Cur_Vertical_Sep, align 4, !dbg !203
  %107 = icmp sge i32 %106, 300, !dbg !203
  %or.cond9 = and i1 %104, %107, !dbg !203
  br i1 %or.cond9, label %108, label %115, !dbg !203

true3
  %114 = icmp sge i32 %109, %113, !dbg !206
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:108                                     ; preds = %101
  %109 = load i32* @Down_Separation, align 4, !dbg !203
  %110 = load i32* @Alt_Layer_Value, align 4, !dbg !205
  %111 = sext i32 %110 to i64, !dbg !205
  %112 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %111, !dbg !205
  %113 = load i32* %112, align 4, !dbg !205
  %114 = icmp sge i32 %109, %113, !dbg !206
  br label %115

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:108                                     ; preds = %101
  %109 = load i32* @Down_Separation, align 4, !dbg !203
  %110 = load i32* @Alt_Layer_Value, align 4, !dbg !205
  %111 = sext i32 %110 to i64, !dbg !205
  %112 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %111, !dbg !205
  %113 = load i32* %112, align 4, !dbg !205
  %114 = icmp sge i32 %109, %113, !dbg !206
  br label %115

add8
  br i1 %100, label %101, label %127, !dbg !200

; <label>:108                                     ; preds = %101
  %109 = load i32* @Down_Separation, align 4, !dbg !203
  %110 = load i32* @Alt_Layer_Value, align 4, !dbg !205
  %111 = sext i32 %110 to i64, !dbg !205
  %112 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %111, !dbg !205
  %113 = load i32* %112, align 4, !dbg !205
  %114 = icmp sge i32 %109, %113, !dbg !206
  br label %115

add8
  br i1 %or.cond9, label %108, label %115, !dbg !203

; <label>:108                                     ; preds = %101
  %109 = load i32* @Down_Separation, align 4, !dbg !203
  %110 = load i32* @Alt_Layer_Value, align 4, !dbg !205
  %111 = sext i32 %110 to i64, !dbg !205
  %112 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %111, !dbg !205
  %113 = load i32* %112, align 4, !dbg !205
  %114 = icmp sge i32 %109, %113, !dbg !206
  br label %115

true2
  store i32 %117, i32* %result.i3.i, align 4
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:115                                     ; preds = %108, %101
  %116 = phi i1 [ false, %101 ], [ %114, %108 ]
  %117 = zext i1 %116 to i32
  store i32 %117, i32* %result.i3.i, align 4
  %118 = load i32* %result.i3.i, align 4, !dbg !207
  %119 = icmp ne i32 %118, 0, !dbg !207
  br i1 %119, label %120, label %124, !dbg !207

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:115                                     ; preds = %108, %101
  %116 = phi i1 [ false, %101 ], [ %114, %108 ]
  %117 = zext i1 %116 to i32
  store i32 %117, i32* %result.i3.i, align 4
  %118 = load i32* %result.i3.i, align 4, !dbg !207
  %119 = icmp ne i32 %118, 0, !dbg !207
  br i1 %119, label %120, label %124, !dbg !207

add8
  br i1 %100, label %101, label %127, !dbg !200

; <label>:115                                     ; preds = %108, %101
  %116 = phi i1 [ false, %101 ], [ %114, %108 ]
  %117 = zext i1 %116 to i32
  store i32 %117, i32* %result.i3.i, align 4
  %118 = load i32* %result.i3.i, align 4, !dbg !207
  %119 = icmp ne i32 %118, 0, !dbg !207
  br i1 %119, label %120, label %124, !dbg !207

true3
  %123 = icmp slt i32 %121, %122, !dbg !207
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:120                                     ; preds = %115
  %121 = load i32* @Other_Tracked_Alt, align 4, !dbg !207
  %122 = load i32* @Own_Tracked_Alt, align 4, !dbg !207
  %123 = icmp slt i32 %121, %122, !dbg !207
  br label %124

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:120                                     ; preds = %115
  %121 = load i32* @Other_Tracked_Alt, align 4, !dbg !207
  %122 = load i32* @Own_Tracked_Alt, align 4, !dbg !207
  %123 = icmp slt i32 %121, %122, !dbg !207
  br label %124

add8
  br i1 %100, label %101, label %127, !dbg !200

; <label>:120                                     ; preds = %115
  %121 = load i32* @Other_Tracked_Alt, align 4, !dbg !207
  %122 = load i32* @Own_Tracked_Alt, align 4, !dbg !207
  %123 = icmp slt i32 %121, %122, !dbg !207
  br label %124

add8
  br i1 %119, label %120, label %124, !dbg !207

; <label>:120                                     ; preds = %115
  %121 = load i32* @Other_Tracked_Alt, align 4, !dbg !207
  %122 = load i32* @Own_Tracked_Alt, align 4, !dbg !207
  %123 = icmp slt i32 %121, %122, !dbg !207
  br label %124

true2
  store i32 %126, i32* %result.i3.i, align 4
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:124                                     ; preds = %120, %115
  %125 = phi i1 [ false, %115 ], [ %123, %120 ]
  %126 = zext i1 %125 to i32
  store i32 %126, i32* %result.i3.i, align 4
  br label %Non_Crossing_Biased_Descend.exit.i, !dbg !208

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:124                                     ; preds = %120, %115
  %125 = phi i1 [ false, %115 ], [ %123, %120 ]
  %126 = zext i1 %125 to i32
  store i32 %126, i32* %result.i3.i, align 4
  br label %Non_Crossing_Biased_Descend.exit.i, !dbg !208

add8
  br i1 %100, label %101, label %127, !dbg !200

; <label>:124                                     ; preds = %120, %115
  %125 = phi i1 [ false, %115 ], [ %123, %120 ]
  %126 = zext i1 %125 to i32
  store i32 %126, i32* %result.i3.i, align 4
  br label %Non_Crossing_Biased_Descend.exit.i, !dbg !208

true1
  br i1 %130, label %132, label %144, !dbg !210
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:127                                     ; preds = %Inhibit_Biased_Climb.exit.i4.i
  %128 = load i32* @Other_Tracked_Alt, align 4, !dbg !209
  %129 = load i32* @Own_Tracked_Alt, align 4, !dbg !209
  %130 = icmp slt i32 %128, %129, !dbg !209
  %131 = zext i1 %130 to i32, !dbg !209
  br i1 %130, label %132, label %144, !dbg !210

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:127                                     ; preds = %Inhibit_Biased_Climb.exit.i4.i
  %128 = load i32* @Other_Tracked_Alt, align 4, !dbg !209
  %129 = load i32* @Own_Tracked_Alt, align 4, !dbg !209
  %130 = icmp slt i32 %128, %129, !dbg !209
  %131 = zext i1 %130 to i32, !dbg !209
  br i1 %130, label %132, label %144, !dbg !210

add8
  br i1 %100, label %101, label %127, !dbg !200

; <label>:127                                     ; preds = %Inhibit_Biased_Climb.exit.i4.i
  %128 = load i32* @Other_Tracked_Alt, align 4, !dbg !209
  %129 = load i32* @Own_Tracked_Alt, align 4, !dbg !209
  %130 = icmp slt i32 %128, %129, !dbg !209
  %131 = zext i1 %130 to i32, !dbg !209
  br i1 %130, label %132, label %144, !dbg !210

true1
  br i1 %135, label %137, label %144, !dbg !210
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:132                                     ; preds = %127
  %133 = load i32* @Other_Tracked_Alt, align 4, !dbg !209
  %134 = load i32* @Own_Tracked_Alt, align 4, !dbg !209
  %135 = icmp slt i32 %133, %134, !dbg !209
  %136 = zext i1 %135 to i32, !dbg !209
  br i1 %135, label %137, label %144, !dbg !210

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:132                                     ; preds = %127
  %133 = load i32* @Other_Tracked_Alt, align 4, !dbg !209
  %134 = load i32* @Own_Tracked_Alt, align 4, !dbg !209
  %135 = icmp slt i32 %133, %134, !dbg !209
  %136 = zext i1 %135 to i32, !dbg !209
  br i1 %135, label %137, label %144, !dbg !210

add8
  br i1 %100, label %101, label %127, !dbg !200

; <label>:132                                     ; preds = %127
  %133 = load i32* @Other_Tracked_Alt, align 4, !dbg !209
  %134 = load i32* @Own_Tracked_Alt, align 4, !dbg !209
  %135 = icmp slt i32 %133, %134, !dbg !209
  %136 = zext i1 %135 to i32, !dbg !209
  br i1 %135, label %137, label %144, !dbg !210

add8
  br i1 %130, label %132, label %144, !dbg !210

; <label>:132                                     ; preds = %127
  %133 = load i32* @Other_Tracked_Alt, align 4, !dbg !209
  %134 = load i32* @Own_Tracked_Alt, align 4, !dbg !209
  %135 = icmp slt i32 %133, %134, !dbg !209
  %136 = zext i1 %135 to i32, !dbg !209
  br i1 %135, label %137, label %144, !dbg !210

true3
  %143 = icmp sge i32 %138, %142, !dbg !213
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:137                                     ; preds = %132
  %138 = load i32* @Up_Separation, align 4, !dbg !210
  %139 = load i32* @Alt_Layer_Value, align 4, !dbg !212
  %140 = sext i32 %139 to i64, !dbg !212
  %141 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %140, !dbg !212
  %142 = load i32* %141, align 4, !dbg !212
  %143 = icmp sge i32 %138, %142, !dbg !213
  br label %144

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:137                                     ; preds = %132
  %138 = load i32* @Up_Separation, align 4, !dbg !210
  %139 = load i32* @Alt_Layer_Value, align 4, !dbg !212
  %140 = sext i32 %139 to i64, !dbg !212
  %141 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %140, !dbg !212
  %142 = load i32* %141, align 4, !dbg !212
  %143 = icmp sge i32 %138, %142, !dbg !213
  br label %144

add8
  br i1 %100, label %101, label %127, !dbg !200

; <label>:137                                     ; preds = %132
  %138 = load i32* @Up_Separation, align 4, !dbg !210
  %139 = load i32* @Alt_Layer_Value, align 4, !dbg !212
  %140 = sext i32 %139 to i64, !dbg !212
  %141 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %140, !dbg !212
  %142 = load i32* %141, align 4, !dbg !212
  %143 = icmp sge i32 %138, %142, !dbg !213
  br label %144

add8
  br i1 %130, label %132, label %144, !dbg !210

; <label>:137                                     ; preds = %132
  %138 = load i32* @Up_Separation, align 4, !dbg !210
  %139 = load i32* @Alt_Layer_Value, align 4, !dbg !212
  %140 = sext i32 %139 to i64, !dbg !212
  %141 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %140, !dbg !212
  %142 = load i32* %141, align 4, !dbg !212
  %143 = icmp sge i32 %138, %142, !dbg !213
  br label %144

add8
  br i1 %135, label %137, label %144, !dbg !210

; <label>:137                                     ; preds = %132
  %138 = load i32* @Up_Separation, align 4, !dbg !210
  %139 = load i32* @Alt_Layer_Value, align 4, !dbg !212
  %140 = sext i32 %139 to i64, !dbg !212
  %141 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %140, !dbg !212
  %142 = load i32* %141, align 4, !dbg !212
  %143 = icmp sge i32 %138, %142, !dbg !213
  br label %144

true2
  store i32 %146, i32* %result.i3.i, align 4
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:144                                     ; preds = %132, %137, %127
  %145 = phi i1 [ true, %127 ], [ false, %132 ], [ %143, %137 ]
  %146 = zext i1 %145 to i32
  store i32 %146, i32* %result.i3.i, align 4
  %147 = load i32* %result.i3.i, align 4, !dbg !214
  %148 = icmp ne i32 %147, 0, !dbg !214
  br i1 %148, label %149, label %153, !dbg !214

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:144                                     ; preds = %132, %137, %127
  %145 = phi i1 [ true, %127 ], [ false, %132 ], [ %143, %137 ]
  %146 = zext i1 %145 to i32
  store i32 %146, i32* %result.i3.i, align 4
  %147 = load i32* %result.i3.i, align 4, !dbg !214
  %148 = icmp ne i32 %147, 0, !dbg !214
  br i1 %148, label %149, label %153, !dbg !214

add8
  br i1 %100, label %101, label %127, !dbg !200

; <label>:144                                     ; preds = %132, %137, %127
  %145 = phi i1 [ true, %127 ], [ false, %132 ], [ %143, %137 ]
  %146 = zext i1 %145 to i32
  store i32 %146, i32* %result.i3.i, align 4
  %147 = load i32* %result.i3.i, align 4, !dbg !214
  %148 = icmp ne i32 %147, 0, !dbg !214
  br i1 %148, label %149, label %153, !dbg !214

true3
  %152 = icmp sle i32 %150, %151, !dbg !214
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:149                                     ; preds = %144
  %150 = load i32* @Other_Tracked_Alt, align 4, !dbg !214
  %151 = load i32* @Own_Tracked_Alt, align 4, !dbg !214
  %152 = icmp sle i32 %150, %151, !dbg !214
  br label %153

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:149                                     ; preds = %144
  %150 = load i32* @Other_Tracked_Alt, align 4, !dbg !214
  %151 = load i32* @Own_Tracked_Alt, align 4, !dbg !214
  %152 = icmp sle i32 %150, %151, !dbg !214
  br label %153

add8
  br i1 %100, label %101, label %127, !dbg !200

; <label>:149                                     ; preds = %144
  %150 = load i32* @Other_Tracked_Alt, align 4, !dbg !214
  %151 = load i32* @Own_Tracked_Alt, align 4, !dbg !214
  %152 = icmp sle i32 %150, %151, !dbg !214
  br label %153

add8
  br i1 %148, label %149, label %153, !dbg !214

; <label>:149                                     ; preds = %144
  %150 = load i32* @Other_Tracked_Alt, align 4, !dbg !214
  %151 = load i32* @Own_Tracked_Alt, align 4, !dbg !214
  %152 = icmp sle i32 %150, %151, !dbg !214
  br label %153

true2
  store i32 %155, i32* %result.i3.i, align 4
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:153                                     ; preds = %149, %144
  %154 = phi i1 [ false, %144 ], [ %152, %149 ]
  %155 = zext i1 %154 to i32
  store i32 %155, i32* %result.i3.i, align 4
  br label %Non_Crossing_Biased_Descend.exit.i

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:153                                     ; preds = %149, %144
  %154 = phi i1 [ false, %144 ], [ %152, %149 ]
  %155 = zext i1 %154 to i32
  store i32 %155, i32* %result.i3.i, align 4
  br label %Non_Crossing_Biased_Descend.exit.i

add8
  br i1 %100, label %101, label %127, !dbg !200

; <label>:153                                     ; preds = %149, %144
  %154 = phi i1 [ false, %144 ], [ %152, %149 ]
  %155 = zext i1 %154 to i32
  store i32 %155, i32* %result.i3.i, align 4
  br label %Non_Crossing_Biased_Descend.exit.i

true2
  store i32 %156, i32* %need_downward_RA.i, align 4, !dbg !199
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

Non_Crossing_Biased_Descend.exit.i:               ; preds = %153, %124
  %156 = load i32* %result.i3.i, align 4, !dbg !215
  store i32 %156, i32* %need_downward_RA.i, align 4, !dbg !199
  %157 = load i32* %need_upward_RA.i, align 4, !dbg !216
  %158 = icmp ne i32 %157, 0, !dbg !216
  %159 = load i32* %need_downward_RA.i, align 4, !dbg !216
  %160 = icmp ne i32 %159, 0, !dbg !216
  %or.cond11 = and i1 %158, %160, !dbg !216
  br i1 %or.cond11, label %161, label %162, !dbg !216

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

Non_Crossing_Biased_Descend.exit.i:               ; preds = %153, %124
  %156 = load i32* %result.i3.i, align 4, !dbg !215
  store i32 %156, i32* %need_downward_RA.i, align 4, !dbg !199
  %157 = load i32* %need_upward_RA.i, align 4, !dbg !216
  %158 = icmp ne i32 %157, 0, !dbg !216
  %159 = load i32* %need_downward_RA.i, align 4, !dbg !216
  %160 = icmp ne i32 %159, 0, !dbg !216
  %or.cond11 = and i1 %158, %160, !dbg !216
  br i1 %or.cond11, label %161, label %162, !dbg !216

true2
  store i32 0, i32* %alt_sep.i, align 4, !dbg !218
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:161                                     ; preds = %Non_Crossing_Biased_Descend.exit.i
  store i32 0, i32* %alt_sep.i, align 4, !dbg !218
  br label %alt_sep_test.exit, !dbg !218

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:161                                     ; preds = %Non_Crossing_Biased_Descend.exit.i
  store i32 0, i32* %alt_sep.i, align 4, !dbg !218
  br label %alt_sep_test.exit, !dbg !218

add8
  br i1 %or.cond11, label %161, label %162, !dbg !216

; <label>:161                                     ; preds = %Non_Crossing_Biased_Descend.exit.i
  store i32 0, i32* %alt_sep.i, align 4, !dbg !218
  br label %alt_sep_test.exit, !dbg !218

true1
  br i1 %164, label %165, label %166, !dbg !219
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:162                                     ; preds = %Non_Crossing_Biased_Descend.exit.i
  %163 = load i32* %need_upward_RA.i, align 4, !dbg !219
  %164 = icmp ne i32 %163, 0, !dbg !219
  br i1 %164, label %165, label %166, !dbg !219

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:162                                     ; preds = %Non_Crossing_Biased_Descend.exit.i
  %163 = load i32* %need_upward_RA.i, align 4, !dbg !219
  %164 = icmp ne i32 %163, 0, !dbg !219
  br i1 %164, label %165, label %166, !dbg !219

add8
  br i1 %or.cond11, label %161, label %162, !dbg !216

; <label>:162                                     ; preds = %Non_Crossing_Biased_Descend.exit.i
  %163 = load i32* %need_upward_RA.i, align 4, !dbg !219
  %164 = icmp ne i32 %163, 0, !dbg !219
  br i1 %164, label %165, label %166, !dbg !219

true2
  store i32 1, i32* %alt_sep.i, align 4, !dbg !221
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:165                                     ; preds = %162
  store i32 1, i32* %alt_sep.i, align 4, !dbg !221
  br label %alt_sep_test.exit, !dbg !221

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:165                                     ; preds = %162
  store i32 1, i32* %alt_sep.i, align 4, !dbg !221
  br label %alt_sep_test.exit, !dbg !221

add8
  br i1 %or.cond11, label %161, label %162, !dbg !216

; <label>:165                                     ; preds = %162
  store i32 1, i32* %alt_sep.i, align 4, !dbg !221
  br label %alt_sep_test.exit, !dbg !221

add8
  br i1 %164, label %165, label %166, !dbg !219

; <label>:165                                     ; preds = %162
  store i32 1, i32* %alt_sep.i, align 4, !dbg !221
  br label %alt_sep_test.exit, !dbg !221

true1
  br i1 %168, label %169, label %170, !dbg !222
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:166                                     ; preds = %162
  %167 = load i32* %need_downward_RA.i, align 4, !dbg !222
  %168 = icmp ne i32 %167, 0, !dbg !222
  br i1 %168, label %169, label %170, !dbg !222

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:166                                     ; preds = %162
  %167 = load i32* %need_downward_RA.i, align 4, !dbg !222
  %168 = icmp ne i32 %167, 0, !dbg !222
  br i1 %168, label %169, label %170, !dbg !222

add8
  br i1 %or.cond11, label %161, label %162, !dbg !216

; <label>:166                                     ; preds = %162
  %167 = load i32* %need_downward_RA.i, align 4, !dbg !222
  %168 = icmp ne i32 %167, 0, !dbg !222
  br i1 %168, label %169, label %170, !dbg !222

add8
  br i1 %164, label %165, label %166, !dbg !219

; <label>:166                                     ; preds = %162
  %167 = load i32* %need_downward_RA.i, align 4, !dbg !222
  %168 = icmp ne i32 %167, 0, !dbg !222
  br i1 %168, label %169, label %170, !dbg !222

true2
  store i32 2, i32* %alt_sep.i, align 4, !dbg !224
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:169                                     ; preds = %166
  store i32 2, i32* %alt_sep.i, align 4, !dbg !224
  br label %alt_sep_test.exit, !dbg !224

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:169                                     ; preds = %166
  store i32 2, i32* %alt_sep.i, align 4, !dbg !224
  br label %alt_sep_test.exit, !dbg !224

add8
  br i1 %or.cond11, label %161, label %162, !dbg !216

; <label>:169                                     ; preds = %166
  store i32 2, i32* %alt_sep.i, align 4, !dbg !224
  br label %alt_sep_test.exit, !dbg !224

add8
  br i1 %164, label %165, label %166, !dbg !219

; <label>:169                                     ; preds = %166
  store i32 2, i32* %alt_sep.i, align 4, !dbg !224
  br label %alt_sep_test.exit, !dbg !224

add8
  br i1 %168, label %169, label %170, !dbg !222

; <label>:169                                     ; preds = %166
  store i32 2, i32* %alt_sep.i, align 4, !dbg !224
  br label %alt_sep_test.exit, !dbg !224

true2
  store i32 0, i32* %alt_sep.i, align 4, !dbg !225
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:170                                     ; preds = %166
  store i32 0, i32* %alt_sep.i, align 4, !dbg !225
  br label %alt_sep_test.exit

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:170                                     ; preds = %166
  store i32 0, i32* %alt_sep.i, align 4, !dbg !225
  br label %alt_sep_test.exit

add8
  br i1 %or.cond11, label %161, label %162, !dbg !216

; <label>:170                                     ; preds = %166
  store i32 0, i32* %alt_sep.i, align 4, !dbg !225
  br label %alt_sep_test.exit

add8
  br i1 %164, label %165, label %166, !dbg !219

; <label>:170                                     ; preds = %166
  store i32 0, i32* %alt_sep.i, align 4, !dbg !225
  br label %alt_sep_test.exit

add8
  br i1 %168, label %169, label %170, !dbg !222

; <label>:170                                     ; preds = %166
  store i32 0, i32* %alt_sep.i, align 4, !dbg !225
  br label %alt_sep_test.exit

222
add5
  store i32 %171, i32* %ret, align 4, !dbg !171
size: 7 18 10 23
Num: 18 23
add4
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %43, label %44, label %65, !dbg !181
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %47, label %49, label %62, !dbg !184
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %52, label %54, label %62, !dbg !184
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %or.cond7, label %72, label %79, !dbg !190
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %83, label %84, label %Inhibit_Biased_Climb.exit.i4.i, !dbg !179
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %100, label %101, label %127, !dbg !200
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %or.cond9, label %108, label %115, !dbg !203
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %119, label %120, label %124, !dbg !207
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %130, label %132, label %144, !dbg !210
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %135, label %137, label %144, !dbg !210
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %148, label %149, label %153, !dbg !214
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %or.cond11, label %161, label %162, !dbg !216
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %164, label %165, label %166, !dbg !219
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %168, label %169, label %170, !dbg !222
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %43, label %44, label %65, !dbg !181
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %47, label %49, label %62, !dbg !184
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %52, label %54, label %62, !dbg !184
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %or.cond7, label %72, label %79, !dbg !190
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %83, label %84, label %Inhibit_Biased_Climb.exit.i4.i, !dbg !179
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %100, label %101, label %127, !dbg !200
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %or.cond9, label %108, label %115, !dbg !203
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %119, label %120, label %124, !dbg !207
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %130, label %132, label %144, !dbg !210
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %135, label %137, label %144, !dbg !210
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %148, label %149, label %153, !dbg !214
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %or.cond11, label %161, label %162, !dbg !216
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %164, label %165, label %166, !dbg !219
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %168, label %169, label %170, !dbg !222
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %47, label %49, label %62, !dbg !184
  br i1 %43, label %44, label %65, !dbg !181
add4
  br i1 %52, label %54, label %62, !dbg !184
  br i1 %43, label %44, label %65, !dbg !181
add4
  br i1 %or.cond7, label %72, label %79, !dbg !190
  br i1 %43, label %44, label %65, !dbg !181
add4
  br i1 %52, label %54, label %62, !dbg !184
  br i1 %47, label %49, label %62, !dbg !184
add4
  br i1 %or.cond9, label %108, label %115, !dbg !203
  br i1 %100, label %101, label %127, !dbg !200
add4
  br i1 %119, label %120, label %124, !dbg !207
  br i1 %100, label %101, label %127, !dbg !200
add4
  br i1 %130, label %132, label %144, !dbg !210
  br i1 %100, label %101, label %127, !dbg !200
add4
  br i1 %135, label %137, label %144, !dbg !210
  br i1 %100, label %101, label %127, !dbg !200
add4
  br i1 %148, label %149, label %153, !dbg !214
  br i1 %100, label %101, label %127, !dbg !200
add4
  br i1 %135, label %137, label %144, !dbg !210
  br i1 %130, label %132, label %144, !dbg !210
add4
  br i1 %164, label %165, label %166, !dbg !219
  br i1 %or.cond11, label %161, label %162, !dbg !216
add4
  br i1 %168, label %169, label %170, !dbg !222
  br i1 %or.cond11, label %161, label %162, !dbg !216
add4
  br i1 %168, label %169, label %170, !dbg !222
  br i1 %164, label %165, label %166, !dbg !219
333
true2
  store i32 400, i32* getelementptr inbounds ([4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 0), align 4, !dbg !153
true3
  %10 = icmp sgt i32 %9, 600, !dbg !170
add8
  br i1 %or.cond, label %8, label %11, !dbg !170

; <label>:8                                       ; preds = %0
  %9 = load i32* @Cur_Vertical_Sep, align 4, !dbg !170
  %10 = icmp sgt i32 %9, 600, !dbg !170
  br label %11

true2
  store i32 %13, i32* %enabled.i, align 4
true3
  %21 = icmp eq i32 %20, 0, !dbg !173
add8
  br i1 %18, label %19, label %22, !dbg !173

; <label>:19                                      ; preds = %11
  %20 = load i32* @Other_RAC, align 4, !dbg !173
  %21 = icmp eq i32 %20, 0, !dbg !173
  br label %22

true2
  store i32 %24, i32* %intent_not_known.i, align 4
true1
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:27                                      ; preds = %22
  %28 = load i32* %tcas_equipped.i, align 4, !dbg !175
  %29 = icmp ne i32 %28, 0, !dbg !175
  %30 = load i32* %intent_not_known.i, align 4, !dbg !175
  %31 = icmp ne i32 %30, 0, !dbg !175
  %or.cond3 = and i1 %29, %31, !dbg !175
  %or.cond3.not = xor i1 %or.cond3, true, !dbg !175
  %32 = load i32* %tcas_equipped.i, align 4, !dbg !175
  %33 = icmp ne i32 %32, 0, !dbg !175
  %or.cond5 = and i1 %or.cond3.not, %33, !dbg !175
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

true2
  store i32 %41, i32* %upward_preferred.i.i, align 4, !dbg !178
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

Inhibit_Biased_Climb.exit.i.i:                    ; preds = %27
  %34 = load i32* @Climb_Inhibit, align 4, !dbg !177
  %35 = icmp ne i32 %34, 0, !dbg !177
  %36 = load i32* @Up_Separation, align 4, !dbg !177
  %37 = add nsw i32 %36, 100, !dbg !177
  %38 = select i1 %35, i32 %37, i32 %36, !dbg !177
  %39 = load i32* @Down_Separation, align 4, !dbg !178
  %40 = icmp sgt i32 %38, %39, !dbg !178
  %41 = zext i1 %40 to i32, !dbg !178
  store i32 %41, i32* %upward_preferred.i.i, align 4, !dbg !178
  %42 = load i32* %upward_preferred.i.i, align 4, !dbg !181
  %43 = icmp ne i32 %42, 0, !dbg !181
  br i1 %43, label %44, label %65, !dbg !181

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

Inhibit_Biased_Climb.exit.i.i:                    ; preds = %27
  %34 = load i32* @Climb_Inhibit, align 4, !dbg !177
  %35 = icmp ne i32 %34, 0, !dbg !177
  %36 = load i32* @Up_Separation, align 4, !dbg !177
  %37 = add nsw i32 %36, 100, !dbg !177
  %38 = select i1 %35, i32 %37, i32 %36, !dbg !177
  %39 = load i32* @Down_Separation, align 4, !dbg !178
  %40 = icmp sgt i32 %38, %39, !dbg !178
  %41 = zext i1 %40 to i32, !dbg !178
  store i32 %41, i32* %upward_preferred.i.i, align 4, !dbg !178
  %42 = load i32* %upward_preferred.i.i, align 4, !dbg !181
  %43 = icmp ne i32 %42, 0, !dbg !181
  br i1 %43, label %44, label %65, !dbg !181

true1
  br i1 %47, label %49, label %62, !dbg !184
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:44                                      ; preds = %Inhibit_Biased_Climb.exit.i.i
  %45 = load i32* @Own_Tracked_Alt, align 4, !dbg !183
  %46 = load i32* @Other_Tracked_Alt, align 4, !dbg !183
  %47 = icmp slt i32 %45, %46, !dbg !183
  %48 = zext i1 %47 to i32, !dbg !183
  br i1 %47, label %49, label %62, !dbg !184

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:44                                      ; preds = %Inhibit_Biased_Climb.exit.i.i
  %45 = load i32* @Own_Tracked_Alt, align 4, !dbg !183
  %46 = load i32* @Other_Tracked_Alt, align 4, !dbg !183
  %47 = icmp slt i32 %45, %46, !dbg !183
  %48 = zext i1 %47 to i32, !dbg !183
  br i1 %47, label %49, label %62, !dbg !184

add8
  br i1 %43, label %44, label %65, !dbg !181

; <label>:44                                      ; preds = %Inhibit_Biased_Climb.exit.i.i
  %45 = load i32* @Own_Tracked_Alt, align 4, !dbg !183
  %46 = load i32* @Other_Tracked_Alt, align 4, !dbg !183
  %47 = icmp slt i32 %45, %46, !dbg !183
  %48 = zext i1 %47 to i32, !dbg !183
  br i1 %47, label %49, label %62, !dbg !184

true1
  br i1 %52, label %54, label %62, !dbg !184
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:49                                      ; preds = %44
  %50 = load i32* @Own_Tracked_Alt, align 4, !dbg !183
  %51 = load i32* @Other_Tracked_Alt, align 4, !dbg !183
  %52 = icmp slt i32 %50, %51, !dbg !183
  %53 = zext i1 %52 to i32, !dbg !183
  br i1 %52, label %54, label %62, !dbg !184

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:49                                      ; preds = %44
  %50 = load i32* @Own_Tracked_Alt, align 4, !dbg !183
  %51 = load i32* @Other_Tracked_Alt, align 4, !dbg !183
  %52 = icmp slt i32 %50, %51, !dbg !183
  %53 = zext i1 %52 to i32, !dbg !183
  br i1 %52, label %54, label %62, !dbg !184

add8
  br i1 %43, label %44, label %65, !dbg !181

; <label>:49                                      ; preds = %44
  %50 = load i32* @Own_Tracked_Alt, align 4, !dbg !183
  %51 = load i32* @Other_Tracked_Alt, align 4, !dbg !183
  %52 = icmp slt i32 %50, %51, !dbg !183
  %53 = zext i1 %52 to i32, !dbg !183
  br i1 %52, label %54, label %62, !dbg !184

add8
  br i1 %47, label %49, label %62, !dbg !184

; <label>:49                                      ; preds = %44
  %50 = load i32* @Own_Tracked_Alt, align 4, !dbg !183
  %51 = load i32* @Other_Tracked_Alt, align 4, !dbg !183
  %52 = icmp slt i32 %50, %51, !dbg !183
  %53 = zext i1 %52 to i32, !dbg !183
  br i1 %52, label %54, label %62, !dbg !184

true3
  %61 = xor i1 %60, true, !dbg !187
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:54                                      ; preds = %49
  %55 = load i32* @Down_Separation, align 4, !dbg !184
  %56 = load i32* @Alt_Layer_Value, align 4, !dbg !186
  %57 = sext i32 %56 to i64, !dbg !186
  %58 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %57, !dbg !186
  %59 = load i32* %58, align 4, !dbg !186
  %60 = icmp sge i32 %55, %59, !dbg !187
  %61 = xor i1 %60, true, !dbg !187
  br label %62

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:54                                      ; preds = %49
  %55 = load i32* @Down_Separation, align 4, !dbg !184
  %56 = load i32* @Alt_Layer_Value, align 4, !dbg !186
  %57 = sext i32 %56 to i64, !dbg !186
  %58 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %57, !dbg !186
  %59 = load i32* %58, align 4, !dbg !186
  %60 = icmp sge i32 %55, %59, !dbg !187
  %61 = xor i1 %60, true, !dbg !187
  br label %62

add8
  br i1 %43, label %44, label %65, !dbg !181

; <label>:54                                      ; preds = %49
  %55 = load i32* @Down_Separation, align 4, !dbg !184
  %56 = load i32* @Alt_Layer_Value, align 4, !dbg !186
  %57 = sext i32 %56 to i64, !dbg !186
  %58 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %57, !dbg !186
  %59 = load i32* %58, align 4, !dbg !186
  %60 = icmp sge i32 %55, %59, !dbg !187
  %61 = xor i1 %60, true, !dbg !187
  br label %62

add8
  br i1 %47, label %49, label %62, !dbg !184

; <label>:54                                      ; preds = %49
  %55 = load i32* @Down_Separation, align 4, !dbg !184
  %56 = load i32* @Alt_Layer_Value, align 4, !dbg !186
  %57 = sext i32 %56 to i64, !dbg !186
  %58 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %57, !dbg !186
  %59 = load i32* %58, align 4, !dbg !186
  %60 = icmp sge i32 %55, %59, !dbg !187
  %61 = xor i1 %60, true, !dbg !187
  br label %62

add8
  br i1 %52, label %54, label %62, !dbg !184

; <label>:54                                      ; preds = %49
  %55 = load i32* @Down_Separation, align 4, !dbg !184
  %56 = load i32* @Alt_Layer_Value, align 4, !dbg !186
  %57 = sext i32 %56 to i64, !dbg !186
  %58 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %57, !dbg !186
  %59 = load i32* %58, align 4, !dbg !186
  %60 = icmp sge i32 %55, %59, !dbg !187
  %61 = xor i1 %60, true, !dbg !187
  br label %62

true2
  store i32 %64, i32* %result.i.i, align 4
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:62                                      ; preds = %49, %54, %44
  %63 = phi i1 [ true, %44 ], [ false, %49 ], [ %61, %54 ]
  %64 = zext i1 %63 to i32
  store i32 %64, i32* %result.i.i, align 4
  br label %Non_Crossing_Biased_Climb.exit.i, !dbg !188

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:62                                      ; preds = %49, %54, %44
  %63 = phi i1 [ true, %44 ], [ false, %49 ], [ %61, %54 ]
  %64 = zext i1 %63 to i32
  store i32 %64, i32* %result.i.i, align 4
  br label %Non_Crossing_Biased_Climb.exit.i, !dbg !188

add8
  br i1 %43, label %44, label %65, !dbg !181

; <label>:62                                      ; preds = %49, %54, %44
  %63 = phi i1 [ true, %44 ], [ false, %49 ], [ %61, %54 ]
  %64 = zext i1 %63 to i32
  store i32 %64, i32* %result.i.i, align 4
  br label %Non_Crossing_Biased_Climb.exit.i, !dbg !188

true1
  br i1 %or.cond7, label %72, label %79, !dbg !190
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:65                                      ; preds = %Inhibit_Biased_Climb.exit.i.i
  %66 = load i32* @Other_Tracked_Alt, align 4, !dbg !189
  %67 = load i32* @Own_Tracked_Alt, align 4, !dbg !189
  %68 = icmp slt i32 %66, %67, !dbg !189
  %69 = zext i1 %68 to i32, !dbg !189
  %70 = load i32* @Cur_Vertical_Sep, align 4, !dbg !190
  %71 = icmp sge i32 %70, 300, !dbg !190
  %or.cond7 = and i1 %68, %71, !dbg !190
  br i1 %or.cond7, label %72, label %79, !dbg !190

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:65                                      ; preds = %Inhibit_Biased_Climb.exit.i.i
  %66 = load i32* @Other_Tracked_Alt, align 4, !dbg !189
  %67 = load i32* @Own_Tracked_Alt, align 4, !dbg !189
  %68 = icmp slt i32 %66, %67, !dbg !189
  %69 = zext i1 %68 to i32, !dbg !189
  %70 = load i32* @Cur_Vertical_Sep, align 4, !dbg !190
  %71 = icmp sge i32 %70, 300, !dbg !190
  %or.cond7 = and i1 %68, %71, !dbg !190
  br i1 %or.cond7, label %72, label %79, !dbg !190

add8
  br i1 %43, label %44, label %65, !dbg !181

; <label>:65                                      ; preds = %Inhibit_Biased_Climb.exit.i.i
  %66 = load i32* @Other_Tracked_Alt, align 4, !dbg !189
  %67 = load i32* @Own_Tracked_Alt, align 4, !dbg !189
  %68 = icmp slt i32 %66, %67, !dbg !189
  %69 = zext i1 %68 to i32, !dbg !189
  %70 = load i32* @Cur_Vertical_Sep, align 4, !dbg !190
  %71 = icmp sge i32 %70, 300, !dbg !190
  %or.cond7 = and i1 %68, %71, !dbg !190
  br i1 %or.cond7, label %72, label %79, !dbg !190

true3
  %78 = icmp sge i32 %73, %77, !dbg !193
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:72                                      ; preds = %65
  %73 = load i32* @Up_Separation, align 4, !dbg !190
  %74 = load i32* @Alt_Layer_Value, align 4, !dbg !192
  %75 = sext i32 %74 to i64, !dbg !192
  %76 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %75, !dbg !192
  %77 = load i32* %76, align 4, !dbg !192
  %78 = icmp sge i32 %73, %77, !dbg !193
  br label %79

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:72                                      ; preds = %65
  %73 = load i32* @Up_Separation, align 4, !dbg !190
  %74 = load i32* @Alt_Layer_Value, align 4, !dbg !192
  %75 = sext i32 %74 to i64, !dbg !192
  %76 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %75, !dbg !192
  %77 = load i32* %76, align 4, !dbg !192
  %78 = icmp sge i32 %73, %77, !dbg !193
  br label %79

add8
  br i1 %43, label %44, label %65, !dbg !181

; <label>:72                                      ; preds = %65
  %73 = load i32* @Up_Separation, align 4, !dbg !190
  %74 = load i32* @Alt_Layer_Value, align 4, !dbg !192
  %75 = sext i32 %74 to i64, !dbg !192
  %76 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %75, !dbg !192
  %77 = load i32* %76, align 4, !dbg !192
  %78 = icmp sge i32 %73, %77, !dbg !193
  br label %79

add8
  br i1 %or.cond7, label %72, label %79, !dbg !190

; <label>:72                                      ; preds = %65
  %73 = load i32* @Up_Separation, align 4, !dbg !190
  %74 = load i32* @Alt_Layer_Value, align 4, !dbg !192
  %75 = sext i32 %74 to i64, !dbg !192
  %76 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %75, !dbg !192
  %77 = load i32* %76, align 4, !dbg !192
  %78 = icmp sge i32 %73, %77, !dbg !193
  br label %79

true2
  store i32 %81, i32* %result.i.i, align 4
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:79                                      ; preds = %72, %65
  %80 = phi i1 [ false, %65 ], [ %78, %72 ]
  %81 = zext i1 %80 to i32
  store i32 %81, i32* %result.i.i, align 4
  br label %Non_Crossing_Biased_Climb.exit.i

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:79                                      ; preds = %72, %65
  %80 = phi i1 [ false, %65 ], [ %78, %72 ]
  %81 = zext i1 %80 to i32
  store i32 %81, i32* %result.i.i, align 4
  br label %Non_Crossing_Biased_Climb.exit.i

add8
  br i1 %43, label %44, label %65, !dbg !181

; <label>:79                                      ; preds = %72, %65
  %80 = phi i1 [ false, %65 ], [ %78, %72 ]
  %81 = zext i1 %80 to i32
  store i32 %81, i32* %result.i.i, align 4
  br label %Non_Crossing_Biased_Climb.exit.i

true1
  br i1 %83, label %84, label %Inhibit_Biased_Climb.exit.i4.i, !dbg !179
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

Non_Crossing_Biased_Climb.exit.i:                 ; preds = %79, %62
  %82 = load i32* %result.i.i, align 4, !dbg !194
  %83 = icmp ne i32 %82, 0, !dbg !179
  br i1 %83, label %84, label %Inhibit_Biased_Climb.exit.i4.i, !dbg !179

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

Non_Crossing_Biased_Climb.exit.i:                 ; preds = %79, %62
  %82 = load i32* %result.i.i, align 4, !dbg !194
  %83 = icmp ne i32 %82, 0, !dbg !179
  br i1 %83, label %84, label %Inhibit_Biased_Climb.exit.i4.i, !dbg !179

true3
  %87 = icmp slt i32 %85, %86, !dbg !195
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:84                                      ; preds = %Non_Crossing_Biased_Climb.exit.i
  %85 = load i32* @Own_Tracked_Alt, align 4, !dbg !195
  %86 = load i32* @Other_Tracked_Alt, align 4, !dbg !195
  %87 = icmp slt i32 %85, %86, !dbg !195
  %88 = zext i1 %87 to i32, !dbg !195
  br label %Inhibit_Biased_Climb.exit.i4.i

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:84                                      ; preds = %Non_Crossing_Biased_Climb.exit.i
  %85 = load i32* @Own_Tracked_Alt, align 4, !dbg !195
  %86 = load i32* @Other_Tracked_Alt, align 4, !dbg !195
  %87 = icmp slt i32 %85, %86, !dbg !195
  %88 = zext i1 %87 to i32, !dbg !195
  br label %Inhibit_Biased_Climb.exit.i4.i

add8
  br i1 %83, label %84, label %Inhibit_Biased_Climb.exit.i4.i, !dbg !179

; <label>:84                                      ; preds = %Non_Crossing_Biased_Climb.exit.i
  %85 = load i32* @Own_Tracked_Alt, align 4, !dbg !195
  %86 = load i32* @Other_Tracked_Alt, align 4, !dbg !195
  %87 = icmp slt i32 %85, %86, !dbg !195
  %88 = zext i1 %87 to i32, !dbg !195
  br label %Inhibit_Biased_Climb.exit.i4.i

true2
  store i32 %90, i32* %need_upward_RA.i, align 4
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

Inhibit_Biased_Climb.exit.i4.i:                   ; preds = %84, %Non_Crossing_Biased_Climb.exit.i
  %89 = phi i1 [ false, %Non_Crossing_Biased_Climb.exit.i ], [ %87, %84 ]
  %90 = zext i1 %89 to i32
  store i32 %90, i32* %need_upward_RA.i, align 4
  %91 = load i32* @Climb_Inhibit, align 4, !dbg !197
  %92 = icmp ne i32 %91, 0, !dbg !197
  %93 = load i32* @Up_Separation, align 4, !dbg !197
  %94 = add nsw i32 %93, 100, !dbg !197
  %95 = select i1 %92, i32 %94, i32 %93, !dbg !197
  %96 = load i32* @Down_Separation, align 4, !dbg !198
  %97 = icmp sgt i32 %95, %96, !dbg !198
  %98 = zext i1 %97 to i32, !dbg !198
  store i32 %98, i32* %upward_preferred.i1.i, align 4, !dbg !198
  %99 = load i32* %upward_preferred.i1.i, align 4, !dbg !200
  %100 = icmp ne i32 %99, 0, !dbg !200
  br i1 %100, label %101, label %127, !dbg !200

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

Inhibit_Biased_Climb.exit.i4.i:                   ; preds = %84, %Non_Crossing_Biased_Climb.exit.i
  %89 = phi i1 [ false, %Non_Crossing_Biased_Climb.exit.i ], [ %87, %84 ]
  %90 = zext i1 %89 to i32
  store i32 %90, i32* %need_upward_RA.i, align 4
  %91 = load i32* @Climb_Inhibit, align 4, !dbg !197
  %92 = icmp ne i32 %91, 0, !dbg !197
  %93 = load i32* @Up_Separation, align 4, !dbg !197
  %94 = add nsw i32 %93, 100, !dbg !197
  %95 = select i1 %92, i32 %94, i32 %93, !dbg !197
  %96 = load i32* @Down_Separation, align 4, !dbg !198
  %97 = icmp sgt i32 %95, %96, !dbg !198
  %98 = zext i1 %97 to i32, !dbg !198
  store i32 %98, i32* %upward_preferred.i1.i, align 4, !dbg !198
  %99 = load i32* %upward_preferred.i1.i, align 4, !dbg !200
  %100 = icmp ne i32 %99, 0, !dbg !200
  br i1 %100, label %101, label %127, !dbg !200

true1
  br i1 %or.cond9, label %108, label %115, !dbg !203
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:101                                     ; preds = %Inhibit_Biased_Climb.exit.i4.i
  %102 = load i32* @Own_Tracked_Alt, align 4, !dbg !202
  %103 = load i32* @Other_Tracked_Alt, align 4, !dbg !202
  %104 = icmp slt i32 %102, %103, !dbg !202
  %105 = zext i1 %104 to i32, !dbg !202
  %106 = load i32* @Cur_Vertical_Sep, align 4, !dbg !203
  %107 = icmp sge i32 %106, 300, !dbg !203
  %or.cond9 = and i1 %104, %107, !dbg !203
  br i1 %or.cond9, label %108, label %115, !dbg !203

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:101                                     ; preds = %Inhibit_Biased_Climb.exit.i4.i
  %102 = load i32* @Own_Tracked_Alt, align 4, !dbg !202
  %103 = load i32* @Other_Tracked_Alt, align 4, !dbg !202
  %104 = icmp slt i32 %102, %103, !dbg !202
  %105 = zext i1 %104 to i32, !dbg !202
  %106 = load i32* @Cur_Vertical_Sep, align 4, !dbg !203
  %107 = icmp sge i32 %106, 300, !dbg !203
  %or.cond9 = and i1 %104, %107, !dbg !203
  br i1 %or.cond9, label %108, label %115, !dbg !203

add8
  br i1 %100, label %101, label %127, !dbg !200

; <label>:101                                     ; preds = %Inhibit_Biased_Climb.exit.i4.i
  %102 = load i32* @Own_Tracked_Alt, align 4, !dbg !202
  %103 = load i32* @Other_Tracked_Alt, align 4, !dbg !202
  %104 = icmp slt i32 %102, %103, !dbg !202
  %105 = zext i1 %104 to i32, !dbg !202
  %106 = load i32* @Cur_Vertical_Sep, align 4, !dbg !203
  %107 = icmp sge i32 %106, 300, !dbg !203
  %or.cond9 = and i1 %104, %107, !dbg !203
  br i1 %or.cond9, label %108, label %115, !dbg !203

true3
  %114 = icmp sge i32 %109, %113, !dbg !206
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:108                                     ; preds = %101
  %109 = load i32* @Down_Separation, align 4, !dbg !203
  %110 = load i32* @Alt_Layer_Value, align 4, !dbg !205
  %111 = sext i32 %110 to i64, !dbg !205
  %112 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %111, !dbg !205
  %113 = load i32* %112, align 4, !dbg !205
  %114 = icmp sge i32 %109, %113, !dbg !206
  br label %115

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:108                                     ; preds = %101
  %109 = load i32* @Down_Separation, align 4, !dbg !203
  %110 = load i32* @Alt_Layer_Value, align 4, !dbg !205
  %111 = sext i32 %110 to i64, !dbg !205
  %112 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %111, !dbg !205
  %113 = load i32* %112, align 4, !dbg !205
  %114 = icmp sge i32 %109, %113, !dbg !206
  br label %115

add8
  br i1 %100, label %101, label %127, !dbg !200

; <label>:108                                     ; preds = %101
  %109 = load i32* @Down_Separation, align 4, !dbg !203
  %110 = load i32* @Alt_Layer_Value, align 4, !dbg !205
  %111 = sext i32 %110 to i64, !dbg !205
  %112 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %111, !dbg !205
  %113 = load i32* %112, align 4, !dbg !205
  %114 = icmp sge i32 %109, %113, !dbg !206
  br label %115

add8
  br i1 %or.cond9, label %108, label %115, !dbg !203

; <label>:108                                     ; preds = %101
  %109 = load i32* @Down_Separation, align 4, !dbg !203
  %110 = load i32* @Alt_Layer_Value, align 4, !dbg !205
  %111 = sext i32 %110 to i64, !dbg !205
  %112 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %111, !dbg !205
  %113 = load i32* %112, align 4, !dbg !205
  %114 = icmp sge i32 %109, %113, !dbg !206
  br label %115

true2
  store i32 %117, i32* %result.i3.i, align 4
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:115                                     ; preds = %108, %101
  %116 = phi i1 [ false, %101 ], [ %114, %108 ]
  %117 = zext i1 %116 to i32
  store i32 %117, i32* %result.i3.i, align 4
  %118 = load i32* %result.i3.i, align 4, !dbg !207
  %119 = icmp ne i32 %118, 0, !dbg !207
  br i1 %119, label %120, label %124, !dbg !207

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:115                                     ; preds = %108, %101
  %116 = phi i1 [ false, %101 ], [ %114, %108 ]
  %117 = zext i1 %116 to i32
  store i32 %117, i32* %result.i3.i, align 4
  %118 = load i32* %result.i3.i, align 4, !dbg !207
  %119 = icmp ne i32 %118, 0, !dbg !207
  br i1 %119, label %120, label %124, !dbg !207

add8
  br i1 %100, label %101, label %127, !dbg !200

; <label>:115                                     ; preds = %108, %101
  %116 = phi i1 [ false, %101 ], [ %114, %108 ]
  %117 = zext i1 %116 to i32
  store i32 %117, i32* %result.i3.i, align 4
  %118 = load i32* %result.i3.i, align 4, !dbg !207
  %119 = icmp ne i32 %118, 0, !dbg !207
  br i1 %119, label %120, label %124, !dbg !207

true3
  %123 = icmp slt i32 %121, %122, !dbg !207
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:120                                     ; preds = %115
  %121 = load i32* @Other_Tracked_Alt, align 4, !dbg !207
  %122 = load i32* @Own_Tracked_Alt, align 4, !dbg !207
  %123 = icmp slt i32 %121, %122, !dbg !207
  br label %124

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:120                                     ; preds = %115
  %121 = load i32* @Other_Tracked_Alt, align 4, !dbg !207
  %122 = load i32* @Own_Tracked_Alt, align 4, !dbg !207
  %123 = icmp slt i32 %121, %122, !dbg !207
  br label %124

add8
  br i1 %100, label %101, label %127, !dbg !200

; <label>:120                                     ; preds = %115
  %121 = load i32* @Other_Tracked_Alt, align 4, !dbg !207
  %122 = load i32* @Own_Tracked_Alt, align 4, !dbg !207
  %123 = icmp slt i32 %121, %122, !dbg !207
  br label %124

add8
  br i1 %119, label %120, label %124, !dbg !207

; <label>:120                                     ; preds = %115
  %121 = load i32* @Other_Tracked_Alt, align 4, !dbg !207
  %122 = load i32* @Own_Tracked_Alt, align 4, !dbg !207
  %123 = icmp slt i32 %121, %122, !dbg !207
  br label %124

true2
  store i32 %126, i32* %result.i3.i, align 4
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:124                                     ; preds = %120, %115
  %125 = phi i1 [ false, %115 ], [ %123, %120 ]
  %126 = zext i1 %125 to i32
  store i32 %126, i32* %result.i3.i, align 4
  br label %Non_Crossing_Biased_Descend.exit.i, !dbg !208

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:124                                     ; preds = %120, %115
  %125 = phi i1 [ false, %115 ], [ %123, %120 ]
  %126 = zext i1 %125 to i32
  store i32 %126, i32* %result.i3.i, align 4
  br label %Non_Crossing_Biased_Descend.exit.i, !dbg !208

add8
  br i1 %100, label %101, label %127, !dbg !200

; <label>:124                                     ; preds = %120, %115
  %125 = phi i1 [ false, %115 ], [ %123, %120 ]
  %126 = zext i1 %125 to i32
  store i32 %126, i32* %result.i3.i, align 4
  br label %Non_Crossing_Biased_Descend.exit.i, !dbg !208

true1
  br i1 %130, label %132, label %144, !dbg !210
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:127                                     ; preds = %Inhibit_Biased_Climb.exit.i4.i
  %128 = load i32* @Other_Tracked_Alt, align 4, !dbg !209
  %129 = load i32* @Own_Tracked_Alt, align 4, !dbg !209
  %130 = icmp slt i32 %128, %129, !dbg !209
  %131 = zext i1 %130 to i32, !dbg !209
  br i1 %130, label %132, label %144, !dbg !210

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:127                                     ; preds = %Inhibit_Biased_Climb.exit.i4.i
  %128 = load i32* @Other_Tracked_Alt, align 4, !dbg !209
  %129 = load i32* @Own_Tracked_Alt, align 4, !dbg !209
  %130 = icmp slt i32 %128, %129, !dbg !209
  %131 = zext i1 %130 to i32, !dbg !209
  br i1 %130, label %132, label %144, !dbg !210

add8
  br i1 %100, label %101, label %127, !dbg !200

; <label>:127                                     ; preds = %Inhibit_Biased_Climb.exit.i4.i
  %128 = load i32* @Other_Tracked_Alt, align 4, !dbg !209
  %129 = load i32* @Own_Tracked_Alt, align 4, !dbg !209
  %130 = icmp slt i32 %128, %129, !dbg !209
  %131 = zext i1 %130 to i32, !dbg !209
  br i1 %130, label %132, label %144, !dbg !210

true1
  br i1 %135, label %137, label %144, !dbg !210
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:132                                     ; preds = %127
  %133 = load i32* @Other_Tracked_Alt, align 4, !dbg !209
  %134 = load i32* @Own_Tracked_Alt, align 4, !dbg !209
  %135 = icmp slt i32 %133, %134, !dbg !209
  %136 = zext i1 %135 to i32, !dbg !209
  br i1 %135, label %137, label %144, !dbg !210

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:132                                     ; preds = %127
  %133 = load i32* @Other_Tracked_Alt, align 4, !dbg !209
  %134 = load i32* @Own_Tracked_Alt, align 4, !dbg !209
  %135 = icmp slt i32 %133, %134, !dbg !209
  %136 = zext i1 %135 to i32, !dbg !209
  br i1 %135, label %137, label %144, !dbg !210

add8
  br i1 %100, label %101, label %127, !dbg !200

; <label>:132                                     ; preds = %127
  %133 = load i32* @Other_Tracked_Alt, align 4, !dbg !209
  %134 = load i32* @Own_Tracked_Alt, align 4, !dbg !209
  %135 = icmp slt i32 %133, %134, !dbg !209
  %136 = zext i1 %135 to i32, !dbg !209
  br i1 %135, label %137, label %144, !dbg !210

add8
  br i1 %130, label %132, label %144, !dbg !210

; <label>:132                                     ; preds = %127
  %133 = load i32* @Other_Tracked_Alt, align 4, !dbg !209
  %134 = load i32* @Own_Tracked_Alt, align 4, !dbg !209
  %135 = icmp slt i32 %133, %134, !dbg !209
  %136 = zext i1 %135 to i32, !dbg !209
  br i1 %135, label %137, label %144, !dbg !210

true3
  %143 = icmp sge i32 %138, %142, !dbg !213
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:137                                     ; preds = %132
  %138 = load i32* @Up_Separation, align 4, !dbg !210
  %139 = load i32* @Alt_Layer_Value, align 4, !dbg !212
  %140 = sext i32 %139 to i64, !dbg !212
  %141 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %140, !dbg !212
  %142 = load i32* %141, align 4, !dbg !212
  %143 = icmp sge i32 %138, %142, !dbg !213
  br label %144

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:137                                     ; preds = %132
  %138 = load i32* @Up_Separation, align 4, !dbg !210
  %139 = load i32* @Alt_Layer_Value, align 4, !dbg !212
  %140 = sext i32 %139 to i64, !dbg !212
  %141 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %140, !dbg !212
  %142 = load i32* %141, align 4, !dbg !212
  %143 = icmp sge i32 %138, %142, !dbg !213
  br label %144

add8
  br i1 %100, label %101, label %127, !dbg !200

; <label>:137                                     ; preds = %132
  %138 = load i32* @Up_Separation, align 4, !dbg !210
  %139 = load i32* @Alt_Layer_Value, align 4, !dbg !212
  %140 = sext i32 %139 to i64, !dbg !212
  %141 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %140, !dbg !212
  %142 = load i32* %141, align 4, !dbg !212
  %143 = icmp sge i32 %138, %142, !dbg !213
  br label %144

add8
  br i1 %130, label %132, label %144, !dbg !210

; <label>:137                                     ; preds = %132
  %138 = load i32* @Up_Separation, align 4, !dbg !210
  %139 = load i32* @Alt_Layer_Value, align 4, !dbg !212
  %140 = sext i32 %139 to i64, !dbg !212
  %141 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %140, !dbg !212
  %142 = load i32* %141, align 4, !dbg !212
  %143 = icmp sge i32 %138, %142, !dbg !213
  br label %144

add8
  br i1 %135, label %137, label %144, !dbg !210

; <label>:137                                     ; preds = %132
  %138 = load i32* @Up_Separation, align 4, !dbg !210
  %139 = load i32* @Alt_Layer_Value, align 4, !dbg !212
  %140 = sext i32 %139 to i64, !dbg !212
  %141 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %140, !dbg !212
  %142 = load i32* %141, align 4, !dbg !212
  %143 = icmp sge i32 %138, %142, !dbg !213
  br label %144

true2
  store i32 %146, i32* %result.i3.i, align 4
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:144                                     ; preds = %132, %137, %127
  %145 = phi i1 [ true, %127 ], [ false, %132 ], [ %143, %137 ]
  %146 = zext i1 %145 to i32
  store i32 %146, i32* %result.i3.i, align 4
  %147 = load i32* %result.i3.i, align 4, !dbg !214
  %148 = icmp ne i32 %147, 0, !dbg !214
  br i1 %148, label %149, label %153, !dbg !214

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:144                                     ; preds = %132, %137, %127
  %145 = phi i1 [ true, %127 ], [ false, %132 ], [ %143, %137 ]
  %146 = zext i1 %145 to i32
  store i32 %146, i32* %result.i3.i, align 4
  %147 = load i32* %result.i3.i, align 4, !dbg !214
  %148 = icmp ne i32 %147, 0, !dbg !214
  br i1 %148, label %149, label %153, !dbg !214

add8
  br i1 %100, label %101, label %127, !dbg !200

; <label>:144                                     ; preds = %132, %137, %127
  %145 = phi i1 [ true, %127 ], [ false, %132 ], [ %143, %137 ]
  %146 = zext i1 %145 to i32
  store i32 %146, i32* %result.i3.i, align 4
  %147 = load i32* %result.i3.i, align 4, !dbg !214
  %148 = icmp ne i32 %147, 0, !dbg !214
  br i1 %148, label %149, label %153, !dbg !214

true3
  %152 = icmp sle i32 %150, %151, !dbg !214
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:149                                     ; preds = %144
  %150 = load i32* @Other_Tracked_Alt, align 4, !dbg !214
  %151 = load i32* @Own_Tracked_Alt, align 4, !dbg !214
  %152 = icmp sle i32 %150, %151, !dbg !214
  br label %153

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:149                                     ; preds = %144
  %150 = load i32* @Other_Tracked_Alt, align 4, !dbg !214
  %151 = load i32* @Own_Tracked_Alt, align 4, !dbg !214
  %152 = icmp sle i32 %150, %151, !dbg !214
  br label %153

add8
  br i1 %100, label %101, label %127, !dbg !200

; <label>:149                                     ; preds = %144
  %150 = load i32* @Other_Tracked_Alt, align 4, !dbg !214
  %151 = load i32* @Own_Tracked_Alt, align 4, !dbg !214
  %152 = icmp sle i32 %150, %151, !dbg !214
  br label %153

add8
  br i1 %148, label %149, label %153, !dbg !214

; <label>:149                                     ; preds = %144
  %150 = load i32* @Other_Tracked_Alt, align 4, !dbg !214
  %151 = load i32* @Own_Tracked_Alt, align 4, !dbg !214
  %152 = icmp sle i32 %150, %151, !dbg !214
  br label %153

true2
  store i32 %155, i32* %result.i3.i, align 4
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:153                                     ; preds = %149, %144
  %154 = phi i1 [ false, %144 ], [ %152, %149 ]
  %155 = zext i1 %154 to i32
  store i32 %155, i32* %result.i3.i, align 4
  br label %Non_Crossing_Biased_Descend.exit.i

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:153                                     ; preds = %149, %144
  %154 = phi i1 [ false, %144 ], [ %152, %149 ]
  %155 = zext i1 %154 to i32
  store i32 %155, i32* %result.i3.i, align 4
  br label %Non_Crossing_Biased_Descend.exit.i

add8
  br i1 %100, label %101, label %127, !dbg !200

; <label>:153                                     ; preds = %149, %144
  %154 = phi i1 [ false, %144 ], [ %152, %149 ]
  %155 = zext i1 %154 to i32
  store i32 %155, i32* %result.i3.i, align 4
  br label %Non_Crossing_Biased_Descend.exit.i

true2
  store i32 %156, i32* %need_downward_RA.i, align 4, !dbg !199
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

Non_Crossing_Biased_Descend.exit.i:               ; preds = %153, %124
  %156 = load i32* %result.i3.i, align 4, !dbg !215
  store i32 %156, i32* %need_downward_RA.i, align 4, !dbg !199
  %157 = load i32* %need_upward_RA.i, align 4, !dbg !216
  %158 = icmp ne i32 %157, 0, !dbg !216
  %159 = load i32* %need_downward_RA.i, align 4, !dbg !216
  %160 = icmp ne i32 %159, 0, !dbg !216
  %or.cond11 = and i1 %158, %160, !dbg !216
  br i1 %or.cond11, label %161, label %162, !dbg !216

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

Non_Crossing_Biased_Descend.exit.i:               ; preds = %153, %124
  %156 = load i32* %result.i3.i, align 4, !dbg !215
  store i32 %156, i32* %need_downward_RA.i, align 4, !dbg !199
  %157 = load i32* %need_upward_RA.i, align 4, !dbg !216
  %158 = icmp ne i32 %157, 0, !dbg !216
  %159 = load i32* %need_downward_RA.i, align 4, !dbg !216
  %160 = icmp ne i32 %159, 0, !dbg !216
  %or.cond11 = and i1 %158, %160, !dbg !216
  br i1 %or.cond11, label %161, label %162, !dbg !216

true2
  store i32 0, i32* %alt_sep.i, align 4, !dbg !218
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:161                                     ; preds = %Non_Crossing_Biased_Descend.exit.i
  store i32 0, i32* %alt_sep.i, align 4, !dbg !218
  br label %alt_sep_test.exit, !dbg !218

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:161                                     ; preds = %Non_Crossing_Biased_Descend.exit.i
  store i32 0, i32* %alt_sep.i, align 4, !dbg !218
  br label %alt_sep_test.exit, !dbg !218

add8
  br i1 %or.cond11, label %161, label %162, !dbg !216

; <label>:161                                     ; preds = %Non_Crossing_Biased_Descend.exit.i
  store i32 0, i32* %alt_sep.i, align 4, !dbg !218
  br label %alt_sep_test.exit, !dbg !218

true1
  br i1 %164, label %165, label %166, !dbg !219
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:162                                     ; preds = %Non_Crossing_Biased_Descend.exit.i
  %163 = load i32* %need_upward_RA.i, align 4, !dbg !219
  %164 = icmp ne i32 %163, 0, !dbg !219
  br i1 %164, label %165, label %166, !dbg !219

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:162                                     ; preds = %Non_Crossing_Biased_Descend.exit.i
  %163 = load i32* %need_upward_RA.i, align 4, !dbg !219
  %164 = icmp ne i32 %163, 0, !dbg !219
  br i1 %164, label %165, label %166, !dbg !219

add8
  br i1 %or.cond11, label %161, label %162, !dbg !216

; <label>:162                                     ; preds = %Non_Crossing_Biased_Descend.exit.i
  %163 = load i32* %need_upward_RA.i, align 4, !dbg !219
  %164 = icmp ne i32 %163, 0, !dbg !219
  br i1 %164, label %165, label %166, !dbg !219

true2
  store i32 1, i32* %alt_sep.i, align 4, !dbg !221
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:165                                     ; preds = %162
  store i32 1, i32* %alt_sep.i, align 4, !dbg !221
  br label %alt_sep_test.exit, !dbg !221

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:165                                     ; preds = %162
  store i32 1, i32* %alt_sep.i, align 4, !dbg !221
  br label %alt_sep_test.exit, !dbg !221

add8
  br i1 %or.cond11, label %161, label %162, !dbg !216

; <label>:165                                     ; preds = %162
  store i32 1, i32* %alt_sep.i, align 4, !dbg !221
  br label %alt_sep_test.exit, !dbg !221

add8
  br i1 %164, label %165, label %166, !dbg !219

; <label>:165                                     ; preds = %162
  store i32 1, i32* %alt_sep.i, align 4, !dbg !221
  br label %alt_sep_test.exit, !dbg !221

true1
  br i1 %168, label %169, label %170, !dbg !222
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:166                                     ; preds = %162
  %167 = load i32* %need_downward_RA.i, align 4, !dbg !222
  %168 = icmp ne i32 %167, 0, !dbg !222
  br i1 %168, label %169, label %170, !dbg !222

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:166                                     ; preds = %162
  %167 = load i32* %need_downward_RA.i, align 4, !dbg !222
  %168 = icmp ne i32 %167, 0, !dbg !222
  br i1 %168, label %169, label %170, !dbg !222

add8
  br i1 %or.cond11, label %161, label %162, !dbg !216

; <label>:166                                     ; preds = %162
  %167 = load i32* %need_downward_RA.i, align 4, !dbg !222
  %168 = icmp ne i32 %167, 0, !dbg !222
  br i1 %168, label %169, label %170, !dbg !222

add8
  br i1 %164, label %165, label %166, !dbg !219

; <label>:166                                     ; preds = %162
  %167 = load i32* %need_downward_RA.i, align 4, !dbg !222
  %168 = icmp ne i32 %167, 0, !dbg !222
  br i1 %168, label %169, label %170, !dbg !222

true2
  store i32 2, i32* %alt_sep.i, align 4, !dbg !224
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:169                                     ; preds = %166
  store i32 2, i32* %alt_sep.i, align 4, !dbg !224
  br label %alt_sep_test.exit, !dbg !224

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:169                                     ; preds = %166
  store i32 2, i32* %alt_sep.i, align 4, !dbg !224
  br label %alt_sep_test.exit, !dbg !224

add8
  br i1 %or.cond11, label %161, label %162, !dbg !216

; <label>:169                                     ; preds = %166
  store i32 2, i32* %alt_sep.i, align 4, !dbg !224
  br label %alt_sep_test.exit, !dbg !224

add8
  br i1 %164, label %165, label %166, !dbg !219

; <label>:169                                     ; preds = %166
  store i32 2, i32* %alt_sep.i, align 4, !dbg !224
  br label %alt_sep_test.exit, !dbg !224

add8
  br i1 %168, label %169, label %170, !dbg !222

; <label>:169                                     ; preds = %166
  store i32 2, i32* %alt_sep.i, align 4, !dbg !224
  br label %alt_sep_test.exit, !dbg !224

true2
  store i32 0, i32* %alt_sep.i, align 4, !dbg !225
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:170                                     ; preds = %166
  store i32 0, i32* %alt_sep.i, align 4, !dbg !225
  br label %alt_sep_test.exit

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:170                                     ; preds = %166
  store i32 0, i32* %alt_sep.i, align 4, !dbg !225
  br label %alt_sep_test.exit

add8
  br i1 %or.cond11, label %161, label %162, !dbg !216

; <label>:170                                     ; preds = %166
  store i32 0, i32* %alt_sep.i, align 4, !dbg !225
  br label %alt_sep_test.exit

add8
  br i1 %164, label %165, label %166, !dbg !219

; <label>:170                                     ; preds = %166
  store i32 0, i32* %alt_sep.i, align 4, !dbg !225
  br label %alt_sep_test.exit

add8
  br i1 %168, label %169, label %170, !dbg !222

; <label>:170                                     ; preds = %166
  store i32 0, i32* %alt_sep.i, align 4, !dbg !225
  br label %alt_sep_test.exit

true2
  store i32 %171, i32* %ret, align 4, !dbg !171
222
add5
  br i1 %or.cond35, label %200, label %198, !dbg !227
add5
  %203 = call i32 (%struct._IO_FILE*, i8*, ...)* @fprintf(%struct._IO_FILE* %201, i8* getelementptr inbounds ([4 x i8]* @.str14, i32 0, i32 0), i32 %202), !dbg !230
size: 18 19 23 23
Num: 19 23
add4
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %43, label %44, label %65, !dbg !181
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %47, label %49, label %62, !dbg !184
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %52, label %54, label %62, !dbg !184
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %or.cond7, label %72, label %79, !dbg !190
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %83, label %84, label %Inhibit_Biased_Climb.exit.i4.i, !dbg !179
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %100, label %101, label %127, !dbg !200
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %or.cond9, label %108, label %115, !dbg !203
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %119, label %120, label %124, !dbg !207
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %130, label %132, label %144, !dbg !210
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %135, label %137, label %144, !dbg !210
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %148, label %149, label %153, !dbg !214
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %or.cond11, label %161, label %162, !dbg !216
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %164, label %165, label %166, !dbg !219
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %168, label %169, label %170, !dbg !222
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175
add4
  br i1 %43, label %44, label %65, !dbg !181
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %47, label %49, label %62, !dbg !184
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %52, label %54, label %62, !dbg !184
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %or.cond7, label %72, label %79, !dbg !190
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %83, label %84, label %Inhibit_Biased_Climb.exit.i4.i, !dbg !179
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %100, label %101, label %127, !dbg !200
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %or.cond9, label %108, label %115, !dbg !203
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %119, label %120, label %124, !dbg !207
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %130, label %132, label %144, !dbg !210
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %135, label %137, label %144, !dbg !210
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %148, label %149, label %153, !dbg !214
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %or.cond11, label %161, label %162, !dbg !216
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %164, label %165, label %166, !dbg !219
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %168, label %169, label %170, !dbg !222
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add4
  br i1 %47, label %49, label %62, !dbg !184
  br i1 %43, label %44, label %65, !dbg !181
add4
  br i1 %52, label %54, label %62, !dbg !184
  br i1 %43, label %44, label %65, !dbg !181
add4
  br i1 %or.cond7, label %72, label %79, !dbg !190
  br i1 %43, label %44, label %65, !dbg !181
add4
  br i1 %52, label %54, label %62, !dbg !184
  br i1 %47, label %49, label %62, !dbg !184
add4
  br i1 %or.cond9, label %108, label %115, !dbg !203
  br i1 %100, label %101, label %127, !dbg !200
add4
  br i1 %119, label %120, label %124, !dbg !207
  br i1 %100, label %101, label %127, !dbg !200
add4
  br i1 %130, label %132, label %144, !dbg !210
  br i1 %100, label %101, label %127, !dbg !200
add4
  br i1 %135, label %137, label %144, !dbg !210
  br i1 %100, label %101, label %127, !dbg !200
add4
  br i1 %148, label %149, label %153, !dbg !214
  br i1 %100, label %101, label %127, !dbg !200
add4
  br i1 %135, label %137, label %144, !dbg !210
  br i1 %130, label %132, label %144, !dbg !210
add4
  br i1 %164, label %165, label %166, !dbg !219
  br i1 %or.cond11, label %161, label %162, !dbg !216
add4
  br i1 %168, label %169, label %170, !dbg !222
  br i1 %or.cond11, label %161, label %162, !dbg !216
add4
  br i1 %168, label %169, label %170, !dbg !222
  br i1 %164, label %165, label %166, !dbg !219
333
true2
  store i32 400, i32* getelementptr inbounds ([4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 0), align 4, !dbg !153
true3
  %10 = icmp sgt i32 %9, 600, !dbg !170
add8
  br i1 %or.cond, label %8, label %11, !dbg !170

; <label>:8                                       ; preds = %0
  %9 = load i32* @Cur_Vertical_Sep, align 4, !dbg !170
  %10 = icmp sgt i32 %9, 600, !dbg !170
  br label %11

true2
  store i32 %13, i32* %enabled.i, align 4
true3
  %21 = icmp eq i32 %20, 0, !dbg !173
add8
  br i1 %18, label %19, label %22, !dbg !173

; <label>:19                                      ; preds = %11
  %20 = load i32* @Other_RAC, align 4, !dbg !173
  %21 = icmp eq i32 %20, 0, !dbg !173
  br label %22

true2
  store i32 %24, i32* %intent_not_known.i, align 4
true1
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:27                                      ; preds = %22
  %28 = load i32* %tcas_equipped.i, align 4, !dbg !175
  %29 = icmp ne i32 %28, 0, !dbg !175
  %30 = load i32* %intent_not_known.i, align 4, !dbg !175
  %31 = icmp ne i32 %30, 0, !dbg !175
  %or.cond3 = and i1 %29, %31, !dbg !175
  %or.cond3.not = xor i1 %or.cond3, true, !dbg !175
  %32 = load i32* %tcas_equipped.i, align 4, !dbg !175
  %33 = icmp ne i32 %32, 0, !dbg !175
  %or.cond5 = and i1 %or.cond3.not, %33, !dbg !175
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

true2
  store i32 %41, i32* %upward_preferred.i.i, align 4, !dbg !178
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

Inhibit_Biased_Climb.exit.i.i:                    ; preds = %27
  %34 = load i32* @Climb_Inhibit, align 4, !dbg !177
  %35 = icmp ne i32 %34, 0, !dbg !177
  %36 = load i32* @Up_Separation, align 4, !dbg !177
  %37 = add nsw i32 %36, 100, !dbg !177
  %38 = select i1 %35, i32 %37, i32 %36, !dbg !177
  %39 = load i32* @Down_Separation, align 4, !dbg !178
  %40 = icmp sgt i32 %38, %39, !dbg !178
  %41 = zext i1 %40 to i32, !dbg !178
  store i32 %41, i32* %upward_preferred.i.i, align 4, !dbg !178
  %42 = load i32* %upward_preferred.i.i, align 4, !dbg !181
  %43 = icmp ne i32 %42, 0, !dbg !181
  br i1 %43, label %44, label %65, !dbg !181

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

Inhibit_Biased_Climb.exit.i.i:                    ; preds = %27
  %34 = load i32* @Climb_Inhibit, align 4, !dbg !177
  %35 = icmp ne i32 %34, 0, !dbg !177
  %36 = load i32* @Up_Separation, align 4, !dbg !177
  %37 = add nsw i32 %36, 100, !dbg !177
  %38 = select i1 %35, i32 %37, i32 %36, !dbg !177
  %39 = load i32* @Down_Separation, align 4, !dbg !178
  %40 = icmp sgt i32 %38, %39, !dbg !178
  %41 = zext i1 %40 to i32, !dbg !178
  store i32 %41, i32* %upward_preferred.i.i, align 4, !dbg !178
  %42 = load i32* %upward_preferred.i.i, align 4, !dbg !181
  %43 = icmp ne i32 %42, 0, !dbg !181
  br i1 %43, label %44, label %65, !dbg !181

true1
  br i1 %47, label %49, label %62, !dbg !184
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:44                                      ; preds = %Inhibit_Biased_Climb.exit.i.i
  %45 = load i32* @Own_Tracked_Alt, align 4, !dbg !183
  %46 = load i32* @Other_Tracked_Alt, align 4, !dbg !183
  %47 = icmp slt i32 %45, %46, !dbg !183
  %48 = zext i1 %47 to i32, !dbg !183
  br i1 %47, label %49, label %62, !dbg !184

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:44                                      ; preds = %Inhibit_Biased_Climb.exit.i.i
  %45 = load i32* @Own_Tracked_Alt, align 4, !dbg !183
  %46 = load i32* @Other_Tracked_Alt, align 4, !dbg !183
  %47 = icmp slt i32 %45, %46, !dbg !183
  %48 = zext i1 %47 to i32, !dbg !183
  br i1 %47, label %49, label %62, !dbg !184

add8
  br i1 %43, label %44, label %65, !dbg !181

; <label>:44                                      ; preds = %Inhibit_Biased_Climb.exit.i.i
  %45 = load i32* @Own_Tracked_Alt, align 4, !dbg !183
  %46 = load i32* @Other_Tracked_Alt, align 4, !dbg !183
  %47 = icmp slt i32 %45, %46, !dbg !183
  %48 = zext i1 %47 to i32, !dbg !183
  br i1 %47, label %49, label %62, !dbg !184

true1
  br i1 %52, label %54, label %62, !dbg !184
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:49                                      ; preds = %44
  %50 = load i32* @Own_Tracked_Alt, align 4, !dbg !183
  %51 = load i32* @Other_Tracked_Alt, align 4, !dbg !183
  %52 = icmp slt i32 %50, %51, !dbg !183
  %53 = zext i1 %52 to i32, !dbg !183
  br i1 %52, label %54, label %62, !dbg !184

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:49                                      ; preds = %44
  %50 = load i32* @Own_Tracked_Alt, align 4, !dbg !183
  %51 = load i32* @Other_Tracked_Alt, align 4, !dbg !183
  %52 = icmp slt i32 %50, %51, !dbg !183
  %53 = zext i1 %52 to i32, !dbg !183
  br i1 %52, label %54, label %62, !dbg !184

add8
  br i1 %43, label %44, label %65, !dbg !181

; <label>:49                                      ; preds = %44
  %50 = load i32* @Own_Tracked_Alt, align 4, !dbg !183
  %51 = load i32* @Other_Tracked_Alt, align 4, !dbg !183
  %52 = icmp slt i32 %50, %51, !dbg !183
  %53 = zext i1 %52 to i32, !dbg !183
  br i1 %52, label %54, label %62, !dbg !184

add8
  br i1 %47, label %49, label %62, !dbg !184

; <label>:49                                      ; preds = %44
  %50 = load i32* @Own_Tracked_Alt, align 4, !dbg !183
  %51 = load i32* @Other_Tracked_Alt, align 4, !dbg !183
  %52 = icmp slt i32 %50, %51, !dbg !183
  %53 = zext i1 %52 to i32, !dbg !183
  br i1 %52, label %54, label %62, !dbg !184

true3
  %61 = xor i1 %60, true, !dbg !187
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:54                                      ; preds = %49
  %55 = load i32* @Down_Separation, align 4, !dbg !184
  %56 = load i32* @Alt_Layer_Value, align 4, !dbg !186
  %57 = sext i32 %56 to i64, !dbg !186
  %58 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %57, !dbg !186
  %59 = load i32* %58, align 4, !dbg !186
  %60 = icmp sge i32 %55, %59, !dbg !187
  %61 = xor i1 %60, true, !dbg !187
  br label %62

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:54                                      ; preds = %49
  %55 = load i32* @Down_Separation, align 4, !dbg !184
  %56 = load i32* @Alt_Layer_Value, align 4, !dbg !186
  %57 = sext i32 %56 to i64, !dbg !186
  %58 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %57, !dbg !186
  %59 = load i32* %58, align 4, !dbg !186
  %60 = icmp sge i32 %55, %59, !dbg !187
  %61 = xor i1 %60, true, !dbg !187
  br label %62

add8
  br i1 %43, label %44, label %65, !dbg !181

; <label>:54                                      ; preds = %49
  %55 = load i32* @Down_Separation, align 4, !dbg !184
  %56 = load i32* @Alt_Layer_Value, align 4, !dbg !186
  %57 = sext i32 %56 to i64, !dbg !186
  %58 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %57, !dbg !186
  %59 = load i32* %58, align 4, !dbg !186
  %60 = icmp sge i32 %55, %59, !dbg !187
  %61 = xor i1 %60, true, !dbg !187
  br label %62

add8
  br i1 %47, label %49, label %62, !dbg !184

; <label>:54                                      ; preds = %49
  %55 = load i32* @Down_Separation, align 4, !dbg !184
  %56 = load i32* @Alt_Layer_Value, align 4, !dbg !186
  %57 = sext i32 %56 to i64, !dbg !186
  %58 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %57, !dbg !186
  %59 = load i32* %58, align 4, !dbg !186
  %60 = icmp sge i32 %55, %59, !dbg !187
  %61 = xor i1 %60, true, !dbg !187
  br label %62

add8
  br i1 %52, label %54, label %62, !dbg !184

; <label>:54                                      ; preds = %49
  %55 = load i32* @Down_Separation, align 4, !dbg !184
  %56 = load i32* @Alt_Layer_Value, align 4, !dbg !186
  %57 = sext i32 %56 to i64, !dbg !186
  %58 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %57, !dbg !186
  %59 = load i32* %58, align 4, !dbg !186
  %60 = icmp sge i32 %55, %59, !dbg !187
  %61 = xor i1 %60, true, !dbg !187
  br label %62

true2
  store i32 %64, i32* %result.i.i, align 4
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:62                                      ; preds = %49, %54, %44
  %63 = phi i1 [ true, %44 ], [ false, %49 ], [ %61, %54 ]
  %64 = zext i1 %63 to i32
  store i32 %64, i32* %result.i.i, align 4
  br label %Non_Crossing_Biased_Climb.exit.i, !dbg !188

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:62                                      ; preds = %49, %54, %44
  %63 = phi i1 [ true, %44 ], [ false, %49 ], [ %61, %54 ]
  %64 = zext i1 %63 to i32
  store i32 %64, i32* %result.i.i, align 4
  br label %Non_Crossing_Biased_Climb.exit.i, !dbg !188

add8
  br i1 %43, label %44, label %65, !dbg !181

; <label>:62                                      ; preds = %49, %54, %44
  %63 = phi i1 [ true, %44 ], [ false, %49 ], [ %61, %54 ]
  %64 = zext i1 %63 to i32
  store i32 %64, i32* %result.i.i, align 4
  br label %Non_Crossing_Biased_Climb.exit.i, !dbg !188

true1
  br i1 %or.cond7, label %72, label %79, !dbg !190
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:65                                      ; preds = %Inhibit_Biased_Climb.exit.i.i
  %66 = load i32* @Other_Tracked_Alt, align 4, !dbg !189
  %67 = load i32* @Own_Tracked_Alt, align 4, !dbg !189
  %68 = icmp slt i32 %66, %67, !dbg !189
  %69 = zext i1 %68 to i32, !dbg !189
  %70 = load i32* @Cur_Vertical_Sep, align 4, !dbg !190
  %71 = icmp sge i32 %70, 300, !dbg !190
  %or.cond7 = and i1 %68, %71, !dbg !190
  br i1 %or.cond7, label %72, label %79, !dbg !190

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:65                                      ; preds = %Inhibit_Biased_Climb.exit.i.i
  %66 = load i32* @Other_Tracked_Alt, align 4, !dbg !189
  %67 = load i32* @Own_Tracked_Alt, align 4, !dbg !189
  %68 = icmp slt i32 %66, %67, !dbg !189
  %69 = zext i1 %68 to i32, !dbg !189
  %70 = load i32* @Cur_Vertical_Sep, align 4, !dbg !190
  %71 = icmp sge i32 %70, 300, !dbg !190
  %or.cond7 = and i1 %68, %71, !dbg !190
  br i1 %or.cond7, label %72, label %79, !dbg !190

add8
  br i1 %43, label %44, label %65, !dbg !181

; <label>:65                                      ; preds = %Inhibit_Biased_Climb.exit.i.i
  %66 = load i32* @Other_Tracked_Alt, align 4, !dbg !189
  %67 = load i32* @Own_Tracked_Alt, align 4, !dbg !189
  %68 = icmp slt i32 %66, %67, !dbg !189
  %69 = zext i1 %68 to i32, !dbg !189
  %70 = load i32* @Cur_Vertical_Sep, align 4, !dbg !190
  %71 = icmp sge i32 %70, 300, !dbg !190
  %or.cond7 = and i1 %68, %71, !dbg !190
  br i1 %or.cond7, label %72, label %79, !dbg !190

true3
  %78 = icmp sge i32 %73, %77, !dbg !193
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:72                                      ; preds = %65
  %73 = load i32* @Up_Separation, align 4, !dbg !190
  %74 = load i32* @Alt_Layer_Value, align 4, !dbg !192
  %75 = sext i32 %74 to i64, !dbg !192
  %76 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %75, !dbg !192
  %77 = load i32* %76, align 4, !dbg !192
  %78 = icmp sge i32 %73, %77, !dbg !193
  br label %79

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:72                                      ; preds = %65
  %73 = load i32* @Up_Separation, align 4, !dbg !190
  %74 = load i32* @Alt_Layer_Value, align 4, !dbg !192
  %75 = sext i32 %74 to i64, !dbg !192
  %76 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %75, !dbg !192
  %77 = load i32* %76, align 4, !dbg !192
  %78 = icmp sge i32 %73, %77, !dbg !193
  br label %79

add8
  br i1 %43, label %44, label %65, !dbg !181

; <label>:72                                      ; preds = %65
  %73 = load i32* @Up_Separation, align 4, !dbg !190
  %74 = load i32* @Alt_Layer_Value, align 4, !dbg !192
  %75 = sext i32 %74 to i64, !dbg !192
  %76 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %75, !dbg !192
  %77 = load i32* %76, align 4, !dbg !192
  %78 = icmp sge i32 %73, %77, !dbg !193
  br label %79

add8
  br i1 %or.cond7, label %72, label %79, !dbg !190

; <label>:72                                      ; preds = %65
  %73 = load i32* @Up_Separation, align 4, !dbg !190
  %74 = load i32* @Alt_Layer_Value, align 4, !dbg !192
  %75 = sext i32 %74 to i64, !dbg !192
  %76 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %75, !dbg !192
  %77 = load i32* %76, align 4, !dbg !192
  %78 = icmp sge i32 %73, %77, !dbg !193
  br label %79

true2
  store i32 %81, i32* %result.i.i, align 4
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:79                                      ; preds = %72, %65
  %80 = phi i1 [ false, %65 ], [ %78, %72 ]
  %81 = zext i1 %80 to i32
  store i32 %81, i32* %result.i.i, align 4
  br label %Non_Crossing_Biased_Climb.exit.i

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:79                                      ; preds = %72, %65
  %80 = phi i1 [ false, %65 ], [ %78, %72 ]
  %81 = zext i1 %80 to i32
  store i32 %81, i32* %result.i.i, align 4
  br label %Non_Crossing_Biased_Climb.exit.i

add8
  br i1 %43, label %44, label %65, !dbg !181

; <label>:79                                      ; preds = %72, %65
  %80 = phi i1 [ false, %65 ], [ %78, %72 ]
  %81 = zext i1 %80 to i32
  store i32 %81, i32* %result.i.i, align 4
  br label %Non_Crossing_Biased_Climb.exit.i

true1
  br i1 %83, label %84, label %Inhibit_Biased_Climb.exit.i4.i, !dbg !179
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

Non_Crossing_Biased_Climb.exit.i:                 ; preds = %79, %62
  %82 = load i32* %result.i.i, align 4, !dbg !194
  %83 = icmp ne i32 %82, 0, !dbg !179
  br i1 %83, label %84, label %Inhibit_Biased_Climb.exit.i4.i, !dbg !179

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

Non_Crossing_Biased_Climb.exit.i:                 ; preds = %79, %62
  %82 = load i32* %result.i.i, align 4, !dbg !194
  %83 = icmp ne i32 %82, 0, !dbg !179
  br i1 %83, label %84, label %Inhibit_Biased_Climb.exit.i4.i, !dbg !179

true3
  %87 = icmp slt i32 %85, %86, !dbg !195
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:84                                      ; preds = %Non_Crossing_Biased_Climb.exit.i
  %85 = load i32* @Own_Tracked_Alt, align 4, !dbg !195
  %86 = load i32* @Other_Tracked_Alt, align 4, !dbg !195
  %87 = icmp slt i32 %85, %86, !dbg !195
  %88 = zext i1 %87 to i32, !dbg !195
  br label %Inhibit_Biased_Climb.exit.i4.i

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:84                                      ; preds = %Non_Crossing_Biased_Climb.exit.i
  %85 = load i32* @Own_Tracked_Alt, align 4, !dbg !195
  %86 = load i32* @Other_Tracked_Alt, align 4, !dbg !195
  %87 = icmp slt i32 %85, %86, !dbg !195
  %88 = zext i1 %87 to i32, !dbg !195
  br label %Inhibit_Biased_Climb.exit.i4.i

add8
  br i1 %83, label %84, label %Inhibit_Biased_Climb.exit.i4.i, !dbg !179

; <label>:84                                      ; preds = %Non_Crossing_Biased_Climb.exit.i
  %85 = load i32* @Own_Tracked_Alt, align 4, !dbg !195
  %86 = load i32* @Other_Tracked_Alt, align 4, !dbg !195
  %87 = icmp slt i32 %85, %86, !dbg !195
  %88 = zext i1 %87 to i32, !dbg !195
  br label %Inhibit_Biased_Climb.exit.i4.i

true2
  store i32 %90, i32* %need_upward_RA.i, align 4
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

Inhibit_Biased_Climb.exit.i4.i:                   ; preds = %84, %Non_Crossing_Biased_Climb.exit.i
  %89 = phi i1 [ false, %Non_Crossing_Biased_Climb.exit.i ], [ %87, %84 ]
  %90 = zext i1 %89 to i32
  store i32 %90, i32* %need_upward_RA.i, align 4
  %91 = load i32* @Climb_Inhibit, align 4, !dbg !197
  %92 = icmp ne i32 %91, 0, !dbg !197
  %93 = load i32* @Up_Separation, align 4, !dbg !197
  %94 = add nsw i32 %93, 100, !dbg !197
  %95 = select i1 %92, i32 %94, i32 %93, !dbg !197
  %96 = load i32* @Down_Separation, align 4, !dbg !198
  %97 = icmp sgt i32 %95, %96, !dbg !198
  %98 = zext i1 %97 to i32, !dbg !198
  store i32 %98, i32* %upward_preferred.i1.i, align 4, !dbg !198
  %99 = load i32* %upward_preferred.i1.i, align 4, !dbg !200
  %100 = icmp ne i32 %99, 0, !dbg !200
  br i1 %100, label %101, label %127, !dbg !200

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

Inhibit_Biased_Climb.exit.i4.i:                   ; preds = %84, %Non_Crossing_Biased_Climb.exit.i
  %89 = phi i1 [ false, %Non_Crossing_Biased_Climb.exit.i ], [ %87, %84 ]
  %90 = zext i1 %89 to i32
  store i32 %90, i32* %need_upward_RA.i, align 4
  %91 = load i32* @Climb_Inhibit, align 4, !dbg !197
  %92 = icmp ne i32 %91, 0, !dbg !197
  %93 = load i32* @Up_Separation, align 4, !dbg !197
  %94 = add nsw i32 %93, 100, !dbg !197
  %95 = select i1 %92, i32 %94, i32 %93, !dbg !197
  %96 = load i32* @Down_Separation, align 4, !dbg !198
  %97 = icmp sgt i32 %95, %96, !dbg !198
  %98 = zext i1 %97 to i32, !dbg !198
  store i32 %98, i32* %upward_preferred.i1.i, align 4, !dbg !198
  %99 = load i32* %upward_preferred.i1.i, align 4, !dbg !200
  %100 = icmp ne i32 %99, 0, !dbg !200
  br i1 %100, label %101, label %127, !dbg !200

true1
  br i1 %or.cond9, label %108, label %115, !dbg !203
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:101                                     ; preds = %Inhibit_Biased_Climb.exit.i4.i
  %102 = load i32* @Own_Tracked_Alt, align 4, !dbg !202
  %103 = load i32* @Other_Tracked_Alt, align 4, !dbg !202
  %104 = icmp slt i32 %102, %103, !dbg !202
  %105 = zext i1 %104 to i32, !dbg !202
  %106 = load i32* @Cur_Vertical_Sep, align 4, !dbg !203
  %107 = icmp sge i32 %106, 300, !dbg !203
  %or.cond9 = and i1 %104, %107, !dbg !203
  br i1 %or.cond9, label %108, label %115, !dbg !203

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:101                                     ; preds = %Inhibit_Biased_Climb.exit.i4.i
  %102 = load i32* @Own_Tracked_Alt, align 4, !dbg !202
  %103 = load i32* @Other_Tracked_Alt, align 4, !dbg !202
  %104 = icmp slt i32 %102, %103, !dbg !202
  %105 = zext i1 %104 to i32, !dbg !202
  %106 = load i32* @Cur_Vertical_Sep, align 4, !dbg !203
  %107 = icmp sge i32 %106, 300, !dbg !203
  %or.cond9 = and i1 %104, %107, !dbg !203
  br i1 %or.cond9, label %108, label %115, !dbg !203

add8
  br i1 %100, label %101, label %127, !dbg !200

; <label>:101                                     ; preds = %Inhibit_Biased_Climb.exit.i4.i
  %102 = load i32* @Own_Tracked_Alt, align 4, !dbg !202
  %103 = load i32* @Other_Tracked_Alt, align 4, !dbg !202
  %104 = icmp slt i32 %102, %103, !dbg !202
  %105 = zext i1 %104 to i32, !dbg !202
  %106 = load i32* @Cur_Vertical_Sep, align 4, !dbg !203
  %107 = icmp sge i32 %106, 300, !dbg !203
  %or.cond9 = and i1 %104, %107, !dbg !203
  br i1 %or.cond9, label %108, label %115, !dbg !203

true3
  %114 = icmp sge i32 %109, %113, !dbg !206
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:108                                     ; preds = %101
  %109 = load i32* @Down_Separation, align 4, !dbg !203
  %110 = load i32* @Alt_Layer_Value, align 4, !dbg !205
  %111 = sext i32 %110 to i64, !dbg !205
  %112 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %111, !dbg !205
  %113 = load i32* %112, align 4, !dbg !205
  %114 = icmp sge i32 %109, %113, !dbg !206
  br label %115

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:108                                     ; preds = %101
  %109 = load i32* @Down_Separation, align 4, !dbg !203
  %110 = load i32* @Alt_Layer_Value, align 4, !dbg !205
  %111 = sext i32 %110 to i64, !dbg !205
  %112 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %111, !dbg !205
  %113 = load i32* %112, align 4, !dbg !205
  %114 = icmp sge i32 %109, %113, !dbg !206
  br label %115

add8
  br i1 %100, label %101, label %127, !dbg !200

; <label>:108                                     ; preds = %101
  %109 = load i32* @Down_Separation, align 4, !dbg !203
  %110 = load i32* @Alt_Layer_Value, align 4, !dbg !205
  %111 = sext i32 %110 to i64, !dbg !205
  %112 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %111, !dbg !205
  %113 = load i32* %112, align 4, !dbg !205
  %114 = icmp sge i32 %109, %113, !dbg !206
  br label %115

add8
  br i1 %or.cond9, label %108, label %115, !dbg !203

; <label>:108                                     ; preds = %101
  %109 = load i32* @Down_Separation, align 4, !dbg !203
  %110 = load i32* @Alt_Layer_Value, align 4, !dbg !205
  %111 = sext i32 %110 to i64, !dbg !205
  %112 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %111, !dbg !205
  %113 = load i32* %112, align 4, !dbg !205
  %114 = icmp sge i32 %109, %113, !dbg !206
  br label %115

true2
  store i32 %117, i32* %result.i3.i, align 4
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:115                                     ; preds = %108, %101
  %116 = phi i1 [ false, %101 ], [ %114, %108 ]
  %117 = zext i1 %116 to i32
  store i32 %117, i32* %result.i3.i, align 4
  %118 = load i32* %result.i3.i, align 4, !dbg !207
  %119 = icmp ne i32 %118, 0, !dbg !207
  br i1 %119, label %120, label %124, !dbg !207

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:115                                     ; preds = %108, %101
  %116 = phi i1 [ false, %101 ], [ %114, %108 ]
  %117 = zext i1 %116 to i32
  store i32 %117, i32* %result.i3.i, align 4
  %118 = load i32* %result.i3.i, align 4, !dbg !207
  %119 = icmp ne i32 %118, 0, !dbg !207
  br i1 %119, label %120, label %124, !dbg !207

add8
  br i1 %100, label %101, label %127, !dbg !200

; <label>:115                                     ; preds = %108, %101
  %116 = phi i1 [ false, %101 ], [ %114, %108 ]
  %117 = zext i1 %116 to i32
  store i32 %117, i32* %result.i3.i, align 4
  %118 = load i32* %result.i3.i, align 4, !dbg !207
  %119 = icmp ne i32 %118, 0, !dbg !207
  br i1 %119, label %120, label %124, !dbg !207

true3
  %123 = icmp slt i32 %121, %122, !dbg !207
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:120                                     ; preds = %115
  %121 = load i32* @Other_Tracked_Alt, align 4, !dbg !207
  %122 = load i32* @Own_Tracked_Alt, align 4, !dbg !207
  %123 = icmp slt i32 %121, %122, !dbg !207
  br label %124

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:120                                     ; preds = %115
  %121 = load i32* @Other_Tracked_Alt, align 4, !dbg !207
  %122 = load i32* @Own_Tracked_Alt, align 4, !dbg !207
  %123 = icmp slt i32 %121, %122, !dbg !207
  br label %124

add8
  br i1 %100, label %101, label %127, !dbg !200

; <label>:120                                     ; preds = %115
  %121 = load i32* @Other_Tracked_Alt, align 4, !dbg !207
  %122 = load i32* @Own_Tracked_Alt, align 4, !dbg !207
  %123 = icmp slt i32 %121, %122, !dbg !207
  br label %124

add8
  br i1 %119, label %120, label %124, !dbg !207

; <label>:120                                     ; preds = %115
  %121 = load i32* @Other_Tracked_Alt, align 4, !dbg !207
  %122 = load i32* @Own_Tracked_Alt, align 4, !dbg !207
  %123 = icmp slt i32 %121, %122, !dbg !207
  br label %124

true2
  store i32 %126, i32* %result.i3.i, align 4
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:124                                     ; preds = %120, %115
  %125 = phi i1 [ false, %115 ], [ %123, %120 ]
  %126 = zext i1 %125 to i32
  store i32 %126, i32* %result.i3.i, align 4
  br label %Non_Crossing_Biased_Descend.exit.i, !dbg !208

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:124                                     ; preds = %120, %115
  %125 = phi i1 [ false, %115 ], [ %123, %120 ]
  %126 = zext i1 %125 to i32
  store i32 %126, i32* %result.i3.i, align 4
  br label %Non_Crossing_Biased_Descend.exit.i, !dbg !208

add8
  br i1 %100, label %101, label %127, !dbg !200

; <label>:124                                     ; preds = %120, %115
  %125 = phi i1 [ false, %115 ], [ %123, %120 ]
  %126 = zext i1 %125 to i32
  store i32 %126, i32* %result.i3.i, align 4
  br label %Non_Crossing_Biased_Descend.exit.i, !dbg !208

true1
  br i1 %130, label %132, label %144, !dbg !210
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:127                                     ; preds = %Inhibit_Biased_Climb.exit.i4.i
  %128 = load i32* @Other_Tracked_Alt, align 4, !dbg !209
  %129 = load i32* @Own_Tracked_Alt, align 4, !dbg !209
  %130 = icmp slt i32 %128, %129, !dbg !209
  %131 = zext i1 %130 to i32, !dbg !209
  br i1 %130, label %132, label %144, !dbg !210

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:127                                     ; preds = %Inhibit_Biased_Climb.exit.i4.i
  %128 = load i32* @Other_Tracked_Alt, align 4, !dbg !209
  %129 = load i32* @Own_Tracked_Alt, align 4, !dbg !209
  %130 = icmp slt i32 %128, %129, !dbg !209
  %131 = zext i1 %130 to i32, !dbg !209
  br i1 %130, label %132, label %144, !dbg !210

add8
  br i1 %100, label %101, label %127, !dbg !200

; <label>:127                                     ; preds = %Inhibit_Biased_Climb.exit.i4.i
  %128 = load i32* @Other_Tracked_Alt, align 4, !dbg !209
  %129 = load i32* @Own_Tracked_Alt, align 4, !dbg !209
  %130 = icmp slt i32 %128, %129, !dbg !209
  %131 = zext i1 %130 to i32, !dbg !209
  br i1 %130, label %132, label %144, !dbg !210

true1
  br i1 %135, label %137, label %144, !dbg !210
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:132                                     ; preds = %127
  %133 = load i32* @Other_Tracked_Alt, align 4, !dbg !209
  %134 = load i32* @Own_Tracked_Alt, align 4, !dbg !209
  %135 = icmp slt i32 %133, %134, !dbg !209
  %136 = zext i1 %135 to i32, !dbg !209
  br i1 %135, label %137, label %144, !dbg !210

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:132                                     ; preds = %127
  %133 = load i32* @Other_Tracked_Alt, align 4, !dbg !209
  %134 = load i32* @Own_Tracked_Alt, align 4, !dbg !209
  %135 = icmp slt i32 %133, %134, !dbg !209
  %136 = zext i1 %135 to i32, !dbg !209
  br i1 %135, label %137, label %144, !dbg !210

add8
  br i1 %100, label %101, label %127, !dbg !200

; <label>:132                                     ; preds = %127
  %133 = load i32* @Other_Tracked_Alt, align 4, !dbg !209
  %134 = load i32* @Own_Tracked_Alt, align 4, !dbg !209
  %135 = icmp slt i32 %133, %134, !dbg !209
  %136 = zext i1 %135 to i32, !dbg !209
  br i1 %135, label %137, label %144, !dbg !210

add8
  br i1 %130, label %132, label %144, !dbg !210

; <label>:132                                     ; preds = %127
  %133 = load i32* @Other_Tracked_Alt, align 4, !dbg !209
  %134 = load i32* @Own_Tracked_Alt, align 4, !dbg !209
  %135 = icmp slt i32 %133, %134, !dbg !209
  %136 = zext i1 %135 to i32, !dbg !209
  br i1 %135, label %137, label %144, !dbg !210

true3
  %143 = icmp sge i32 %138, %142, !dbg !213
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:137                                     ; preds = %132
  %138 = load i32* @Up_Separation, align 4, !dbg !210
  %139 = load i32* @Alt_Layer_Value, align 4, !dbg !212
  %140 = sext i32 %139 to i64, !dbg !212
  %141 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %140, !dbg !212
  %142 = load i32* %141, align 4, !dbg !212
  %143 = icmp sge i32 %138, %142, !dbg !213
  br label %144

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:137                                     ; preds = %132
  %138 = load i32* @Up_Separation, align 4, !dbg !210
  %139 = load i32* @Alt_Layer_Value, align 4, !dbg !212
  %140 = sext i32 %139 to i64, !dbg !212
  %141 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %140, !dbg !212
  %142 = load i32* %141, align 4, !dbg !212
  %143 = icmp sge i32 %138, %142, !dbg !213
  br label %144

add8
  br i1 %100, label %101, label %127, !dbg !200

; <label>:137                                     ; preds = %132
  %138 = load i32* @Up_Separation, align 4, !dbg !210
  %139 = load i32* @Alt_Layer_Value, align 4, !dbg !212
  %140 = sext i32 %139 to i64, !dbg !212
  %141 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %140, !dbg !212
  %142 = load i32* %141, align 4, !dbg !212
  %143 = icmp sge i32 %138, %142, !dbg !213
  br label %144

add8
  br i1 %130, label %132, label %144, !dbg !210

; <label>:137                                     ; preds = %132
  %138 = load i32* @Up_Separation, align 4, !dbg !210
  %139 = load i32* @Alt_Layer_Value, align 4, !dbg !212
  %140 = sext i32 %139 to i64, !dbg !212
  %141 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %140, !dbg !212
  %142 = load i32* %141, align 4, !dbg !212
  %143 = icmp sge i32 %138, %142, !dbg !213
  br label %144

add8
  br i1 %135, label %137, label %144, !dbg !210

; <label>:137                                     ; preds = %132
  %138 = load i32* @Up_Separation, align 4, !dbg !210
  %139 = load i32* @Alt_Layer_Value, align 4, !dbg !212
  %140 = sext i32 %139 to i64, !dbg !212
  %141 = getelementptr inbounds [4 x i32]* @Positive_RA_Alt_Thresh, i32 0, i64 %140, !dbg !212
  %142 = load i32* %141, align 4, !dbg !212
  %143 = icmp sge i32 %138, %142, !dbg !213
  br label %144

true2
  store i32 %146, i32* %result.i3.i, align 4
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:144                                     ; preds = %132, %137, %127
  %145 = phi i1 [ true, %127 ], [ false, %132 ], [ %143, %137 ]
  %146 = zext i1 %145 to i32
  store i32 %146, i32* %result.i3.i, align 4
  %147 = load i32* %result.i3.i, align 4, !dbg !214
  %148 = icmp ne i32 %147, 0, !dbg !214
  br i1 %148, label %149, label %153, !dbg !214

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:144                                     ; preds = %132, %137, %127
  %145 = phi i1 [ true, %127 ], [ false, %132 ], [ %143, %137 ]
  %146 = zext i1 %145 to i32
  store i32 %146, i32* %result.i3.i, align 4
  %147 = load i32* %result.i3.i, align 4, !dbg !214
  %148 = icmp ne i32 %147, 0, !dbg !214
  br i1 %148, label %149, label %153, !dbg !214

add8
  br i1 %100, label %101, label %127, !dbg !200

; <label>:144                                     ; preds = %132, %137, %127
  %145 = phi i1 [ true, %127 ], [ false, %132 ], [ %143, %137 ]
  %146 = zext i1 %145 to i32
  store i32 %146, i32* %result.i3.i, align 4
  %147 = load i32* %result.i3.i, align 4, !dbg !214
  %148 = icmp ne i32 %147, 0, !dbg !214
  br i1 %148, label %149, label %153, !dbg !214

true3
  %152 = icmp sle i32 %150, %151, !dbg !214
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:149                                     ; preds = %144
  %150 = load i32* @Other_Tracked_Alt, align 4, !dbg !214
  %151 = load i32* @Own_Tracked_Alt, align 4, !dbg !214
  %152 = icmp sle i32 %150, %151, !dbg !214
  br label %153

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:149                                     ; preds = %144
  %150 = load i32* @Other_Tracked_Alt, align 4, !dbg !214
  %151 = load i32* @Own_Tracked_Alt, align 4, !dbg !214
  %152 = icmp sle i32 %150, %151, !dbg !214
  br label %153

add8
  br i1 %100, label %101, label %127, !dbg !200

; <label>:149                                     ; preds = %144
  %150 = load i32* @Other_Tracked_Alt, align 4, !dbg !214
  %151 = load i32* @Own_Tracked_Alt, align 4, !dbg !214
  %152 = icmp sle i32 %150, %151, !dbg !214
  br label %153

add8
  br i1 %148, label %149, label %153, !dbg !214

; <label>:149                                     ; preds = %144
  %150 = load i32* @Other_Tracked_Alt, align 4, !dbg !214
  %151 = load i32* @Own_Tracked_Alt, align 4, !dbg !214
  %152 = icmp sle i32 %150, %151, !dbg !214
  br label %153

true2
  store i32 %155, i32* %result.i3.i, align 4
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:153                                     ; preds = %149, %144
  %154 = phi i1 [ false, %144 ], [ %152, %149 ]
  %155 = zext i1 %154 to i32
  store i32 %155, i32* %result.i3.i, align 4
  br label %Non_Crossing_Biased_Descend.exit.i

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:153                                     ; preds = %149, %144
  %154 = phi i1 [ false, %144 ], [ %152, %149 ]
  %155 = zext i1 %154 to i32
  store i32 %155, i32* %result.i3.i, align 4
  br label %Non_Crossing_Biased_Descend.exit.i

add8
  br i1 %100, label %101, label %127, !dbg !200

; <label>:153                                     ; preds = %149, %144
  %154 = phi i1 [ false, %144 ], [ %152, %149 ]
  %155 = zext i1 %154 to i32
  store i32 %155, i32* %result.i3.i, align 4
  br label %Non_Crossing_Biased_Descend.exit.i

true2
  store i32 %156, i32* %need_downward_RA.i, align 4, !dbg !199
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

Non_Crossing_Biased_Descend.exit.i:               ; preds = %153, %124
  %156 = load i32* %result.i3.i, align 4, !dbg !215
  store i32 %156, i32* %need_downward_RA.i, align 4, !dbg !199
  %157 = load i32* %need_upward_RA.i, align 4, !dbg !216
  %158 = icmp ne i32 %157, 0, !dbg !216
  %159 = load i32* %need_downward_RA.i, align 4, !dbg !216
  %160 = icmp ne i32 %159, 0, !dbg !216
  %or.cond11 = and i1 %158, %160, !dbg !216
  br i1 %or.cond11, label %161, label %162, !dbg !216

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

Non_Crossing_Biased_Descend.exit.i:               ; preds = %153, %124
  %156 = load i32* %result.i3.i, align 4, !dbg !215
  store i32 %156, i32* %need_downward_RA.i, align 4, !dbg !199
  %157 = load i32* %need_upward_RA.i, align 4, !dbg !216
  %158 = icmp ne i32 %157, 0, !dbg !216
  %159 = load i32* %need_downward_RA.i, align 4, !dbg !216
  %160 = icmp ne i32 %159, 0, !dbg !216
  %or.cond11 = and i1 %158, %160, !dbg !216
  br i1 %or.cond11, label %161, label %162, !dbg !216

true2
  store i32 0, i32* %alt_sep.i, align 4, !dbg !218
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:161                                     ; preds = %Non_Crossing_Biased_Descend.exit.i
  store i32 0, i32* %alt_sep.i, align 4, !dbg !218
  br label %alt_sep_test.exit, !dbg !218

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:161                                     ; preds = %Non_Crossing_Biased_Descend.exit.i
  store i32 0, i32* %alt_sep.i, align 4, !dbg !218
  br label %alt_sep_test.exit, !dbg !218

add8
  br i1 %or.cond11, label %161, label %162, !dbg !216

; <label>:161                                     ; preds = %Non_Crossing_Biased_Descend.exit.i
  store i32 0, i32* %alt_sep.i, align 4, !dbg !218
  br label %alt_sep_test.exit, !dbg !218

true1
  br i1 %164, label %165, label %166, !dbg !219
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:162                                     ; preds = %Non_Crossing_Biased_Descend.exit.i
  %163 = load i32* %need_upward_RA.i, align 4, !dbg !219
  %164 = icmp ne i32 %163, 0, !dbg !219
  br i1 %164, label %165, label %166, !dbg !219

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:162                                     ; preds = %Non_Crossing_Biased_Descend.exit.i
  %163 = load i32* %need_upward_RA.i, align 4, !dbg !219
  %164 = icmp ne i32 %163, 0, !dbg !219
  br i1 %164, label %165, label %166, !dbg !219

add8
  br i1 %or.cond11, label %161, label %162, !dbg !216

; <label>:162                                     ; preds = %Non_Crossing_Biased_Descend.exit.i
  %163 = load i32* %need_upward_RA.i, align 4, !dbg !219
  %164 = icmp ne i32 %163, 0, !dbg !219
  br i1 %164, label %165, label %166, !dbg !219

true2
  store i32 1, i32* %alt_sep.i, align 4, !dbg !221
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:165                                     ; preds = %162
  store i32 1, i32* %alt_sep.i, align 4, !dbg !221
  br label %alt_sep_test.exit, !dbg !221

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:165                                     ; preds = %162
  store i32 1, i32* %alt_sep.i, align 4, !dbg !221
  br label %alt_sep_test.exit, !dbg !221

add8
  br i1 %or.cond11, label %161, label %162, !dbg !216

; <label>:165                                     ; preds = %162
  store i32 1, i32* %alt_sep.i, align 4, !dbg !221
  br label %alt_sep_test.exit, !dbg !221

add8
  br i1 %164, label %165, label %166, !dbg !219

; <label>:165                                     ; preds = %162
  store i32 1, i32* %alt_sep.i, align 4, !dbg !221
  br label %alt_sep_test.exit, !dbg !221

true1
  br i1 %168, label %169, label %170, !dbg !222
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:166                                     ; preds = %162
  %167 = load i32* %need_downward_RA.i, align 4, !dbg !222
  %168 = icmp ne i32 %167, 0, !dbg !222
  br i1 %168, label %169, label %170, !dbg !222

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:166                                     ; preds = %162
  %167 = load i32* %need_downward_RA.i, align 4, !dbg !222
  %168 = icmp ne i32 %167, 0, !dbg !222
  br i1 %168, label %169, label %170, !dbg !222

add8
  br i1 %or.cond11, label %161, label %162, !dbg !216

; <label>:166                                     ; preds = %162
  %167 = load i32* %need_downward_RA.i, align 4, !dbg !222
  %168 = icmp ne i32 %167, 0, !dbg !222
  br i1 %168, label %169, label %170, !dbg !222

add8
  br i1 %164, label %165, label %166, !dbg !219

; <label>:166                                     ; preds = %162
  %167 = load i32* %need_downward_RA.i, align 4, !dbg !222
  %168 = icmp ne i32 %167, 0, !dbg !222
  br i1 %168, label %169, label %170, !dbg !222

true2
  store i32 2, i32* %alt_sep.i, align 4, !dbg !224
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:169                                     ; preds = %166
  store i32 2, i32* %alt_sep.i, align 4, !dbg !224
  br label %alt_sep_test.exit, !dbg !224

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:169                                     ; preds = %166
  store i32 2, i32* %alt_sep.i, align 4, !dbg !224
  br label %alt_sep_test.exit, !dbg !224

add8
  br i1 %or.cond11, label %161, label %162, !dbg !216

; <label>:169                                     ; preds = %166
  store i32 2, i32* %alt_sep.i, align 4, !dbg !224
  br label %alt_sep_test.exit, !dbg !224

add8
  br i1 %164, label %165, label %166, !dbg !219

; <label>:169                                     ; preds = %166
  store i32 2, i32* %alt_sep.i, align 4, !dbg !224
  br label %alt_sep_test.exit, !dbg !224

add8
  br i1 %168, label %169, label %170, !dbg !222

; <label>:169                                     ; preds = %166
  store i32 2, i32* %alt_sep.i, align 4, !dbg !224
  br label %alt_sep_test.exit, !dbg !224

true2
  store i32 0, i32* %alt_sep.i, align 4, !dbg !225
add8
  br i1 %26, label %27, label %alt_sep_test.exit, !dbg !175

; <label>:170                                     ; preds = %166
  store i32 0, i32* %alt_sep.i, align 4, !dbg !225
  br label %alt_sep_test.exit

add8
  br i1 %or.cond5, label %alt_sep_test.exit, label %Inhibit_Biased_Climb.exit.i.i, !dbg !175

; <label>:170                                     ; preds = %166
  store i32 0, i32* %alt_sep.i, align 4, !dbg !225
  br label %alt_sep_test.exit

add8
  br i1 %or.cond11, label %161, label %162, !dbg !216

; <label>:170                                     ; preds = %166
  store i32 0, i32* %alt_sep.i, align 4, !dbg !225
  br label %alt_sep_test.exit

add8
  br i1 %164, label %165, label %166, !dbg !219

; <label>:170                                     ; preds = %166
  store i32 0, i32* %alt_sep.i, align 4, !dbg !225
  br label %alt_sep_test.exit

add8
  br i1 %168, label %169, label %170, !dbg !222

; <label>:170                                     ; preds = %166
  store i32 0, i32* %alt_sep.i, align 4, !dbg !225
  br label %alt_sep_test.exit

true2
  store i32 %171, i32* %ret, align 4, !dbg !171
true3
  %199 = call i32 (i8*, i8*, i32, i8*, ...)* bitcast (i32 (...)* @__assert_fail to i32 (i8*, i8*, i32, i8*, ...)*)(i8* getelementptr inbounds ([7 x i8]* @.str12, i32 0, i32 0), i8* getelementptr inbounds ([11 x i8]* @.str13, i32 0, i32 0), i32 192, i8* getelementptr inbounds ([11 x i8]* @__PRETTY_FUNCTION__.main, i32 0, i32 0)), !dbg !229
add8
  br i1 %or.cond35, label %200, label %198, !dbg !227

; <label>:198                                     ; preds = %alt_sep_test.exit
  %199 = call i32 (i8*, i8*, i32, i8*, ...)* bitcast (i32 (...)* @__assert_fail to i32 (i8*, i8*, i32, i8*, ...)*)(i8* getelementptr inbounds ([7 x i8]* @.str12, i32 0, i32 0), i8* getelementptr inbounds ([11 x i8]* @.str13, i32 0, i32 0), i32 192, i8* getelementptr inbounds ([11 x i8]* @__PRETTY_FUNCTION__.main, i32 0, i32 0)), !dbg !229
  br label %200, !dbg !229

true3
  %203 = call i32 (%struct._IO_FILE*, i8*, ...)* @fprintf(%struct._IO_FILE* %201, i8* getelementptr inbounds ([4 x i8]* @.str14, i32 0, i32 0), i32 %202), !dbg !230
222
add5
  %203 = call i32 (%struct._IO_FILE*, i8*, ...)* @fprintf(%struct._IO_FILE* %201, i8* getelementptr inbounds ([4 x i8]* @.str14, i32 0, i32 0), i32 %202), !dbg !230
size: 19 19 23 23
Memory: 0
KLEE: WARNING: undefined reference to function: fprintf
KLEE: WARNING: undefined reference to variable: stdout
KLEE: WARNING ONCE: calling external: fprintf(140495294919680, 51718448, 0) at /home/easyqiu/installed/klee-1.4.0/examples/ISE/tcas/tcas_v32.c:195
0
0
0
0
2
KLEE: ERROR: /home/easyqiu/installed/klee-1.4.0/examples/ISE/tcas/tcas_v32.c:59: memory error: out of bound pointer
KLEE: NOTE: now ignoring this error at this location
0
2
0
2
0
2
0
2
0
2
0
2
0
0
2
0
2
0
2
0
2
0
0
2
0
2
0
2
0
2
0
2
0
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
KLEE: ERROR: /home/easyqiu/installed/klee-1.4.0/examples/ISE/tcas/tcas_v32.c:59: memory error: out of bound pointer
KLEE: NOTE: now ignoring this error at this location
0
0
1
0
1
0
1
0
1
0
1
0
1
0
0
1
0
1
0
1
0
1
0
0
1
0
1
0
1
0
1
0
1
0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
0
0
KLEE: ERROR: /home/easyqiu/installed/klee-1.4.0/examples/ISE/tcas/tcas_v32.c:192: ASSERTION FAIL: ret==0
KLEE: NOTE: now ignoring this error at this location
2
0
2
0
2
0
2
0
2
0
2
0
2
0
0
2
0
2
0
memory: 7
2
0
2
0
0
2
0
2
0
2
0
2
0
2
0
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
2
0
0
1
0
1
0
1
0
1
0
1
0
1
0
0
1
0
1
0
1
0
1
0
0
1
0
1
0
1
0
1
0
1
0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
[0;1;34m
Run Time: 4.934000e+01 1.309655e+01
Analysis Time: 0.000000e+00
Update State Time: 2.621000e-03
Update Summary Time: 4.070000e-04
Prune State Time: 0.000000e+00 2.148500e-02 0.000000e+00
Setting: dise & ise & isum --> 1 0 0
Max Memory: 7
[0m1
0
Elapsed: 00:00:50


KLEE: done: total instructions = 126247
KLEE: done: completed paths = 1145
KLEE: done: generated tests = 0
42.59user 3.52system 0:49.56elapsed 93%CPU (0avgtext+0avgdata 32196maxresident)k
0inputs+616outputs (0major+2821394minor)pagefaults 0swaps
