---
block/ADC:
  description: Analog-to-Digital Converter
  items:
    - name: ISR
      description: interrupt and status register
      byte_offset: 0
      fieldset: ISR
    - name: IER
      description: interrupt enable register
      byte_offset: 4
      fieldset: IER
    - name: CR
      description: control register
      byte_offset: 8
      fieldset: CR
    - name: CFGR
      description: configuration register
      byte_offset: 12
      fieldset: CFGR
    - name: SMPR1
      description: sample time register 1
      byte_offset: 20
      fieldset: SMPR1
    - name: SMPR2
      description: sample time register 2
      byte_offset: 24
      fieldset: SMPR2
    - name: TR1
      description: watchdog threshold register 1
      byte_offset: 32
      fieldset: TR1
    - name: TR2
      description: watchdog threshold register
      byte_offset: 36
      fieldset: TR2
    - name: TR3
      description: watchdog threshold register 3
      byte_offset: 40
      fieldset: TR3
    - name: SQR1
      description: regular sequence register 1
      byte_offset: 48
      fieldset: SQR1
    - name: SQR2
      description: regular sequence register 2
      byte_offset: 52
      fieldset: SQR2
    - name: SQR3
      description: regular sequence register 3
      byte_offset: 56
      fieldset: SQR3
    - name: SQR4
      description: regular sequence register 4
      byte_offset: 60
      fieldset: SQR4
    - name: DR
      description: regular Data Register
      byte_offset: 64
      access: Read
      fieldset: DR
    - name: JSQR
      description: injected sequence register
      byte_offset: 76
      fieldset: JSQR
    - name: OFR
      description: offset register 1
      array:
        len: 4
        stride: 4
      byte_offset: 96
      fieldset: OFR
    - name: JDR
      description: injected data register 1
      array:
        len: 4
        stride: 4
      byte_offset: 128
      access: Read
      fieldset: JDR
    - name: AWD2CR
      description: Analog Watchdog 2 Configuration Register
      byte_offset: 160
      fieldset: AWD2CR
    - name: AWD3CR
      description: Analog Watchdog 3 Configuration Register
      byte_offset: 164
      fieldset: AWD3CR
    - name: DIFSEL
      description: Differential Mode Selection Register 2
      byte_offset: 176
      fieldset: DIFSEL
    - name: CALFACT
      description: Calibration Factors
      byte_offset: 180
      fieldset: CALFACT
fieldset/AWD2CR:
  description: Analog Watchdog 2 Configuration Register
  fields:
    - name: AWD2CH0
      description: AWD2CH
      bit_offset: 0
      bit_size: 1
      enum: AWDCH
    - name: AWD2CH1
      description: AWD2CH
      bit_offset: 1
      bit_size: 1
      enum: AWDCH
    - name: AWD2CH2
      description: AWD2CH
      bit_offset: 2
      bit_size: 1
      enum: AWDCH
    - name: AWD2CH3
      description: AWD2CH
      bit_offset: 3
      bit_size: 1
      enum: AWDCH
    - name: AWD2CH4
      description: AWD2CH
      bit_offset: 4
      bit_size: 1
      enum: AWDCH
    - name: AWD2CH5
      description: AWD2CH
      bit_offset: 5
      bit_size: 1
      enum: AWDCH
    - name: AWD2CH6
      description: AWD2CH
      bit_offset: 6
      bit_size: 1
      enum: AWDCH
    - name: AWD2CH7
      description: AWD2CH
      bit_offset: 7
      bit_size: 1
      enum: AWDCH
    - name: AWD2CH8
      description: AWD2CH
      bit_offset: 8
      bit_size: 1
      enum: AWDCH
    - name: AWD2CH9
      description: AWD2CH
      bit_offset: 9
      bit_size: 1
      enum: AWDCH
    - name: AWD2CH10
      description: AWD2CH
      bit_offset: 10
      bit_size: 1
      enum: AWDCH
    - name: AWD2CH11
      description: AWD2CH
      bit_offset: 11
      bit_size: 1
      enum: AWDCH
    - name: AWD2CH12
      description: AWD2CH
      bit_offset: 12
      bit_size: 1
      enum: AWDCH
    - name: AWD2CH13
      description: AWD2CH
      bit_offset: 13
      bit_size: 1
      enum: AWDCH
    - name: AWD2CH14
      description: AWD2CH
      bit_offset: 14
      bit_size: 1
      enum: AWDCH
    - name: AWD2CH15
      description: AWD2CH
      bit_offset: 15
      bit_size: 1
      enum: AWDCH
    - name: AWD2CH16
      description: AWD2CH
      bit_offset: 16
      bit_size: 1
      enum: AWDCH
    - name: AWD2CH17
      description: AWD2CH
      bit_offset: 17
      bit_size: 1
      enum: AWDCH
fieldset/AWD3CR:
  description: Analog Watchdog 3 Configuration Register
  fields:
    - name: AWD3CH0
      description: AWD3CH
      bit_offset: 0
      bit_size: 1
      enum: AWDCH
    - name: AWD3CH1
      description: AWD3CH
      bit_offset: 1
      bit_size: 1
      enum: AWDCH
    - name: AWD3CH2
      description: AWD3CH
      bit_offset: 2
      bit_size: 1
      enum: AWDCH
    - name: AWD3CH3
      description: AWD3CH
      bit_offset: 3
      bit_size: 1
      enum: AWDCH
    - name: AWD3CH4
      description: AWD3CH
      bit_offset: 4
      bit_size: 1
      enum: AWDCH
    - name: AWD3CH5
      description: AWD3CH
      bit_offset: 5
      bit_size: 1
      enum: AWDCH
    - name: AWD3CH6
      description: AWD3CH
      bit_offset: 6
      bit_size: 1
      enum: AWDCH
    - name: AWD3CH7
      description: AWD3CH
      bit_offset: 7
      bit_size: 1
      enum: AWDCH
    - name: AWD3CH8
      description: AWD3CH
      bit_offset: 8
      bit_size: 1
      enum: AWDCH
    - name: AWD3CH9
      description: AWD3CH
      bit_offset: 9
      bit_size: 1
      enum: AWDCH
    - name: AWD3CH10
      description: AWD3CH
      bit_offset: 10
      bit_size: 1
      enum: AWDCH
    - name: AWD3CH11
      description: AWD3CH
      bit_offset: 11
      bit_size: 1
      enum: AWDCH
    - name: AWD3CH12
      description: AWD3CH
      bit_offset: 12
      bit_size: 1
      enum: AWDCH
    - name: AWD3CH13
      description: AWD3CH
      bit_offset: 13
      bit_size: 1
      enum: AWDCH
    - name: AWD3CH14
      description: AWD3CH
      bit_offset: 14
      bit_size: 1
      enum: AWDCH
    - name: AWD3CH15
      description: AWD3CH
      bit_offset: 15
      bit_size: 1
      enum: AWDCH
    - name: AWD3CH16
      description: AWD3CH
      bit_offset: 16
      bit_size: 1
      enum: AWDCH
    - name: AWD3CH17
      description: AWD3CH
      bit_offset: 17
      bit_size: 1
      enum: AWDCH
fieldset/CALFACT:
  description: Calibration Factors
  fields:
    - name: CALFACT_S
      description: CALFACT_S
      bit_offset: 0
      bit_size: 7
    - name: CALFACT_D
      description: CALFACT_D
      bit_offset: 16
      bit_size: 7
fieldset/CFGR:
  description: configuration register
  fields:
    - name: DMAEN
      description: DMAEN
      bit_offset: 0
      bit_size: 1
    - name: DMACFG
      description: DMACFG
      bit_offset: 1
      bit_size: 1
      enum: DMACFG
    - name: RES
      description: RES
      bit_offset: 3
      bit_size: 2
      enum: RES
    - name: ALIGN
      description: ALIGN
      bit_offset: 5
      bit_size: 1
      enum: ALIGN
    - name: EXTSEL
      description: EXTSEL
      bit_offset: 6
      bit_size: 4
      enum: EXTSEL
    - name: EXTEN
      description: EXTEN
      bit_offset: 10
      bit_size: 2
      enum: EXTEN
    - name: OVRMOD
      description: OVRMOD
      bit_offset: 12
      bit_size: 1
      enum: OVRMOD
    - name: CONT
      description: CONT
      bit_offset: 13
      bit_size: 1
      enum: CONT
    - name: AUTDLY
      description: AUTDLY
      bit_offset: 14
      bit_size: 1
    - name: DISCEN
      description: DISCEN
      bit_offset: 16
      bit_size: 1
    - name: DISCNUM
      description: DISCNUM
      bit_offset: 17
      bit_size: 3
    - name: JDISCEN
      description: JDISCEN
      bit_offset: 20
      bit_size: 1
    - name: JQM
      description: JQM
      bit_offset: 21
      bit_size: 1
      enum: JQM
    - name: AWD1SGL
      description: AWD1SGL
      bit_offset: 22
      bit_size: 1
      enum: AWDSGL
    - name: AWD1EN
      description: AWD1EN
      bit_offset: 23
      bit_size: 1
    - name: JAWD1EN
      description: JAWD1EN
      bit_offset: 24
      bit_size: 1
    - name: JAUTO
      description: JAUTO
      bit_offset: 25
      bit_size: 1
    - name: AWD1CH
      description: AWDCH1CH
      bit_offset: 26
      bit_size: 5
fieldset/CR:
  description: control register
  fields:
    - name: ADEN
      description: ADEN
      bit_offset: 0
      bit_size: 1
    - name: ADDIS
      description: ADDIS
      bit_offset: 1
      bit_size: 1
    - name: ADSTART
      description: ADSTART
      bit_offset: 2
      bit_size: 1
    - name: JADSTART
      description: JADSTART
      bit_offset: 3
      bit_size: 1
    - name: ADSTP
      description: ADSTP
      bit_offset: 4
      bit_size: 1
    - name: JADSTP
      description: JADSTP
      bit_offset: 5
      bit_size: 1
    - name: ADVREGEN
      description: ADVREGEN
      bit_offset: 28
      bit_size: 2
      enum: ADVREGEN
    - name: ADCALDIF
      description: ADCALDIF
      bit_offset: 30
      bit_size: 1
      enum: ADCALDIF
    - name: ADCAL
      description: ADCAL
      bit_offset: 31
      bit_size: 1
      enum: ADCAL
fieldset/DIFSEL:
  description: Differential Mode Selection Register 2
  fields:
    - name: DIFSEL_10
      description: Differential mode for channels 15 to 1
      bit_offset: 0
      bit_size: 1
      enum: DIFSEL_
    - name: DIFSEL_11
      description: Differential mode for channels 15 to 1
      bit_offset: 1
      bit_size: 1
      enum: DIFSEL_
    - name: DIFSEL_12
      description: Differential mode for channels 15 to 1
      bit_offset: 2
      bit_size: 1
      enum: DIFSEL_
    - name: DIFSEL_13
      description: Differential mode for channels 15 to 1
      bit_offset: 3
      bit_size: 1
      enum: DIFSEL_
    - name: DIFSEL_14
      description: Differential mode for channels 15 to 1
      bit_offset: 4
      bit_size: 1
      enum: DIFSEL_
    - name: DIFSEL_15
      description: Differential mode for channels 15 to 1
      bit_offset: 5
      bit_size: 1
      enum: DIFSEL_
    - name: DIFSEL_16
      description: Differential mode for channels 15 to 1
      bit_offset: 6
      bit_size: 1
      enum: DIFSEL_
    - name: DIFSEL_17
      description: Differential mode for channels 15 to 1
      bit_offset: 7
      bit_size: 1
      enum: DIFSEL_
    - name: DIFSEL_18
      description: Differential mode for channels 15 to 1
      bit_offset: 8
      bit_size: 1
      enum: DIFSEL_
    - name: DIFSEL_19
      description: Differential mode for channels 15 to 1
      bit_offset: 9
      bit_size: 1
      enum: DIFSEL_
    - name: DIFSEL_110
      description: Differential mode for channels 15 to 1
      bit_offset: 10
      bit_size: 1
      enum: DIFSEL_
    - name: DIFSEL_111
      description: Differential mode for channels 15 to 1
      bit_offset: 11
      bit_size: 1
      enum: DIFSEL_
    - name: DIFSEL_112
      description: Differential mode for channels 15 to 1
      bit_offset: 12
      bit_size: 1
      enum: DIFSEL_
    - name: DIFSEL_113
      description: Differential mode for channels 15 to 1
      bit_offset: 13
      bit_size: 1
      enum: DIFSEL_
    - name: DIFSEL_114
      description: Differential mode for channels 15 to 1
      bit_offset: 14
      bit_size: 1
      enum: DIFSEL_
    - name: DIFSEL_115
      description: Differential mode for channels 15 to 1
      bit_offset: 15
      bit_size: 1
      enum: DIFSEL_
    - name: DIFSEL_116
      description: Differential mode for channels 15 to 1
      bit_offset: 16
      bit_size: 1
      enum: DIFSEL_
    - name: DIFSEL_117
      description: Differential mode for channels 15 to 1
      bit_offset: 17
      bit_size: 1
      enum: DIFSEL_
fieldset/DR:
  description: regular Data Register
  fields:
    - name: RDATA
      description: regularDATA
      bit_offset: 0
      bit_size: 16
fieldset/IER:
  description: interrupt enable register
  fields:
    - name: ADRDYIE
      description: ADRDYIE
      bit_offset: 0
      bit_size: 1
    - name: EOSMPIE
      description: EOSMPIE
      bit_offset: 1
      bit_size: 1
    - name: EOCIE
      description: EOCIE
      bit_offset: 2
      bit_size: 1
    - name: EOSIE
      description: EOSIE
      bit_offset: 3
      bit_size: 1
    - name: OVRIE
      description: OVRIE
      bit_offset: 4
      bit_size: 1
    - name: JEOCIE
      description: JEOCIE
      bit_offset: 5
      bit_size: 1
    - name: JEOSIE
      description: JEOSIE
      bit_offset: 6
      bit_size: 1
    - name: AWD1IE
      description: AWD1IE
      bit_offset: 7
      bit_size: 1
    - name: AWD2IE
      description: AWD2IE
      bit_offset: 8
      bit_size: 1
    - name: AWD3IE
      description: AWD3IE
      bit_offset: 9
      bit_size: 1
    - name: JQOVFIE
      description: JQOVFIE
      bit_offset: 10
      bit_size: 1
fieldset/ISR:
  description: interrupt and status register
  fields:
    - name: ADRDY
      description: ADRDY
      bit_offset: 0
      bit_size: 1
    - name: EOSMP
      description: EOSMP
      bit_offset: 1
      bit_size: 1
    - name: EOC
      description: EOC
      bit_offset: 2
      bit_size: 1
    - name: EOS
      description: EOS
      bit_offset: 3
      bit_size: 1
    - name: OVR
      description: OVR
      bit_offset: 4
      bit_size: 1
    - name: JEOC
      description: JEOC
      bit_offset: 5
      bit_size: 1
    - name: JEOS
      description: JEOS
      bit_offset: 6
      bit_size: 1
    - name: AWD
      description: AWD1
      bit_offset: 7
      bit_size: 1
      array:
        len: 3
        stride: 1
    - name: JQOVF
      description: JQOVF
      bit_offset: 10
      bit_size: 1
fieldset/JDR:
  description: injected data register 1
  fields:
    - name: JDATA
      description: JDATA1
      bit_offset: 0
      bit_size: 16
      array:
        len: 1
        stride: 0
fieldset/JSQR:
  description: injected sequence register
  fields:
    - name: JL
      description: JL
      bit_offset: 0
      bit_size: 2
    - name: JEXTSEL
      description: JEXTSEL
      bit_offset: 2
      bit_size: 4
      enum: JEXTSEL
    - name: JEXTEN
      description: JEXTEN
      bit_offset: 6
      bit_size: 2
      enum: JEXTEN
    - name: JSQ
      description: JSQ1
      bit_offset: 8
      bit_size: 5
      array:
        len: 4
        stride: 6
fieldset/OFR:
  description: offset register 1
  fields:
    - name: OFFSET
      description: OFFSET1
      bit_offset: 0
      bit_size: 12
      array:
        len: 1
        stride: 0
    - name: OFFSET1_CH
      description: OFFSET1_CH
      bit_offset: 26
      bit_size: 5
    - name: OFFSET1_EN
      description: OFFSET1_EN
      bit_offset: 31
      bit_size: 1
fieldset/SMPR1:
  description: sample time register 1
  fields:
    - name: SMP
      description: SMP1
      bit_offset: 3
      bit_size: 3
      array:
        len: 9
        stride: 3
      enum: SMP
fieldset/SMPR2:
  description: sample time register 2
  fields:
    - name: SMP
      description: SMP10
      bit_offset: 0
      bit_size: 3
      array:
        len: 9
        stride: 3
      enum: SMP
fieldset/SQR1:
  description: regular sequence register 1
  fields:
    - name: L
      description: L3
      bit_offset: 0
      bit_size: 4
    - name: SQ
      description: SQ1
      bit_offset: 6
      bit_size: 5
      array:
        len: 4
        stride: 6
fieldset/SQR2:
  description: regular sequence register 2
  fields:
    - name: SQ
      description: SQ5
      bit_offset: 0
      bit_size: 5
      array:
        len: 5
        stride: 6
fieldset/SQR3:
  description: regular sequence register 3
  fields:
    - name: SQ
      description: SQ10
      bit_offset: 0
      bit_size: 5
      array:
        len: 5
        stride: 6
fieldset/SQR4:
  description: regular sequence register 4
  fields:
    - name: SQ
      description: SQ15
      bit_offset: 0
      bit_size: 5
      array:
        len: 2
        stride: 6
fieldset/TR1:
  description: watchdog threshold register 1
  fields:
    - name: LT
      description: LT1
      bit_offset: 0
      bit_size: 12
      array:
        len: 1
        stride: 0
    - name: HT
      description: HT1
      bit_offset: 16
      bit_size: 12
      array:
        len: 1
        stride: 0
fieldset/TR2:
  description: watchdog threshold register
  fields:
    - name: LT
      description: LT2
      bit_offset: 0
      bit_size: 8
      array:
        len: 1
        stride: 0
    - name: HT
      description: HT2
      bit_offset: 16
      bit_size: 8
      array:
        len: 1
        stride: 0
fieldset/TR3:
  description: watchdog threshold register 3
  fields:
    - name: LT
      description: LT3
      bit_offset: 0
      bit_size: 8
      array:
        len: 1
        stride: 0
    - name: HT
      description: HT3
      bit_offset: 16
      bit_size: 8
      array:
        len: 1
        stride: 0
enum/ADCAL:
  bit_size: 1
  variants:
    - name: Complete
      description: Calibration complete
      value: 0
    - name: Calibration
      description: Start the calibration of the ADC
      value: 1
enum/ADCALDIF:
  bit_size: 1
  variants:
    - name: SingleEnded
      description: Calibration for single-ended mode
      value: 0
    - name: Differential
      description: Calibration for differential mode
      value: 1
enum/ADVREGEN:
  bit_size: 2
  variants:
    - name: Intermediate
      description: Intermediate state required when moving the ADC voltage regulator between states
      value: 0
    - name: Enabled
      description: ADC voltage regulator enabled
      value: 1
    - name: Disabled
      description: ADC voltage regulator disabled
      value: 2
enum/ALIGN:
  bit_size: 1
  variants:
    - name: Right
      description: Right alignment
      value: 0
    - name: Left
      description: Left alignment
      value: 1
enum/AWDCH:
  bit_size: 1
  variants:
    - name: NotMonitored
      description: Input channel not monitored by AWDx
      value: 0
    - name: Monitored
      description: Input channel monitored by AWDx
      value: 1
enum/AWDSGL:
  bit_size: 1
  variants:
    - name: All
      description: Analog watchdog 1 enabled on all channels
      value: 0
    - name: Single
      description: Analog watchdog 1 enabled on single channel selected in AWD1CH
      value: 1
enum/CONT:
  bit_size: 1
  variants:
    - name: Single
      description: Single conversion mode
      value: 0
    - name: Continuous
      description: Continuous conversion mode
      value: 1
enum/DIFSEL_:
  bit_size: 1
  variants:
    - name: SingleEnded
      description: Input channel is configured in single-ended mode
      value: 0
    - name: Differential
      description: Input channel is configured in differential mode
      value: 1
enum/DMACFG:
  bit_size: 1
  variants:
    - name: OneShot
      description: DMA One Shot Mode selected
      value: 0
    - name: Circular
      description: DMA circular mode selected
      value: 1
enum/EXTEN:
  bit_size: 2
  variants:
    - name: Disabled
      description: Trigger detection disabled
      value: 0
    - name: RisingEdge
      description: Trigger detection on the rising edge
      value: 1
    - name: FallingEdge
      description: Trigger detection on the falling edge
      value: 2
    - name: BothEdges
      description: Trigger detection on both the rising and falling edges
      value: 3
enum/EXTSEL:
  bit_size: 4
  variants:
    - name: TIM1_CC1
      description: Timer 1 CC1 event
      value: 0
    - name: TIM1_CC2
      description: Timer 1 CC2 event
      value: 1
    - name: TIM1_CC3
      description: Timer 1 CC3 event
      value: 2
    - name: TIM2_CC2
      description: Timer 2 CC2 event
      value: 3
    - name: TIM3_TRGO
      description: Timer 3 TRGO event
      value: 4
    - name: EXTI11
      description: EXTI line 11
      value: 6
    - name: HRTIM_ADCTRG1
      description: HRTIM_ADCTRG1 event
      value: 7
    - name: HRTIM_ADCTRG3
      description: HRTIM_ADCTRG3 event
      value: 8
    - name: TIM1_TRGO
      description: Timer 1 TRGO event
      value: 9
    - name: TIM1_TRGO2
      description: Timer 1 TRGO2 event
      value: 10
    - name: TIM2_TRGO
      description: Timer 2 TRGO event
      value: 11
    - name: TIM6_TRGO
      description: Timer 6 TRGO event
      value: 13
    - name: TIM15_TRGO
      description: Timer 15 TRGO event
      value: 14
    - name: TIM3_CC4
      description: Timer 3 CC4 event
      value: 15
enum/JEXTEN:
  bit_size: 2
  variants:
    - name: Disabled
      description: Trigger detection disabled
      value: 0
    - name: RisingEdge
      description: Trigger detection on the rising edge
      value: 1
    - name: FallingEdge
      description: Trigger detection on the falling edge
      value: 2
    - name: BothEdges
      description: Trigger detection on both the rising and falling edges
      value: 3
enum/JEXTSEL:
  bit_size: 4
  variants:
    - name: HRTIM_ADCTRG2
      description: HRTIM_ADCTRG2 event
      value: 9
    - name: HRTIM_ADCTRG4
      description: HRTIM_ADCTRG4 event
      value: 10
enum/JQM:
  bit_size: 1
  variants:
    - name: Mode0
      description: "JSQR Mode 0: Queue maintains the last written configuration into JSQR"
      value: 0
    - name: Mode1
      description: "JSQR Mode 1: An empty queue disables software and hardware triggers of the injected sequence"
      value: 1
enum/OVRMOD:
  bit_size: 1
  variants:
    - name: Preserve
      description: Preserve DR register when an overrun is detected
      value: 0
    - name: Overwrite
      description: Overwrite DR register when an overrun is detected
      value: 1
enum/RES:
  bit_size: 2
  variants:
    - name: Bits12
      description: 12-bit
      value: 0
    - name: Bits10
      description: 10-bit
      value: 1
    - name: Bits8
      description: 8-bit
      value: 2
    - name: Bits6
      description: 6-bit
      value: 3
enum/SMP:
  bit_size: 3
  variants:
    - name: Cycles1_5
      description: 1.5 ADC clock cycles
      value: 0
    - name: Cycles2_5
      description: 2.5 ADC clock cycles
      value: 1
    - name: Cycles4_5
      description: 4.5 ADC clock cycles
      value: 2
    - name: Cycles7_5
      description: 7.5 ADC clock cycles
      value: 3
    - name: Cycles19_5
      description: 19.5 ADC clock cycles
      value: 4
    - name: Cycles61_5
      description: 61.5 ADC clock cycles
      value: 5
    - name: Cycles181_5
      description: 181.5 ADC clock cycles
      value: 6
    - name: Cycles601_5
      description: 601.5 ADC clock cycles
      value: 7
