// Seed: 2956991433
module module_0 ();
  wire id_2;
  module_2();
endmodule
module module_1;
  wire id_1;
  module_0();
  wire id_2;
  wire id_3;
  wire id_4;
endmodule
module module_2;
  assign id_1 = 1'b0;
endmodule
module module_3 (
    input supply0 id_0,
    input supply1 id_1,
    input wand id_2,
    output tri0 id_3
);
  wire id_5;
  buf (id_3, id_5);
  module_2();
endmodule
module module_4 (
    input wor id_0,
    input wire id_1,
    input supply1 id_2,
    input wire id_3,
    output supply1 id_4
);
  supply1 id_6 = id_2;
  module_2();
  assign id_4 = -1'd0;
endmodule
