#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Dec 24 16:57:45 2018
# Process ID: 880
# Current directory: C:/Users/hatic/deigit_des/deigit_des.runs/design_1_match_password_0_0_synth_1
# Command line: vivado.exe -log design_1_match_password_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_match_password_0_0.tcl
# Log file: C:/Users/hatic/deigit_des/deigit_des.runs/design_1_match_password_0_0_synth_1/design_1_match_password_0_0.vds
# Journal file: C:/Users/hatic/deigit_des/deigit_des.runs/design_1_match_password_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_match_password_0_0.tcl -notrace
Command: synth_design -top design_1_match_password_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6724 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 448.016 ; gain = 97.977
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_match_password_0_0' [c:/Users/hatic/deigit_des/deigit_des.srcs/sources_1/bd/design_1/ip/design_1_match_password_0_0/synth/design_1_match_password_0_0.vhd:86]
INFO: [Synth 8-3491] module 'design_1_wrapper' declared at 'c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:14' bound to instance 'U0' of component 'design_1_wrapper' [c:/Users/hatic/deigit_des/deigit_des.srcs/sources_1/bd/design_1/ip/design_1_match_password_0_0/synth/design_1_match_password_0_0.vhd:127]
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:44]
INFO: [Synth 8-3491] module 'design_1' declared at 'c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:75]
INFO: [Synth 8-638] synthesizing module 'design_1' [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/synth/design_1.vhd:48]
INFO: [Synth 8-3491] module 'design_1_xup_and2_0_0' declared at 'c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_and2_0_0/synth/design_1_xup_and2_0_0.v:57' bound to instance 'xup_and2_0' of component 'design_1_xup_and2_0_0' [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/synth/design_1.vhd:227]
INFO: [Synth 8-6157] synthesizing module 'design_1_xup_and2_0_0' [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_and2_0_0/synth/design_1_xup_and2_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_and2' [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ipshared/9859/src/xup_and2.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_and2' (1#1) [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ipshared/9859/src/xup_and2.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xup_and2_0_0' (2#1) [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_and2_0_0/synth/design_1_xup_and2_0_0.v:57]
INFO: [Synth 8-3491] module 'design_1_xup_nor6_0_0' declared at 'c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_nor6_0_0/synth/design_1_xup_nor6_0_0.v:57' bound to instance 'xup_nor6_0' of component 'design_1_xup_nor6_0_0' [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/synth/design_1.vhd:233]
INFO: [Synth 8-6157] synthesizing module 'design_1_xup_nor6_0_0' [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_nor6_0_0/synth/design_1_xup_nor6_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_nor6' [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ipshared/8769/src/xup_nor6.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_nor6' (3#1) [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ipshared/8769/src/xup_nor6.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xup_nor6_0_0' (4#1) [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_nor6_0_0/synth/design_1_xup_nor6_0_0.v:57]
INFO: [Synth 8-3491] module 'design_1_xup_nor6_0_1' declared at 'c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_nor6_0_1/synth/design_1_xup_nor6_0_1.v:57' bound to instance 'xup_nor6_1' of component 'design_1_xup_nor6_0_1' [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/synth/design_1.vhd:243]
INFO: [Synth 8-6157] synthesizing module 'design_1_xup_nor6_0_1' [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_nor6_0_1/synth/design_1_xup_nor6_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xup_nor6_0_1' (5#1) [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_nor6_0_1/synth/design_1_xup_nor6_0_1.v:57]
INFO: [Synth 8-3491] module 'design_1_xup_xor2_0_0' declared at 'c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_0/synth/design_1_xup_xor2_0_0.v:57' bound to instance 'xup_xor2_0' of component 'design_1_xup_xor2_0_0' [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/synth/design_1.vhd:253]
INFO: [Synth 8-6157] synthesizing module 'design_1_xup_xor2_0_0' [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_0/synth/design_1_xup_xor2_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_xor2' [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ipshared/7294/src/xup_xor2.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_xor2' (6#1) [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ipshared/7294/src/xup_xor2.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xup_xor2_0_0' (7#1) [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_0/synth/design_1_xup_xor2_0_0.v:57]
INFO: [Synth 8-3491] module 'design_1_xup_xor2_0_1' declared at 'c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_1/synth/design_1_xup_xor2_0_1.v:57' bound to instance 'xup_xor2_1' of component 'design_1_xup_xor2_0_1' [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/synth/design_1.vhd:259]
INFO: [Synth 8-6157] synthesizing module 'design_1_xup_xor2_0_1' [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_1/synth/design_1_xup_xor2_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xup_xor2_0_1' (8#1) [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_1/synth/design_1_xup_xor2_0_1.v:57]
INFO: [Synth 8-3491] module 'design_1_xup_xor2_0_10' declared at 'c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_10/synth/design_1_xup_xor2_0_10.v:57' bound to instance 'xup_xor2_10' of component 'design_1_xup_xor2_0_10' [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/synth/design_1.vhd:265]
INFO: [Synth 8-6157] synthesizing module 'design_1_xup_xor2_0_10' [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_10/synth/design_1_xup_xor2_0_10.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xup_xor2_0_10' (9#1) [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_10/synth/design_1_xup_xor2_0_10.v:57]
INFO: [Synth 8-3491] module 'design_1_xup_xor2_0_11' declared at 'c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_11/synth/design_1_xup_xor2_0_11.v:57' bound to instance 'xup_xor2_11' of component 'design_1_xup_xor2_0_11' [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/synth/design_1.vhd:271]
INFO: [Synth 8-6157] synthesizing module 'design_1_xup_xor2_0_11' [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_11/synth/design_1_xup_xor2_0_11.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xup_xor2_0_11' (10#1) [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_11/synth/design_1_xup_xor2_0_11.v:57]
INFO: [Synth 8-3491] module 'design_1_xup_xor2_0_2' declared at 'c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_2/synth/design_1_xup_xor2_0_2.v:57' bound to instance 'xup_xor2_2' of component 'design_1_xup_xor2_0_2' [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/synth/design_1.vhd:277]
INFO: [Synth 8-6157] synthesizing module 'design_1_xup_xor2_0_2' [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_2/synth/design_1_xup_xor2_0_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xup_xor2_0_2' (11#1) [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_2/synth/design_1_xup_xor2_0_2.v:57]
INFO: [Synth 8-3491] module 'design_1_xup_xor2_0_3' declared at 'c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_3/synth/design_1_xup_xor2_0_3.v:57' bound to instance 'xup_xor2_3' of component 'design_1_xup_xor2_0_3' [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/synth/design_1.vhd:283]
INFO: [Synth 8-6157] synthesizing module 'design_1_xup_xor2_0_3' [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_3/synth/design_1_xup_xor2_0_3.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xup_xor2_0_3' (12#1) [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_3/synth/design_1_xup_xor2_0_3.v:57]
INFO: [Synth 8-3491] module 'design_1_xup_xor2_0_4' declared at 'c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_4/synth/design_1_xup_xor2_0_4.v:57' bound to instance 'xup_xor2_4' of component 'design_1_xup_xor2_0_4' [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/synth/design_1.vhd:289]
INFO: [Synth 8-6157] synthesizing module 'design_1_xup_xor2_0_4' [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_4/synth/design_1_xup_xor2_0_4.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xup_xor2_0_4' (13#1) [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_4/synth/design_1_xup_xor2_0_4.v:57]
INFO: [Synth 8-3491] module 'design_1_xup_xor2_0_5' declared at 'c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_5/synth/design_1_xup_xor2_0_5.v:57' bound to instance 'xup_xor2_5' of component 'design_1_xup_xor2_0_5' [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/synth/design_1.vhd:295]
INFO: [Synth 8-6157] synthesizing module 'design_1_xup_xor2_0_5' [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_5/synth/design_1_xup_xor2_0_5.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xup_xor2_0_5' (14#1) [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_5/synth/design_1_xup_xor2_0_5.v:57]
INFO: [Synth 8-3491] module 'design_1_xup_xor2_0_6' declared at 'c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_6/synth/design_1_xup_xor2_0_6.v:57' bound to instance 'xup_xor2_6' of component 'design_1_xup_xor2_0_6' [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/synth/design_1.vhd:301]
INFO: [Synth 8-6157] synthesizing module 'design_1_xup_xor2_0_6' [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_6/synth/design_1_xup_xor2_0_6.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xup_xor2_0_6' (15#1) [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_6/synth/design_1_xup_xor2_0_6.v:57]
INFO: [Synth 8-3491] module 'design_1_xup_xor2_0_7' declared at 'c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_7/synth/design_1_xup_xor2_0_7.v:57' bound to instance 'xup_xor2_7' of component 'design_1_xup_xor2_0_7' [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/synth/design_1.vhd:307]
INFO: [Synth 8-6157] synthesizing module 'design_1_xup_xor2_0_7' [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_7/synth/design_1_xup_xor2_0_7.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xup_xor2_0_7' (16#1) [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_7/synth/design_1_xup_xor2_0_7.v:57]
INFO: [Synth 8-3491] module 'design_1_xup_xor2_0_8' declared at 'c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_8/synth/design_1_xup_xor2_0_8.v:57' bound to instance 'xup_xor2_8' of component 'design_1_xup_xor2_0_8' [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/synth/design_1.vhd:313]
INFO: [Synth 8-6157] synthesizing module 'design_1_xup_xor2_0_8' [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_8/synth/design_1_xup_xor2_0_8.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xup_xor2_0_8' (17#1) [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_8/synth/design_1_xup_xor2_0_8.v:57]
INFO: [Synth 8-3491] module 'design_1_xup_xor2_0_9' declared at 'c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_9/synth/design_1_xup_xor2_0_9.v:57' bound to instance 'xup_xor2_9' of component 'design_1_xup_xor2_0_9' [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/synth/design_1.vhd:319]
INFO: [Synth 8-6157] synthesizing module 'design_1_xup_xor2_0_9' [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_9/synth/design_1_xup_xor2_0_9.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xup_xor2_0_9' (18#1) [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_9/synth/design_1_xup_xor2_0_9.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1' (19#1) [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/synth/design_1.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (20#1) [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'design_1_match_password_0_0' (21#1) [c:/Users/hatic/deigit_des/deigit_des.srcs/sources_1/bd/design_1/ip/design_1_match_password_0_0/synth/design_1_match_password_0_0.vhd:86]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 502.309 ; gain = 152.270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 502.309 ; gain = 152.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 502.309 ; gain = 152.270
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'U0/design_1_i'
Finished Parsing XDC File [c:/Users/hatic/Users/hatic/match_password/match_password.srcs/sources_1/bd/design_1/design_1_ooc.xdc] for cell 'U0/design_1_i'
Parsing XDC File [C:/Users/hatic/deigit_des/deigit_des.runs/design_1_match_password_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/hatic/deigit_des/deigit_des.runs/design_1_match_password_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 803.387 ; gain = 0.750
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 803.387 ; gain = 453.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 803.387 ; gain = 453.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0/design_1_i/xup_xor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/design_1_i/xup_xor2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/design_1_i/xup_xor2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/design_1_i/xup_xor2_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/design_1_i/xup_xor2_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/design_1_i/xup_xor2_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/design_1_i/xup_xor2_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/design_1_i/xup_xor2_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/design_1_i/xup_xor2_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/design_1_i/xup_xor2_9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/design_1_i/xup_xor2_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/design_1_i/xup_xor2_11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/design_1_i/xup_nor6_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/design_1_i/xup_nor6_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/design_1_i/xup_and2_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 803.387 ; gain = 453.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 803.387 ; gain = 453.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xup_xor2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 803.387 ; gain = 453.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 811.840 ; gain = 461.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 811.840 ; gain = 461.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 811.840 ; gain = 461.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 812.965 ; gain = 462.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 812.965 ; gain = 462.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 812.965 ; gain = 462.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 812.965 ; gain = 462.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 812.965 ; gain = 462.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 812.965 ; gain = 462.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |    13|
|2     |LUT6 |     2|
+------+-----+------+

Report Instance Areas: 
+------+------------------+-----------------------+------+
|      |Instance          |Module                 |Cells |
+------+------------------+-----------------------+------+
|1     |top               |                       |    15|
|2     |  U0              |design_1_wrapper       |    15|
|3     |    design_1_i    |design_1               |    15|
|4     |      xup_and2_0  |design_1_xup_and2_0_0  |     1|
|5     |      xup_nor6_0  |design_1_xup_nor6_0_0  |     1|
|6     |        inst      |xup_nor6_0             |     1|
|7     |      xup_nor6_1  |design_1_xup_nor6_0_1  |     1|
|8     |        inst      |xup_nor6               |     1|
|9     |      xup_xor2_0  |design_1_xup_xor2_0_0  |     1|
|10    |      xup_xor2_1  |design_1_xup_xor2_0_1  |     1|
|11    |      xup_xor2_10 |design_1_xup_xor2_0_10 |     1|
|12    |      xup_xor2_11 |design_1_xup_xor2_0_11 |     1|
|13    |      xup_xor2_2  |design_1_xup_xor2_0_2  |     1|
|14    |      xup_xor2_3  |design_1_xup_xor2_0_3  |     1|
|15    |      xup_xor2_4  |design_1_xup_xor2_0_4  |     1|
|16    |      xup_xor2_5  |design_1_xup_xor2_0_5  |     1|
|17    |      xup_xor2_6  |design_1_xup_xor2_0_6  |     1|
|18    |      xup_xor2_7  |design_1_xup_xor2_0_7  |     1|
|19    |      xup_xor2_8  |design_1_xup_xor2_0_8  |     1|
|20    |      xup_xor2_9  |design_1_xup_xor2_0_9  |     1|
+------+------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 812.965 ; gain = 462.926
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 812.973 ; gain = 161.855
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 812.973 ; gain = 462.934
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 836.754 ; gain = 498.188
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/hatic/deigit_des/deigit_des.runs/design_1_match_password_0_0_synth_1/design_1_match_password_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/hatic/deigit_des/deigit_des.srcs/sources_1/bd/design_1/ip/design_1_match_password_0_0/design_1_match_password_0_0.xci
INFO: [Coretcl 2-1174] Renamed 19 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/hatic/deigit_des/deigit_des.runs/design_1_match_password_0_0_synth_1/design_1_match_password_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_match_password_0_0_utilization_synth.rpt -pb design_1_match_password_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 841.043 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec 24 16:58:43 2018...
