$date Mon Feb 18 10:47:47 2019
 $end
$version JasperGold $end
$timescale 1 ns $end
$scope module rvfi_testbench $end
$scope module wrapper $end
$scope module uut $end
$scope module pcpi_mul $end
$scope module mult_76 $end
$var wire 66 ! out [65:0] $end
$upscope $end
$var wire 1 " resetn $end
$var wire 1 # pcpi_valid $end
$var wire 32 $ pcpi_insn [31:0] $end
$var wire 1 % instr_any_mul $end
$var wire 1 & pcpi_wr $end
$var wire 32 ' pcpi_rd [31:0] $end
$var wire 1 ( pcpi_wait $end
$var wire 1 ) pcpi_ready $end
$var wire 1 * instr_mul $end
$var wire 1 + instr_mulh $end
$var wire 1 , instr_mulhsu $end
$var wire 1 - instr_mulhu $end
$var wire 1 . instr_any_mulh $end
$var reg 1 / shift_out $end
$var reg 4 0 active [3:0] $end
$var reg 64 1 rd [63:0] $end
$var wire 1 2 pcpi_insn_valid $end
$var wire 1 3 clk $end
$upscope $end
$scope module pcpi_div $end
$var wire 1 4 resetn $end
$var wire 1 5 pcpi_valid $end
$var wire 32 6 pcpi_insn [31:0] $end
$var wire 32 7 pcpi_rs1 [31:0] $end
$var wire 32 8 pcpi_rs2 [31:0] $end
$var wire 1 9 instr_any_div_rem $end
$var reg 1 : pcpi_wr $end
$var reg 32 ; pcpi_rd [31:0] $end
$var reg 1 < pcpi_wait $end
$var reg 1 = pcpi_ready $end
$var reg 1 > instr_div $end
$var reg 1 ? instr_divu $end
$var reg 1 @ instr_rem $end
$var reg 1 A instr_remu $end
$var reg 1 B pcpi_wait_q $end
$var wire 1 C start $end
$var reg 32 D dividend [31:0] $end
$var reg 63 E divisor [62:0] $end
$var reg 32 F quotient [31:0] $end
$var reg 32 G quotient_msk [31:0] $end
$var reg 1 H running $end
$var reg 1 I outsign $end
$var wire 1 J \:X_3 $end
$var wire 1 K \:X_4 $end
$var wire 1 L \:X_0 $end
$var wire 1 M \:X_1 $end
$var wire 1 N \:X_2 $end
$var wire 1 O \:X_5 $end
$var wire 1 P \:X_6 $end
$var wire 1 Q \:X_7 $end
$var wire 1 R \:X_8 $end
$var wire 1 S \:X_9 $end
$var wire 1 T \:X_10 $end
$var wire 1 U \:X_11 $end
$var wire 1 V \:X_12 $end
$var wire 1 W \:X_13 $end
$var wire 1 X \:X_14 $end
$var wire 1 Y \:X_15 $end
$var wire 1 Z \:X_16 $end
$var wire 1 [ \:X_17 $end
$var wire 1 \ \:X_18 $end
$var wire 1 ] \:X_19 $end
$var wire 1 ^ \:X_20 $end
$var wire 1 _ \:X_21 $end
$var wire 1 ` \:X_22 $end
$var wire 1 a \:X_23 $end
$var wire 1 b \:X_24 $end
$var wire 1 c \:X_25 $end
$var wire 1 d \:X_26 $end
$var wire 1 e \:X_27 $end
$var wire 1 f \:X_28 $end
$var wire 1 g \:X_29 $end
$var wire 1 h \:X_30 $end
$var wire 1 i \:X_31 $end
$var wire 1 j clk $end
$upscope $end
$var wire 1 k \:X_357 $end
$var wire 1 l \:X_358 $end
$var wire 1 m \:X_359 $end
$var wire 1 n \:X_360 $end
$var wire 1 o \:X_361 $end
$var wire 1 p \:X_362 $end
$var wire 1 q \:X_363 $end
$var wire 1 r \:X_364 $end
$var wire 1 s \:X_365 $end
$var wire 1 t \:X_366 $end
$var wire 1 u \:X_367 $end
$var wire 1 v \:X_368 $end
$var wire 1 w \:X_369 $end
$var wire 1 x \:X_370 $end
$var wire 1 y \:X_371 $end
$var wire 1 z \:X_372 $end
$var wire 1 { \:X_373 $end
$var wire 1 | \:X_374 $end
$var wire 1 } \:X_375 $end
$var wire 1 ~ \:X_376 $end
$var wire 1 !! \:X_377 $end
$var wire 1 "! \:X_378 $end
$var wire 1 #! \:X_379 $end
$var wire 1 $! \:X_380 $end
$var wire 1 %! \:X_381 $end
$var wire 1 &! \:X_382 $end
$var wire 1 '! \:X_383 $end
$var wire 1 (! \:X_384 $end
$var wire 1 )! \:X_385 $end
$var wire 1 *! \:X_386 $end
$var wire 1 +! \:X_387 $end
$var wire 1 ,! \:X_388 $end
$var wire 1 -! \:X_389 $end
$var wire 1 .! \:X_390 $end
$var wire 1 /! \:X_391 $end
$var wire 1 0! \:X_392 $end
$var wire 1 1! \:X_393 $end
$var wire 1 2! \:X_394 $end
$var wire 1 3! \:X_395 $end
$var wire 1 4! \:X_396 $end
$var wire 1 5! \:X_397 $end
$var wire 1 6! \:X_398 $end
$var wire 1 7! \:X_399 $end
$var wire 1 8! \:X_400 $end
$var wire 1 9! \:X_401 $end
$var wire 1 :! \:X_402 $end
$var wire 1 ;! \:X_403 $end
$var wire 1 <! \:X_404 $end
$var wire 1 =! \:X_405 $end
$var wire 1 >! \:X_406 $end
$var wire 1 ?! \:X_407 $end
$var wire 1 @! \:X_408 $end
$var wire 1 A! \:X_409 $end
$var wire 1 B! \:X_410 $end
$var wire 1 C! \:X_411 $end
$var wire 1 D! \:X_412 $end
$var wire 1 E! \:X_413 $end
$var wire 1 F! \:X_414 $end
$var wire 1 G! \:X_415 $end
$var wire 1 H! \:X_416 $end
$var wire 1 I! \:X_417 $end
$var wire 1 J! \:X_418 $end
$var wire 1 K! \:X_419 $end
$var wire 1 L! \:X_420 $end
$var reg 2 M! irq_state [1:0] $end
$var reg 1 N! latched_store $end
$var reg 1 O! latched_stalu $end
$var reg 1 P! latched_branch $end
$var reg 1 Q! latched_compr $end
$var reg 1 R! latched_is_lu $end
$var reg 1 S! latched_is_lh $end
$var reg 1 T! latched_is_lb $end
$var reg 5 U! latched_rd [4:0] $end
$var reg 4 V! pcpi_timeout_counter [3:0] $end
$var wire 32 W! alu_add_sub [31:0] $end
$var wire 32 X! alu_shl [31:0] $end
$var wire 32 Y! alu_shr [31:0] $end
$var wire 1 Z! alu_eq $end
$var wire 1 [! alu_ltu $end
$var wire 1 \! alu_lts $end
$var reg 1 ]! clear_prefetched_high_word_q $end
$var wire 1 ^! cpuregs_write $end
$var wire 32 _! cpuregs_wrdata [31:0] $end
$var wire 32 `! cpuregs_rs1 [31:0] $end
$var wire 32 a! cpuregs_rs2 [31:0] $end
$var wire 1 b! \:X_32 $end
$var wire 1 c! \:X_33 $end
$var wire 1 d! \:X_34 $end
$var wire 1 e! \:X_35 $end
$var wire 1 f! \:X_36 $end
$var wire 1 g! \:X_37 $end
$var wire 1 h! \:X_38 $end
$var wire 1 i! \:X_39 $end
$var wire 1 j! \:X_40 $end
$var wire 1 k! \:X_41 $end
$var wire 1 l! \:X_42 $end
$var wire 1 m! \:X_43 $end
$var wire 1 n! \:X_44 $end
$var wire 1 o! \:X_45 $end
$var wire 1 p! \:X_46 $end
$var wire 1 q! \:X_47 $end
$var wire 1 r! \:X_48 $end
$var wire 1 s! \:X_49 $end
$var wire 1 t! \:X_50 $end
$var wire 1 u! \:X_51 $end
$var wire 1 v! \:X_52 $end
$var wire 1 w! \:X_53 $end
$var wire 1 x! \:X_54 $end
$var wire 1 y! \:X_55 $end
$var wire 1 z! \:X_56 $end
$var wire 1 {! \:X_57 $end
$var wire 1 |! \:X_58 $end
$var wire 1 }! \:X_59 $end
$var wire 1 ~! \:X_60 $end
$var wire 1 !" \:X_61 $end
$var wire 1 "" \:X_62 $end
$var wire 1 #" \:X_63 $end
$var wire 1 $" \:X_64 $end
$var wire 1 %" \:X_492 $end
$var wire 1 &" \:X_491 $end
$var wire 1 '" \:X_490 $end
$var wire 1 (" \:X_489 $end
$var wire 1 )" \:X_488 $end
$var wire 1 *" \:X_487 $end
$var wire 1 +" \:X_486 $end
$var wire 1 ," \:X_485 $end
$var wire 1 -" \:X_484 $end
$var wire 1 ." \:X_483 $end
$var wire 1 /" \:X_482 $end
$var wire 1 0" \:X_481 $end
$var wire 1 1" \:X_480 $end
$var wire 1 2" \:X_479 $end
$var wire 1 3" \:X_478 $end
$var wire 1 4" \:X_477 $end
$var wire 1 5" \:X_476 $end
$var wire 1 6" \:X_475 $end
$var wire 1 7" \:X_474 $end
$var wire 1 8" \:X_473 $end
$var wire 1 9" \:X_472 $end
$var wire 1 :" \:X_471 $end
$var wire 1 ;" \:X_470 $end
$var wire 1 <" \:X_469 $end
$var wire 1 =" \:X_468 $end
$var wire 1 >" \:X_467 $end
$var wire 1 ?" \:X_466 $end
$var wire 1 @" \:X_465 $end
$var wire 1 A" \:X_464 $end
$var wire 1 B" \:X_463 $end
$var wire 1 C" \:X_462 $end
$var wire 1 D" \:X_461 $end
$var wire 1 E" resetn $end
$var reg 1 F" trap $end
$var reg 1 G" mem_valid $end
$var wire 1 H" mem_ready $end
$var wire 32 I" mem_rdata [31:0] $end
$var wire 1 J" mem_la_read $end
$var reg 1 K" pcpi_valid $end
$var reg 32 L" pcpi_insn [31:0] $end
$var wire 32 M" pcpi_rs1 [31:0] $end
$var wire 1 N" \:X_129 $end
$var wire 1 O" \:X_130 $end
$var wire 1 P" \:X_131 $end
$var wire 1 Q" \:X_132 $end
$var wire 1 R" \:X_133 $end
$var wire 1 S" \:X_134 $end
$var wire 1 T" \:X_135 $end
$var wire 1 U" \:X_136 $end
$var wire 1 V" \:X_137 $end
$var wire 1 W" \:X_138 $end
$var wire 1 X" \:X_139 $end
$var wire 1 Y" \:X_140 $end
$var wire 1 Z" \:X_141 $end
$var wire 1 [" \:X_142 $end
$var wire 1 \" \:X_143 $end
$var wire 1 ]" \:X_144 $end
$var wire 1 ^" \:X_145 $end
$var wire 1 _" \:X_146 $end
$var wire 1 `" \:X_147 $end
$var wire 1 a" \:X_148 $end
$var wire 1 b" \:X_149 $end
$var wire 1 c" \:X_150 $end
$var wire 1 d" \:X_151 $end
$var wire 1 e" \:X_152 $end
$var wire 1 f" \:X_153 $end
$var wire 1 g" \:X_154 $end
$var wire 1 h" \:X_155 $end
$var wire 1 i" \:X_156 $end
$var wire 1 j" \:X_157 $end
$var wire 1 k" \:X_158 $end
$var wire 1 l" \:X_159 $end
$var wire 1 m" \:X_160 $end
$var wire 1 n" \:X_220 $end
$var wire 1 o" \:X_221 $end
$var wire 1 p" \:X_222 $end
$var wire 1 q" \:X_223 $end
$var wire 1 r" \:X_224 $end
$var wire 1 s" \:X_225 $end
$var wire 1 t" \:X_226 $end
$var wire 1 u" \:X_227 $end
$var wire 1 v" \:X_228 $end
$var wire 1 w" \:X_229 $end
$var wire 1 x" \:X_230 $end
$var wire 1 y" \:X_231 $end
$var wire 1 z" \:X_232 $end
$var wire 1 {" \:X_233 $end
$var wire 1 |" \:X_234 $end
$var wire 1 }" \:X_235 $end
$var wire 1 ~" \:X_236 $end
$var wire 1 !# \:X_237 $end
$var wire 1 "# \:X_238 $end
$var wire 1 ## \:X_239 $end
$var wire 1 $# \:X_240 $end
$var wire 1 %# \:X_241 $end
$var wire 1 &# \:X_242 $end
$var wire 1 '# \:X_243 $end
$var wire 1 (# \:X_244 $end
$var wire 1 )# \:X_245 $end
$var wire 1 *# \:X_246 $end
$var reg 32 +# decoded_imm_uj [31:0] $end
$var reg 1 ,# decoder_trigger $end
$var reg 1 -# decoder_trigger_q $end
$var reg 1 .# decoder_pseudo_trigger $end
$var reg 1 /# decoder_pseudo_trigger_q $end
$var reg 1 0# compressed_instr $end
$var wire 32 1# pcpi_rs2 [31:0] $end
$var reg 1 2# rvfi_valid $end
$var reg 32 3# rvfi_insn [31:0] $end
$var reg 64 4# count_cycle [63:0] $end
$var reg 64 5# count_instr [63:0] $end
$var reg 32 6# reg_pc [31:0] $end
$var reg 32 7# reg_next_pc [31:0] $end
$var reg 32 8# reg_op1 [31:0] $end
$var reg 32 9# reg_op2 [31:0] $end
$var reg 32 :# reg_out [31:0] $end
$var reg 5 ;# reg_sh [4:0] $end
$var reg 32 <# next_insn_opcode [31:0] $end
$var wire 32 =# dbg_insn_opcode [31:0] $end
$var reg 1 ># mem_la_firstword_reg $end
$var reg 1 ?# last_mem_valid $end
$var wire 1 @# mem_la_firstword $end
$var wire 32 A# next_pc [31:0] $end
$var reg 32 B# \cpuregs[0] [31:0] $end
$var reg 32 C# \cpuregs[1] [31:0] $end
$var reg 32 D# \cpuregs[2] [31:0] $end
$var reg 32 E# \cpuregs[3] [31:0] $end
$var reg 32 F# \cpuregs[4] [31:0] $end
$var reg 32 G# \cpuregs[5] [31:0] $end
$var reg 32 H# \cpuregs[6] [31:0] $end
$var reg 32 I# \cpuregs[7] [31:0] $end
$var reg 32 J# \cpuregs[8] [31:0] $end
$var reg 32 K# \cpuregs[9] [31:0] $end
$var reg 32 L# \cpuregs[10] [31:0] $end
$var reg 32 M# \cpuregs[11] [31:0] $end
$var reg 32 N# \cpuregs[12] [31:0] $end
$var reg 32 O# \cpuregs[13] [31:0] $end
$var reg 32 P# \cpuregs[14] [31:0] $end
$var reg 32 Q# \cpuregs[15] [31:0] $end
$var reg 32 R# \cpuregs[16] [31:0] $end
$var reg 32 S# \cpuregs[17] [31:0] $end
$var reg 32 T# \cpuregs[18] [31:0] $end
$var reg 32 U# \cpuregs[19] [31:0] $end
$var reg 32 V# \cpuregs[20] [31:0] $end
$var reg 32 W# \cpuregs[21] [31:0] $end
$var reg 32 X# \cpuregs[22] [31:0] $end
$var reg 32 Y# \cpuregs[23] [31:0] $end
$var reg 32 Z# \cpuregs[24] [31:0] $end
$var reg 32 [# \cpuregs[25] [31:0] $end
$var reg 32 \# \cpuregs[26] [31:0] $end
$var reg 32 ]# \cpuregs[27] [31:0] $end
$var reg 32 ^# \cpuregs[28] [31:0] $end
$var reg 32 _# \cpuregs[29] [31:0] $end
$var reg 32 `# \cpuregs[30] [31:0] $end
$var reg 32 a# \cpuregs[31] [31:0] $end
$var wire 1 b# pcpi_mul_wr $end
$var wire 32 c# pcpi_mul_rd [31:0] $end
$var wire 1 d# pcpi_mul_wait $end
$var wire 1 e# pcpi_mul_ready $end
$var wire 1 f# pcpi_div_wr $end
$var wire 32 g# pcpi_div_rd [31:0] $end
$var wire 1 h# pcpi_div_wait $end
$var wire 1 i# pcpi_div_ready $end
$var wire 1 j# pcpi_int_wr $end
$var wire 32 k# pcpi_int_rd [31:0] $end
$var wire 1 l# pcpi_int_wait $end
$var wire 1 m# pcpi_int_ready $end
$var reg 2 n# mem_state [1:0] $end
$var reg 2 o# mem_wordsize [1:0] $end
$var wire 32 p# mem_rdata_word [31:0] $end
$var reg 32 q# mem_rdata_q [31:0] $end
$var reg 1 r# mem_do_prefetch $end
$var reg 1 s# mem_do_rinst $end
$var reg 1 t# mem_do_rdata $end
$var reg 1 u# mem_do_wdata $end
$var wire 1 v# mem_xfer $end
$var reg 1 w# mem_la_secondword $end
$var reg 1 x# pcpi_timeout $end
$var reg 1 y# do_waitirq $end
$var wire 32 z# alu_out [31:0] $end
$var reg 32 {# alu_out_q [31:0] $end
$var wire 1 |# alu_out_0 $end
$var reg 1 }# prefetched_high_word $end
$var wire 1 ~# clear_prefetched_high_word $end
$var reg 16 !$ mem_16bit_buffer [15:0] $end
$var wire 32 "$ mem_rdata_latched_noshuffle [31:0] $end
$var wire 32 #$ mem_rdata_latched [31:0] $end
$var wire 1 $$ mem_la_use_prefetched_high_word $end
$var wire 1 %$ mem_done $end
$var reg 1 &$ instr_lui $end
$var reg 1 '$ instr_auipc $end
$var reg 1 ($ instr_jal $end
$var reg 1 )$ instr_jalr $end
$var reg 1 *$ instr_beq $end
$var reg 1 +$ instr_bne $end
$var reg 1 ,$ instr_blt $end
$var reg 1 -$ instr_bge $end
$var reg 1 .$ instr_bltu $end
$var reg 1 /$ instr_bgeu $end
$var reg 1 0$ instr_lb $end
$var reg 1 1$ instr_lh $end
$var reg 1 2$ instr_lw $end
$var reg 1 3$ instr_lbu $end
$var reg 1 4$ instr_lhu $end
$var reg 1 5$ instr_sb $end
$var reg 1 6$ instr_sh $end
$var reg 1 7$ instr_sw $end
$var reg 1 8$ instr_addi $end
$var reg 1 9$ instr_slti $end
$var reg 1 :$ instr_sltiu $end
$var reg 1 ;$ instr_xori $end
$var reg 1 <$ instr_ori $end
$var reg 1 =$ instr_andi $end
$var reg 1 >$ instr_slli $end
$var reg 1 ?$ instr_srli $end
$var reg 1 @$ instr_srai $end
$var reg 1 A$ instr_add $end
$var reg 1 B$ instr_sub $end
$var reg 1 C$ instr_sll $end
$var reg 1 D$ instr_slt $end
$var reg 1 E$ instr_sltu $end
$var reg 1 F$ instr_xor $end
$var reg 1 G$ instr_srl $end
$var reg 1 H$ instr_sra $end
$var reg 1 I$ instr_or $end
$var reg 1 J$ instr_and $end
$var reg 1 K$ instr_rdcycle $end
$var reg 1 L$ instr_rdcycleh $end
$var reg 1 M$ instr_rdinstr $end
$var reg 1 N$ instr_rdinstrh $end
$var reg 1 O$ instr_ecall_ebreak $end
$var reg 1 P$ instr_getq $end
$var reg 1 Q$ instr_setq $end
$var reg 1 R$ instr_retirq $end
$var reg 1 S$ instr_maskirq $end
$var reg 1 T$ instr_waitirq $end
$var reg 1 U$ instr_timer $end
$var wire 1 V$ instr_trap $end
$var reg 5 W$ decoded_rd [4:0] $end
$var reg 5 X$ decoded_rs1 [4:0] $end
$var reg 5 Y$ decoded_rs2 [4:0] $end
$var reg 32 Z$ decoded_imm [31:0] $end
$var reg 1 [$ is_lui_auipc_jal $end
$var reg 1 \$ is_lb_lh_lw_lbu_lhu $end
$var reg 1 ]$ is_slli_srli_srai $end
$var reg 1 ^$ is_jalr_addi_slti_sltiu_xori_ori_andi $end
$var reg 1 _$ is_sb_sh_sw $end
$var reg 1 `$ is_lui_auipc_jal_jalr_addi_add_sub $end
$var reg 1 a$ is_slti_blt_slt $end
$var reg 1 b$ is_sltiu_bltu_sltu $end
$var reg 1 c$ is_beq_bne_blt_bge_bltu_bgeu $end
$var reg 1 d$ is_lbu_lhu_lw $end
$var reg 1 e$ is_alu_reg_imm $end
$var reg 1 f$ is_alu_reg_reg $end
$var reg 1 g$ is_compare $end
$var wire 1 h$ is_rdcycle_rdcycleh_rdinstr_rdinstrh $end
$var reg 32 i$ q_insn_opcode [31:0] $end
$var reg 1 j$ dbg_next $end
$var wire 1 k$ launch_next_insn $end
$var reg 1 l$ dbg_valid_insn $end
$var reg 32 m$ cached_insn_opcode [31:0] $end
$var reg 8 n$ cpu_state [7:0] $end
$var wire 1 o$ \:X_247 $end
$var wire 1 p$ \:X_248 $end
$var wire 1 q$ \:X_249 $end
$var wire 1 r$ \:X_250 $end
$var wire 1 s$ \:X_251 $end
$var wire 1 t$ \:X_252 $end
$var wire 1 u$ \:X_253 $end
$var wire 1 v$ \:X_254 $end
$var wire 1 w$ \:X_255 $end
$var wire 1 x$ \:X_256 $end
$var wire 1 y$ clk $end
$upscope $end
$var wire 1 z$ rvfi_valid $end
$var wire 32 {$ rvfi_insn [31:0] $end
$var wire 1 |$ mem_ready $end
$var wire 32 }$ mem_rdata [31:0] $end
$var wire 1 ~$ reset $end
$var wire 1 !% clock $end
$upscope $end
$scope module checker_inst $end
$scope module insn_spec $end
$var wire 1 "% spec_valid $end
$var wire 32 #% insn_padding [31:0] $end
$var wire 7 $% insn_funct7 [6:0] $end
$var wire 3 %% insn_funct3 [2:0] $end
$var wire 7 &% insn_opcode [6:0] $end
$var wire 1 '% rvfi_valid $end
$var wire 32 (% rvfi_insn [31:0] $end
$upscope $end
$var wire 1 )% check $end
$var wire 1 *% rvfi_valid $end
$var wire 32 +% rvfi_insn [31:0] $end
$var wire 1 ,% spec_valid $end
$var wire 1 -% reset $end
$var wire 1 .% valid $end
$var wire 1 /% clock $end
$upscope $end
$var wire 1 0% reset $end
$var wire 1 1% rvfi_valid $end
$var wire 32 2% rvfi_insn [31:0] $end
$var reg 8 3% cycle_reg [7:0] $end
$var wire 8 4% cycle [7:0] $end
$var wire 1 5% \:jasper_formal_reset $end
$var wire 1 6% \:jasper_formal_clock $end
$var wire 1 7% clock $end
$upscope $end
$enddefinitions $end
#0
17%
10%
b00000000 4%
#5
07%
#10
17%
b00000001 3%
#15
07%
#20
17%
#25
07%
#30
b000000000000000000000000000000000000000000000000000000000000000000 !
1"
0#
b00000010000000000100000000110011 $
0%
0&
b00000000000000000000000000000000 '
0(
0)
0*
0+
0,
0-
0.
0/
b0000 0
b0000000000000000000000000000000000000000000000000000000000000000 1
02
13
14
05
b00000010000000000100000000110011 6
b00000000000000000000000000011111 7
b00000000000000001000000000100000 8
09
0:
b00000000000000000000000000000000 ;
0<
0=
0>
0?
0@
0A
0B
0C
b00000000000000000000000000000000 D
b000000000000000000000000000010000000000000000000000000000000100 E
b11111111111111110000000000000001 F
b00000000000000000000000000000000 G
0H
1I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
1j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
b00 M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
b00001 U!
b1111 V!
b00000000000000001000000000111111 W!
b00000000000000000000000000011111 X!
b00000000000000000000000000011111 Y!
0Z!
1[!
1\!
1]!
0^!
b11111111111111010001111101111111 _!
b00000000000000000000000000000000 `!
b00000000000000000000000000000000 a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
1E"
0F"
0G"
0H"
b00000000000000000000000000000011 I"
0J"
0K"
b00000010000000000100000000110011 L"
b00000000000000000000000000011111 M"
1N"
1O"
1P"
1Q"
1R"
1S"
1T"
1U"
1V"
1W"
1X"
1Y"
1Z"
1["
0\"
1]"
0^"
0_"
0`"
1a"
1b"
1c"
1d"
1e"
0f"
1g"
1h"
1i"
1j"
1k"
1l"
1m"
1n"
1o"
1p"
1q"
1r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
1*#
b00000000000000000000000000000000 +#
0,#
0-#
0.#
0/#
00#
b00000000000000001000000000100000 1#
02#
b00000011111100011000000000001011 3#
b0000000000000000000000000000000000000000000000000000000000000000 4#
b0000000000000000000000000000000000000000000000000000000000000000 5#
b00000000000000000000000000000000 6#
b00000000000000000000000000000000 7#
b00000000000000000000000000011111 8#
b00000000000000001000000000100000 9#
b00000000000000000000000000000000 :#
b11111 ;#
b11111111111111110000000000000011 <#
b00000011111100011000000000001011 =#
0>#
0?#
0@#
b00000000000000000000000000000000 A#
b00000000000000000000000000000000 B#
b00000000000000000000000000000000 C#
b00000000000000000000000000000000 D#
b00000000000000000000000000000000 E#
b00000000000000000000000000000000 F#
b00000000000000000000000000000000 G#
b00000000000000000000000000000000 H#
b00000000000000000000000000000000 I#
b00000000000000000000000000000000 J#
b00000000000000000000000000000000 K#
b00000000000000000000000000000000 L#
b00000000000000000000000000000000 M#
b00000000000000000000000000000000 N#
b00000000000000000000000000000000 O#
b00000000000000000000000000000000 P#
b00000000000000000000000000000000 Q#
b00000000000000000000000000000000 R#
b00000000000000000000000000000000 S#
b00000000000000000000000000000000 T#
b00000000000000000000000000000000 U#
b00000000000000000000000000000000 V#
b00000000000000000000000000000000 W#
b00000000000000000000000000000000 X#
b00000000000000000000000000000000 Y#
b00000000000000000000000000000000 Z#
b00000000000000000000000000000000 [#
b00000000000000000000000000000000 \#
b00000000000000000000000000000000 ]#
b00000000000000000000000000000000 ^#
b00000000000000000000000000000000 _#
b00000000000000000000000000000000 `#
b00000000000000000000000000000000 a#
0b#
b00000000000000000000000000000000 c#
0d#
0e#
0f#
b00000000000000000000000000000000 g#
0h#
0i#
0j#
b00000000000000000000000000000000 k#
0l#
0m#
b00 n#
b11 o#
b00000000000000000000000000000000 p#
b00000000000000000000000001100011 q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
b00000000000000001000000000111111 z#
b00000000000000000000000000000000 {#
0|#
0}#
0~#
b0000000000000000 !$
b00000000000000000000000001100011 "$
b00000000000000000000000001100011 #$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
1O$
0P$
0Q$
0R$
0S$
0T$
0U$
1V$
b11111 W$
b00011 X$
b11111 Y$
b11111111111111111111111111100011 Z$
1[$
0\$
0]$
0^$
0_$
1`$
0a$
0b$
0c$
0d$
0e$
1f$
0g$
0h$
b00000011111100011000000000001011 i$
0j$
0k$
0l$
b00000000000000000000000000000000 m$
b01000000 n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
1y$
0z$
b00000011111100011000000000001011 {$
0|$
b00000000000000000000000000000011 }$
0~$
1!%
0"%
b00000000000000000000000000000000 #%
b0000001 $%
b000 %%
b0001011 &%
0'%
b00000011111100011000000000001011 (%
0)%
0*%
b00000011111100011000000000001011 +%
0,%
0-%
0.%
1/%
00%
01%
b00000011111100011000000000001011 2%
b00000001 3%
b00000001 4%
05%
16%
17%
#35
03
0j
0y$
0!%
0/%
06%
07%
#40
13
b000000000000000000000000000001000000000000000000000000000000010 E
1j
b11111 U!
0]!
b11111111111111111111111111111111 _!
1J"
1\"
1^"
1_"
1`"
1f"
0*#
b0000000000000000000000000000000000000000000000000000000000000001 4#
b00000000000000000000010000000000 :#
b00 o#
b00000000000000000000000000000011 p#
1s#
b00000000000000000000000000000000 z#
b00000000000000001000000000111111 {#
0[$
0`$
1y$
1!%
1/%
b00000010 3%
b00000010 4%
16%
17%
#45
03
0j
0y$
0!%
0/%
06%
07%
#50
13
b000000000000000000000000000000100000000000000000000000000000001 E
1j
1G"
1H"
b00000000000000000000000001110011 I"
0J"
b0000000000000000000000000000000000000000000000000000000000000010 4#
b00000000000000000000000000000000 :#
b01 n#
b00000000000000000000000001110011 p#
1v#
b00000000000000000000000000000000 {#
b00000000000000000000000001110011 "$
b00000000000000000000000001110011 #$
1%$
1y$
1|$
b00000000000000000000000001110011 }$
1!%
1/%
b00000011 3%
b00000011 4%
16%
17%
#55
03
0j
0y$
0!%
0/%
06%
07%
#60
13
b000000000000000000000000000000010000000000000000000000000000000 E
1j
0G"
b00000000000000000000000000000011 I"
1,#
b0000000000000000000000000000000000000000000000000000000000000011 4#
b00000000000000000000000001110011 <#
b00 n#
b00000000000000000000000000000011 p#
b00000000000000000000000001110011 q#
0s#
0v#
0%$
b00000 W$
b00000 X$
b00000 Y$
0f$
1k$
1y$
b00000000000000000000000000000011 }$
1!%
1/%
b00000100 3%
b00000100 4%
16%
17%
#65
03
0j
0y$
0!%
0/%
06%
07%
#70
b00000000000000000000000001110011 $
13
b00000000000000000000000001110011 6
b000000000000000000000000000000001000000000000000000000000000000 E
1j
b00000 U!
b11111111111111111111111111111001 _!
0H"
1J"
b00000000000000000000000001110011 L"
0k"
0l"
0,#
1-#
b0000000000000000000000000000000000000000000000000000000000000100 4#
b0000000000000000000000000000000000000000000000000000000000000001 5#
b00000000000000000000000000000100 7#
b00000000000000000000000001110011 =#
b00000000000000000000000000000100 A#
1r#
b00000000000000000000000000000000 Z$
1j$
0k$
1l$
b00100000 n$
1y$
0|$
1!%
1/%
b00000101 3%
b00000101 4%
16%
17%
#75
03
0j
0y$
0!%
0/%
06%
07%
#80
13
b00000000000000000000000000000000 7
b00000000000000000000000000000000 8
b000000000000000000000000000000000100000000000000000000000000000 E
1j
b00000000000000000000000000000000 W!
b00000000000000000000000000000000 X!
b00000000000000000000000000000000 Y!
1Z!
0[!
0\!
b00000000000000000000000000000000 _!
1G"
b00000000000000000000000000000000 I"
0J"
b00000000000000000000000000000000 M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0m"
0-#
b00000000000000000000000000000000 1#
b00000000000000000000000001110011 3#
b0000000000000000000000000000000000000000000000000000000000000101 4#
b00000000000000000000000000000000 8#
b00000000000000000000000000000000 9#
b00000 ;#
b01 n#
b00000000000000000000000000000000 p#
b00000000000000000000000001110011 i$
0j$
b00000000000000000000000001110011 m$
b10000000 n$
1y$
b00000000000000000000000001110011 {$
b00000000000000000000000000000000 }$
1!%
b0000000 $%
b1110011 &%
b00000000000000000000000001110011 (%
b00000000000000000000000001110011 +%
1/%
b00000000000000000000000001110011 2%
b00000110 3%
b00000110 4%
16%
17%
#85
03
0j
0y$
0!%
0/%
06%
07%
#90
13
b000000000000000000000000000000000010000000000000000000000000000 E
1j
1F"
1H"
b11111111111111111111111111111111 I"
b0000000000000000000000000000000000000000000000000000000000000110 4#
b11111 ;#
1?#
b11111111111111111111111111111111 p#
1v#
b11111111111111111111111111111111 "$
b11111111111111111111111111111111 #$
1y$
1|$
b11111111111111111111111111111111 }$
1!%
1/%
b00000111 3%
b00000111 4%
16%
17%
#95
03
0j
0y$
0!%
0/%
06%
07%
#100
13
b000000000000000000000000000000000001000000000000000000000000000 E
1j
0G"
12#
b0000000000000000000000000000000000000000000000000000000000000111 4#
b11111111111111111111111111111111 <#
0?#
b11111111111111111111111111111111 q#
0v#
0l$
1y$
1z$
1!%
1'%
1*%
1.%
1/%
11%
b00001000 3%
b00001000 4%
16%
17%
#105
03
0j
0y$
0!%
0/%
06%
07%
#110
