//! **************************************************************************
// Written by: Map P.20131013 on Fri Jul 12 08:51:13 2019
//! **************************************************************************

SCHEMATIC START;
CONFIG VCCAUX = "3.3";
COMP "spiflash4x_cs_n" LOCATE = SITE "V3" LEVEL 1;
COMP "ddram_cas_n" LOCATE = SITE "K5" LEVEL 1;
COMP "spiflash4x_dq<0>" LOCATE = SITE "T13" LEVEL 1;
COMP "spiflash4x_dq<1>" LOCATE = SITE "R13" LEVEL 1;
COMP "spiflash4x_dq<2>" LOCATE = SITE "T14" LEVEL 1;
COMP "spiflash4x_dq<3>" LOCATE = SITE "V14" LEVEL 1;
COMP "ddram_cke" LOCATE = SITE "H7" LEVEL 1;
COMP "eth_tx_en" LOCATE = SITE "H15" LEVEL 1;
COMP "eth_col" LOCATE = SITE "C17" LEVEL 1;
COMP "eth_mdc" LOCATE = SITE "F16" LEVEL 1;
COMP "ddram_odt" LOCATE = SITE "K6" LEVEL 1;
COMP "eth_crs" LOCATE = SITE "C18" LEVEL 1;
COMP "ddram_clock_n" LOCATE = SITE "G1" LEVEL 1;
COMP "ddram_clock_p" LOCATE = SITE "G3" LEVEL 1;
COMP "cpu_reset" LOCATE = SITE "T15" LEVEL 1;
COMP "eth_int_n" LOCATE = SITE "L16" LEVEL 1;
COMP "ddram_a<0>" LOCATE = SITE "J7" LEVEL 1;
COMP "ddram_a<1>" LOCATE = SITE "J6" LEVEL 1;
COMP "ddram_a<2>" LOCATE = SITE "H5" LEVEL 1;
COMP "ddram_a<3>" LOCATE = SITE "L7" LEVEL 1;
COMP "ddram_a<4>" LOCATE = SITE "F3" LEVEL 1;
COMP "ddram_a<5>" LOCATE = SITE "H4" LEVEL 1;
COMP "ddram_a<6>" LOCATE = SITE "H3" LEVEL 1;
COMP "ddram_a<7>" LOCATE = SITE "H6" LEVEL 1;
COMP "ddram_a<8>" LOCATE = SITE "D2" LEVEL 1;
COMP "ddram_a<9>" LOCATE = SITE "D1" LEVEL 1;
COMP "eth_rx_er" LOCATE = SITE "F18" LEVEL 1;
COMP "eth_rx_dv" LOCATE = SITE "F17" LEVEL 1;
COMP "eth_rst_n" LOCATE = SITE "G13" LEVEL 1;
COMP "eth_tx_er" LOCATE = SITE "G18" LEVEL 1;
COMP "eth_rx_data<0>" LOCATE = SITE "G16" LEVEL 1;
COMP "eth_rx_data<1>" LOCATE = SITE "H14" LEVEL 1;
COMP "eth_rx_data<2>" LOCATE = SITE "E16" LEVEL 1;
COMP "eth_rx_data<3>" LOCATE = SITE "F15" LEVEL 1;
COMP "eth_rx_data<4>" LOCATE = SITE "F14" LEVEL 1;
COMP "eth_rx_data<5>" LOCATE = SITE "E18" LEVEL 1;
COMP "eth_rx_data<6>" LOCATE = SITE "D18" LEVEL 1;
COMP "eth_rx_data<7>" LOCATE = SITE "D17" LEVEL 1;
COMP "spiflash4x_clk" LOCATE = SITE "R15" LEVEL 1;
COMP "ddram_ras_n" LOCATE = SITE "L5" LEVEL 1;
COMP "ddram_dq<10>" LOCATE = SITE "N2" LEVEL 1;
COMP "ddram_dq<11>" LOCATE = SITE "N1" LEVEL 1;
COMP "ddram_dq<12>" LOCATE = SITE "T2" LEVEL 1;
COMP "ddram_dq<13>" LOCATE = SITE "T1" LEVEL 1;
COMP "ddram_dq<14>" LOCATE = SITE "U2" LEVEL 1;
COMP "ddram_dq<15>" LOCATE = SITE "U1" LEVEL 1;
COMP "clk100" LOCATE = SITE "L15" LEVEL 1;
COMP "serial_rx" LOCATE = SITE "A16" LEVEL 1;
COMP "eth_tx_data<0>" LOCATE = SITE "H16" LEVEL 1;
COMP "eth_tx_data<1>" LOCATE = SITE "H13" LEVEL 1;
COMP "eth_tx_data<2>" LOCATE = SITE "K14" LEVEL 1;
COMP "eth_tx_data<3>" LOCATE = SITE "K13" LEVEL 1;
COMP "eth_tx_data<4>" LOCATE = SITE "J13" LEVEL 1;
COMP "eth_tx_data<5>" LOCATE = SITE "G14" LEVEL 1;
COMP "eth_tx_data<6>" LOCATE = SITE "H12" LEVEL 1;
COMP "eth_tx_data<7>" LOCATE = SITE "K12" LEVEL 1;
COMP "ddram_dqs<0>" LOCATE = SITE "P2" LEVEL 1;
COMP "ddram_dqs<1>" LOCATE = SITE "L4" LEVEL 1;
COMP "eth_mdio" LOCATE = SITE "N17" LEVEL 1;
COMP "ddram_dqs_n<0>" LOCATE = SITE "P1" LEVEL 1;
COMP "ddram_dqs_n<1>" LOCATE = SITE "L3" LEVEL 1;
COMP "eth_clocks_gtx" LOCATE = SITE "L12" LEVEL 1;
COMP "ddram_a<10>" LOCATE = SITE "F4" LEVEL 1;
COMP "ddram_a<11>" LOCATE = SITE "D3" LEVEL 1;
COMP "ddram_a<12>" LOCATE = SITE "G6" LEVEL 1;
COMP "ddram_ba<0>" LOCATE = SITE "F2" LEVEL 1;
COMP "ddram_ba<1>" LOCATE = SITE "F1" LEVEL 1;
COMP "ddram_ba<2>" LOCATE = SITE "E1" LEVEL 1;
COMP "ddram_dm<0>" LOCATE = SITE "K4" LEVEL 1;
COMP "ddram_we_n" LOCATE = SITE "E3" LEVEL 1;
COMP "ddram_dm<1>" LOCATE = SITE "K3" LEVEL 1;
COMP "ddram_dq<0>" LOCATE = SITE "L2" LEVEL 1;
COMP "ddram_dq<1>" LOCATE = SITE "L1" LEVEL 1;
COMP "ddram_dq<2>" LOCATE = SITE "K2" LEVEL 1;
COMP "ddram_dq<3>" LOCATE = SITE "K1" LEVEL 1;
COMP "ddram_dq<4>" LOCATE = SITE "H2" LEVEL 1;
COMP "ddram_dq<5>" LOCATE = SITE "H1" LEVEL 1;
COMP "ddram_dq<6>" LOCATE = SITE "J3" LEVEL 1;
COMP "ddram_dq<7>" LOCATE = SITE "J1" LEVEL 1;
COMP "ddram_dq<8>" LOCATE = SITE "M3" LEVEL 1;
COMP "ddram_dq<9>" LOCATE = SITE "M1" LEVEL 1;
COMP "eth_clocks_rx" LOCATE = SITE "K15" LEVEL 1;
PIN eth_clocks_rx_pin<0> = BEL "eth_clocks_rx" PINNAME PAD;
PIN "eth_clocks_rx_pin<0>" CLOCK_DEDICATED_ROUTE = FALSE;
COMP "eth_clocks_tx" LOCATE = SITE "K16" LEVEL 1;
PIN eth_clocks_tx_pin<0> = BEL "eth_clocks_tx" PINNAME PAD;
PIN "eth_clocks_tx_pin<0>" CLOCK_DEDICATED_ROUTE = FALSE;
COMP "serial_tx" LOCATE = SITE "B16" LEVEL 1;
PIN Mram_storage_125_pins<21> = BEL "Mram_storage_125" PINNAME CLKBRDCLK;
PIN Mram_storage_131_pins<16> = BEL "Mram_storage_131" PINNAME CLKAWRCLK;
PIN Mram_storage_132_pins<20> = BEL "Mram_storage_132" PINNAME CLKAWRCLK;
PIN Mram_storage_124_pins<17> = BEL "Mram_storage_124" PINNAME CLKBRDCLK;
PIN ODDR2_5_pins<1> = BEL "ODDR2_5" PINNAME CK0;
PIN ODDR2_5_pins<2> = BEL "ODDR2_5" PINNAME CK1;
TIMEGRP PRDeth_rx_clk = BEL "liteethphygmiimiirx_pads_d_rx_data_0" BEL
        "liteethphygmiimiirx_pads_d_rx_data_1" BEL
        "liteethphygmiimiirx_pads_d_rx_data_2" BEL
        "liteethphygmiimiirx_pads_d_rx_data_3" BEL
        "liteethphygmiimiirx_pads_d_rx_data_4" BEL
        "liteethphygmiimiirx_pads_d_rx_data_5" BEL
        "liteethphygmiimiirx_pads_d_rx_data_6" BEL
        "liteethphygmiimiirx_pads_d_rx_data_7" BEL
        "liteethphygmiimiirx_converter_sink_valid" BEL
        "liteethphygmiimiirx_pads_d_rx_dv" BEL
        "liteethphygmiimiirx_converter_reset" BEL
        "liteethphygmiimiirx_gmii_rx_dv_d" BEL
        "liteethphygmiimiirx_gmii_rx_source_payload_data_0" BEL
        "liteethphygmiimiirx_gmii_rx_source_payload_data_1" BEL
        "liteethphygmiimiirx_gmii_rx_source_payload_data_2" BEL
        "liteethphygmiimiirx_gmii_rx_source_payload_data_3" BEL
        "liteethphygmiimiirx_gmii_rx_source_payload_data_4" BEL
        "liteethphygmiimiirx_gmii_rx_source_payload_data_5" BEL
        "liteethphygmiimiirx_gmii_rx_source_payload_data_6" BEL
        "liteethphygmiimiirx_gmii_rx_source_payload_data_7" BEL
        "liteethphygmiimiirx_converter_converter_source_payload_data_0" BEL
        "liteethphygmiimiirx_converter_converter_source_payload_data_1" BEL
        "liteethphygmiimiirx_converter_converter_source_payload_data_2" BEL
        "liteethphygmiimiirx_converter_converter_source_payload_data_3" BEL
        "liteethphygmiimiirx_converter_converter_source_payload_data_4" BEL
        "liteethphygmiimiirx_converter_converter_source_payload_data_5" BEL
        "liteethphygmiimiirx_converter_converter_source_payload_data_6" BEL
        "liteethphygmiimiirx_converter_converter_source_payload_data_7" BEL
        "rx_cdc_graycounter0_q_0" BEL "rx_cdc_graycounter0_q_1" BEL
        "rx_cdc_graycounter0_q_2" BEL "rx_cdc_graycounter0_q_3" BEL
        "rx_cdc_graycounter0_q_4" BEL "rx_cdc_graycounter0_q_5" BEL
        "rx_cdc_graycounter0_q_6" BEL "xilinxmultiregimpl8_regs0_0" BEL
        "xilinxmultiregimpl8_regs0_1" BEL "xilinxmultiregimpl8_regs0_2" BEL
        "xilinxmultiregimpl8_regs0_3" BEL "xilinxmultiregimpl8_regs0_4" BEL
        "xilinxmultiregimpl8_regs0_5" BEL "xilinxmultiregimpl8_regs0_6" BEL
        "xilinxmultiregimpl8_regs1_0" BEL "xilinxmultiregimpl8_regs1_1" BEL
        "xilinxmultiregimpl8_regs1_2" BEL "xilinxmultiregimpl8_regs1_3" BEL
        "xilinxmultiregimpl8_regs1_4" BEL "xilinxmultiregimpl8_regs1_5" BEL
        "xilinxmultiregimpl8_regs1_6" BEL
        "liteethphygmiimiitx_gmii_tx_sink_ready" BEL
        "xilinxmultiregimpl5_regs0_0" BEL "xilinxmultiregimpl5_regs0_1" BEL
        "xilinxmultiregimpl5_regs0_2" BEL "xilinxmultiregimpl5_regs0_3" BEL
        "xilinxmultiregimpl5_regs0_4" BEL "xilinxmultiregimpl5_regs0_5" BEL
        "xilinxmultiregimpl5_regs0_6" BEL "xilinxmultiregimpl5_regs1_0" BEL
        "xilinxmultiregimpl5_regs1_1" BEL "xilinxmultiregimpl5_regs1_2" BEL
        "xilinxmultiregimpl5_regs1_3" BEL "xilinxmultiregimpl5_regs1_4" BEL
        "xilinxmultiregimpl5_regs1_5" BEL "xilinxmultiregimpl5_regs1_6" BEL
        "rx_converter_converter_source_payload_data_0" BEL
        "rx_converter_converter_source_payload_data_1" BEL
        "rx_converter_converter_source_payload_data_2" BEL
        "rx_converter_converter_source_payload_data_3" BEL
        "rx_converter_converter_source_payload_data_4" BEL
        "rx_converter_converter_source_payload_data_5" BEL
        "rx_converter_converter_source_payload_data_6" BEL
        "rx_converter_converter_source_payload_data_7" BEL
        "rx_converter_converter_source_payload_data_8" BEL
        "rx_converter_converter_source_payload_data_9" BEL
        "rx_converter_converter_source_payload_data_10" BEL
        "rx_converter_converter_source_payload_data_11" BEL
        "rx_converter_converter_source_payload_data_12" BEL
        "rx_converter_converter_source_payload_data_13" BEL
        "rx_converter_converter_source_payload_data_14" BEL
        "rx_converter_converter_source_payload_data_15" BEL
        "rx_converter_converter_source_payload_data_16" BEL
        "rx_converter_converter_source_payload_data_17" BEL
        "rx_converter_converter_source_payload_data_18" BEL
        "rx_converter_converter_source_payload_data_19" BEL
        "rx_converter_converter_source_payload_data_20" BEL
        "rx_converter_converter_source_payload_data_21" BEL
        "rx_converter_converter_source_payload_data_22" BEL
        "rx_converter_converter_source_payload_data_23" BEL
        "rx_converter_converter_source_payload_data_24" BEL
        "rx_converter_converter_source_payload_data_25" BEL
        "rx_converter_converter_source_payload_data_26" BEL
        "rx_converter_converter_source_payload_data_27" BEL
        "rx_converter_converter_source_payload_data_28" BEL
        "rx_converter_converter_source_payload_data_29" BEL
        "rx_converter_converter_source_payload_data_30" BEL
        "rx_converter_converter_source_payload_data_31" BEL
        "rx_converter_converter_source_payload_data_32" BEL
        "rx_converter_converter_source_payload_data_33" BEL
        "rx_converter_converter_source_payload_data_34" BEL
        "rx_converter_converter_source_payload_data_35" BEL
        "rx_converter_converter_source_payload_data_36" BEL
        "rx_converter_converter_source_payload_data_37" BEL
        "rx_converter_converter_source_payload_data_38" BEL
        "rx_converter_converter_source_payload_data_39" BEL
        "liteethphygmiimiitx_gmii_tx_pads_tx_en" BEL "crc32_checker_crc_reg_0"
        BEL "crc32_checker_crc_reg_1" BEL "crc32_checker_crc_reg_2" BEL
        "crc32_checker_crc_reg_3" BEL "crc32_checker_crc_reg_4" BEL
        "crc32_checker_crc_reg_5" BEL "crc32_checker_crc_reg_6" BEL
        "crc32_checker_crc_reg_7" BEL "crc32_checker_crc_reg_8" BEL
        "crc32_checker_crc_reg_9" BEL "crc32_checker_crc_reg_10" BEL
        "crc32_checker_crc_reg_11" BEL "crc32_checker_crc_reg_12" BEL
        "crc32_checker_crc_reg_13" BEL "crc32_checker_crc_reg_14" BEL
        "crc32_checker_crc_reg_15" BEL "crc32_checker_crc_reg_16" BEL
        "crc32_checker_crc_reg_17" BEL "crc32_checker_crc_reg_18" BEL
        "crc32_checker_crc_reg_19" BEL "crc32_checker_crc_reg_20" BEL
        "crc32_checker_crc_reg_21" BEL "crc32_checker_crc_reg_22" BEL
        "crc32_checker_crc_reg_23" BEL "crc32_checker_crc_reg_24" BEL
        "crc32_checker_crc_reg_25" BEL "crc32_checker_crc_reg_26" BEL
        "crc32_checker_crc_reg_27" BEL "crc32_checker_crc_reg_28" BEL
        "crc32_checker_crc_reg_29" BEL "crc32_checker_crc_reg_30" BEL
        "crc32_checker_crc_reg_31" BEL "liteethphygmiimiitx_mii_tx_pads_tx_en"
        BEL "tx_cdc_graycounter1_q_0" BEL "tx_cdc_graycounter1_q_1" BEL
        "tx_cdc_graycounter1_q_2" BEL "tx_cdc_graycounter1_q_3" BEL
        "tx_cdc_graycounter1_q_4" BEL "tx_cdc_graycounter1_q_5" BEL
        "tx_cdc_graycounter1_q_6" BEL "eth_tx_en" BEL "crc32_inserter_reg_0"
        BEL "crc32_inserter_reg_1" BEL "crc32_inserter_reg_2" BEL
        "crc32_inserter_reg_3" BEL "crc32_inserter_reg_4" BEL
        "crc32_inserter_reg_5" BEL "crc32_inserter_reg_6" BEL
        "crc32_inserter_reg_7" BEL "crc32_inserter_reg_8" BEL
        "crc32_inserter_reg_9" BEL "crc32_inserter_reg_10" BEL
        "crc32_inserter_reg_11" BEL "crc32_inserter_reg_12" BEL
        "crc32_inserter_reg_13" BEL "crc32_inserter_reg_14" BEL
        "crc32_inserter_reg_15" BEL "crc32_inserter_reg_16" BEL
        "crc32_inserter_reg_17" BEL "crc32_inserter_reg_18" BEL
        "crc32_inserter_reg_19" BEL "crc32_inserter_reg_20" BEL
        "crc32_inserter_reg_21" BEL "crc32_inserter_reg_22" BEL
        "crc32_inserter_reg_23" BEL "crc32_inserter_reg_24" BEL
        "crc32_inserter_reg_25" BEL "crc32_inserter_reg_26" BEL
        "crc32_inserter_reg_27" BEL "crc32_inserter_reg_28" BEL
        "crc32_inserter_reg_29" BEL "crc32_inserter_reg_30" BEL
        "crc32_inserter_reg_31" BEL
        "liteethphygmiimiitx_gmii_tx_pads_tx_data_0" BEL
        "liteethphygmiimiitx_gmii_tx_pads_tx_data_1" BEL
        "liteethphygmiimiitx_gmii_tx_pads_tx_data_2" BEL
        "liteethphygmiimiitx_gmii_tx_pads_tx_data_3" BEL
        "liteethphygmiimiitx_gmii_tx_pads_tx_data_4" BEL
        "liteethphygmiimiitx_gmii_tx_pads_tx_data_5" BEL
        "liteethphygmiimiitx_gmii_tx_pads_tx_data_6" BEL
        "liteethphygmiimiitx_gmii_tx_pads_tx_data_7" BEL
        "liteethphygmiimiitx_mii_tx_pads_tx_data_0" BEL
        "liteethphygmiimiitx_mii_tx_pads_tx_data_1" BEL
        "liteethphygmiimiitx_mii_tx_pads_tx_data_2" BEL
        "liteethphygmiimiitx_mii_tx_pads_tx_data_3" BEL "eth_tx_data_0" BEL
        "eth_tx_data_1" BEL "eth_tx_data_2" BEL "eth_tx_data_3" BEL
        "eth_tx_data_4" BEL "eth_tx_data_5" BEL "eth_tx_data_6" BEL
        "eth_tx_data_7" BEL "eth_counter_0" BEL "eth_counter_1" BEL
        "eth_counter_2" BEL "eth_counter_3" BEL "eth_counter_4" BEL
        "eth_counter_5" BEL "eth_counter_6" BEL "eth_counter_7" BEL
        "eth_counter_8" BEL "eth_counter_9" BEL
        "crc32_checker_syncfifo_consume_0" BEL
        "crc32_checker_syncfifo_consume_1" BEL
        "crc32_checker_syncfifo_consume_2" BEL
        "rx_cdc_graycounter0_q_binary_0" BEL "rx_cdc_graycounter0_q_binary_1"
        BEL "rx_cdc_graycounter0_q_binary_2" BEL
        "rx_cdc_graycounter0_q_binary_3" BEL "rx_cdc_graycounter0_q_binary_4"
        BEL "rx_cdc_graycounter0_q_binary_5" BEL
        "crc32_checker_syncfifo_produce_2" BEL
        "crc32_checker_syncfifo_produce_0" BEL
        "crc32_checker_syncfifo_produce_1" BEL
        "crc32_checker_syncfifo_level_1" BEL "crc32_checker_syncfifo_level_0"
        BEL "rx_converter_converter_demux_0" BEL
        "crc32_checker_syncfifo_level_2" BEL
        "liteethmaccrc32checker_state_FSM_FFd1" BEL
        "liteethmaccrc32checker_state_FSM_FFd2" BEL
        "tx_cdc_graycounter1_q_binary_0" BEL "tx_cdc_graycounter1_q_binary_1"
        BEL "tx_cdc_graycounter1_q_binary_2" BEL
        "tx_cdc_graycounter1_q_binary_3" BEL "tx_cdc_graycounter1_q_binary_4"
        BEL "tx_cdc_graycounter1_q_binary_5" BEL "tx_gap_inserter_counter_0"
        BEL "tx_gap_inserter_counter_1" BEL "tx_gap_inserter_counter_2" BEL
        "tx_gap_inserter_counter_3" BEL "crc32_inserter_cnt_0" BEL
        "crc32_inserter_cnt_1" BEL "padding_inserter_counter_1" BEL
        "padding_inserter_counter_2" BEL "padding_inserter_counter_3" BEL
        "padding_inserter_counter_6" BEL "padding_inserter_counter_4" BEL
        "padding_inserter_counter_5" BEL "padding_inserter_counter_9" BEL
        "padding_inserter_counter_7" BEL "padding_inserter_counter_8" BEL
        "padding_inserter_counter_12" BEL "padding_inserter_counter_10" BEL
        "padding_inserter_counter_11" BEL "padding_inserter_counter_13" BEL
        "padding_inserter_counter_14" BEL "tx_converter_converter_mux_0" BEL
        "padding_inserter_counter_15" BEL
        "liteethmaccrc32inserter_state_FSM_FFd2" BEL
        "liteethmaccrc32inserter_state_FSM_FFd1" BEL
        "liteethmacpreambleinserter_state_FSM_FFd2" BEL
        "liteethmacpreambleinserter_state_FSM_FFd1" BEL
        "rx_converter_converter_demux_1" BEL "tx_converter_converter_mux_1"
        BEL "preamble_inserter_cnt_0" BEL "preamble_inserter_cnt_1" BEL
        "preamble_inserter_cnt_2" BEL "BUFGMUX" BEL
        "liteethmacpreamblechecker_state" BEL
        "liteethphygmiimiirx_converter_converter_strobe_all" BEL
        "rx_converter_converter_strobe_all" BEL "liteethmacgap_state" BEL
        "liteethmacpaddinginserter_state" BEL "tx_last_be_ongoing" BEL
        "liteethphygmiimiirx_converter_converter_source_last" BEL "toggle_i"
        BEL "ps_crc_error_toggle_i" BEL "ps_preamble_error_toggle_i" BEL
        "rx_converter_converter_source_last" BEL
        "liteethphygmiimiitx_converter_converter_mux_0" BEL
        "padding_inserter_counter_0_BRB0" BEL
        "padding_inserter_counter_0_BRB1" BEL
        "liteethphygmiimiirx_converter_converter_demux_0_BRB0" BEL
        "liteethphygmiimiirx_converter_converter_demux_0_BRB1" BEL
        "liteethphygmiimiirx_converter_converter_demux_0_BRB2" BEL "FDPE_10"
        BEL "FDPE_11" BEL "FDPE_8" BEL "FDPE_9" BEL "eth_rx_clk_BUFG" PIN
        "Mram_storage_125_pins<21>" PIN "Mram_storage_131_pins<16>" PIN
        "Mram_storage_132_pins<20>" PIN "Mram_storage_124_pins<17>" BEL
        "Mram_storage_111/DP" BEL "Mram_storage_111/SP" BEL
        "Mram_storage_112/DP" BEL "Mram_storage_112/SP" BEL
        "Mram_storage_113/DP" BEL "Mram_storage_113/SP" BEL
        "Mram_storage_114/DP" BEL "Mram_storage_114/SP" BEL
        "Mram_storage_115/DP" BEL "Mram_storage_115/SP" BEL
        "Mram_storage_116/DP" BEL "Mram_storage_116/SP" BEL
        "Mram_storage_117/DP" BEL "Mram_storage_117/SP" BEL
        "Mram_storage_118/DP" BEL "Mram_storage_118/SP" PIN "ODDR2_5_pins<1>"
        PIN "ODDR2_5_pins<2>" PIN "ODDR2_5_pins<1>" PIN "ODDR2_5_pins<2>";
TIMEGRP TIGeth_rx_clk = BEL "liteethphygmiimiirx_pads_d_rx_data_0" BEL
        "liteethphygmiimiirx_pads_d_rx_data_1" BEL
        "liteethphygmiimiirx_pads_d_rx_data_2" BEL
        "liteethphygmiimiirx_pads_d_rx_data_3" BEL
        "liteethphygmiimiirx_pads_d_rx_data_4" BEL
        "liteethphygmiimiirx_pads_d_rx_data_5" BEL
        "liteethphygmiimiirx_pads_d_rx_data_6" BEL
        "liteethphygmiimiirx_pads_d_rx_data_7" BEL
        "liteethphygmiimiirx_converter_sink_valid" BEL
        "liteethphygmiimiirx_pads_d_rx_dv" BEL
        "liteethphygmiimiirx_converter_reset" BEL
        "liteethphygmiimiirx_gmii_rx_dv_d" BEL
        "liteethphygmiimiirx_gmii_rx_source_payload_data_0" BEL
        "liteethphygmiimiirx_gmii_rx_source_payload_data_1" BEL
        "liteethphygmiimiirx_gmii_rx_source_payload_data_2" BEL
        "liteethphygmiimiirx_gmii_rx_source_payload_data_3" BEL
        "liteethphygmiimiirx_gmii_rx_source_payload_data_4" BEL
        "liteethphygmiimiirx_gmii_rx_source_payload_data_5" BEL
        "liteethphygmiimiirx_gmii_rx_source_payload_data_6" BEL
        "liteethphygmiimiirx_gmii_rx_source_payload_data_7" BEL
        "liteethphygmiimiirx_converter_converter_source_payload_data_0" BEL
        "liteethphygmiimiirx_converter_converter_source_payload_data_1" BEL
        "liteethphygmiimiirx_converter_converter_source_payload_data_2" BEL
        "liteethphygmiimiirx_converter_converter_source_payload_data_3" BEL
        "liteethphygmiimiirx_converter_converter_source_payload_data_4" BEL
        "liteethphygmiimiirx_converter_converter_source_payload_data_5" BEL
        "liteethphygmiimiirx_converter_converter_source_payload_data_6" BEL
        "liteethphygmiimiirx_converter_converter_source_payload_data_7" BEL
        "rx_cdc_graycounter0_q_0" BEL "rx_cdc_graycounter0_q_1" BEL
        "rx_cdc_graycounter0_q_2" BEL "rx_cdc_graycounter0_q_3" BEL
        "rx_cdc_graycounter0_q_4" BEL "rx_cdc_graycounter0_q_5" BEL
        "rx_cdc_graycounter0_q_6" BEL "xilinxmultiregimpl8_regs0_0" BEL
        "xilinxmultiregimpl8_regs0_1" BEL "xilinxmultiregimpl8_regs0_2" BEL
        "xilinxmultiregimpl8_regs0_3" BEL "xilinxmultiregimpl8_regs0_4" BEL
        "xilinxmultiregimpl8_regs0_5" BEL "xilinxmultiregimpl8_regs0_6" BEL
        "xilinxmultiregimpl8_regs1_0" BEL "xilinxmultiregimpl8_regs1_1" BEL
        "xilinxmultiregimpl8_regs1_2" BEL "xilinxmultiregimpl8_regs1_3" BEL
        "xilinxmultiregimpl8_regs1_4" BEL "xilinxmultiregimpl8_regs1_5" BEL
        "xilinxmultiregimpl8_regs1_6" BEL
        "liteethphygmiimiitx_gmii_tx_sink_ready" BEL
        "xilinxmultiregimpl5_regs0_0" BEL "xilinxmultiregimpl5_regs0_1" BEL
        "xilinxmultiregimpl5_regs0_2" BEL "xilinxmultiregimpl5_regs0_3" BEL
        "xilinxmultiregimpl5_regs0_4" BEL "xilinxmultiregimpl5_regs0_5" BEL
        "xilinxmultiregimpl5_regs0_6" BEL "xilinxmultiregimpl5_regs1_0" BEL
        "xilinxmultiregimpl5_regs1_1" BEL "xilinxmultiregimpl5_regs1_2" BEL
        "xilinxmultiregimpl5_regs1_3" BEL "xilinxmultiregimpl5_regs1_4" BEL
        "xilinxmultiregimpl5_regs1_5" BEL "xilinxmultiregimpl5_regs1_6" BEL
        "rx_converter_converter_source_payload_data_0" BEL
        "rx_converter_converter_source_payload_data_1" BEL
        "rx_converter_converter_source_payload_data_2" BEL
        "rx_converter_converter_source_payload_data_3" BEL
        "rx_converter_converter_source_payload_data_4" BEL
        "rx_converter_converter_source_payload_data_5" BEL
        "rx_converter_converter_source_payload_data_6" BEL
        "rx_converter_converter_source_payload_data_7" BEL
        "rx_converter_converter_source_payload_data_8" BEL
        "rx_converter_converter_source_payload_data_9" BEL
        "rx_converter_converter_source_payload_data_10" BEL
        "rx_converter_converter_source_payload_data_11" BEL
        "rx_converter_converter_source_payload_data_12" BEL
        "rx_converter_converter_source_payload_data_13" BEL
        "rx_converter_converter_source_payload_data_14" BEL
        "rx_converter_converter_source_payload_data_15" BEL
        "rx_converter_converter_source_payload_data_16" BEL
        "rx_converter_converter_source_payload_data_17" BEL
        "rx_converter_converter_source_payload_data_18" BEL
        "rx_converter_converter_source_payload_data_19" BEL
        "rx_converter_converter_source_payload_data_20" BEL
        "rx_converter_converter_source_payload_data_21" BEL
        "rx_converter_converter_source_payload_data_22" BEL
        "rx_converter_converter_source_payload_data_23" BEL
        "rx_converter_converter_source_payload_data_24" BEL
        "rx_converter_converter_source_payload_data_25" BEL
        "rx_converter_converter_source_payload_data_26" BEL
        "rx_converter_converter_source_payload_data_27" BEL
        "rx_converter_converter_source_payload_data_28" BEL
        "rx_converter_converter_source_payload_data_29" BEL
        "rx_converter_converter_source_payload_data_30" BEL
        "rx_converter_converter_source_payload_data_31" BEL
        "rx_converter_converter_source_payload_data_32" BEL
        "rx_converter_converter_source_payload_data_33" BEL
        "rx_converter_converter_source_payload_data_34" BEL
        "rx_converter_converter_source_payload_data_35" BEL
        "rx_converter_converter_source_payload_data_36" BEL
        "rx_converter_converter_source_payload_data_37" BEL
        "rx_converter_converter_source_payload_data_38" BEL
        "rx_converter_converter_source_payload_data_39" BEL
        "liteethphygmiimiitx_gmii_tx_pads_tx_en" BEL "crc32_checker_crc_reg_0"
        BEL "crc32_checker_crc_reg_1" BEL "crc32_checker_crc_reg_2" BEL
        "crc32_checker_crc_reg_3" BEL "crc32_checker_crc_reg_4" BEL
        "crc32_checker_crc_reg_5" BEL "crc32_checker_crc_reg_6" BEL
        "crc32_checker_crc_reg_7" BEL "crc32_checker_crc_reg_8" BEL
        "crc32_checker_crc_reg_9" BEL "crc32_checker_crc_reg_10" BEL
        "crc32_checker_crc_reg_11" BEL "crc32_checker_crc_reg_12" BEL
        "crc32_checker_crc_reg_13" BEL "crc32_checker_crc_reg_14" BEL
        "crc32_checker_crc_reg_15" BEL "crc32_checker_crc_reg_16" BEL
        "crc32_checker_crc_reg_17" BEL "crc32_checker_crc_reg_18" BEL
        "crc32_checker_crc_reg_19" BEL "crc32_checker_crc_reg_20" BEL
        "crc32_checker_crc_reg_21" BEL "crc32_checker_crc_reg_22" BEL
        "crc32_checker_crc_reg_23" BEL "crc32_checker_crc_reg_24" BEL
        "crc32_checker_crc_reg_25" BEL "crc32_checker_crc_reg_26" BEL
        "crc32_checker_crc_reg_27" BEL "crc32_checker_crc_reg_28" BEL
        "crc32_checker_crc_reg_29" BEL "crc32_checker_crc_reg_30" BEL
        "crc32_checker_crc_reg_31" BEL "liteethphygmiimiitx_mii_tx_pads_tx_en"
        BEL "tx_cdc_graycounter1_q_0" BEL "tx_cdc_graycounter1_q_1" BEL
        "tx_cdc_graycounter1_q_2" BEL "tx_cdc_graycounter1_q_3" BEL
        "tx_cdc_graycounter1_q_4" BEL "tx_cdc_graycounter1_q_5" BEL
        "tx_cdc_graycounter1_q_6" BEL "eth_tx_en" BEL "crc32_inserter_reg_0"
        BEL "crc32_inserter_reg_1" BEL "crc32_inserter_reg_2" BEL
        "crc32_inserter_reg_3" BEL "crc32_inserter_reg_4" BEL
        "crc32_inserter_reg_5" BEL "crc32_inserter_reg_6" BEL
        "crc32_inserter_reg_7" BEL "crc32_inserter_reg_8" BEL
        "crc32_inserter_reg_9" BEL "crc32_inserter_reg_10" BEL
        "crc32_inserter_reg_11" BEL "crc32_inserter_reg_12" BEL
        "crc32_inserter_reg_13" BEL "crc32_inserter_reg_14" BEL
        "crc32_inserter_reg_15" BEL "crc32_inserter_reg_16" BEL
        "crc32_inserter_reg_17" BEL "crc32_inserter_reg_18" BEL
        "crc32_inserter_reg_19" BEL "crc32_inserter_reg_20" BEL
        "crc32_inserter_reg_21" BEL "crc32_inserter_reg_22" BEL
        "crc32_inserter_reg_23" BEL "crc32_inserter_reg_24" BEL
        "crc32_inserter_reg_25" BEL "crc32_inserter_reg_26" BEL
        "crc32_inserter_reg_27" BEL "crc32_inserter_reg_28" BEL
        "crc32_inserter_reg_29" BEL "crc32_inserter_reg_30" BEL
        "crc32_inserter_reg_31" BEL
        "liteethphygmiimiitx_gmii_tx_pads_tx_data_0" BEL
        "liteethphygmiimiitx_gmii_tx_pads_tx_data_1" BEL
        "liteethphygmiimiitx_gmii_tx_pads_tx_data_2" BEL
        "liteethphygmiimiitx_gmii_tx_pads_tx_data_3" BEL
        "liteethphygmiimiitx_gmii_tx_pads_tx_data_4" BEL
        "liteethphygmiimiitx_gmii_tx_pads_tx_data_5" BEL
        "liteethphygmiimiitx_gmii_tx_pads_tx_data_6" BEL
        "liteethphygmiimiitx_gmii_tx_pads_tx_data_7" BEL
        "liteethphygmiimiitx_mii_tx_pads_tx_data_0" BEL
        "liteethphygmiimiitx_mii_tx_pads_tx_data_1" BEL
        "liteethphygmiimiitx_mii_tx_pads_tx_data_2" BEL
        "liteethphygmiimiitx_mii_tx_pads_tx_data_3" BEL "eth_tx_data_0" BEL
        "eth_tx_data_1" BEL "eth_tx_data_2" BEL "eth_tx_data_3" BEL
        "eth_tx_data_4" BEL "eth_tx_data_5" BEL "eth_tx_data_6" BEL
        "eth_tx_data_7" BEL "eth_counter_0" BEL "eth_counter_1" BEL
        "eth_counter_2" BEL "eth_counter_3" BEL "eth_counter_4" BEL
        "eth_counter_5" BEL "eth_counter_6" BEL "eth_counter_7" BEL
        "eth_counter_8" BEL "eth_counter_9" BEL
        "crc32_checker_syncfifo_consume_0" BEL
        "crc32_checker_syncfifo_consume_1" BEL
        "crc32_checker_syncfifo_consume_2" BEL
        "rx_cdc_graycounter0_q_binary_0" BEL "rx_cdc_graycounter0_q_binary_1"
        BEL "rx_cdc_graycounter0_q_binary_2" BEL
        "rx_cdc_graycounter0_q_binary_3" BEL "rx_cdc_graycounter0_q_binary_4"
        BEL "rx_cdc_graycounter0_q_binary_5" BEL
        "crc32_checker_syncfifo_produce_2" BEL
        "crc32_checker_syncfifo_produce_0" BEL
        "crc32_checker_syncfifo_produce_1" BEL
        "crc32_checker_syncfifo_level_1" BEL "crc32_checker_syncfifo_level_0"
        BEL "rx_converter_converter_demux_0" BEL
        "crc32_checker_syncfifo_level_2" BEL
        "liteethmaccrc32checker_state_FSM_FFd1" BEL
        "liteethmaccrc32checker_state_FSM_FFd2" BEL
        "tx_cdc_graycounter1_q_binary_0" BEL "tx_cdc_graycounter1_q_binary_1"
        BEL "tx_cdc_graycounter1_q_binary_2" BEL
        "tx_cdc_graycounter1_q_binary_3" BEL "tx_cdc_graycounter1_q_binary_4"
        BEL "tx_cdc_graycounter1_q_binary_5" BEL "tx_gap_inserter_counter_0"
        BEL "tx_gap_inserter_counter_1" BEL "tx_gap_inserter_counter_2" BEL
        "tx_gap_inserter_counter_3" BEL "crc32_inserter_cnt_0" BEL
        "crc32_inserter_cnt_1" BEL "padding_inserter_counter_1" BEL
        "padding_inserter_counter_2" BEL "padding_inserter_counter_3" BEL
        "padding_inserter_counter_6" BEL "padding_inserter_counter_4" BEL
        "padding_inserter_counter_5" BEL "padding_inserter_counter_9" BEL
        "padding_inserter_counter_7" BEL "padding_inserter_counter_8" BEL
        "padding_inserter_counter_12" BEL "padding_inserter_counter_10" BEL
        "padding_inserter_counter_11" BEL "padding_inserter_counter_13" BEL
        "padding_inserter_counter_14" BEL "tx_converter_converter_mux_0" BEL
        "padding_inserter_counter_15" BEL
        "liteethmaccrc32inserter_state_FSM_FFd2" BEL
        "liteethmaccrc32inserter_state_FSM_FFd1" BEL
        "liteethmacpreambleinserter_state_FSM_FFd2" BEL
        "liteethmacpreambleinserter_state_FSM_FFd1" BEL
        "rx_converter_converter_demux_1" BEL "tx_converter_converter_mux_1"
        BEL "preamble_inserter_cnt_0" BEL "preamble_inserter_cnt_1" BEL
        "preamble_inserter_cnt_2" BEL "BUFGMUX" BEL
        "liteethmacpreamblechecker_state" BEL
        "liteethphygmiimiirx_converter_converter_strobe_all" BEL
        "rx_converter_converter_strobe_all" BEL "liteethmacgap_state" BEL
        "liteethmacpaddinginserter_state" BEL "tx_last_be_ongoing" BEL
        "liteethphygmiimiirx_converter_converter_source_last" BEL "toggle_i"
        BEL "ps_crc_error_toggle_i" BEL "ps_preamble_error_toggle_i" BEL
        "rx_converter_converter_source_last" BEL
        "liteethphygmiimiitx_converter_converter_mux_0" BEL
        "padding_inserter_counter_0_BRB0" BEL
        "padding_inserter_counter_0_BRB1" BEL
        "liteethphygmiimiirx_converter_converter_demux_0_BRB0" BEL
        "liteethphygmiimiirx_converter_converter_demux_0_BRB1" BEL
        "liteethphygmiimiirx_converter_converter_demux_0_BRB2" BEL "FDPE_10"
        BEL "FDPE_11" BEL "FDPE_8" BEL "FDPE_9" BEL "eth_rx_clk_BUFG" PIN
        "Mram_storage_125_pins<21>" PIN "Mram_storage_131_pins<16>" PIN
        "Mram_storage_132_pins<20>" PIN "Mram_storage_124_pins<17>" BEL
        "Mram_storage_111/DP" BEL "Mram_storage_111/SP" BEL
        "Mram_storage_112/DP" BEL "Mram_storage_112/SP" BEL
        "Mram_storage_113/DP" BEL "Mram_storage_113/SP" BEL
        "Mram_storage_114/DP" BEL "Mram_storage_114/SP" BEL
        "Mram_storage_115/DP" BEL "Mram_storage_115/SP" BEL
        "Mram_storage_116/DP" BEL "Mram_storage_116/SP" BEL
        "Mram_storage_117/DP" BEL "Mram_storage_117/SP" BEL
        "Mram_storage_118/DP" BEL "Mram_storage_118/SP" PIN "ODDR2_5_pins<1>"
        PIN "ODDR2_5_pins<2>" PIN "ODDR2_5_pins<1>" PIN "ODDR2_5_pins<2>";
TIMEGRP PRDeth_clocks_rx = BEL "liteethphygmiimiirx_pads_d_rx_data_0" BEL
        "liteethphygmiimiirx_pads_d_rx_data_1" BEL
        "liteethphygmiimiirx_pads_d_rx_data_2" BEL
        "liteethphygmiimiirx_pads_d_rx_data_3" BEL
        "liteethphygmiimiirx_pads_d_rx_data_4" BEL
        "liteethphygmiimiirx_pads_d_rx_data_5" BEL
        "liteethphygmiimiirx_pads_d_rx_data_6" BEL
        "liteethphygmiimiirx_pads_d_rx_data_7" BEL
        "liteethphygmiimiirx_converter_sink_valid" BEL
        "liteethphygmiimiirx_pads_d_rx_dv" BEL
        "liteethphygmiimiirx_converter_reset" BEL
        "liteethphygmiimiirx_gmii_rx_dv_d" BEL
        "liteethphygmiimiirx_gmii_rx_source_payload_data_0" BEL
        "liteethphygmiimiirx_gmii_rx_source_payload_data_1" BEL
        "liteethphygmiimiirx_gmii_rx_source_payload_data_2" BEL
        "liteethphygmiimiirx_gmii_rx_source_payload_data_3" BEL
        "liteethphygmiimiirx_gmii_rx_source_payload_data_4" BEL
        "liteethphygmiimiirx_gmii_rx_source_payload_data_5" BEL
        "liteethphygmiimiirx_gmii_rx_source_payload_data_6" BEL
        "liteethphygmiimiirx_gmii_rx_source_payload_data_7" BEL
        "liteethphygmiimiirx_converter_converter_source_payload_data_0" BEL
        "liteethphygmiimiirx_converter_converter_source_payload_data_1" BEL
        "liteethphygmiimiirx_converter_converter_source_payload_data_2" BEL
        "liteethphygmiimiirx_converter_converter_source_payload_data_3" BEL
        "liteethphygmiimiirx_converter_converter_source_payload_data_4" BEL
        "liteethphygmiimiirx_converter_converter_source_payload_data_5" BEL
        "liteethphygmiimiirx_converter_converter_source_payload_data_6" BEL
        "liteethphygmiimiirx_converter_converter_source_payload_data_7" BEL
        "rx_cdc_graycounter0_q_0" BEL "rx_cdc_graycounter0_q_1" BEL
        "rx_cdc_graycounter0_q_2" BEL "rx_cdc_graycounter0_q_3" BEL
        "rx_cdc_graycounter0_q_4" BEL "rx_cdc_graycounter0_q_5" BEL
        "rx_cdc_graycounter0_q_6" BEL "xilinxmultiregimpl8_regs0_0" BEL
        "xilinxmultiregimpl8_regs0_1" BEL "xilinxmultiregimpl8_regs0_2" BEL
        "xilinxmultiregimpl8_regs0_3" BEL "xilinxmultiregimpl8_regs0_4" BEL
        "xilinxmultiregimpl8_regs0_5" BEL "xilinxmultiregimpl8_regs0_6" BEL
        "xilinxmultiregimpl8_regs1_0" BEL "xilinxmultiregimpl8_regs1_1" BEL
        "xilinxmultiregimpl8_regs1_2" BEL "xilinxmultiregimpl8_regs1_3" BEL
        "xilinxmultiregimpl8_regs1_4" BEL "xilinxmultiregimpl8_regs1_5" BEL
        "xilinxmultiregimpl8_regs1_6" BEL
        "liteethphygmiimiitx_gmii_tx_sink_ready" BEL
        "xilinxmultiregimpl5_regs0_0" BEL "xilinxmultiregimpl5_regs0_1" BEL
        "xilinxmultiregimpl5_regs0_2" BEL "xilinxmultiregimpl5_regs0_3" BEL
        "xilinxmultiregimpl5_regs0_4" BEL "xilinxmultiregimpl5_regs0_5" BEL
        "xilinxmultiregimpl5_regs0_6" BEL "xilinxmultiregimpl5_regs1_0" BEL
        "xilinxmultiregimpl5_regs1_1" BEL "xilinxmultiregimpl5_regs1_2" BEL
        "xilinxmultiregimpl5_regs1_3" BEL "xilinxmultiregimpl5_regs1_4" BEL
        "xilinxmultiregimpl5_regs1_5" BEL "xilinxmultiregimpl5_regs1_6" BEL
        "rx_converter_converter_source_payload_data_0" BEL
        "rx_converter_converter_source_payload_data_1" BEL
        "rx_converter_converter_source_payload_data_2" BEL
        "rx_converter_converter_source_payload_data_3" BEL
        "rx_converter_converter_source_payload_data_4" BEL
        "rx_converter_converter_source_payload_data_5" BEL
        "rx_converter_converter_source_payload_data_6" BEL
        "rx_converter_converter_source_payload_data_7" BEL
        "rx_converter_converter_source_payload_data_8" BEL
        "rx_converter_converter_source_payload_data_9" BEL
        "rx_converter_converter_source_payload_data_10" BEL
        "rx_converter_converter_source_payload_data_11" BEL
        "rx_converter_converter_source_payload_data_12" BEL
        "rx_converter_converter_source_payload_data_13" BEL
        "rx_converter_converter_source_payload_data_14" BEL
        "rx_converter_converter_source_payload_data_15" BEL
        "rx_converter_converter_source_payload_data_16" BEL
        "rx_converter_converter_source_payload_data_17" BEL
        "rx_converter_converter_source_payload_data_18" BEL
        "rx_converter_converter_source_payload_data_19" BEL
        "rx_converter_converter_source_payload_data_20" BEL
        "rx_converter_converter_source_payload_data_21" BEL
        "rx_converter_converter_source_payload_data_22" BEL
        "rx_converter_converter_source_payload_data_23" BEL
        "rx_converter_converter_source_payload_data_24" BEL
        "rx_converter_converter_source_payload_data_25" BEL
        "rx_converter_converter_source_payload_data_26" BEL
        "rx_converter_converter_source_payload_data_27" BEL
        "rx_converter_converter_source_payload_data_28" BEL
        "rx_converter_converter_source_payload_data_29" BEL
        "rx_converter_converter_source_payload_data_30" BEL
        "rx_converter_converter_source_payload_data_31" BEL
        "rx_converter_converter_source_payload_data_32" BEL
        "rx_converter_converter_source_payload_data_33" BEL
        "rx_converter_converter_source_payload_data_34" BEL
        "rx_converter_converter_source_payload_data_35" BEL
        "rx_converter_converter_source_payload_data_36" BEL
        "rx_converter_converter_source_payload_data_37" BEL
        "rx_converter_converter_source_payload_data_38" BEL
        "rx_converter_converter_source_payload_data_39" BEL
        "liteethphygmiimiitx_gmii_tx_pads_tx_en" BEL "crc32_checker_crc_reg_0"
        BEL "crc32_checker_crc_reg_1" BEL "crc32_checker_crc_reg_2" BEL
        "crc32_checker_crc_reg_3" BEL "crc32_checker_crc_reg_4" BEL
        "crc32_checker_crc_reg_5" BEL "crc32_checker_crc_reg_6" BEL
        "crc32_checker_crc_reg_7" BEL "crc32_checker_crc_reg_8" BEL
        "crc32_checker_crc_reg_9" BEL "crc32_checker_crc_reg_10" BEL
        "crc32_checker_crc_reg_11" BEL "crc32_checker_crc_reg_12" BEL
        "crc32_checker_crc_reg_13" BEL "crc32_checker_crc_reg_14" BEL
        "crc32_checker_crc_reg_15" BEL "crc32_checker_crc_reg_16" BEL
        "crc32_checker_crc_reg_17" BEL "crc32_checker_crc_reg_18" BEL
        "crc32_checker_crc_reg_19" BEL "crc32_checker_crc_reg_20" BEL
        "crc32_checker_crc_reg_21" BEL "crc32_checker_crc_reg_22" BEL
        "crc32_checker_crc_reg_23" BEL "crc32_checker_crc_reg_24" BEL
        "crc32_checker_crc_reg_25" BEL "crc32_checker_crc_reg_26" BEL
        "crc32_checker_crc_reg_27" BEL "crc32_checker_crc_reg_28" BEL
        "crc32_checker_crc_reg_29" BEL "crc32_checker_crc_reg_30" BEL
        "crc32_checker_crc_reg_31" BEL "liteethphygmiimiitx_mii_tx_pads_tx_en"
        BEL "tx_cdc_graycounter1_q_0" BEL "tx_cdc_graycounter1_q_1" BEL
        "tx_cdc_graycounter1_q_2" BEL "tx_cdc_graycounter1_q_3" BEL
        "tx_cdc_graycounter1_q_4" BEL "tx_cdc_graycounter1_q_5" BEL
        "tx_cdc_graycounter1_q_6" BEL "eth_tx_en" BEL "crc32_inserter_reg_0"
        BEL "crc32_inserter_reg_1" BEL "crc32_inserter_reg_2" BEL
        "crc32_inserter_reg_3" BEL "crc32_inserter_reg_4" BEL
        "crc32_inserter_reg_5" BEL "crc32_inserter_reg_6" BEL
        "crc32_inserter_reg_7" BEL "crc32_inserter_reg_8" BEL
        "crc32_inserter_reg_9" BEL "crc32_inserter_reg_10" BEL
        "crc32_inserter_reg_11" BEL "crc32_inserter_reg_12" BEL
        "crc32_inserter_reg_13" BEL "crc32_inserter_reg_14" BEL
        "crc32_inserter_reg_15" BEL "crc32_inserter_reg_16" BEL
        "crc32_inserter_reg_17" BEL "crc32_inserter_reg_18" BEL
        "crc32_inserter_reg_19" BEL "crc32_inserter_reg_20" BEL
        "crc32_inserter_reg_21" BEL "crc32_inserter_reg_22" BEL
        "crc32_inserter_reg_23" BEL "crc32_inserter_reg_24" BEL
        "crc32_inserter_reg_25" BEL "crc32_inserter_reg_26" BEL
        "crc32_inserter_reg_27" BEL "crc32_inserter_reg_28" BEL
        "crc32_inserter_reg_29" BEL "crc32_inserter_reg_30" BEL
        "crc32_inserter_reg_31" BEL
        "liteethphygmiimiitx_gmii_tx_pads_tx_data_0" BEL
        "liteethphygmiimiitx_gmii_tx_pads_tx_data_1" BEL
        "liteethphygmiimiitx_gmii_tx_pads_tx_data_2" BEL
        "liteethphygmiimiitx_gmii_tx_pads_tx_data_3" BEL
        "liteethphygmiimiitx_gmii_tx_pads_tx_data_4" BEL
        "liteethphygmiimiitx_gmii_tx_pads_tx_data_5" BEL
        "liteethphygmiimiitx_gmii_tx_pads_tx_data_6" BEL
        "liteethphygmiimiitx_gmii_tx_pads_tx_data_7" BEL
        "liteethphygmiimiitx_mii_tx_pads_tx_data_0" BEL
        "liteethphygmiimiitx_mii_tx_pads_tx_data_1" BEL
        "liteethphygmiimiitx_mii_tx_pads_tx_data_2" BEL
        "liteethphygmiimiitx_mii_tx_pads_tx_data_3" BEL "eth_tx_data_0" BEL
        "eth_tx_data_1" BEL "eth_tx_data_2" BEL "eth_tx_data_3" BEL
        "eth_tx_data_4" BEL "eth_tx_data_5" BEL "eth_tx_data_6" BEL
        "eth_tx_data_7" BEL "eth_counter_0" BEL "eth_counter_1" BEL
        "eth_counter_2" BEL "eth_counter_3" BEL "eth_counter_4" BEL
        "eth_counter_5" BEL "eth_counter_6" BEL "eth_counter_7" BEL
        "eth_counter_8" BEL "eth_counter_9" BEL
        "crc32_checker_syncfifo_consume_0" BEL
        "crc32_checker_syncfifo_consume_1" BEL
        "crc32_checker_syncfifo_consume_2" BEL
        "rx_cdc_graycounter0_q_binary_0" BEL "rx_cdc_graycounter0_q_binary_1"
        BEL "rx_cdc_graycounter0_q_binary_2" BEL
        "rx_cdc_graycounter0_q_binary_3" BEL "rx_cdc_graycounter0_q_binary_4"
        BEL "rx_cdc_graycounter0_q_binary_5" BEL
        "crc32_checker_syncfifo_produce_2" BEL
        "crc32_checker_syncfifo_produce_0" BEL
        "crc32_checker_syncfifo_produce_1" BEL
        "crc32_checker_syncfifo_level_1" BEL "crc32_checker_syncfifo_level_0"
        BEL "rx_converter_converter_demux_0" BEL
        "crc32_checker_syncfifo_level_2" BEL
        "liteethmaccrc32checker_state_FSM_FFd1" BEL
        "liteethmaccrc32checker_state_FSM_FFd2" BEL
        "tx_cdc_graycounter1_q_binary_0" BEL "tx_cdc_graycounter1_q_binary_1"
        BEL "tx_cdc_graycounter1_q_binary_2" BEL
        "tx_cdc_graycounter1_q_binary_3" BEL "tx_cdc_graycounter1_q_binary_4"
        BEL "tx_cdc_graycounter1_q_binary_5" BEL "tx_gap_inserter_counter_0"
        BEL "tx_gap_inserter_counter_1" BEL "tx_gap_inserter_counter_2" BEL
        "tx_gap_inserter_counter_3" BEL "crc32_inserter_cnt_0" BEL
        "crc32_inserter_cnt_1" BEL "padding_inserter_counter_1" BEL
        "padding_inserter_counter_2" BEL "padding_inserter_counter_3" BEL
        "padding_inserter_counter_6" BEL "padding_inserter_counter_4" BEL
        "padding_inserter_counter_5" BEL "padding_inserter_counter_9" BEL
        "padding_inserter_counter_7" BEL "padding_inserter_counter_8" BEL
        "padding_inserter_counter_12" BEL "padding_inserter_counter_10" BEL
        "padding_inserter_counter_11" BEL "padding_inserter_counter_13" BEL
        "padding_inserter_counter_14" BEL "tx_converter_converter_mux_0" BEL
        "padding_inserter_counter_15" BEL
        "liteethmaccrc32inserter_state_FSM_FFd2" BEL
        "liteethmaccrc32inserter_state_FSM_FFd1" BEL
        "liteethmacpreambleinserter_state_FSM_FFd2" BEL
        "liteethmacpreambleinserter_state_FSM_FFd1" BEL
        "rx_converter_converter_demux_1" BEL "tx_converter_converter_mux_1"
        BEL "preamble_inserter_cnt_0" BEL "preamble_inserter_cnt_1" BEL
        "preamble_inserter_cnt_2" BEL "BUFGMUX" BEL
        "liteethmacpreamblechecker_state" BEL
        "liteethphygmiimiirx_converter_converter_strobe_all" BEL
        "rx_converter_converter_strobe_all" BEL "liteethmacgap_state" BEL
        "liteethmacpaddinginserter_state" BEL "tx_last_be_ongoing" BEL
        "liteethphygmiimiirx_converter_converter_source_last" BEL "toggle_i"
        BEL "ps_crc_error_toggle_i" BEL "ps_preamble_error_toggle_i" BEL
        "rx_converter_converter_source_last" BEL
        "liteethphygmiimiitx_converter_converter_mux_0" BEL
        "padding_inserter_counter_0_BRB0" BEL
        "padding_inserter_counter_0_BRB1" BEL
        "liteethphygmiimiirx_converter_converter_demux_0_BRB0" BEL
        "liteethphygmiimiirx_converter_converter_demux_0_BRB1" BEL
        "liteethphygmiimiirx_converter_converter_demux_0_BRB2" BEL "FDPE_10"
        BEL "FDPE_11" BEL "FDPE_8" BEL "FDPE_9" BEL "eth_rx_clk_BUFG" PIN
        "Mram_storage_125_pins<21>" PIN "Mram_storage_131_pins<16>" PIN
        "Mram_storage_132_pins<20>" PIN "Mram_storage_124_pins<17>" BEL
        "Mram_storage_111/DP" BEL "Mram_storage_111/SP" BEL
        "Mram_storage_112/DP" BEL "Mram_storage_112/SP" BEL
        "Mram_storage_113/DP" BEL "Mram_storage_113/SP" BEL
        "Mram_storage_114/DP" BEL "Mram_storage_114/SP" BEL
        "Mram_storage_115/DP" BEL "Mram_storage_115/SP" BEL
        "Mram_storage_116/DP" BEL "Mram_storage_116/SP" BEL
        "Mram_storage_117/DP" BEL "Mram_storage_117/SP" BEL
        "Mram_storage_118/DP" BEL "Mram_storage_118/SP" PIN "ODDR2_5_pins<1>"
        PIN "ODDR2_5_pins<2>" PIN "ODDR2_5_pins<1>" PIN "ODDR2_5_pins<2>";
PIN OSERDES2_pins<1> = BEL "OSERDES2" PINNAME CLKDIV;
PIN OSERDES2_1_pins<1> = BEL "OSERDES2_1" PINNAME CLKDIV;
PIN OSERDES2_2_pins<1> = BEL "OSERDES2_2" PINNAME CLKDIV;
PIN OSERDES2_3_pins<1> = BEL "OSERDES2_3" PINNAME CLKDIV;
PIN OSERDES2_4_pins<1> = BEL "OSERDES2_4" PINNAME CLKDIV;
PIN OSERDES2_5_pins<1> = BEL "OSERDES2_5" PINNAME CLKDIV;
PIN OSERDES2_6_pins<1> = BEL "OSERDES2_6" PINNAME CLKDIV;
PIN OSERDES2_7_pins<1> = BEL "OSERDES2_7" PINNAME CLKDIV;
PIN OSERDES2_8_pins<1> = BEL "OSERDES2_8" PINNAME CLKDIV;
PIN OSERDES2_9_pins<1> = BEL "OSERDES2_9" PINNAME CLKDIV;
PIN OSERDES2_10_pins<1> = BEL "OSERDES2_10" PINNAME CLKDIV;
PIN OSERDES2_11_pins<1> = BEL "OSERDES2_11" PINNAME CLKDIV;
PIN OSERDES2_12_pins<1> = BEL "OSERDES2_12" PINNAME CLKDIV;
PIN OSERDES2_13_pins<1> = BEL "OSERDES2_13" PINNAME CLKDIV;
PIN OSERDES2_14_pins<1> = BEL "OSERDES2_14" PINNAME CLKDIV;
PIN OSERDES2_15_pins<1> = BEL "OSERDES2_15" PINNAME CLKDIV;
PIN OSERDES2_16_pins<1> = BEL "OSERDES2_16" PINNAME CLKDIV;
PIN OSERDES2_17_pins<1> = BEL "OSERDES2_17" PINNAME CLKDIV;
PIN ISERDES2_pins<3> = BEL "ISERDES2" PINNAME CLKDIV;
PIN ISERDES2_1_pins<3> = BEL "ISERDES2_1" PINNAME CLKDIV;
PIN ISERDES2_2_pins<3> = BEL "ISERDES2_2" PINNAME CLKDIV;
PIN ISERDES2_3_pins<3> = BEL "ISERDES2_3" PINNAME CLKDIV;
PIN ISERDES2_4_pins<3> = BEL "ISERDES2_4" PINNAME CLKDIV;
PIN ISERDES2_5_pins<3> = BEL "ISERDES2_5" PINNAME CLKDIV;
PIN ISERDES2_6_pins<3> = BEL "ISERDES2_6" PINNAME CLKDIV;
PIN ISERDES2_7_pins<3> = BEL "ISERDES2_7" PINNAME CLKDIV;
PIN ISERDES2_8_pins<3> = BEL "ISERDES2_8" PINNAME CLKDIV;
PIN ISERDES2_9_pins<3> = BEL "ISERDES2_9" PINNAME CLKDIV;
PIN ISERDES2_10_pins<3> = BEL "ISERDES2_10" PINNAME CLKDIV;
PIN ISERDES2_11_pins<3> = BEL "ISERDES2_11" PINNAME CLKDIV;
PIN ISERDES2_12_pins<3> = BEL "ISERDES2_12" PINNAME CLKDIV;
PIN ISERDES2_13_pins<3> = BEL "ISERDES2_13" PINNAME CLKDIV;
PIN ISERDES2_14_pins<3> = BEL "ISERDES2_14" PINNAME CLKDIV;
PIN ISERDES2_15_pins<3> = BEL "ISERDES2_15" PINNAME CLKDIV;
PIN Mram_mem_grain01_pins<20> = BEL "Mram_mem_grain01" PINNAME CLKAWRCLK;
PIN Mram_mem_grain01_pins<21> = BEL "Mram_mem_grain01" PINNAME CLKBRDCLK;
PIN Mram_mem_grain31_pins<20> = BEL "Mram_mem_grain31" PINNAME CLKAWRCLK;
PIN Mram_mem_grain31_pins<21> = BEL "Mram_mem_grain31" PINNAME CLKBRDCLK;
PIN Mram_mem_grain11_pins<20> = BEL "Mram_mem_grain11" PINNAME CLKAWRCLK;
PIN Mram_mem_grain11_pins<21> = BEL "Mram_mem_grain11" PINNAME CLKBRDCLK;
PIN Mram_mem_grain21_pins<20> = BEL "Mram_mem_grain21" PINNAME CLKAWRCLK;
PIN Mram_mem_grain21_pins<21> = BEL "Mram_mem_grain21" PINNAME CLKBRDCLK;
PIN Mram_mem_grain0_11_pins<20> = BEL "Mram_mem_grain0_11" PINNAME CLKAWRCLK;
PIN Mram_mem_grain0_11_pins<21> = BEL "Mram_mem_grain0_11" PINNAME CLKBRDCLK;
PIN Mram_mem_grain1_11_pins<20> = BEL "Mram_mem_grain1_11" PINNAME CLKAWRCLK;
PIN Mram_mem_grain1_11_pins<21> = BEL "Mram_mem_grain1_11" PINNAME CLKBRDCLK;
PIN Mram_mem_grain2_11_pins<20> = BEL "Mram_mem_grain2_11" PINNAME CLKAWRCLK;
PIN Mram_mem_grain2_11_pins<21> = BEL "Mram_mem_grain2_11" PINNAME CLKBRDCLK;
PIN Mram_mem_grain3_11_pins<20> = BEL "Mram_mem_grain3_11" PINNAME CLKAWRCLK;
PIN Mram_mem_grain3_11_pins<21> = BEL "Mram_mem_grain3_11" PINNAME CLKBRDCLK;
PIN Mram_mem_4_pins<18> = BEL "Mram_mem_4" PINNAME CLKA;
PIN Mram_mem_4_pins<19> = BEL "Mram_mem_4" PINNAME CLKB;
PIN Mram_mem_3_pins<18> = BEL "Mram_mem_3" PINNAME CLKA;
PIN Mram_mem_3_pins<19> = BEL "Mram_mem_3" PINNAME CLKB;
PIN Mram_storage_125_pins<20> = BEL "Mram_storage_125" PINNAME CLKAWRCLK;
PIN Mram_mem_13_pins<9> = BEL "Mram_mem_13" PINNAME CLKA;
PIN Mram_mem_11_pins<9> = BEL "Mram_mem_11" PINNAME CLKA;
PIN Mram_mem_12_pins<9> = BEL "Mram_mem_12" PINNAME CLKA;
PIN Mram_mem_14_pins<9> = BEL "Mram_mem_14" PINNAME CLKA;
PIN Mram_mem_15_pins<9> = BEL "Mram_mem_15" PINNAME CLKA;
PIN Mram_mem_16_pins<9> = BEL "Mram_mem_16" PINNAME CLKA;
PIN Mram_mem_17_pins<9> = BEL "Mram_mem_17" PINNAME CLKA;
PIN Mram_mem_110_pins<9> = BEL "Mram_mem_110" PINNAME CLKA;
PIN Mram_mem_18_pins<9> = BEL "Mram_mem_18" PINNAME CLKA;
PIN Mram_mem_19_pins<9> = BEL "Mram_mem_19" PINNAME CLKA;
PIN Mram_mem_111_pins<9> = BEL "Mram_mem_111" PINNAME CLKA;
PIN Mram_mem_112_pins<9> = BEL "Mram_mem_112" PINNAME CLKA;
PIN Mram_mem_113_pins<9> = BEL "Mram_mem_113" PINNAME CLKA;
PIN Mram_mem_114_pins<9> = BEL "Mram_mem_114" PINNAME CLKA;
PIN Mram_mem_115_pins<9> = BEL "Mram_mem_115" PINNAME CLKA;
PIN Mram_mem_116_pins<9> = BEL "Mram_mem_116" PINNAME CLKA;
PIN Mram_tag_mem1_pins<10> = BEL "Mram_tag_mem1" PINNAME CLKA;
PIN Mram_data_mem1_pins<9> = BEL "Mram_data_mem1" PINNAME CLKA;
PIN Mram_data_mem4_pins<9> = BEL "Mram_data_mem4" PINNAME CLKA;
PIN Mram_data_mem2_pins<9> = BEL "Mram_data_mem2" PINNAME CLKA;
PIN Mram_data_mem3_pins<9> = BEL "Mram_data_mem3" PINNAME CLKA;
PIN Mram_storage_131_pins<17> = BEL "Mram_storage_131" PINNAME CLKBRDCLK;
PIN Mram_storage_132_pins<21> = BEL "Mram_storage_132" PINNAME CLKBRDCLK;
PIN Mram_storage_124_pins<16> = BEL "Mram_storage_124" PINNAME CLKAWRCLK;
PIN Mram_tag_mem2_pins<11> = BEL "Mram_tag_mem2" PINNAME CLKAWRCLK;
PIN VexRiscv/Mram_RegFilePlugin_regFile1_pins<16> = BEL
        "VexRiscv/Mram_RegFilePlugin_regFile1" PINNAME CLKAWRCLK;
PIN VexRiscv/Mram_RegFilePlugin_regFile1_pins<17> = BEL
        "VexRiscv/Mram_RegFilePlugin_regFile1" PINNAME CLKBRDCLK;
PIN VexRiscv/Mram_RegFilePlugin_regFile_pins<16> = BEL
        "VexRiscv/Mram_RegFilePlugin_regFile" PINNAME CLKAWRCLK;
PIN VexRiscv/Mram_RegFilePlugin_regFile_pins<17> = BEL
        "VexRiscv/Mram_RegFilePlugin_regFile" PINNAME CLKBRDCLK;
PIN VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_pins<16> = BEL
        "VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags" PINNAME CLKAWRCLK;
PIN VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_pins<17> = BEL
        "VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags" PINNAME CLKBRDCLK;
PIN VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_pins<18> = BEL
        "VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas" PINNAME CLKA;
PIN VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_pins<19> = BEL
        "VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas" PINNAME CLKB;
PIN Mram_mem32_pins<14> = BEL "Mram_mem32" PINNAME CLKA;
PIN Mram_mem31_pins<14> = BEL "Mram_mem31" PINNAME CLKA;
PIN Mram_mem30_pins<14> = BEL "Mram_mem30" PINNAME CLKA;
PIN Mram_mem29_pins<14> = BEL "Mram_mem29" PINNAME CLKA;
PIN Mram_mem28_pins<14> = BEL "Mram_mem28" PINNAME CLKA;
PIN Mram_mem27_pins<14> = BEL "Mram_mem27" PINNAME CLKA;
PIN Mram_mem26_pins<14> = BEL "Mram_mem26" PINNAME CLKA;
PIN Mram_mem25_pins<14> = BEL "Mram_mem25" PINNAME CLKA;
PIN Mram_mem24_pins<14> = BEL "Mram_mem24" PINNAME CLKA;
PIN Mram_mem23_pins<14> = BEL "Mram_mem23" PINNAME CLKA;
PIN Mram_mem22_pins<14> = BEL "Mram_mem22" PINNAME CLKA;
PIN Mram_mem21_pins<14> = BEL "Mram_mem21" PINNAME CLKA;
PIN Mram_mem20_pins<14> = BEL "Mram_mem20" PINNAME CLKA;
PIN Mram_mem19_pins<14> = BEL "Mram_mem19" PINNAME CLKA;
PIN Mram_mem18_pins<14> = BEL "Mram_mem18" PINNAME CLKA;
PIN Mram_mem17_pins<14> = BEL "Mram_mem17" PINNAME CLKA;
PIN Mram_mem16_pins<14> = BEL "Mram_mem16" PINNAME CLKA;
PIN Mram_mem15_pins<14> = BEL "Mram_mem15" PINNAME CLKA;
PIN Mram_mem14_pins<14> = BEL "Mram_mem14" PINNAME CLKA;
PIN Mram_mem13_pins<14> = BEL "Mram_mem13" PINNAME CLKA;
PIN Mram_mem12_pins<14> = BEL "Mram_mem12" PINNAME CLKA;
PIN Mram_mem11_pins<14> = BEL "Mram_mem11" PINNAME CLKA;
PIN Mram_mem10_pins<14> = BEL "Mram_mem10" PINNAME CLKA;
PIN Mram_mem9_pins<14> = BEL "Mram_mem9" PINNAME CLKA;
PIN Mram_mem8_pins<14> = BEL "Mram_mem8" PINNAME CLKA;
PIN Mram_mem7_pins<14> = BEL "Mram_mem7" PINNAME CLKA;
PIN Mram_mem6_pins<14> = BEL "Mram_mem6" PINNAME CLKA;
PIN Mram_mem5_pins<14> = BEL "Mram_mem5" PINNAME CLKA;
PIN Mram_mem4_pins<14> = BEL "Mram_mem4" PINNAME CLKA;
PIN Mram_mem3_pins<14> = BEL "Mram_mem3" PINNAME CLKA;
PIN Mram_mem2_pins<14> = BEL "Mram_mem2" PINNAME CLKA;
PIN Mram_mem1_pins<14> = BEL "Mram_mem1" PINNAME CLKA;
TIMEGRP PRDsys_clk = BEL "xilinxmultiregimpl0_regs0" BEL
        "xilinxmultiregimpl4_regs0" BEL "xilinxmultiregimpl1_regs0" BEL
        "xilinxmultiregimpl0_regs1" BEL "xilinxmultiregimpl3_regs0" BEL
        "toggle_o_r" BEL "xilinxmultiregimpl1_regs1" BEL
        "ps_crc_error_toggle_o_r" BEL "xilinxmultiregimpl4_regs1" BEL
        "netsoc_uart_phy_rx_r" BEL "netsoc_uart_phy_rx_reg_0" BEL
        "netsoc_uart_phy_rx_reg_1" BEL "netsoc_uart_phy_rx_reg_2" BEL
        "netsoc_uart_phy_rx_reg_3" BEL "netsoc_uart_phy_rx_reg_4" BEL
        "netsoc_uart_phy_rx_reg_5" BEL "netsoc_uart_phy_rx_reg_6" BEL
        "netsoc_uart_phy_rx_reg_7" BEL "ps_preamble_error_toggle_o_r" BEL
        "xilinxmultiregimpl3_regs1" BEL "netsoc_rom_bus_ack" BEL
        "netsoc_bus_wishbone_dat_r_0" BEL "netsoc_bus_wishbone_dat_r_1" BEL
        "netsoc_bus_wishbone_dat_r_2" BEL "netsoc_bus_wishbone_dat_r_3" BEL
        "netsoc_bus_wishbone_dat_r_4" BEL "netsoc_bus_wishbone_dat_r_5" BEL
        "netsoc_bus_wishbone_dat_r_6" BEL "netsoc_bus_wishbone_dat_r_7" BEL
        "netsoc_uart_phy_sink_ready" BEL "netsoc_uart_tx_old_trigger" BEL
        "netsoc_timer0_zero_old_trigger" BEL "netsoc_uart_rx_old_trigger" BEL
        "ddrphy_phase_sys" BEL "ddrphy_rddata_sr_0" BEL "ddrphy_drive_dq_n1"
        BEL "ddrphy_wrdata_en_d" BEL "netsoc_sdram_cmd_payload_a_10" BEL
        "netsoc_sdram_cmd_payload_cas" BEL "netsoc_sdram_cmd_payload_we" BEL
        "netsoc_sdram_generator_done" BEL "sram1_bus_ack0" BEL "reader_last_d"
        BEL "sram0_bus_ack0" BEL "slave_sel_r_0" BEL "slave_sel_r_2" BEL
        "slave_sel_r_3" BEL "netsoc_slave_sel_r_0" BEL "netsoc_slave_sel_r_1"
        BEL "netsoc_slave_sel_r_2" BEL "netsoc_slave_sel_r_3" BEL
        "netsoc_slave_sel_r_4" BEL "netsoc_slave_sel_r_5" BEL
        "netsoc_csrbankarray_sel_r" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_7" BEL
        "netsoc_sdram_dfi_p0_cas_n" BEL "netsoc_sdram_dfi_p1_cas_n" BEL
        "netsoc_sdram_dfi_p0_ras_n" BEL "netsoc_sdram_dfi_p0_we_n" BEL
        "netsoc_sdram_dfi_p1_ras_n" BEL "netsoc_sdram_dfi_p1_we_n" BEL
        "spiflash_counter_0" BEL "spiflash_counter_1" BEL "spiflash_counter_2"
        BEL "spiflash_counter_3" BEL "spiflash_counter_4" BEL
        "spiflash_counter_5" BEL "spiflash_counter_6" BEL "spiflash_counter_7"
        BEL "netsoc_sdram_generator_counter_0" BEL
        "netsoc_sdram_generator_counter_1" BEL
        "netsoc_sdram_generator_counter_2" BEL
        "netsoc_sdram_generator_counter_3" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_valid_n" BEL
        "writer_errors_status_0" BEL "writer_errors_status_1" BEL
        "writer_errors_status_2" BEL "writer_errors_status_3" BEL
        "writer_errors_status_4" BEL "writer_errors_status_5" BEL
        "writer_errors_status_6" BEL "writer_errors_status_7" BEL
        "writer_errors_status_8" BEL "writer_errors_status_9" BEL
        "writer_errors_status_10" BEL "writer_errors_status_11" BEL
        "writer_errors_status_12" BEL "writer_errors_status_13" BEL
        "writer_errors_status_14" BEL "writer_errors_status_15" BEL
        "writer_errors_status_16" BEL "writer_errors_status_17" BEL
        "writer_errors_status_18" BEL "writer_errors_status_19" BEL
        "writer_errors_status_20" BEL "writer_errors_status_21" BEL
        "writer_errors_status_22" BEL "writer_errors_status_23" BEL
        "writer_errors_status_24" BEL "writer_errors_status_25" BEL
        "writer_errors_status_26" BEL "writer_errors_status_27" BEL
        "writer_errors_status_28" BEL "writer_errors_status_29" BEL
        "writer_errors_status_30" BEL "writer_errors_status_31" BEL
        "netsoc_sdram_bandwidth_period" BEL "netsoc_sdram_bandwidth_counter_1"
        BEL "netsoc_sdram_bandwidth_counter_2" BEL
        "netsoc_sdram_bandwidth_counter_3" BEL
        "netsoc_sdram_bandwidth_counter_4" BEL
        "netsoc_sdram_bandwidth_counter_5" BEL
        "netsoc_sdram_bandwidth_counter_6" BEL
        "netsoc_sdram_bandwidth_counter_7" BEL
        "netsoc_sdram_bandwidth_counter_8" BEL
        "netsoc_sdram_bandwidth_counter_9" BEL
        "netsoc_sdram_bandwidth_counter_10" BEL
        "netsoc_sdram_bandwidth_counter_11" BEL
        "netsoc_sdram_bandwidth_counter_12" BEL
        "netsoc_sdram_bandwidth_counter_13" BEL
        "netsoc_sdram_bandwidth_counter_14" BEL
        "netsoc_sdram_bandwidth_counter_15" BEL
        "netsoc_sdram_bandwidth_counter_16" BEL
        "netsoc_sdram_bandwidth_counter_17" BEL
        "netsoc_sdram_bandwidth_counter_18" BEL
        "netsoc_sdram_bandwidth_counter_19" BEL
        "netsoc_sdram_bandwidth_counter_20" BEL
        "netsoc_sdram_bandwidth_counter_21" BEL
        "netsoc_sdram_bandwidth_counter_22" BEL
        "netsoc_sdram_bandwidth_counter_23" BEL "xilinxmultiregimpl7_regs0_0"
        BEL "xilinxmultiregimpl7_regs0_1" BEL "xilinxmultiregimpl7_regs0_2"
        BEL "xilinxmultiregimpl7_regs0_3" BEL "xilinxmultiregimpl7_regs0_4"
        BEL "xilinxmultiregimpl7_regs0_5" BEL "xilinxmultiregimpl7_regs0_6"
        BEL "netsoc_uart_phy_source_payload_data_0" BEL
        "netsoc_uart_phy_source_payload_data_1" BEL
        "netsoc_uart_phy_source_payload_data_2" BEL
        "netsoc_uart_phy_source_payload_data_3" BEL
        "netsoc_uart_phy_source_payload_data_4" BEL
        "netsoc_uart_phy_source_payload_data_5" BEL
        "netsoc_uart_phy_source_payload_data_6" BEL
        "netsoc_uart_phy_source_payload_data_7" BEL
        "xilinxmultiregimpl7_regs1_0" BEL "xilinxmultiregimpl7_regs1_1" BEL
        "xilinxmultiregimpl7_regs1_2" BEL "xilinxmultiregimpl7_regs1_3" BEL
        "xilinxmultiregimpl7_regs1_4" BEL "xilinxmultiregimpl7_regs1_5" BEL
        "xilinxmultiregimpl7_regs1_6" BEL "netsoc_interface_adr_0" BEL
        "netsoc_interface_adr_1" BEL "netsoc_interface_adr_2" BEL
        "netsoc_interface_adr_3" BEL "netsoc_interface_adr_4" BEL
        "netsoc_interface_adr_5" BEL "netsoc_interface_adr_9" BEL
        "netsoc_interface_adr_10" BEL "netsoc_interface_adr_11" BEL
        "netsoc_interface_adr_12" BEL "netsoc_interface_adr_13" BEL
        "netsoc_interface_dat_w_0" BEL "netsoc_interface_dat_w_1" BEL
        "netsoc_interface_dat_w_2" BEL "netsoc_interface_dat_w_3" BEL
        "netsoc_interface_dat_w_4" BEL "netsoc_interface_dat_w_5" BEL
        "netsoc_interface_dat_w_6" BEL "netsoc_interface_dat_w_7" BEL
        "netsoc_uart_phy_phase_accumulator_rx_0" BEL
        "netsoc_uart_phy_phase_accumulator_rx_1" BEL
        "netsoc_uart_phy_phase_accumulator_rx_2" BEL
        "netsoc_uart_phy_phase_accumulator_rx_3" BEL
        "netsoc_uart_phy_phase_accumulator_rx_4" BEL
        "netsoc_uart_phy_phase_accumulator_rx_5" BEL
        "netsoc_uart_phy_phase_accumulator_rx_6" BEL
        "netsoc_uart_phy_phase_accumulator_rx_7" BEL
        "netsoc_uart_phy_phase_accumulator_rx_8" BEL
        "netsoc_uart_phy_phase_accumulator_rx_9" BEL
        "netsoc_uart_phy_phase_accumulator_rx_10" BEL
        "netsoc_uart_phy_phase_accumulator_rx_11" BEL
        "netsoc_uart_phy_phase_accumulator_rx_12" BEL
        "netsoc_uart_phy_phase_accumulator_rx_13" BEL
        "netsoc_uart_phy_phase_accumulator_rx_14" BEL
        "netsoc_uart_phy_phase_accumulator_rx_15" BEL
        "netsoc_uart_phy_phase_accumulator_rx_16" BEL
        "netsoc_uart_phy_phase_accumulator_rx_17" BEL
        "netsoc_uart_phy_phase_accumulator_rx_18" BEL
        "netsoc_uart_phy_phase_accumulator_rx_19" BEL
        "netsoc_uart_phy_phase_accumulator_rx_20" BEL
        "netsoc_uart_phy_phase_accumulator_rx_21" BEL
        "netsoc_uart_phy_phase_accumulator_rx_22" BEL
        "netsoc_uart_phy_phase_accumulator_rx_23" BEL
        "netsoc_uart_phy_phase_accumulator_rx_24" BEL
        "netsoc_uart_phy_phase_accumulator_rx_25" BEL
        "netsoc_uart_phy_phase_accumulator_rx_26" BEL
        "netsoc_uart_phy_phase_accumulator_rx_27" BEL
        "netsoc_uart_phy_phase_accumulator_rx_28" BEL
        "netsoc_uart_phy_phase_accumulator_rx_29" BEL
        "netsoc_uart_phy_phase_accumulator_rx_30" BEL
        "netsoc_uart_phy_phase_accumulator_rx_31" BEL
        "netsoc_sdram_bandwidth_nreads_r_0" BEL
        "netsoc_sdram_bandwidth_nreads_r_1" BEL
        "netsoc_sdram_bandwidth_nreads_r_2" BEL
        "netsoc_sdram_bandwidth_nreads_r_3" BEL
        "netsoc_sdram_bandwidth_nreads_r_4" BEL
        "netsoc_sdram_bandwidth_nreads_r_5" BEL
        "netsoc_sdram_bandwidth_nreads_r_6" BEL
        "netsoc_sdram_bandwidth_nreads_r_7" BEL
        "netsoc_sdram_bandwidth_nreads_r_8" BEL
        "netsoc_sdram_bandwidth_nreads_r_9" BEL
        "netsoc_sdram_bandwidth_nreads_r_10" BEL
        "netsoc_sdram_bandwidth_nreads_r_11" BEL
        "netsoc_sdram_bandwidth_nreads_r_12" BEL
        "netsoc_sdram_bandwidth_nreads_r_13" BEL
        "netsoc_sdram_bandwidth_nreads_r_14" BEL
        "netsoc_sdram_bandwidth_nreads_r_15" BEL
        "netsoc_sdram_bandwidth_nreads_r_16" BEL
        "netsoc_sdram_bandwidth_nreads_r_17" BEL
        "netsoc_sdram_bandwidth_nreads_r_18" BEL
        "netsoc_sdram_bandwidth_nreads_r_19" BEL
        "netsoc_sdram_bandwidth_nreads_r_20" BEL
        "netsoc_sdram_bandwidth_nreads_r_21" BEL
        "netsoc_sdram_bandwidth_nreads_r_22" BEL
        "netsoc_sdram_bandwidth_nreads_r_23" BEL
        "netsoc_sdram_bandwidth_nwrites_r_0" BEL
        "netsoc_sdram_bandwidth_nwrites_r_1" BEL
        "netsoc_sdram_bandwidth_nwrites_r_2" BEL
        "netsoc_sdram_bandwidth_nwrites_r_3" BEL
        "netsoc_sdram_bandwidth_nwrites_r_4" BEL
        "netsoc_sdram_bandwidth_nwrites_r_5" BEL
        "netsoc_sdram_bandwidth_nwrites_r_6" BEL
        "netsoc_sdram_bandwidth_nwrites_r_7" BEL
        "netsoc_sdram_bandwidth_nwrites_r_8" BEL
        "netsoc_sdram_bandwidth_nwrites_r_9" BEL
        "netsoc_sdram_bandwidth_nwrites_r_10" BEL
        "netsoc_sdram_bandwidth_nwrites_r_11" BEL
        "netsoc_sdram_bandwidth_nwrites_r_12" BEL
        "netsoc_sdram_bandwidth_nwrites_r_13" BEL
        "netsoc_sdram_bandwidth_nwrites_r_14" BEL
        "netsoc_sdram_bandwidth_nwrites_r_15" BEL
        "netsoc_sdram_bandwidth_nwrites_r_16" BEL
        "netsoc_sdram_bandwidth_nwrites_r_17" BEL
        "netsoc_sdram_bandwidth_nwrites_r_18" BEL
        "netsoc_sdram_bandwidth_nwrites_r_19" BEL
        "netsoc_sdram_bandwidth_nwrites_r_20" BEL
        "netsoc_sdram_bandwidth_nwrites_r_21" BEL
        "netsoc_sdram_bandwidth_nwrites_r_22" BEL
        "netsoc_sdram_bandwidth_nwrites_r_23" BEL "memadr_2_0" BEL
        "memadr_2_1" BEL "memadr_2_2" BEL "memdat_3_0" BEL "memdat_3_1" BEL
        "memdat_3_2" BEL "memdat_3_3" BEL "memdat_3_4" BEL "memdat_3_5" BEL
        "memdat_3_6" BEL "memdat_3_7" BEL "dna_status_0" BEL "dna_status_1"
        BEL "dna_status_2" BEL "dna_status_3" BEL "dna_status_4" BEL
        "dna_status_5" BEL "dna_status_6" BEL "dna_status_7" BEL
        "dna_status_8" BEL "dna_status_9" BEL "dna_status_10" BEL
        "dna_status_11" BEL "dna_status_12" BEL "dna_status_13" BEL
        "dna_status_14" BEL "dna_status_15" BEL "dna_status_16" BEL
        "dna_status_17" BEL "dna_status_18" BEL "dna_status_19" BEL
        "dna_status_20" BEL "dna_status_21" BEL "dna_status_22" BEL
        "dna_status_23" BEL "dna_status_24" BEL "dna_status_25" BEL
        "dna_status_26" BEL "dna_status_27" BEL "dna_status_28" BEL
        "dna_status_29" BEL "dna_status_30" BEL "dna_status_31" BEL
        "dna_status_32" BEL "dna_status_33" BEL "dna_status_34" BEL
        "dna_status_35" BEL "dna_status_36" BEL "dna_status_37" BEL
        "dna_status_38" BEL "dna_status_39" BEL "dna_status_40" BEL
        "dna_status_41" BEL "dna_status_42" BEL "dna_status_43" BEL
        "dna_status_44" BEL "dna_status_45" BEL "dna_status_46" BEL
        "dna_status_47" BEL "dna_status_48" BEL "dna_status_49" BEL
        "dna_status_50" BEL "dna_status_51" BEL "dna_status_52" BEL
        "dna_status_53" BEL "dna_status_54" BEL "dna_status_55" BEL
        "dna_status_56" BEL "netsoc_sdram_bandwidth_nwrites_status_0" BEL
        "netsoc_sdram_bandwidth_nwrites_status_1" BEL
        "netsoc_sdram_bandwidth_nwrites_status_2" BEL
        "netsoc_sdram_bandwidth_nwrites_status_3" BEL
        "netsoc_sdram_bandwidth_nwrites_status_4" BEL
        "netsoc_sdram_bandwidth_nwrites_status_5" BEL
        "netsoc_sdram_bandwidth_nwrites_status_6" BEL
        "netsoc_sdram_bandwidth_nwrites_status_7" BEL
        "netsoc_sdram_bandwidth_nwrites_status_8" BEL
        "netsoc_sdram_bandwidth_nwrites_status_9" BEL
        "netsoc_sdram_bandwidth_nwrites_status_10" BEL
        "netsoc_sdram_bandwidth_nwrites_status_11" BEL
        "netsoc_sdram_bandwidth_nwrites_status_12" BEL
        "netsoc_sdram_bandwidth_nwrites_status_13" BEL
        "netsoc_sdram_bandwidth_nwrites_status_14" BEL
        "netsoc_sdram_bandwidth_nwrites_status_15" BEL
        "netsoc_sdram_bandwidth_nwrites_status_16" BEL
        "netsoc_sdram_bandwidth_nwrites_status_17" BEL
        "netsoc_sdram_bandwidth_nwrites_status_18" BEL
        "netsoc_sdram_bandwidth_nwrites_status_19" BEL
        "netsoc_sdram_bandwidth_nwrites_status_20" BEL
        "netsoc_sdram_bandwidth_nwrites_status_21" BEL
        "netsoc_sdram_bandwidth_nwrites_status_22" BEL
        "netsoc_sdram_bandwidth_nwrites_status_23" BEL
        "netsoc_sdram_bandwidth_nreads_status_0" BEL
        "netsoc_sdram_bandwidth_nreads_status_1" BEL
        "netsoc_sdram_bandwidth_nreads_status_2" BEL
        "netsoc_sdram_bandwidth_nreads_status_3" BEL
        "netsoc_sdram_bandwidth_nreads_status_4" BEL
        "netsoc_sdram_bandwidth_nreads_status_5" BEL
        "netsoc_sdram_bandwidth_nreads_status_6" BEL
        "netsoc_sdram_bandwidth_nreads_status_7" BEL
        "netsoc_sdram_bandwidth_nreads_status_8" BEL
        "netsoc_sdram_bandwidth_nreads_status_9" BEL
        "netsoc_sdram_bandwidth_nreads_status_10" BEL
        "netsoc_sdram_bandwidth_nreads_status_11" BEL
        "netsoc_sdram_bandwidth_nreads_status_12" BEL
        "netsoc_sdram_bandwidth_nreads_status_13" BEL
        "netsoc_sdram_bandwidth_nreads_status_14" BEL
        "netsoc_sdram_bandwidth_nreads_status_15" BEL
        "netsoc_sdram_bandwidth_nreads_status_16" BEL
        "netsoc_sdram_bandwidth_nreads_status_17" BEL
        "netsoc_sdram_bandwidth_nreads_status_18" BEL
        "netsoc_sdram_bandwidth_nreads_status_19" BEL
        "netsoc_sdram_bandwidth_nreads_status_20" BEL
        "netsoc_sdram_bandwidth_nreads_status_21" BEL
        "netsoc_sdram_bandwidth_nreads_status_22" BEL
        "netsoc_sdram_bandwidth_nreads_status_23" BEL "reader_counter_2" BEL
        "reader_counter_3" BEL "reader_counter_4" BEL "reader_counter_5" BEL
        "reader_counter_6" BEL "reader_counter_7" BEL "reader_counter_8" BEL
        "reader_counter_9" BEL "reader_counter_10" BEL
        "netsoc_ctrl_storage_full_31" BEL "netsoc_ctrl_storage_full_30" BEL
        "netsoc_ctrl_storage_full_26" BEL "netsoc_ctrl_storage_full_29" BEL
        "netsoc_ctrl_storage_full_27" BEL "netsoc_ctrl_storage_full_24" BEL
        "netsoc_ctrl_storage_full_23" BEL "netsoc_ctrl_storage_full_17" BEL
        "netsoc_ctrl_storage_full_22" BEL "netsoc_ctrl_storage_full_19" BEL
        "netsoc_ctrl_storage_full_16" BEL "netsoc_ctrl_storage_full_15" BEL
        "netsoc_ctrl_storage_full_8" BEL "netsoc_ctrl_storage_full_13" BEL
        "netsoc_ctrl_storage_full_11" BEL "netsoc_ctrl_storage_full_1" BEL
        "netsoc_ctrl_storage_full_7" BEL "netsoc_ctrl_storage_full_2" BEL
        "netsoc_ctrl_storage_full_0" BEL "reader_length_storage_full_10" BEL
        "reader_length_storage_full_9" BEL "reader_length_storage_full_8" BEL
        "storage_full_0" BEL "storage_full_1" BEL
        "netsoc_sdram_storage_full_0" BEL "netsoc_sdram_storage_full_1" BEL
        "netsoc_sdram_storage_full_2" BEL "netsoc_sdram_storage_full_3" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_11" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_0" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_1" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_2" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_3" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_4" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_5" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_12" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_10" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_9" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_0" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_1" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_2" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_3" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_4" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_5" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_8" BEL
        "netsoc_sdram_phaseinjector0_baddress_storage_full_0" BEL
        "netsoc_sdram_phaseinjector0_baddress_storage_full_1" BEL
        "netsoc_sdram_phaseinjector0_baddress_storage_full_2" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_10" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_12" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_11" BEL
        "netsoc_sdram_phaseinjector1_baddress_storage_full_0" BEL
        "netsoc_sdram_phaseinjector1_baddress_storage_full_1" BEL
        "netsoc_sdram_phaseinjector1_baddress_storage_full_2" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_9" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_8" BEL
        "spiflash_bitbang_storage_full_0" BEL
        "spiflash_bitbang_storage_full_1" BEL
        "spiflash_bitbang_storage_full_2" BEL
        "spiflash_bitbang_storage_full_3" BEL
        "netsoc_uart_eventmanager_storage_full_0" BEL
        "netsoc_uart_eventmanager_storage_full_1" BEL
        "netsoc_uart_phy_storage_full_19" BEL
        "netsoc_uart_phy_storage_full_23" BEL
        "netsoc_uart_phy_storage_full_20" BEL
        "netsoc_uart_phy_storage_full_14" BEL
        "netsoc_uart_phy_storage_full_17" BEL
        "netsoc_uart_phy_storage_full_16" BEL
        "netsoc_uart_phy_storage_full_12" BEL
        "netsoc_uart_phy_storage_full_10" BEL "netsoc_uart_phy_storage_full_4"
        BEL "netsoc_uart_phy_storage_full_9" BEL
        "netsoc_uart_phy_storage_full_5" BEL "netsoc_ctrl_storage_full_25" BEL
        "netsoc_uart_phy_storage_full_1" BEL "netsoc_ctrl_storage_full_28" BEL
        "netsoc_ctrl_storage_full_18" BEL "netsoc_ctrl_storage_full_21" BEL
        "netsoc_ctrl_storage_full_20" BEL "netsoc_ctrl_storage_full_14" BEL
        "netsoc_ctrl_storage_full_12" BEL "netsoc_ctrl_storage_full_6" BEL
        "netsoc_ctrl_storage_full_10" BEL "netsoc_ctrl_storage_full_9" BEL
        "netsoc_ctrl_storage_full_5" BEL "netsoc_ctrl_storage_full_4" BEL
        "netsoc_uart_phy_storage_full_21" BEL "netsoc_ctrl_storage_full_3" BEL
        "netsoc_uart_phy_storage_full_22" BEL
        "netsoc_uart_phy_storage_full_18" BEL
        "netsoc_uart_phy_storage_full_15" BEL "netsoc_uart_phy_storage_full_8"
        BEL "netsoc_uart_phy_storage_full_13" BEL
        "netsoc_uart_phy_storage_full_11" BEL "netsoc_uart_phy_storage_full_3"
        BEL "netsoc_uart_phy_storage_full_7" BEL
        "netsoc_uart_phy_storage_full_6" BEL "netsoc_uart_phy_storage_full_2"
        BEL "netsoc_uart_phy_storage_full_0" BEL
        "reader_length_storage_full_0" BEL "reader_length_storage_full_1" BEL
        "reader_length_storage_full_2" BEL "reader_length_storage_full_3" BEL
        "reader_length_storage_full_4" BEL "reader_length_storage_full_5" BEL
        "reader_length_storage_full_6" BEL "reader_length_storage_full_7" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_0" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_1" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_2" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_3" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_4" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_5" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_6" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_7" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_24" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_25" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_26" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_27" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_28" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_29" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_30" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_31" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_0" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_1" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_2" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_3" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_4" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_5" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_6" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_7" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_16" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_17" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_18" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_19" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_20" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_21" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_22" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_23" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_8" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_9" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_10" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_11" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_12" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_13" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_14" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_15" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_16" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_17" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_18" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_19" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_20" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_21" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_22" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_23" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_0" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_1" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_2" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_3" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_4" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_5" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_6" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_7" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_24" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_25" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_26" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_27" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_28" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_29" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_30" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_31" BEL
        "netsoc_timer0_load_storage_full_24" BEL
        "netsoc_timer0_load_storage_full_25" BEL
        "netsoc_timer0_load_storage_full_26" BEL
        "netsoc_timer0_load_storage_full_27" BEL
        "netsoc_timer0_load_storage_full_28" BEL
        "netsoc_timer0_load_storage_full_29" BEL
        "netsoc_timer0_load_storage_full_30" BEL
        "netsoc_timer0_load_storage_full_31" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_8" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_9" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_10" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_11" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_12" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_13" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_14" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_15" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_0" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_1" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_2" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_3" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_4" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_5" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_6" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_7" BEL
        "netsoc_timer0_load_storage_full_16" BEL
        "netsoc_timer0_load_storage_full_17" BEL
        "netsoc_timer0_load_storage_full_18" BEL
        "netsoc_timer0_load_storage_full_19" BEL
        "netsoc_timer0_load_storage_full_20" BEL
        "netsoc_timer0_load_storage_full_21" BEL
        "netsoc_timer0_load_storage_full_22" BEL
        "netsoc_timer0_load_storage_full_23" BEL
        "netsoc_timer0_load_storage_full_8" BEL
        "netsoc_timer0_load_storage_full_9" BEL
        "netsoc_timer0_load_storage_full_10" BEL
        "netsoc_timer0_load_storage_full_11" BEL
        "netsoc_timer0_load_storage_full_12" BEL
        "netsoc_timer0_load_storage_full_13" BEL
        "netsoc_timer0_load_storage_full_14" BEL
        "netsoc_timer0_load_storage_full_15" BEL
        "netsoc_timer0_reload_storage_full_16" BEL
        "netsoc_timer0_reload_storage_full_17" BEL
        "netsoc_timer0_reload_storage_full_18" BEL
        "netsoc_timer0_reload_storage_full_19" BEL
        "netsoc_timer0_reload_storage_full_20" BEL
        "netsoc_timer0_reload_storage_full_21" BEL
        "netsoc_timer0_reload_storage_full_22" BEL
        "netsoc_timer0_reload_storage_full_23" BEL
        "netsoc_timer0_load_storage_full_0" BEL
        "netsoc_timer0_load_storage_full_1" BEL
        "netsoc_timer0_load_storage_full_2" BEL
        "netsoc_timer0_load_storage_full_3" BEL
        "netsoc_timer0_load_storage_full_4" BEL
        "netsoc_timer0_load_storage_full_5" BEL
        "netsoc_timer0_load_storage_full_6" BEL
        "netsoc_timer0_load_storage_full_7" BEL
        "netsoc_timer0_reload_storage_full_24" BEL
        "netsoc_timer0_reload_storage_full_25" BEL
        "netsoc_timer0_reload_storage_full_26" BEL
        "netsoc_timer0_reload_storage_full_27" BEL
        "netsoc_timer0_reload_storage_full_28" BEL
        "netsoc_timer0_reload_storage_full_29" BEL
        "netsoc_timer0_reload_storage_full_30" BEL
        "netsoc_timer0_reload_storage_full_31" BEL
        "netsoc_uart_phy_storage_full_24" BEL
        "netsoc_uart_phy_storage_full_25" BEL
        "netsoc_uart_phy_storage_full_26" BEL
        "netsoc_uart_phy_storage_full_27" BEL
        "netsoc_uart_phy_storage_full_28" BEL
        "netsoc_uart_phy_storage_full_29" BEL
        "netsoc_uart_phy_storage_full_30" BEL
        "netsoc_uart_phy_storage_full_31" BEL
        "netsoc_timer0_reload_storage_full_8" BEL
        "netsoc_timer0_reload_storage_full_9" BEL
        "netsoc_timer0_reload_storage_full_10" BEL
        "netsoc_timer0_reload_storage_full_11" BEL
        "netsoc_timer0_reload_storage_full_12" BEL
        "netsoc_timer0_reload_storage_full_13" BEL
        "netsoc_timer0_reload_storage_full_14" BEL
        "netsoc_timer0_reload_storage_full_15" BEL
        "netsoc_timer0_reload_storage_full_0" BEL
        "netsoc_timer0_reload_storage_full_1" BEL
        "netsoc_timer0_reload_storage_full_2" BEL
        "netsoc_timer0_reload_storage_full_3" BEL
        "netsoc_timer0_reload_storage_full_4" BEL
        "netsoc_timer0_reload_storage_full_5" BEL
        "netsoc_timer0_reload_storage_full_6" BEL
        "netsoc_timer0_reload_storage_full_7" BEL
        "netsoc_sdram_bandwidth_cmd_ready" BEL "rx_cdc_graycounter1_q_0" BEL
        "rx_cdc_graycounter1_q_1" BEL "rx_cdc_graycounter1_q_2" BEL
        "rx_cdc_graycounter1_q_3" BEL "rx_cdc_graycounter1_q_4" BEL
        "rx_cdc_graycounter1_q_5" BEL "rx_cdc_graycounter1_q_6" BEL
        "tx_cdc_graycounter0_q_0" BEL "tx_cdc_graycounter0_q_1" BEL
        "tx_cdc_graycounter0_q_2" BEL "tx_cdc_graycounter0_q_3" BEL
        "tx_cdc_graycounter0_q_4" BEL "tx_cdc_graycounter0_q_5" BEL
        "tx_cdc_graycounter0_q_6" BEL "memdat_1_0" BEL "memdat_1_1" BEL
        "memdat_1_2" BEL "memdat_1_3" BEL "memdat_1_4" BEL "memdat_1_5" BEL
        "memdat_1_6" BEL "memdat_1_7" BEL "xilinxmultiregimpl2_regs0" BEL
        "ddrphy_record3_wrdata_0" BEL "ddrphy_record3_wrdata_1" BEL
        "ddrphy_record3_wrdata_2" BEL "ddrphy_record3_wrdata_3" BEL
        "ddrphy_record3_wrdata_4" BEL "ddrphy_record3_wrdata_5" BEL
        "ddrphy_record3_wrdata_6" BEL "ddrphy_record3_wrdata_7" BEL
        "ddrphy_record3_wrdata_8" BEL "ddrphy_record3_wrdata_9" BEL
        "ddrphy_record3_wrdata_10" BEL "ddrphy_record3_wrdata_11" BEL
        "ddrphy_record3_wrdata_12" BEL "ddrphy_record3_wrdata_13" BEL
        "ddrphy_record3_wrdata_14" BEL "ddrphy_record3_wrdata_15" BEL
        "ddrphy_record3_wrdata_16" BEL "ddrphy_record3_wrdata_17" BEL
        "ddrphy_record3_wrdata_18" BEL "ddrphy_record3_wrdata_19" BEL
        "ddrphy_record3_wrdata_20" BEL "ddrphy_record3_wrdata_21" BEL
        "ddrphy_record3_wrdata_22" BEL "ddrphy_record3_wrdata_23" BEL
        "ddrphy_record3_wrdata_24" BEL "ddrphy_record3_wrdata_25" BEL
        "ddrphy_record3_wrdata_26" BEL "ddrphy_record3_wrdata_27" BEL
        "ddrphy_record3_wrdata_28" BEL "ddrphy_record3_wrdata_29" BEL
        "ddrphy_record3_wrdata_30" BEL "ddrphy_record3_wrdata_31" BEL
        "netsoc_sdram_dfi_p0_wrdata_en" BEL "netsoc_sdram_dfi_p1_wrdata_en"
        BEL "new_master_rdata_valid5" BEL "xilinxmultiregimpl2_regs1" BEL
        "netsoc_uart_phy_phase_accumulator_tx_0" BEL
        "netsoc_uart_phy_phase_accumulator_tx_1" BEL
        "netsoc_uart_phy_phase_accumulator_tx_2" BEL
        "netsoc_uart_phy_phase_accumulator_tx_3" BEL
        "netsoc_uart_phy_phase_accumulator_tx_4" BEL
        "netsoc_uart_phy_phase_accumulator_tx_5" BEL
        "netsoc_uart_phy_phase_accumulator_tx_6" BEL
        "netsoc_uart_phy_phase_accumulator_tx_7" BEL
        "netsoc_uart_phy_phase_accumulator_tx_8" BEL
        "netsoc_uart_phy_phase_accumulator_tx_9" BEL
        "netsoc_uart_phy_phase_accumulator_tx_10" BEL
        "netsoc_uart_phy_phase_accumulator_tx_11" BEL
        "netsoc_uart_phy_phase_accumulator_tx_12" BEL
        "netsoc_uart_phy_phase_accumulator_tx_13" BEL
        "netsoc_uart_phy_phase_accumulator_tx_14" BEL
        "netsoc_uart_phy_phase_accumulator_tx_15" BEL
        "netsoc_uart_phy_phase_accumulator_tx_16" BEL
        "netsoc_uart_phy_phase_accumulator_tx_17" BEL
        "netsoc_uart_phy_phase_accumulator_tx_18" BEL
        "netsoc_uart_phy_phase_accumulator_tx_19" BEL
        "netsoc_uart_phy_phase_accumulator_tx_20" BEL
        "netsoc_uart_phy_phase_accumulator_tx_21" BEL
        "netsoc_uart_phy_phase_accumulator_tx_22" BEL
        "netsoc_uart_phy_phase_accumulator_tx_23" BEL
        "netsoc_uart_phy_phase_accumulator_tx_24" BEL
        "netsoc_uart_phy_phase_accumulator_tx_25" BEL
        "netsoc_uart_phy_phase_accumulator_tx_26" BEL
        "netsoc_uart_phy_phase_accumulator_tx_27" BEL
        "netsoc_uart_phy_phase_accumulator_tx_28" BEL
        "netsoc_uart_phy_phase_accumulator_tx_29" BEL
        "netsoc_uart_phy_phase_accumulator_tx_30" BEL
        "netsoc_uart_phy_phase_accumulator_tx_31" BEL
        "netsoc_uart_phy_uart_clk_txen" BEL "netsoc_uart_phy_uart_clk_rxen"
        BEL "netsoc_timer0_value_0" BEL "netsoc_timer0_value_1" BEL
        "netsoc_timer0_value_2" BEL "netsoc_timer0_value_3" BEL
        "netsoc_timer0_value_4" BEL "netsoc_timer0_value_5" BEL
        "netsoc_timer0_value_6" BEL "netsoc_timer0_value_7" BEL
        "netsoc_timer0_value_8" BEL "netsoc_timer0_value_9" BEL
        "netsoc_timer0_value_10" BEL "netsoc_timer0_value_11" BEL
        "netsoc_timer0_value_12" BEL "netsoc_timer0_value_13" BEL
        "netsoc_timer0_value_14" BEL "netsoc_timer0_value_15" BEL
        "netsoc_timer0_value_16" BEL "netsoc_timer0_value_17" BEL
        "netsoc_timer0_value_18" BEL "netsoc_timer0_value_19" BEL
        "netsoc_timer0_value_20" BEL "netsoc_timer0_value_21" BEL
        "netsoc_timer0_value_22" BEL "netsoc_timer0_value_23" BEL
        "netsoc_timer0_value_24" BEL "netsoc_timer0_value_25" BEL
        "netsoc_timer0_value_26" BEL "netsoc_timer0_value_27" BEL
        "netsoc_timer0_value_28" BEL "netsoc_timer0_value_29" BEL
        "netsoc_timer0_value_30" BEL "netsoc_timer0_value_31" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_7" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_7" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_7" BEL
        "netsoc_uart_phy_tx_reg_0" BEL "netsoc_uart_phy_tx_reg_1" BEL
        "netsoc_uart_phy_tx_reg_2" BEL "netsoc_uart_phy_tx_reg_3" BEL
        "netsoc_uart_phy_tx_reg_4" BEL "netsoc_uart_phy_tx_reg_5" BEL
        "netsoc_uart_phy_tx_reg_6" BEL "netsoc_uart_phy_tx_reg_7" BEL
        "spiflash_dqi_0" BEL "spiflash_dqi_1" BEL "spiflash_dqi_2" BEL
        "spiflash_dqi_3" BEL "netsoc_timer0_value_status_0" BEL
        "netsoc_timer0_value_status_1" BEL "netsoc_timer0_value_status_2" BEL
        "netsoc_timer0_value_status_3" BEL "netsoc_timer0_value_status_4" BEL
        "netsoc_timer0_value_status_5" BEL "netsoc_timer0_value_status_6" BEL
        "netsoc_timer0_value_status_7" BEL "netsoc_timer0_value_status_8" BEL
        "netsoc_timer0_value_status_9" BEL "netsoc_timer0_value_status_10" BEL
        "netsoc_timer0_value_status_11" BEL "netsoc_timer0_value_status_12"
        BEL "netsoc_timer0_value_status_13" BEL
        "netsoc_timer0_value_status_14" BEL "netsoc_timer0_value_status_15"
        BEL "netsoc_timer0_value_status_16" BEL
        "netsoc_timer0_value_status_17" BEL "netsoc_timer0_value_status_18"
        BEL "netsoc_timer0_value_status_19" BEL
        "netsoc_timer0_value_status_20" BEL "netsoc_timer0_value_status_21"
        BEL "netsoc_timer0_value_status_22" BEL
        "netsoc_timer0_value_status_23" BEL "netsoc_timer0_value_status_24"
        BEL "netsoc_timer0_value_status_25" BEL
        "netsoc_timer0_value_status_26" BEL "netsoc_timer0_value_status_27"
        BEL "netsoc_timer0_value_status_28" BEL
        "netsoc_timer0_value_status_29" BEL "netsoc_timer0_value_status_30"
        BEL "netsoc_timer0_value_status_31" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine0_row_0" BEL
        "netsoc_sdram_bankmachine0_row_1" BEL
        "netsoc_sdram_bankmachine0_row_2" BEL
        "netsoc_sdram_bankmachine0_row_3" BEL
        "netsoc_sdram_bankmachine0_row_4" BEL
        "netsoc_sdram_bankmachine0_row_5" BEL
        "netsoc_sdram_bankmachine0_row_6" BEL
        "netsoc_sdram_bankmachine0_row_7" BEL
        "netsoc_sdram_bankmachine0_row_8" BEL
        "netsoc_sdram_bankmachine0_row_9" BEL
        "netsoc_sdram_bankmachine0_row_10" BEL
        "netsoc_sdram_bankmachine0_row_11" BEL
        "netsoc_sdram_bankmachine0_row_12" BEL
        "netsoc_sdram_bankmachine1_row_0" BEL
        "netsoc_sdram_bankmachine1_row_1" BEL
        "netsoc_sdram_bankmachine1_row_2" BEL
        "netsoc_sdram_bankmachine1_row_3" BEL
        "netsoc_sdram_bankmachine1_row_4" BEL
        "netsoc_sdram_bankmachine1_row_5" BEL
        "netsoc_sdram_bankmachine1_row_6" BEL
        "netsoc_sdram_bankmachine1_row_7" BEL
        "netsoc_sdram_bankmachine1_row_8" BEL
        "netsoc_sdram_bankmachine1_row_9" BEL
        "netsoc_sdram_bankmachine1_row_10" BEL
        "netsoc_sdram_bankmachine1_row_11" BEL
        "netsoc_sdram_bankmachine1_row_12" BEL
        "netsoc_sdram_bankmachine2_row_0" BEL
        "netsoc_sdram_bankmachine2_row_1" BEL
        "netsoc_sdram_bankmachine2_row_2" BEL
        "netsoc_sdram_bankmachine2_row_3" BEL
        "netsoc_sdram_bankmachine2_row_4" BEL
        "netsoc_sdram_bankmachine2_row_5" BEL
        "netsoc_sdram_bankmachine2_row_6" BEL
        "netsoc_sdram_bankmachine2_row_7" BEL
        "netsoc_sdram_bankmachine2_row_8" BEL
        "netsoc_sdram_bankmachine2_row_9" BEL
        "netsoc_sdram_bankmachine2_row_10" BEL
        "netsoc_sdram_bankmachine2_row_11" BEL
        "netsoc_sdram_bankmachine2_row_12" BEL
        "netsoc_sdram_bankmachine3_row_0" BEL
        "netsoc_sdram_bankmachine3_row_1" BEL
        "netsoc_sdram_bankmachine3_row_2" BEL
        "netsoc_sdram_bankmachine3_row_3" BEL
        "netsoc_sdram_bankmachine3_row_4" BEL
        "netsoc_sdram_bankmachine3_row_5" BEL
        "netsoc_sdram_bankmachine3_row_6" BEL
        "netsoc_sdram_bankmachine3_row_7" BEL
        "netsoc_sdram_bankmachine3_row_8" BEL
        "netsoc_sdram_bankmachine3_row_9" BEL
        "netsoc_sdram_bankmachine3_row_10" BEL
        "netsoc_sdram_bankmachine3_row_11" BEL
        "netsoc_sdram_bankmachine3_row_12" BEL
        "netsoc_sdram_bankmachine4_row_0" BEL
        "netsoc_sdram_bankmachine4_row_1" BEL
        "netsoc_sdram_bankmachine4_row_2" BEL
        "netsoc_sdram_bankmachine4_row_3" BEL
        "netsoc_sdram_bankmachine4_row_4" BEL
        "netsoc_sdram_bankmachine4_row_5" BEL
        "netsoc_sdram_bankmachine4_row_6" BEL
        "netsoc_sdram_bankmachine4_row_7" BEL
        "netsoc_sdram_bankmachine4_row_8" BEL
        "netsoc_sdram_bankmachine4_row_9" BEL
        "netsoc_sdram_bankmachine4_row_10" BEL
        "netsoc_sdram_bankmachine4_row_11" BEL
        "netsoc_sdram_bankmachine4_row_12" BEL
        "netsoc_sdram_bankmachine5_row_0" BEL
        "netsoc_sdram_bankmachine5_row_1" BEL
        "netsoc_sdram_bankmachine5_row_2" BEL
        "netsoc_sdram_bankmachine5_row_3" BEL
        "netsoc_sdram_bankmachine5_row_4" BEL
        "netsoc_sdram_bankmachine5_row_5" BEL
        "netsoc_sdram_bankmachine5_row_6" BEL
        "netsoc_sdram_bankmachine5_row_7" BEL
        "netsoc_sdram_bankmachine5_row_8" BEL
        "netsoc_sdram_bankmachine5_row_9" BEL
        "netsoc_sdram_bankmachine5_row_10" BEL
        "netsoc_sdram_bankmachine5_row_11" BEL
        "netsoc_sdram_bankmachine5_row_12" BEL
        "netsoc_sdram_bankmachine6_row_0" BEL
        "netsoc_sdram_bankmachine6_row_1" BEL
        "netsoc_sdram_bankmachine6_row_2" BEL
        "netsoc_sdram_bankmachine6_row_3" BEL
        "netsoc_sdram_bankmachine6_row_4" BEL
        "netsoc_sdram_bankmachine6_row_5" BEL
        "netsoc_sdram_bankmachine6_row_6" BEL
        "netsoc_sdram_bankmachine6_row_7" BEL
        "netsoc_sdram_bankmachine6_row_8" BEL
        "netsoc_sdram_bankmachine6_row_9" BEL
        "netsoc_sdram_bankmachine6_row_10" BEL
        "netsoc_sdram_bankmachine6_row_11" BEL
        "netsoc_sdram_bankmachine6_row_12" BEL
        "netsoc_sdram_bankmachine7_row_0" BEL
        "netsoc_sdram_bankmachine7_row_1" BEL
        "netsoc_sdram_bankmachine7_row_2" BEL
        "netsoc_sdram_bankmachine7_row_3" BEL
        "netsoc_sdram_bankmachine7_row_4" BEL
        "netsoc_sdram_bankmachine7_row_5" BEL
        "netsoc_sdram_bankmachine7_row_6" BEL
        "netsoc_sdram_bankmachine7_row_7" BEL
        "netsoc_sdram_bankmachine7_row_8" BEL
        "netsoc_sdram_bankmachine7_row_9" BEL
        "netsoc_sdram_bankmachine7_row_10" BEL
        "netsoc_sdram_bankmachine7_row_11" BEL
        "netsoc_sdram_bankmachine7_row_12" BEL "netsoc_uart_phy_source_valid"
        BEL "netsoc_csrbankarray_interface2_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface2_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface2_bank_bus_dat_r_2" BEL "spiflash_sr_0"
        BEL "spiflash_sr_1" BEL "spiflash_sr_2" BEL "spiflash_sr_3" BEL
        "spiflash_sr_4" BEL "spiflash_sr_5" BEL "spiflash_sr_6" BEL
        "spiflash_sr_7" BEL "spiflash_sr_8" BEL "spiflash_sr_9" BEL
        "spiflash_sr_10" BEL "spiflash_sr_11" BEL "spiflash_sr_12" BEL
        "spiflash_sr_13" BEL "spiflash_sr_14" BEL "spiflash_sr_15" BEL
        "spiflash_sr_16" BEL "spiflash_sr_17" BEL "spiflash_sr_18" BEL
        "spiflash_sr_19" BEL "spiflash_sr_20" BEL "spiflash_sr_21" BEL
        "spiflash_sr_22" BEL "spiflash_sr_23" BEL "spiflash_sr_24" BEL
        "spiflash_sr_25" BEL "spiflash_sr_26" BEL "spiflash_sr_27" BEL
        "spiflash_sr_28" BEL "spiflash_sr_29" BEL "spiflash_sr_30" BEL
        "spiflash_sr_31" BEL "netsoc_csrbankarray_interface5_bank_bus_dat_r_0"
        BEL "netsoc_csrbankarray_interface5_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_7" BEL
        "netsoc_sdram_phaseinjector0_status_0" BEL
        "netsoc_sdram_phaseinjector0_status_1" BEL
        "netsoc_sdram_phaseinjector0_status_2" BEL
        "netsoc_sdram_phaseinjector0_status_3" BEL
        "netsoc_sdram_phaseinjector0_status_4" BEL
        "netsoc_sdram_phaseinjector0_status_5" BEL
        "netsoc_sdram_phaseinjector0_status_6" BEL
        "netsoc_sdram_phaseinjector0_status_7" BEL
        "netsoc_sdram_phaseinjector0_status_8" BEL
        "netsoc_sdram_phaseinjector0_status_9" BEL
        "netsoc_sdram_phaseinjector0_status_10" BEL
        "netsoc_sdram_phaseinjector0_status_11" BEL
        "netsoc_sdram_phaseinjector0_status_12" BEL
        "netsoc_sdram_phaseinjector0_status_13" BEL
        "netsoc_sdram_phaseinjector0_status_14" BEL
        "netsoc_sdram_phaseinjector0_status_15" BEL
        "netsoc_sdram_phaseinjector0_status_16" BEL
        "netsoc_sdram_phaseinjector0_status_17" BEL
        "netsoc_sdram_phaseinjector0_status_18" BEL
        "netsoc_sdram_phaseinjector0_status_19" BEL
        "netsoc_sdram_phaseinjector0_status_20" BEL
        "netsoc_sdram_phaseinjector0_status_21" BEL
        "netsoc_sdram_phaseinjector0_status_22" BEL
        "netsoc_sdram_phaseinjector0_status_23" BEL
        "netsoc_sdram_phaseinjector0_status_24" BEL
        "netsoc_sdram_phaseinjector0_status_25" BEL
        "netsoc_sdram_phaseinjector0_status_26" BEL
        "netsoc_sdram_phaseinjector0_status_27" BEL
        "netsoc_sdram_phaseinjector0_status_28" BEL
        "netsoc_sdram_phaseinjector0_status_29" BEL
        "netsoc_sdram_phaseinjector0_status_30" BEL
        "netsoc_sdram_phaseinjector0_status_31" BEL
        "netsoc_sdram_phaseinjector1_status_0" BEL
        "netsoc_sdram_phaseinjector1_status_1" BEL
        "netsoc_sdram_phaseinjector1_status_2" BEL
        "netsoc_sdram_phaseinjector1_status_3" BEL
        "netsoc_sdram_phaseinjector1_status_4" BEL
        "netsoc_sdram_phaseinjector1_status_5" BEL
        "netsoc_sdram_phaseinjector1_status_6" BEL
        "netsoc_sdram_phaseinjector1_status_7" BEL
        "netsoc_sdram_phaseinjector1_status_8" BEL
        "netsoc_sdram_phaseinjector1_status_9" BEL
        "netsoc_sdram_phaseinjector1_status_10" BEL
        "netsoc_sdram_phaseinjector1_status_11" BEL
        "netsoc_sdram_phaseinjector1_status_12" BEL
        "netsoc_sdram_phaseinjector1_status_13" BEL
        "netsoc_sdram_phaseinjector1_status_14" BEL
        "netsoc_sdram_phaseinjector1_status_15" BEL
        "netsoc_sdram_phaseinjector1_status_16" BEL
        "netsoc_sdram_phaseinjector1_status_17" BEL
        "netsoc_sdram_phaseinjector1_status_18" BEL
        "netsoc_sdram_phaseinjector1_status_19" BEL
        "netsoc_sdram_phaseinjector1_status_20" BEL
        "netsoc_sdram_phaseinjector1_status_21" BEL
        "netsoc_sdram_phaseinjector1_status_22" BEL
        "netsoc_sdram_phaseinjector1_status_23" BEL
        "netsoc_sdram_phaseinjector1_status_24" BEL
        "netsoc_sdram_phaseinjector1_status_25" BEL
        "netsoc_sdram_phaseinjector1_status_26" BEL
        "netsoc_sdram_phaseinjector1_status_27" BEL
        "netsoc_sdram_phaseinjector1_status_28" BEL
        "netsoc_sdram_phaseinjector1_status_29" BEL
        "netsoc_sdram_phaseinjector1_status_30" BEL
        "netsoc_sdram_phaseinjector1_status_31" BEL
        "xilinxmultiregimpl6_regs0_0" BEL "xilinxmultiregimpl6_regs0_1" BEL
        "xilinxmultiregimpl6_regs0_2" BEL "xilinxmultiregimpl6_regs0_3" BEL
        "xilinxmultiregimpl6_regs0_4" BEL "xilinxmultiregimpl6_regs0_5" BEL
        "xilinxmultiregimpl6_regs0_6" BEL "xilinxmultiregimpl6_regs1_0" BEL
        "xilinxmultiregimpl6_regs1_1" BEL "xilinxmultiregimpl6_regs1_2" BEL
        "xilinxmultiregimpl6_regs1_3" BEL "xilinxmultiregimpl6_regs1_4" BEL
        "xilinxmultiregimpl6_regs1_5" BEL "xilinxmultiregimpl6_regs1_6" BEL
        "ddrphy_record2_wrdata_0" BEL "ddrphy_record2_wrdata_1" BEL
        "ddrphy_record2_wrdata_2" BEL "ddrphy_record2_wrdata_3" BEL
        "ddrphy_record2_wrdata_4" BEL "ddrphy_record2_wrdata_5" BEL
        "ddrphy_record2_wrdata_6" BEL "ddrphy_record2_wrdata_7" BEL
        "ddrphy_record2_wrdata_8" BEL "ddrphy_record2_wrdata_9" BEL
        "ddrphy_record2_wrdata_10" BEL "ddrphy_record2_wrdata_11" BEL
        "ddrphy_record2_wrdata_12" BEL "ddrphy_record2_wrdata_13" BEL
        "ddrphy_record2_wrdata_14" BEL "ddrphy_record2_wrdata_15" BEL
        "ddrphy_record2_wrdata_16" BEL "ddrphy_record2_wrdata_17" BEL
        "ddrphy_record2_wrdata_18" BEL "ddrphy_record2_wrdata_19" BEL
        "ddrphy_record2_wrdata_20" BEL "ddrphy_record2_wrdata_21" BEL
        "ddrphy_record2_wrdata_22" BEL "ddrphy_record2_wrdata_23" BEL
        "ddrphy_record2_wrdata_24" BEL "ddrphy_record2_wrdata_25" BEL
        "ddrphy_record2_wrdata_26" BEL "ddrphy_record2_wrdata_27" BEL
        "ddrphy_record2_wrdata_28" BEL "ddrphy_record2_wrdata_29" BEL
        "ddrphy_record2_wrdata_30" BEL "ddrphy_record2_wrdata_31" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_7" BEL
        "netsoc_sdram_dfi_p0_bank_0" BEL "netsoc_sdram_dfi_p0_bank_1" BEL
        "netsoc_sdram_dfi_p0_bank_2" BEL "netsoc_sdram_dfi_p1_bank_0" BEL
        "netsoc_sdram_dfi_p1_bank_1" BEL "netsoc_sdram_dfi_p1_bank_2" BEL
        "netsoc_sdram_bandwidth_cmd_valid" BEL
        "netsoc_sdram_bandwidth_cmd_is_write" BEL
        "netsoc_sdram_bandwidth_cmd_is_read" BEL
        "netsoc_sdram_dfi_p0_address_0" BEL "netsoc_sdram_dfi_p0_address_1"
        BEL "netsoc_sdram_dfi_p0_address_2" BEL
        "netsoc_sdram_dfi_p0_address_3" BEL "netsoc_sdram_dfi_p0_address_4"
        BEL "netsoc_sdram_dfi_p0_address_5" BEL
        "netsoc_sdram_dfi_p0_address_6" BEL "netsoc_sdram_dfi_p0_address_7"
        BEL "netsoc_sdram_dfi_p0_address_8" BEL
        "netsoc_sdram_dfi_p0_address_9" BEL "netsoc_sdram_dfi_p0_address_10"
        BEL "netsoc_sdram_dfi_p0_address_11" BEL
        "netsoc_sdram_dfi_p0_address_12" BEL "netsoc_sdram_dfi_p1_address_0"
        BEL "netsoc_sdram_dfi_p1_address_1" BEL
        "netsoc_sdram_dfi_p1_address_2" BEL "netsoc_sdram_dfi_p1_address_3"
        BEL "netsoc_sdram_dfi_p1_address_4" BEL
        "netsoc_sdram_dfi_p1_address_5" BEL "netsoc_sdram_dfi_p1_address_6"
        BEL "netsoc_sdram_dfi_p1_address_7" BEL
        "netsoc_sdram_dfi_p1_address_8" BEL "netsoc_sdram_dfi_p1_address_9"
        BEL "netsoc_sdram_dfi_p1_address_10" BEL
        "netsoc_sdram_dfi_p1_address_11" BEL "netsoc_sdram_dfi_p1_address_12"
        BEL "netsoc_csrbankarray_interface4_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_7" BEL
        "litedramwishbone2native_state_FSM_FFd4" BEL
        "litedramwishbone2native_state_FSM_FFd3" BEL
        "litedramwishbone2native_state_FSM_FFd2" BEL
        "liteethphygmiimii_state_FSM_FFd2" BEL "multiplexer_state_FSM_FFd3"
        BEL "liteethmacsramreader_state_FSM_FFd2" BEL
        "liteethmacsramreader_state_FSM_FFd1" BEL
        "rx_cdc_graycounter1_q_binary_0" BEL "rx_cdc_graycounter1_q_binary_1"
        BEL "rx_cdc_graycounter1_q_binary_2" BEL
        "rx_cdc_graycounter1_q_binary_3" BEL "rx_cdc_graycounter1_q_binary_4"
        BEL "rx_cdc_graycounter1_q_binary_5" BEL "multiplexer_state_FSM_FFd2"
        BEL "multiplexer_state_FSM_FFd1" BEL "crg_por_0" BEL "crg_por_1" BEL
        "crg_por_2" BEL "crg_por_3" BEL "crg_por_4" BEL "crg_por_5" BEL
        "crg_por_6" BEL "crg_por_7" BEL "crg_por_8" BEL "crg_por_9" BEL
        "crg_por_10" BEL "writer_fifo_level_0" BEL "writer_fifo_level_1" BEL
        "tx_cdc_graycounter0_q_binary_0" BEL "tx_cdc_graycounter0_q_binary_1"
        BEL "tx_cdc_graycounter0_q_binary_2" BEL
        "tx_cdc_graycounter0_q_binary_3" BEL "tx_cdc_graycounter0_q_binary_4"
        BEL "tx_cdc_graycounter0_q_binary_5" BEL "netsoc_sdram_timer_count_2"
        BEL "netsoc_sdram_timer_count_0" BEL "netsoc_sdram_timer_count_1" BEL
        "netsoc_sdram_timer_count_3" BEL "netsoc_sdram_timer_count_4" BEL
        "netsoc_sdram_timer_count_7" BEL "netsoc_sdram_timer_count_5" BEL
        "netsoc_sdram_timer_count_6" BEL "netsoc_counter_0" BEL
        "netsoc_counter_1" BEL "netsoc_sdram_timer_count_8" BEL
        "netsoc_sdram_timer_count_9" BEL "netsoc_uart_phy_tx_bitcount_0" BEL
        "netsoc_uart_phy_tx_bitcount_1" BEL "netsoc_uart_phy_tx_bitcount_2"
        BEL "netsoc_uart_phy_tx_bitcount_3" BEL "netsoc_ctrl_bus_errors_0" BEL
        "netsoc_ctrl_bus_errors_1" BEL "netsoc_ctrl_bus_errors_2" BEL
        "netsoc_ctrl_bus_errors_3" BEL "netsoc_ctrl_bus_errors_4" BEL
        "netsoc_ctrl_bus_errors_5" BEL "netsoc_ctrl_bus_errors_6" BEL
        "netsoc_ctrl_bus_errors_7" BEL "netsoc_ctrl_bus_errors_8" BEL
        "netsoc_ctrl_bus_errors_9" BEL "netsoc_ctrl_bus_errors_10" BEL
        "netsoc_ctrl_bus_errors_11" BEL "netsoc_ctrl_bus_errors_12" BEL
        "netsoc_ctrl_bus_errors_13" BEL "netsoc_ctrl_bus_errors_14" BEL
        "netsoc_ctrl_bus_errors_15" BEL "netsoc_ctrl_bus_errors_16" BEL
        "netsoc_ctrl_bus_errors_17" BEL "netsoc_ctrl_bus_errors_18" BEL
        "netsoc_ctrl_bus_errors_19" BEL "netsoc_ctrl_bus_errors_20" BEL
        "netsoc_ctrl_bus_errors_21" BEL "netsoc_ctrl_bus_errors_22" BEL
        "netsoc_ctrl_bus_errors_23" BEL "netsoc_ctrl_bus_errors_24" BEL
        "netsoc_ctrl_bus_errors_25" BEL "netsoc_ctrl_bus_errors_26" BEL
        "netsoc_ctrl_bus_errors_27" BEL "netsoc_ctrl_bus_errors_28" BEL
        "netsoc_ctrl_bus_errors_29" BEL "netsoc_ctrl_bus_errors_30" BEL
        "netsoc_ctrl_bus_errors_31" BEL "netsoc_uart_phy_rx_bitcount_0" BEL
        "netsoc_uart_phy_rx_bitcount_1" BEL "netsoc_uart_phy_rx_bitcount_2"
        BEL "netsoc_uart_phy_rx_bitcount_3" BEL
        "netsoc_uart_tx_fifo_produce_0" BEL "netsoc_uart_tx_fifo_produce_1"
        BEL "netsoc_uart_tx_fifo_produce_2" BEL
        "netsoc_uart_tx_fifo_produce_3" BEL "netsoc_uart_tx_fifo_consume_0"
        BEL "netsoc_uart_tx_fifo_consume_1" BEL
        "netsoc_uart_tx_fifo_consume_2" BEL "netsoc_uart_tx_fifo_consume_3"
        BEL "netsoc_uart_tx_fifo_level0_0" BEL "netsoc_uart_tx_fifo_level0_1"
        BEL "netsoc_uart_tx_fifo_level0_2" BEL "netsoc_uart_tx_fifo_level0_3"
        BEL "netsoc_uart_tx_fifo_level0_4" BEL "netsoc_uart_rx_fifo_level0_0"
        BEL "netsoc_uart_rx_fifo_level0_1" BEL "netsoc_uart_rx_fifo_level0_2"
        BEL "netsoc_uart_rx_fifo_level0_3" BEL "netsoc_uart_rx_fifo_level0_4"
        BEL "netsoc_uart_rx_fifo_produce_0" BEL
        "netsoc_uart_rx_fifo_produce_1" BEL "netsoc_uart_rx_fifo_produce_2"
        BEL "netsoc_uart_rx_fifo_produce_3" BEL
        "netsoc_uart_rx_fifo_consume_0" BEL "netsoc_uart_rx_fifo_consume_1"
        BEL "netsoc_uart_rx_fifo_consume_2" BEL
        "netsoc_uart_rx_fifo_consume_3" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_2" BEL
        "dna_cnt_0" BEL "dna_cnt_1" BEL "dna_cnt_2" BEL "dna_cnt_3" BEL
        "dna_cnt_4" BEL "dna_cnt_5" BEL "dna_cnt_6" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine0_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine0_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine0_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine1_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine1_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine1_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine2_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine2_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine2_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine3_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine3_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine3_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine4_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine4_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine4_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine5_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine5_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine5_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine6_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine6_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine6_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine7_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine7_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine7_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_twtrcon_count_0" BEL "netsoc_sdram_twtrcon_count_1" BEL
        "netsoc_sdram_twtrcon_count_2" BEL "netsoc_sdram_bandwidth_nreads_0"
        BEL "netsoc_sdram_bandwidth_nreads_1" BEL
        "netsoc_sdram_bandwidth_nreads_2" BEL
        "netsoc_sdram_bandwidth_nreads_3" BEL
        "netsoc_sdram_bandwidth_nreads_4" BEL
        "netsoc_sdram_bandwidth_nreads_5" BEL
        "netsoc_sdram_bandwidth_nreads_6" BEL
        "netsoc_sdram_bandwidth_nreads_7" BEL
        "netsoc_sdram_bandwidth_nreads_8" BEL
        "netsoc_sdram_bandwidth_nreads_9" BEL
        "netsoc_sdram_bandwidth_nreads_10" BEL
        "netsoc_sdram_bandwidth_nreads_11" BEL
        "netsoc_sdram_bandwidth_nreads_12" BEL
        "netsoc_sdram_bandwidth_nreads_13" BEL
        "netsoc_sdram_bandwidth_nreads_14" BEL
        "netsoc_sdram_bandwidth_nreads_15" BEL
        "netsoc_sdram_bandwidth_nreads_16" BEL
        "netsoc_sdram_bandwidth_nreads_17" BEL
        "netsoc_sdram_bandwidth_nreads_18" BEL
        "netsoc_sdram_bandwidth_nreads_19" BEL
        "netsoc_sdram_bandwidth_nreads_20" BEL
        "netsoc_sdram_bandwidth_nreads_21" BEL
        "netsoc_sdram_bandwidth_nreads_22" BEL
        "netsoc_sdram_bandwidth_nreads_23" BEL
        "netsoc_sdram_bandwidth_nwrites_0" BEL
        "netsoc_sdram_bandwidth_nwrites_1" BEL
        "netsoc_sdram_bandwidth_nwrites_2" BEL
        "netsoc_sdram_bandwidth_nwrites_3" BEL
        "netsoc_sdram_bandwidth_nwrites_4" BEL
        "netsoc_sdram_bandwidth_nwrites_5" BEL
        "netsoc_sdram_bandwidth_nwrites_6" BEL
        "netsoc_sdram_bandwidth_nwrites_7" BEL
        "netsoc_sdram_bandwidth_nwrites_8" BEL
        "netsoc_sdram_bandwidth_nwrites_9" BEL
        "netsoc_sdram_bandwidth_nwrites_10" BEL
        "netsoc_sdram_bandwidth_nwrites_11" BEL
        "netsoc_sdram_bandwidth_nwrites_12" BEL
        "netsoc_sdram_bandwidth_nwrites_13" BEL
        "netsoc_sdram_bandwidth_nwrites_14" BEL
        "netsoc_sdram_bandwidth_nwrites_15" BEL
        "netsoc_sdram_bandwidth_nwrites_16" BEL
        "netsoc_sdram_bandwidth_nwrites_17" BEL
        "netsoc_sdram_bandwidth_nwrites_18" BEL
        "netsoc_sdram_bandwidth_nwrites_19" BEL
        "netsoc_sdram_bandwidth_nwrites_20" BEL
        "netsoc_sdram_bandwidth_nwrites_21" BEL
        "netsoc_sdram_bandwidth_nwrites_22" BEL
        "netsoc_sdram_bandwidth_nwrites_23" BEL "preamble_errors_status_0" BEL
        "preamble_errors_status_1" BEL "preamble_errors_status_2" BEL
        "preamble_errors_status_3" BEL "preamble_errors_status_4" BEL
        "preamble_errors_status_5" BEL "preamble_errors_status_6" BEL
        "preamble_errors_status_7" BEL "preamble_errors_status_8" BEL
        "preamble_errors_status_9" BEL "preamble_errors_status_10" BEL
        "preamble_errors_status_11" BEL "preamble_errors_status_12" BEL
        "preamble_errors_status_13" BEL "preamble_errors_status_14" BEL
        "preamble_errors_status_15" BEL "preamble_errors_status_16" BEL
        "preamble_errors_status_17" BEL "preamble_errors_status_18" BEL
        "preamble_errors_status_19" BEL "preamble_errors_status_20" BEL
        "preamble_errors_status_21" BEL "preamble_errors_status_22" BEL
        "preamble_errors_status_23" BEL "preamble_errors_status_24" BEL
        "preamble_errors_status_25" BEL "preamble_errors_status_26" BEL
        "preamble_errors_status_27" BEL "preamble_errors_status_28" BEL
        "preamble_errors_status_29" BEL "preamble_errors_status_30" BEL
        "preamble_errors_status_31" BEL "counter_0" BEL "counter_1" BEL
        "counter_2" BEL "counter_3" BEL "counter_4" BEL "counter_5" BEL
        "counter_6" BEL "counter_7" BEL "counter_8" BEL "crc_errors_status_0"
        BEL "crc_errors_status_1" BEL "crc_errors_status_2" BEL
        "crc_errors_status_3" BEL "crc_errors_status_4" BEL
        "crc_errors_status_5" BEL "crc_errors_status_6" BEL
        "crc_errors_status_7" BEL "crc_errors_status_8" BEL
        "crc_errors_status_9" BEL "crc_errors_status_10" BEL
        "crc_errors_status_11" BEL "crc_errors_status_12" BEL
        "crc_errors_status_13" BEL "crc_errors_status_14" BEL
        "crc_errors_status_15" BEL "crc_errors_status_16" BEL
        "crc_errors_status_17" BEL "crc_errors_status_18" BEL
        "crc_errors_status_19" BEL "crc_errors_status_20" BEL
        "crc_errors_status_21" BEL "crc_errors_status_22" BEL
        "crc_errors_status_23" BEL "crc_errors_status_24" BEL
        "crc_errors_status_25" BEL "crc_errors_status_26" BEL
        "crc_errors_status_27" BEL "crc_errors_status_28" BEL
        "crc_errors_status_29" BEL "crc_errors_status_30" BEL
        "crc_errors_status_31" BEL "writer_counter_0" BEL "writer_counter_1"
        BEL "writer_counter_2" BEL "writer_counter_3" BEL "writer_counter_4"
        BEL "writer_counter_5" BEL "writer_counter_6" BEL "writer_counter_7"
        BEL "writer_counter_8" BEL "writer_counter_9" BEL "writer_counter_10"
        BEL "writer_counter_11" BEL "writer_counter_12" BEL
        "writer_counter_13" BEL "writer_counter_14" BEL "writer_counter_15"
        BEL "writer_counter_16" BEL "writer_counter_17" BEL
        "writer_counter_18" BEL "writer_counter_19" BEL "writer_counter_20"
        BEL "writer_counter_21" BEL "writer_counter_22" BEL
        "writer_counter_23" BEL "writer_counter_24" BEL "writer_counter_25"
        BEL "writer_counter_26" BEL "writer_counter_27" BEL
        "writer_counter_28" BEL "writer_counter_29" BEL "writer_counter_30"
        BEL "writer_counter_31" BEL "netsoc_count_1" BEL "reader_fifo_level_0"
        BEL "reader_fifo_level_1" BEL "netsoc_count_0" BEL "netsoc_count_4"
        BEL "netsoc_count_2" BEL "netsoc_count_3" BEL "netsoc_count_5" BEL
        "netsoc_count_6" BEL "netsoc_count_9" BEL "netsoc_count_7" BEL
        "netsoc_count_8" BEL "netsoc_count_12" BEL "netsoc_count_10" BEL
        "netsoc_count_11" BEL "netsoc_count_15" BEL "netsoc_count_13" BEL
        "netsoc_count_14" BEL "netsoc_count_18" BEL "netsoc_count_16" BEL
        "netsoc_count_17" BEL "refresher_state_FSM_FFd1" BEL "netsoc_count_19"
        BEL "refresher_state_FSM_FFd2" BEL
        "liteethmacsramwriter_state_FSM_FFd2" BEL
        "liteethmacsramwriter_state_FSM_FFd3" BEL
        "liteethmacsramwriter_state_FSM_FFd1" BEL "cache_state_FSM_FFd1" BEL
        "cache_state_FSM_FFd3" BEL "cache_state_FSM_FFd2" BEL
        "bankmachine0_state_FSM_FFd3" BEL "bankmachine1_state_FSM_FFd3" BEL
        "bankmachine0_state_FSM_FFd2" BEL "bankmachine0_state_FSM_FFd1" BEL
        "bankmachine2_state_FSM_FFd3" BEL "bankmachine1_state_FSM_FFd2" BEL
        "bankmachine1_state_FSM_FFd1" BEL "bankmachine2_state_FSM_FFd2" BEL
        "bankmachine2_state_FSM_FFd1" BEL "bankmachine5_state_FSM_FFd1" BEL
        "bankmachine5_state_FSM_FFd3" BEL "bankmachine5_state_FSM_FFd2" BEL
        "bankmachine3_state_FSM_FFd1" BEL "bankmachine3_state_FSM_FFd3" BEL
        "bankmachine3_state_FSM_FFd2" BEL "bankmachine4_state_FSM_FFd1" BEL
        "bankmachine4_state_FSM_FFd3" BEL "bankmachine4_state_FSM_FFd2" BEL
        "bankmachine6_state_FSM_FFd3" BEL "bankmachine6_state_FSM_FFd2" BEL
        "bankmachine7_state_FSM_FFd2" BEL "bankmachine6_state_FSM_FFd1" BEL
        "bankmachine7_state_FSM_FFd3" BEL "bankmachine7_state_FSM_FFd1" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd6" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd8" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd7" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd5" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd4" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd1" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd3" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd2" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd6" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd8" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd7" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd5" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd4" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd2" BEL "sys_counter_0" BEL
        "sys_counter_1" BEL "sys_counter_2" BEL "sys_counter_3" BEL
        "sys_counter_4" BEL "sys_counter_5" BEL "sys_counter_6" BEL
        "sys_counter_7" BEL "sys_counter_8" BEL "sys_counter_9" BEL
        "sys_counter_10" BEL "sys_counter_11" BEL "sys_counter_12" BEL
        "sys_counter_13" BEL "sys_counter_14" BEL "sys_counter_15" BEL
        "sys_counter_16" BEL "sys_counter_17" BEL "sys_counter_18" BEL
        "sys_counter_19" BEL "sys_counter_20" BEL "sys_counter_21" BEL
        "sys_counter_22" BEL "sys_counter_23" BEL "inst_LPM_FF_3" BEL
        "inst_LPM_FF_2" BEL "inst_LPM_FF_1" BEL "inst_LPM_FF_0" PIN
        "OSERDES2_pins<1>" PIN "OSERDES2_1_pins<1>" PIN "OSERDES2_2_pins<1>"
        PIN "OSERDES2_3_pins<1>" PIN "OSERDES2_4_pins<1>" PIN
        "OSERDES2_5_pins<1>" PIN "OSERDES2_6_pins<1>" PIN "OSERDES2_7_pins<1>"
        PIN "OSERDES2_8_pins<1>" PIN "OSERDES2_9_pins<1>" PIN
        "OSERDES2_10_pins<1>" PIN "OSERDES2_11_pins<1>" PIN
        "OSERDES2_12_pins<1>" PIN "OSERDES2_13_pins<1>" PIN
        "OSERDES2_14_pins<1>" PIN "OSERDES2_15_pins<1>" PIN
        "OSERDES2_16_pins<1>" PIN "OSERDES2_17_pins<1>" PIN "ISERDES2_pins<3>"
        PIN "ISERDES2_1_pins<3>" PIN "ISERDES2_2_pins<3>" PIN
        "ISERDES2_3_pins<3>" PIN "ISERDES2_4_pins<3>" PIN "ISERDES2_5_pins<3>"
        PIN "ISERDES2_6_pins<3>" PIN "ISERDES2_7_pins<3>" PIN
        "ISERDES2_8_pins<3>" PIN "ISERDES2_9_pins<3>" PIN
        "ISERDES2_10_pins<3>" PIN "ISERDES2_11_pins<3>" PIN
        "ISERDES2_12_pins<3>" PIN "ISERDES2_13_pins<3>" PIN
        "ISERDES2_14_pins<3>" PIN "ISERDES2_15_pins<3>" BEL
        "VexRiscv/_zz_203__2" BEL "VexRiscv/_zz_203__1" BEL
        "VexRiscv/_zz_203__0" BEL "VexRiscv/CsrPlugin_mcause_exceptionCode_3"
        BEL "VexRiscv/CsrPlugin_mcause_exceptionCode_2" BEL
        "VexRiscv/CsrPlugin_mcause_exceptionCode_1" BEL
        "VexRiscv/CsrPlugin_mcause_exceptionCode_0" BEL
        "VexRiscv/CsrPlugin_mtval_31" BEL "VexRiscv/CsrPlugin_mtval_30" BEL
        "VexRiscv/CsrPlugin_mtval_29" BEL "VexRiscv/CsrPlugin_mtval_28" BEL
        "VexRiscv/CsrPlugin_mtval_27" BEL "VexRiscv/CsrPlugin_mtval_26" BEL
        "VexRiscv/CsrPlugin_mtval_25" BEL "VexRiscv/CsrPlugin_mtval_24" BEL
        "VexRiscv/CsrPlugin_mtval_23" BEL "VexRiscv/CsrPlugin_mtval_22" BEL
        "VexRiscv/CsrPlugin_mtval_21" BEL "VexRiscv/CsrPlugin_mtval_20" BEL
        "VexRiscv/CsrPlugin_mtval_19" BEL "VexRiscv/CsrPlugin_mtval_18" BEL
        "VexRiscv/CsrPlugin_mtval_17" BEL "VexRiscv/CsrPlugin_mtval_16" BEL
        "VexRiscv/CsrPlugin_mtval_15" BEL "VexRiscv/CsrPlugin_mtval_14" BEL
        "VexRiscv/CsrPlugin_mtval_13" BEL "VexRiscv/CsrPlugin_mtval_12" BEL
        "VexRiscv/CsrPlugin_mtval_11" BEL "VexRiscv/CsrPlugin_mtval_10" BEL
        "VexRiscv/CsrPlugin_mtval_9" BEL "VexRiscv/CsrPlugin_mtval_8" BEL
        "VexRiscv/CsrPlugin_mtval_7" BEL "VexRiscv/CsrPlugin_mtval_6" BEL
        "VexRiscv/CsrPlugin_mtval_5" BEL "VexRiscv/CsrPlugin_mtval_4" BEL
        "VexRiscv/CsrPlugin_mtval_3" BEL "VexRiscv/CsrPlugin_mtval_2" BEL
        "VexRiscv/CsrPlugin_mtval_1" BEL "VexRiscv/CsrPlugin_mtval_0" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_wr" BEL
        "VexRiscv/execute_to_memory_MEMORY_STORE" BEL
        "VexRiscv/decode_to_execute_ALU_BITWISE_CTRL_0" BEL
        "VexRiscv/decode_to_execute_MEMORY_STORE" BEL
        "VexRiscv/CsrPlugin_mstatus_MIE" BEL
        "VexRiscv/CsrPlugin_mstatus_MPP_1" BEL
        "VexRiscv/CsrPlugin_mstatus_MPP_0" BEL
        "VexRiscv/CsrPlugin_mstatus_MPIE" BEL "VexRiscv/CsrPlugin_mepc_31" BEL
        "VexRiscv/CsrPlugin_mepc_30" BEL "VexRiscv/CsrPlugin_mepc_29" BEL
        "VexRiscv/CsrPlugin_mepc_28" BEL "VexRiscv/CsrPlugin_mepc_27" BEL
        "VexRiscv/CsrPlugin_mepc_26" BEL "VexRiscv/CsrPlugin_mepc_25" BEL
        "VexRiscv/CsrPlugin_mepc_24" BEL "VexRiscv/CsrPlugin_mepc_23" BEL
        "VexRiscv/CsrPlugin_mepc_22" BEL "VexRiscv/CsrPlugin_mepc_21" BEL
        "VexRiscv/CsrPlugin_mepc_20" BEL "VexRiscv/CsrPlugin_mepc_19" BEL
        "VexRiscv/CsrPlugin_mepc_18" BEL "VexRiscv/CsrPlugin_mepc_17" BEL
        "VexRiscv/CsrPlugin_mepc_16" BEL "VexRiscv/CsrPlugin_mepc_15" BEL
        "VexRiscv/CsrPlugin_mepc_14" BEL "VexRiscv/CsrPlugin_mepc_13" BEL
        "VexRiscv/CsrPlugin_mepc_12" BEL "VexRiscv/CsrPlugin_mepc_11" BEL
        "VexRiscv/CsrPlugin_mepc_10" BEL "VexRiscv/CsrPlugin_mepc_9" BEL
        "VexRiscv/CsrPlugin_mepc_8" BEL "VexRiscv/CsrPlugin_mepc_7" BEL
        "VexRiscv/CsrPlugin_mepc_6" BEL "VexRiscv/CsrPlugin_mepc_5" BEL
        "VexRiscv/CsrPlugin_mepc_4" BEL "VexRiscv/CsrPlugin_mepc_3" BEL
        "VexRiscv/CsrPlugin_mepc_2" BEL "VexRiscv/CsrPlugin_mepc_1" BEL
        "VexRiscv/CsrPlugin_mepc_0" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW_1" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW_0" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_31" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_30" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_29" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_28" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_27" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_26" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_25" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_24" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_23" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_22" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_21" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_20" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_19" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_18" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_17" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_16" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_15" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_14" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_13" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_12" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_11" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_10" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_9" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_8" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_7" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_6" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_5" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_4" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_3" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_2" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_1" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_0" BEL
        "VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW_1" BEL
        "VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW_0" BEL
        "VexRiscv/_zz_201__31" BEL "VexRiscv/_zz_201__30" BEL
        "VexRiscv/_zz_201__29" BEL "VexRiscv/_zz_201__28" BEL
        "VexRiscv/_zz_201__27" BEL "VexRiscv/_zz_201__26" BEL
        "VexRiscv/_zz_201__25" BEL "VexRiscv/_zz_201__24" BEL
        "VexRiscv/_zz_201__23" BEL "VexRiscv/_zz_201__22" BEL
        "VexRiscv/_zz_201__21" BEL "VexRiscv/_zz_201__20" BEL
        "VexRiscv/_zz_201__19" BEL "VexRiscv/_zz_201__18" BEL
        "VexRiscv/_zz_201__17" BEL "VexRiscv/_zz_201__16" BEL
        "VexRiscv/_zz_201__15" BEL "VexRiscv/_zz_201__14" BEL
        "VexRiscv/_zz_201__13" BEL "VexRiscv/_zz_201__12" BEL
        "VexRiscv/_zz_201__11" BEL "VexRiscv/_zz_201__10" BEL
        "VexRiscv/_zz_201__9" BEL "VexRiscv/_zz_201__8" BEL
        "VexRiscv/_zz_201__7" BEL "VexRiscv/_zz_201__6" BEL
        "VexRiscv/_zz_201__5" BEL "VexRiscv/_zz_201__4" BEL
        "VexRiscv/_zz_201__3" BEL "VexRiscv/_zz_201__2" BEL
        "VexRiscv/_zz_201__1" BEL "VexRiscv/_zz_201__0" BEL
        "VexRiscv/CsrPlugin_mie_MSIE" BEL "VexRiscv/CsrPlugin_mie_MTIE" BEL
        "VexRiscv/CsrPlugin_mie_MEIE" BEL "VexRiscv/CsrPlugin_mtvec_base_29"
        BEL "VexRiscv/CsrPlugin_mtvec_base_28" BEL
        "VexRiscv/CsrPlugin_mtvec_base_27" BEL
        "VexRiscv/CsrPlugin_mtvec_base_26" BEL
        "VexRiscv/CsrPlugin_mtvec_base_25" BEL
        "VexRiscv/CsrPlugin_mtvec_base_24" BEL
        "VexRiscv/CsrPlugin_mtvec_base_23" BEL
        "VexRiscv/CsrPlugin_mtvec_base_22" BEL
        "VexRiscv/CsrPlugin_mtvec_base_21" BEL
        "VexRiscv/CsrPlugin_mtvec_base_20" BEL
        "VexRiscv/CsrPlugin_mtvec_base_19" BEL
        "VexRiscv/CsrPlugin_mtvec_base_18" BEL
        "VexRiscv/CsrPlugin_mtvec_base_17" BEL
        "VexRiscv/CsrPlugin_mtvec_base_16" BEL
        "VexRiscv/CsrPlugin_mtvec_base_15" BEL
        "VexRiscv/CsrPlugin_mtvec_base_14" BEL
        "VexRiscv/CsrPlugin_mtvec_base_13" BEL
        "VexRiscv/CsrPlugin_mtvec_base_12" BEL
        "VexRiscv/CsrPlugin_mtvec_base_11" BEL
        "VexRiscv/CsrPlugin_mtvec_base_10" BEL
        "VexRiscv/CsrPlugin_mtvec_base_9" BEL
        "VexRiscv/CsrPlugin_mtvec_base_8" BEL
        "VexRiscv/CsrPlugin_mtvec_base_7" BEL
        "VexRiscv/CsrPlugin_mtvec_base_6" BEL
        "VexRiscv/CsrPlugin_mtvec_base_5" BEL
        "VexRiscv/CsrPlugin_mtvec_base_4" BEL
        "VexRiscv/CsrPlugin_mtvec_base_3" BEL
        "VexRiscv/CsrPlugin_mtvec_base_2" BEL
        "VexRiscv/CsrPlugin_mtvec_base_1" BEL
        "VexRiscv/CsrPlugin_mtvec_base_0" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_31" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_30" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_29" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_28" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_27" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_26" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_25" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_24" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_23" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_22" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_21" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_20" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_19" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_18" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_17" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_16" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_15" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_14" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_13" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_12" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_11" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_10" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_9" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_8" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_7" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_6" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_5" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_4" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_3" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_2" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_1" BEL
        "VexRiscv/decode_to_execute_RS1_31" BEL
        "VexRiscv/decode_to_execute_RS1_30" BEL
        "VexRiscv/decode_to_execute_RS1_29" BEL
        "VexRiscv/decode_to_execute_RS1_28" BEL
        "VexRiscv/decode_to_execute_RS1_27" BEL
        "VexRiscv/decode_to_execute_RS1_26" BEL
        "VexRiscv/decode_to_execute_RS1_25" BEL
        "VexRiscv/decode_to_execute_RS1_24" BEL
        "VexRiscv/decode_to_execute_RS1_23" BEL
        "VexRiscv/decode_to_execute_RS1_22" BEL
        "VexRiscv/decode_to_execute_RS1_21" BEL
        "VexRiscv/decode_to_execute_RS1_20" BEL
        "VexRiscv/decode_to_execute_RS1_19" BEL
        "VexRiscv/decode_to_execute_RS1_18" BEL
        "VexRiscv/decode_to_execute_RS1_17" BEL
        "VexRiscv/decode_to_execute_RS1_16" BEL
        "VexRiscv/decode_to_execute_RS1_15" BEL
        "VexRiscv/decode_to_execute_RS1_14" BEL
        "VexRiscv/decode_to_execute_RS1_13" BEL
        "VexRiscv/decode_to_execute_RS1_12" BEL
        "VexRiscv/decode_to_execute_RS1_11" BEL
        "VexRiscv/decode_to_execute_RS1_10" BEL
        "VexRiscv/decode_to_execute_RS1_9" BEL
        "VexRiscv/decode_to_execute_RS1_8" BEL
        "VexRiscv/decode_to_execute_RS1_7" BEL
        "VexRiscv/decode_to_execute_RS1_6" BEL
        "VexRiscv/decode_to_execute_RS1_5" BEL
        "VexRiscv/decode_to_execute_RS1_4" BEL
        "VexRiscv/decode_to_execute_RS1_3" BEL
        "VexRiscv/decode_to_execute_RS1_2" BEL
        "VexRiscv/decode_to_execute_RS1_1" BEL
        "VexRiscv/decode_to_execute_RS1_0" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_31" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_30" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_29" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_28" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_27" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_26" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_25" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_24" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_23" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_22" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_21" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_20" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_19" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_18" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_17" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_16" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_15" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_14" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_13" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_12" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_11" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_10" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_9" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_8" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_7" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_6" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_5" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_4" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_3" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_2" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_1" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_31" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_30" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_29" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_28" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_27" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_26" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_25" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_24" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_23" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_22" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_21" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_20" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_19" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_18" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_17" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_16" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_15" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_14" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_13" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_12" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_11" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_10" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_9" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_8" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_7" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_6" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_5" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_4" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_3" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_2" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_1" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_64" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_63" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_62" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_61" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_60" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_59" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_58" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_57" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_56" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_55" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_54" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_53" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_52" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_51" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_50" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_49" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_48" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_47" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_46" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_45" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_44" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_43" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_42" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_41" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_40" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_39" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_38" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_37" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_36" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_35" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_34" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_33" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_32" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_31" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_30" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_29" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_28" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_27" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_26" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_25" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_24" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_23" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_22" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_21" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_20" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_19" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_18" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_17" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_16" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_15" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_14" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_13" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_12" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_11" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_10" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_9" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_8" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_7" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_6" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_5" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_4" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_3" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_2" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_1" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_31" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_30" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_29" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_28" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_27" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_26" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_25" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_24" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_23" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_22" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_21" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_20" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_19" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_18" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_17" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_16" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_15" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_14" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_13" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_12" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_11" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_10" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_9" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_8" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_7" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_6" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_5" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_4" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_3" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_2" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_1" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_0" BEL
        "VexRiscv/execute_LightShifterPlugin_amplitudeReg_4" BEL
        "VexRiscv/execute_LightShifterPlugin_amplitudeReg_3" BEL
        "VexRiscv/execute_LightShifterPlugin_amplitudeReg_2" BEL
        "VexRiscv/execute_LightShifterPlugin_amplitudeReg_1" BEL
        "VexRiscv/execute_LightShifterPlugin_amplitudeReg_0" BEL
        "VexRiscv/decode_to_execute_RS2_31" BEL
        "VexRiscv/decode_to_execute_RS2_30" BEL
        "VexRiscv/decode_to_execute_RS2_29" BEL
        "VexRiscv/decode_to_execute_RS2_28" BEL
        "VexRiscv/decode_to_execute_RS2_27" BEL
        "VexRiscv/decode_to_execute_RS2_26" BEL
        "VexRiscv/decode_to_execute_RS2_25" BEL
        "VexRiscv/decode_to_execute_RS2_24" BEL
        "VexRiscv/decode_to_execute_RS2_23" BEL
        "VexRiscv/decode_to_execute_RS2_22" BEL
        "VexRiscv/decode_to_execute_RS2_21" BEL
        "VexRiscv/decode_to_execute_RS2_20" BEL
        "VexRiscv/decode_to_execute_RS2_19" BEL
        "VexRiscv/decode_to_execute_RS2_18" BEL
        "VexRiscv/decode_to_execute_RS2_17" BEL
        "VexRiscv/decode_to_execute_RS2_16" BEL
        "VexRiscv/decode_to_execute_RS2_15" BEL
        "VexRiscv/decode_to_execute_RS2_14" BEL
        "VexRiscv/decode_to_execute_RS2_13" BEL
        "VexRiscv/decode_to_execute_RS2_12" BEL
        "VexRiscv/decode_to_execute_RS2_11" BEL
        "VexRiscv/decode_to_execute_RS2_10" BEL
        "VexRiscv/decode_to_execute_RS2_9" BEL
        "VexRiscv/decode_to_execute_RS2_8" BEL
        "VexRiscv/decode_to_execute_RS2_7" BEL
        "VexRiscv/decode_to_execute_RS2_6" BEL
        "VexRiscv/decode_to_execute_RS2_5" BEL
        "VexRiscv/decode_to_execute_RS2_4" BEL
        "VexRiscv/decode_to_execute_RS2_3" BEL
        "VexRiscv/decode_to_execute_RS2_2" BEL
        "VexRiscv/decode_to_execute_RS2_1" BEL
        "VexRiscv/decode_to_execute_RS2_0" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory" BEL
        "VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_31" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_30" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_29" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_28" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_27" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_26" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_25" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_24" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_23" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_22" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_21" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_20" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_19" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_18" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_17" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_16" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_15" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_14" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_13" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_12" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_11" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_10" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_9" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_8" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_7" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_6" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_5" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_4" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_3" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_2" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_1" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_0" BEL
        "VexRiscv/memory_to_writeBack_PC_31" BEL
        "VexRiscv/memory_to_writeBack_PC_30" BEL
        "VexRiscv/memory_to_writeBack_PC_29" BEL
        "VexRiscv/memory_to_writeBack_PC_28" BEL
        "VexRiscv/memory_to_writeBack_PC_27" BEL
        "VexRiscv/memory_to_writeBack_PC_26" BEL
        "VexRiscv/memory_to_writeBack_PC_25" BEL
        "VexRiscv/memory_to_writeBack_PC_24" BEL
        "VexRiscv/memory_to_writeBack_PC_23" BEL
        "VexRiscv/memory_to_writeBack_PC_22" BEL
        "VexRiscv/memory_to_writeBack_PC_21" BEL
        "VexRiscv/memory_to_writeBack_PC_20" BEL
        "VexRiscv/memory_to_writeBack_PC_19" BEL
        "VexRiscv/memory_to_writeBack_PC_18" BEL
        "VexRiscv/memory_to_writeBack_PC_17" BEL
        "VexRiscv/memory_to_writeBack_PC_16" BEL
        "VexRiscv/memory_to_writeBack_PC_15" BEL
        "VexRiscv/memory_to_writeBack_PC_14" BEL
        "VexRiscv/memory_to_writeBack_PC_13" BEL
        "VexRiscv/memory_to_writeBack_PC_12" BEL
        "VexRiscv/memory_to_writeBack_PC_11" BEL
        "VexRiscv/memory_to_writeBack_PC_10" BEL
        "VexRiscv/memory_to_writeBack_PC_9" BEL
        "VexRiscv/memory_to_writeBack_PC_8" BEL
        "VexRiscv/memory_to_writeBack_PC_7" BEL
        "VexRiscv/memory_to_writeBack_PC_6" BEL
        "VexRiscv/memory_to_writeBack_PC_5" BEL
        "VexRiscv/memory_to_writeBack_PC_4" BEL
        "VexRiscv/memory_to_writeBack_PC_3" BEL
        "VexRiscv/memory_to_writeBack_PC_2" BEL
        "VexRiscv/execute_to_memory_PC_31" BEL
        "VexRiscv/execute_to_memory_PC_30" BEL
        "VexRiscv/execute_to_memory_PC_29" BEL
        "VexRiscv/execute_to_memory_PC_28" BEL
        "VexRiscv/execute_to_memory_PC_27" BEL
        "VexRiscv/execute_to_memory_PC_26" BEL
        "VexRiscv/execute_to_memory_PC_25" BEL
        "VexRiscv/execute_to_memory_PC_24" BEL
        "VexRiscv/execute_to_memory_PC_23" BEL
        "VexRiscv/execute_to_memory_PC_22" BEL
        "VexRiscv/execute_to_memory_PC_21" BEL
        "VexRiscv/execute_to_memory_PC_20" BEL
        "VexRiscv/execute_to_memory_PC_19" BEL
        "VexRiscv/execute_to_memory_PC_18" BEL
        "VexRiscv/execute_to_memory_PC_17" BEL
        "VexRiscv/execute_to_memory_PC_16" BEL
        "VexRiscv/execute_to_memory_PC_15" BEL
        "VexRiscv/execute_to_memory_PC_14" BEL
        "VexRiscv/execute_to_memory_PC_13" BEL
        "VexRiscv/execute_to_memory_PC_12" BEL
        "VexRiscv/execute_to_memory_PC_11" BEL
        "VexRiscv/execute_to_memory_PC_10" BEL
        "VexRiscv/execute_to_memory_PC_9" BEL
        "VexRiscv/execute_to_memory_PC_8" BEL
        "VexRiscv/execute_to_memory_PC_7" BEL
        "VexRiscv/execute_to_memory_PC_6" BEL
        "VexRiscv/execute_to_memory_PC_5" BEL
        "VexRiscv/execute_to_memory_PC_4" BEL
        "VexRiscv/execute_to_memory_PC_3" BEL
        "VexRiscv/execute_to_memory_PC_2" BEL
        "VexRiscv/writeBack_arbitration_isValid" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_VALID" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_ENABLE" BEL
        "VexRiscv/memory_to_writeBack_ENV_CTRL_0" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_VALID" BEL
        "VexRiscv/execute_to_memory_IS_MUL" BEL
        "VexRiscv/execute_to_memory_MEMORY_ENABLE" BEL
        "VexRiscv/execute_to_memory_ALIGNEMENT_FAULT" BEL
        "VexRiscv/execute_to_memory_BRANCH_DO" BEL
        "VexRiscv/execute_to_memory_ENV_CTRL_0" BEL
        "VexRiscv/execute_to_memory_IS_DIV" BEL
        "VexRiscv/decode_to_execute_PC_31" BEL
        "VexRiscv/decode_to_execute_PC_30" BEL
        "VexRiscv/decode_to_execute_PC_29" BEL
        "VexRiscv/decode_to_execute_PC_28" BEL
        "VexRiscv/decode_to_execute_PC_27" BEL
        "VexRiscv/decode_to_execute_PC_26" BEL
        "VexRiscv/decode_to_execute_PC_25" BEL
        "VexRiscv/decode_to_execute_PC_24" BEL
        "VexRiscv/decode_to_execute_PC_23" BEL
        "VexRiscv/decode_to_execute_PC_22" BEL
        "VexRiscv/decode_to_execute_PC_21" BEL
        "VexRiscv/decode_to_execute_PC_20" BEL
        "VexRiscv/decode_to_execute_PC_19" BEL
        "VexRiscv/decode_to_execute_PC_18" BEL
        "VexRiscv/decode_to_execute_PC_17" BEL
        "VexRiscv/decode_to_execute_PC_16" BEL
        "VexRiscv/decode_to_execute_PC_15" BEL
        "VexRiscv/decode_to_execute_PC_14" BEL
        "VexRiscv/decode_to_execute_PC_13" BEL
        "VexRiscv/decode_to_execute_PC_12" BEL
        "VexRiscv/decode_to_execute_PC_11" BEL
        "VexRiscv/decode_to_execute_PC_10" BEL
        "VexRiscv/decode_to_execute_PC_9" BEL
        "VexRiscv/decode_to_execute_PC_8" BEL
        "VexRiscv/decode_to_execute_PC_7" BEL
        "VexRiscv/decode_to_execute_PC_6" BEL
        "VexRiscv/decode_to_execute_PC_5" BEL
        "VexRiscv/decode_to_execute_PC_4" BEL
        "VexRiscv/decode_to_execute_PC_3" BEL
        "VexRiscv/decode_to_execute_PC_2" BEL
        "VexRiscv/execute_to_memory_BYPASSABLE_MEMORY_STAGE" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_5" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_4" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_3" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_2" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_1" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_5" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_4" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_3" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_2" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_1" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs1_32" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs1_31" BEL
        "VexRiscv/_zz_324__31" BEL "VexRiscv/_zz_324__30" BEL
        "VexRiscv/_zz_324__29" BEL "VexRiscv/_zz_324__28" BEL
        "VexRiscv/_zz_324__27" BEL "VexRiscv/_zz_324__26" BEL
        "VexRiscv/_zz_324__25" BEL "VexRiscv/_zz_324__24" BEL
        "VexRiscv/_zz_324__23" BEL "VexRiscv/_zz_324__22" BEL
        "VexRiscv/_zz_324__21" BEL "VexRiscv/_zz_324__20" BEL
        "VexRiscv/_zz_324__19" BEL "VexRiscv/_zz_324__18" BEL
        "VexRiscv/_zz_324__17" BEL "VexRiscv/_zz_324__16" BEL
        "VexRiscv/_zz_324__15" BEL "VexRiscv/_zz_324__14" BEL
        "VexRiscv/_zz_324__13" BEL "VexRiscv/_zz_324__12" BEL
        "VexRiscv/_zz_324__11" BEL "VexRiscv/_zz_324__10" BEL
        "VexRiscv/_zz_324__9" BEL "VexRiscv/_zz_324__8" BEL
        "VexRiscv/_zz_324__7" BEL "VexRiscv/_zz_324__6" BEL
        "VexRiscv/_zz_324__5" BEL "VexRiscv/_zz_324__4" BEL
        "VexRiscv/_zz_324__3" BEL "VexRiscv/_zz_324__2" BEL
        "VexRiscv/_zz_324__1" BEL "VexRiscv/_zz_163__4" BEL
        "VexRiscv/_zz_163__3" BEL "VexRiscv/_zz_163__2" BEL
        "VexRiscv/_zz_163__1" BEL "VexRiscv/_zz_163__0" BEL
        "VexRiscv/_zz_117__31" BEL "VexRiscv/_zz_117__30" BEL
        "VexRiscv/_zz_117__29" BEL "VexRiscv/_zz_117__28" BEL
        "VexRiscv/_zz_117__27" BEL "VexRiscv/_zz_117__26" BEL
        "VexRiscv/_zz_117__25" BEL "VexRiscv/_zz_117__24" BEL
        "VexRiscv/_zz_117__23" BEL "VexRiscv/_zz_117__22" BEL
        "VexRiscv/_zz_117__21" BEL "VexRiscv/_zz_117__20" BEL
        "VexRiscv/_zz_117__19" BEL "VexRiscv/_zz_117__18" BEL
        "VexRiscv/_zz_117__17" BEL "VexRiscv/_zz_117__16" BEL
        "VexRiscv/_zz_117__15" BEL "VexRiscv/_zz_117__14" BEL
        "VexRiscv/_zz_117__13" BEL "VexRiscv/_zz_117__12" BEL
        "VexRiscv/_zz_117__11" BEL "VexRiscv/_zz_117__10" BEL
        "VexRiscv/_zz_117__9" BEL "VexRiscv/_zz_117__8" BEL
        "VexRiscv/_zz_117__7" BEL "VexRiscv/_zz_117__6" BEL
        "VexRiscv/_zz_117__5" BEL "VexRiscv/_zz_117__4" BEL
        "VexRiscv/_zz_117__3" BEL "VexRiscv/_zz_117__2" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_31" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_30" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_29" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_28" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_27" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_26" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_25" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_24" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_23" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_22" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_21" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_20" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_19" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_18" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_17" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_16" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_15" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_14" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_13" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_12" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_11" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_10" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_9" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_8" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_7" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_6" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_5" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_4" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_3" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_2" BEL
        "VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_29" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_28" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_14" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_13" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_12" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_11" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_10" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_9" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_8" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_7" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_size_1" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_size_0" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_29" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_28" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_14" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_13" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_12" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_11" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_10" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_9" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_8" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_7" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_ready" BEL
        "VexRiscv/CsrPlugin_hadException" BEL
        "VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_4" BEL
        "VexRiscv/_zz_108_" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_31" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_30" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_29" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_28" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_27" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_26" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_25" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_24" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_23" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_22" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_21" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_20" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_19" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_18" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_17" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_16" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_15" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_14" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_13" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_12" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_11" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_10" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_9" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_8" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_7" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_6" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_5" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_4" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_3" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_2" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_1" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_0" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_31" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_30" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_29" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_28" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_27" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_26" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_25" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_24" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_23" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_22" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_21" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_20" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_19" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_18" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_17" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_16" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_15" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_14" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_13" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_12" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_11" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_10" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_9" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_8" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_7" BEL
        "VexRiscv/decode_to_execute_IS_RS1_SIGNED" BEL
        "VexRiscv/decode_to_execute_SHIFT_CTRL_1" BEL
        "VexRiscv/decode_to_execute_SHIFT_CTRL_0" BEL
        "VexRiscv/decode_to_execute_IS_MUL" BEL
        "VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE" BEL
        "VexRiscv/decode_to_execute_SRC1_CTRL_1" BEL
        "VexRiscv/decode_to_execute_SRC1_CTRL_0" BEL
        "VexRiscv/decode_to_execute_CSR_WRITE_OPCODE" BEL
        "VexRiscv/decode_to_execute_ALU_CTRL_1" BEL
        "VexRiscv/decode_to_execute_ALU_CTRL_0" BEL
        "VexRiscv/decode_to_execute_MEMORY_ENABLE" BEL
        "VexRiscv/decode_to_execute_IS_RS2_SIGNED" BEL
        "VexRiscv/decode_to_execute_SRC_USE_SUB_LESS" BEL
        "VexRiscv/decode_to_execute_SRC2_CTRL_1" BEL
        "VexRiscv/decode_to_execute_SRC2_CTRL_0" BEL
        "VexRiscv/decode_to_execute_ENV_CTRL_0" BEL
        "VexRiscv/decode_to_execute_IS_DIV" BEL
        "VexRiscv/decode_to_execute_IS_CSR" BEL
        "VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE" BEL
        "VexRiscv/decode_to_execute_SRC2_FORCE_ZERO" BEL
        "VexRiscv/decode_to_execute_BRANCH_CTRL_1" BEL
        "VexRiscv/decode_to_execute_BRANCH_CTRL_0" BEL
        "VexRiscv/decode_to_execute_SRC_LESS_UNSIGNED" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_needRevert" BEL
        "VexRiscv/CsrPlugin_mcause_interrupt" BEL "VexRiscv/_zz_164__31" BEL
        "VexRiscv/_zz_164__30" BEL "VexRiscv/_zz_164__29" BEL
        "VexRiscv/_zz_164__28" BEL "VexRiscv/_zz_164__27" BEL
        "VexRiscv/_zz_164__26" BEL "VexRiscv/_zz_164__25" BEL
        "VexRiscv/_zz_164__24" BEL "VexRiscv/_zz_164__23" BEL
        "VexRiscv/_zz_164__22" BEL "VexRiscv/_zz_164__21" BEL
        "VexRiscv/_zz_164__20" BEL "VexRiscv/_zz_164__19" BEL
        "VexRiscv/_zz_164__18" BEL "VexRiscv/_zz_164__17" BEL
        "VexRiscv/_zz_164__16" BEL "VexRiscv/_zz_164__15" BEL
        "VexRiscv/_zz_164__14" BEL "VexRiscv/_zz_164__13" BEL
        "VexRiscv/_zz_164__12" BEL "VexRiscv/_zz_164__11" BEL
        "VexRiscv/_zz_164__10" BEL "VexRiscv/_zz_164__9" BEL
        "VexRiscv/_zz_164__8" BEL "VexRiscv/_zz_164__7" BEL
        "VexRiscv/_zz_164__6" BEL "VexRiscv/_zz_164__5" BEL
        "VexRiscv/_zz_164__4" BEL "VexRiscv/_zz_164__3" BEL
        "VexRiscv/_zz_164__2" BEL "VexRiscv/_zz_164__1" BEL
        "VexRiscv/_zz_164__0" BEL "VexRiscv/_zz_150_" BEL
        "VexRiscv/externalInterruptArray_regNext_2" BEL
        "VexRiscv/externalInterruptArray_regNext_1" BEL
        "VexRiscv/externalInterruptArray_regNext_0" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_31" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_30" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_29" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_28" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_27" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_26" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_25" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_24" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_23" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_22" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_21" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_20" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_19" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_18" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_17" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_16" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_15" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_14" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_13" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_12" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_11" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_10" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_9" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_8" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_7" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_6" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_5" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_4" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_3" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_2" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_1" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_0" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_6" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_5" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_4" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_3" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_2" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_1" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_0" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex_2" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex_1" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex_0" BEL
        "VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_31" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_30" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_29" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_28" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_27" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_26" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_25" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_24" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_23" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_22" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_21" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_20" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_19" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_18" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_17" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_16" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_15" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_14" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_13" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_12" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_11" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_10" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_9" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_8" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_7" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_6" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_5" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_4" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_3" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_2" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_1" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_0" BEL
        "VexRiscv/IBusCachedPlugin_cache/_zz_3_" BEL
        "VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_31" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_30" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_29" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_28" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_27" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_26" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_25" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_24" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_23" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_22" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_21" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_20" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_19" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_18" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_17" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_16" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_15" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_14" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_13" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_12" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_11" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_10" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_9" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_8" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_7" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_6" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_5" BEL
        "netsoc_uart_phy_rx_busy" BEL "netsoc_sdram_cmd_payload_ras" BEL
        "netsoc_uart_phy_tx_busy" BEL "netsoc_uart_tx_pending" BEL
        "netsoc_uart_rx_fifo_readable" BEL "netsoc_uart_rx_pending" BEL
        "netsoc_timer0_zero_pending" BEL "spiflash_dq_oe" BEL
        "netsoc_sdram_bankmachine0_row_opened" BEL "spiflash_cs_n" BEL
        "spiflash_bus_ack" BEL "netsoc_sdram_bankmachine0_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine1_row_opened" BEL
        "netsoc_sdram_bankmachine2_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine1_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine2_row_opened" BEL
        "netsoc_sdram_bankmachine4_row_opened" BEL
        "netsoc_sdram_bankmachine3_row_opened" BEL
        "netsoc_sdram_bankmachine3_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine5_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine4_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine5_row_opened" BEL
        "netsoc_sdram_bankmachine6_row_opened" BEL
        "netsoc_sdram_bankmachine6_twtpcon_ready" BEL
        "netsoc_sdram_twtrcon_ready" BEL
        "netsoc_sdram_bankmachine7_row_opened" BEL
        "netsoc_sdram_bankmachine7_twtpcon_ready" BEL "netsoc_grant" BEL
        "netsoc_uart_tx_fifo_readable" BEL "reader_done_pending" BEL
        "serial_tx" BEL "netsoc_sdram_time1_0" BEL "netsoc_sdram_time1_1" BEL
        "netsoc_sdram_time1_2" BEL "netsoc_sdram_time1_3" BEL
        "netsoc_sdram_time0_0" BEL "netsoc_sdram_time0_1" BEL
        "netsoc_sdram_time0_2" BEL "netsoc_sdram_time0_3" BEL
        "netsoc_sdram_time0_4" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_2" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_1" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_done" BEL
        "VexRiscv/CsrPlugin_interrupt_valid" BEL
        "VexRiscv/IBusCachedPlugin_injector_decodeRemoved" BEL
        "VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_valid" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending" BEL
        "spiflash_clk" BEL "netsoc_bus_wishbone_ack" BEL
        "reader_slot_storage_full" BEL "writer_storage_full" BEL
        "reset_storage_full" BEL "reader_eventmanager_storage_full" BEL
        "spiflash_bitbang_en_storage_full" BEL "netsoc_timer0_en_storage_full"
        BEL "netsoc_timer0_eventmanager_storage_full" BEL "mode0" BEL
        "reader_fifo_consume" BEL "writer_fifo_consume" BEL
        "writer_fifo_produce" BEL "reader_fifo_produce" BEL "writer_slot" BEL
        "VexRiscv/memory_arbitration_isValid" BEL
        "VexRiscv/execute_arbitration_isValid" BEL
        "VexRiscv/execute_LightShifterPlugin_isActive" BEL
        "netsoc_sram_bus_ack" BEL "slave_sel_r_1" BEL "sram0_bus_ack1" BEL
        "sram1_bus_ack1" BEL "netsoc_interface_we" BEL
        "liteethphygmiimii_state_FSM_FFd1" BEL "VexRiscv/CsrPlugin_mip_MSIP"
        BEL "VexRiscv/CsrPlugin_mip_MEIP" BEL
        "VexRiscv/CsrPlugin_interrupt_code_3" BEL "VexRiscv/_zz_204_" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack"
        BEL "VexRiscv/_zz_162_" BEL
        "VexRiscv/decode_to_execute_REGFILE_WRITE_VALID" BEL
        "VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2" BEL
        "VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1" BEL
        "VexRiscv/_zz_116_" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_2" BEL
        "ddrphy_record2_wrdata_mask_0_BRB0" BEL
        "ddrphy_record2_wrdata_mask_0_BRB1" BEL
        "ddrphy_record2_wrdata_mask_0_BRB2" BEL
        "litedramwishbone2native_state_FSM_FFd1_BRB0" BEL
        "litedramwishbone2native_state_FSM_FFd1_BRB2" BEL
        "litedramwishbone2native_state_FSM_FFd1_BRB3" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB2"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB4"
        BEL "ddrphy_rddata_sr_4_BRB2" BEL "new_master_wdata_ready_BRB0" BEL
        "new_master_wdata_ready_BRB1" BEL "new_master_wdata_ready_BRB2" BEL
        "new_master_wdata_ready_BRB3" BEL "new_master_wdata_ready_BRB4" BEL
        "new_master_wdata_ready_BRB5" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_3_BRB0" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_3_BRB1" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_3_BRB2" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_3_BRB3" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_3_BRB4" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_3_BRB5" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_4_BRB0" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_4_BRB1" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_4_BRB3" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_4_BRB4" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_4_BRB5" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_5_BRB1" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_5_BRB2" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_5_BRB3" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_5_BRB4" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_5_BRB5" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd3_BRB0" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd3_BRB1" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd3_BRB2" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd3_BRB3" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd3_BRB4" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd3_BRB5" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd1_BRB0" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd1_BRB1" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd1_BRB2" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd1_BRB5" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB2"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB5"
        BEL "ddrphy_rddata_sr_3_BRB0" BEL "new_master_rdata_valid0_BRB25" BEL
        "new_master_rdata_valid0_BRB30" BEL "new_master_rdata_valid0_BRB35"
        BEL "ddrphy_rddata_sr_2_BRB0" BEL "ddrphy_rddata_sr_4_BRB5" BEL
        "netsoc_sdram_dfi_p0_rddata_en_BRB0" BEL
        "netsoc_sdram_dfi_p0_rddata_en_BRB3" BEL "ddrphy_rddata_sr_1_BRB0" BEL
        "ddrphy_rddata_sr_1_BRB1" BEL "ddrphy_rddata_sr_1_BRB5" BEL
        "ddrphy_rddata_sr_3_BRB5" BEL "new_master_rdata_valid0_BRB27" BEL
        "new_master_rdata_valid0_BRB36" BEL "ddrphy_rddata_sr_2_BRB6" BEL
        "ddrphy_rddata_sr_2_BRB7" BEL "new_master_rdata_valid4_BRB0" BEL
        "new_master_rdata_valid4_BRB1" BEL "new_master_rdata_valid4_BRB2" BEL
        "new_master_rdata_valid4_BRB3" BEL "new_master_rdata_valid4_BRB4" BEL
        "new_master_rdata_valid4_BRB5" BEL "ddrphy_rddata_sr_2_BRB5" BEL
        "ddrphy_rddata_sr_3_BRB13" BEL "new_master_rdata_valid3_BRB1" BEL
        "new_master_rdata_valid3_BRB14" BEL "new_master_rdata_valid3_BRB16"
        BEL "new_master_rdata_valid3_BRB2" BEL "new_master_rdata_valid3_BRB3"
        BEL "new_master_rdata_valid3_BRB4" BEL "new_master_rdata_valid3_BRB30"
        BEL "ddrphy_rddata_sr_4_BRB15" BEL "ddrphy_rddata_sr_4_BRB18" BEL
        "new_master_rdata_valid2_BRB21" BEL "new_master_rdata_valid2_BRB26"
        BEL "new_master_rdata_valid2_BRB3" BEL "new_master_rdata_valid2_BRB4"
        BEL "netsoc_sdram_dfi_p0_rddata_en_BRB1" BEL
        "netsoc_sdram_dfi_p0_rddata_en_BRB12" BEL
        "netsoc_sdram_dfi_p0_rddata_en_BRB14" BEL
        "netsoc_sdram_dfi_p0_rddata_en_BRB7" BEL
        "netsoc_sdram_dfi_p0_rddata_en_BRB17" BEL
        "netsoc_sdram_dfi_p0_rddata_en_BRB19" BEL
        "netsoc_sdram_dfi_p0_rddata_en_BRB20" BEL "VexRiscv/_zz_114_" BEL
        "FDPE" BEL "FDPE_1" BEL "FDPE_2" BEL "FDPE_3" BEL
        "Mmux_netsoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2363_OUT121_FRB"
        BEL
        "Mmux_GND_1_o_netsoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2354_OUT7111131_FRB"
        BEL
        "Mmux_GND_1_o_netsoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2354_OUT7111141_FRB"
        BEL
        "Mmux_GND_1_o_netsoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2354_OUT621113111_FRB"
        BEL
        "Mmux_GND_1_o_netsoc_csrbankarray_interface1_bank_bus_adr[4]_mux_2347_OUT4141_FRB"
        BEL "bankmachine0_state_FSM_FFd1-In11_FRB" BEL "storage_full_2" PIN
        "Mram_mem_grain01_pins<20>" PIN "Mram_mem_grain01_pins<21>" PIN
        "Mram_mem_grain31_pins<20>" PIN "Mram_mem_grain31_pins<21>" PIN
        "Mram_mem_grain11_pins<20>" PIN "Mram_mem_grain11_pins<21>" PIN
        "Mram_mem_grain21_pins<20>" PIN "Mram_mem_grain21_pins<21>" PIN
        "Mram_mem_grain0_11_pins<20>" PIN "Mram_mem_grain0_11_pins<21>" PIN
        "Mram_mem_grain1_11_pins<20>" PIN "Mram_mem_grain1_11_pins<21>" PIN
        "Mram_mem_grain2_11_pins<20>" PIN "Mram_mem_grain2_11_pins<21>" PIN
        "Mram_mem_grain3_11_pins<20>" PIN "Mram_mem_grain3_11_pins<21>" PIN
        "Mram_mem_4_pins<18>" PIN "Mram_mem_4_pins<19>" PIN
        "Mram_mem_3_pins<18>" PIN "Mram_mem_3_pins<19>" PIN
        "Mram_storage_125_pins<20>" PIN "Mram_mem_13_pins<9>" PIN
        "Mram_mem_11_pins<9>" PIN "Mram_mem_12_pins<9>" PIN
        "Mram_mem_14_pins<9>" PIN "Mram_mem_15_pins<9>" PIN
        "Mram_mem_16_pins<9>" PIN "Mram_mem_17_pins<9>" PIN
        "Mram_mem_110_pins<9>" PIN "Mram_mem_18_pins<9>" PIN
        "Mram_mem_19_pins<9>" PIN "Mram_mem_111_pins<9>" PIN
        "Mram_mem_112_pins<9>" PIN "Mram_mem_113_pins<9>" PIN
        "Mram_mem_114_pins<9>" PIN "Mram_mem_115_pins<9>" PIN
        "Mram_mem_116_pins<9>" PIN "Mram_tag_mem1_pins<10>" PIN
        "Mram_data_mem1_pins<9>" PIN "Mram_data_mem4_pins<9>" PIN
        "Mram_data_mem2_pins<9>" PIN "Mram_data_mem3_pins<9>" PIN
        "Mram_storage_131_pins<17>" PIN "Mram_storage_132_pins<21>" PIN
        "Mram_storage_124_pins<16>" PIN "Mram_tag_mem2_pins<11>" PIN
        "VexRiscv/Mram_RegFilePlugin_regFile1_pins<16>" PIN
        "VexRiscv/Mram_RegFilePlugin_regFile1_pins<17>" PIN
        "VexRiscv/Mram_RegFilePlugin_regFile_pins<16>" PIN
        "VexRiscv/Mram_RegFilePlugin_regFile_pins<17>" PIN
        "VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_pins<16>" PIN
        "VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_pins<17>" PIN
        "VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_pins<18>" PIN
        "VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_pins<19>" PIN
        "Mram_mem32_pins<14>" PIN "Mram_mem31_pins<14>" PIN
        "Mram_mem30_pins<14>" PIN "Mram_mem29_pins<14>" PIN
        "Mram_mem28_pins<14>" PIN "Mram_mem27_pins<14>" PIN
        "Mram_mem26_pins<14>" PIN "Mram_mem25_pins<14>" PIN
        "Mram_mem24_pins<14>" PIN "Mram_mem23_pins<14>" PIN
        "Mram_mem22_pins<14>" PIN "Mram_mem21_pins<14>" PIN
        "Mram_mem20_pins<14>" PIN "Mram_mem19_pins<14>" PIN
        "Mram_mem18_pins<14>" PIN "Mram_mem17_pins<14>" PIN
        "Mram_mem16_pins<14>" PIN "Mram_mem15_pins<14>" PIN
        "Mram_mem14_pins<14>" PIN "Mram_mem13_pins<14>" PIN
        "Mram_mem12_pins<14>" PIN "Mram_mem11_pins<14>" PIN
        "Mram_mem10_pins<14>" PIN "Mram_mem9_pins<14>" PIN
        "Mram_mem8_pins<14>" PIN "Mram_mem7_pins<14>" PIN "Mram_mem6_pins<14>"
        PIN "Mram_mem5_pins<14>" PIN "Mram_mem4_pins<14>" PIN
        "Mram_mem3_pins<14>" PIN "Mram_mem2_pins<14>" PIN "Mram_mem1_pins<14>"
        BEL "Mshreg_ddrphy_rddata_sr_1_BRB3" BEL "ddrphy_rddata_sr_1_BRB3" BEL
        "Mshreg_ddrphy_rddata_sr_1_BRB2" BEL "ddrphy_rddata_sr_1_BRB2" BEL
        "Mshreg_ddrphy_rddata_sr_1_BRB4" BEL "ddrphy_rddata_sr_1_BRB4" BEL
        "Mshreg_ddrphy_rddata_sr_2_BRB8" BEL "ddrphy_rddata_sr_2_BRB8" BEL
        "Mshreg_ddrphy_rddata_sr_2_BRB9" BEL "ddrphy_rddata_sr_2_BRB9" BEL
        "Mshreg_ddrphy_rddata_sr_2_BRB10" BEL "ddrphy_rddata_sr_2_BRB10" BEL
        "Mshreg_ddrphy_rddata_sr_2_BRB11" BEL "ddrphy_rddata_sr_2_BRB11" BEL
        "Mshreg_ddrphy_rddata_sr_2_BRB12" BEL "ddrphy_rddata_sr_2_BRB12" BEL
        "Mshreg_new_master_rdata_valid3_BRB6" BEL
        "new_master_rdata_valid3_BRB61" BEL
        "Mshreg_new_master_rdata_valid2_BRB14" BEL
        "new_master_rdata_valid2_BRB14" BEL
        "Mshreg_new_master_rdata_valid2_BRB16" BEL
        "new_master_rdata_valid2_BRB16" BEL
        "Mshreg_new_master_rdata_valid3_BRB7" BEL
        "new_master_rdata_valid3_BRB7" BEL "Mshreg_ddrphy_rddata_sr_3_BRB1"
        BEL "ddrphy_rddata_sr_3_BRB1" BEL "Mshreg_ddrphy_rddata_sr_3_BRB14"
        BEL "ddrphy_rddata_sr_3_BRB14" BEL "Mshreg_ddrphy_rddata_sr_3_BRB15"
        BEL "ddrphy_rddata_sr_3_BRB15" BEL "Mshreg_ddrphy_rddata_sr_3_BRB17"
        BEL "ddrphy_rddata_sr_3_BRB17" BEL "Mshreg_ddrphy_rddata_sr_3_BRB6"
        BEL "ddrphy_rddata_sr_3_BRB6" BEL
        "Mshreg_new_master_rdata_valid3_BRB9" BEL
        "new_master_rdata_valid3_BRB91" BEL
        "Mshreg_new_master_rdata_valid3_BRB0" BEL
        "new_master_rdata_valid3_BRB01" BEL
        "Mshreg_new_master_rdata_valid3_BRB8" BEL
        "new_master_rdata_valid3_BRB81" BEL
        "Mshreg_new_master_rdata_valid3_BRB10" BEL
        "new_master_rdata_valid3_BRB10" BEL
        "Mshreg_new_master_rdata_valid3_BRB11" BEL
        "new_master_rdata_valid3_BRB11" BEL
        "Mshreg_new_master_rdata_valid3_BRB12" BEL
        "new_master_rdata_valid3_BRB12" BEL
        "Mshreg_new_master_rdata_valid3_BRB13" BEL
        "new_master_rdata_valid3_BRB13" BEL
        "Mshreg_new_master_rdata_valid3_BRB15" BEL
        "new_master_rdata_valid3_BRB15" BEL
        "Mshreg_new_master_rdata_valid3_BRB17" BEL
        "new_master_rdata_valid3_BRB17" BEL
        "Mshreg_new_master_rdata_valid3_BRB18" BEL
        "new_master_rdata_valid3_BRB18" BEL
        "Mshreg_new_master_rdata_valid3_BRB20" BEL
        "new_master_rdata_valid3_BRB20" BEL
        "Mshreg_new_master_rdata_valid3_BRB22" BEL
        "new_master_rdata_valid3_BRB22" BEL
        "Mshreg_new_master_rdata_valid3_BRB23" BEL
        "new_master_rdata_valid3_BRB23" BEL
        "Mshreg_new_master_rdata_valid3_BRB25" BEL
        "new_master_rdata_valid3_BRB25" BEL
        "Mshreg_new_master_rdata_valid3_BRB27" BEL
        "new_master_rdata_valid3_BRB27" BEL
        "Mshreg_new_master_rdata_valid1_BRB21" BEL
        "new_master_rdata_valid1_BRB21" BEL
        "Mshreg_new_master_rdata_valid1_BRB26" BEL
        "new_master_rdata_valid1_BRB26" BEL
        "Mshreg_new_master_rdata_valid3_BRB32" BEL
        "new_master_rdata_valid3_BRB32" BEL
        "Mshreg_new_master_rdata_valid3_BRB28" BEL
        "new_master_rdata_valid3_BRB28" BEL
        "Mshreg_new_master_rdata_valid3_BRB31" BEL
        "new_master_rdata_valid3_BRB31" BEL
        "Mshreg_new_master_rdata_valid3_BRB33" BEL
        "new_master_rdata_valid3_BRB33" BEL "Mshreg_ddrphy_rddata_sr_4_BRB6"
        BEL "ddrphy_rddata_sr_4_BRB6" BEL "Mshreg_ddrphy_rddata_sr_4_BRB13"
        BEL "ddrphy_rddata_sr_4_BRB13" BEL "Mshreg_ddrphy_rddata_sr_4_BRB16"
        BEL "ddrphy_rddata_sr_4_BRB16" BEL "Mshreg_ddrphy_rddata_sr_4_BRB17"
        BEL "ddrphy_rddata_sr_4_BRB17" BEL
        "Mshreg_new_master_rdata_valid2_BRB5" BEL
        "new_master_rdata_valid2_BRB5" BEL
        "Mshreg_new_master_rdata_valid2_BRB19" BEL
        "new_master_rdata_valid2_BRB19" BEL
        "Mshreg_new_master_rdata_valid2_BRB24" BEL
        "new_master_rdata_valid2_BRB24" BEL
        "Mshreg_new_master_rdata_valid2_BRB29" BEL
        "new_master_rdata_valid2_BRB29" BEL
        "Mshreg_new_master_rdata_valid2_BRB1" BEL
        "new_master_rdata_valid2_BRB1" BEL
        "Mshreg_new_master_rdata_valid2_BRB34" BEL
        "new_master_rdata_valid2_BRB34" BEL
        "Mshreg_new_master_rdata_valid2_BRB36" BEL
        "new_master_rdata_valid2_BRB36" BEL
        "Mshreg_new_master_rdata_valid2_BRB38" BEL
        "new_master_rdata_valid2_BRB38" BEL
        "Mshreg_new_master_rdata_valid2_BRB2" BEL
        "new_master_rdata_valid2_BRB2" BEL
        "Mshreg_new_master_rdata_valid2_BRB43" BEL
        "new_master_rdata_valid2_BRB43" BEL
        "Mshreg_new_master_rdata_valid2_BRB39" BEL
        "new_master_rdata_valid2_BRB39" BEL
        "Mshreg_new_master_rdata_valid2_BRB41" BEL
        "new_master_rdata_valid2_BRB41" BEL
        "Mshreg_new_master_rdata_valid2_BRB44" BEL
        "new_master_rdata_valid2_BRB44" BEL
        "Mshreg_new_master_rdata_valid2_BRB46" BEL
        "new_master_rdata_valid2_BRB46" BEL
        "Mshreg_new_master_rdata_valid2_BRB47" BEL
        "new_master_rdata_valid2_BRB47" BEL
        "Mshreg_new_master_rdata_valid2_BRB49" BEL
        "new_master_rdata_valid2_BRB49" BEL
        "Mshreg_new_master_rdata_valid2_BRB51" BEL
        "new_master_rdata_valid2_BRB51" BEL
        "Mshreg_new_master_rdata_valid2_BRB53" BEL
        "new_master_rdata_valid2_BRB53" BEL
        "Mshreg_new_master_rdata_valid1_BRB30" BEL
        "new_master_rdata_valid1_BRB30" BEL
        "Mshreg_new_master_rdata_valid1_BRB35" BEL
        "new_master_rdata_valid1_BRB35" BEL
        "Mshreg_new_master_rdata_valid1_BRB40" BEL
        "new_master_rdata_valid1_BRB40" BEL
        "Mshreg_new_master_rdata_valid1_BRB45" BEL
        "new_master_rdata_valid1_BRB45" BEL
        "Mshreg_new_master_rdata_valid1_BRB3" BEL
        "new_master_rdata_valid1_BRB3" BEL
        "Mshreg_new_master_rdata_valid1_BRB48" BEL
        "new_master_rdata_valid1_BRB48" BEL
        "Mshreg_new_master_rdata_valid1_BRB52" BEL
        "new_master_rdata_valid1_BRB52" BEL
        "Mshreg_new_master_rdata_valid1_BRB55" BEL
        "new_master_rdata_valid1_BRB55" BEL "sys_rst_shift1" BEL
        "sys_rst_shift2" BEL "sys_rst_shift3" BEL
        "new_master_rdata_valid3_BRB6" BEL "new_master_rdata_valid3_BRB9" BEL
        "sys_rst_shift11" BEL "sys_rst_shift21" BEL "sys_rst_shift31" BEL
        "new_master_rdata_valid3_BRB0" BEL "new_master_rdata_valid3_BRB8" BEL
        "Mram_storage_17/SP" BEL "Mram_storage_17/DP" BEL "Mram_storage_11/SP"
        BEL "Mram_storage_11/DP" BEL "Mram_storage_16/SP" BEL
        "Mram_storage_16/DP" BEL "Mram_storage_110/SP" BEL
        "Mram_storage_110/DP" BEL "Mram_storage_18/SP" BEL
        "Mram_storage_18/DP" BEL "Mram_storage_19/SP" BEL "Mram_storage_19/DP"
        BEL "Mram_storage_120/SP" BEL "Mram_storage_120/DP" BEL
        "Mram_storage_121/SP" BEL "Mram_storage_121/DP" BEL
        "Mram_storage_23/SP" BEL "Mram_storage_23/DP" BEL "Mram_storage_21/SP"
        BEL "Mram_storage_21/DP" BEL "Mram_storage_22/SP" BEL
        "Mram_storage_22/DP" BEL "Mram_storage_24/SP" BEL "Mram_storage_24/DP"
        BEL "Mram_storage_25/SP" BEL "Mram_storage_25/DP" BEL
        "Mram_storage_26/SP" BEL "Mram_storage_26/DP" BEL "Mram_storage_27/SP"
        BEL "Mram_storage_27/DP" BEL "Mram_storage_28/SP" BEL
        "Mram_storage_28/DP" BEL "Mram_storage_101/DP" BEL
        "Mram_storage_101/SP" BEL "Mram_storage_1010/DP" BEL
        "Mram_storage_1010/SP" BEL "Mram_storage_1011/DP" BEL
        "Mram_storage_1011/SP" BEL "Mram_storage_1012/DP" BEL
        "Mram_storage_1012/SP" BEL "Mram_storage_1013/DP" BEL
        "Mram_storage_1013/SP" BEL "Mram_storage_1014/DP" BEL
        "Mram_storage_1014/SP" BEL "Mram_storage_1015/DP" BEL
        "Mram_storage_1015/SP" BEL "Mram_storage_1016/DP" BEL
        "Mram_storage_1016/SP" BEL "Mram_storage_1017/DP" BEL
        "Mram_storage_1017/SP" BEL "Mram_storage_1018/DP" BEL
        "Mram_storage_1018/SP" BEL "Mram_storage_1019/DP" BEL
        "Mram_storage_1019/SP" BEL "Mram_storage_102/DP" BEL
        "Mram_storage_102/SP" BEL "Mram_storage_1020/DP" BEL
        "Mram_storage_1020/SP" BEL "Mram_storage_1021/DP" BEL
        "Mram_storage_1021/SP" BEL "Mram_storage_1022/DP" BEL
        "Mram_storage_1022/SP" BEL "Mram_storage_103/DP" BEL
        "Mram_storage_103/SP" BEL "Mram_storage_104/DP" BEL
        "Mram_storage_104/SP" BEL "Mram_storage_105/DP" BEL
        "Mram_storage_105/SP" BEL "Mram_storage_106/DP" BEL
        "Mram_storage_106/SP" BEL "Mram_storage_107/DP" BEL
        "Mram_storage_107/SP" BEL "Mram_storage_108/DP" BEL
        "Mram_storage_108/SP" BEL "Mram_storage_109/DP" BEL
        "Mram_storage_109/SP" BEL "Mram_storage_141/DP" BEL
        "Mram_storage_141/SP" BEL "Mram_storage_1410/DP" BEL
        "Mram_storage_1410/SP" BEL "Mram_storage_1411/DP" BEL
        "Mram_storage_1411/SP" BEL "Mram_storage_1412/DP" BEL
        "Mram_storage_1412/SP" BEL "Mram_storage_1413/DP" BEL
        "Mram_storage_1413/SP" BEL "Mram_storage_1414/DP" BEL
        "Mram_storage_1414/SP" BEL "Mram_storage_1415/DP" BEL
        "Mram_storage_1415/SP" BEL "Mram_storage_1416/DP" BEL
        "Mram_storage_1416/SP" BEL "Mram_storage_1417/DP" BEL
        "Mram_storage_1417/SP" BEL "Mram_storage_1418/DP" BEL
        "Mram_storage_1418/SP" BEL "Mram_storage_1419/DP" BEL
        "Mram_storage_1419/SP" BEL "Mram_storage_142/DP" BEL
        "Mram_storage_142/SP" BEL "Mram_storage_1420/DP" BEL
        "Mram_storage_1420/SP" BEL "Mram_storage_1421/DP" BEL
        "Mram_storage_1421/SP" BEL "Mram_storage_1422/DP" BEL
        "Mram_storage_1422/SP" BEL "Mram_storage_1423/DP" BEL
        "Mram_storage_1423/SP" BEL "Mram_storage_1424/DP" BEL
        "Mram_storage_1424/SP" BEL "Mram_storage_1425/DP" BEL
        "Mram_storage_1425/SP" BEL "Mram_storage_1426/DP" BEL
        "Mram_storage_1426/SP" BEL "Mram_storage_1427/DP" BEL
        "Mram_storage_1427/SP" BEL "Mram_storage_1428/DP" BEL
        "Mram_storage_1428/SP" BEL "Mram_storage_1429/DP" BEL
        "Mram_storage_1429/SP" BEL "Mram_storage_143/DP" BEL
        "Mram_storage_143/SP" BEL "Mram_storage_1430/DP" BEL
        "Mram_storage_1430/SP" BEL "Mram_storage_1431/DP" BEL
        "Mram_storage_1431/SP" BEL "Mram_storage_1432/DP" BEL
        "Mram_storage_1432/SP" BEL "Mram_storage_1433/DP" BEL
        "Mram_storage_1433/SP" BEL "Mram_storage_144/DP" BEL
        "Mram_storage_144/SP" BEL "Mram_storage_145/DP" BEL
        "Mram_storage_145/SP" BEL "Mram_storage_146/DP" BEL
        "Mram_storage_146/SP" BEL "Mram_storage_147/DP" BEL
        "Mram_storage_147/SP" BEL "Mram_storage_148/DP" BEL
        "Mram_storage_148/SP" BEL "Mram_storage_149/DP" BEL
        "Mram_storage_149/SP" BEL "Mram_storage_151/DP" BEL
        "Mram_storage_151/SP" BEL "Mram_storage_1510/DP" BEL
        "Mram_storage_1510/SP" BEL "Mram_storage_1511/DP" BEL
        "Mram_storage_1511/SP" BEL "Mram_storage_1512/DP" BEL
        "Mram_storage_1512/SP" BEL "Mram_storage_152/DP" BEL
        "Mram_storage_152/SP" BEL "Mram_storage_153/DP" BEL
        "Mram_storage_153/SP" BEL "Mram_storage_154/DP" BEL
        "Mram_storage_154/SP" BEL "Mram_storage_155/DP" BEL
        "Mram_storage_155/SP" BEL "Mram_storage_156/DP" BEL
        "Mram_storage_156/SP" BEL "Mram_storage_157/DP" BEL
        "Mram_storage_157/SP" BEL "Mram_storage_158/DP" BEL
        "Mram_storage_158/SP" BEL "Mram_storage_159/DP" BEL
        "Mram_storage_159/SP" BEL "Mram_storage_31/DP" BEL
        "Mram_storage_31/SP" BEL "Mram_storage_310/DP" BEL
        "Mram_storage_310/SP" BEL "Mram_storage_311/DP" BEL
        "Mram_storage_311/SP" BEL "Mram_storage_312/DP" BEL
        "Mram_storage_312/SP" BEL "Mram_storage_313/DP" BEL
        "Mram_storage_313/SP" BEL "Mram_storage_314/DP" BEL
        "Mram_storage_314/SP" BEL "Mram_storage_315/DP" BEL
        "Mram_storage_315/SP" BEL "Mram_storage_316/DP" BEL
        "Mram_storage_316/SP" BEL "Mram_storage_317/DP" BEL
        "Mram_storage_317/SP" BEL "Mram_storage_318/DP" BEL
        "Mram_storage_318/SP" BEL "Mram_storage_319/DP" BEL
        "Mram_storage_319/SP" BEL "Mram_storage_32/DP" BEL
        "Mram_storage_32/SP" BEL "Mram_storage_320/DP" BEL
        "Mram_storage_320/SP" BEL "Mram_storage_321/DP" BEL
        "Mram_storage_321/SP" BEL "Mram_storage_322/DP" BEL
        "Mram_storage_322/SP" BEL "Mram_storage_33/DP" BEL
        "Mram_storage_33/SP" BEL "Mram_storage_34/DP" BEL "Mram_storage_34/SP"
        BEL "Mram_storage_35/DP" BEL "Mram_storage_35/SP" BEL
        "Mram_storage_36/DP" BEL "Mram_storage_36/SP" BEL "Mram_storage_37/DP"
        BEL "Mram_storage_37/SP" BEL "Mram_storage_38/DP" BEL
        "Mram_storage_38/SP" BEL "Mram_storage_39/DP" BEL "Mram_storage_39/SP"
        BEL "Mram_storage_41/DP" BEL "Mram_storage_41/SP" BEL
        "Mram_storage_410/DP" BEL "Mram_storage_410/SP" BEL
        "Mram_storage_411/DP" BEL "Mram_storage_411/SP" BEL
        "Mram_storage_412/DP" BEL "Mram_storage_412/SP" BEL
        "Mram_storage_413/DP" BEL "Mram_storage_413/SP" BEL
        "Mram_storage_414/DP" BEL "Mram_storage_414/SP" BEL
        "Mram_storage_415/DP" BEL "Mram_storage_415/SP" BEL
        "Mram_storage_416/DP" BEL "Mram_storage_416/SP" BEL
        "Mram_storage_417/DP" BEL "Mram_storage_417/SP" BEL
        "Mram_storage_418/DP" BEL "Mram_storage_418/SP" BEL
        "Mram_storage_419/DP" BEL "Mram_storage_419/SP" BEL
        "Mram_storage_42/DP" BEL "Mram_storage_42/SP" BEL
        "Mram_storage_420/DP" BEL "Mram_storage_420/SP" BEL
        "Mram_storage_421/DP" BEL "Mram_storage_421/SP" BEL
        "Mram_storage_422/DP" BEL "Mram_storage_422/SP" BEL
        "Mram_storage_43/DP" BEL "Mram_storage_43/SP" BEL "Mram_storage_44/DP"
        BEL "Mram_storage_44/SP" BEL "Mram_storage_45/DP" BEL
        "Mram_storage_45/SP" BEL "Mram_storage_46/DP" BEL "Mram_storage_46/SP"
        BEL "Mram_storage_47/DP" BEL "Mram_storage_47/SP" BEL
        "Mram_storage_48/DP" BEL "Mram_storage_48/SP" BEL "Mram_storage_49/DP"
        BEL "Mram_storage_49/SP" BEL "Mram_storage_51/DP" BEL
        "Mram_storage_51/SP" BEL "Mram_storage_510/DP" BEL
        "Mram_storage_510/SP" BEL "Mram_storage_511/DP" BEL
        "Mram_storage_511/SP" BEL "Mram_storage_512/DP" BEL
        "Mram_storage_512/SP" BEL "Mram_storage_513/DP" BEL
        "Mram_storage_513/SP" BEL "Mram_storage_514/DP" BEL
        "Mram_storage_514/SP" BEL "Mram_storage_515/DP" BEL
        "Mram_storage_515/SP" BEL "Mram_storage_516/DP" BEL
        "Mram_storage_516/SP" BEL "Mram_storage_517/DP" BEL
        "Mram_storage_517/SP" BEL "Mram_storage_518/DP" BEL
        "Mram_storage_518/SP" BEL "Mram_storage_519/DP" BEL
        "Mram_storage_519/SP" BEL "Mram_storage_52/DP" BEL
        "Mram_storage_52/SP" BEL "Mram_storage_520/DP" BEL
        "Mram_storage_520/SP" BEL "Mram_storage_521/DP" BEL
        "Mram_storage_521/SP" BEL "Mram_storage_522/DP" BEL
        "Mram_storage_522/SP" BEL "Mram_storage_53/DP" BEL
        "Mram_storage_53/SP" BEL "Mram_storage_54/DP" BEL "Mram_storage_54/SP"
        BEL "Mram_storage_55/DP" BEL "Mram_storage_55/SP" BEL
        "Mram_storage_56/DP" BEL "Mram_storage_56/SP" BEL "Mram_storage_57/DP"
        BEL "Mram_storage_57/SP" BEL "Mram_storage_58/DP" BEL
        "Mram_storage_58/SP" BEL "Mram_storage_59/DP" BEL "Mram_storage_59/SP"
        BEL "Mram_storage_61/DP" BEL "Mram_storage_61/SP" BEL
        "Mram_storage_610/DP" BEL "Mram_storage_610/SP" BEL
        "Mram_storage_611/DP" BEL "Mram_storage_611/SP" BEL
        "Mram_storage_612/DP" BEL "Mram_storage_612/SP" BEL
        "Mram_storage_613/DP" BEL "Mram_storage_613/SP" BEL
        "Mram_storage_614/DP" BEL "Mram_storage_614/SP" BEL
        "Mram_storage_615/DP" BEL "Mram_storage_615/SP" BEL
        "Mram_storage_616/DP" BEL "Mram_storage_616/SP" BEL
        "Mram_storage_617/DP" BEL "Mram_storage_617/SP" BEL
        "Mram_storage_618/DP" BEL "Mram_storage_618/SP" BEL
        "Mram_storage_619/DP" BEL "Mram_storage_619/SP" BEL
        "Mram_storage_62/DP" BEL "Mram_storage_62/SP" BEL
        "Mram_storage_620/DP" BEL "Mram_storage_620/SP" BEL
        "Mram_storage_621/DP" BEL "Mram_storage_621/SP" BEL
        "Mram_storage_622/DP" BEL "Mram_storage_622/SP" BEL
        "Mram_storage_63/DP" BEL "Mram_storage_63/SP" BEL "Mram_storage_64/DP"
        BEL "Mram_storage_64/SP" BEL "Mram_storage_65/DP" BEL
        "Mram_storage_65/SP" BEL "Mram_storage_66/DP" BEL "Mram_storage_66/SP"
        BEL "Mram_storage_67/DP" BEL "Mram_storage_67/SP" BEL
        "Mram_storage_68/DP" BEL "Mram_storage_68/SP" BEL "Mram_storage_69/DP"
        BEL "Mram_storage_69/SP" BEL "Mram_storage_71/DP" BEL
        "Mram_storage_71/SP" BEL "Mram_storage_710/DP" BEL
        "Mram_storage_710/SP" BEL "Mram_storage_711/DP" BEL
        "Mram_storage_711/SP" BEL "Mram_storage_712/DP" BEL
        "Mram_storage_712/SP" BEL "Mram_storage_713/DP" BEL
        "Mram_storage_713/SP" BEL "Mram_storage_714/DP" BEL
        "Mram_storage_714/SP" BEL "Mram_storage_715/DP" BEL
        "Mram_storage_715/SP" BEL "Mram_storage_716/DP" BEL
        "Mram_storage_716/SP" BEL "Mram_storage_717/DP" BEL
        "Mram_storage_717/SP" BEL "Mram_storage_718/DP" BEL
        "Mram_storage_718/SP" BEL "Mram_storage_719/DP" BEL
        "Mram_storage_719/SP" BEL "Mram_storage_72/DP" BEL
        "Mram_storage_72/SP" BEL "Mram_storage_720/DP" BEL
        "Mram_storage_720/SP" BEL "Mram_storage_721/DP" BEL
        "Mram_storage_721/SP" BEL "Mram_storage_722/DP" BEL
        "Mram_storage_722/SP" BEL "Mram_storage_73/DP" BEL
        "Mram_storage_73/SP" BEL "Mram_storage_74/DP" BEL "Mram_storage_74/SP"
        BEL "Mram_storage_75/DP" BEL "Mram_storage_75/SP" BEL
        "Mram_storage_76/DP" BEL "Mram_storage_76/SP" BEL "Mram_storage_77/DP"
        BEL "Mram_storage_77/SP" BEL "Mram_storage_78/DP" BEL
        "Mram_storage_78/SP" BEL "Mram_storage_79/DP" BEL "Mram_storage_79/SP"
        BEL "Mram_storage_81/DP" BEL "Mram_storage_81/SP" BEL
        "Mram_storage_810/DP" BEL "Mram_storage_810/SP" BEL
        "Mram_storage_811/DP" BEL "Mram_storage_811/SP" BEL
        "Mram_storage_812/DP" BEL "Mram_storage_812/SP" BEL
        "Mram_storage_813/DP" BEL "Mram_storage_813/SP" BEL
        "Mram_storage_814/DP" BEL "Mram_storage_814/SP" BEL
        "Mram_storage_815/DP" BEL "Mram_storage_815/SP" BEL
        "Mram_storage_816/DP" BEL "Mram_storage_816/SP" BEL
        "Mram_storage_817/DP" BEL "Mram_storage_817/SP" BEL
        "Mram_storage_818/DP" BEL "Mram_storage_818/SP" BEL
        "Mram_storage_819/DP" BEL "Mram_storage_819/SP" BEL
        "Mram_storage_82/DP" BEL "Mram_storage_82/SP" BEL
        "Mram_storage_820/DP" BEL "Mram_storage_820/SP" BEL
        "Mram_storage_821/DP" BEL "Mram_storage_821/SP" BEL
        "Mram_storage_822/DP" BEL "Mram_storage_822/SP" BEL
        "Mram_storage_83/DP" BEL "Mram_storage_83/SP" BEL "Mram_storage_84/DP"
        BEL "Mram_storage_84/SP" BEL "Mram_storage_85/DP" BEL
        "Mram_storage_85/SP" BEL "Mram_storage_86/DP" BEL "Mram_storage_86/SP"
        BEL "Mram_storage_87/DP" BEL "Mram_storage_87/SP" BEL
        "Mram_storage_88/DP" BEL "Mram_storage_88/SP" BEL "Mram_storage_89/DP"
        BEL "Mram_storage_89/SP" BEL "Mram_storage_91/DP" BEL
        "Mram_storage_91/SP" BEL "Mram_storage_910/DP" BEL
        "Mram_storage_910/SP" BEL "Mram_storage_911/DP" BEL
        "Mram_storage_911/SP" BEL "Mram_storage_912/DP" BEL
        "Mram_storage_912/SP" BEL "Mram_storage_913/DP" BEL
        "Mram_storage_913/SP" BEL "Mram_storage_914/DP" BEL
        "Mram_storage_914/SP" BEL "Mram_storage_915/DP" BEL
        "Mram_storage_915/SP" BEL "Mram_storage_916/DP" BEL
        "Mram_storage_916/SP" BEL "Mram_storage_917/DP" BEL
        "Mram_storage_917/SP" BEL "Mram_storage_918/DP" BEL
        "Mram_storage_918/SP" BEL "Mram_storage_919/DP" BEL
        "Mram_storage_919/SP" BEL "Mram_storage_92/DP" BEL
        "Mram_storage_92/SP" BEL "Mram_storage_920/DP" BEL
        "Mram_storage_920/SP" BEL "Mram_storage_921/DP" BEL
        "Mram_storage_921/SP" BEL "Mram_storage_922/DP" BEL
        "Mram_storage_922/SP" BEL "Mram_storage_93/DP" BEL
        "Mram_storage_93/SP" BEL "Mram_storage_94/DP" BEL "Mram_storage_94/SP"
        BEL "Mram_storage_95/DP" BEL "Mram_storage_95/SP" BEL
        "Mram_storage_96/DP" BEL "Mram_storage_96/SP" BEL "Mram_storage_97/DP"
        BEL "Mram_storage_97/SP" BEL "Mram_storage_98/DP" BEL
        "Mram_storage_98/SP" BEL "Mram_storage_99/DP" BEL
        "Mram_storage_99/SP";
TIMEGRP TIGsys_clk = BEL "xilinxmultiregimpl0_regs0" BEL
        "xilinxmultiregimpl4_regs0" BEL "xilinxmultiregimpl1_regs0" BEL
        "xilinxmultiregimpl0_regs1" BEL "xilinxmultiregimpl3_regs0" BEL
        "toggle_o_r" BEL "xilinxmultiregimpl1_regs1" BEL
        "ps_crc_error_toggle_o_r" BEL "xilinxmultiregimpl4_regs1" BEL
        "netsoc_uart_phy_rx_r" BEL "netsoc_uart_phy_rx_reg_0" BEL
        "netsoc_uart_phy_rx_reg_1" BEL "netsoc_uart_phy_rx_reg_2" BEL
        "netsoc_uart_phy_rx_reg_3" BEL "netsoc_uart_phy_rx_reg_4" BEL
        "netsoc_uart_phy_rx_reg_5" BEL "netsoc_uart_phy_rx_reg_6" BEL
        "netsoc_uart_phy_rx_reg_7" BEL "ps_preamble_error_toggle_o_r" BEL
        "xilinxmultiregimpl3_regs1" BEL "netsoc_rom_bus_ack" BEL
        "netsoc_bus_wishbone_dat_r_0" BEL "netsoc_bus_wishbone_dat_r_1" BEL
        "netsoc_bus_wishbone_dat_r_2" BEL "netsoc_bus_wishbone_dat_r_3" BEL
        "netsoc_bus_wishbone_dat_r_4" BEL "netsoc_bus_wishbone_dat_r_5" BEL
        "netsoc_bus_wishbone_dat_r_6" BEL "netsoc_bus_wishbone_dat_r_7" BEL
        "netsoc_uart_phy_sink_ready" BEL "netsoc_uart_tx_old_trigger" BEL
        "netsoc_timer0_zero_old_trigger" BEL "netsoc_uart_rx_old_trigger" BEL
        "ddrphy_phase_sys" BEL "ddrphy_rddata_sr_0" BEL "ddrphy_drive_dq_n1"
        BEL "ddrphy_wrdata_en_d" BEL "netsoc_sdram_cmd_payload_a_10" BEL
        "netsoc_sdram_cmd_payload_cas" BEL "netsoc_sdram_cmd_payload_we" BEL
        "netsoc_sdram_generator_done" BEL "sram1_bus_ack0" BEL "reader_last_d"
        BEL "sram0_bus_ack0" BEL "slave_sel_r_0" BEL "slave_sel_r_2" BEL
        "slave_sel_r_3" BEL "netsoc_slave_sel_r_0" BEL "netsoc_slave_sel_r_1"
        BEL "netsoc_slave_sel_r_2" BEL "netsoc_slave_sel_r_3" BEL
        "netsoc_slave_sel_r_4" BEL "netsoc_slave_sel_r_5" BEL
        "netsoc_csrbankarray_sel_r" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_7" BEL
        "netsoc_sdram_dfi_p0_cas_n" BEL "netsoc_sdram_dfi_p1_cas_n" BEL
        "netsoc_sdram_dfi_p0_ras_n" BEL "netsoc_sdram_dfi_p0_we_n" BEL
        "netsoc_sdram_dfi_p1_ras_n" BEL "netsoc_sdram_dfi_p1_we_n" BEL
        "spiflash_counter_0" BEL "spiflash_counter_1" BEL "spiflash_counter_2"
        BEL "spiflash_counter_3" BEL "spiflash_counter_4" BEL
        "spiflash_counter_5" BEL "spiflash_counter_6" BEL "spiflash_counter_7"
        BEL "netsoc_sdram_generator_counter_0" BEL
        "netsoc_sdram_generator_counter_1" BEL
        "netsoc_sdram_generator_counter_2" BEL
        "netsoc_sdram_generator_counter_3" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_valid_n" BEL
        "writer_errors_status_0" BEL "writer_errors_status_1" BEL
        "writer_errors_status_2" BEL "writer_errors_status_3" BEL
        "writer_errors_status_4" BEL "writer_errors_status_5" BEL
        "writer_errors_status_6" BEL "writer_errors_status_7" BEL
        "writer_errors_status_8" BEL "writer_errors_status_9" BEL
        "writer_errors_status_10" BEL "writer_errors_status_11" BEL
        "writer_errors_status_12" BEL "writer_errors_status_13" BEL
        "writer_errors_status_14" BEL "writer_errors_status_15" BEL
        "writer_errors_status_16" BEL "writer_errors_status_17" BEL
        "writer_errors_status_18" BEL "writer_errors_status_19" BEL
        "writer_errors_status_20" BEL "writer_errors_status_21" BEL
        "writer_errors_status_22" BEL "writer_errors_status_23" BEL
        "writer_errors_status_24" BEL "writer_errors_status_25" BEL
        "writer_errors_status_26" BEL "writer_errors_status_27" BEL
        "writer_errors_status_28" BEL "writer_errors_status_29" BEL
        "writer_errors_status_30" BEL "writer_errors_status_31" BEL
        "netsoc_sdram_bandwidth_period" BEL "netsoc_sdram_bandwidth_counter_1"
        BEL "netsoc_sdram_bandwidth_counter_2" BEL
        "netsoc_sdram_bandwidth_counter_3" BEL
        "netsoc_sdram_bandwidth_counter_4" BEL
        "netsoc_sdram_bandwidth_counter_5" BEL
        "netsoc_sdram_bandwidth_counter_6" BEL
        "netsoc_sdram_bandwidth_counter_7" BEL
        "netsoc_sdram_bandwidth_counter_8" BEL
        "netsoc_sdram_bandwidth_counter_9" BEL
        "netsoc_sdram_bandwidth_counter_10" BEL
        "netsoc_sdram_bandwidth_counter_11" BEL
        "netsoc_sdram_bandwidth_counter_12" BEL
        "netsoc_sdram_bandwidth_counter_13" BEL
        "netsoc_sdram_bandwidth_counter_14" BEL
        "netsoc_sdram_bandwidth_counter_15" BEL
        "netsoc_sdram_bandwidth_counter_16" BEL
        "netsoc_sdram_bandwidth_counter_17" BEL
        "netsoc_sdram_bandwidth_counter_18" BEL
        "netsoc_sdram_bandwidth_counter_19" BEL
        "netsoc_sdram_bandwidth_counter_20" BEL
        "netsoc_sdram_bandwidth_counter_21" BEL
        "netsoc_sdram_bandwidth_counter_22" BEL
        "netsoc_sdram_bandwidth_counter_23" BEL "xilinxmultiregimpl7_regs0_0"
        BEL "xilinxmultiregimpl7_regs0_1" BEL "xilinxmultiregimpl7_regs0_2"
        BEL "xilinxmultiregimpl7_regs0_3" BEL "xilinxmultiregimpl7_regs0_4"
        BEL "xilinxmultiregimpl7_regs0_5" BEL "xilinxmultiregimpl7_regs0_6"
        BEL "netsoc_uart_phy_source_payload_data_0" BEL
        "netsoc_uart_phy_source_payload_data_1" BEL
        "netsoc_uart_phy_source_payload_data_2" BEL
        "netsoc_uart_phy_source_payload_data_3" BEL
        "netsoc_uart_phy_source_payload_data_4" BEL
        "netsoc_uart_phy_source_payload_data_5" BEL
        "netsoc_uart_phy_source_payload_data_6" BEL
        "netsoc_uart_phy_source_payload_data_7" BEL
        "xilinxmultiregimpl7_regs1_0" BEL "xilinxmultiregimpl7_regs1_1" BEL
        "xilinxmultiregimpl7_regs1_2" BEL "xilinxmultiregimpl7_regs1_3" BEL
        "xilinxmultiregimpl7_regs1_4" BEL "xilinxmultiregimpl7_regs1_5" BEL
        "xilinxmultiregimpl7_regs1_6" BEL "netsoc_interface_adr_0" BEL
        "netsoc_interface_adr_1" BEL "netsoc_interface_adr_2" BEL
        "netsoc_interface_adr_3" BEL "netsoc_interface_adr_4" BEL
        "netsoc_interface_adr_5" BEL "netsoc_interface_adr_9" BEL
        "netsoc_interface_adr_10" BEL "netsoc_interface_adr_11" BEL
        "netsoc_interface_adr_12" BEL "netsoc_interface_adr_13" BEL
        "netsoc_interface_dat_w_0" BEL "netsoc_interface_dat_w_1" BEL
        "netsoc_interface_dat_w_2" BEL "netsoc_interface_dat_w_3" BEL
        "netsoc_interface_dat_w_4" BEL "netsoc_interface_dat_w_5" BEL
        "netsoc_interface_dat_w_6" BEL "netsoc_interface_dat_w_7" BEL
        "netsoc_uart_phy_phase_accumulator_rx_0" BEL
        "netsoc_uart_phy_phase_accumulator_rx_1" BEL
        "netsoc_uart_phy_phase_accumulator_rx_2" BEL
        "netsoc_uart_phy_phase_accumulator_rx_3" BEL
        "netsoc_uart_phy_phase_accumulator_rx_4" BEL
        "netsoc_uart_phy_phase_accumulator_rx_5" BEL
        "netsoc_uart_phy_phase_accumulator_rx_6" BEL
        "netsoc_uart_phy_phase_accumulator_rx_7" BEL
        "netsoc_uart_phy_phase_accumulator_rx_8" BEL
        "netsoc_uart_phy_phase_accumulator_rx_9" BEL
        "netsoc_uart_phy_phase_accumulator_rx_10" BEL
        "netsoc_uart_phy_phase_accumulator_rx_11" BEL
        "netsoc_uart_phy_phase_accumulator_rx_12" BEL
        "netsoc_uart_phy_phase_accumulator_rx_13" BEL
        "netsoc_uart_phy_phase_accumulator_rx_14" BEL
        "netsoc_uart_phy_phase_accumulator_rx_15" BEL
        "netsoc_uart_phy_phase_accumulator_rx_16" BEL
        "netsoc_uart_phy_phase_accumulator_rx_17" BEL
        "netsoc_uart_phy_phase_accumulator_rx_18" BEL
        "netsoc_uart_phy_phase_accumulator_rx_19" BEL
        "netsoc_uart_phy_phase_accumulator_rx_20" BEL
        "netsoc_uart_phy_phase_accumulator_rx_21" BEL
        "netsoc_uart_phy_phase_accumulator_rx_22" BEL
        "netsoc_uart_phy_phase_accumulator_rx_23" BEL
        "netsoc_uart_phy_phase_accumulator_rx_24" BEL
        "netsoc_uart_phy_phase_accumulator_rx_25" BEL
        "netsoc_uart_phy_phase_accumulator_rx_26" BEL
        "netsoc_uart_phy_phase_accumulator_rx_27" BEL
        "netsoc_uart_phy_phase_accumulator_rx_28" BEL
        "netsoc_uart_phy_phase_accumulator_rx_29" BEL
        "netsoc_uart_phy_phase_accumulator_rx_30" BEL
        "netsoc_uart_phy_phase_accumulator_rx_31" BEL
        "netsoc_sdram_bandwidth_nreads_r_0" BEL
        "netsoc_sdram_bandwidth_nreads_r_1" BEL
        "netsoc_sdram_bandwidth_nreads_r_2" BEL
        "netsoc_sdram_bandwidth_nreads_r_3" BEL
        "netsoc_sdram_bandwidth_nreads_r_4" BEL
        "netsoc_sdram_bandwidth_nreads_r_5" BEL
        "netsoc_sdram_bandwidth_nreads_r_6" BEL
        "netsoc_sdram_bandwidth_nreads_r_7" BEL
        "netsoc_sdram_bandwidth_nreads_r_8" BEL
        "netsoc_sdram_bandwidth_nreads_r_9" BEL
        "netsoc_sdram_bandwidth_nreads_r_10" BEL
        "netsoc_sdram_bandwidth_nreads_r_11" BEL
        "netsoc_sdram_bandwidth_nreads_r_12" BEL
        "netsoc_sdram_bandwidth_nreads_r_13" BEL
        "netsoc_sdram_bandwidth_nreads_r_14" BEL
        "netsoc_sdram_bandwidth_nreads_r_15" BEL
        "netsoc_sdram_bandwidth_nreads_r_16" BEL
        "netsoc_sdram_bandwidth_nreads_r_17" BEL
        "netsoc_sdram_bandwidth_nreads_r_18" BEL
        "netsoc_sdram_bandwidth_nreads_r_19" BEL
        "netsoc_sdram_bandwidth_nreads_r_20" BEL
        "netsoc_sdram_bandwidth_nreads_r_21" BEL
        "netsoc_sdram_bandwidth_nreads_r_22" BEL
        "netsoc_sdram_bandwidth_nreads_r_23" BEL
        "netsoc_sdram_bandwidth_nwrites_r_0" BEL
        "netsoc_sdram_bandwidth_nwrites_r_1" BEL
        "netsoc_sdram_bandwidth_nwrites_r_2" BEL
        "netsoc_sdram_bandwidth_nwrites_r_3" BEL
        "netsoc_sdram_bandwidth_nwrites_r_4" BEL
        "netsoc_sdram_bandwidth_nwrites_r_5" BEL
        "netsoc_sdram_bandwidth_nwrites_r_6" BEL
        "netsoc_sdram_bandwidth_nwrites_r_7" BEL
        "netsoc_sdram_bandwidth_nwrites_r_8" BEL
        "netsoc_sdram_bandwidth_nwrites_r_9" BEL
        "netsoc_sdram_bandwidth_nwrites_r_10" BEL
        "netsoc_sdram_bandwidth_nwrites_r_11" BEL
        "netsoc_sdram_bandwidth_nwrites_r_12" BEL
        "netsoc_sdram_bandwidth_nwrites_r_13" BEL
        "netsoc_sdram_bandwidth_nwrites_r_14" BEL
        "netsoc_sdram_bandwidth_nwrites_r_15" BEL
        "netsoc_sdram_bandwidth_nwrites_r_16" BEL
        "netsoc_sdram_bandwidth_nwrites_r_17" BEL
        "netsoc_sdram_bandwidth_nwrites_r_18" BEL
        "netsoc_sdram_bandwidth_nwrites_r_19" BEL
        "netsoc_sdram_bandwidth_nwrites_r_20" BEL
        "netsoc_sdram_bandwidth_nwrites_r_21" BEL
        "netsoc_sdram_bandwidth_nwrites_r_22" BEL
        "netsoc_sdram_bandwidth_nwrites_r_23" BEL "memadr_2_0" BEL
        "memadr_2_1" BEL "memadr_2_2" BEL "memdat_3_0" BEL "memdat_3_1" BEL
        "memdat_3_2" BEL "memdat_3_3" BEL "memdat_3_4" BEL "memdat_3_5" BEL
        "memdat_3_6" BEL "memdat_3_7" BEL "dna_status_0" BEL "dna_status_1"
        BEL "dna_status_2" BEL "dna_status_3" BEL "dna_status_4" BEL
        "dna_status_5" BEL "dna_status_6" BEL "dna_status_7" BEL
        "dna_status_8" BEL "dna_status_9" BEL "dna_status_10" BEL
        "dna_status_11" BEL "dna_status_12" BEL "dna_status_13" BEL
        "dna_status_14" BEL "dna_status_15" BEL "dna_status_16" BEL
        "dna_status_17" BEL "dna_status_18" BEL "dna_status_19" BEL
        "dna_status_20" BEL "dna_status_21" BEL "dna_status_22" BEL
        "dna_status_23" BEL "dna_status_24" BEL "dna_status_25" BEL
        "dna_status_26" BEL "dna_status_27" BEL "dna_status_28" BEL
        "dna_status_29" BEL "dna_status_30" BEL "dna_status_31" BEL
        "dna_status_32" BEL "dna_status_33" BEL "dna_status_34" BEL
        "dna_status_35" BEL "dna_status_36" BEL "dna_status_37" BEL
        "dna_status_38" BEL "dna_status_39" BEL "dna_status_40" BEL
        "dna_status_41" BEL "dna_status_42" BEL "dna_status_43" BEL
        "dna_status_44" BEL "dna_status_45" BEL "dna_status_46" BEL
        "dna_status_47" BEL "dna_status_48" BEL "dna_status_49" BEL
        "dna_status_50" BEL "dna_status_51" BEL "dna_status_52" BEL
        "dna_status_53" BEL "dna_status_54" BEL "dna_status_55" BEL
        "dna_status_56" BEL "netsoc_sdram_bandwidth_nwrites_status_0" BEL
        "netsoc_sdram_bandwidth_nwrites_status_1" BEL
        "netsoc_sdram_bandwidth_nwrites_status_2" BEL
        "netsoc_sdram_bandwidth_nwrites_status_3" BEL
        "netsoc_sdram_bandwidth_nwrites_status_4" BEL
        "netsoc_sdram_bandwidth_nwrites_status_5" BEL
        "netsoc_sdram_bandwidth_nwrites_status_6" BEL
        "netsoc_sdram_bandwidth_nwrites_status_7" BEL
        "netsoc_sdram_bandwidth_nwrites_status_8" BEL
        "netsoc_sdram_bandwidth_nwrites_status_9" BEL
        "netsoc_sdram_bandwidth_nwrites_status_10" BEL
        "netsoc_sdram_bandwidth_nwrites_status_11" BEL
        "netsoc_sdram_bandwidth_nwrites_status_12" BEL
        "netsoc_sdram_bandwidth_nwrites_status_13" BEL
        "netsoc_sdram_bandwidth_nwrites_status_14" BEL
        "netsoc_sdram_bandwidth_nwrites_status_15" BEL
        "netsoc_sdram_bandwidth_nwrites_status_16" BEL
        "netsoc_sdram_bandwidth_nwrites_status_17" BEL
        "netsoc_sdram_bandwidth_nwrites_status_18" BEL
        "netsoc_sdram_bandwidth_nwrites_status_19" BEL
        "netsoc_sdram_bandwidth_nwrites_status_20" BEL
        "netsoc_sdram_bandwidth_nwrites_status_21" BEL
        "netsoc_sdram_bandwidth_nwrites_status_22" BEL
        "netsoc_sdram_bandwidth_nwrites_status_23" BEL
        "netsoc_sdram_bandwidth_nreads_status_0" BEL
        "netsoc_sdram_bandwidth_nreads_status_1" BEL
        "netsoc_sdram_bandwidth_nreads_status_2" BEL
        "netsoc_sdram_bandwidth_nreads_status_3" BEL
        "netsoc_sdram_bandwidth_nreads_status_4" BEL
        "netsoc_sdram_bandwidth_nreads_status_5" BEL
        "netsoc_sdram_bandwidth_nreads_status_6" BEL
        "netsoc_sdram_bandwidth_nreads_status_7" BEL
        "netsoc_sdram_bandwidth_nreads_status_8" BEL
        "netsoc_sdram_bandwidth_nreads_status_9" BEL
        "netsoc_sdram_bandwidth_nreads_status_10" BEL
        "netsoc_sdram_bandwidth_nreads_status_11" BEL
        "netsoc_sdram_bandwidth_nreads_status_12" BEL
        "netsoc_sdram_bandwidth_nreads_status_13" BEL
        "netsoc_sdram_bandwidth_nreads_status_14" BEL
        "netsoc_sdram_bandwidth_nreads_status_15" BEL
        "netsoc_sdram_bandwidth_nreads_status_16" BEL
        "netsoc_sdram_bandwidth_nreads_status_17" BEL
        "netsoc_sdram_bandwidth_nreads_status_18" BEL
        "netsoc_sdram_bandwidth_nreads_status_19" BEL
        "netsoc_sdram_bandwidth_nreads_status_20" BEL
        "netsoc_sdram_bandwidth_nreads_status_21" BEL
        "netsoc_sdram_bandwidth_nreads_status_22" BEL
        "netsoc_sdram_bandwidth_nreads_status_23" BEL "reader_counter_2" BEL
        "reader_counter_3" BEL "reader_counter_4" BEL "reader_counter_5" BEL
        "reader_counter_6" BEL "reader_counter_7" BEL "reader_counter_8" BEL
        "reader_counter_9" BEL "reader_counter_10" BEL
        "netsoc_ctrl_storage_full_31" BEL "netsoc_ctrl_storage_full_30" BEL
        "netsoc_ctrl_storage_full_26" BEL "netsoc_ctrl_storage_full_29" BEL
        "netsoc_ctrl_storage_full_27" BEL "netsoc_ctrl_storage_full_24" BEL
        "netsoc_ctrl_storage_full_23" BEL "netsoc_ctrl_storage_full_17" BEL
        "netsoc_ctrl_storage_full_22" BEL "netsoc_ctrl_storage_full_19" BEL
        "netsoc_ctrl_storage_full_16" BEL "netsoc_ctrl_storage_full_15" BEL
        "netsoc_ctrl_storage_full_8" BEL "netsoc_ctrl_storage_full_13" BEL
        "netsoc_ctrl_storage_full_11" BEL "netsoc_ctrl_storage_full_1" BEL
        "netsoc_ctrl_storage_full_7" BEL "netsoc_ctrl_storage_full_2" BEL
        "netsoc_ctrl_storage_full_0" BEL "reader_length_storage_full_10" BEL
        "reader_length_storage_full_9" BEL "reader_length_storage_full_8" BEL
        "storage_full_0" BEL "storage_full_1" BEL
        "netsoc_sdram_storage_full_0" BEL "netsoc_sdram_storage_full_1" BEL
        "netsoc_sdram_storage_full_2" BEL "netsoc_sdram_storage_full_3" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_11" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_0" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_1" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_2" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_3" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_4" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_5" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_12" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_10" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_9" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_0" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_1" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_2" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_3" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_4" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_5" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_8" BEL
        "netsoc_sdram_phaseinjector0_baddress_storage_full_0" BEL
        "netsoc_sdram_phaseinjector0_baddress_storage_full_1" BEL
        "netsoc_sdram_phaseinjector0_baddress_storage_full_2" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_10" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_12" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_11" BEL
        "netsoc_sdram_phaseinjector1_baddress_storage_full_0" BEL
        "netsoc_sdram_phaseinjector1_baddress_storage_full_1" BEL
        "netsoc_sdram_phaseinjector1_baddress_storage_full_2" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_9" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_8" BEL
        "spiflash_bitbang_storage_full_0" BEL
        "spiflash_bitbang_storage_full_1" BEL
        "spiflash_bitbang_storage_full_2" BEL
        "spiflash_bitbang_storage_full_3" BEL
        "netsoc_uart_eventmanager_storage_full_0" BEL
        "netsoc_uart_eventmanager_storage_full_1" BEL
        "netsoc_uart_phy_storage_full_19" BEL
        "netsoc_uart_phy_storage_full_23" BEL
        "netsoc_uart_phy_storage_full_20" BEL
        "netsoc_uart_phy_storage_full_14" BEL
        "netsoc_uart_phy_storage_full_17" BEL
        "netsoc_uart_phy_storage_full_16" BEL
        "netsoc_uart_phy_storage_full_12" BEL
        "netsoc_uart_phy_storage_full_10" BEL "netsoc_uart_phy_storage_full_4"
        BEL "netsoc_uart_phy_storage_full_9" BEL
        "netsoc_uart_phy_storage_full_5" BEL "netsoc_ctrl_storage_full_25" BEL
        "netsoc_uart_phy_storage_full_1" BEL "netsoc_ctrl_storage_full_28" BEL
        "netsoc_ctrl_storage_full_18" BEL "netsoc_ctrl_storage_full_21" BEL
        "netsoc_ctrl_storage_full_20" BEL "netsoc_ctrl_storage_full_14" BEL
        "netsoc_ctrl_storage_full_12" BEL "netsoc_ctrl_storage_full_6" BEL
        "netsoc_ctrl_storage_full_10" BEL "netsoc_ctrl_storage_full_9" BEL
        "netsoc_ctrl_storage_full_5" BEL "netsoc_ctrl_storage_full_4" BEL
        "netsoc_uart_phy_storage_full_21" BEL "netsoc_ctrl_storage_full_3" BEL
        "netsoc_uart_phy_storage_full_22" BEL
        "netsoc_uart_phy_storage_full_18" BEL
        "netsoc_uart_phy_storage_full_15" BEL "netsoc_uart_phy_storage_full_8"
        BEL "netsoc_uart_phy_storage_full_13" BEL
        "netsoc_uart_phy_storage_full_11" BEL "netsoc_uart_phy_storage_full_3"
        BEL "netsoc_uart_phy_storage_full_7" BEL
        "netsoc_uart_phy_storage_full_6" BEL "netsoc_uart_phy_storage_full_2"
        BEL "netsoc_uart_phy_storage_full_0" BEL
        "reader_length_storage_full_0" BEL "reader_length_storage_full_1" BEL
        "reader_length_storage_full_2" BEL "reader_length_storage_full_3" BEL
        "reader_length_storage_full_4" BEL "reader_length_storage_full_5" BEL
        "reader_length_storage_full_6" BEL "reader_length_storage_full_7" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_0" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_1" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_2" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_3" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_4" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_5" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_6" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_7" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_24" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_25" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_26" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_27" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_28" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_29" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_30" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_31" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_0" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_1" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_2" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_3" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_4" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_5" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_6" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_7" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_16" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_17" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_18" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_19" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_20" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_21" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_22" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_23" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_8" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_9" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_10" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_11" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_12" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_13" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_14" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_15" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_16" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_17" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_18" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_19" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_20" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_21" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_22" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_23" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_0" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_1" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_2" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_3" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_4" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_5" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_6" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_7" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_24" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_25" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_26" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_27" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_28" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_29" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_30" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_31" BEL
        "netsoc_timer0_load_storage_full_24" BEL
        "netsoc_timer0_load_storage_full_25" BEL
        "netsoc_timer0_load_storage_full_26" BEL
        "netsoc_timer0_load_storage_full_27" BEL
        "netsoc_timer0_load_storage_full_28" BEL
        "netsoc_timer0_load_storage_full_29" BEL
        "netsoc_timer0_load_storage_full_30" BEL
        "netsoc_timer0_load_storage_full_31" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_8" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_9" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_10" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_11" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_12" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_13" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_14" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_15" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_0" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_1" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_2" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_3" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_4" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_5" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_6" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_7" BEL
        "netsoc_timer0_load_storage_full_16" BEL
        "netsoc_timer0_load_storage_full_17" BEL
        "netsoc_timer0_load_storage_full_18" BEL
        "netsoc_timer0_load_storage_full_19" BEL
        "netsoc_timer0_load_storage_full_20" BEL
        "netsoc_timer0_load_storage_full_21" BEL
        "netsoc_timer0_load_storage_full_22" BEL
        "netsoc_timer0_load_storage_full_23" BEL
        "netsoc_timer0_load_storage_full_8" BEL
        "netsoc_timer0_load_storage_full_9" BEL
        "netsoc_timer0_load_storage_full_10" BEL
        "netsoc_timer0_load_storage_full_11" BEL
        "netsoc_timer0_load_storage_full_12" BEL
        "netsoc_timer0_load_storage_full_13" BEL
        "netsoc_timer0_load_storage_full_14" BEL
        "netsoc_timer0_load_storage_full_15" BEL
        "netsoc_timer0_reload_storage_full_16" BEL
        "netsoc_timer0_reload_storage_full_17" BEL
        "netsoc_timer0_reload_storage_full_18" BEL
        "netsoc_timer0_reload_storage_full_19" BEL
        "netsoc_timer0_reload_storage_full_20" BEL
        "netsoc_timer0_reload_storage_full_21" BEL
        "netsoc_timer0_reload_storage_full_22" BEL
        "netsoc_timer0_reload_storage_full_23" BEL
        "netsoc_timer0_load_storage_full_0" BEL
        "netsoc_timer0_load_storage_full_1" BEL
        "netsoc_timer0_load_storage_full_2" BEL
        "netsoc_timer0_load_storage_full_3" BEL
        "netsoc_timer0_load_storage_full_4" BEL
        "netsoc_timer0_load_storage_full_5" BEL
        "netsoc_timer0_load_storage_full_6" BEL
        "netsoc_timer0_load_storage_full_7" BEL
        "netsoc_timer0_reload_storage_full_24" BEL
        "netsoc_timer0_reload_storage_full_25" BEL
        "netsoc_timer0_reload_storage_full_26" BEL
        "netsoc_timer0_reload_storage_full_27" BEL
        "netsoc_timer0_reload_storage_full_28" BEL
        "netsoc_timer0_reload_storage_full_29" BEL
        "netsoc_timer0_reload_storage_full_30" BEL
        "netsoc_timer0_reload_storage_full_31" BEL
        "netsoc_uart_phy_storage_full_24" BEL
        "netsoc_uart_phy_storage_full_25" BEL
        "netsoc_uart_phy_storage_full_26" BEL
        "netsoc_uart_phy_storage_full_27" BEL
        "netsoc_uart_phy_storage_full_28" BEL
        "netsoc_uart_phy_storage_full_29" BEL
        "netsoc_uart_phy_storage_full_30" BEL
        "netsoc_uart_phy_storage_full_31" BEL
        "netsoc_timer0_reload_storage_full_8" BEL
        "netsoc_timer0_reload_storage_full_9" BEL
        "netsoc_timer0_reload_storage_full_10" BEL
        "netsoc_timer0_reload_storage_full_11" BEL
        "netsoc_timer0_reload_storage_full_12" BEL
        "netsoc_timer0_reload_storage_full_13" BEL
        "netsoc_timer0_reload_storage_full_14" BEL
        "netsoc_timer0_reload_storage_full_15" BEL
        "netsoc_timer0_reload_storage_full_0" BEL
        "netsoc_timer0_reload_storage_full_1" BEL
        "netsoc_timer0_reload_storage_full_2" BEL
        "netsoc_timer0_reload_storage_full_3" BEL
        "netsoc_timer0_reload_storage_full_4" BEL
        "netsoc_timer0_reload_storage_full_5" BEL
        "netsoc_timer0_reload_storage_full_6" BEL
        "netsoc_timer0_reload_storage_full_7" BEL
        "netsoc_sdram_bandwidth_cmd_ready" BEL "rx_cdc_graycounter1_q_0" BEL
        "rx_cdc_graycounter1_q_1" BEL "rx_cdc_graycounter1_q_2" BEL
        "rx_cdc_graycounter1_q_3" BEL "rx_cdc_graycounter1_q_4" BEL
        "rx_cdc_graycounter1_q_5" BEL "rx_cdc_graycounter1_q_6" BEL
        "tx_cdc_graycounter0_q_0" BEL "tx_cdc_graycounter0_q_1" BEL
        "tx_cdc_graycounter0_q_2" BEL "tx_cdc_graycounter0_q_3" BEL
        "tx_cdc_graycounter0_q_4" BEL "tx_cdc_graycounter0_q_5" BEL
        "tx_cdc_graycounter0_q_6" BEL "memdat_1_0" BEL "memdat_1_1" BEL
        "memdat_1_2" BEL "memdat_1_3" BEL "memdat_1_4" BEL "memdat_1_5" BEL
        "memdat_1_6" BEL "memdat_1_7" BEL "xilinxmultiregimpl2_regs0" BEL
        "ddrphy_record3_wrdata_0" BEL "ddrphy_record3_wrdata_1" BEL
        "ddrphy_record3_wrdata_2" BEL "ddrphy_record3_wrdata_3" BEL
        "ddrphy_record3_wrdata_4" BEL "ddrphy_record3_wrdata_5" BEL
        "ddrphy_record3_wrdata_6" BEL "ddrphy_record3_wrdata_7" BEL
        "ddrphy_record3_wrdata_8" BEL "ddrphy_record3_wrdata_9" BEL
        "ddrphy_record3_wrdata_10" BEL "ddrphy_record3_wrdata_11" BEL
        "ddrphy_record3_wrdata_12" BEL "ddrphy_record3_wrdata_13" BEL
        "ddrphy_record3_wrdata_14" BEL "ddrphy_record3_wrdata_15" BEL
        "ddrphy_record3_wrdata_16" BEL "ddrphy_record3_wrdata_17" BEL
        "ddrphy_record3_wrdata_18" BEL "ddrphy_record3_wrdata_19" BEL
        "ddrphy_record3_wrdata_20" BEL "ddrphy_record3_wrdata_21" BEL
        "ddrphy_record3_wrdata_22" BEL "ddrphy_record3_wrdata_23" BEL
        "ddrphy_record3_wrdata_24" BEL "ddrphy_record3_wrdata_25" BEL
        "ddrphy_record3_wrdata_26" BEL "ddrphy_record3_wrdata_27" BEL
        "ddrphy_record3_wrdata_28" BEL "ddrphy_record3_wrdata_29" BEL
        "ddrphy_record3_wrdata_30" BEL "ddrphy_record3_wrdata_31" BEL
        "netsoc_sdram_dfi_p0_wrdata_en" BEL "netsoc_sdram_dfi_p1_wrdata_en"
        BEL "new_master_rdata_valid5" BEL "xilinxmultiregimpl2_regs1" BEL
        "netsoc_uart_phy_phase_accumulator_tx_0" BEL
        "netsoc_uart_phy_phase_accumulator_tx_1" BEL
        "netsoc_uart_phy_phase_accumulator_tx_2" BEL
        "netsoc_uart_phy_phase_accumulator_tx_3" BEL
        "netsoc_uart_phy_phase_accumulator_tx_4" BEL
        "netsoc_uart_phy_phase_accumulator_tx_5" BEL
        "netsoc_uart_phy_phase_accumulator_tx_6" BEL
        "netsoc_uart_phy_phase_accumulator_tx_7" BEL
        "netsoc_uart_phy_phase_accumulator_tx_8" BEL
        "netsoc_uart_phy_phase_accumulator_tx_9" BEL
        "netsoc_uart_phy_phase_accumulator_tx_10" BEL
        "netsoc_uart_phy_phase_accumulator_tx_11" BEL
        "netsoc_uart_phy_phase_accumulator_tx_12" BEL
        "netsoc_uart_phy_phase_accumulator_tx_13" BEL
        "netsoc_uart_phy_phase_accumulator_tx_14" BEL
        "netsoc_uart_phy_phase_accumulator_tx_15" BEL
        "netsoc_uart_phy_phase_accumulator_tx_16" BEL
        "netsoc_uart_phy_phase_accumulator_tx_17" BEL
        "netsoc_uart_phy_phase_accumulator_tx_18" BEL
        "netsoc_uart_phy_phase_accumulator_tx_19" BEL
        "netsoc_uart_phy_phase_accumulator_tx_20" BEL
        "netsoc_uart_phy_phase_accumulator_tx_21" BEL
        "netsoc_uart_phy_phase_accumulator_tx_22" BEL
        "netsoc_uart_phy_phase_accumulator_tx_23" BEL
        "netsoc_uart_phy_phase_accumulator_tx_24" BEL
        "netsoc_uart_phy_phase_accumulator_tx_25" BEL
        "netsoc_uart_phy_phase_accumulator_tx_26" BEL
        "netsoc_uart_phy_phase_accumulator_tx_27" BEL
        "netsoc_uart_phy_phase_accumulator_tx_28" BEL
        "netsoc_uart_phy_phase_accumulator_tx_29" BEL
        "netsoc_uart_phy_phase_accumulator_tx_30" BEL
        "netsoc_uart_phy_phase_accumulator_tx_31" BEL
        "netsoc_uart_phy_uart_clk_txen" BEL "netsoc_uart_phy_uart_clk_rxen"
        BEL "netsoc_timer0_value_0" BEL "netsoc_timer0_value_1" BEL
        "netsoc_timer0_value_2" BEL "netsoc_timer0_value_3" BEL
        "netsoc_timer0_value_4" BEL "netsoc_timer0_value_5" BEL
        "netsoc_timer0_value_6" BEL "netsoc_timer0_value_7" BEL
        "netsoc_timer0_value_8" BEL "netsoc_timer0_value_9" BEL
        "netsoc_timer0_value_10" BEL "netsoc_timer0_value_11" BEL
        "netsoc_timer0_value_12" BEL "netsoc_timer0_value_13" BEL
        "netsoc_timer0_value_14" BEL "netsoc_timer0_value_15" BEL
        "netsoc_timer0_value_16" BEL "netsoc_timer0_value_17" BEL
        "netsoc_timer0_value_18" BEL "netsoc_timer0_value_19" BEL
        "netsoc_timer0_value_20" BEL "netsoc_timer0_value_21" BEL
        "netsoc_timer0_value_22" BEL "netsoc_timer0_value_23" BEL
        "netsoc_timer0_value_24" BEL "netsoc_timer0_value_25" BEL
        "netsoc_timer0_value_26" BEL "netsoc_timer0_value_27" BEL
        "netsoc_timer0_value_28" BEL "netsoc_timer0_value_29" BEL
        "netsoc_timer0_value_30" BEL "netsoc_timer0_value_31" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_7" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_7" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_7" BEL
        "netsoc_uart_phy_tx_reg_0" BEL "netsoc_uart_phy_tx_reg_1" BEL
        "netsoc_uart_phy_tx_reg_2" BEL "netsoc_uart_phy_tx_reg_3" BEL
        "netsoc_uart_phy_tx_reg_4" BEL "netsoc_uart_phy_tx_reg_5" BEL
        "netsoc_uart_phy_tx_reg_6" BEL "netsoc_uart_phy_tx_reg_7" BEL
        "spiflash_dqi_0" BEL "spiflash_dqi_1" BEL "spiflash_dqi_2" BEL
        "spiflash_dqi_3" BEL "netsoc_timer0_value_status_0" BEL
        "netsoc_timer0_value_status_1" BEL "netsoc_timer0_value_status_2" BEL
        "netsoc_timer0_value_status_3" BEL "netsoc_timer0_value_status_4" BEL
        "netsoc_timer0_value_status_5" BEL "netsoc_timer0_value_status_6" BEL
        "netsoc_timer0_value_status_7" BEL "netsoc_timer0_value_status_8" BEL
        "netsoc_timer0_value_status_9" BEL "netsoc_timer0_value_status_10" BEL
        "netsoc_timer0_value_status_11" BEL "netsoc_timer0_value_status_12"
        BEL "netsoc_timer0_value_status_13" BEL
        "netsoc_timer0_value_status_14" BEL "netsoc_timer0_value_status_15"
        BEL "netsoc_timer0_value_status_16" BEL
        "netsoc_timer0_value_status_17" BEL "netsoc_timer0_value_status_18"
        BEL "netsoc_timer0_value_status_19" BEL
        "netsoc_timer0_value_status_20" BEL "netsoc_timer0_value_status_21"
        BEL "netsoc_timer0_value_status_22" BEL
        "netsoc_timer0_value_status_23" BEL "netsoc_timer0_value_status_24"
        BEL "netsoc_timer0_value_status_25" BEL
        "netsoc_timer0_value_status_26" BEL "netsoc_timer0_value_status_27"
        BEL "netsoc_timer0_value_status_28" BEL
        "netsoc_timer0_value_status_29" BEL "netsoc_timer0_value_status_30"
        BEL "netsoc_timer0_value_status_31" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine0_row_0" BEL
        "netsoc_sdram_bankmachine0_row_1" BEL
        "netsoc_sdram_bankmachine0_row_2" BEL
        "netsoc_sdram_bankmachine0_row_3" BEL
        "netsoc_sdram_bankmachine0_row_4" BEL
        "netsoc_sdram_bankmachine0_row_5" BEL
        "netsoc_sdram_bankmachine0_row_6" BEL
        "netsoc_sdram_bankmachine0_row_7" BEL
        "netsoc_sdram_bankmachine0_row_8" BEL
        "netsoc_sdram_bankmachine0_row_9" BEL
        "netsoc_sdram_bankmachine0_row_10" BEL
        "netsoc_sdram_bankmachine0_row_11" BEL
        "netsoc_sdram_bankmachine0_row_12" BEL
        "netsoc_sdram_bankmachine1_row_0" BEL
        "netsoc_sdram_bankmachine1_row_1" BEL
        "netsoc_sdram_bankmachine1_row_2" BEL
        "netsoc_sdram_bankmachine1_row_3" BEL
        "netsoc_sdram_bankmachine1_row_4" BEL
        "netsoc_sdram_bankmachine1_row_5" BEL
        "netsoc_sdram_bankmachine1_row_6" BEL
        "netsoc_sdram_bankmachine1_row_7" BEL
        "netsoc_sdram_bankmachine1_row_8" BEL
        "netsoc_sdram_bankmachine1_row_9" BEL
        "netsoc_sdram_bankmachine1_row_10" BEL
        "netsoc_sdram_bankmachine1_row_11" BEL
        "netsoc_sdram_bankmachine1_row_12" BEL
        "netsoc_sdram_bankmachine2_row_0" BEL
        "netsoc_sdram_bankmachine2_row_1" BEL
        "netsoc_sdram_bankmachine2_row_2" BEL
        "netsoc_sdram_bankmachine2_row_3" BEL
        "netsoc_sdram_bankmachine2_row_4" BEL
        "netsoc_sdram_bankmachine2_row_5" BEL
        "netsoc_sdram_bankmachine2_row_6" BEL
        "netsoc_sdram_bankmachine2_row_7" BEL
        "netsoc_sdram_bankmachine2_row_8" BEL
        "netsoc_sdram_bankmachine2_row_9" BEL
        "netsoc_sdram_bankmachine2_row_10" BEL
        "netsoc_sdram_bankmachine2_row_11" BEL
        "netsoc_sdram_bankmachine2_row_12" BEL
        "netsoc_sdram_bankmachine3_row_0" BEL
        "netsoc_sdram_bankmachine3_row_1" BEL
        "netsoc_sdram_bankmachine3_row_2" BEL
        "netsoc_sdram_bankmachine3_row_3" BEL
        "netsoc_sdram_bankmachine3_row_4" BEL
        "netsoc_sdram_bankmachine3_row_5" BEL
        "netsoc_sdram_bankmachine3_row_6" BEL
        "netsoc_sdram_bankmachine3_row_7" BEL
        "netsoc_sdram_bankmachine3_row_8" BEL
        "netsoc_sdram_bankmachine3_row_9" BEL
        "netsoc_sdram_bankmachine3_row_10" BEL
        "netsoc_sdram_bankmachine3_row_11" BEL
        "netsoc_sdram_bankmachine3_row_12" BEL
        "netsoc_sdram_bankmachine4_row_0" BEL
        "netsoc_sdram_bankmachine4_row_1" BEL
        "netsoc_sdram_bankmachine4_row_2" BEL
        "netsoc_sdram_bankmachine4_row_3" BEL
        "netsoc_sdram_bankmachine4_row_4" BEL
        "netsoc_sdram_bankmachine4_row_5" BEL
        "netsoc_sdram_bankmachine4_row_6" BEL
        "netsoc_sdram_bankmachine4_row_7" BEL
        "netsoc_sdram_bankmachine4_row_8" BEL
        "netsoc_sdram_bankmachine4_row_9" BEL
        "netsoc_sdram_bankmachine4_row_10" BEL
        "netsoc_sdram_bankmachine4_row_11" BEL
        "netsoc_sdram_bankmachine4_row_12" BEL
        "netsoc_sdram_bankmachine5_row_0" BEL
        "netsoc_sdram_bankmachine5_row_1" BEL
        "netsoc_sdram_bankmachine5_row_2" BEL
        "netsoc_sdram_bankmachine5_row_3" BEL
        "netsoc_sdram_bankmachine5_row_4" BEL
        "netsoc_sdram_bankmachine5_row_5" BEL
        "netsoc_sdram_bankmachine5_row_6" BEL
        "netsoc_sdram_bankmachine5_row_7" BEL
        "netsoc_sdram_bankmachine5_row_8" BEL
        "netsoc_sdram_bankmachine5_row_9" BEL
        "netsoc_sdram_bankmachine5_row_10" BEL
        "netsoc_sdram_bankmachine5_row_11" BEL
        "netsoc_sdram_bankmachine5_row_12" BEL
        "netsoc_sdram_bankmachine6_row_0" BEL
        "netsoc_sdram_bankmachine6_row_1" BEL
        "netsoc_sdram_bankmachine6_row_2" BEL
        "netsoc_sdram_bankmachine6_row_3" BEL
        "netsoc_sdram_bankmachine6_row_4" BEL
        "netsoc_sdram_bankmachine6_row_5" BEL
        "netsoc_sdram_bankmachine6_row_6" BEL
        "netsoc_sdram_bankmachine6_row_7" BEL
        "netsoc_sdram_bankmachine6_row_8" BEL
        "netsoc_sdram_bankmachine6_row_9" BEL
        "netsoc_sdram_bankmachine6_row_10" BEL
        "netsoc_sdram_bankmachine6_row_11" BEL
        "netsoc_sdram_bankmachine6_row_12" BEL
        "netsoc_sdram_bankmachine7_row_0" BEL
        "netsoc_sdram_bankmachine7_row_1" BEL
        "netsoc_sdram_bankmachine7_row_2" BEL
        "netsoc_sdram_bankmachine7_row_3" BEL
        "netsoc_sdram_bankmachine7_row_4" BEL
        "netsoc_sdram_bankmachine7_row_5" BEL
        "netsoc_sdram_bankmachine7_row_6" BEL
        "netsoc_sdram_bankmachine7_row_7" BEL
        "netsoc_sdram_bankmachine7_row_8" BEL
        "netsoc_sdram_bankmachine7_row_9" BEL
        "netsoc_sdram_bankmachine7_row_10" BEL
        "netsoc_sdram_bankmachine7_row_11" BEL
        "netsoc_sdram_bankmachine7_row_12" BEL "netsoc_uart_phy_source_valid"
        BEL "netsoc_csrbankarray_interface2_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface2_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface2_bank_bus_dat_r_2" BEL "spiflash_sr_0"
        BEL "spiflash_sr_1" BEL "spiflash_sr_2" BEL "spiflash_sr_3" BEL
        "spiflash_sr_4" BEL "spiflash_sr_5" BEL "spiflash_sr_6" BEL
        "spiflash_sr_7" BEL "spiflash_sr_8" BEL "spiflash_sr_9" BEL
        "spiflash_sr_10" BEL "spiflash_sr_11" BEL "spiflash_sr_12" BEL
        "spiflash_sr_13" BEL "spiflash_sr_14" BEL "spiflash_sr_15" BEL
        "spiflash_sr_16" BEL "spiflash_sr_17" BEL "spiflash_sr_18" BEL
        "spiflash_sr_19" BEL "spiflash_sr_20" BEL "spiflash_sr_21" BEL
        "spiflash_sr_22" BEL "spiflash_sr_23" BEL "spiflash_sr_24" BEL
        "spiflash_sr_25" BEL "spiflash_sr_26" BEL "spiflash_sr_27" BEL
        "spiflash_sr_28" BEL "spiflash_sr_29" BEL "spiflash_sr_30" BEL
        "spiflash_sr_31" BEL "netsoc_csrbankarray_interface5_bank_bus_dat_r_0"
        BEL "netsoc_csrbankarray_interface5_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_7" BEL
        "netsoc_sdram_phaseinjector0_status_0" BEL
        "netsoc_sdram_phaseinjector0_status_1" BEL
        "netsoc_sdram_phaseinjector0_status_2" BEL
        "netsoc_sdram_phaseinjector0_status_3" BEL
        "netsoc_sdram_phaseinjector0_status_4" BEL
        "netsoc_sdram_phaseinjector0_status_5" BEL
        "netsoc_sdram_phaseinjector0_status_6" BEL
        "netsoc_sdram_phaseinjector0_status_7" BEL
        "netsoc_sdram_phaseinjector0_status_8" BEL
        "netsoc_sdram_phaseinjector0_status_9" BEL
        "netsoc_sdram_phaseinjector0_status_10" BEL
        "netsoc_sdram_phaseinjector0_status_11" BEL
        "netsoc_sdram_phaseinjector0_status_12" BEL
        "netsoc_sdram_phaseinjector0_status_13" BEL
        "netsoc_sdram_phaseinjector0_status_14" BEL
        "netsoc_sdram_phaseinjector0_status_15" BEL
        "netsoc_sdram_phaseinjector0_status_16" BEL
        "netsoc_sdram_phaseinjector0_status_17" BEL
        "netsoc_sdram_phaseinjector0_status_18" BEL
        "netsoc_sdram_phaseinjector0_status_19" BEL
        "netsoc_sdram_phaseinjector0_status_20" BEL
        "netsoc_sdram_phaseinjector0_status_21" BEL
        "netsoc_sdram_phaseinjector0_status_22" BEL
        "netsoc_sdram_phaseinjector0_status_23" BEL
        "netsoc_sdram_phaseinjector0_status_24" BEL
        "netsoc_sdram_phaseinjector0_status_25" BEL
        "netsoc_sdram_phaseinjector0_status_26" BEL
        "netsoc_sdram_phaseinjector0_status_27" BEL
        "netsoc_sdram_phaseinjector0_status_28" BEL
        "netsoc_sdram_phaseinjector0_status_29" BEL
        "netsoc_sdram_phaseinjector0_status_30" BEL
        "netsoc_sdram_phaseinjector0_status_31" BEL
        "netsoc_sdram_phaseinjector1_status_0" BEL
        "netsoc_sdram_phaseinjector1_status_1" BEL
        "netsoc_sdram_phaseinjector1_status_2" BEL
        "netsoc_sdram_phaseinjector1_status_3" BEL
        "netsoc_sdram_phaseinjector1_status_4" BEL
        "netsoc_sdram_phaseinjector1_status_5" BEL
        "netsoc_sdram_phaseinjector1_status_6" BEL
        "netsoc_sdram_phaseinjector1_status_7" BEL
        "netsoc_sdram_phaseinjector1_status_8" BEL
        "netsoc_sdram_phaseinjector1_status_9" BEL
        "netsoc_sdram_phaseinjector1_status_10" BEL
        "netsoc_sdram_phaseinjector1_status_11" BEL
        "netsoc_sdram_phaseinjector1_status_12" BEL
        "netsoc_sdram_phaseinjector1_status_13" BEL
        "netsoc_sdram_phaseinjector1_status_14" BEL
        "netsoc_sdram_phaseinjector1_status_15" BEL
        "netsoc_sdram_phaseinjector1_status_16" BEL
        "netsoc_sdram_phaseinjector1_status_17" BEL
        "netsoc_sdram_phaseinjector1_status_18" BEL
        "netsoc_sdram_phaseinjector1_status_19" BEL
        "netsoc_sdram_phaseinjector1_status_20" BEL
        "netsoc_sdram_phaseinjector1_status_21" BEL
        "netsoc_sdram_phaseinjector1_status_22" BEL
        "netsoc_sdram_phaseinjector1_status_23" BEL
        "netsoc_sdram_phaseinjector1_status_24" BEL
        "netsoc_sdram_phaseinjector1_status_25" BEL
        "netsoc_sdram_phaseinjector1_status_26" BEL
        "netsoc_sdram_phaseinjector1_status_27" BEL
        "netsoc_sdram_phaseinjector1_status_28" BEL
        "netsoc_sdram_phaseinjector1_status_29" BEL
        "netsoc_sdram_phaseinjector1_status_30" BEL
        "netsoc_sdram_phaseinjector1_status_31" BEL
        "xilinxmultiregimpl6_regs0_0" BEL "xilinxmultiregimpl6_regs0_1" BEL
        "xilinxmultiregimpl6_regs0_2" BEL "xilinxmultiregimpl6_regs0_3" BEL
        "xilinxmultiregimpl6_regs0_4" BEL "xilinxmultiregimpl6_regs0_5" BEL
        "xilinxmultiregimpl6_regs0_6" BEL "xilinxmultiregimpl6_regs1_0" BEL
        "xilinxmultiregimpl6_regs1_1" BEL "xilinxmultiregimpl6_regs1_2" BEL
        "xilinxmultiregimpl6_regs1_3" BEL "xilinxmultiregimpl6_regs1_4" BEL
        "xilinxmultiregimpl6_regs1_5" BEL "xilinxmultiregimpl6_regs1_6" BEL
        "ddrphy_record2_wrdata_0" BEL "ddrphy_record2_wrdata_1" BEL
        "ddrphy_record2_wrdata_2" BEL "ddrphy_record2_wrdata_3" BEL
        "ddrphy_record2_wrdata_4" BEL "ddrphy_record2_wrdata_5" BEL
        "ddrphy_record2_wrdata_6" BEL "ddrphy_record2_wrdata_7" BEL
        "ddrphy_record2_wrdata_8" BEL "ddrphy_record2_wrdata_9" BEL
        "ddrphy_record2_wrdata_10" BEL "ddrphy_record2_wrdata_11" BEL
        "ddrphy_record2_wrdata_12" BEL "ddrphy_record2_wrdata_13" BEL
        "ddrphy_record2_wrdata_14" BEL "ddrphy_record2_wrdata_15" BEL
        "ddrphy_record2_wrdata_16" BEL "ddrphy_record2_wrdata_17" BEL
        "ddrphy_record2_wrdata_18" BEL "ddrphy_record2_wrdata_19" BEL
        "ddrphy_record2_wrdata_20" BEL "ddrphy_record2_wrdata_21" BEL
        "ddrphy_record2_wrdata_22" BEL "ddrphy_record2_wrdata_23" BEL
        "ddrphy_record2_wrdata_24" BEL "ddrphy_record2_wrdata_25" BEL
        "ddrphy_record2_wrdata_26" BEL "ddrphy_record2_wrdata_27" BEL
        "ddrphy_record2_wrdata_28" BEL "ddrphy_record2_wrdata_29" BEL
        "ddrphy_record2_wrdata_30" BEL "ddrphy_record2_wrdata_31" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_7" BEL
        "netsoc_sdram_dfi_p0_bank_0" BEL "netsoc_sdram_dfi_p0_bank_1" BEL
        "netsoc_sdram_dfi_p0_bank_2" BEL "netsoc_sdram_dfi_p1_bank_0" BEL
        "netsoc_sdram_dfi_p1_bank_1" BEL "netsoc_sdram_dfi_p1_bank_2" BEL
        "netsoc_sdram_bandwidth_cmd_valid" BEL
        "netsoc_sdram_bandwidth_cmd_is_write" BEL
        "netsoc_sdram_bandwidth_cmd_is_read" BEL
        "netsoc_sdram_dfi_p0_address_0" BEL "netsoc_sdram_dfi_p0_address_1"
        BEL "netsoc_sdram_dfi_p0_address_2" BEL
        "netsoc_sdram_dfi_p0_address_3" BEL "netsoc_sdram_dfi_p0_address_4"
        BEL "netsoc_sdram_dfi_p0_address_5" BEL
        "netsoc_sdram_dfi_p0_address_6" BEL "netsoc_sdram_dfi_p0_address_7"
        BEL "netsoc_sdram_dfi_p0_address_8" BEL
        "netsoc_sdram_dfi_p0_address_9" BEL "netsoc_sdram_dfi_p0_address_10"
        BEL "netsoc_sdram_dfi_p0_address_11" BEL
        "netsoc_sdram_dfi_p0_address_12" BEL "netsoc_sdram_dfi_p1_address_0"
        BEL "netsoc_sdram_dfi_p1_address_1" BEL
        "netsoc_sdram_dfi_p1_address_2" BEL "netsoc_sdram_dfi_p1_address_3"
        BEL "netsoc_sdram_dfi_p1_address_4" BEL
        "netsoc_sdram_dfi_p1_address_5" BEL "netsoc_sdram_dfi_p1_address_6"
        BEL "netsoc_sdram_dfi_p1_address_7" BEL
        "netsoc_sdram_dfi_p1_address_8" BEL "netsoc_sdram_dfi_p1_address_9"
        BEL "netsoc_sdram_dfi_p1_address_10" BEL
        "netsoc_sdram_dfi_p1_address_11" BEL "netsoc_sdram_dfi_p1_address_12"
        BEL "netsoc_csrbankarray_interface4_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_7" BEL
        "litedramwishbone2native_state_FSM_FFd4" BEL
        "litedramwishbone2native_state_FSM_FFd3" BEL
        "litedramwishbone2native_state_FSM_FFd2" BEL
        "liteethphygmiimii_state_FSM_FFd2" BEL "multiplexer_state_FSM_FFd3"
        BEL "liteethmacsramreader_state_FSM_FFd2" BEL
        "liteethmacsramreader_state_FSM_FFd1" BEL
        "rx_cdc_graycounter1_q_binary_0" BEL "rx_cdc_graycounter1_q_binary_1"
        BEL "rx_cdc_graycounter1_q_binary_2" BEL
        "rx_cdc_graycounter1_q_binary_3" BEL "rx_cdc_graycounter1_q_binary_4"
        BEL "rx_cdc_graycounter1_q_binary_5" BEL "multiplexer_state_FSM_FFd2"
        BEL "multiplexer_state_FSM_FFd1" BEL "crg_por_0" BEL "crg_por_1" BEL
        "crg_por_2" BEL "crg_por_3" BEL "crg_por_4" BEL "crg_por_5" BEL
        "crg_por_6" BEL "crg_por_7" BEL "crg_por_8" BEL "crg_por_9" BEL
        "crg_por_10" BEL "writer_fifo_level_0" BEL "writer_fifo_level_1" BEL
        "tx_cdc_graycounter0_q_binary_0" BEL "tx_cdc_graycounter0_q_binary_1"
        BEL "tx_cdc_graycounter0_q_binary_2" BEL
        "tx_cdc_graycounter0_q_binary_3" BEL "tx_cdc_graycounter0_q_binary_4"
        BEL "tx_cdc_graycounter0_q_binary_5" BEL "netsoc_sdram_timer_count_2"
        BEL "netsoc_sdram_timer_count_0" BEL "netsoc_sdram_timer_count_1" BEL
        "netsoc_sdram_timer_count_3" BEL "netsoc_sdram_timer_count_4" BEL
        "netsoc_sdram_timer_count_7" BEL "netsoc_sdram_timer_count_5" BEL
        "netsoc_sdram_timer_count_6" BEL "netsoc_counter_0" BEL
        "netsoc_counter_1" BEL "netsoc_sdram_timer_count_8" BEL
        "netsoc_sdram_timer_count_9" BEL "netsoc_uart_phy_tx_bitcount_0" BEL
        "netsoc_uart_phy_tx_bitcount_1" BEL "netsoc_uart_phy_tx_bitcount_2"
        BEL "netsoc_uart_phy_tx_bitcount_3" BEL "netsoc_ctrl_bus_errors_0" BEL
        "netsoc_ctrl_bus_errors_1" BEL "netsoc_ctrl_bus_errors_2" BEL
        "netsoc_ctrl_bus_errors_3" BEL "netsoc_ctrl_bus_errors_4" BEL
        "netsoc_ctrl_bus_errors_5" BEL "netsoc_ctrl_bus_errors_6" BEL
        "netsoc_ctrl_bus_errors_7" BEL "netsoc_ctrl_bus_errors_8" BEL
        "netsoc_ctrl_bus_errors_9" BEL "netsoc_ctrl_bus_errors_10" BEL
        "netsoc_ctrl_bus_errors_11" BEL "netsoc_ctrl_bus_errors_12" BEL
        "netsoc_ctrl_bus_errors_13" BEL "netsoc_ctrl_bus_errors_14" BEL
        "netsoc_ctrl_bus_errors_15" BEL "netsoc_ctrl_bus_errors_16" BEL
        "netsoc_ctrl_bus_errors_17" BEL "netsoc_ctrl_bus_errors_18" BEL
        "netsoc_ctrl_bus_errors_19" BEL "netsoc_ctrl_bus_errors_20" BEL
        "netsoc_ctrl_bus_errors_21" BEL "netsoc_ctrl_bus_errors_22" BEL
        "netsoc_ctrl_bus_errors_23" BEL "netsoc_ctrl_bus_errors_24" BEL
        "netsoc_ctrl_bus_errors_25" BEL "netsoc_ctrl_bus_errors_26" BEL
        "netsoc_ctrl_bus_errors_27" BEL "netsoc_ctrl_bus_errors_28" BEL
        "netsoc_ctrl_bus_errors_29" BEL "netsoc_ctrl_bus_errors_30" BEL
        "netsoc_ctrl_bus_errors_31" BEL "netsoc_uart_phy_rx_bitcount_0" BEL
        "netsoc_uart_phy_rx_bitcount_1" BEL "netsoc_uart_phy_rx_bitcount_2"
        BEL "netsoc_uart_phy_rx_bitcount_3" BEL
        "netsoc_uart_tx_fifo_produce_0" BEL "netsoc_uart_tx_fifo_produce_1"
        BEL "netsoc_uart_tx_fifo_produce_2" BEL
        "netsoc_uart_tx_fifo_produce_3" BEL "netsoc_uart_tx_fifo_consume_0"
        BEL "netsoc_uart_tx_fifo_consume_1" BEL
        "netsoc_uart_tx_fifo_consume_2" BEL "netsoc_uart_tx_fifo_consume_3"
        BEL "netsoc_uart_tx_fifo_level0_0" BEL "netsoc_uart_tx_fifo_level0_1"
        BEL "netsoc_uart_tx_fifo_level0_2" BEL "netsoc_uart_tx_fifo_level0_3"
        BEL "netsoc_uart_tx_fifo_level0_4" BEL "netsoc_uart_rx_fifo_level0_0"
        BEL "netsoc_uart_rx_fifo_level0_1" BEL "netsoc_uart_rx_fifo_level0_2"
        BEL "netsoc_uart_rx_fifo_level0_3" BEL "netsoc_uart_rx_fifo_level0_4"
        BEL "netsoc_uart_rx_fifo_produce_0" BEL
        "netsoc_uart_rx_fifo_produce_1" BEL "netsoc_uart_rx_fifo_produce_2"
        BEL "netsoc_uart_rx_fifo_produce_3" BEL
        "netsoc_uart_rx_fifo_consume_0" BEL "netsoc_uart_rx_fifo_consume_1"
        BEL "netsoc_uart_rx_fifo_consume_2" BEL
        "netsoc_uart_rx_fifo_consume_3" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_2" BEL
        "dna_cnt_0" BEL "dna_cnt_1" BEL "dna_cnt_2" BEL "dna_cnt_3" BEL
        "dna_cnt_4" BEL "dna_cnt_5" BEL "dna_cnt_6" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine0_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine0_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine0_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine1_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine1_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine1_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine2_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine2_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine2_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine3_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine3_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine3_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine4_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine4_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine4_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine5_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine5_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine5_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine6_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine6_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine6_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine7_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine7_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine7_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_twtrcon_count_0" BEL "netsoc_sdram_twtrcon_count_1" BEL
        "netsoc_sdram_twtrcon_count_2" BEL "netsoc_sdram_bandwidth_nreads_0"
        BEL "netsoc_sdram_bandwidth_nreads_1" BEL
        "netsoc_sdram_bandwidth_nreads_2" BEL
        "netsoc_sdram_bandwidth_nreads_3" BEL
        "netsoc_sdram_bandwidth_nreads_4" BEL
        "netsoc_sdram_bandwidth_nreads_5" BEL
        "netsoc_sdram_bandwidth_nreads_6" BEL
        "netsoc_sdram_bandwidth_nreads_7" BEL
        "netsoc_sdram_bandwidth_nreads_8" BEL
        "netsoc_sdram_bandwidth_nreads_9" BEL
        "netsoc_sdram_bandwidth_nreads_10" BEL
        "netsoc_sdram_bandwidth_nreads_11" BEL
        "netsoc_sdram_bandwidth_nreads_12" BEL
        "netsoc_sdram_bandwidth_nreads_13" BEL
        "netsoc_sdram_bandwidth_nreads_14" BEL
        "netsoc_sdram_bandwidth_nreads_15" BEL
        "netsoc_sdram_bandwidth_nreads_16" BEL
        "netsoc_sdram_bandwidth_nreads_17" BEL
        "netsoc_sdram_bandwidth_nreads_18" BEL
        "netsoc_sdram_bandwidth_nreads_19" BEL
        "netsoc_sdram_bandwidth_nreads_20" BEL
        "netsoc_sdram_bandwidth_nreads_21" BEL
        "netsoc_sdram_bandwidth_nreads_22" BEL
        "netsoc_sdram_bandwidth_nreads_23" BEL
        "netsoc_sdram_bandwidth_nwrites_0" BEL
        "netsoc_sdram_bandwidth_nwrites_1" BEL
        "netsoc_sdram_bandwidth_nwrites_2" BEL
        "netsoc_sdram_bandwidth_nwrites_3" BEL
        "netsoc_sdram_bandwidth_nwrites_4" BEL
        "netsoc_sdram_bandwidth_nwrites_5" BEL
        "netsoc_sdram_bandwidth_nwrites_6" BEL
        "netsoc_sdram_bandwidth_nwrites_7" BEL
        "netsoc_sdram_bandwidth_nwrites_8" BEL
        "netsoc_sdram_bandwidth_nwrites_9" BEL
        "netsoc_sdram_bandwidth_nwrites_10" BEL
        "netsoc_sdram_bandwidth_nwrites_11" BEL
        "netsoc_sdram_bandwidth_nwrites_12" BEL
        "netsoc_sdram_bandwidth_nwrites_13" BEL
        "netsoc_sdram_bandwidth_nwrites_14" BEL
        "netsoc_sdram_bandwidth_nwrites_15" BEL
        "netsoc_sdram_bandwidth_nwrites_16" BEL
        "netsoc_sdram_bandwidth_nwrites_17" BEL
        "netsoc_sdram_bandwidth_nwrites_18" BEL
        "netsoc_sdram_bandwidth_nwrites_19" BEL
        "netsoc_sdram_bandwidth_nwrites_20" BEL
        "netsoc_sdram_bandwidth_nwrites_21" BEL
        "netsoc_sdram_bandwidth_nwrites_22" BEL
        "netsoc_sdram_bandwidth_nwrites_23" BEL "preamble_errors_status_0" BEL
        "preamble_errors_status_1" BEL "preamble_errors_status_2" BEL
        "preamble_errors_status_3" BEL "preamble_errors_status_4" BEL
        "preamble_errors_status_5" BEL "preamble_errors_status_6" BEL
        "preamble_errors_status_7" BEL "preamble_errors_status_8" BEL
        "preamble_errors_status_9" BEL "preamble_errors_status_10" BEL
        "preamble_errors_status_11" BEL "preamble_errors_status_12" BEL
        "preamble_errors_status_13" BEL "preamble_errors_status_14" BEL
        "preamble_errors_status_15" BEL "preamble_errors_status_16" BEL
        "preamble_errors_status_17" BEL "preamble_errors_status_18" BEL
        "preamble_errors_status_19" BEL "preamble_errors_status_20" BEL
        "preamble_errors_status_21" BEL "preamble_errors_status_22" BEL
        "preamble_errors_status_23" BEL "preamble_errors_status_24" BEL
        "preamble_errors_status_25" BEL "preamble_errors_status_26" BEL
        "preamble_errors_status_27" BEL "preamble_errors_status_28" BEL
        "preamble_errors_status_29" BEL "preamble_errors_status_30" BEL
        "preamble_errors_status_31" BEL "counter_0" BEL "counter_1" BEL
        "counter_2" BEL "counter_3" BEL "counter_4" BEL "counter_5" BEL
        "counter_6" BEL "counter_7" BEL "counter_8" BEL "crc_errors_status_0"
        BEL "crc_errors_status_1" BEL "crc_errors_status_2" BEL
        "crc_errors_status_3" BEL "crc_errors_status_4" BEL
        "crc_errors_status_5" BEL "crc_errors_status_6" BEL
        "crc_errors_status_7" BEL "crc_errors_status_8" BEL
        "crc_errors_status_9" BEL "crc_errors_status_10" BEL
        "crc_errors_status_11" BEL "crc_errors_status_12" BEL
        "crc_errors_status_13" BEL "crc_errors_status_14" BEL
        "crc_errors_status_15" BEL "crc_errors_status_16" BEL
        "crc_errors_status_17" BEL "crc_errors_status_18" BEL
        "crc_errors_status_19" BEL "crc_errors_status_20" BEL
        "crc_errors_status_21" BEL "crc_errors_status_22" BEL
        "crc_errors_status_23" BEL "crc_errors_status_24" BEL
        "crc_errors_status_25" BEL "crc_errors_status_26" BEL
        "crc_errors_status_27" BEL "crc_errors_status_28" BEL
        "crc_errors_status_29" BEL "crc_errors_status_30" BEL
        "crc_errors_status_31" BEL "writer_counter_0" BEL "writer_counter_1"
        BEL "writer_counter_2" BEL "writer_counter_3" BEL "writer_counter_4"
        BEL "writer_counter_5" BEL "writer_counter_6" BEL "writer_counter_7"
        BEL "writer_counter_8" BEL "writer_counter_9" BEL "writer_counter_10"
        BEL "writer_counter_11" BEL "writer_counter_12" BEL
        "writer_counter_13" BEL "writer_counter_14" BEL "writer_counter_15"
        BEL "writer_counter_16" BEL "writer_counter_17" BEL
        "writer_counter_18" BEL "writer_counter_19" BEL "writer_counter_20"
        BEL "writer_counter_21" BEL "writer_counter_22" BEL
        "writer_counter_23" BEL "writer_counter_24" BEL "writer_counter_25"
        BEL "writer_counter_26" BEL "writer_counter_27" BEL
        "writer_counter_28" BEL "writer_counter_29" BEL "writer_counter_30"
        BEL "writer_counter_31" BEL "netsoc_count_1" BEL "reader_fifo_level_0"
        BEL "reader_fifo_level_1" BEL "netsoc_count_0" BEL "netsoc_count_4"
        BEL "netsoc_count_2" BEL "netsoc_count_3" BEL "netsoc_count_5" BEL
        "netsoc_count_6" BEL "netsoc_count_9" BEL "netsoc_count_7" BEL
        "netsoc_count_8" BEL "netsoc_count_12" BEL "netsoc_count_10" BEL
        "netsoc_count_11" BEL "netsoc_count_15" BEL "netsoc_count_13" BEL
        "netsoc_count_14" BEL "netsoc_count_18" BEL "netsoc_count_16" BEL
        "netsoc_count_17" BEL "refresher_state_FSM_FFd1" BEL "netsoc_count_19"
        BEL "refresher_state_FSM_FFd2" BEL
        "liteethmacsramwriter_state_FSM_FFd2" BEL
        "liteethmacsramwriter_state_FSM_FFd3" BEL
        "liteethmacsramwriter_state_FSM_FFd1" BEL "cache_state_FSM_FFd1" BEL
        "cache_state_FSM_FFd3" BEL "cache_state_FSM_FFd2" BEL
        "bankmachine0_state_FSM_FFd3" BEL "bankmachine1_state_FSM_FFd3" BEL
        "bankmachine0_state_FSM_FFd2" BEL "bankmachine0_state_FSM_FFd1" BEL
        "bankmachine2_state_FSM_FFd3" BEL "bankmachine1_state_FSM_FFd2" BEL
        "bankmachine1_state_FSM_FFd1" BEL "bankmachine2_state_FSM_FFd2" BEL
        "bankmachine2_state_FSM_FFd1" BEL "bankmachine5_state_FSM_FFd1" BEL
        "bankmachine5_state_FSM_FFd3" BEL "bankmachine5_state_FSM_FFd2" BEL
        "bankmachine3_state_FSM_FFd1" BEL "bankmachine3_state_FSM_FFd3" BEL
        "bankmachine3_state_FSM_FFd2" BEL "bankmachine4_state_FSM_FFd1" BEL
        "bankmachine4_state_FSM_FFd3" BEL "bankmachine4_state_FSM_FFd2" BEL
        "bankmachine6_state_FSM_FFd3" BEL "bankmachine6_state_FSM_FFd2" BEL
        "bankmachine7_state_FSM_FFd2" BEL "bankmachine6_state_FSM_FFd1" BEL
        "bankmachine7_state_FSM_FFd3" BEL "bankmachine7_state_FSM_FFd1" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd6" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd8" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd7" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd5" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd4" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd1" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd3" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd2" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd6" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd8" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd7" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd5" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd4" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd2" BEL "sys_counter_0" BEL
        "sys_counter_1" BEL "sys_counter_2" BEL "sys_counter_3" BEL
        "sys_counter_4" BEL "sys_counter_5" BEL "sys_counter_6" BEL
        "sys_counter_7" BEL "sys_counter_8" BEL "sys_counter_9" BEL
        "sys_counter_10" BEL "sys_counter_11" BEL "sys_counter_12" BEL
        "sys_counter_13" BEL "sys_counter_14" BEL "sys_counter_15" BEL
        "sys_counter_16" BEL "sys_counter_17" BEL "sys_counter_18" BEL
        "sys_counter_19" BEL "sys_counter_20" BEL "sys_counter_21" BEL
        "sys_counter_22" BEL "sys_counter_23" BEL "inst_LPM_FF_3" BEL
        "inst_LPM_FF_2" BEL "inst_LPM_FF_1" BEL "inst_LPM_FF_0" PIN
        "OSERDES2_pins<1>" PIN "OSERDES2_1_pins<1>" PIN "OSERDES2_2_pins<1>"
        PIN "OSERDES2_3_pins<1>" PIN "OSERDES2_4_pins<1>" PIN
        "OSERDES2_5_pins<1>" PIN "OSERDES2_6_pins<1>" PIN "OSERDES2_7_pins<1>"
        PIN "OSERDES2_8_pins<1>" PIN "OSERDES2_9_pins<1>" PIN
        "OSERDES2_10_pins<1>" PIN "OSERDES2_11_pins<1>" PIN
        "OSERDES2_12_pins<1>" PIN "OSERDES2_13_pins<1>" PIN
        "OSERDES2_14_pins<1>" PIN "OSERDES2_15_pins<1>" PIN
        "OSERDES2_16_pins<1>" PIN "OSERDES2_17_pins<1>" PIN "ISERDES2_pins<3>"
        PIN "ISERDES2_1_pins<3>" PIN "ISERDES2_2_pins<3>" PIN
        "ISERDES2_3_pins<3>" PIN "ISERDES2_4_pins<3>" PIN "ISERDES2_5_pins<3>"
        PIN "ISERDES2_6_pins<3>" PIN "ISERDES2_7_pins<3>" PIN
        "ISERDES2_8_pins<3>" PIN "ISERDES2_9_pins<3>" PIN
        "ISERDES2_10_pins<3>" PIN "ISERDES2_11_pins<3>" PIN
        "ISERDES2_12_pins<3>" PIN "ISERDES2_13_pins<3>" PIN
        "ISERDES2_14_pins<3>" PIN "ISERDES2_15_pins<3>" BEL
        "VexRiscv/_zz_203__2" BEL "VexRiscv/_zz_203__1" BEL
        "VexRiscv/_zz_203__0" BEL "VexRiscv/CsrPlugin_mcause_exceptionCode_3"
        BEL "VexRiscv/CsrPlugin_mcause_exceptionCode_2" BEL
        "VexRiscv/CsrPlugin_mcause_exceptionCode_1" BEL
        "VexRiscv/CsrPlugin_mcause_exceptionCode_0" BEL
        "VexRiscv/CsrPlugin_mtval_31" BEL "VexRiscv/CsrPlugin_mtval_30" BEL
        "VexRiscv/CsrPlugin_mtval_29" BEL "VexRiscv/CsrPlugin_mtval_28" BEL
        "VexRiscv/CsrPlugin_mtval_27" BEL "VexRiscv/CsrPlugin_mtval_26" BEL
        "VexRiscv/CsrPlugin_mtval_25" BEL "VexRiscv/CsrPlugin_mtval_24" BEL
        "VexRiscv/CsrPlugin_mtval_23" BEL "VexRiscv/CsrPlugin_mtval_22" BEL
        "VexRiscv/CsrPlugin_mtval_21" BEL "VexRiscv/CsrPlugin_mtval_20" BEL
        "VexRiscv/CsrPlugin_mtval_19" BEL "VexRiscv/CsrPlugin_mtval_18" BEL
        "VexRiscv/CsrPlugin_mtval_17" BEL "VexRiscv/CsrPlugin_mtval_16" BEL
        "VexRiscv/CsrPlugin_mtval_15" BEL "VexRiscv/CsrPlugin_mtval_14" BEL
        "VexRiscv/CsrPlugin_mtval_13" BEL "VexRiscv/CsrPlugin_mtval_12" BEL
        "VexRiscv/CsrPlugin_mtval_11" BEL "VexRiscv/CsrPlugin_mtval_10" BEL
        "VexRiscv/CsrPlugin_mtval_9" BEL "VexRiscv/CsrPlugin_mtval_8" BEL
        "VexRiscv/CsrPlugin_mtval_7" BEL "VexRiscv/CsrPlugin_mtval_6" BEL
        "VexRiscv/CsrPlugin_mtval_5" BEL "VexRiscv/CsrPlugin_mtval_4" BEL
        "VexRiscv/CsrPlugin_mtval_3" BEL "VexRiscv/CsrPlugin_mtval_2" BEL
        "VexRiscv/CsrPlugin_mtval_1" BEL "VexRiscv/CsrPlugin_mtval_0" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_wr" BEL
        "VexRiscv/execute_to_memory_MEMORY_STORE" BEL
        "VexRiscv/decode_to_execute_ALU_BITWISE_CTRL_0" BEL
        "VexRiscv/decode_to_execute_MEMORY_STORE" BEL
        "VexRiscv/CsrPlugin_mstatus_MIE" BEL
        "VexRiscv/CsrPlugin_mstatus_MPP_1" BEL
        "VexRiscv/CsrPlugin_mstatus_MPP_0" BEL
        "VexRiscv/CsrPlugin_mstatus_MPIE" BEL "VexRiscv/CsrPlugin_mepc_31" BEL
        "VexRiscv/CsrPlugin_mepc_30" BEL "VexRiscv/CsrPlugin_mepc_29" BEL
        "VexRiscv/CsrPlugin_mepc_28" BEL "VexRiscv/CsrPlugin_mepc_27" BEL
        "VexRiscv/CsrPlugin_mepc_26" BEL "VexRiscv/CsrPlugin_mepc_25" BEL
        "VexRiscv/CsrPlugin_mepc_24" BEL "VexRiscv/CsrPlugin_mepc_23" BEL
        "VexRiscv/CsrPlugin_mepc_22" BEL "VexRiscv/CsrPlugin_mepc_21" BEL
        "VexRiscv/CsrPlugin_mepc_20" BEL "VexRiscv/CsrPlugin_mepc_19" BEL
        "VexRiscv/CsrPlugin_mepc_18" BEL "VexRiscv/CsrPlugin_mepc_17" BEL
        "VexRiscv/CsrPlugin_mepc_16" BEL "VexRiscv/CsrPlugin_mepc_15" BEL
        "VexRiscv/CsrPlugin_mepc_14" BEL "VexRiscv/CsrPlugin_mepc_13" BEL
        "VexRiscv/CsrPlugin_mepc_12" BEL "VexRiscv/CsrPlugin_mepc_11" BEL
        "VexRiscv/CsrPlugin_mepc_10" BEL "VexRiscv/CsrPlugin_mepc_9" BEL
        "VexRiscv/CsrPlugin_mepc_8" BEL "VexRiscv/CsrPlugin_mepc_7" BEL
        "VexRiscv/CsrPlugin_mepc_6" BEL "VexRiscv/CsrPlugin_mepc_5" BEL
        "VexRiscv/CsrPlugin_mepc_4" BEL "VexRiscv/CsrPlugin_mepc_3" BEL
        "VexRiscv/CsrPlugin_mepc_2" BEL "VexRiscv/CsrPlugin_mepc_1" BEL
        "VexRiscv/CsrPlugin_mepc_0" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW_1" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW_0" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_31" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_30" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_29" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_28" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_27" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_26" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_25" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_24" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_23" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_22" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_21" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_20" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_19" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_18" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_17" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_16" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_15" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_14" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_13" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_12" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_11" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_10" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_9" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_8" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_7" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_6" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_5" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_4" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_3" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_2" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_1" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_0" BEL
        "VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW_1" BEL
        "VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW_0" BEL
        "VexRiscv/_zz_201__31" BEL "VexRiscv/_zz_201__30" BEL
        "VexRiscv/_zz_201__29" BEL "VexRiscv/_zz_201__28" BEL
        "VexRiscv/_zz_201__27" BEL "VexRiscv/_zz_201__26" BEL
        "VexRiscv/_zz_201__25" BEL "VexRiscv/_zz_201__24" BEL
        "VexRiscv/_zz_201__23" BEL "VexRiscv/_zz_201__22" BEL
        "VexRiscv/_zz_201__21" BEL "VexRiscv/_zz_201__20" BEL
        "VexRiscv/_zz_201__19" BEL "VexRiscv/_zz_201__18" BEL
        "VexRiscv/_zz_201__17" BEL "VexRiscv/_zz_201__16" BEL
        "VexRiscv/_zz_201__15" BEL "VexRiscv/_zz_201__14" BEL
        "VexRiscv/_zz_201__13" BEL "VexRiscv/_zz_201__12" BEL
        "VexRiscv/_zz_201__11" BEL "VexRiscv/_zz_201__10" BEL
        "VexRiscv/_zz_201__9" BEL "VexRiscv/_zz_201__8" BEL
        "VexRiscv/_zz_201__7" BEL "VexRiscv/_zz_201__6" BEL
        "VexRiscv/_zz_201__5" BEL "VexRiscv/_zz_201__4" BEL
        "VexRiscv/_zz_201__3" BEL "VexRiscv/_zz_201__2" BEL
        "VexRiscv/_zz_201__1" BEL "VexRiscv/_zz_201__0" BEL
        "VexRiscv/CsrPlugin_mie_MSIE" BEL "VexRiscv/CsrPlugin_mie_MTIE" BEL
        "VexRiscv/CsrPlugin_mie_MEIE" BEL "VexRiscv/CsrPlugin_mtvec_base_29"
        BEL "VexRiscv/CsrPlugin_mtvec_base_28" BEL
        "VexRiscv/CsrPlugin_mtvec_base_27" BEL
        "VexRiscv/CsrPlugin_mtvec_base_26" BEL
        "VexRiscv/CsrPlugin_mtvec_base_25" BEL
        "VexRiscv/CsrPlugin_mtvec_base_24" BEL
        "VexRiscv/CsrPlugin_mtvec_base_23" BEL
        "VexRiscv/CsrPlugin_mtvec_base_22" BEL
        "VexRiscv/CsrPlugin_mtvec_base_21" BEL
        "VexRiscv/CsrPlugin_mtvec_base_20" BEL
        "VexRiscv/CsrPlugin_mtvec_base_19" BEL
        "VexRiscv/CsrPlugin_mtvec_base_18" BEL
        "VexRiscv/CsrPlugin_mtvec_base_17" BEL
        "VexRiscv/CsrPlugin_mtvec_base_16" BEL
        "VexRiscv/CsrPlugin_mtvec_base_15" BEL
        "VexRiscv/CsrPlugin_mtvec_base_14" BEL
        "VexRiscv/CsrPlugin_mtvec_base_13" BEL
        "VexRiscv/CsrPlugin_mtvec_base_12" BEL
        "VexRiscv/CsrPlugin_mtvec_base_11" BEL
        "VexRiscv/CsrPlugin_mtvec_base_10" BEL
        "VexRiscv/CsrPlugin_mtvec_base_9" BEL
        "VexRiscv/CsrPlugin_mtvec_base_8" BEL
        "VexRiscv/CsrPlugin_mtvec_base_7" BEL
        "VexRiscv/CsrPlugin_mtvec_base_6" BEL
        "VexRiscv/CsrPlugin_mtvec_base_5" BEL
        "VexRiscv/CsrPlugin_mtvec_base_4" BEL
        "VexRiscv/CsrPlugin_mtvec_base_3" BEL
        "VexRiscv/CsrPlugin_mtvec_base_2" BEL
        "VexRiscv/CsrPlugin_mtvec_base_1" BEL
        "VexRiscv/CsrPlugin_mtvec_base_0" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_31" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_30" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_29" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_28" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_27" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_26" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_25" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_24" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_23" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_22" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_21" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_20" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_19" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_18" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_17" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_16" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_15" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_14" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_13" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_12" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_11" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_10" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_9" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_8" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_7" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_6" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_5" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_4" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_3" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_2" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_1" BEL
        "VexRiscv/decode_to_execute_RS1_31" BEL
        "VexRiscv/decode_to_execute_RS1_30" BEL
        "VexRiscv/decode_to_execute_RS1_29" BEL
        "VexRiscv/decode_to_execute_RS1_28" BEL
        "VexRiscv/decode_to_execute_RS1_27" BEL
        "VexRiscv/decode_to_execute_RS1_26" BEL
        "VexRiscv/decode_to_execute_RS1_25" BEL
        "VexRiscv/decode_to_execute_RS1_24" BEL
        "VexRiscv/decode_to_execute_RS1_23" BEL
        "VexRiscv/decode_to_execute_RS1_22" BEL
        "VexRiscv/decode_to_execute_RS1_21" BEL
        "VexRiscv/decode_to_execute_RS1_20" BEL
        "VexRiscv/decode_to_execute_RS1_19" BEL
        "VexRiscv/decode_to_execute_RS1_18" BEL
        "VexRiscv/decode_to_execute_RS1_17" BEL
        "VexRiscv/decode_to_execute_RS1_16" BEL
        "VexRiscv/decode_to_execute_RS1_15" BEL
        "VexRiscv/decode_to_execute_RS1_14" BEL
        "VexRiscv/decode_to_execute_RS1_13" BEL
        "VexRiscv/decode_to_execute_RS1_12" BEL
        "VexRiscv/decode_to_execute_RS1_11" BEL
        "VexRiscv/decode_to_execute_RS1_10" BEL
        "VexRiscv/decode_to_execute_RS1_9" BEL
        "VexRiscv/decode_to_execute_RS1_8" BEL
        "VexRiscv/decode_to_execute_RS1_7" BEL
        "VexRiscv/decode_to_execute_RS1_6" BEL
        "VexRiscv/decode_to_execute_RS1_5" BEL
        "VexRiscv/decode_to_execute_RS1_4" BEL
        "VexRiscv/decode_to_execute_RS1_3" BEL
        "VexRiscv/decode_to_execute_RS1_2" BEL
        "VexRiscv/decode_to_execute_RS1_1" BEL
        "VexRiscv/decode_to_execute_RS1_0" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_31" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_30" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_29" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_28" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_27" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_26" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_25" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_24" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_23" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_22" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_21" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_20" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_19" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_18" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_17" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_16" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_15" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_14" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_13" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_12" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_11" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_10" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_9" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_8" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_7" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_6" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_5" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_4" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_3" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_2" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_1" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_31" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_30" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_29" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_28" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_27" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_26" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_25" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_24" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_23" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_22" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_21" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_20" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_19" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_18" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_17" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_16" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_15" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_14" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_13" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_12" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_11" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_10" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_9" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_8" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_7" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_6" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_5" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_4" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_3" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_2" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_1" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_64" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_63" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_62" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_61" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_60" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_59" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_58" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_57" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_56" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_55" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_54" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_53" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_52" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_51" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_50" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_49" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_48" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_47" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_46" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_45" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_44" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_43" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_42" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_41" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_40" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_39" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_38" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_37" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_36" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_35" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_34" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_33" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_32" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_31" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_30" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_29" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_28" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_27" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_26" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_25" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_24" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_23" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_22" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_21" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_20" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_19" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_18" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_17" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_16" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_15" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_14" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_13" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_12" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_11" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_10" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_9" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_8" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_7" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_6" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_5" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_4" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_3" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_2" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_1" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_31" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_30" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_29" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_28" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_27" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_26" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_25" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_24" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_23" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_22" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_21" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_20" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_19" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_18" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_17" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_16" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_15" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_14" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_13" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_12" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_11" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_10" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_9" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_8" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_7" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_6" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_5" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_4" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_3" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_2" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_1" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_0" BEL
        "VexRiscv/execute_LightShifterPlugin_amplitudeReg_4" BEL
        "VexRiscv/execute_LightShifterPlugin_amplitudeReg_3" BEL
        "VexRiscv/execute_LightShifterPlugin_amplitudeReg_2" BEL
        "VexRiscv/execute_LightShifterPlugin_amplitudeReg_1" BEL
        "VexRiscv/execute_LightShifterPlugin_amplitudeReg_0" BEL
        "VexRiscv/decode_to_execute_RS2_31" BEL
        "VexRiscv/decode_to_execute_RS2_30" BEL
        "VexRiscv/decode_to_execute_RS2_29" BEL
        "VexRiscv/decode_to_execute_RS2_28" BEL
        "VexRiscv/decode_to_execute_RS2_27" BEL
        "VexRiscv/decode_to_execute_RS2_26" BEL
        "VexRiscv/decode_to_execute_RS2_25" BEL
        "VexRiscv/decode_to_execute_RS2_24" BEL
        "VexRiscv/decode_to_execute_RS2_23" BEL
        "VexRiscv/decode_to_execute_RS2_22" BEL
        "VexRiscv/decode_to_execute_RS2_21" BEL
        "VexRiscv/decode_to_execute_RS2_20" BEL
        "VexRiscv/decode_to_execute_RS2_19" BEL
        "VexRiscv/decode_to_execute_RS2_18" BEL
        "VexRiscv/decode_to_execute_RS2_17" BEL
        "VexRiscv/decode_to_execute_RS2_16" BEL
        "VexRiscv/decode_to_execute_RS2_15" BEL
        "VexRiscv/decode_to_execute_RS2_14" BEL
        "VexRiscv/decode_to_execute_RS2_13" BEL
        "VexRiscv/decode_to_execute_RS2_12" BEL
        "VexRiscv/decode_to_execute_RS2_11" BEL
        "VexRiscv/decode_to_execute_RS2_10" BEL
        "VexRiscv/decode_to_execute_RS2_9" BEL
        "VexRiscv/decode_to_execute_RS2_8" BEL
        "VexRiscv/decode_to_execute_RS2_7" BEL
        "VexRiscv/decode_to_execute_RS2_6" BEL
        "VexRiscv/decode_to_execute_RS2_5" BEL
        "VexRiscv/decode_to_execute_RS2_4" BEL
        "VexRiscv/decode_to_execute_RS2_3" BEL
        "VexRiscv/decode_to_execute_RS2_2" BEL
        "VexRiscv/decode_to_execute_RS2_1" BEL
        "VexRiscv/decode_to_execute_RS2_0" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory" BEL
        "VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_31" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_30" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_29" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_28" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_27" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_26" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_25" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_24" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_23" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_22" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_21" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_20" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_19" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_18" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_17" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_16" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_15" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_14" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_13" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_12" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_11" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_10" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_9" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_8" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_7" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_6" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_5" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_4" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_3" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_2" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_1" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_0" BEL
        "VexRiscv/memory_to_writeBack_PC_31" BEL
        "VexRiscv/memory_to_writeBack_PC_30" BEL
        "VexRiscv/memory_to_writeBack_PC_29" BEL
        "VexRiscv/memory_to_writeBack_PC_28" BEL
        "VexRiscv/memory_to_writeBack_PC_27" BEL
        "VexRiscv/memory_to_writeBack_PC_26" BEL
        "VexRiscv/memory_to_writeBack_PC_25" BEL
        "VexRiscv/memory_to_writeBack_PC_24" BEL
        "VexRiscv/memory_to_writeBack_PC_23" BEL
        "VexRiscv/memory_to_writeBack_PC_22" BEL
        "VexRiscv/memory_to_writeBack_PC_21" BEL
        "VexRiscv/memory_to_writeBack_PC_20" BEL
        "VexRiscv/memory_to_writeBack_PC_19" BEL
        "VexRiscv/memory_to_writeBack_PC_18" BEL
        "VexRiscv/memory_to_writeBack_PC_17" BEL
        "VexRiscv/memory_to_writeBack_PC_16" BEL
        "VexRiscv/memory_to_writeBack_PC_15" BEL
        "VexRiscv/memory_to_writeBack_PC_14" BEL
        "VexRiscv/memory_to_writeBack_PC_13" BEL
        "VexRiscv/memory_to_writeBack_PC_12" BEL
        "VexRiscv/memory_to_writeBack_PC_11" BEL
        "VexRiscv/memory_to_writeBack_PC_10" BEL
        "VexRiscv/memory_to_writeBack_PC_9" BEL
        "VexRiscv/memory_to_writeBack_PC_8" BEL
        "VexRiscv/memory_to_writeBack_PC_7" BEL
        "VexRiscv/memory_to_writeBack_PC_6" BEL
        "VexRiscv/memory_to_writeBack_PC_5" BEL
        "VexRiscv/memory_to_writeBack_PC_4" BEL
        "VexRiscv/memory_to_writeBack_PC_3" BEL
        "VexRiscv/memory_to_writeBack_PC_2" BEL
        "VexRiscv/execute_to_memory_PC_31" BEL
        "VexRiscv/execute_to_memory_PC_30" BEL
        "VexRiscv/execute_to_memory_PC_29" BEL
        "VexRiscv/execute_to_memory_PC_28" BEL
        "VexRiscv/execute_to_memory_PC_27" BEL
        "VexRiscv/execute_to_memory_PC_26" BEL
        "VexRiscv/execute_to_memory_PC_25" BEL
        "VexRiscv/execute_to_memory_PC_24" BEL
        "VexRiscv/execute_to_memory_PC_23" BEL
        "VexRiscv/execute_to_memory_PC_22" BEL
        "VexRiscv/execute_to_memory_PC_21" BEL
        "VexRiscv/execute_to_memory_PC_20" BEL
        "VexRiscv/execute_to_memory_PC_19" BEL
        "VexRiscv/execute_to_memory_PC_18" BEL
        "VexRiscv/execute_to_memory_PC_17" BEL
        "VexRiscv/execute_to_memory_PC_16" BEL
        "VexRiscv/execute_to_memory_PC_15" BEL
        "VexRiscv/execute_to_memory_PC_14" BEL
        "VexRiscv/execute_to_memory_PC_13" BEL
        "VexRiscv/execute_to_memory_PC_12" BEL
        "VexRiscv/execute_to_memory_PC_11" BEL
        "VexRiscv/execute_to_memory_PC_10" BEL
        "VexRiscv/execute_to_memory_PC_9" BEL
        "VexRiscv/execute_to_memory_PC_8" BEL
        "VexRiscv/execute_to_memory_PC_7" BEL
        "VexRiscv/execute_to_memory_PC_6" BEL
        "VexRiscv/execute_to_memory_PC_5" BEL
        "VexRiscv/execute_to_memory_PC_4" BEL
        "VexRiscv/execute_to_memory_PC_3" BEL
        "VexRiscv/execute_to_memory_PC_2" BEL
        "VexRiscv/writeBack_arbitration_isValid" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_VALID" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_ENABLE" BEL
        "VexRiscv/memory_to_writeBack_ENV_CTRL_0" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_VALID" BEL
        "VexRiscv/execute_to_memory_IS_MUL" BEL
        "VexRiscv/execute_to_memory_MEMORY_ENABLE" BEL
        "VexRiscv/execute_to_memory_ALIGNEMENT_FAULT" BEL
        "VexRiscv/execute_to_memory_BRANCH_DO" BEL
        "VexRiscv/execute_to_memory_ENV_CTRL_0" BEL
        "VexRiscv/execute_to_memory_IS_DIV" BEL
        "VexRiscv/decode_to_execute_PC_31" BEL
        "VexRiscv/decode_to_execute_PC_30" BEL
        "VexRiscv/decode_to_execute_PC_29" BEL
        "VexRiscv/decode_to_execute_PC_28" BEL
        "VexRiscv/decode_to_execute_PC_27" BEL
        "VexRiscv/decode_to_execute_PC_26" BEL
        "VexRiscv/decode_to_execute_PC_25" BEL
        "VexRiscv/decode_to_execute_PC_24" BEL
        "VexRiscv/decode_to_execute_PC_23" BEL
        "VexRiscv/decode_to_execute_PC_22" BEL
        "VexRiscv/decode_to_execute_PC_21" BEL
        "VexRiscv/decode_to_execute_PC_20" BEL
        "VexRiscv/decode_to_execute_PC_19" BEL
        "VexRiscv/decode_to_execute_PC_18" BEL
        "VexRiscv/decode_to_execute_PC_17" BEL
        "VexRiscv/decode_to_execute_PC_16" BEL
        "VexRiscv/decode_to_execute_PC_15" BEL
        "VexRiscv/decode_to_execute_PC_14" BEL
        "VexRiscv/decode_to_execute_PC_13" BEL
        "VexRiscv/decode_to_execute_PC_12" BEL
        "VexRiscv/decode_to_execute_PC_11" BEL
        "VexRiscv/decode_to_execute_PC_10" BEL
        "VexRiscv/decode_to_execute_PC_9" BEL
        "VexRiscv/decode_to_execute_PC_8" BEL
        "VexRiscv/decode_to_execute_PC_7" BEL
        "VexRiscv/decode_to_execute_PC_6" BEL
        "VexRiscv/decode_to_execute_PC_5" BEL
        "VexRiscv/decode_to_execute_PC_4" BEL
        "VexRiscv/decode_to_execute_PC_3" BEL
        "VexRiscv/decode_to_execute_PC_2" BEL
        "VexRiscv/execute_to_memory_BYPASSABLE_MEMORY_STAGE" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_5" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_4" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_3" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_2" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_1" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_5" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_4" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_3" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_2" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_1" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs1_32" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs1_31" BEL
        "VexRiscv/_zz_324__31" BEL "VexRiscv/_zz_324__30" BEL
        "VexRiscv/_zz_324__29" BEL "VexRiscv/_zz_324__28" BEL
        "VexRiscv/_zz_324__27" BEL "VexRiscv/_zz_324__26" BEL
        "VexRiscv/_zz_324__25" BEL "VexRiscv/_zz_324__24" BEL
        "VexRiscv/_zz_324__23" BEL "VexRiscv/_zz_324__22" BEL
        "VexRiscv/_zz_324__21" BEL "VexRiscv/_zz_324__20" BEL
        "VexRiscv/_zz_324__19" BEL "VexRiscv/_zz_324__18" BEL
        "VexRiscv/_zz_324__17" BEL "VexRiscv/_zz_324__16" BEL
        "VexRiscv/_zz_324__15" BEL "VexRiscv/_zz_324__14" BEL
        "VexRiscv/_zz_324__13" BEL "VexRiscv/_zz_324__12" BEL
        "VexRiscv/_zz_324__11" BEL "VexRiscv/_zz_324__10" BEL
        "VexRiscv/_zz_324__9" BEL "VexRiscv/_zz_324__8" BEL
        "VexRiscv/_zz_324__7" BEL "VexRiscv/_zz_324__6" BEL
        "VexRiscv/_zz_324__5" BEL "VexRiscv/_zz_324__4" BEL
        "VexRiscv/_zz_324__3" BEL "VexRiscv/_zz_324__2" BEL
        "VexRiscv/_zz_324__1" BEL "VexRiscv/_zz_163__4" BEL
        "VexRiscv/_zz_163__3" BEL "VexRiscv/_zz_163__2" BEL
        "VexRiscv/_zz_163__1" BEL "VexRiscv/_zz_163__0" BEL
        "VexRiscv/_zz_117__31" BEL "VexRiscv/_zz_117__30" BEL
        "VexRiscv/_zz_117__29" BEL "VexRiscv/_zz_117__28" BEL
        "VexRiscv/_zz_117__27" BEL "VexRiscv/_zz_117__26" BEL
        "VexRiscv/_zz_117__25" BEL "VexRiscv/_zz_117__24" BEL
        "VexRiscv/_zz_117__23" BEL "VexRiscv/_zz_117__22" BEL
        "VexRiscv/_zz_117__21" BEL "VexRiscv/_zz_117__20" BEL
        "VexRiscv/_zz_117__19" BEL "VexRiscv/_zz_117__18" BEL
        "VexRiscv/_zz_117__17" BEL "VexRiscv/_zz_117__16" BEL
        "VexRiscv/_zz_117__15" BEL "VexRiscv/_zz_117__14" BEL
        "VexRiscv/_zz_117__13" BEL "VexRiscv/_zz_117__12" BEL
        "VexRiscv/_zz_117__11" BEL "VexRiscv/_zz_117__10" BEL
        "VexRiscv/_zz_117__9" BEL "VexRiscv/_zz_117__8" BEL
        "VexRiscv/_zz_117__7" BEL "VexRiscv/_zz_117__6" BEL
        "VexRiscv/_zz_117__5" BEL "VexRiscv/_zz_117__4" BEL
        "VexRiscv/_zz_117__3" BEL "VexRiscv/_zz_117__2" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_31" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_30" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_29" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_28" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_27" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_26" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_25" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_24" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_23" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_22" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_21" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_20" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_19" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_18" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_17" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_16" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_15" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_14" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_13" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_12" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_11" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_10" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_9" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_8" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_7" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_6" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_5" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_4" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_3" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_2" BEL
        "VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_29" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_28" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_14" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_13" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_12" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_11" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_10" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_9" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_8" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_7" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_size_1" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_size_0" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_29" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_28" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_14" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_13" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_12" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_11" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_10" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_9" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_8" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_7" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_ready" BEL
        "VexRiscv/CsrPlugin_hadException" BEL
        "VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_4" BEL
        "VexRiscv/_zz_108_" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_31" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_30" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_29" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_28" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_27" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_26" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_25" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_24" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_23" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_22" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_21" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_20" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_19" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_18" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_17" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_16" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_15" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_14" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_13" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_12" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_11" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_10" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_9" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_8" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_7" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_6" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_5" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_4" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_3" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_2" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_1" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_0" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_31" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_30" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_29" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_28" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_27" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_26" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_25" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_24" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_23" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_22" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_21" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_20" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_19" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_18" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_17" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_16" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_15" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_14" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_13" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_12" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_11" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_10" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_9" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_8" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_7" BEL
        "VexRiscv/decode_to_execute_IS_RS1_SIGNED" BEL
        "VexRiscv/decode_to_execute_SHIFT_CTRL_1" BEL
        "VexRiscv/decode_to_execute_SHIFT_CTRL_0" BEL
        "VexRiscv/decode_to_execute_IS_MUL" BEL
        "VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE" BEL
        "VexRiscv/decode_to_execute_SRC1_CTRL_1" BEL
        "VexRiscv/decode_to_execute_SRC1_CTRL_0" BEL
        "VexRiscv/decode_to_execute_CSR_WRITE_OPCODE" BEL
        "VexRiscv/decode_to_execute_ALU_CTRL_1" BEL
        "VexRiscv/decode_to_execute_ALU_CTRL_0" BEL
        "VexRiscv/decode_to_execute_MEMORY_ENABLE" BEL
        "VexRiscv/decode_to_execute_IS_RS2_SIGNED" BEL
        "VexRiscv/decode_to_execute_SRC_USE_SUB_LESS" BEL
        "VexRiscv/decode_to_execute_SRC2_CTRL_1" BEL
        "VexRiscv/decode_to_execute_SRC2_CTRL_0" BEL
        "VexRiscv/decode_to_execute_ENV_CTRL_0" BEL
        "VexRiscv/decode_to_execute_IS_DIV" BEL
        "VexRiscv/decode_to_execute_IS_CSR" BEL
        "VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE" BEL
        "VexRiscv/decode_to_execute_SRC2_FORCE_ZERO" BEL
        "VexRiscv/decode_to_execute_BRANCH_CTRL_1" BEL
        "VexRiscv/decode_to_execute_BRANCH_CTRL_0" BEL
        "VexRiscv/decode_to_execute_SRC_LESS_UNSIGNED" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_needRevert" BEL
        "VexRiscv/CsrPlugin_mcause_interrupt" BEL "VexRiscv/_zz_164__31" BEL
        "VexRiscv/_zz_164__30" BEL "VexRiscv/_zz_164__29" BEL
        "VexRiscv/_zz_164__28" BEL "VexRiscv/_zz_164__27" BEL
        "VexRiscv/_zz_164__26" BEL "VexRiscv/_zz_164__25" BEL
        "VexRiscv/_zz_164__24" BEL "VexRiscv/_zz_164__23" BEL
        "VexRiscv/_zz_164__22" BEL "VexRiscv/_zz_164__21" BEL
        "VexRiscv/_zz_164__20" BEL "VexRiscv/_zz_164__19" BEL
        "VexRiscv/_zz_164__18" BEL "VexRiscv/_zz_164__17" BEL
        "VexRiscv/_zz_164__16" BEL "VexRiscv/_zz_164__15" BEL
        "VexRiscv/_zz_164__14" BEL "VexRiscv/_zz_164__13" BEL
        "VexRiscv/_zz_164__12" BEL "VexRiscv/_zz_164__11" BEL
        "VexRiscv/_zz_164__10" BEL "VexRiscv/_zz_164__9" BEL
        "VexRiscv/_zz_164__8" BEL "VexRiscv/_zz_164__7" BEL
        "VexRiscv/_zz_164__6" BEL "VexRiscv/_zz_164__5" BEL
        "VexRiscv/_zz_164__4" BEL "VexRiscv/_zz_164__3" BEL
        "VexRiscv/_zz_164__2" BEL "VexRiscv/_zz_164__1" BEL
        "VexRiscv/_zz_164__0" BEL "VexRiscv/_zz_150_" BEL
        "VexRiscv/externalInterruptArray_regNext_2" BEL
        "VexRiscv/externalInterruptArray_regNext_1" BEL
        "VexRiscv/externalInterruptArray_regNext_0" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_31" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_30" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_29" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_28" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_27" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_26" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_25" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_24" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_23" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_22" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_21" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_20" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_19" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_18" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_17" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_16" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_15" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_14" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_13" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_12" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_11" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_10" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_9" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_8" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_7" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_6" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_5" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_4" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_3" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_2" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_1" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_0" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_6" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_5" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_4" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_3" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_2" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_1" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_0" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex_2" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex_1" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex_0" BEL
        "VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_31" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_30" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_29" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_28" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_27" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_26" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_25" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_24" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_23" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_22" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_21" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_20" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_19" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_18" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_17" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_16" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_15" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_14" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_13" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_12" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_11" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_10" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_9" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_8" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_7" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_6" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_5" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_4" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_3" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_2" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_1" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_0" BEL
        "VexRiscv/IBusCachedPlugin_cache/_zz_3_" BEL
        "VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_31" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_30" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_29" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_28" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_27" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_26" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_25" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_24" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_23" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_22" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_21" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_20" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_19" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_18" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_17" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_16" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_15" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_14" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_13" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_12" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_11" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_10" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_9" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_8" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_7" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_6" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_5" BEL
        "netsoc_uart_phy_rx_busy" BEL "netsoc_sdram_cmd_payload_ras" BEL
        "netsoc_uart_phy_tx_busy" BEL "netsoc_uart_tx_pending" BEL
        "netsoc_uart_rx_fifo_readable" BEL "netsoc_uart_rx_pending" BEL
        "netsoc_timer0_zero_pending" BEL "spiflash_dq_oe" BEL
        "netsoc_sdram_bankmachine0_row_opened" BEL "spiflash_cs_n" BEL
        "spiflash_bus_ack" BEL "netsoc_sdram_bankmachine0_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine1_row_opened" BEL
        "netsoc_sdram_bankmachine2_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine1_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine2_row_opened" BEL
        "netsoc_sdram_bankmachine4_row_opened" BEL
        "netsoc_sdram_bankmachine3_row_opened" BEL
        "netsoc_sdram_bankmachine3_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine5_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine4_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine5_row_opened" BEL
        "netsoc_sdram_bankmachine6_row_opened" BEL
        "netsoc_sdram_bankmachine6_twtpcon_ready" BEL
        "netsoc_sdram_twtrcon_ready" BEL
        "netsoc_sdram_bankmachine7_row_opened" BEL
        "netsoc_sdram_bankmachine7_twtpcon_ready" BEL "netsoc_grant" BEL
        "netsoc_uart_tx_fifo_readable" BEL "reader_done_pending" BEL
        "serial_tx" BEL "netsoc_sdram_time1_0" BEL "netsoc_sdram_time1_1" BEL
        "netsoc_sdram_time1_2" BEL "netsoc_sdram_time1_3" BEL
        "netsoc_sdram_time0_0" BEL "netsoc_sdram_time0_1" BEL
        "netsoc_sdram_time0_2" BEL "netsoc_sdram_time0_3" BEL
        "netsoc_sdram_time0_4" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_2" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_1" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_done" BEL
        "VexRiscv/CsrPlugin_interrupt_valid" BEL
        "VexRiscv/IBusCachedPlugin_injector_decodeRemoved" BEL
        "VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_valid" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending" BEL
        "spiflash_clk" BEL "netsoc_bus_wishbone_ack" BEL
        "reader_slot_storage_full" BEL "writer_storage_full" BEL
        "reset_storage_full" BEL "reader_eventmanager_storage_full" BEL
        "spiflash_bitbang_en_storage_full" BEL "netsoc_timer0_en_storage_full"
        BEL "netsoc_timer0_eventmanager_storage_full" BEL "mode0" BEL
        "reader_fifo_consume" BEL "writer_fifo_consume" BEL
        "writer_fifo_produce" BEL "reader_fifo_produce" BEL "writer_slot" BEL
        "VexRiscv/memory_arbitration_isValid" BEL
        "VexRiscv/execute_arbitration_isValid" BEL
        "VexRiscv/execute_LightShifterPlugin_isActive" BEL
        "netsoc_sram_bus_ack" BEL "slave_sel_r_1" BEL "sram0_bus_ack1" BEL
        "sram1_bus_ack1" BEL "netsoc_interface_we" BEL
        "liteethphygmiimii_state_FSM_FFd1" BEL "VexRiscv/CsrPlugin_mip_MSIP"
        BEL "VexRiscv/CsrPlugin_mip_MEIP" BEL
        "VexRiscv/CsrPlugin_interrupt_code_3" BEL "VexRiscv/_zz_204_" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack"
        BEL "VexRiscv/_zz_162_" BEL
        "VexRiscv/decode_to_execute_REGFILE_WRITE_VALID" BEL
        "VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2" BEL
        "VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1" BEL
        "VexRiscv/_zz_116_" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_2" BEL
        "ddrphy_record2_wrdata_mask_0_BRB0" BEL
        "ddrphy_record2_wrdata_mask_0_BRB1" BEL
        "ddrphy_record2_wrdata_mask_0_BRB2" BEL
        "litedramwishbone2native_state_FSM_FFd1_BRB0" BEL
        "litedramwishbone2native_state_FSM_FFd1_BRB2" BEL
        "litedramwishbone2native_state_FSM_FFd1_BRB3" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB2"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB4"
        BEL "ddrphy_rddata_sr_4_BRB2" BEL "new_master_wdata_ready_BRB0" BEL
        "new_master_wdata_ready_BRB1" BEL "new_master_wdata_ready_BRB2" BEL
        "new_master_wdata_ready_BRB3" BEL "new_master_wdata_ready_BRB4" BEL
        "new_master_wdata_ready_BRB5" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_3_BRB0" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_3_BRB1" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_3_BRB2" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_3_BRB3" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_3_BRB4" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_3_BRB5" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_4_BRB0" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_4_BRB1" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_4_BRB3" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_4_BRB4" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_4_BRB5" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_5_BRB1" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_5_BRB2" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_5_BRB3" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_5_BRB4" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_5_BRB5" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd3_BRB0" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd3_BRB1" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd3_BRB2" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd3_BRB3" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd3_BRB4" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd3_BRB5" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd1_BRB0" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd1_BRB1" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd1_BRB2" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd1_BRB5" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB2"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB5"
        BEL "ddrphy_rddata_sr_3_BRB0" BEL "new_master_rdata_valid0_BRB25" BEL
        "new_master_rdata_valid0_BRB30" BEL "new_master_rdata_valid0_BRB35"
        BEL "ddrphy_rddata_sr_2_BRB0" BEL "ddrphy_rddata_sr_4_BRB5" BEL
        "netsoc_sdram_dfi_p0_rddata_en_BRB0" BEL
        "netsoc_sdram_dfi_p0_rddata_en_BRB3" BEL "ddrphy_rddata_sr_1_BRB0" BEL
        "ddrphy_rddata_sr_1_BRB1" BEL "ddrphy_rddata_sr_1_BRB5" BEL
        "ddrphy_rddata_sr_3_BRB5" BEL "new_master_rdata_valid0_BRB27" BEL
        "new_master_rdata_valid0_BRB36" BEL "ddrphy_rddata_sr_2_BRB6" BEL
        "ddrphy_rddata_sr_2_BRB7" BEL "new_master_rdata_valid4_BRB0" BEL
        "new_master_rdata_valid4_BRB1" BEL "new_master_rdata_valid4_BRB2" BEL
        "new_master_rdata_valid4_BRB3" BEL "new_master_rdata_valid4_BRB4" BEL
        "new_master_rdata_valid4_BRB5" BEL "ddrphy_rddata_sr_2_BRB5" BEL
        "ddrphy_rddata_sr_3_BRB13" BEL "new_master_rdata_valid3_BRB1" BEL
        "new_master_rdata_valid3_BRB14" BEL "new_master_rdata_valid3_BRB16"
        BEL "new_master_rdata_valid3_BRB2" BEL "new_master_rdata_valid3_BRB3"
        BEL "new_master_rdata_valid3_BRB4" BEL "new_master_rdata_valid3_BRB30"
        BEL "ddrphy_rddata_sr_4_BRB15" BEL "ddrphy_rddata_sr_4_BRB18" BEL
        "new_master_rdata_valid2_BRB21" BEL "new_master_rdata_valid2_BRB26"
        BEL "new_master_rdata_valid2_BRB3" BEL "new_master_rdata_valid2_BRB4"
        BEL "netsoc_sdram_dfi_p0_rddata_en_BRB1" BEL
        "netsoc_sdram_dfi_p0_rddata_en_BRB12" BEL
        "netsoc_sdram_dfi_p0_rddata_en_BRB14" BEL
        "netsoc_sdram_dfi_p0_rddata_en_BRB7" BEL
        "netsoc_sdram_dfi_p0_rddata_en_BRB17" BEL
        "netsoc_sdram_dfi_p0_rddata_en_BRB19" BEL
        "netsoc_sdram_dfi_p0_rddata_en_BRB20" BEL "VexRiscv/_zz_114_" BEL
        "FDPE" BEL "FDPE_1" BEL "FDPE_2" BEL "FDPE_3" BEL
        "Mmux_netsoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2363_OUT121_FRB"
        BEL
        "Mmux_GND_1_o_netsoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2354_OUT7111131_FRB"
        BEL
        "Mmux_GND_1_o_netsoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2354_OUT7111141_FRB"
        BEL
        "Mmux_GND_1_o_netsoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2354_OUT621113111_FRB"
        BEL
        "Mmux_GND_1_o_netsoc_csrbankarray_interface1_bank_bus_adr[4]_mux_2347_OUT4141_FRB"
        BEL "bankmachine0_state_FSM_FFd1-In11_FRB" BEL "storage_full_2" PIN
        "Mram_mem_grain01_pins<20>" PIN "Mram_mem_grain01_pins<21>" PIN
        "Mram_mem_grain31_pins<20>" PIN "Mram_mem_grain31_pins<21>" PIN
        "Mram_mem_grain11_pins<20>" PIN "Mram_mem_grain11_pins<21>" PIN
        "Mram_mem_grain21_pins<20>" PIN "Mram_mem_grain21_pins<21>" PIN
        "Mram_mem_grain0_11_pins<20>" PIN "Mram_mem_grain0_11_pins<21>" PIN
        "Mram_mem_grain1_11_pins<20>" PIN "Mram_mem_grain1_11_pins<21>" PIN
        "Mram_mem_grain2_11_pins<20>" PIN "Mram_mem_grain2_11_pins<21>" PIN
        "Mram_mem_grain3_11_pins<20>" PIN "Mram_mem_grain3_11_pins<21>" PIN
        "Mram_mem_4_pins<18>" PIN "Mram_mem_4_pins<19>" PIN
        "Mram_mem_3_pins<18>" PIN "Mram_mem_3_pins<19>" PIN
        "Mram_storage_125_pins<20>" PIN "Mram_mem_13_pins<9>" PIN
        "Mram_mem_11_pins<9>" PIN "Mram_mem_12_pins<9>" PIN
        "Mram_mem_14_pins<9>" PIN "Mram_mem_15_pins<9>" PIN
        "Mram_mem_16_pins<9>" PIN "Mram_mem_17_pins<9>" PIN
        "Mram_mem_110_pins<9>" PIN "Mram_mem_18_pins<9>" PIN
        "Mram_mem_19_pins<9>" PIN "Mram_mem_111_pins<9>" PIN
        "Mram_mem_112_pins<9>" PIN "Mram_mem_113_pins<9>" PIN
        "Mram_mem_114_pins<9>" PIN "Mram_mem_115_pins<9>" PIN
        "Mram_mem_116_pins<9>" PIN "Mram_tag_mem1_pins<10>" PIN
        "Mram_data_mem1_pins<9>" PIN "Mram_data_mem4_pins<9>" PIN
        "Mram_data_mem2_pins<9>" PIN "Mram_data_mem3_pins<9>" PIN
        "Mram_storage_131_pins<17>" PIN "Mram_storage_132_pins<21>" PIN
        "Mram_storage_124_pins<16>" PIN "Mram_tag_mem2_pins<11>" PIN
        "VexRiscv/Mram_RegFilePlugin_regFile1_pins<16>" PIN
        "VexRiscv/Mram_RegFilePlugin_regFile1_pins<17>" PIN
        "VexRiscv/Mram_RegFilePlugin_regFile_pins<16>" PIN
        "VexRiscv/Mram_RegFilePlugin_regFile_pins<17>" PIN
        "VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_pins<16>" PIN
        "VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_pins<17>" PIN
        "VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_pins<18>" PIN
        "VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_pins<19>" PIN
        "Mram_mem32_pins<14>" PIN "Mram_mem31_pins<14>" PIN
        "Mram_mem30_pins<14>" PIN "Mram_mem29_pins<14>" PIN
        "Mram_mem28_pins<14>" PIN "Mram_mem27_pins<14>" PIN
        "Mram_mem26_pins<14>" PIN "Mram_mem25_pins<14>" PIN
        "Mram_mem24_pins<14>" PIN "Mram_mem23_pins<14>" PIN
        "Mram_mem22_pins<14>" PIN "Mram_mem21_pins<14>" PIN
        "Mram_mem20_pins<14>" PIN "Mram_mem19_pins<14>" PIN
        "Mram_mem18_pins<14>" PIN "Mram_mem17_pins<14>" PIN
        "Mram_mem16_pins<14>" PIN "Mram_mem15_pins<14>" PIN
        "Mram_mem14_pins<14>" PIN "Mram_mem13_pins<14>" PIN
        "Mram_mem12_pins<14>" PIN "Mram_mem11_pins<14>" PIN
        "Mram_mem10_pins<14>" PIN "Mram_mem9_pins<14>" PIN
        "Mram_mem8_pins<14>" PIN "Mram_mem7_pins<14>" PIN "Mram_mem6_pins<14>"
        PIN "Mram_mem5_pins<14>" PIN "Mram_mem4_pins<14>" PIN
        "Mram_mem3_pins<14>" PIN "Mram_mem2_pins<14>" PIN "Mram_mem1_pins<14>"
        BEL "Mshreg_ddrphy_rddata_sr_1_BRB3" BEL "ddrphy_rddata_sr_1_BRB3" BEL
        "Mshreg_ddrphy_rddata_sr_1_BRB2" BEL "ddrphy_rddata_sr_1_BRB2" BEL
        "Mshreg_ddrphy_rddata_sr_1_BRB4" BEL "ddrphy_rddata_sr_1_BRB4" BEL
        "Mshreg_ddrphy_rddata_sr_2_BRB8" BEL "ddrphy_rddata_sr_2_BRB8" BEL
        "Mshreg_ddrphy_rddata_sr_2_BRB9" BEL "ddrphy_rddata_sr_2_BRB9" BEL
        "Mshreg_ddrphy_rddata_sr_2_BRB10" BEL "ddrphy_rddata_sr_2_BRB10" BEL
        "Mshreg_ddrphy_rddata_sr_2_BRB11" BEL "ddrphy_rddata_sr_2_BRB11" BEL
        "Mshreg_ddrphy_rddata_sr_2_BRB12" BEL "ddrphy_rddata_sr_2_BRB12" BEL
        "Mshreg_new_master_rdata_valid3_BRB6" BEL
        "new_master_rdata_valid3_BRB61" BEL
        "Mshreg_new_master_rdata_valid2_BRB14" BEL
        "new_master_rdata_valid2_BRB14" BEL
        "Mshreg_new_master_rdata_valid2_BRB16" BEL
        "new_master_rdata_valid2_BRB16" BEL
        "Mshreg_new_master_rdata_valid3_BRB7" BEL
        "new_master_rdata_valid3_BRB7" BEL "Mshreg_ddrphy_rddata_sr_3_BRB1"
        BEL "ddrphy_rddata_sr_3_BRB1" BEL "Mshreg_ddrphy_rddata_sr_3_BRB14"
        BEL "ddrphy_rddata_sr_3_BRB14" BEL "Mshreg_ddrphy_rddata_sr_3_BRB15"
        BEL "ddrphy_rddata_sr_3_BRB15" BEL "Mshreg_ddrphy_rddata_sr_3_BRB17"
        BEL "ddrphy_rddata_sr_3_BRB17" BEL "Mshreg_ddrphy_rddata_sr_3_BRB6"
        BEL "ddrphy_rddata_sr_3_BRB6" BEL
        "Mshreg_new_master_rdata_valid3_BRB9" BEL
        "new_master_rdata_valid3_BRB91" BEL
        "Mshreg_new_master_rdata_valid3_BRB0" BEL
        "new_master_rdata_valid3_BRB01" BEL
        "Mshreg_new_master_rdata_valid3_BRB8" BEL
        "new_master_rdata_valid3_BRB81" BEL
        "Mshreg_new_master_rdata_valid3_BRB10" BEL
        "new_master_rdata_valid3_BRB10" BEL
        "Mshreg_new_master_rdata_valid3_BRB11" BEL
        "new_master_rdata_valid3_BRB11" BEL
        "Mshreg_new_master_rdata_valid3_BRB12" BEL
        "new_master_rdata_valid3_BRB12" BEL
        "Mshreg_new_master_rdata_valid3_BRB13" BEL
        "new_master_rdata_valid3_BRB13" BEL
        "Mshreg_new_master_rdata_valid3_BRB15" BEL
        "new_master_rdata_valid3_BRB15" BEL
        "Mshreg_new_master_rdata_valid3_BRB17" BEL
        "new_master_rdata_valid3_BRB17" BEL
        "Mshreg_new_master_rdata_valid3_BRB18" BEL
        "new_master_rdata_valid3_BRB18" BEL
        "Mshreg_new_master_rdata_valid3_BRB20" BEL
        "new_master_rdata_valid3_BRB20" BEL
        "Mshreg_new_master_rdata_valid3_BRB22" BEL
        "new_master_rdata_valid3_BRB22" BEL
        "Mshreg_new_master_rdata_valid3_BRB23" BEL
        "new_master_rdata_valid3_BRB23" BEL
        "Mshreg_new_master_rdata_valid3_BRB25" BEL
        "new_master_rdata_valid3_BRB25" BEL
        "Mshreg_new_master_rdata_valid3_BRB27" BEL
        "new_master_rdata_valid3_BRB27" BEL
        "Mshreg_new_master_rdata_valid1_BRB21" BEL
        "new_master_rdata_valid1_BRB21" BEL
        "Mshreg_new_master_rdata_valid1_BRB26" BEL
        "new_master_rdata_valid1_BRB26" BEL
        "Mshreg_new_master_rdata_valid3_BRB32" BEL
        "new_master_rdata_valid3_BRB32" BEL
        "Mshreg_new_master_rdata_valid3_BRB28" BEL
        "new_master_rdata_valid3_BRB28" BEL
        "Mshreg_new_master_rdata_valid3_BRB31" BEL
        "new_master_rdata_valid3_BRB31" BEL
        "Mshreg_new_master_rdata_valid3_BRB33" BEL
        "new_master_rdata_valid3_BRB33" BEL "Mshreg_ddrphy_rddata_sr_4_BRB6"
        BEL "ddrphy_rddata_sr_4_BRB6" BEL "Mshreg_ddrphy_rddata_sr_4_BRB13"
        BEL "ddrphy_rddata_sr_4_BRB13" BEL "Mshreg_ddrphy_rddata_sr_4_BRB16"
        BEL "ddrphy_rddata_sr_4_BRB16" BEL "Mshreg_ddrphy_rddata_sr_4_BRB17"
        BEL "ddrphy_rddata_sr_4_BRB17" BEL
        "Mshreg_new_master_rdata_valid2_BRB5" BEL
        "new_master_rdata_valid2_BRB5" BEL
        "Mshreg_new_master_rdata_valid2_BRB19" BEL
        "new_master_rdata_valid2_BRB19" BEL
        "Mshreg_new_master_rdata_valid2_BRB24" BEL
        "new_master_rdata_valid2_BRB24" BEL
        "Mshreg_new_master_rdata_valid2_BRB29" BEL
        "new_master_rdata_valid2_BRB29" BEL
        "Mshreg_new_master_rdata_valid2_BRB1" BEL
        "new_master_rdata_valid2_BRB1" BEL
        "Mshreg_new_master_rdata_valid2_BRB34" BEL
        "new_master_rdata_valid2_BRB34" BEL
        "Mshreg_new_master_rdata_valid2_BRB36" BEL
        "new_master_rdata_valid2_BRB36" BEL
        "Mshreg_new_master_rdata_valid2_BRB38" BEL
        "new_master_rdata_valid2_BRB38" BEL
        "Mshreg_new_master_rdata_valid2_BRB2" BEL
        "new_master_rdata_valid2_BRB2" BEL
        "Mshreg_new_master_rdata_valid2_BRB43" BEL
        "new_master_rdata_valid2_BRB43" BEL
        "Mshreg_new_master_rdata_valid2_BRB39" BEL
        "new_master_rdata_valid2_BRB39" BEL
        "Mshreg_new_master_rdata_valid2_BRB41" BEL
        "new_master_rdata_valid2_BRB41" BEL
        "Mshreg_new_master_rdata_valid2_BRB44" BEL
        "new_master_rdata_valid2_BRB44" BEL
        "Mshreg_new_master_rdata_valid2_BRB46" BEL
        "new_master_rdata_valid2_BRB46" BEL
        "Mshreg_new_master_rdata_valid2_BRB47" BEL
        "new_master_rdata_valid2_BRB47" BEL
        "Mshreg_new_master_rdata_valid2_BRB49" BEL
        "new_master_rdata_valid2_BRB49" BEL
        "Mshreg_new_master_rdata_valid2_BRB51" BEL
        "new_master_rdata_valid2_BRB51" BEL
        "Mshreg_new_master_rdata_valid2_BRB53" BEL
        "new_master_rdata_valid2_BRB53" BEL
        "Mshreg_new_master_rdata_valid1_BRB30" BEL
        "new_master_rdata_valid1_BRB30" BEL
        "Mshreg_new_master_rdata_valid1_BRB35" BEL
        "new_master_rdata_valid1_BRB35" BEL
        "Mshreg_new_master_rdata_valid1_BRB40" BEL
        "new_master_rdata_valid1_BRB40" BEL
        "Mshreg_new_master_rdata_valid1_BRB45" BEL
        "new_master_rdata_valid1_BRB45" BEL
        "Mshreg_new_master_rdata_valid1_BRB3" BEL
        "new_master_rdata_valid1_BRB3" BEL
        "Mshreg_new_master_rdata_valid1_BRB48" BEL
        "new_master_rdata_valid1_BRB48" BEL
        "Mshreg_new_master_rdata_valid1_BRB52" BEL
        "new_master_rdata_valid1_BRB52" BEL
        "Mshreg_new_master_rdata_valid1_BRB55" BEL
        "new_master_rdata_valid1_BRB55" BEL "sys_rst_shift1" BEL
        "sys_rst_shift2" BEL "sys_rst_shift3" BEL
        "new_master_rdata_valid3_BRB6" BEL "new_master_rdata_valid3_BRB9" BEL
        "sys_rst_shift11" BEL "sys_rst_shift21" BEL "sys_rst_shift31" BEL
        "new_master_rdata_valid3_BRB0" BEL "new_master_rdata_valid3_BRB8" BEL
        "Mram_storage_17/SP" BEL "Mram_storage_17/DP" BEL "Mram_storage_11/SP"
        BEL "Mram_storage_11/DP" BEL "Mram_storage_16/SP" BEL
        "Mram_storage_16/DP" BEL "Mram_storage_110/SP" BEL
        "Mram_storage_110/DP" BEL "Mram_storage_18/SP" BEL
        "Mram_storage_18/DP" BEL "Mram_storage_19/SP" BEL "Mram_storage_19/DP"
        BEL "Mram_storage_120/SP" BEL "Mram_storage_120/DP" BEL
        "Mram_storage_121/SP" BEL "Mram_storage_121/DP" BEL
        "Mram_storage_23/SP" BEL "Mram_storage_23/DP" BEL "Mram_storage_21/SP"
        BEL "Mram_storage_21/DP" BEL "Mram_storage_22/SP" BEL
        "Mram_storage_22/DP" BEL "Mram_storage_24/SP" BEL "Mram_storage_24/DP"
        BEL "Mram_storage_25/SP" BEL "Mram_storage_25/DP" BEL
        "Mram_storage_26/SP" BEL "Mram_storage_26/DP" BEL "Mram_storage_27/SP"
        BEL "Mram_storage_27/DP" BEL "Mram_storage_28/SP" BEL
        "Mram_storage_28/DP" BEL "Mram_storage_101/DP" BEL
        "Mram_storage_101/SP" BEL "Mram_storage_1010/DP" BEL
        "Mram_storage_1010/SP" BEL "Mram_storage_1011/DP" BEL
        "Mram_storage_1011/SP" BEL "Mram_storage_1012/DP" BEL
        "Mram_storage_1012/SP" BEL "Mram_storage_1013/DP" BEL
        "Mram_storage_1013/SP" BEL "Mram_storage_1014/DP" BEL
        "Mram_storage_1014/SP" BEL "Mram_storage_1015/DP" BEL
        "Mram_storage_1015/SP" BEL "Mram_storage_1016/DP" BEL
        "Mram_storage_1016/SP" BEL "Mram_storage_1017/DP" BEL
        "Mram_storage_1017/SP" BEL "Mram_storage_1018/DP" BEL
        "Mram_storage_1018/SP" BEL "Mram_storage_1019/DP" BEL
        "Mram_storage_1019/SP" BEL "Mram_storage_102/DP" BEL
        "Mram_storage_102/SP" BEL "Mram_storage_1020/DP" BEL
        "Mram_storage_1020/SP" BEL "Mram_storage_1021/DP" BEL
        "Mram_storage_1021/SP" BEL "Mram_storage_1022/DP" BEL
        "Mram_storage_1022/SP" BEL "Mram_storage_103/DP" BEL
        "Mram_storage_103/SP" BEL "Mram_storage_104/DP" BEL
        "Mram_storage_104/SP" BEL "Mram_storage_105/DP" BEL
        "Mram_storage_105/SP" BEL "Mram_storage_106/DP" BEL
        "Mram_storage_106/SP" BEL "Mram_storage_107/DP" BEL
        "Mram_storage_107/SP" BEL "Mram_storage_108/DP" BEL
        "Mram_storage_108/SP" BEL "Mram_storage_109/DP" BEL
        "Mram_storage_109/SP" BEL "Mram_storage_141/DP" BEL
        "Mram_storage_141/SP" BEL "Mram_storage_1410/DP" BEL
        "Mram_storage_1410/SP" BEL "Mram_storage_1411/DP" BEL
        "Mram_storage_1411/SP" BEL "Mram_storage_1412/DP" BEL
        "Mram_storage_1412/SP" BEL "Mram_storage_1413/DP" BEL
        "Mram_storage_1413/SP" BEL "Mram_storage_1414/DP" BEL
        "Mram_storage_1414/SP" BEL "Mram_storage_1415/DP" BEL
        "Mram_storage_1415/SP" BEL "Mram_storage_1416/DP" BEL
        "Mram_storage_1416/SP" BEL "Mram_storage_1417/DP" BEL
        "Mram_storage_1417/SP" BEL "Mram_storage_1418/DP" BEL
        "Mram_storage_1418/SP" BEL "Mram_storage_1419/DP" BEL
        "Mram_storage_1419/SP" BEL "Mram_storage_142/DP" BEL
        "Mram_storage_142/SP" BEL "Mram_storage_1420/DP" BEL
        "Mram_storage_1420/SP" BEL "Mram_storage_1421/DP" BEL
        "Mram_storage_1421/SP" BEL "Mram_storage_1422/DP" BEL
        "Mram_storage_1422/SP" BEL "Mram_storage_1423/DP" BEL
        "Mram_storage_1423/SP" BEL "Mram_storage_1424/DP" BEL
        "Mram_storage_1424/SP" BEL "Mram_storage_1425/DP" BEL
        "Mram_storage_1425/SP" BEL "Mram_storage_1426/DP" BEL
        "Mram_storage_1426/SP" BEL "Mram_storage_1427/DP" BEL
        "Mram_storage_1427/SP" BEL "Mram_storage_1428/DP" BEL
        "Mram_storage_1428/SP" BEL "Mram_storage_1429/DP" BEL
        "Mram_storage_1429/SP" BEL "Mram_storage_143/DP" BEL
        "Mram_storage_143/SP" BEL "Mram_storage_1430/DP" BEL
        "Mram_storage_1430/SP" BEL "Mram_storage_1431/DP" BEL
        "Mram_storage_1431/SP" BEL "Mram_storage_1432/DP" BEL
        "Mram_storage_1432/SP" BEL "Mram_storage_1433/DP" BEL
        "Mram_storage_1433/SP" BEL "Mram_storage_144/DP" BEL
        "Mram_storage_144/SP" BEL "Mram_storage_145/DP" BEL
        "Mram_storage_145/SP" BEL "Mram_storage_146/DP" BEL
        "Mram_storage_146/SP" BEL "Mram_storage_147/DP" BEL
        "Mram_storage_147/SP" BEL "Mram_storage_148/DP" BEL
        "Mram_storage_148/SP" BEL "Mram_storage_149/DP" BEL
        "Mram_storage_149/SP" BEL "Mram_storage_151/DP" BEL
        "Mram_storage_151/SP" BEL "Mram_storage_1510/DP" BEL
        "Mram_storage_1510/SP" BEL "Mram_storage_1511/DP" BEL
        "Mram_storage_1511/SP" BEL "Mram_storage_1512/DP" BEL
        "Mram_storage_1512/SP" BEL "Mram_storage_152/DP" BEL
        "Mram_storage_152/SP" BEL "Mram_storage_153/DP" BEL
        "Mram_storage_153/SP" BEL "Mram_storage_154/DP" BEL
        "Mram_storage_154/SP" BEL "Mram_storage_155/DP" BEL
        "Mram_storage_155/SP" BEL "Mram_storage_156/DP" BEL
        "Mram_storage_156/SP" BEL "Mram_storage_157/DP" BEL
        "Mram_storage_157/SP" BEL "Mram_storage_158/DP" BEL
        "Mram_storage_158/SP" BEL "Mram_storage_159/DP" BEL
        "Mram_storage_159/SP" BEL "Mram_storage_31/DP" BEL
        "Mram_storage_31/SP" BEL "Mram_storage_310/DP" BEL
        "Mram_storage_310/SP" BEL "Mram_storage_311/DP" BEL
        "Mram_storage_311/SP" BEL "Mram_storage_312/DP" BEL
        "Mram_storage_312/SP" BEL "Mram_storage_313/DP" BEL
        "Mram_storage_313/SP" BEL "Mram_storage_314/DP" BEL
        "Mram_storage_314/SP" BEL "Mram_storage_315/DP" BEL
        "Mram_storage_315/SP" BEL "Mram_storage_316/DP" BEL
        "Mram_storage_316/SP" BEL "Mram_storage_317/DP" BEL
        "Mram_storage_317/SP" BEL "Mram_storage_318/DP" BEL
        "Mram_storage_318/SP" BEL "Mram_storage_319/DP" BEL
        "Mram_storage_319/SP" BEL "Mram_storage_32/DP" BEL
        "Mram_storage_32/SP" BEL "Mram_storage_320/DP" BEL
        "Mram_storage_320/SP" BEL "Mram_storage_321/DP" BEL
        "Mram_storage_321/SP" BEL "Mram_storage_322/DP" BEL
        "Mram_storage_322/SP" BEL "Mram_storage_33/DP" BEL
        "Mram_storage_33/SP" BEL "Mram_storage_34/DP" BEL "Mram_storage_34/SP"
        BEL "Mram_storage_35/DP" BEL "Mram_storage_35/SP" BEL
        "Mram_storage_36/DP" BEL "Mram_storage_36/SP" BEL "Mram_storage_37/DP"
        BEL "Mram_storage_37/SP" BEL "Mram_storage_38/DP" BEL
        "Mram_storage_38/SP" BEL "Mram_storage_39/DP" BEL "Mram_storage_39/SP"
        BEL "Mram_storage_41/DP" BEL "Mram_storage_41/SP" BEL
        "Mram_storage_410/DP" BEL "Mram_storage_410/SP" BEL
        "Mram_storage_411/DP" BEL "Mram_storage_411/SP" BEL
        "Mram_storage_412/DP" BEL "Mram_storage_412/SP" BEL
        "Mram_storage_413/DP" BEL "Mram_storage_413/SP" BEL
        "Mram_storage_414/DP" BEL "Mram_storage_414/SP" BEL
        "Mram_storage_415/DP" BEL "Mram_storage_415/SP" BEL
        "Mram_storage_416/DP" BEL "Mram_storage_416/SP" BEL
        "Mram_storage_417/DP" BEL "Mram_storage_417/SP" BEL
        "Mram_storage_418/DP" BEL "Mram_storage_418/SP" BEL
        "Mram_storage_419/DP" BEL "Mram_storage_419/SP" BEL
        "Mram_storage_42/DP" BEL "Mram_storage_42/SP" BEL
        "Mram_storage_420/DP" BEL "Mram_storage_420/SP" BEL
        "Mram_storage_421/DP" BEL "Mram_storage_421/SP" BEL
        "Mram_storage_422/DP" BEL "Mram_storage_422/SP" BEL
        "Mram_storage_43/DP" BEL "Mram_storage_43/SP" BEL "Mram_storage_44/DP"
        BEL "Mram_storage_44/SP" BEL "Mram_storage_45/DP" BEL
        "Mram_storage_45/SP" BEL "Mram_storage_46/DP" BEL "Mram_storage_46/SP"
        BEL "Mram_storage_47/DP" BEL "Mram_storage_47/SP" BEL
        "Mram_storage_48/DP" BEL "Mram_storage_48/SP" BEL "Mram_storage_49/DP"
        BEL "Mram_storage_49/SP" BEL "Mram_storage_51/DP" BEL
        "Mram_storage_51/SP" BEL "Mram_storage_510/DP" BEL
        "Mram_storage_510/SP" BEL "Mram_storage_511/DP" BEL
        "Mram_storage_511/SP" BEL "Mram_storage_512/DP" BEL
        "Mram_storage_512/SP" BEL "Mram_storage_513/DP" BEL
        "Mram_storage_513/SP" BEL "Mram_storage_514/DP" BEL
        "Mram_storage_514/SP" BEL "Mram_storage_515/DP" BEL
        "Mram_storage_515/SP" BEL "Mram_storage_516/DP" BEL
        "Mram_storage_516/SP" BEL "Mram_storage_517/DP" BEL
        "Mram_storage_517/SP" BEL "Mram_storage_518/DP" BEL
        "Mram_storage_518/SP" BEL "Mram_storage_519/DP" BEL
        "Mram_storage_519/SP" BEL "Mram_storage_52/DP" BEL
        "Mram_storage_52/SP" BEL "Mram_storage_520/DP" BEL
        "Mram_storage_520/SP" BEL "Mram_storage_521/DP" BEL
        "Mram_storage_521/SP" BEL "Mram_storage_522/DP" BEL
        "Mram_storage_522/SP" BEL "Mram_storage_53/DP" BEL
        "Mram_storage_53/SP" BEL "Mram_storage_54/DP" BEL "Mram_storage_54/SP"
        BEL "Mram_storage_55/DP" BEL "Mram_storage_55/SP" BEL
        "Mram_storage_56/DP" BEL "Mram_storage_56/SP" BEL "Mram_storage_57/DP"
        BEL "Mram_storage_57/SP" BEL "Mram_storage_58/DP" BEL
        "Mram_storage_58/SP" BEL "Mram_storage_59/DP" BEL "Mram_storage_59/SP"
        BEL "Mram_storage_61/DP" BEL "Mram_storage_61/SP" BEL
        "Mram_storage_610/DP" BEL "Mram_storage_610/SP" BEL
        "Mram_storage_611/DP" BEL "Mram_storage_611/SP" BEL
        "Mram_storage_612/DP" BEL "Mram_storage_612/SP" BEL
        "Mram_storage_613/DP" BEL "Mram_storage_613/SP" BEL
        "Mram_storage_614/DP" BEL "Mram_storage_614/SP" BEL
        "Mram_storage_615/DP" BEL "Mram_storage_615/SP" BEL
        "Mram_storage_616/DP" BEL "Mram_storage_616/SP" BEL
        "Mram_storage_617/DP" BEL "Mram_storage_617/SP" BEL
        "Mram_storage_618/DP" BEL "Mram_storage_618/SP" BEL
        "Mram_storage_619/DP" BEL "Mram_storage_619/SP" BEL
        "Mram_storage_62/DP" BEL "Mram_storage_62/SP" BEL
        "Mram_storage_620/DP" BEL "Mram_storage_620/SP" BEL
        "Mram_storage_621/DP" BEL "Mram_storage_621/SP" BEL
        "Mram_storage_622/DP" BEL "Mram_storage_622/SP" BEL
        "Mram_storage_63/DP" BEL "Mram_storage_63/SP" BEL "Mram_storage_64/DP"
        BEL "Mram_storage_64/SP" BEL "Mram_storage_65/DP" BEL
        "Mram_storage_65/SP" BEL "Mram_storage_66/DP" BEL "Mram_storage_66/SP"
        BEL "Mram_storage_67/DP" BEL "Mram_storage_67/SP" BEL
        "Mram_storage_68/DP" BEL "Mram_storage_68/SP" BEL "Mram_storage_69/DP"
        BEL "Mram_storage_69/SP" BEL "Mram_storage_71/DP" BEL
        "Mram_storage_71/SP" BEL "Mram_storage_710/DP" BEL
        "Mram_storage_710/SP" BEL "Mram_storage_711/DP" BEL
        "Mram_storage_711/SP" BEL "Mram_storage_712/DP" BEL
        "Mram_storage_712/SP" BEL "Mram_storage_713/DP" BEL
        "Mram_storage_713/SP" BEL "Mram_storage_714/DP" BEL
        "Mram_storage_714/SP" BEL "Mram_storage_715/DP" BEL
        "Mram_storage_715/SP" BEL "Mram_storage_716/DP" BEL
        "Mram_storage_716/SP" BEL "Mram_storage_717/DP" BEL
        "Mram_storage_717/SP" BEL "Mram_storage_718/DP" BEL
        "Mram_storage_718/SP" BEL "Mram_storage_719/DP" BEL
        "Mram_storage_719/SP" BEL "Mram_storage_72/DP" BEL
        "Mram_storage_72/SP" BEL "Mram_storage_720/DP" BEL
        "Mram_storage_720/SP" BEL "Mram_storage_721/DP" BEL
        "Mram_storage_721/SP" BEL "Mram_storage_722/DP" BEL
        "Mram_storage_722/SP" BEL "Mram_storage_73/DP" BEL
        "Mram_storage_73/SP" BEL "Mram_storage_74/DP" BEL "Mram_storage_74/SP"
        BEL "Mram_storage_75/DP" BEL "Mram_storage_75/SP" BEL
        "Mram_storage_76/DP" BEL "Mram_storage_76/SP" BEL "Mram_storage_77/DP"
        BEL "Mram_storage_77/SP" BEL "Mram_storage_78/DP" BEL
        "Mram_storage_78/SP" BEL "Mram_storage_79/DP" BEL "Mram_storage_79/SP"
        BEL "Mram_storage_81/DP" BEL "Mram_storage_81/SP" BEL
        "Mram_storage_810/DP" BEL "Mram_storage_810/SP" BEL
        "Mram_storage_811/DP" BEL "Mram_storage_811/SP" BEL
        "Mram_storage_812/DP" BEL "Mram_storage_812/SP" BEL
        "Mram_storage_813/DP" BEL "Mram_storage_813/SP" BEL
        "Mram_storage_814/DP" BEL "Mram_storage_814/SP" BEL
        "Mram_storage_815/DP" BEL "Mram_storage_815/SP" BEL
        "Mram_storage_816/DP" BEL "Mram_storage_816/SP" BEL
        "Mram_storage_817/DP" BEL "Mram_storage_817/SP" BEL
        "Mram_storage_818/DP" BEL "Mram_storage_818/SP" BEL
        "Mram_storage_819/DP" BEL "Mram_storage_819/SP" BEL
        "Mram_storage_82/DP" BEL "Mram_storage_82/SP" BEL
        "Mram_storage_820/DP" BEL "Mram_storage_820/SP" BEL
        "Mram_storage_821/DP" BEL "Mram_storage_821/SP" BEL
        "Mram_storage_822/DP" BEL "Mram_storage_822/SP" BEL
        "Mram_storage_83/DP" BEL "Mram_storage_83/SP" BEL "Mram_storage_84/DP"
        BEL "Mram_storage_84/SP" BEL "Mram_storage_85/DP" BEL
        "Mram_storage_85/SP" BEL "Mram_storage_86/DP" BEL "Mram_storage_86/SP"
        BEL "Mram_storage_87/DP" BEL "Mram_storage_87/SP" BEL
        "Mram_storage_88/DP" BEL "Mram_storage_88/SP" BEL "Mram_storage_89/DP"
        BEL "Mram_storage_89/SP" BEL "Mram_storage_91/DP" BEL
        "Mram_storage_91/SP" BEL "Mram_storage_910/DP" BEL
        "Mram_storage_910/SP" BEL "Mram_storage_911/DP" BEL
        "Mram_storage_911/SP" BEL "Mram_storage_912/DP" BEL
        "Mram_storage_912/SP" BEL "Mram_storage_913/DP" BEL
        "Mram_storage_913/SP" BEL "Mram_storage_914/DP" BEL
        "Mram_storage_914/SP" BEL "Mram_storage_915/DP" BEL
        "Mram_storage_915/SP" BEL "Mram_storage_916/DP" BEL
        "Mram_storage_916/SP" BEL "Mram_storage_917/DP" BEL
        "Mram_storage_917/SP" BEL "Mram_storage_918/DP" BEL
        "Mram_storage_918/SP" BEL "Mram_storage_919/DP" BEL
        "Mram_storage_919/SP" BEL "Mram_storage_92/DP" BEL
        "Mram_storage_92/SP" BEL "Mram_storage_920/DP" BEL
        "Mram_storage_920/SP" BEL "Mram_storage_921/DP" BEL
        "Mram_storage_921/SP" BEL "Mram_storage_922/DP" BEL
        "Mram_storage_922/SP" BEL "Mram_storage_93/DP" BEL
        "Mram_storage_93/SP" BEL "Mram_storage_94/DP" BEL "Mram_storage_94/SP"
        BEL "Mram_storage_95/DP" BEL "Mram_storage_95/SP" BEL
        "Mram_storage_96/DP" BEL "Mram_storage_96/SP" BEL "Mram_storage_97/DP"
        BEL "Mram_storage_97/SP" BEL "Mram_storage_98/DP" BEL
        "Mram_storage_98/SP" BEL "Mram_storage_99/DP" BEL
        "Mram_storage_99/SP";
TIMEGRP crg_unbuf_sys = BEL "xilinxmultiregimpl0_regs0" BEL
        "xilinxmultiregimpl4_regs0" BEL "xilinxmultiregimpl1_regs0" BEL
        "xilinxmultiregimpl0_regs1" BEL "xilinxmultiregimpl3_regs0" BEL
        "toggle_o_r" BEL "xilinxmultiregimpl1_regs1" BEL
        "ps_crc_error_toggle_o_r" BEL "xilinxmultiregimpl4_regs1" BEL
        "netsoc_uart_phy_rx_r" BEL "netsoc_uart_phy_rx_reg_0" BEL
        "netsoc_uart_phy_rx_reg_1" BEL "netsoc_uart_phy_rx_reg_2" BEL
        "netsoc_uart_phy_rx_reg_3" BEL "netsoc_uart_phy_rx_reg_4" BEL
        "netsoc_uart_phy_rx_reg_5" BEL "netsoc_uart_phy_rx_reg_6" BEL
        "netsoc_uart_phy_rx_reg_7" BEL "ps_preamble_error_toggle_o_r" BEL
        "xilinxmultiregimpl3_regs1" BEL "netsoc_rom_bus_ack" BEL
        "netsoc_bus_wishbone_dat_r_0" BEL "netsoc_bus_wishbone_dat_r_1" BEL
        "netsoc_bus_wishbone_dat_r_2" BEL "netsoc_bus_wishbone_dat_r_3" BEL
        "netsoc_bus_wishbone_dat_r_4" BEL "netsoc_bus_wishbone_dat_r_5" BEL
        "netsoc_bus_wishbone_dat_r_6" BEL "netsoc_bus_wishbone_dat_r_7" BEL
        "netsoc_uart_phy_sink_ready" BEL "netsoc_uart_tx_old_trigger" BEL
        "netsoc_timer0_zero_old_trigger" BEL "netsoc_uart_rx_old_trigger" BEL
        "ddrphy_phase_sys" BEL "ddrphy_rddata_sr_0" BEL "ddrphy_drive_dq_n1"
        BEL "ddrphy_wrdata_en_d" BEL "netsoc_sdram_cmd_payload_a_10" BEL
        "netsoc_sdram_cmd_payload_cas" BEL "netsoc_sdram_cmd_payload_we" BEL
        "netsoc_sdram_generator_done" BEL "sram1_bus_ack0" BEL "reader_last_d"
        BEL "sram0_bus_ack0" BEL "slave_sel_r_0" BEL "slave_sel_r_2" BEL
        "slave_sel_r_3" BEL "netsoc_slave_sel_r_0" BEL "netsoc_slave_sel_r_1"
        BEL "netsoc_slave_sel_r_2" BEL "netsoc_slave_sel_r_3" BEL
        "netsoc_slave_sel_r_4" BEL "netsoc_slave_sel_r_5" BEL
        "netsoc_csrbankarray_sel_r" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_7" BEL
        "netsoc_sdram_dfi_p0_cas_n" BEL "netsoc_sdram_dfi_p1_cas_n" BEL
        "netsoc_sdram_dfi_p0_ras_n" BEL "netsoc_sdram_dfi_p0_we_n" BEL
        "netsoc_sdram_dfi_p1_ras_n" BEL "netsoc_sdram_dfi_p1_we_n" BEL
        "spiflash_counter_0" BEL "spiflash_counter_1" BEL "spiflash_counter_2"
        BEL "spiflash_counter_3" BEL "spiflash_counter_4" BEL
        "spiflash_counter_5" BEL "spiflash_counter_6" BEL "spiflash_counter_7"
        BEL "netsoc_sdram_generator_counter_0" BEL
        "netsoc_sdram_generator_counter_1" BEL
        "netsoc_sdram_generator_counter_2" BEL
        "netsoc_sdram_generator_counter_3" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_valid_n" BEL
        "writer_errors_status_0" BEL "writer_errors_status_1" BEL
        "writer_errors_status_2" BEL "writer_errors_status_3" BEL
        "writer_errors_status_4" BEL "writer_errors_status_5" BEL
        "writer_errors_status_6" BEL "writer_errors_status_7" BEL
        "writer_errors_status_8" BEL "writer_errors_status_9" BEL
        "writer_errors_status_10" BEL "writer_errors_status_11" BEL
        "writer_errors_status_12" BEL "writer_errors_status_13" BEL
        "writer_errors_status_14" BEL "writer_errors_status_15" BEL
        "writer_errors_status_16" BEL "writer_errors_status_17" BEL
        "writer_errors_status_18" BEL "writer_errors_status_19" BEL
        "writer_errors_status_20" BEL "writer_errors_status_21" BEL
        "writer_errors_status_22" BEL "writer_errors_status_23" BEL
        "writer_errors_status_24" BEL "writer_errors_status_25" BEL
        "writer_errors_status_26" BEL "writer_errors_status_27" BEL
        "writer_errors_status_28" BEL "writer_errors_status_29" BEL
        "writer_errors_status_30" BEL "writer_errors_status_31" BEL
        "netsoc_sdram_bandwidth_period" BEL "netsoc_sdram_bandwidth_counter_1"
        BEL "netsoc_sdram_bandwidth_counter_2" BEL
        "netsoc_sdram_bandwidth_counter_3" BEL
        "netsoc_sdram_bandwidth_counter_4" BEL
        "netsoc_sdram_bandwidth_counter_5" BEL
        "netsoc_sdram_bandwidth_counter_6" BEL
        "netsoc_sdram_bandwidth_counter_7" BEL
        "netsoc_sdram_bandwidth_counter_8" BEL
        "netsoc_sdram_bandwidth_counter_9" BEL
        "netsoc_sdram_bandwidth_counter_10" BEL
        "netsoc_sdram_bandwidth_counter_11" BEL
        "netsoc_sdram_bandwidth_counter_12" BEL
        "netsoc_sdram_bandwidth_counter_13" BEL
        "netsoc_sdram_bandwidth_counter_14" BEL
        "netsoc_sdram_bandwidth_counter_15" BEL
        "netsoc_sdram_bandwidth_counter_16" BEL
        "netsoc_sdram_bandwidth_counter_17" BEL
        "netsoc_sdram_bandwidth_counter_18" BEL
        "netsoc_sdram_bandwidth_counter_19" BEL
        "netsoc_sdram_bandwidth_counter_20" BEL
        "netsoc_sdram_bandwidth_counter_21" BEL
        "netsoc_sdram_bandwidth_counter_22" BEL
        "netsoc_sdram_bandwidth_counter_23" BEL "xilinxmultiregimpl7_regs0_0"
        BEL "xilinxmultiregimpl7_regs0_1" BEL "xilinxmultiregimpl7_regs0_2"
        BEL "xilinxmultiregimpl7_regs0_3" BEL "xilinxmultiregimpl7_regs0_4"
        BEL "xilinxmultiregimpl7_regs0_5" BEL "xilinxmultiregimpl7_regs0_6"
        BEL "netsoc_uart_phy_source_payload_data_0" BEL
        "netsoc_uart_phy_source_payload_data_1" BEL
        "netsoc_uart_phy_source_payload_data_2" BEL
        "netsoc_uart_phy_source_payload_data_3" BEL
        "netsoc_uart_phy_source_payload_data_4" BEL
        "netsoc_uart_phy_source_payload_data_5" BEL
        "netsoc_uart_phy_source_payload_data_6" BEL
        "netsoc_uart_phy_source_payload_data_7" BEL
        "xilinxmultiregimpl7_regs1_0" BEL "xilinxmultiregimpl7_regs1_1" BEL
        "xilinxmultiregimpl7_regs1_2" BEL "xilinxmultiregimpl7_regs1_3" BEL
        "xilinxmultiregimpl7_regs1_4" BEL "xilinxmultiregimpl7_regs1_5" BEL
        "xilinxmultiregimpl7_regs1_6" BEL "netsoc_interface_adr_0" BEL
        "netsoc_interface_adr_1" BEL "netsoc_interface_adr_2" BEL
        "netsoc_interface_adr_3" BEL "netsoc_interface_adr_4" BEL
        "netsoc_interface_adr_5" BEL "netsoc_interface_adr_9" BEL
        "netsoc_interface_adr_10" BEL "netsoc_interface_adr_11" BEL
        "netsoc_interface_adr_12" BEL "netsoc_interface_adr_13" BEL
        "netsoc_interface_dat_w_0" BEL "netsoc_interface_dat_w_1" BEL
        "netsoc_interface_dat_w_2" BEL "netsoc_interface_dat_w_3" BEL
        "netsoc_interface_dat_w_4" BEL "netsoc_interface_dat_w_5" BEL
        "netsoc_interface_dat_w_6" BEL "netsoc_interface_dat_w_7" BEL
        "netsoc_uart_phy_phase_accumulator_rx_0" BEL
        "netsoc_uart_phy_phase_accumulator_rx_1" BEL
        "netsoc_uart_phy_phase_accumulator_rx_2" BEL
        "netsoc_uart_phy_phase_accumulator_rx_3" BEL
        "netsoc_uart_phy_phase_accumulator_rx_4" BEL
        "netsoc_uart_phy_phase_accumulator_rx_5" BEL
        "netsoc_uart_phy_phase_accumulator_rx_6" BEL
        "netsoc_uart_phy_phase_accumulator_rx_7" BEL
        "netsoc_uart_phy_phase_accumulator_rx_8" BEL
        "netsoc_uart_phy_phase_accumulator_rx_9" BEL
        "netsoc_uart_phy_phase_accumulator_rx_10" BEL
        "netsoc_uart_phy_phase_accumulator_rx_11" BEL
        "netsoc_uart_phy_phase_accumulator_rx_12" BEL
        "netsoc_uart_phy_phase_accumulator_rx_13" BEL
        "netsoc_uart_phy_phase_accumulator_rx_14" BEL
        "netsoc_uart_phy_phase_accumulator_rx_15" BEL
        "netsoc_uart_phy_phase_accumulator_rx_16" BEL
        "netsoc_uart_phy_phase_accumulator_rx_17" BEL
        "netsoc_uart_phy_phase_accumulator_rx_18" BEL
        "netsoc_uart_phy_phase_accumulator_rx_19" BEL
        "netsoc_uart_phy_phase_accumulator_rx_20" BEL
        "netsoc_uart_phy_phase_accumulator_rx_21" BEL
        "netsoc_uart_phy_phase_accumulator_rx_22" BEL
        "netsoc_uart_phy_phase_accumulator_rx_23" BEL
        "netsoc_uart_phy_phase_accumulator_rx_24" BEL
        "netsoc_uart_phy_phase_accumulator_rx_25" BEL
        "netsoc_uart_phy_phase_accumulator_rx_26" BEL
        "netsoc_uart_phy_phase_accumulator_rx_27" BEL
        "netsoc_uart_phy_phase_accumulator_rx_28" BEL
        "netsoc_uart_phy_phase_accumulator_rx_29" BEL
        "netsoc_uart_phy_phase_accumulator_rx_30" BEL
        "netsoc_uart_phy_phase_accumulator_rx_31" BEL
        "netsoc_sdram_bandwidth_nreads_r_0" BEL
        "netsoc_sdram_bandwidth_nreads_r_1" BEL
        "netsoc_sdram_bandwidth_nreads_r_2" BEL
        "netsoc_sdram_bandwidth_nreads_r_3" BEL
        "netsoc_sdram_bandwidth_nreads_r_4" BEL
        "netsoc_sdram_bandwidth_nreads_r_5" BEL
        "netsoc_sdram_bandwidth_nreads_r_6" BEL
        "netsoc_sdram_bandwidth_nreads_r_7" BEL
        "netsoc_sdram_bandwidth_nreads_r_8" BEL
        "netsoc_sdram_bandwidth_nreads_r_9" BEL
        "netsoc_sdram_bandwidth_nreads_r_10" BEL
        "netsoc_sdram_bandwidth_nreads_r_11" BEL
        "netsoc_sdram_bandwidth_nreads_r_12" BEL
        "netsoc_sdram_bandwidth_nreads_r_13" BEL
        "netsoc_sdram_bandwidth_nreads_r_14" BEL
        "netsoc_sdram_bandwidth_nreads_r_15" BEL
        "netsoc_sdram_bandwidth_nreads_r_16" BEL
        "netsoc_sdram_bandwidth_nreads_r_17" BEL
        "netsoc_sdram_bandwidth_nreads_r_18" BEL
        "netsoc_sdram_bandwidth_nreads_r_19" BEL
        "netsoc_sdram_bandwidth_nreads_r_20" BEL
        "netsoc_sdram_bandwidth_nreads_r_21" BEL
        "netsoc_sdram_bandwidth_nreads_r_22" BEL
        "netsoc_sdram_bandwidth_nreads_r_23" BEL
        "netsoc_sdram_bandwidth_nwrites_r_0" BEL
        "netsoc_sdram_bandwidth_nwrites_r_1" BEL
        "netsoc_sdram_bandwidth_nwrites_r_2" BEL
        "netsoc_sdram_bandwidth_nwrites_r_3" BEL
        "netsoc_sdram_bandwidth_nwrites_r_4" BEL
        "netsoc_sdram_bandwidth_nwrites_r_5" BEL
        "netsoc_sdram_bandwidth_nwrites_r_6" BEL
        "netsoc_sdram_bandwidth_nwrites_r_7" BEL
        "netsoc_sdram_bandwidth_nwrites_r_8" BEL
        "netsoc_sdram_bandwidth_nwrites_r_9" BEL
        "netsoc_sdram_bandwidth_nwrites_r_10" BEL
        "netsoc_sdram_bandwidth_nwrites_r_11" BEL
        "netsoc_sdram_bandwidth_nwrites_r_12" BEL
        "netsoc_sdram_bandwidth_nwrites_r_13" BEL
        "netsoc_sdram_bandwidth_nwrites_r_14" BEL
        "netsoc_sdram_bandwidth_nwrites_r_15" BEL
        "netsoc_sdram_bandwidth_nwrites_r_16" BEL
        "netsoc_sdram_bandwidth_nwrites_r_17" BEL
        "netsoc_sdram_bandwidth_nwrites_r_18" BEL
        "netsoc_sdram_bandwidth_nwrites_r_19" BEL
        "netsoc_sdram_bandwidth_nwrites_r_20" BEL
        "netsoc_sdram_bandwidth_nwrites_r_21" BEL
        "netsoc_sdram_bandwidth_nwrites_r_22" BEL
        "netsoc_sdram_bandwidth_nwrites_r_23" BEL "memadr_2_0" BEL
        "memadr_2_1" BEL "memadr_2_2" BEL "memdat_3_0" BEL "memdat_3_1" BEL
        "memdat_3_2" BEL "memdat_3_3" BEL "memdat_3_4" BEL "memdat_3_5" BEL
        "memdat_3_6" BEL "memdat_3_7" BEL "dna_status_0" BEL "dna_status_1"
        BEL "dna_status_2" BEL "dna_status_3" BEL "dna_status_4" BEL
        "dna_status_5" BEL "dna_status_6" BEL "dna_status_7" BEL
        "dna_status_8" BEL "dna_status_9" BEL "dna_status_10" BEL
        "dna_status_11" BEL "dna_status_12" BEL "dna_status_13" BEL
        "dna_status_14" BEL "dna_status_15" BEL "dna_status_16" BEL
        "dna_status_17" BEL "dna_status_18" BEL "dna_status_19" BEL
        "dna_status_20" BEL "dna_status_21" BEL "dna_status_22" BEL
        "dna_status_23" BEL "dna_status_24" BEL "dna_status_25" BEL
        "dna_status_26" BEL "dna_status_27" BEL "dna_status_28" BEL
        "dna_status_29" BEL "dna_status_30" BEL "dna_status_31" BEL
        "dna_status_32" BEL "dna_status_33" BEL "dna_status_34" BEL
        "dna_status_35" BEL "dna_status_36" BEL "dna_status_37" BEL
        "dna_status_38" BEL "dna_status_39" BEL "dna_status_40" BEL
        "dna_status_41" BEL "dna_status_42" BEL "dna_status_43" BEL
        "dna_status_44" BEL "dna_status_45" BEL "dna_status_46" BEL
        "dna_status_47" BEL "dna_status_48" BEL "dna_status_49" BEL
        "dna_status_50" BEL "dna_status_51" BEL "dna_status_52" BEL
        "dna_status_53" BEL "dna_status_54" BEL "dna_status_55" BEL
        "dna_status_56" BEL "netsoc_sdram_bandwidth_nwrites_status_0" BEL
        "netsoc_sdram_bandwidth_nwrites_status_1" BEL
        "netsoc_sdram_bandwidth_nwrites_status_2" BEL
        "netsoc_sdram_bandwidth_nwrites_status_3" BEL
        "netsoc_sdram_bandwidth_nwrites_status_4" BEL
        "netsoc_sdram_bandwidth_nwrites_status_5" BEL
        "netsoc_sdram_bandwidth_nwrites_status_6" BEL
        "netsoc_sdram_bandwidth_nwrites_status_7" BEL
        "netsoc_sdram_bandwidth_nwrites_status_8" BEL
        "netsoc_sdram_bandwidth_nwrites_status_9" BEL
        "netsoc_sdram_bandwidth_nwrites_status_10" BEL
        "netsoc_sdram_bandwidth_nwrites_status_11" BEL
        "netsoc_sdram_bandwidth_nwrites_status_12" BEL
        "netsoc_sdram_bandwidth_nwrites_status_13" BEL
        "netsoc_sdram_bandwidth_nwrites_status_14" BEL
        "netsoc_sdram_bandwidth_nwrites_status_15" BEL
        "netsoc_sdram_bandwidth_nwrites_status_16" BEL
        "netsoc_sdram_bandwidth_nwrites_status_17" BEL
        "netsoc_sdram_bandwidth_nwrites_status_18" BEL
        "netsoc_sdram_bandwidth_nwrites_status_19" BEL
        "netsoc_sdram_bandwidth_nwrites_status_20" BEL
        "netsoc_sdram_bandwidth_nwrites_status_21" BEL
        "netsoc_sdram_bandwidth_nwrites_status_22" BEL
        "netsoc_sdram_bandwidth_nwrites_status_23" BEL
        "netsoc_sdram_bandwidth_nreads_status_0" BEL
        "netsoc_sdram_bandwidth_nreads_status_1" BEL
        "netsoc_sdram_bandwidth_nreads_status_2" BEL
        "netsoc_sdram_bandwidth_nreads_status_3" BEL
        "netsoc_sdram_bandwidth_nreads_status_4" BEL
        "netsoc_sdram_bandwidth_nreads_status_5" BEL
        "netsoc_sdram_bandwidth_nreads_status_6" BEL
        "netsoc_sdram_bandwidth_nreads_status_7" BEL
        "netsoc_sdram_bandwidth_nreads_status_8" BEL
        "netsoc_sdram_bandwidth_nreads_status_9" BEL
        "netsoc_sdram_bandwidth_nreads_status_10" BEL
        "netsoc_sdram_bandwidth_nreads_status_11" BEL
        "netsoc_sdram_bandwidth_nreads_status_12" BEL
        "netsoc_sdram_bandwidth_nreads_status_13" BEL
        "netsoc_sdram_bandwidth_nreads_status_14" BEL
        "netsoc_sdram_bandwidth_nreads_status_15" BEL
        "netsoc_sdram_bandwidth_nreads_status_16" BEL
        "netsoc_sdram_bandwidth_nreads_status_17" BEL
        "netsoc_sdram_bandwidth_nreads_status_18" BEL
        "netsoc_sdram_bandwidth_nreads_status_19" BEL
        "netsoc_sdram_bandwidth_nreads_status_20" BEL
        "netsoc_sdram_bandwidth_nreads_status_21" BEL
        "netsoc_sdram_bandwidth_nreads_status_22" BEL
        "netsoc_sdram_bandwidth_nreads_status_23" BEL "reader_counter_2" BEL
        "reader_counter_3" BEL "reader_counter_4" BEL "reader_counter_5" BEL
        "reader_counter_6" BEL "reader_counter_7" BEL "reader_counter_8" BEL
        "reader_counter_9" BEL "reader_counter_10" BEL
        "netsoc_ctrl_storage_full_31" BEL "netsoc_ctrl_storage_full_30" BEL
        "netsoc_ctrl_storage_full_26" BEL "netsoc_ctrl_storage_full_29" BEL
        "netsoc_ctrl_storage_full_27" BEL "netsoc_ctrl_storage_full_24" BEL
        "netsoc_ctrl_storage_full_23" BEL "netsoc_ctrl_storage_full_17" BEL
        "netsoc_ctrl_storage_full_22" BEL "netsoc_ctrl_storage_full_19" BEL
        "netsoc_ctrl_storage_full_16" BEL "netsoc_ctrl_storage_full_15" BEL
        "netsoc_ctrl_storage_full_8" BEL "netsoc_ctrl_storage_full_13" BEL
        "netsoc_ctrl_storage_full_11" BEL "netsoc_ctrl_storage_full_1" BEL
        "netsoc_ctrl_storage_full_7" BEL "netsoc_ctrl_storage_full_2" BEL
        "netsoc_ctrl_storage_full_0" BEL "reader_length_storage_full_10" BEL
        "reader_length_storage_full_9" BEL "reader_length_storage_full_8" BEL
        "storage_full_0" BEL "storage_full_1" BEL
        "netsoc_sdram_storage_full_0" BEL "netsoc_sdram_storage_full_1" BEL
        "netsoc_sdram_storage_full_2" BEL "netsoc_sdram_storage_full_3" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_11" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_0" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_1" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_2" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_3" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_4" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_5" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_12" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_10" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_9" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_0" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_1" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_2" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_3" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_4" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_5" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_8" BEL
        "netsoc_sdram_phaseinjector0_baddress_storage_full_0" BEL
        "netsoc_sdram_phaseinjector0_baddress_storage_full_1" BEL
        "netsoc_sdram_phaseinjector0_baddress_storage_full_2" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_10" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_12" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_11" BEL
        "netsoc_sdram_phaseinjector1_baddress_storage_full_0" BEL
        "netsoc_sdram_phaseinjector1_baddress_storage_full_1" BEL
        "netsoc_sdram_phaseinjector1_baddress_storage_full_2" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_9" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_8" BEL
        "spiflash_bitbang_storage_full_0" BEL
        "spiflash_bitbang_storage_full_1" BEL
        "spiflash_bitbang_storage_full_2" BEL
        "spiflash_bitbang_storage_full_3" BEL
        "netsoc_uart_eventmanager_storage_full_0" BEL
        "netsoc_uart_eventmanager_storage_full_1" BEL
        "netsoc_uart_phy_storage_full_19" BEL
        "netsoc_uart_phy_storage_full_23" BEL
        "netsoc_uart_phy_storage_full_20" BEL
        "netsoc_uart_phy_storage_full_14" BEL
        "netsoc_uart_phy_storage_full_17" BEL
        "netsoc_uart_phy_storage_full_16" BEL
        "netsoc_uart_phy_storage_full_12" BEL
        "netsoc_uart_phy_storage_full_10" BEL "netsoc_uart_phy_storage_full_4"
        BEL "netsoc_uart_phy_storage_full_9" BEL
        "netsoc_uart_phy_storage_full_5" BEL "netsoc_ctrl_storage_full_25" BEL
        "netsoc_uart_phy_storage_full_1" BEL "netsoc_ctrl_storage_full_28" BEL
        "netsoc_ctrl_storage_full_18" BEL "netsoc_ctrl_storage_full_21" BEL
        "netsoc_ctrl_storage_full_20" BEL "netsoc_ctrl_storage_full_14" BEL
        "netsoc_ctrl_storage_full_12" BEL "netsoc_ctrl_storage_full_6" BEL
        "netsoc_ctrl_storage_full_10" BEL "netsoc_ctrl_storage_full_9" BEL
        "netsoc_ctrl_storage_full_5" BEL "netsoc_ctrl_storage_full_4" BEL
        "netsoc_uart_phy_storage_full_21" BEL "netsoc_ctrl_storage_full_3" BEL
        "netsoc_uart_phy_storage_full_22" BEL
        "netsoc_uart_phy_storage_full_18" BEL
        "netsoc_uart_phy_storage_full_15" BEL "netsoc_uart_phy_storage_full_8"
        BEL "netsoc_uart_phy_storage_full_13" BEL
        "netsoc_uart_phy_storage_full_11" BEL "netsoc_uart_phy_storage_full_3"
        BEL "netsoc_uart_phy_storage_full_7" BEL
        "netsoc_uart_phy_storage_full_6" BEL "netsoc_uart_phy_storage_full_2"
        BEL "netsoc_uart_phy_storage_full_0" BEL
        "reader_length_storage_full_0" BEL "reader_length_storage_full_1" BEL
        "reader_length_storage_full_2" BEL "reader_length_storage_full_3" BEL
        "reader_length_storage_full_4" BEL "reader_length_storage_full_5" BEL
        "reader_length_storage_full_6" BEL "reader_length_storage_full_7" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_0" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_1" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_2" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_3" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_4" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_5" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_6" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_7" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_24" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_25" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_26" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_27" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_28" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_29" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_30" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_31" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_0" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_1" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_2" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_3" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_4" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_5" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_6" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_7" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_16" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_17" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_18" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_19" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_20" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_21" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_22" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_23" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_8" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_9" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_10" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_11" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_12" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_13" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_14" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_15" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_16" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_17" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_18" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_19" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_20" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_21" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_22" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_23" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_0" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_1" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_2" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_3" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_4" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_5" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_6" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_7" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_24" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_25" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_26" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_27" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_28" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_29" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_30" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_31" BEL
        "netsoc_timer0_load_storage_full_24" BEL
        "netsoc_timer0_load_storage_full_25" BEL
        "netsoc_timer0_load_storage_full_26" BEL
        "netsoc_timer0_load_storage_full_27" BEL
        "netsoc_timer0_load_storage_full_28" BEL
        "netsoc_timer0_load_storage_full_29" BEL
        "netsoc_timer0_load_storage_full_30" BEL
        "netsoc_timer0_load_storage_full_31" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_8" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_9" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_10" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_11" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_12" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_13" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_14" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_15" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_0" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_1" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_2" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_3" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_4" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_5" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_6" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_7" BEL
        "netsoc_timer0_load_storage_full_16" BEL
        "netsoc_timer0_load_storage_full_17" BEL
        "netsoc_timer0_load_storage_full_18" BEL
        "netsoc_timer0_load_storage_full_19" BEL
        "netsoc_timer0_load_storage_full_20" BEL
        "netsoc_timer0_load_storage_full_21" BEL
        "netsoc_timer0_load_storage_full_22" BEL
        "netsoc_timer0_load_storage_full_23" BEL
        "netsoc_timer0_load_storage_full_8" BEL
        "netsoc_timer0_load_storage_full_9" BEL
        "netsoc_timer0_load_storage_full_10" BEL
        "netsoc_timer0_load_storage_full_11" BEL
        "netsoc_timer0_load_storage_full_12" BEL
        "netsoc_timer0_load_storage_full_13" BEL
        "netsoc_timer0_load_storage_full_14" BEL
        "netsoc_timer0_load_storage_full_15" BEL
        "netsoc_timer0_reload_storage_full_16" BEL
        "netsoc_timer0_reload_storage_full_17" BEL
        "netsoc_timer0_reload_storage_full_18" BEL
        "netsoc_timer0_reload_storage_full_19" BEL
        "netsoc_timer0_reload_storage_full_20" BEL
        "netsoc_timer0_reload_storage_full_21" BEL
        "netsoc_timer0_reload_storage_full_22" BEL
        "netsoc_timer0_reload_storage_full_23" BEL
        "netsoc_timer0_load_storage_full_0" BEL
        "netsoc_timer0_load_storage_full_1" BEL
        "netsoc_timer0_load_storage_full_2" BEL
        "netsoc_timer0_load_storage_full_3" BEL
        "netsoc_timer0_load_storage_full_4" BEL
        "netsoc_timer0_load_storage_full_5" BEL
        "netsoc_timer0_load_storage_full_6" BEL
        "netsoc_timer0_load_storage_full_7" BEL
        "netsoc_timer0_reload_storage_full_24" BEL
        "netsoc_timer0_reload_storage_full_25" BEL
        "netsoc_timer0_reload_storage_full_26" BEL
        "netsoc_timer0_reload_storage_full_27" BEL
        "netsoc_timer0_reload_storage_full_28" BEL
        "netsoc_timer0_reload_storage_full_29" BEL
        "netsoc_timer0_reload_storage_full_30" BEL
        "netsoc_timer0_reload_storage_full_31" BEL
        "netsoc_uart_phy_storage_full_24" BEL
        "netsoc_uart_phy_storage_full_25" BEL
        "netsoc_uart_phy_storage_full_26" BEL
        "netsoc_uart_phy_storage_full_27" BEL
        "netsoc_uart_phy_storage_full_28" BEL
        "netsoc_uart_phy_storage_full_29" BEL
        "netsoc_uart_phy_storage_full_30" BEL
        "netsoc_uart_phy_storage_full_31" BEL
        "netsoc_timer0_reload_storage_full_8" BEL
        "netsoc_timer0_reload_storage_full_9" BEL
        "netsoc_timer0_reload_storage_full_10" BEL
        "netsoc_timer0_reload_storage_full_11" BEL
        "netsoc_timer0_reload_storage_full_12" BEL
        "netsoc_timer0_reload_storage_full_13" BEL
        "netsoc_timer0_reload_storage_full_14" BEL
        "netsoc_timer0_reload_storage_full_15" BEL
        "netsoc_timer0_reload_storage_full_0" BEL
        "netsoc_timer0_reload_storage_full_1" BEL
        "netsoc_timer0_reload_storage_full_2" BEL
        "netsoc_timer0_reload_storage_full_3" BEL
        "netsoc_timer0_reload_storage_full_4" BEL
        "netsoc_timer0_reload_storage_full_5" BEL
        "netsoc_timer0_reload_storage_full_6" BEL
        "netsoc_timer0_reload_storage_full_7" BEL
        "netsoc_sdram_bandwidth_cmd_ready" BEL "rx_cdc_graycounter1_q_0" BEL
        "rx_cdc_graycounter1_q_1" BEL "rx_cdc_graycounter1_q_2" BEL
        "rx_cdc_graycounter1_q_3" BEL "rx_cdc_graycounter1_q_4" BEL
        "rx_cdc_graycounter1_q_5" BEL "rx_cdc_graycounter1_q_6" BEL
        "tx_cdc_graycounter0_q_0" BEL "tx_cdc_graycounter0_q_1" BEL
        "tx_cdc_graycounter0_q_2" BEL "tx_cdc_graycounter0_q_3" BEL
        "tx_cdc_graycounter0_q_4" BEL "tx_cdc_graycounter0_q_5" BEL
        "tx_cdc_graycounter0_q_6" BEL "memdat_1_0" BEL "memdat_1_1" BEL
        "memdat_1_2" BEL "memdat_1_3" BEL "memdat_1_4" BEL "memdat_1_5" BEL
        "memdat_1_6" BEL "memdat_1_7" BEL "xilinxmultiregimpl2_regs0" BEL
        "ddrphy_record3_wrdata_0" BEL "ddrphy_record3_wrdata_1" BEL
        "ddrphy_record3_wrdata_2" BEL "ddrphy_record3_wrdata_3" BEL
        "ddrphy_record3_wrdata_4" BEL "ddrphy_record3_wrdata_5" BEL
        "ddrphy_record3_wrdata_6" BEL "ddrphy_record3_wrdata_7" BEL
        "ddrphy_record3_wrdata_8" BEL "ddrphy_record3_wrdata_9" BEL
        "ddrphy_record3_wrdata_10" BEL "ddrphy_record3_wrdata_11" BEL
        "ddrphy_record3_wrdata_12" BEL "ddrphy_record3_wrdata_13" BEL
        "ddrphy_record3_wrdata_14" BEL "ddrphy_record3_wrdata_15" BEL
        "ddrphy_record3_wrdata_16" BEL "ddrphy_record3_wrdata_17" BEL
        "ddrphy_record3_wrdata_18" BEL "ddrphy_record3_wrdata_19" BEL
        "ddrphy_record3_wrdata_20" BEL "ddrphy_record3_wrdata_21" BEL
        "ddrphy_record3_wrdata_22" BEL "ddrphy_record3_wrdata_23" BEL
        "ddrphy_record3_wrdata_24" BEL "ddrphy_record3_wrdata_25" BEL
        "ddrphy_record3_wrdata_26" BEL "ddrphy_record3_wrdata_27" BEL
        "ddrphy_record3_wrdata_28" BEL "ddrphy_record3_wrdata_29" BEL
        "ddrphy_record3_wrdata_30" BEL "ddrphy_record3_wrdata_31" BEL
        "netsoc_sdram_dfi_p0_wrdata_en" BEL "netsoc_sdram_dfi_p1_wrdata_en"
        BEL "new_master_rdata_valid5" BEL "xilinxmultiregimpl2_regs1" BEL
        "netsoc_uart_phy_phase_accumulator_tx_0" BEL
        "netsoc_uart_phy_phase_accumulator_tx_1" BEL
        "netsoc_uart_phy_phase_accumulator_tx_2" BEL
        "netsoc_uart_phy_phase_accumulator_tx_3" BEL
        "netsoc_uart_phy_phase_accumulator_tx_4" BEL
        "netsoc_uart_phy_phase_accumulator_tx_5" BEL
        "netsoc_uart_phy_phase_accumulator_tx_6" BEL
        "netsoc_uart_phy_phase_accumulator_tx_7" BEL
        "netsoc_uart_phy_phase_accumulator_tx_8" BEL
        "netsoc_uart_phy_phase_accumulator_tx_9" BEL
        "netsoc_uart_phy_phase_accumulator_tx_10" BEL
        "netsoc_uart_phy_phase_accumulator_tx_11" BEL
        "netsoc_uart_phy_phase_accumulator_tx_12" BEL
        "netsoc_uart_phy_phase_accumulator_tx_13" BEL
        "netsoc_uart_phy_phase_accumulator_tx_14" BEL
        "netsoc_uart_phy_phase_accumulator_tx_15" BEL
        "netsoc_uart_phy_phase_accumulator_tx_16" BEL
        "netsoc_uart_phy_phase_accumulator_tx_17" BEL
        "netsoc_uart_phy_phase_accumulator_tx_18" BEL
        "netsoc_uart_phy_phase_accumulator_tx_19" BEL
        "netsoc_uart_phy_phase_accumulator_tx_20" BEL
        "netsoc_uart_phy_phase_accumulator_tx_21" BEL
        "netsoc_uart_phy_phase_accumulator_tx_22" BEL
        "netsoc_uart_phy_phase_accumulator_tx_23" BEL
        "netsoc_uart_phy_phase_accumulator_tx_24" BEL
        "netsoc_uart_phy_phase_accumulator_tx_25" BEL
        "netsoc_uart_phy_phase_accumulator_tx_26" BEL
        "netsoc_uart_phy_phase_accumulator_tx_27" BEL
        "netsoc_uart_phy_phase_accumulator_tx_28" BEL
        "netsoc_uart_phy_phase_accumulator_tx_29" BEL
        "netsoc_uart_phy_phase_accumulator_tx_30" BEL
        "netsoc_uart_phy_phase_accumulator_tx_31" BEL
        "netsoc_uart_phy_uart_clk_txen" BEL "netsoc_uart_phy_uart_clk_rxen"
        BEL "netsoc_timer0_value_0" BEL "netsoc_timer0_value_1" BEL
        "netsoc_timer0_value_2" BEL "netsoc_timer0_value_3" BEL
        "netsoc_timer0_value_4" BEL "netsoc_timer0_value_5" BEL
        "netsoc_timer0_value_6" BEL "netsoc_timer0_value_7" BEL
        "netsoc_timer0_value_8" BEL "netsoc_timer0_value_9" BEL
        "netsoc_timer0_value_10" BEL "netsoc_timer0_value_11" BEL
        "netsoc_timer0_value_12" BEL "netsoc_timer0_value_13" BEL
        "netsoc_timer0_value_14" BEL "netsoc_timer0_value_15" BEL
        "netsoc_timer0_value_16" BEL "netsoc_timer0_value_17" BEL
        "netsoc_timer0_value_18" BEL "netsoc_timer0_value_19" BEL
        "netsoc_timer0_value_20" BEL "netsoc_timer0_value_21" BEL
        "netsoc_timer0_value_22" BEL "netsoc_timer0_value_23" BEL
        "netsoc_timer0_value_24" BEL "netsoc_timer0_value_25" BEL
        "netsoc_timer0_value_26" BEL "netsoc_timer0_value_27" BEL
        "netsoc_timer0_value_28" BEL "netsoc_timer0_value_29" BEL
        "netsoc_timer0_value_30" BEL "netsoc_timer0_value_31" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_7" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_7" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_7" BEL
        "netsoc_uart_phy_tx_reg_0" BEL "netsoc_uart_phy_tx_reg_1" BEL
        "netsoc_uart_phy_tx_reg_2" BEL "netsoc_uart_phy_tx_reg_3" BEL
        "netsoc_uart_phy_tx_reg_4" BEL "netsoc_uart_phy_tx_reg_5" BEL
        "netsoc_uart_phy_tx_reg_6" BEL "netsoc_uart_phy_tx_reg_7" BEL
        "spiflash_dqi_0" BEL "spiflash_dqi_1" BEL "spiflash_dqi_2" BEL
        "spiflash_dqi_3" BEL "netsoc_timer0_value_status_0" BEL
        "netsoc_timer0_value_status_1" BEL "netsoc_timer0_value_status_2" BEL
        "netsoc_timer0_value_status_3" BEL "netsoc_timer0_value_status_4" BEL
        "netsoc_timer0_value_status_5" BEL "netsoc_timer0_value_status_6" BEL
        "netsoc_timer0_value_status_7" BEL "netsoc_timer0_value_status_8" BEL
        "netsoc_timer0_value_status_9" BEL "netsoc_timer0_value_status_10" BEL
        "netsoc_timer0_value_status_11" BEL "netsoc_timer0_value_status_12"
        BEL "netsoc_timer0_value_status_13" BEL
        "netsoc_timer0_value_status_14" BEL "netsoc_timer0_value_status_15"
        BEL "netsoc_timer0_value_status_16" BEL
        "netsoc_timer0_value_status_17" BEL "netsoc_timer0_value_status_18"
        BEL "netsoc_timer0_value_status_19" BEL
        "netsoc_timer0_value_status_20" BEL "netsoc_timer0_value_status_21"
        BEL "netsoc_timer0_value_status_22" BEL
        "netsoc_timer0_value_status_23" BEL "netsoc_timer0_value_status_24"
        BEL "netsoc_timer0_value_status_25" BEL
        "netsoc_timer0_value_status_26" BEL "netsoc_timer0_value_status_27"
        BEL "netsoc_timer0_value_status_28" BEL
        "netsoc_timer0_value_status_29" BEL "netsoc_timer0_value_status_30"
        BEL "netsoc_timer0_value_status_31" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine0_row_0" BEL
        "netsoc_sdram_bankmachine0_row_1" BEL
        "netsoc_sdram_bankmachine0_row_2" BEL
        "netsoc_sdram_bankmachine0_row_3" BEL
        "netsoc_sdram_bankmachine0_row_4" BEL
        "netsoc_sdram_bankmachine0_row_5" BEL
        "netsoc_sdram_bankmachine0_row_6" BEL
        "netsoc_sdram_bankmachine0_row_7" BEL
        "netsoc_sdram_bankmachine0_row_8" BEL
        "netsoc_sdram_bankmachine0_row_9" BEL
        "netsoc_sdram_bankmachine0_row_10" BEL
        "netsoc_sdram_bankmachine0_row_11" BEL
        "netsoc_sdram_bankmachine0_row_12" BEL
        "netsoc_sdram_bankmachine1_row_0" BEL
        "netsoc_sdram_bankmachine1_row_1" BEL
        "netsoc_sdram_bankmachine1_row_2" BEL
        "netsoc_sdram_bankmachine1_row_3" BEL
        "netsoc_sdram_bankmachine1_row_4" BEL
        "netsoc_sdram_bankmachine1_row_5" BEL
        "netsoc_sdram_bankmachine1_row_6" BEL
        "netsoc_sdram_bankmachine1_row_7" BEL
        "netsoc_sdram_bankmachine1_row_8" BEL
        "netsoc_sdram_bankmachine1_row_9" BEL
        "netsoc_sdram_bankmachine1_row_10" BEL
        "netsoc_sdram_bankmachine1_row_11" BEL
        "netsoc_sdram_bankmachine1_row_12" BEL
        "netsoc_sdram_bankmachine2_row_0" BEL
        "netsoc_sdram_bankmachine2_row_1" BEL
        "netsoc_sdram_bankmachine2_row_2" BEL
        "netsoc_sdram_bankmachine2_row_3" BEL
        "netsoc_sdram_bankmachine2_row_4" BEL
        "netsoc_sdram_bankmachine2_row_5" BEL
        "netsoc_sdram_bankmachine2_row_6" BEL
        "netsoc_sdram_bankmachine2_row_7" BEL
        "netsoc_sdram_bankmachine2_row_8" BEL
        "netsoc_sdram_bankmachine2_row_9" BEL
        "netsoc_sdram_bankmachine2_row_10" BEL
        "netsoc_sdram_bankmachine2_row_11" BEL
        "netsoc_sdram_bankmachine2_row_12" BEL
        "netsoc_sdram_bankmachine3_row_0" BEL
        "netsoc_sdram_bankmachine3_row_1" BEL
        "netsoc_sdram_bankmachine3_row_2" BEL
        "netsoc_sdram_bankmachine3_row_3" BEL
        "netsoc_sdram_bankmachine3_row_4" BEL
        "netsoc_sdram_bankmachine3_row_5" BEL
        "netsoc_sdram_bankmachine3_row_6" BEL
        "netsoc_sdram_bankmachine3_row_7" BEL
        "netsoc_sdram_bankmachine3_row_8" BEL
        "netsoc_sdram_bankmachine3_row_9" BEL
        "netsoc_sdram_bankmachine3_row_10" BEL
        "netsoc_sdram_bankmachine3_row_11" BEL
        "netsoc_sdram_bankmachine3_row_12" BEL
        "netsoc_sdram_bankmachine4_row_0" BEL
        "netsoc_sdram_bankmachine4_row_1" BEL
        "netsoc_sdram_bankmachine4_row_2" BEL
        "netsoc_sdram_bankmachine4_row_3" BEL
        "netsoc_sdram_bankmachine4_row_4" BEL
        "netsoc_sdram_bankmachine4_row_5" BEL
        "netsoc_sdram_bankmachine4_row_6" BEL
        "netsoc_sdram_bankmachine4_row_7" BEL
        "netsoc_sdram_bankmachine4_row_8" BEL
        "netsoc_sdram_bankmachine4_row_9" BEL
        "netsoc_sdram_bankmachine4_row_10" BEL
        "netsoc_sdram_bankmachine4_row_11" BEL
        "netsoc_sdram_bankmachine4_row_12" BEL
        "netsoc_sdram_bankmachine5_row_0" BEL
        "netsoc_sdram_bankmachine5_row_1" BEL
        "netsoc_sdram_bankmachine5_row_2" BEL
        "netsoc_sdram_bankmachine5_row_3" BEL
        "netsoc_sdram_bankmachine5_row_4" BEL
        "netsoc_sdram_bankmachine5_row_5" BEL
        "netsoc_sdram_bankmachine5_row_6" BEL
        "netsoc_sdram_bankmachine5_row_7" BEL
        "netsoc_sdram_bankmachine5_row_8" BEL
        "netsoc_sdram_bankmachine5_row_9" BEL
        "netsoc_sdram_bankmachine5_row_10" BEL
        "netsoc_sdram_bankmachine5_row_11" BEL
        "netsoc_sdram_bankmachine5_row_12" BEL
        "netsoc_sdram_bankmachine6_row_0" BEL
        "netsoc_sdram_bankmachine6_row_1" BEL
        "netsoc_sdram_bankmachine6_row_2" BEL
        "netsoc_sdram_bankmachine6_row_3" BEL
        "netsoc_sdram_bankmachine6_row_4" BEL
        "netsoc_sdram_bankmachine6_row_5" BEL
        "netsoc_sdram_bankmachine6_row_6" BEL
        "netsoc_sdram_bankmachine6_row_7" BEL
        "netsoc_sdram_bankmachine6_row_8" BEL
        "netsoc_sdram_bankmachine6_row_9" BEL
        "netsoc_sdram_bankmachine6_row_10" BEL
        "netsoc_sdram_bankmachine6_row_11" BEL
        "netsoc_sdram_bankmachine6_row_12" BEL
        "netsoc_sdram_bankmachine7_row_0" BEL
        "netsoc_sdram_bankmachine7_row_1" BEL
        "netsoc_sdram_bankmachine7_row_2" BEL
        "netsoc_sdram_bankmachine7_row_3" BEL
        "netsoc_sdram_bankmachine7_row_4" BEL
        "netsoc_sdram_bankmachine7_row_5" BEL
        "netsoc_sdram_bankmachine7_row_6" BEL
        "netsoc_sdram_bankmachine7_row_7" BEL
        "netsoc_sdram_bankmachine7_row_8" BEL
        "netsoc_sdram_bankmachine7_row_9" BEL
        "netsoc_sdram_bankmachine7_row_10" BEL
        "netsoc_sdram_bankmachine7_row_11" BEL
        "netsoc_sdram_bankmachine7_row_12" BEL "netsoc_uart_phy_source_valid"
        BEL "netsoc_csrbankarray_interface2_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface2_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface2_bank_bus_dat_r_2" BEL "spiflash_sr_0"
        BEL "spiflash_sr_1" BEL "spiflash_sr_2" BEL "spiflash_sr_3" BEL
        "spiflash_sr_4" BEL "spiflash_sr_5" BEL "spiflash_sr_6" BEL
        "spiflash_sr_7" BEL "spiflash_sr_8" BEL "spiflash_sr_9" BEL
        "spiflash_sr_10" BEL "spiflash_sr_11" BEL "spiflash_sr_12" BEL
        "spiflash_sr_13" BEL "spiflash_sr_14" BEL "spiflash_sr_15" BEL
        "spiflash_sr_16" BEL "spiflash_sr_17" BEL "spiflash_sr_18" BEL
        "spiflash_sr_19" BEL "spiflash_sr_20" BEL "spiflash_sr_21" BEL
        "spiflash_sr_22" BEL "spiflash_sr_23" BEL "spiflash_sr_24" BEL
        "spiflash_sr_25" BEL "spiflash_sr_26" BEL "spiflash_sr_27" BEL
        "spiflash_sr_28" BEL "spiflash_sr_29" BEL "spiflash_sr_30" BEL
        "spiflash_sr_31" BEL "netsoc_csrbankarray_interface5_bank_bus_dat_r_0"
        BEL "netsoc_csrbankarray_interface5_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_7" BEL
        "netsoc_sdram_phaseinjector0_status_0" BEL
        "netsoc_sdram_phaseinjector0_status_1" BEL
        "netsoc_sdram_phaseinjector0_status_2" BEL
        "netsoc_sdram_phaseinjector0_status_3" BEL
        "netsoc_sdram_phaseinjector0_status_4" BEL
        "netsoc_sdram_phaseinjector0_status_5" BEL
        "netsoc_sdram_phaseinjector0_status_6" BEL
        "netsoc_sdram_phaseinjector0_status_7" BEL
        "netsoc_sdram_phaseinjector0_status_8" BEL
        "netsoc_sdram_phaseinjector0_status_9" BEL
        "netsoc_sdram_phaseinjector0_status_10" BEL
        "netsoc_sdram_phaseinjector0_status_11" BEL
        "netsoc_sdram_phaseinjector0_status_12" BEL
        "netsoc_sdram_phaseinjector0_status_13" BEL
        "netsoc_sdram_phaseinjector0_status_14" BEL
        "netsoc_sdram_phaseinjector0_status_15" BEL
        "netsoc_sdram_phaseinjector0_status_16" BEL
        "netsoc_sdram_phaseinjector0_status_17" BEL
        "netsoc_sdram_phaseinjector0_status_18" BEL
        "netsoc_sdram_phaseinjector0_status_19" BEL
        "netsoc_sdram_phaseinjector0_status_20" BEL
        "netsoc_sdram_phaseinjector0_status_21" BEL
        "netsoc_sdram_phaseinjector0_status_22" BEL
        "netsoc_sdram_phaseinjector0_status_23" BEL
        "netsoc_sdram_phaseinjector0_status_24" BEL
        "netsoc_sdram_phaseinjector0_status_25" BEL
        "netsoc_sdram_phaseinjector0_status_26" BEL
        "netsoc_sdram_phaseinjector0_status_27" BEL
        "netsoc_sdram_phaseinjector0_status_28" BEL
        "netsoc_sdram_phaseinjector0_status_29" BEL
        "netsoc_sdram_phaseinjector0_status_30" BEL
        "netsoc_sdram_phaseinjector0_status_31" BEL
        "netsoc_sdram_phaseinjector1_status_0" BEL
        "netsoc_sdram_phaseinjector1_status_1" BEL
        "netsoc_sdram_phaseinjector1_status_2" BEL
        "netsoc_sdram_phaseinjector1_status_3" BEL
        "netsoc_sdram_phaseinjector1_status_4" BEL
        "netsoc_sdram_phaseinjector1_status_5" BEL
        "netsoc_sdram_phaseinjector1_status_6" BEL
        "netsoc_sdram_phaseinjector1_status_7" BEL
        "netsoc_sdram_phaseinjector1_status_8" BEL
        "netsoc_sdram_phaseinjector1_status_9" BEL
        "netsoc_sdram_phaseinjector1_status_10" BEL
        "netsoc_sdram_phaseinjector1_status_11" BEL
        "netsoc_sdram_phaseinjector1_status_12" BEL
        "netsoc_sdram_phaseinjector1_status_13" BEL
        "netsoc_sdram_phaseinjector1_status_14" BEL
        "netsoc_sdram_phaseinjector1_status_15" BEL
        "netsoc_sdram_phaseinjector1_status_16" BEL
        "netsoc_sdram_phaseinjector1_status_17" BEL
        "netsoc_sdram_phaseinjector1_status_18" BEL
        "netsoc_sdram_phaseinjector1_status_19" BEL
        "netsoc_sdram_phaseinjector1_status_20" BEL
        "netsoc_sdram_phaseinjector1_status_21" BEL
        "netsoc_sdram_phaseinjector1_status_22" BEL
        "netsoc_sdram_phaseinjector1_status_23" BEL
        "netsoc_sdram_phaseinjector1_status_24" BEL
        "netsoc_sdram_phaseinjector1_status_25" BEL
        "netsoc_sdram_phaseinjector1_status_26" BEL
        "netsoc_sdram_phaseinjector1_status_27" BEL
        "netsoc_sdram_phaseinjector1_status_28" BEL
        "netsoc_sdram_phaseinjector1_status_29" BEL
        "netsoc_sdram_phaseinjector1_status_30" BEL
        "netsoc_sdram_phaseinjector1_status_31" BEL
        "xilinxmultiregimpl6_regs0_0" BEL "xilinxmultiregimpl6_regs0_1" BEL
        "xilinxmultiregimpl6_regs0_2" BEL "xilinxmultiregimpl6_regs0_3" BEL
        "xilinxmultiregimpl6_regs0_4" BEL "xilinxmultiregimpl6_regs0_5" BEL
        "xilinxmultiregimpl6_regs0_6" BEL "xilinxmultiregimpl6_regs1_0" BEL
        "xilinxmultiregimpl6_regs1_1" BEL "xilinxmultiregimpl6_regs1_2" BEL
        "xilinxmultiregimpl6_regs1_3" BEL "xilinxmultiregimpl6_regs1_4" BEL
        "xilinxmultiregimpl6_regs1_5" BEL "xilinxmultiregimpl6_regs1_6" BEL
        "ddrphy_record2_wrdata_0" BEL "ddrphy_record2_wrdata_1" BEL
        "ddrphy_record2_wrdata_2" BEL "ddrphy_record2_wrdata_3" BEL
        "ddrphy_record2_wrdata_4" BEL "ddrphy_record2_wrdata_5" BEL
        "ddrphy_record2_wrdata_6" BEL "ddrphy_record2_wrdata_7" BEL
        "ddrphy_record2_wrdata_8" BEL "ddrphy_record2_wrdata_9" BEL
        "ddrphy_record2_wrdata_10" BEL "ddrphy_record2_wrdata_11" BEL
        "ddrphy_record2_wrdata_12" BEL "ddrphy_record2_wrdata_13" BEL
        "ddrphy_record2_wrdata_14" BEL "ddrphy_record2_wrdata_15" BEL
        "ddrphy_record2_wrdata_16" BEL "ddrphy_record2_wrdata_17" BEL
        "ddrphy_record2_wrdata_18" BEL "ddrphy_record2_wrdata_19" BEL
        "ddrphy_record2_wrdata_20" BEL "ddrphy_record2_wrdata_21" BEL
        "ddrphy_record2_wrdata_22" BEL "ddrphy_record2_wrdata_23" BEL
        "ddrphy_record2_wrdata_24" BEL "ddrphy_record2_wrdata_25" BEL
        "ddrphy_record2_wrdata_26" BEL "ddrphy_record2_wrdata_27" BEL
        "ddrphy_record2_wrdata_28" BEL "ddrphy_record2_wrdata_29" BEL
        "ddrphy_record2_wrdata_30" BEL "ddrphy_record2_wrdata_31" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_7" BEL
        "netsoc_sdram_dfi_p0_bank_0" BEL "netsoc_sdram_dfi_p0_bank_1" BEL
        "netsoc_sdram_dfi_p0_bank_2" BEL "netsoc_sdram_dfi_p1_bank_0" BEL
        "netsoc_sdram_dfi_p1_bank_1" BEL "netsoc_sdram_dfi_p1_bank_2" BEL
        "netsoc_sdram_bandwidth_cmd_valid" BEL
        "netsoc_sdram_bandwidth_cmd_is_write" BEL
        "netsoc_sdram_bandwidth_cmd_is_read" BEL
        "netsoc_sdram_dfi_p0_address_0" BEL "netsoc_sdram_dfi_p0_address_1"
        BEL "netsoc_sdram_dfi_p0_address_2" BEL
        "netsoc_sdram_dfi_p0_address_3" BEL "netsoc_sdram_dfi_p0_address_4"
        BEL "netsoc_sdram_dfi_p0_address_5" BEL
        "netsoc_sdram_dfi_p0_address_6" BEL "netsoc_sdram_dfi_p0_address_7"
        BEL "netsoc_sdram_dfi_p0_address_8" BEL
        "netsoc_sdram_dfi_p0_address_9" BEL "netsoc_sdram_dfi_p0_address_10"
        BEL "netsoc_sdram_dfi_p0_address_11" BEL
        "netsoc_sdram_dfi_p0_address_12" BEL "netsoc_sdram_dfi_p1_address_0"
        BEL "netsoc_sdram_dfi_p1_address_1" BEL
        "netsoc_sdram_dfi_p1_address_2" BEL "netsoc_sdram_dfi_p1_address_3"
        BEL "netsoc_sdram_dfi_p1_address_4" BEL
        "netsoc_sdram_dfi_p1_address_5" BEL "netsoc_sdram_dfi_p1_address_6"
        BEL "netsoc_sdram_dfi_p1_address_7" BEL
        "netsoc_sdram_dfi_p1_address_8" BEL "netsoc_sdram_dfi_p1_address_9"
        BEL "netsoc_sdram_dfi_p1_address_10" BEL
        "netsoc_sdram_dfi_p1_address_11" BEL "netsoc_sdram_dfi_p1_address_12"
        BEL "netsoc_csrbankarray_interface4_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_7" BEL
        "litedramwishbone2native_state_FSM_FFd4" BEL
        "litedramwishbone2native_state_FSM_FFd3" BEL
        "litedramwishbone2native_state_FSM_FFd2" BEL
        "liteethphygmiimii_state_FSM_FFd2" BEL "multiplexer_state_FSM_FFd3"
        BEL "liteethmacsramreader_state_FSM_FFd2" BEL
        "liteethmacsramreader_state_FSM_FFd1" BEL
        "rx_cdc_graycounter1_q_binary_0" BEL "rx_cdc_graycounter1_q_binary_1"
        BEL "rx_cdc_graycounter1_q_binary_2" BEL
        "rx_cdc_graycounter1_q_binary_3" BEL "rx_cdc_graycounter1_q_binary_4"
        BEL "rx_cdc_graycounter1_q_binary_5" BEL "multiplexer_state_FSM_FFd2"
        BEL "multiplexer_state_FSM_FFd1" BEL "crg_por_0" BEL "crg_por_1" BEL
        "crg_por_2" BEL "crg_por_3" BEL "crg_por_4" BEL "crg_por_5" BEL
        "crg_por_6" BEL "crg_por_7" BEL "crg_por_8" BEL "crg_por_9" BEL
        "crg_por_10" BEL "writer_fifo_level_0" BEL "writer_fifo_level_1" BEL
        "tx_cdc_graycounter0_q_binary_0" BEL "tx_cdc_graycounter0_q_binary_1"
        BEL "tx_cdc_graycounter0_q_binary_2" BEL
        "tx_cdc_graycounter0_q_binary_3" BEL "tx_cdc_graycounter0_q_binary_4"
        BEL "tx_cdc_graycounter0_q_binary_5" BEL "netsoc_sdram_timer_count_2"
        BEL "netsoc_sdram_timer_count_0" BEL "netsoc_sdram_timer_count_1" BEL
        "netsoc_sdram_timer_count_3" BEL "netsoc_sdram_timer_count_4" BEL
        "netsoc_sdram_timer_count_7" BEL "netsoc_sdram_timer_count_5" BEL
        "netsoc_sdram_timer_count_6" BEL "netsoc_counter_0" BEL
        "netsoc_counter_1" BEL "netsoc_sdram_timer_count_8" BEL
        "netsoc_sdram_timer_count_9" BEL "netsoc_uart_phy_tx_bitcount_0" BEL
        "netsoc_uart_phy_tx_bitcount_1" BEL "netsoc_uart_phy_tx_bitcount_2"
        BEL "netsoc_uart_phy_tx_bitcount_3" BEL "netsoc_ctrl_bus_errors_0" BEL
        "netsoc_ctrl_bus_errors_1" BEL "netsoc_ctrl_bus_errors_2" BEL
        "netsoc_ctrl_bus_errors_3" BEL "netsoc_ctrl_bus_errors_4" BEL
        "netsoc_ctrl_bus_errors_5" BEL "netsoc_ctrl_bus_errors_6" BEL
        "netsoc_ctrl_bus_errors_7" BEL "netsoc_ctrl_bus_errors_8" BEL
        "netsoc_ctrl_bus_errors_9" BEL "netsoc_ctrl_bus_errors_10" BEL
        "netsoc_ctrl_bus_errors_11" BEL "netsoc_ctrl_bus_errors_12" BEL
        "netsoc_ctrl_bus_errors_13" BEL "netsoc_ctrl_bus_errors_14" BEL
        "netsoc_ctrl_bus_errors_15" BEL "netsoc_ctrl_bus_errors_16" BEL
        "netsoc_ctrl_bus_errors_17" BEL "netsoc_ctrl_bus_errors_18" BEL
        "netsoc_ctrl_bus_errors_19" BEL "netsoc_ctrl_bus_errors_20" BEL
        "netsoc_ctrl_bus_errors_21" BEL "netsoc_ctrl_bus_errors_22" BEL
        "netsoc_ctrl_bus_errors_23" BEL "netsoc_ctrl_bus_errors_24" BEL
        "netsoc_ctrl_bus_errors_25" BEL "netsoc_ctrl_bus_errors_26" BEL
        "netsoc_ctrl_bus_errors_27" BEL "netsoc_ctrl_bus_errors_28" BEL
        "netsoc_ctrl_bus_errors_29" BEL "netsoc_ctrl_bus_errors_30" BEL
        "netsoc_ctrl_bus_errors_31" BEL "netsoc_uart_phy_rx_bitcount_0" BEL
        "netsoc_uart_phy_rx_bitcount_1" BEL "netsoc_uart_phy_rx_bitcount_2"
        BEL "netsoc_uart_phy_rx_bitcount_3" BEL
        "netsoc_uart_tx_fifo_produce_0" BEL "netsoc_uart_tx_fifo_produce_1"
        BEL "netsoc_uart_tx_fifo_produce_2" BEL
        "netsoc_uart_tx_fifo_produce_3" BEL "netsoc_uart_tx_fifo_consume_0"
        BEL "netsoc_uart_tx_fifo_consume_1" BEL
        "netsoc_uart_tx_fifo_consume_2" BEL "netsoc_uart_tx_fifo_consume_3"
        BEL "netsoc_uart_tx_fifo_level0_0" BEL "netsoc_uart_tx_fifo_level0_1"
        BEL "netsoc_uart_tx_fifo_level0_2" BEL "netsoc_uart_tx_fifo_level0_3"
        BEL "netsoc_uart_tx_fifo_level0_4" BEL "netsoc_uart_rx_fifo_level0_0"
        BEL "netsoc_uart_rx_fifo_level0_1" BEL "netsoc_uart_rx_fifo_level0_2"
        BEL "netsoc_uart_rx_fifo_level0_3" BEL "netsoc_uart_rx_fifo_level0_4"
        BEL "netsoc_uart_rx_fifo_produce_0" BEL
        "netsoc_uart_rx_fifo_produce_1" BEL "netsoc_uart_rx_fifo_produce_2"
        BEL "netsoc_uart_rx_fifo_produce_3" BEL
        "netsoc_uart_rx_fifo_consume_0" BEL "netsoc_uart_rx_fifo_consume_1"
        BEL "netsoc_uart_rx_fifo_consume_2" BEL
        "netsoc_uart_rx_fifo_consume_3" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_2" BEL
        "dna_cnt_0" BEL "dna_cnt_1" BEL "dna_cnt_2" BEL "dna_cnt_3" BEL
        "dna_cnt_4" BEL "dna_cnt_5" BEL "dna_cnt_6" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine0_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine0_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine0_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine1_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine1_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine1_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine2_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine2_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine2_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine3_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine3_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine3_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine4_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine4_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine4_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine5_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine5_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine5_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine6_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine6_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine6_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine7_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine7_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine7_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_twtrcon_count_0" BEL "netsoc_sdram_twtrcon_count_1" BEL
        "netsoc_sdram_twtrcon_count_2" BEL "netsoc_sdram_bandwidth_nreads_0"
        BEL "netsoc_sdram_bandwidth_nreads_1" BEL
        "netsoc_sdram_bandwidth_nreads_2" BEL
        "netsoc_sdram_bandwidth_nreads_3" BEL
        "netsoc_sdram_bandwidth_nreads_4" BEL
        "netsoc_sdram_bandwidth_nreads_5" BEL
        "netsoc_sdram_bandwidth_nreads_6" BEL
        "netsoc_sdram_bandwidth_nreads_7" BEL
        "netsoc_sdram_bandwidth_nreads_8" BEL
        "netsoc_sdram_bandwidth_nreads_9" BEL
        "netsoc_sdram_bandwidth_nreads_10" BEL
        "netsoc_sdram_bandwidth_nreads_11" BEL
        "netsoc_sdram_bandwidth_nreads_12" BEL
        "netsoc_sdram_bandwidth_nreads_13" BEL
        "netsoc_sdram_bandwidth_nreads_14" BEL
        "netsoc_sdram_bandwidth_nreads_15" BEL
        "netsoc_sdram_bandwidth_nreads_16" BEL
        "netsoc_sdram_bandwidth_nreads_17" BEL
        "netsoc_sdram_bandwidth_nreads_18" BEL
        "netsoc_sdram_bandwidth_nreads_19" BEL
        "netsoc_sdram_bandwidth_nreads_20" BEL
        "netsoc_sdram_bandwidth_nreads_21" BEL
        "netsoc_sdram_bandwidth_nreads_22" BEL
        "netsoc_sdram_bandwidth_nreads_23" BEL
        "netsoc_sdram_bandwidth_nwrites_0" BEL
        "netsoc_sdram_bandwidth_nwrites_1" BEL
        "netsoc_sdram_bandwidth_nwrites_2" BEL
        "netsoc_sdram_bandwidth_nwrites_3" BEL
        "netsoc_sdram_bandwidth_nwrites_4" BEL
        "netsoc_sdram_bandwidth_nwrites_5" BEL
        "netsoc_sdram_bandwidth_nwrites_6" BEL
        "netsoc_sdram_bandwidth_nwrites_7" BEL
        "netsoc_sdram_bandwidth_nwrites_8" BEL
        "netsoc_sdram_bandwidth_nwrites_9" BEL
        "netsoc_sdram_bandwidth_nwrites_10" BEL
        "netsoc_sdram_bandwidth_nwrites_11" BEL
        "netsoc_sdram_bandwidth_nwrites_12" BEL
        "netsoc_sdram_bandwidth_nwrites_13" BEL
        "netsoc_sdram_bandwidth_nwrites_14" BEL
        "netsoc_sdram_bandwidth_nwrites_15" BEL
        "netsoc_sdram_bandwidth_nwrites_16" BEL
        "netsoc_sdram_bandwidth_nwrites_17" BEL
        "netsoc_sdram_bandwidth_nwrites_18" BEL
        "netsoc_sdram_bandwidth_nwrites_19" BEL
        "netsoc_sdram_bandwidth_nwrites_20" BEL
        "netsoc_sdram_bandwidth_nwrites_21" BEL
        "netsoc_sdram_bandwidth_nwrites_22" BEL
        "netsoc_sdram_bandwidth_nwrites_23" BEL "preamble_errors_status_0" BEL
        "preamble_errors_status_1" BEL "preamble_errors_status_2" BEL
        "preamble_errors_status_3" BEL "preamble_errors_status_4" BEL
        "preamble_errors_status_5" BEL "preamble_errors_status_6" BEL
        "preamble_errors_status_7" BEL "preamble_errors_status_8" BEL
        "preamble_errors_status_9" BEL "preamble_errors_status_10" BEL
        "preamble_errors_status_11" BEL "preamble_errors_status_12" BEL
        "preamble_errors_status_13" BEL "preamble_errors_status_14" BEL
        "preamble_errors_status_15" BEL "preamble_errors_status_16" BEL
        "preamble_errors_status_17" BEL "preamble_errors_status_18" BEL
        "preamble_errors_status_19" BEL "preamble_errors_status_20" BEL
        "preamble_errors_status_21" BEL "preamble_errors_status_22" BEL
        "preamble_errors_status_23" BEL "preamble_errors_status_24" BEL
        "preamble_errors_status_25" BEL "preamble_errors_status_26" BEL
        "preamble_errors_status_27" BEL "preamble_errors_status_28" BEL
        "preamble_errors_status_29" BEL "preamble_errors_status_30" BEL
        "preamble_errors_status_31" BEL "counter_0" BEL "counter_1" BEL
        "counter_2" BEL "counter_3" BEL "counter_4" BEL "counter_5" BEL
        "counter_6" BEL "counter_7" BEL "counter_8" BEL "crc_errors_status_0"
        BEL "crc_errors_status_1" BEL "crc_errors_status_2" BEL
        "crc_errors_status_3" BEL "crc_errors_status_4" BEL
        "crc_errors_status_5" BEL "crc_errors_status_6" BEL
        "crc_errors_status_7" BEL "crc_errors_status_8" BEL
        "crc_errors_status_9" BEL "crc_errors_status_10" BEL
        "crc_errors_status_11" BEL "crc_errors_status_12" BEL
        "crc_errors_status_13" BEL "crc_errors_status_14" BEL
        "crc_errors_status_15" BEL "crc_errors_status_16" BEL
        "crc_errors_status_17" BEL "crc_errors_status_18" BEL
        "crc_errors_status_19" BEL "crc_errors_status_20" BEL
        "crc_errors_status_21" BEL "crc_errors_status_22" BEL
        "crc_errors_status_23" BEL "crc_errors_status_24" BEL
        "crc_errors_status_25" BEL "crc_errors_status_26" BEL
        "crc_errors_status_27" BEL "crc_errors_status_28" BEL
        "crc_errors_status_29" BEL "crc_errors_status_30" BEL
        "crc_errors_status_31" BEL "writer_counter_0" BEL "writer_counter_1"
        BEL "writer_counter_2" BEL "writer_counter_3" BEL "writer_counter_4"
        BEL "writer_counter_5" BEL "writer_counter_6" BEL "writer_counter_7"
        BEL "writer_counter_8" BEL "writer_counter_9" BEL "writer_counter_10"
        BEL "writer_counter_11" BEL "writer_counter_12" BEL
        "writer_counter_13" BEL "writer_counter_14" BEL "writer_counter_15"
        BEL "writer_counter_16" BEL "writer_counter_17" BEL
        "writer_counter_18" BEL "writer_counter_19" BEL "writer_counter_20"
        BEL "writer_counter_21" BEL "writer_counter_22" BEL
        "writer_counter_23" BEL "writer_counter_24" BEL "writer_counter_25"
        BEL "writer_counter_26" BEL "writer_counter_27" BEL
        "writer_counter_28" BEL "writer_counter_29" BEL "writer_counter_30"
        BEL "writer_counter_31" BEL "netsoc_count_1" BEL "reader_fifo_level_0"
        BEL "reader_fifo_level_1" BEL "netsoc_count_0" BEL "netsoc_count_4"
        BEL "netsoc_count_2" BEL "netsoc_count_3" BEL "netsoc_count_5" BEL
        "netsoc_count_6" BEL "netsoc_count_9" BEL "netsoc_count_7" BEL
        "netsoc_count_8" BEL "netsoc_count_12" BEL "netsoc_count_10" BEL
        "netsoc_count_11" BEL "netsoc_count_15" BEL "netsoc_count_13" BEL
        "netsoc_count_14" BEL "netsoc_count_18" BEL "netsoc_count_16" BEL
        "netsoc_count_17" BEL "refresher_state_FSM_FFd1" BEL "netsoc_count_19"
        BEL "refresher_state_FSM_FFd2" BEL
        "liteethmacsramwriter_state_FSM_FFd2" BEL
        "liteethmacsramwriter_state_FSM_FFd3" BEL
        "liteethmacsramwriter_state_FSM_FFd1" BEL "cache_state_FSM_FFd1" BEL
        "cache_state_FSM_FFd3" BEL "cache_state_FSM_FFd2" BEL
        "bankmachine0_state_FSM_FFd3" BEL "bankmachine1_state_FSM_FFd3" BEL
        "bankmachine0_state_FSM_FFd2" BEL "bankmachine0_state_FSM_FFd1" BEL
        "bankmachine2_state_FSM_FFd3" BEL "bankmachine1_state_FSM_FFd2" BEL
        "bankmachine1_state_FSM_FFd1" BEL "bankmachine2_state_FSM_FFd2" BEL
        "bankmachine2_state_FSM_FFd1" BEL "bankmachine5_state_FSM_FFd1" BEL
        "bankmachine5_state_FSM_FFd3" BEL "bankmachine5_state_FSM_FFd2" BEL
        "bankmachine3_state_FSM_FFd1" BEL "bankmachine3_state_FSM_FFd3" BEL
        "bankmachine3_state_FSM_FFd2" BEL "bankmachine4_state_FSM_FFd1" BEL
        "bankmachine4_state_FSM_FFd3" BEL "bankmachine4_state_FSM_FFd2" BEL
        "bankmachine6_state_FSM_FFd3" BEL "bankmachine6_state_FSM_FFd2" BEL
        "bankmachine7_state_FSM_FFd2" BEL "bankmachine6_state_FSM_FFd1" BEL
        "bankmachine7_state_FSM_FFd3" BEL "bankmachine7_state_FSM_FFd1" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd6" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd8" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd7" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd5" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd4" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd1" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd3" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd2" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd6" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd8" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd7" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd5" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd4" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd2" BEL "sys_counter_0" BEL
        "sys_counter_1" BEL "sys_counter_2" BEL "sys_counter_3" BEL
        "sys_counter_4" BEL "sys_counter_5" BEL "sys_counter_6" BEL
        "sys_counter_7" BEL "sys_counter_8" BEL "sys_counter_9" BEL
        "sys_counter_10" BEL "sys_counter_11" BEL "sys_counter_12" BEL
        "sys_counter_13" BEL "sys_counter_14" BEL "sys_counter_15" BEL
        "sys_counter_16" BEL "sys_counter_17" BEL "sys_counter_18" BEL
        "sys_counter_19" BEL "sys_counter_20" BEL "sys_counter_21" BEL
        "sys_counter_22" BEL "sys_counter_23" BEL "inst_LPM_FF_3" BEL
        "inst_LPM_FF_2" BEL "inst_LPM_FF_1" BEL "inst_LPM_FF_0" BEL "sys_bufg"
        PIN "OSERDES2_pins<1>" PIN "OSERDES2_1_pins<1>" PIN
        "OSERDES2_2_pins<1>" PIN "OSERDES2_3_pins<1>" PIN "OSERDES2_4_pins<1>"
        PIN "OSERDES2_5_pins<1>" PIN "OSERDES2_6_pins<1>" PIN
        "OSERDES2_7_pins<1>" PIN "OSERDES2_8_pins<1>" PIN "OSERDES2_9_pins<1>"
        PIN "OSERDES2_10_pins<1>" PIN "OSERDES2_11_pins<1>" PIN
        "OSERDES2_12_pins<1>" PIN "OSERDES2_13_pins<1>" PIN
        "OSERDES2_14_pins<1>" PIN "OSERDES2_15_pins<1>" PIN
        "OSERDES2_16_pins<1>" PIN "OSERDES2_17_pins<1>" PIN "ISERDES2_pins<3>"
        PIN "ISERDES2_1_pins<3>" PIN "ISERDES2_2_pins<3>" PIN
        "ISERDES2_3_pins<3>" PIN "ISERDES2_4_pins<3>" PIN "ISERDES2_5_pins<3>"
        PIN "ISERDES2_6_pins<3>" PIN "ISERDES2_7_pins<3>" PIN
        "ISERDES2_8_pins<3>" PIN "ISERDES2_9_pins<3>" PIN
        "ISERDES2_10_pins<3>" PIN "ISERDES2_11_pins<3>" PIN
        "ISERDES2_12_pins<3>" PIN "ISERDES2_13_pins<3>" PIN
        "ISERDES2_14_pins<3>" PIN "ISERDES2_15_pins<3>" BEL
        "VexRiscv/_zz_203__2" BEL "VexRiscv/_zz_203__1" BEL
        "VexRiscv/_zz_203__0" BEL "VexRiscv/CsrPlugin_mcause_exceptionCode_3"
        BEL "VexRiscv/CsrPlugin_mcause_exceptionCode_2" BEL
        "VexRiscv/CsrPlugin_mcause_exceptionCode_1" BEL
        "VexRiscv/CsrPlugin_mcause_exceptionCode_0" BEL
        "VexRiscv/CsrPlugin_mtval_31" BEL "VexRiscv/CsrPlugin_mtval_30" BEL
        "VexRiscv/CsrPlugin_mtval_29" BEL "VexRiscv/CsrPlugin_mtval_28" BEL
        "VexRiscv/CsrPlugin_mtval_27" BEL "VexRiscv/CsrPlugin_mtval_26" BEL
        "VexRiscv/CsrPlugin_mtval_25" BEL "VexRiscv/CsrPlugin_mtval_24" BEL
        "VexRiscv/CsrPlugin_mtval_23" BEL "VexRiscv/CsrPlugin_mtval_22" BEL
        "VexRiscv/CsrPlugin_mtval_21" BEL "VexRiscv/CsrPlugin_mtval_20" BEL
        "VexRiscv/CsrPlugin_mtval_19" BEL "VexRiscv/CsrPlugin_mtval_18" BEL
        "VexRiscv/CsrPlugin_mtval_17" BEL "VexRiscv/CsrPlugin_mtval_16" BEL
        "VexRiscv/CsrPlugin_mtval_15" BEL "VexRiscv/CsrPlugin_mtval_14" BEL
        "VexRiscv/CsrPlugin_mtval_13" BEL "VexRiscv/CsrPlugin_mtval_12" BEL
        "VexRiscv/CsrPlugin_mtval_11" BEL "VexRiscv/CsrPlugin_mtval_10" BEL
        "VexRiscv/CsrPlugin_mtval_9" BEL "VexRiscv/CsrPlugin_mtval_8" BEL
        "VexRiscv/CsrPlugin_mtval_7" BEL "VexRiscv/CsrPlugin_mtval_6" BEL
        "VexRiscv/CsrPlugin_mtval_5" BEL "VexRiscv/CsrPlugin_mtval_4" BEL
        "VexRiscv/CsrPlugin_mtval_3" BEL "VexRiscv/CsrPlugin_mtval_2" BEL
        "VexRiscv/CsrPlugin_mtval_1" BEL "VexRiscv/CsrPlugin_mtval_0" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_wr" BEL
        "VexRiscv/execute_to_memory_MEMORY_STORE" BEL
        "VexRiscv/decode_to_execute_ALU_BITWISE_CTRL_0" BEL
        "VexRiscv/decode_to_execute_MEMORY_STORE" BEL
        "VexRiscv/CsrPlugin_mstatus_MIE" BEL
        "VexRiscv/CsrPlugin_mstatus_MPP_1" BEL
        "VexRiscv/CsrPlugin_mstatus_MPP_0" BEL
        "VexRiscv/CsrPlugin_mstatus_MPIE" BEL "VexRiscv/CsrPlugin_mepc_31" BEL
        "VexRiscv/CsrPlugin_mepc_30" BEL "VexRiscv/CsrPlugin_mepc_29" BEL
        "VexRiscv/CsrPlugin_mepc_28" BEL "VexRiscv/CsrPlugin_mepc_27" BEL
        "VexRiscv/CsrPlugin_mepc_26" BEL "VexRiscv/CsrPlugin_mepc_25" BEL
        "VexRiscv/CsrPlugin_mepc_24" BEL "VexRiscv/CsrPlugin_mepc_23" BEL
        "VexRiscv/CsrPlugin_mepc_22" BEL "VexRiscv/CsrPlugin_mepc_21" BEL
        "VexRiscv/CsrPlugin_mepc_20" BEL "VexRiscv/CsrPlugin_mepc_19" BEL
        "VexRiscv/CsrPlugin_mepc_18" BEL "VexRiscv/CsrPlugin_mepc_17" BEL
        "VexRiscv/CsrPlugin_mepc_16" BEL "VexRiscv/CsrPlugin_mepc_15" BEL
        "VexRiscv/CsrPlugin_mepc_14" BEL "VexRiscv/CsrPlugin_mepc_13" BEL
        "VexRiscv/CsrPlugin_mepc_12" BEL "VexRiscv/CsrPlugin_mepc_11" BEL
        "VexRiscv/CsrPlugin_mepc_10" BEL "VexRiscv/CsrPlugin_mepc_9" BEL
        "VexRiscv/CsrPlugin_mepc_8" BEL "VexRiscv/CsrPlugin_mepc_7" BEL
        "VexRiscv/CsrPlugin_mepc_6" BEL "VexRiscv/CsrPlugin_mepc_5" BEL
        "VexRiscv/CsrPlugin_mepc_4" BEL "VexRiscv/CsrPlugin_mepc_3" BEL
        "VexRiscv/CsrPlugin_mepc_2" BEL "VexRiscv/CsrPlugin_mepc_1" BEL
        "VexRiscv/CsrPlugin_mepc_0" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW_1" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW_0" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_31" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_30" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_29" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_28" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_27" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_26" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_25" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_24" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_23" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_22" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_21" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_20" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_19" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_18" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_17" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_16" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_15" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_14" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_13" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_12" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_11" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_10" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_9" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_8" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_7" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_6" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_5" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_4" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_3" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_2" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_1" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_0" BEL
        "VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW_1" BEL
        "VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW_0" BEL
        "VexRiscv/_zz_201__31" BEL "VexRiscv/_zz_201__30" BEL
        "VexRiscv/_zz_201__29" BEL "VexRiscv/_zz_201__28" BEL
        "VexRiscv/_zz_201__27" BEL "VexRiscv/_zz_201__26" BEL
        "VexRiscv/_zz_201__25" BEL "VexRiscv/_zz_201__24" BEL
        "VexRiscv/_zz_201__23" BEL "VexRiscv/_zz_201__22" BEL
        "VexRiscv/_zz_201__21" BEL "VexRiscv/_zz_201__20" BEL
        "VexRiscv/_zz_201__19" BEL "VexRiscv/_zz_201__18" BEL
        "VexRiscv/_zz_201__17" BEL "VexRiscv/_zz_201__16" BEL
        "VexRiscv/_zz_201__15" BEL "VexRiscv/_zz_201__14" BEL
        "VexRiscv/_zz_201__13" BEL "VexRiscv/_zz_201__12" BEL
        "VexRiscv/_zz_201__11" BEL "VexRiscv/_zz_201__10" BEL
        "VexRiscv/_zz_201__9" BEL "VexRiscv/_zz_201__8" BEL
        "VexRiscv/_zz_201__7" BEL "VexRiscv/_zz_201__6" BEL
        "VexRiscv/_zz_201__5" BEL "VexRiscv/_zz_201__4" BEL
        "VexRiscv/_zz_201__3" BEL "VexRiscv/_zz_201__2" BEL
        "VexRiscv/_zz_201__1" BEL "VexRiscv/_zz_201__0" BEL
        "VexRiscv/CsrPlugin_mie_MSIE" BEL "VexRiscv/CsrPlugin_mie_MTIE" BEL
        "VexRiscv/CsrPlugin_mie_MEIE" BEL "VexRiscv/CsrPlugin_mtvec_base_29"
        BEL "VexRiscv/CsrPlugin_mtvec_base_28" BEL
        "VexRiscv/CsrPlugin_mtvec_base_27" BEL
        "VexRiscv/CsrPlugin_mtvec_base_26" BEL
        "VexRiscv/CsrPlugin_mtvec_base_25" BEL
        "VexRiscv/CsrPlugin_mtvec_base_24" BEL
        "VexRiscv/CsrPlugin_mtvec_base_23" BEL
        "VexRiscv/CsrPlugin_mtvec_base_22" BEL
        "VexRiscv/CsrPlugin_mtvec_base_21" BEL
        "VexRiscv/CsrPlugin_mtvec_base_20" BEL
        "VexRiscv/CsrPlugin_mtvec_base_19" BEL
        "VexRiscv/CsrPlugin_mtvec_base_18" BEL
        "VexRiscv/CsrPlugin_mtvec_base_17" BEL
        "VexRiscv/CsrPlugin_mtvec_base_16" BEL
        "VexRiscv/CsrPlugin_mtvec_base_15" BEL
        "VexRiscv/CsrPlugin_mtvec_base_14" BEL
        "VexRiscv/CsrPlugin_mtvec_base_13" BEL
        "VexRiscv/CsrPlugin_mtvec_base_12" BEL
        "VexRiscv/CsrPlugin_mtvec_base_11" BEL
        "VexRiscv/CsrPlugin_mtvec_base_10" BEL
        "VexRiscv/CsrPlugin_mtvec_base_9" BEL
        "VexRiscv/CsrPlugin_mtvec_base_8" BEL
        "VexRiscv/CsrPlugin_mtvec_base_7" BEL
        "VexRiscv/CsrPlugin_mtvec_base_6" BEL
        "VexRiscv/CsrPlugin_mtvec_base_5" BEL
        "VexRiscv/CsrPlugin_mtvec_base_4" BEL
        "VexRiscv/CsrPlugin_mtvec_base_3" BEL
        "VexRiscv/CsrPlugin_mtvec_base_2" BEL
        "VexRiscv/CsrPlugin_mtvec_base_1" BEL
        "VexRiscv/CsrPlugin_mtvec_base_0" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_31" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_30" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_29" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_28" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_27" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_26" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_25" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_24" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_23" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_22" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_21" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_20" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_19" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_18" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_17" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_16" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_15" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_14" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_13" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_12" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_11" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_10" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_9" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_8" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_7" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_6" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_5" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_4" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_3" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_2" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_1" BEL
        "VexRiscv/decode_to_execute_RS1_31" BEL
        "VexRiscv/decode_to_execute_RS1_30" BEL
        "VexRiscv/decode_to_execute_RS1_29" BEL
        "VexRiscv/decode_to_execute_RS1_28" BEL
        "VexRiscv/decode_to_execute_RS1_27" BEL
        "VexRiscv/decode_to_execute_RS1_26" BEL
        "VexRiscv/decode_to_execute_RS1_25" BEL
        "VexRiscv/decode_to_execute_RS1_24" BEL
        "VexRiscv/decode_to_execute_RS1_23" BEL
        "VexRiscv/decode_to_execute_RS1_22" BEL
        "VexRiscv/decode_to_execute_RS1_21" BEL
        "VexRiscv/decode_to_execute_RS1_20" BEL
        "VexRiscv/decode_to_execute_RS1_19" BEL
        "VexRiscv/decode_to_execute_RS1_18" BEL
        "VexRiscv/decode_to_execute_RS1_17" BEL
        "VexRiscv/decode_to_execute_RS1_16" BEL
        "VexRiscv/decode_to_execute_RS1_15" BEL
        "VexRiscv/decode_to_execute_RS1_14" BEL
        "VexRiscv/decode_to_execute_RS1_13" BEL
        "VexRiscv/decode_to_execute_RS1_12" BEL
        "VexRiscv/decode_to_execute_RS1_11" BEL
        "VexRiscv/decode_to_execute_RS1_10" BEL
        "VexRiscv/decode_to_execute_RS1_9" BEL
        "VexRiscv/decode_to_execute_RS1_8" BEL
        "VexRiscv/decode_to_execute_RS1_7" BEL
        "VexRiscv/decode_to_execute_RS1_6" BEL
        "VexRiscv/decode_to_execute_RS1_5" BEL
        "VexRiscv/decode_to_execute_RS1_4" BEL
        "VexRiscv/decode_to_execute_RS1_3" BEL
        "VexRiscv/decode_to_execute_RS1_2" BEL
        "VexRiscv/decode_to_execute_RS1_1" BEL
        "VexRiscv/decode_to_execute_RS1_0" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_31" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_30" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_29" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_28" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_27" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_26" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_25" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_24" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_23" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_22" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_21" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_20" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_19" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_18" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_17" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_16" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_15" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_14" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_13" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_12" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_11" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_10" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_9" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_8" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_7" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_6" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_5" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_4" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_3" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_2" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_1" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_31" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_30" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_29" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_28" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_27" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_26" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_25" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_24" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_23" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_22" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_21" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_20" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_19" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_18" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_17" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_16" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_15" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_14" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_13" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_12" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_11" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_10" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_9" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_8" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_7" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_6" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_5" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_4" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_3" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_2" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_1" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_64" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_63" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_62" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_61" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_60" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_59" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_58" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_57" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_56" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_55" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_54" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_53" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_52" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_51" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_50" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_49" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_48" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_47" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_46" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_45" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_44" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_43" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_42" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_41" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_40" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_39" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_38" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_37" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_36" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_35" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_34" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_33" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_32" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_31" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_30" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_29" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_28" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_27" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_26" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_25" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_24" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_23" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_22" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_21" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_20" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_19" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_18" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_17" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_16" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_15" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_14" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_13" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_12" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_11" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_10" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_9" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_8" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_7" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_6" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_5" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_4" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_3" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_2" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_1" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_31" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_30" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_29" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_28" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_27" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_26" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_25" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_24" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_23" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_22" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_21" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_20" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_19" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_18" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_17" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_16" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_15" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_14" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_13" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_12" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_11" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_10" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_9" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_8" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_7" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_6" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_5" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_4" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_3" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_2" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_1" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_0" BEL
        "VexRiscv/execute_LightShifterPlugin_amplitudeReg_4" BEL
        "VexRiscv/execute_LightShifterPlugin_amplitudeReg_3" BEL
        "VexRiscv/execute_LightShifterPlugin_amplitudeReg_2" BEL
        "VexRiscv/execute_LightShifterPlugin_amplitudeReg_1" BEL
        "VexRiscv/execute_LightShifterPlugin_amplitudeReg_0" BEL
        "VexRiscv/decode_to_execute_RS2_31" BEL
        "VexRiscv/decode_to_execute_RS2_30" BEL
        "VexRiscv/decode_to_execute_RS2_29" BEL
        "VexRiscv/decode_to_execute_RS2_28" BEL
        "VexRiscv/decode_to_execute_RS2_27" BEL
        "VexRiscv/decode_to_execute_RS2_26" BEL
        "VexRiscv/decode_to_execute_RS2_25" BEL
        "VexRiscv/decode_to_execute_RS2_24" BEL
        "VexRiscv/decode_to_execute_RS2_23" BEL
        "VexRiscv/decode_to_execute_RS2_22" BEL
        "VexRiscv/decode_to_execute_RS2_21" BEL
        "VexRiscv/decode_to_execute_RS2_20" BEL
        "VexRiscv/decode_to_execute_RS2_19" BEL
        "VexRiscv/decode_to_execute_RS2_18" BEL
        "VexRiscv/decode_to_execute_RS2_17" BEL
        "VexRiscv/decode_to_execute_RS2_16" BEL
        "VexRiscv/decode_to_execute_RS2_15" BEL
        "VexRiscv/decode_to_execute_RS2_14" BEL
        "VexRiscv/decode_to_execute_RS2_13" BEL
        "VexRiscv/decode_to_execute_RS2_12" BEL
        "VexRiscv/decode_to_execute_RS2_11" BEL
        "VexRiscv/decode_to_execute_RS2_10" BEL
        "VexRiscv/decode_to_execute_RS2_9" BEL
        "VexRiscv/decode_to_execute_RS2_8" BEL
        "VexRiscv/decode_to_execute_RS2_7" BEL
        "VexRiscv/decode_to_execute_RS2_6" BEL
        "VexRiscv/decode_to_execute_RS2_5" BEL
        "VexRiscv/decode_to_execute_RS2_4" BEL
        "VexRiscv/decode_to_execute_RS2_3" BEL
        "VexRiscv/decode_to_execute_RS2_2" BEL
        "VexRiscv/decode_to_execute_RS2_1" BEL
        "VexRiscv/decode_to_execute_RS2_0" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory" BEL
        "VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_31" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_30" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_29" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_28" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_27" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_26" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_25" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_24" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_23" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_22" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_21" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_20" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_19" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_18" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_17" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_16" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_15" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_14" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_13" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_12" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_11" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_10" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_9" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_8" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_7" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_6" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_5" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_4" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_3" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_2" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_1" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_0" BEL
        "VexRiscv/memory_to_writeBack_PC_31" BEL
        "VexRiscv/memory_to_writeBack_PC_30" BEL
        "VexRiscv/memory_to_writeBack_PC_29" BEL
        "VexRiscv/memory_to_writeBack_PC_28" BEL
        "VexRiscv/memory_to_writeBack_PC_27" BEL
        "VexRiscv/memory_to_writeBack_PC_26" BEL
        "VexRiscv/memory_to_writeBack_PC_25" BEL
        "VexRiscv/memory_to_writeBack_PC_24" BEL
        "VexRiscv/memory_to_writeBack_PC_23" BEL
        "VexRiscv/memory_to_writeBack_PC_22" BEL
        "VexRiscv/memory_to_writeBack_PC_21" BEL
        "VexRiscv/memory_to_writeBack_PC_20" BEL
        "VexRiscv/memory_to_writeBack_PC_19" BEL
        "VexRiscv/memory_to_writeBack_PC_18" BEL
        "VexRiscv/memory_to_writeBack_PC_17" BEL
        "VexRiscv/memory_to_writeBack_PC_16" BEL
        "VexRiscv/memory_to_writeBack_PC_15" BEL
        "VexRiscv/memory_to_writeBack_PC_14" BEL
        "VexRiscv/memory_to_writeBack_PC_13" BEL
        "VexRiscv/memory_to_writeBack_PC_12" BEL
        "VexRiscv/memory_to_writeBack_PC_11" BEL
        "VexRiscv/memory_to_writeBack_PC_10" BEL
        "VexRiscv/memory_to_writeBack_PC_9" BEL
        "VexRiscv/memory_to_writeBack_PC_8" BEL
        "VexRiscv/memory_to_writeBack_PC_7" BEL
        "VexRiscv/memory_to_writeBack_PC_6" BEL
        "VexRiscv/memory_to_writeBack_PC_5" BEL
        "VexRiscv/memory_to_writeBack_PC_4" BEL
        "VexRiscv/memory_to_writeBack_PC_3" BEL
        "VexRiscv/memory_to_writeBack_PC_2" BEL
        "VexRiscv/execute_to_memory_PC_31" BEL
        "VexRiscv/execute_to_memory_PC_30" BEL
        "VexRiscv/execute_to_memory_PC_29" BEL
        "VexRiscv/execute_to_memory_PC_28" BEL
        "VexRiscv/execute_to_memory_PC_27" BEL
        "VexRiscv/execute_to_memory_PC_26" BEL
        "VexRiscv/execute_to_memory_PC_25" BEL
        "VexRiscv/execute_to_memory_PC_24" BEL
        "VexRiscv/execute_to_memory_PC_23" BEL
        "VexRiscv/execute_to_memory_PC_22" BEL
        "VexRiscv/execute_to_memory_PC_21" BEL
        "VexRiscv/execute_to_memory_PC_20" BEL
        "VexRiscv/execute_to_memory_PC_19" BEL
        "VexRiscv/execute_to_memory_PC_18" BEL
        "VexRiscv/execute_to_memory_PC_17" BEL
        "VexRiscv/execute_to_memory_PC_16" BEL
        "VexRiscv/execute_to_memory_PC_15" BEL
        "VexRiscv/execute_to_memory_PC_14" BEL
        "VexRiscv/execute_to_memory_PC_13" BEL
        "VexRiscv/execute_to_memory_PC_12" BEL
        "VexRiscv/execute_to_memory_PC_11" BEL
        "VexRiscv/execute_to_memory_PC_10" BEL
        "VexRiscv/execute_to_memory_PC_9" BEL
        "VexRiscv/execute_to_memory_PC_8" BEL
        "VexRiscv/execute_to_memory_PC_7" BEL
        "VexRiscv/execute_to_memory_PC_6" BEL
        "VexRiscv/execute_to_memory_PC_5" BEL
        "VexRiscv/execute_to_memory_PC_4" BEL
        "VexRiscv/execute_to_memory_PC_3" BEL
        "VexRiscv/execute_to_memory_PC_2" BEL
        "VexRiscv/writeBack_arbitration_isValid" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_VALID" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_ENABLE" BEL
        "VexRiscv/memory_to_writeBack_ENV_CTRL_0" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_VALID" BEL
        "VexRiscv/execute_to_memory_IS_MUL" BEL
        "VexRiscv/execute_to_memory_MEMORY_ENABLE" BEL
        "VexRiscv/execute_to_memory_ALIGNEMENT_FAULT" BEL
        "VexRiscv/execute_to_memory_BRANCH_DO" BEL
        "VexRiscv/execute_to_memory_ENV_CTRL_0" BEL
        "VexRiscv/execute_to_memory_IS_DIV" BEL
        "VexRiscv/decode_to_execute_PC_31" BEL
        "VexRiscv/decode_to_execute_PC_30" BEL
        "VexRiscv/decode_to_execute_PC_29" BEL
        "VexRiscv/decode_to_execute_PC_28" BEL
        "VexRiscv/decode_to_execute_PC_27" BEL
        "VexRiscv/decode_to_execute_PC_26" BEL
        "VexRiscv/decode_to_execute_PC_25" BEL
        "VexRiscv/decode_to_execute_PC_24" BEL
        "VexRiscv/decode_to_execute_PC_23" BEL
        "VexRiscv/decode_to_execute_PC_22" BEL
        "VexRiscv/decode_to_execute_PC_21" BEL
        "VexRiscv/decode_to_execute_PC_20" BEL
        "VexRiscv/decode_to_execute_PC_19" BEL
        "VexRiscv/decode_to_execute_PC_18" BEL
        "VexRiscv/decode_to_execute_PC_17" BEL
        "VexRiscv/decode_to_execute_PC_16" BEL
        "VexRiscv/decode_to_execute_PC_15" BEL
        "VexRiscv/decode_to_execute_PC_14" BEL
        "VexRiscv/decode_to_execute_PC_13" BEL
        "VexRiscv/decode_to_execute_PC_12" BEL
        "VexRiscv/decode_to_execute_PC_11" BEL
        "VexRiscv/decode_to_execute_PC_10" BEL
        "VexRiscv/decode_to_execute_PC_9" BEL
        "VexRiscv/decode_to_execute_PC_8" BEL
        "VexRiscv/decode_to_execute_PC_7" BEL
        "VexRiscv/decode_to_execute_PC_6" BEL
        "VexRiscv/decode_to_execute_PC_5" BEL
        "VexRiscv/decode_to_execute_PC_4" BEL
        "VexRiscv/decode_to_execute_PC_3" BEL
        "VexRiscv/decode_to_execute_PC_2" BEL
        "VexRiscv/execute_to_memory_BYPASSABLE_MEMORY_STAGE" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_5" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_4" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_3" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_2" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_1" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_5" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_4" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_3" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_2" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_1" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs1_32" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs1_31" BEL
        "VexRiscv/_zz_324__31" BEL "VexRiscv/_zz_324__30" BEL
        "VexRiscv/_zz_324__29" BEL "VexRiscv/_zz_324__28" BEL
        "VexRiscv/_zz_324__27" BEL "VexRiscv/_zz_324__26" BEL
        "VexRiscv/_zz_324__25" BEL "VexRiscv/_zz_324__24" BEL
        "VexRiscv/_zz_324__23" BEL "VexRiscv/_zz_324__22" BEL
        "VexRiscv/_zz_324__21" BEL "VexRiscv/_zz_324__20" BEL
        "VexRiscv/_zz_324__19" BEL "VexRiscv/_zz_324__18" BEL
        "VexRiscv/_zz_324__17" BEL "VexRiscv/_zz_324__16" BEL
        "VexRiscv/_zz_324__15" BEL "VexRiscv/_zz_324__14" BEL
        "VexRiscv/_zz_324__13" BEL "VexRiscv/_zz_324__12" BEL
        "VexRiscv/_zz_324__11" BEL "VexRiscv/_zz_324__10" BEL
        "VexRiscv/_zz_324__9" BEL "VexRiscv/_zz_324__8" BEL
        "VexRiscv/_zz_324__7" BEL "VexRiscv/_zz_324__6" BEL
        "VexRiscv/_zz_324__5" BEL "VexRiscv/_zz_324__4" BEL
        "VexRiscv/_zz_324__3" BEL "VexRiscv/_zz_324__2" BEL
        "VexRiscv/_zz_324__1" BEL "VexRiscv/_zz_163__4" BEL
        "VexRiscv/_zz_163__3" BEL "VexRiscv/_zz_163__2" BEL
        "VexRiscv/_zz_163__1" BEL "VexRiscv/_zz_163__0" BEL
        "VexRiscv/_zz_117__31" BEL "VexRiscv/_zz_117__30" BEL
        "VexRiscv/_zz_117__29" BEL "VexRiscv/_zz_117__28" BEL
        "VexRiscv/_zz_117__27" BEL "VexRiscv/_zz_117__26" BEL
        "VexRiscv/_zz_117__25" BEL "VexRiscv/_zz_117__24" BEL
        "VexRiscv/_zz_117__23" BEL "VexRiscv/_zz_117__22" BEL
        "VexRiscv/_zz_117__21" BEL "VexRiscv/_zz_117__20" BEL
        "VexRiscv/_zz_117__19" BEL "VexRiscv/_zz_117__18" BEL
        "VexRiscv/_zz_117__17" BEL "VexRiscv/_zz_117__16" BEL
        "VexRiscv/_zz_117__15" BEL "VexRiscv/_zz_117__14" BEL
        "VexRiscv/_zz_117__13" BEL "VexRiscv/_zz_117__12" BEL
        "VexRiscv/_zz_117__11" BEL "VexRiscv/_zz_117__10" BEL
        "VexRiscv/_zz_117__9" BEL "VexRiscv/_zz_117__8" BEL
        "VexRiscv/_zz_117__7" BEL "VexRiscv/_zz_117__6" BEL
        "VexRiscv/_zz_117__5" BEL "VexRiscv/_zz_117__4" BEL
        "VexRiscv/_zz_117__3" BEL "VexRiscv/_zz_117__2" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_31" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_30" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_29" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_28" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_27" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_26" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_25" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_24" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_23" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_22" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_21" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_20" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_19" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_18" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_17" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_16" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_15" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_14" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_13" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_12" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_11" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_10" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_9" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_8" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_7" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_6" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_5" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_4" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_3" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_2" BEL
        "VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_29" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_28" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_14" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_13" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_12" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_11" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_10" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_9" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_8" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_7" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_size_1" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_size_0" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_29" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_28" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_14" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_13" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_12" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_11" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_10" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_9" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_8" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_7" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_ready" BEL
        "VexRiscv/CsrPlugin_hadException" BEL
        "VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_4" BEL
        "VexRiscv/_zz_108_" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_31" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_30" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_29" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_28" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_27" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_26" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_25" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_24" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_23" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_22" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_21" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_20" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_19" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_18" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_17" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_16" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_15" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_14" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_13" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_12" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_11" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_10" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_9" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_8" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_7" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_6" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_5" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_4" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_3" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_2" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_1" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_0" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_31" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_30" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_29" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_28" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_27" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_26" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_25" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_24" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_23" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_22" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_21" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_20" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_19" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_18" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_17" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_16" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_15" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_14" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_13" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_12" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_11" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_10" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_9" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_8" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_7" BEL
        "VexRiscv/decode_to_execute_IS_RS1_SIGNED" BEL
        "VexRiscv/decode_to_execute_SHIFT_CTRL_1" BEL
        "VexRiscv/decode_to_execute_SHIFT_CTRL_0" BEL
        "VexRiscv/decode_to_execute_IS_MUL" BEL
        "VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE" BEL
        "VexRiscv/decode_to_execute_SRC1_CTRL_1" BEL
        "VexRiscv/decode_to_execute_SRC1_CTRL_0" BEL
        "VexRiscv/decode_to_execute_CSR_WRITE_OPCODE" BEL
        "VexRiscv/decode_to_execute_ALU_CTRL_1" BEL
        "VexRiscv/decode_to_execute_ALU_CTRL_0" BEL
        "VexRiscv/decode_to_execute_MEMORY_ENABLE" BEL
        "VexRiscv/decode_to_execute_IS_RS2_SIGNED" BEL
        "VexRiscv/decode_to_execute_SRC_USE_SUB_LESS" BEL
        "VexRiscv/decode_to_execute_SRC2_CTRL_1" BEL
        "VexRiscv/decode_to_execute_SRC2_CTRL_0" BEL
        "VexRiscv/decode_to_execute_ENV_CTRL_0" BEL
        "VexRiscv/decode_to_execute_IS_DIV" BEL
        "VexRiscv/decode_to_execute_IS_CSR" BEL
        "VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE" BEL
        "VexRiscv/decode_to_execute_SRC2_FORCE_ZERO" BEL
        "VexRiscv/decode_to_execute_BRANCH_CTRL_1" BEL
        "VexRiscv/decode_to_execute_BRANCH_CTRL_0" BEL
        "VexRiscv/decode_to_execute_SRC_LESS_UNSIGNED" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_needRevert" BEL
        "VexRiscv/CsrPlugin_mcause_interrupt" BEL "VexRiscv/_zz_164__31" BEL
        "VexRiscv/_zz_164__30" BEL "VexRiscv/_zz_164__29" BEL
        "VexRiscv/_zz_164__28" BEL "VexRiscv/_zz_164__27" BEL
        "VexRiscv/_zz_164__26" BEL "VexRiscv/_zz_164__25" BEL
        "VexRiscv/_zz_164__24" BEL "VexRiscv/_zz_164__23" BEL
        "VexRiscv/_zz_164__22" BEL "VexRiscv/_zz_164__21" BEL
        "VexRiscv/_zz_164__20" BEL "VexRiscv/_zz_164__19" BEL
        "VexRiscv/_zz_164__18" BEL "VexRiscv/_zz_164__17" BEL
        "VexRiscv/_zz_164__16" BEL "VexRiscv/_zz_164__15" BEL
        "VexRiscv/_zz_164__14" BEL "VexRiscv/_zz_164__13" BEL
        "VexRiscv/_zz_164__12" BEL "VexRiscv/_zz_164__11" BEL
        "VexRiscv/_zz_164__10" BEL "VexRiscv/_zz_164__9" BEL
        "VexRiscv/_zz_164__8" BEL "VexRiscv/_zz_164__7" BEL
        "VexRiscv/_zz_164__6" BEL "VexRiscv/_zz_164__5" BEL
        "VexRiscv/_zz_164__4" BEL "VexRiscv/_zz_164__3" BEL
        "VexRiscv/_zz_164__2" BEL "VexRiscv/_zz_164__1" BEL
        "VexRiscv/_zz_164__0" BEL "VexRiscv/_zz_150_" BEL
        "VexRiscv/externalInterruptArray_regNext_2" BEL
        "VexRiscv/externalInterruptArray_regNext_1" BEL
        "VexRiscv/externalInterruptArray_regNext_0" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_31" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_30" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_29" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_28" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_27" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_26" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_25" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_24" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_23" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_22" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_21" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_20" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_19" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_18" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_17" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_16" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_15" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_14" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_13" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_12" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_11" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_10" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_9" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_8" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_7" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_6" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_5" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_4" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_3" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_2" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_1" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_0" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_6" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_5" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_4" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_3" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_2" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_1" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_0" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex_2" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex_1" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex_0" BEL
        "VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_31" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_30" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_29" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_28" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_27" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_26" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_25" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_24" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_23" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_22" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_21" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_20" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_19" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_18" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_17" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_16" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_15" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_14" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_13" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_12" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_11" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_10" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_9" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_8" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_7" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_6" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_5" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_4" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_3" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_2" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_1" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_0" BEL
        "VexRiscv/IBusCachedPlugin_cache/_zz_3_" BEL
        "VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_31" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_30" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_29" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_28" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_27" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_26" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_25" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_24" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_23" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_22" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_21" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_20" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_19" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_18" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_17" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_16" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_15" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_14" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_13" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_12" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_11" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_10" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_9" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_8" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_7" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_6" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_5" BEL
        "netsoc_uart_phy_rx_busy" BEL "netsoc_sdram_cmd_payload_ras" BEL
        "netsoc_uart_phy_tx_busy" BEL "netsoc_uart_tx_pending" BEL
        "netsoc_uart_rx_fifo_readable" BEL "netsoc_uart_rx_pending" BEL
        "netsoc_timer0_zero_pending" BEL "spiflash_dq_oe" BEL
        "netsoc_sdram_bankmachine0_row_opened" BEL "spiflash_cs_n" BEL
        "spiflash_bus_ack" BEL "netsoc_sdram_bankmachine0_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine1_row_opened" BEL
        "netsoc_sdram_bankmachine2_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine1_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine2_row_opened" BEL
        "netsoc_sdram_bankmachine4_row_opened" BEL
        "netsoc_sdram_bankmachine3_row_opened" BEL
        "netsoc_sdram_bankmachine3_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine5_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine4_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine5_row_opened" BEL
        "netsoc_sdram_bankmachine6_row_opened" BEL
        "netsoc_sdram_bankmachine6_twtpcon_ready" BEL
        "netsoc_sdram_twtrcon_ready" BEL
        "netsoc_sdram_bankmachine7_row_opened" BEL
        "netsoc_sdram_bankmachine7_twtpcon_ready" BEL "netsoc_grant" BEL
        "netsoc_uart_tx_fifo_readable" BEL "reader_done_pending" BEL
        "serial_tx" BEL "netsoc_sdram_time1_0" BEL "netsoc_sdram_time1_1" BEL
        "netsoc_sdram_time1_2" BEL "netsoc_sdram_time1_3" BEL
        "netsoc_sdram_time0_0" BEL "netsoc_sdram_time0_1" BEL
        "netsoc_sdram_time0_2" BEL "netsoc_sdram_time0_3" BEL
        "netsoc_sdram_time0_4" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_2" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_1" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_done" BEL
        "VexRiscv/CsrPlugin_interrupt_valid" BEL
        "VexRiscv/IBusCachedPlugin_injector_decodeRemoved" BEL
        "VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_valid" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending" BEL
        "spiflash_clk" BEL "netsoc_bus_wishbone_ack" BEL
        "reader_slot_storage_full" BEL "writer_storage_full" BEL
        "reset_storage_full" BEL "reader_eventmanager_storage_full" BEL
        "spiflash_bitbang_en_storage_full" BEL "netsoc_timer0_en_storage_full"
        BEL "netsoc_timer0_eventmanager_storage_full" BEL "mode0" BEL
        "reader_fifo_consume" BEL "writer_fifo_consume" BEL
        "writer_fifo_produce" BEL "reader_fifo_produce" BEL "writer_slot" BEL
        "VexRiscv/memory_arbitration_isValid" BEL
        "VexRiscv/execute_arbitration_isValid" BEL
        "VexRiscv/execute_LightShifterPlugin_isActive" BEL
        "netsoc_sram_bus_ack" BEL "slave_sel_r_1" BEL "sram0_bus_ack1" BEL
        "sram1_bus_ack1" BEL "netsoc_interface_we" BEL
        "liteethphygmiimii_state_FSM_FFd1" BEL "VexRiscv/CsrPlugin_mip_MSIP"
        BEL "VexRiscv/CsrPlugin_mip_MEIP" BEL
        "VexRiscv/CsrPlugin_interrupt_code_3" BEL "VexRiscv/_zz_204_" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack"
        BEL "VexRiscv/_zz_162_" BEL
        "VexRiscv/decode_to_execute_REGFILE_WRITE_VALID" BEL
        "VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2" BEL
        "VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1" BEL
        "VexRiscv/_zz_116_" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_2" BEL
        "ddrphy_record2_wrdata_mask_0_BRB0" BEL
        "ddrphy_record2_wrdata_mask_0_BRB1" BEL
        "ddrphy_record2_wrdata_mask_0_BRB2" BEL
        "litedramwishbone2native_state_FSM_FFd1_BRB0" BEL
        "litedramwishbone2native_state_FSM_FFd1_BRB2" BEL
        "litedramwishbone2native_state_FSM_FFd1_BRB3" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB2"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB4"
        BEL "ddrphy_rddata_sr_4_BRB2" BEL "new_master_wdata_ready_BRB0" BEL
        "new_master_wdata_ready_BRB1" BEL "new_master_wdata_ready_BRB2" BEL
        "new_master_wdata_ready_BRB3" BEL "new_master_wdata_ready_BRB4" BEL
        "new_master_wdata_ready_BRB5" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_3_BRB0" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_3_BRB1" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_3_BRB2" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_3_BRB3" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_3_BRB4" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_3_BRB5" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_4_BRB0" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_4_BRB1" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_4_BRB3" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_4_BRB4" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_4_BRB5" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_5_BRB1" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_5_BRB2" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_5_BRB3" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_5_BRB4" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_5_BRB5" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd3_BRB0" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd3_BRB1" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd3_BRB2" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd3_BRB3" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd3_BRB4" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd3_BRB5" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd1_BRB0" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd1_BRB1" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd1_BRB2" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd1_BRB5" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB2"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB5"
        BEL "ddrphy_rddata_sr_3_BRB0" BEL "new_master_rdata_valid0_BRB25" BEL
        "new_master_rdata_valid0_BRB30" BEL "new_master_rdata_valid0_BRB35"
        BEL "ddrphy_rddata_sr_2_BRB0" BEL "ddrphy_rddata_sr_4_BRB5" BEL
        "netsoc_sdram_dfi_p0_rddata_en_BRB0" BEL
        "netsoc_sdram_dfi_p0_rddata_en_BRB3" BEL "ddrphy_rddata_sr_1_BRB0" BEL
        "ddrphy_rddata_sr_1_BRB1" BEL "ddrphy_rddata_sr_1_BRB5" BEL
        "ddrphy_rddata_sr_3_BRB5" BEL "new_master_rdata_valid0_BRB27" BEL
        "new_master_rdata_valid0_BRB36" BEL "ddrphy_rddata_sr_2_BRB6" BEL
        "ddrphy_rddata_sr_2_BRB7" BEL "new_master_rdata_valid4_BRB0" BEL
        "new_master_rdata_valid4_BRB1" BEL "new_master_rdata_valid4_BRB2" BEL
        "new_master_rdata_valid4_BRB3" BEL "new_master_rdata_valid4_BRB4" BEL
        "new_master_rdata_valid4_BRB5" BEL "ddrphy_rddata_sr_2_BRB5" BEL
        "ddrphy_rddata_sr_3_BRB13" BEL "new_master_rdata_valid3_BRB1" BEL
        "new_master_rdata_valid3_BRB14" BEL "new_master_rdata_valid3_BRB16"
        BEL "new_master_rdata_valid3_BRB2" BEL "new_master_rdata_valid3_BRB3"
        BEL "new_master_rdata_valid3_BRB4" BEL "new_master_rdata_valid3_BRB30"
        BEL "ddrphy_rddata_sr_4_BRB15" BEL "ddrphy_rddata_sr_4_BRB18" BEL
        "new_master_rdata_valid2_BRB21" BEL "new_master_rdata_valid2_BRB26"
        BEL "new_master_rdata_valid2_BRB3" BEL "new_master_rdata_valid2_BRB4"
        BEL "netsoc_sdram_dfi_p0_rddata_en_BRB1" BEL
        "netsoc_sdram_dfi_p0_rddata_en_BRB12" BEL
        "netsoc_sdram_dfi_p0_rddata_en_BRB14" BEL
        "netsoc_sdram_dfi_p0_rddata_en_BRB7" BEL
        "netsoc_sdram_dfi_p0_rddata_en_BRB17" BEL
        "netsoc_sdram_dfi_p0_rddata_en_BRB19" BEL
        "netsoc_sdram_dfi_p0_rddata_en_BRB20" BEL "VexRiscv/_zz_114_" BEL
        "FDPE" BEL "FDPE_1" BEL "FDPE_2" BEL "FDPE_3" BEL
        "Mmux_netsoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2363_OUT121_FRB"
        BEL
        "Mmux_GND_1_o_netsoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2354_OUT7111131_FRB"
        BEL
        "Mmux_GND_1_o_netsoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2354_OUT7111141_FRB"
        BEL
        "Mmux_GND_1_o_netsoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2354_OUT621113111_FRB"
        BEL
        "Mmux_GND_1_o_netsoc_csrbankarray_interface1_bank_bus_adr[4]_mux_2347_OUT4141_FRB"
        BEL "bankmachine0_state_FSM_FFd1-In11_FRB" BEL "storage_full_2" PIN
        "Mram_mem_grain01_pins<20>" PIN "Mram_mem_grain01_pins<21>" PIN
        "Mram_mem_grain31_pins<20>" PIN "Mram_mem_grain31_pins<21>" PIN
        "Mram_mem_grain11_pins<20>" PIN "Mram_mem_grain11_pins<21>" PIN
        "Mram_mem_grain21_pins<20>" PIN "Mram_mem_grain21_pins<21>" PIN
        "Mram_mem_grain0_11_pins<20>" PIN "Mram_mem_grain0_11_pins<21>" PIN
        "Mram_mem_grain1_11_pins<20>" PIN "Mram_mem_grain1_11_pins<21>" PIN
        "Mram_mem_grain2_11_pins<20>" PIN "Mram_mem_grain2_11_pins<21>" PIN
        "Mram_mem_grain3_11_pins<20>" PIN "Mram_mem_grain3_11_pins<21>" PIN
        "Mram_mem_4_pins<18>" PIN "Mram_mem_4_pins<19>" PIN
        "Mram_mem_3_pins<18>" PIN "Mram_mem_3_pins<19>" PIN
        "Mram_storage_125_pins<20>" PIN "Mram_mem_13_pins<9>" PIN
        "Mram_mem_11_pins<9>" PIN "Mram_mem_12_pins<9>" PIN
        "Mram_mem_14_pins<9>" PIN "Mram_mem_15_pins<9>" PIN
        "Mram_mem_16_pins<9>" PIN "Mram_mem_17_pins<9>" PIN
        "Mram_mem_110_pins<9>" PIN "Mram_mem_18_pins<9>" PIN
        "Mram_mem_19_pins<9>" PIN "Mram_mem_111_pins<9>" PIN
        "Mram_mem_112_pins<9>" PIN "Mram_mem_113_pins<9>" PIN
        "Mram_mem_114_pins<9>" PIN "Mram_mem_115_pins<9>" PIN
        "Mram_mem_116_pins<9>" PIN "Mram_tag_mem1_pins<10>" PIN
        "Mram_data_mem1_pins<9>" PIN "Mram_data_mem4_pins<9>" PIN
        "Mram_data_mem2_pins<9>" PIN "Mram_data_mem3_pins<9>" PIN
        "Mram_storage_131_pins<17>" PIN "Mram_storage_132_pins<21>" PIN
        "Mram_storage_124_pins<16>" PIN "Mram_tag_mem2_pins<11>" PIN
        "VexRiscv/Mram_RegFilePlugin_regFile1_pins<16>" PIN
        "VexRiscv/Mram_RegFilePlugin_regFile1_pins<17>" PIN
        "VexRiscv/Mram_RegFilePlugin_regFile_pins<16>" PIN
        "VexRiscv/Mram_RegFilePlugin_regFile_pins<17>" PIN
        "VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_pins<16>" PIN
        "VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_pins<17>" PIN
        "VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_pins<18>" PIN
        "VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_pins<19>" PIN
        "Mram_mem32_pins<14>" PIN "Mram_mem31_pins<14>" PIN
        "Mram_mem30_pins<14>" PIN "Mram_mem29_pins<14>" PIN
        "Mram_mem28_pins<14>" PIN "Mram_mem27_pins<14>" PIN
        "Mram_mem26_pins<14>" PIN "Mram_mem25_pins<14>" PIN
        "Mram_mem24_pins<14>" PIN "Mram_mem23_pins<14>" PIN
        "Mram_mem22_pins<14>" PIN "Mram_mem21_pins<14>" PIN
        "Mram_mem20_pins<14>" PIN "Mram_mem19_pins<14>" PIN
        "Mram_mem18_pins<14>" PIN "Mram_mem17_pins<14>" PIN
        "Mram_mem16_pins<14>" PIN "Mram_mem15_pins<14>" PIN
        "Mram_mem14_pins<14>" PIN "Mram_mem13_pins<14>" PIN
        "Mram_mem12_pins<14>" PIN "Mram_mem11_pins<14>" PIN
        "Mram_mem10_pins<14>" PIN "Mram_mem9_pins<14>" PIN
        "Mram_mem8_pins<14>" PIN "Mram_mem7_pins<14>" PIN "Mram_mem6_pins<14>"
        PIN "Mram_mem5_pins<14>" PIN "Mram_mem4_pins<14>" PIN
        "Mram_mem3_pins<14>" PIN "Mram_mem2_pins<14>" PIN "Mram_mem1_pins<14>"
        BEL "Mshreg_ddrphy_rddata_sr_1_BRB3" BEL "ddrphy_rddata_sr_1_BRB3" BEL
        "Mshreg_ddrphy_rddata_sr_1_BRB2" BEL "ddrphy_rddata_sr_1_BRB2" BEL
        "Mshreg_ddrphy_rddata_sr_1_BRB4" BEL "ddrphy_rddata_sr_1_BRB4" BEL
        "Mshreg_ddrphy_rddata_sr_2_BRB8" BEL "ddrphy_rddata_sr_2_BRB8" BEL
        "Mshreg_ddrphy_rddata_sr_2_BRB9" BEL "ddrphy_rddata_sr_2_BRB9" BEL
        "Mshreg_ddrphy_rddata_sr_2_BRB10" BEL "ddrphy_rddata_sr_2_BRB10" BEL
        "Mshreg_ddrphy_rddata_sr_2_BRB11" BEL "ddrphy_rddata_sr_2_BRB11" BEL
        "Mshreg_ddrphy_rddata_sr_2_BRB12" BEL "ddrphy_rddata_sr_2_BRB12" BEL
        "Mshreg_new_master_rdata_valid3_BRB6" BEL
        "new_master_rdata_valid3_BRB61" BEL
        "Mshreg_new_master_rdata_valid2_BRB14" BEL
        "new_master_rdata_valid2_BRB14" BEL
        "Mshreg_new_master_rdata_valid2_BRB16" BEL
        "new_master_rdata_valid2_BRB16" BEL
        "Mshreg_new_master_rdata_valid3_BRB7" BEL
        "new_master_rdata_valid3_BRB7" BEL "Mshreg_ddrphy_rddata_sr_3_BRB1"
        BEL "ddrphy_rddata_sr_3_BRB1" BEL "Mshreg_ddrphy_rddata_sr_3_BRB14"
        BEL "ddrphy_rddata_sr_3_BRB14" BEL "Mshreg_ddrphy_rddata_sr_3_BRB15"
        BEL "ddrphy_rddata_sr_3_BRB15" BEL "Mshreg_ddrphy_rddata_sr_3_BRB17"
        BEL "ddrphy_rddata_sr_3_BRB17" BEL "Mshreg_ddrphy_rddata_sr_3_BRB6"
        BEL "ddrphy_rddata_sr_3_BRB6" BEL
        "Mshreg_new_master_rdata_valid3_BRB9" BEL
        "new_master_rdata_valid3_BRB91" BEL
        "Mshreg_new_master_rdata_valid3_BRB0" BEL
        "new_master_rdata_valid3_BRB01" BEL
        "Mshreg_new_master_rdata_valid3_BRB8" BEL
        "new_master_rdata_valid3_BRB81" BEL
        "Mshreg_new_master_rdata_valid3_BRB10" BEL
        "new_master_rdata_valid3_BRB10" BEL
        "Mshreg_new_master_rdata_valid3_BRB11" BEL
        "new_master_rdata_valid3_BRB11" BEL
        "Mshreg_new_master_rdata_valid3_BRB12" BEL
        "new_master_rdata_valid3_BRB12" BEL
        "Mshreg_new_master_rdata_valid3_BRB13" BEL
        "new_master_rdata_valid3_BRB13" BEL
        "Mshreg_new_master_rdata_valid3_BRB15" BEL
        "new_master_rdata_valid3_BRB15" BEL
        "Mshreg_new_master_rdata_valid3_BRB17" BEL
        "new_master_rdata_valid3_BRB17" BEL
        "Mshreg_new_master_rdata_valid3_BRB18" BEL
        "new_master_rdata_valid3_BRB18" BEL
        "Mshreg_new_master_rdata_valid3_BRB20" BEL
        "new_master_rdata_valid3_BRB20" BEL
        "Mshreg_new_master_rdata_valid3_BRB22" BEL
        "new_master_rdata_valid3_BRB22" BEL
        "Mshreg_new_master_rdata_valid3_BRB23" BEL
        "new_master_rdata_valid3_BRB23" BEL
        "Mshreg_new_master_rdata_valid3_BRB25" BEL
        "new_master_rdata_valid3_BRB25" BEL
        "Mshreg_new_master_rdata_valid3_BRB27" BEL
        "new_master_rdata_valid3_BRB27" BEL
        "Mshreg_new_master_rdata_valid1_BRB21" BEL
        "new_master_rdata_valid1_BRB21" BEL
        "Mshreg_new_master_rdata_valid1_BRB26" BEL
        "new_master_rdata_valid1_BRB26" BEL
        "Mshreg_new_master_rdata_valid3_BRB32" BEL
        "new_master_rdata_valid3_BRB32" BEL
        "Mshreg_new_master_rdata_valid3_BRB28" BEL
        "new_master_rdata_valid3_BRB28" BEL
        "Mshreg_new_master_rdata_valid3_BRB31" BEL
        "new_master_rdata_valid3_BRB31" BEL
        "Mshreg_new_master_rdata_valid3_BRB33" BEL
        "new_master_rdata_valid3_BRB33" BEL "Mshreg_ddrphy_rddata_sr_4_BRB6"
        BEL "ddrphy_rddata_sr_4_BRB6" BEL "Mshreg_ddrphy_rddata_sr_4_BRB13"
        BEL "ddrphy_rddata_sr_4_BRB13" BEL "Mshreg_ddrphy_rddata_sr_4_BRB16"
        BEL "ddrphy_rddata_sr_4_BRB16" BEL "Mshreg_ddrphy_rddata_sr_4_BRB17"
        BEL "ddrphy_rddata_sr_4_BRB17" BEL
        "Mshreg_new_master_rdata_valid2_BRB5" BEL
        "new_master_rdata_valid2_BRB5" BEL
        "Mshreg_new_master_rdata_valid2_BRB19" BEL
        "new_master_rdata_valid2_BRB19" BEL
        "Mshreg_new_master_rdata_valid2_BRB24" BEL
        "new_master_rdata_valid2_BRB24" BEL
        "Mshreg_new_master_rdata_valid2_BRB29" BEL
        "new_master_rdata_valid2_BRB29" BEL
        "Mshreg_new_master_rdata_valid2_BRB1" BEL
        "new_master_rdata_valid2_BRB1" BEL
        "Mshreg_new_master_rdata_valid2_BRB34" BEL
        "new_master_rdata_valid2_BRB34" BEL
        "Mshreg_new_master_rdata_valid2_BRB36" BEL
        "new_master_rdata_valid2_BRB36" BEL
        "Mshreg_new_master_rdata_valid2_BRB38" BEL
        "new_master_rdata_valid2_BRB38" BEL
        "Mshreg_new_master_rdata_valid2_BRB2" BEL
        "new_master_rdata_valid2_BRB2" BEL
        "Mshreg_new_master_rdata_valid2_BRB43" BEL
        "new_master_rdata_valid2_BRB43" BEL
        "Mshreg_new_master_rdata_valid2_BRB39" BEL
        "new_master_rdata_valid2_BRB39" BEL
        "Mshreg_new_master_rdata_valid2_BRB41" BEL
        "new_master_rdata_valid2_BRB41" BEL
        "Mshreg_new_master_rdata_valid2_BRB44" BEL
        "new_master_rdata_valid2_BRB44" BEL
        "Mshreg_new_master_rdata_valid2_BRB46" BEL
        "new_master_rdata_valid2_BRB46" BEL
        "Mshreg_new_master_rdata_valid2_BRB47" BEL
        "new_master_rdata_valid2_BRB47" BEL
        "Mshreg_new_master_rdata_valid2_BRB49" BEL
        "new_master_rdata_valid2_BRB49" BEL
        "Mshreg_new_master_rdata_valid2_BRB51" BEL
        "new_master_rdata_valid2_BRB51" BEL
        "Mshreg_new_master_rdata_valid2_BRB53" BEL
        "new_master_rdata_valid2_BRB53" BEL
        "Mshreg_new_master_rdata_valid1_BRB30" BEL
        "new_master_rdata_valid1_BRB30" BEL
        "Mshreg_new_master_rdata_valid1_BRB35" BEL
        "new_master_rdata_valid1_BRB35" BEL
        "Mshreg_new_master_rdata_valid1_BRB40" BEL
        "new_master_rdata_valid1_BRB40" BEL
        "Mshreg_new_master_rdata_valid1_BRB45" BEL
        "new_master_rdata_valid1_BRB45" BEL
        "Mshreg_new_master_rdata_valid1_BRB3" BEL
        "new_master_rdata_valid1_BRB3" BEL
        "Mshreg_new_master_rdata_valid1_BRB48" BEL
        "new_master_rdata_valid1_BRB48" BEL
        "Mshreg_new_master_rdata_valid1_BRB52" BEL
        "new_master_rdata_valid1_BRB52" BEL
        "Mshreg_new_master_rdata_valid1_BRB55" BEL
        "new_master_rdata_valid1_BRB55" BEL "sys_rst_shift1" BEL
        "sys_rst_shift2" BEL "sys_rst_shift3" BEL
        "new_master_rdata_valid3_BRB6" BEL "new_master_rdata_valid3_BRB9" BEL
        "sys_rst_shift11" BEL "sys_rst_shift21" BEL "sys_rst_shift31" BEL
        "new_master_rdata_valid3_BRB0" BEL "new_master_rdata_valid3_BRB8" BEL
        "Mram_storage_17/SP" BEL "Mram_storage_17/DP" BEL "Mram_storage_11/SP"
        BEL "Mram_storage_11/DP" BEL "Mram_storage_16/SP" BEL
        "Mram_storage_16/DP" BEL "Mram_storage_110/SP" BEL
        "Mram_storage_110/DP" BEL "Mram_storage_18/SP" BEL
        "Mram_storage_18/DP" BEL "Mram_storage_19/SP" BEL "Mram_storage_19/DP"
        BEL "Mram_storage_120/SP" BEL "Mram_storage_120/DP" BEL
        "Mram_storage_121/SP" BEL "Mram_storage_121/DP" BEL
        "Mram_storage_23/SP" BEL "Mram_storage_23/DP" BEL "Mram_storage_21/SP"
        BEL "Mram_storage_21/DP" BEL "Mram_storage_22/SP" BEL
        "Mram_storage_22/DP" BEL "Mram_storage_24/SP" BEL "Mram_storage_24/DP"
        BEL "Mram_storage_25/SP" BEL "Mram_storage_25/DP" BEL
        "Mram_storage_26/SP" BEL "Mram_storage_26/DP" BEL "Mram_storage_27/SP"
        BEL "Mram_storage_27/DP" BEL "Mram_storage_28/SP" BEL
        "Mram_storage_28/DP" BEL "Mram_storage_101/DP" BEL
        "Mram_storage_101/SP" BEL "Mram_storage_1010/DP" BEL
        "Mram_storage_1010/SP" BEL "Mram_storage_1011/DP" BEL
        "Mram_storage_1011/SP" BEL "Mram_storage_1012/DP" BEL
        "Mram_storage_1012/SP" BEL "Mram_storage_1013/DP" BEL
        "Mram_storage_1013/SP" BEL "Mram_storage_1014/DP" BEL
        "Mram_storage_1014/SP" BEL "Mram_storage_1015/DP" BEL
        "Mram_storage_1015/SP" BEL "Mram_storage_1016/DP" BEL
        "Mram_storage_1016/SP" BEL "Mram_storage_1017/DP" BEL
        "Mram_storage_1017/SP" BEL "Mram_storage_1018/DP" BEL
        "Mram_storage_1018/SP" BEL "Mram_storage_1019/DP" BEL
        "Mram_storage_1019/SP" BEL "Mram_storage_102/DP" BEL
        "Mram_storage_102/SP" BEL "Mram_storage_1020/DP" BEL
        "Mram_storage_1020/SP" BEL "Mram_storage_1021/DP" BEL
        "Mram_storage_1021/SP" BEL "Mram_storage_1022/DP" BEL
        "Mram_storage_1022/SP" BEL "Mram_storage_103/DP" BEL
        "Mram_storage_103/SP" BEL "Mram_storage_104/DP" BEL
        "Mram_storage_104/SP" BEL "Mram_storage_105/DP" BEL
        "Mram_storage_105/SP" BEL "Mram_storage_106/DP" BEL
        "Mram_storage_106/SP" BEL "Mram_storage_107/DP" BEL
        "Mram_storage_107/SP" BEL "Mram_storage_108/DP" BEL
        "Mram_storage_108/SP" BEL "Mram_storage_109/DP" BEL
        "Mram_storage_109/SP" BEL "Mram_storage_141/DP" BEL
        "Mram_storage_141/SP" BEL "Mram_storage_1410/DP" BEL
        "Mram_storage_1410/SP" BEL "Mram_storage_1411/DP" BEL
        "Mram_storage_1411/SP" BEL "Mram_storage_1412/DP" BEL
        "Mram_storage_1412/SP" BEL "Mram_storage_1413/DP" BEL
        "Mram_storage_1413/SP" BEL "Mram_storage_1414/DP" BEL
        "Mram_storage_1414/SP" BEL "Mram_storage_1415/DP" BEL
        "Mram_storage_1415/SP" BEL "Mram_storage_1416/DP" BEL
        "Mram_storage_1416/SP" BEL "Mram_storage_1417/DP" BEL
        "Mram_storage_1417/SP" BEL "Mram_storage_1418/DP" BEL
        "Mram_storage_1418/SP" BEL "Mram_storage_1419/DP" BEL
        "Mram_storage_1419/SP" BEL "Mram_storage_142/DP" BEL
        "Mram_storage_142/SP" BEL "Mram_storage_1420/DP" BEL
        "Mram_storage_1420/SP" BEL "Mram_storage_1421/DP" BEL
        "Mram_storage_1421/SP" BEL "Mram_storage_1422/DP" BEL
        "Mram_storage_1422/SP" BEL "Mram_storage_1423/DP" BEL
        "Mram_storage_1423/SP" BEL "Mram_storage_1424/DP" BEL
        "Mram_storage_1424/SP" BEL "Mram_storage_1425/DP" BEL
        "Mram_storage_1425/SP" BEL "Mram_storage_1426/DP" BEL
        "Mram_storage_1426/SP" BEL "Mram_storage_1427/DP" BEL
        "Mram_storage_1427/SP" BEL "Mram_storage_1428/DP" BEL
        "Mram_storage_1428/SP" BEL "Mram_storage_1429/DP" BEL
        "Mram_storage_1429/SP" BEL "Mram_storage_143/DP" BEL
        "Mram_storage_143/SP" BEL "Mram_storage_1430/DP" BEL
        "Mram_storage_1430/SP" BEL "Mram_storage_1431/DP" BEL
        "Mram_storage_1431/SP" BEL "Mram_storage_1432/DP" BEL
        "Mram_storage_1432/SP" BEL "Mram_storage_1433/DP" BEL
        "Mram_storage_1433/SP" BEL "Mram_storage_144/DP" BEL
        "Mram_storage_144/SP" BEL "Mram_storage_145/DP" BEL
        "Mram_storage_145/SP" BEL "Mram_storage_146/DP" BEL
        "Mram_storage_146/SP" BEL "Mram_storage_147/DP" BEL
        "Mram_storage_147/SP" BEL "Mram_storage_148/DP" BEL
        "Mram_storage_148/SP" BEL "Mram_storage_149/DP" BEL
        "Mram_storage_149/SP" BEL "Mram_storage_151/DP" BEL
        "Mram_storage_151/SP" BEL "Mram_storage_1510/DP" BEL
        "Mram_storage_1510/SP" BEL "Mram_storage_1511/DP" BEL
        "Mram_storage_1511/SP" BEL "Mram_storage_1512/DP" BEL
        "Mram_storage_1512/SP" BEL "Mram_storage_152/DP" BEL
        "Mram_storage_152/SP" BEL "Mram_storage_153/DP" BEL
        "Mram_storage_153/SP" BEL "Mram_storage_154/DP" BEL
        "Mram_storage_154/SP" BEL "Mram_storage_155/DP" BEL
        "Mram_storage_155/SP" BEL "Mram_storage_156/DP" BEL
        "Mram_storage_156/SP" BEL "Mram_storage_157/DP" BEL
        "Mram_storage_157/SP" BEL "Mram_storage_158/DP" BEL
        "Mram_storage_158/SP" BEL "Mram_storage_159/DP" BEL
        "Mram_storage_159/SP" BEL "Mram_storage_31/DP" BEL
        "Mram_storage_31/SP" BEL "Mram_storage_310/DP" BEL
        "Mram_storage_310/SP" BEL "Mram_storage_311/DP" BEL
        "Mram_storage_311/SP" BEL "Mram_storage_312/DP" BEL
        "Mram_storage_312/SP" BEL "Mram_storage_313/DP" BEL
        "Mram_storage_313/SP" BEL "Mram_storage_314/DP" BEL
        "Mram_storage_314/SP" BEL "Mram_storage_315/DP" BEL
        "Mram_storage_315/SP" BEL "Mram_storage_316/DP" BEL
        "Mram_storage_316/SP" BEL "Mram_storage_317/DP" BEL
        "Mram_storage_317/SP" BEL "Mram_storage_318/DP" BEL
        "Mram_storage_318/SP" BEL "Mram_storage_319/DP" BEL
        "Mram_storage_319/SP" BEL "Mram_storage_32/DP" BEL
        "Mram_storage_32/SP" BEL "Mram_storage_320/DP" BEL
        "Mram_storage_320/SP" BEL "Mram_storage_321/DP" BEL
        "Mram_storage_321/SP" BEL "Mram_storage_322/DP" BEL
        "Mram_storage_322/SP" BEL "Mram_storage_33/DP" BEL
        "Mram_storage_33/SP" BEL "Mram_storage_34/DP" BEL "Mram_storage_34/SP"
        BEL "Mram_storage_35/DP" BEL "Mram_storage_35/SP" BEL
        "Mram_storage_36/DP" BEL "Mram_storage_36/SP" BEL "Mram_storage_37/DP"
        BEL "Mram_storage_37/SP" BEL "Mram_storage_38/DP" BEL
        "Mram_storage_38/SP" BEL "Mram_storage_39/DP" BEL "Mram_storage_39/SP"
        BEL "Mram_storage_41/DP" BEL "Mram_storage_41/SP" BEL
        "Mram_storage_410/DP" BEL "Mram_storage_410/SP" BEL
        "Mram_storage_411/DP" BEL "Mram_storage_411/SP" BEL
        "Mram_storage_412/DP" BEL "Mram_storage_412/SP" BEL
        "Mram_storage_413/DP" BEL "Mram_storage_413/SP" BEL
        "Mram_storage_414/DP" BEL "Mram_storage_414/SP" BEL
        "Mram_storage_415/DP" BEL "Mram_storage_415/SP" BEL
        "Mram_storage_416/DP" BEL "Mram_storage_416/SP" BEL
        "Mram_storage_417/DP" BEL "Mram_storage_417/SP" BEL
        "Mram_storage_418/DP" BEL "Mram_storage_418/SP" BEL
        "Mram_storage_419/DP" BEL "Mram_storage_419/SP" BEL
        "Mram_storage_42/DP" BEL "Mram_storage_42/SP" BEL
        "Mram_storage_420/DP" BEL "Mram_storage_420/SP" BEL
        "Mram_storage_421/DP" BEL "Mram_storage_421/SP" BEL
        "Mram_storage_422/DP" BEL "Mram_storage_422/SP" BEL
        "Mram_storage_43/DP" BEL "Mram_storage_43/SP" BEL "Mram_storage_44/DP"
        BEL "Mram_storage_44/SP" BEL "Mram_storage_45/DP" BEL
        "Mram_storage_45/SP" BEL "Mram_storage_46/DP" BEL "Mram_storage_46/SP"
        BEL "Mram_storage_47/DP" BEL "Mram_storage_47/SP" BEL
        "Mram_storage_48/DP" BEL "Mram_storage_48/SP" BEL "Mram_storage_49/DP"
        BEL "Mram_storage_49/SP" BEL "Mram_storage_51/DP" BEL
        "Mram_storage_51/SP" BEL "Mram_storage_510/DP" BEL
        "Mram_storage_510/SP" BEL "Mram_storage_511/DP" BEL
        "Mram_storage_511/SP" BEL "Mram_storage_512/DP" BEL
        "Mram_storage_512/SP" BEL "Mram_storage_513/DP" BEL
        "Mram_storage_513/SP" BEL "Mram_storage_514/DP" BEL
        "Mram_storage_514/SP" BEL "Mram_storage_515/DP" BEL
        "Mram_storage_515/SP" BEL "Mram_storage_516/DP" BEL
        "Mram_storage_516/SP" BEL "Mram_storage_517/DP" BEL
        "Mram_storage_517/SP" BEL "Mram_storage_518/DP" BEL
        "Mram_storage_518/SP" BEL "Mram_storage_519/DP" BEL
        "Mram_storage_519/SP" BEL "Mram_storage_52/DP" BEL
        "Mram_storage_52/SP" BEL "Mram_storage_520/DP" BEL
        "Mram_storage_520/SP" BEL "Mram_storage_521/DP" BEL
        "Mram_storage_521/SP" BEL "Mram_storage_522/DP" BEL
        "Mram_storage_522/SP" BEL "Mram_storage_53/DP" BEL
        "Mram_storage_53/SP" BEL "Mram_storage_54/DP" BEL "Mram_storage_54/SP"
        BEL "Mram_storage_55/DP" BEL "Mram_storage_55/SP" BEL
        "Mram_storage_56/DP" BEL "Mram_storage_56/SP" BEL "Mram_storage_57/DP"
        BEL "Mram_storage_57/SP" BEL "Mram_storage_58/DP" BEL
        "Mram_storage_58/SP" BEL "Mram_storage_59/DP" BEL "Mram_storage_59/SP"
        BEL "Mram_storage_61/DP" BEL "Mram_storage_61/SP" BEL
        "Mram_storage_610/DP" BEL "Mram_storage_610/SP" BEL
        "Mram_storage_611/DP" BEL "Mram_storage_611/SP" BEL
        "Mram_storage_612/DP" BEL "Mram_storage_612/SP" BEL
        "Mram_storage_613/DP" BEL "Mram_storage_613/SP" BEL
        "Mram_storage_614/DP" BEL "Mram_storage_614/SP" BEL
        "Mram_storage_615/DP" BEL "Mram_storage_615/SP" BEL
        "Mram_storage_616/DP" BEL "Mram_storage_616/SP" BEL
        "Mram_storage_617/DP" BEL "Mram_storage_617/SP" BEL
        "Mram_storage_618/DP" BEL "Mram_storage_618/SP" BEL
        "Mram_storage_619/DP" BEL "Mram_storage_619/SP" BEL
        "Mram_storage_62/DP" BEL "Mram_storage_62/SP" BEL
        "Mram_storage_620/DP" BEL "Mram_storage_620/SP" BEL
        "Mram_storage_621/DP" BEL "Mram_storage_621/SP" BEL
        "Mram_storage_622/DP" BEL "Mram_storage_622/SP" BEL
        "Mram_storage_63/DP" BEL "Mram_storage_63/SP" BEL "Mram_storage_64/DP"
        BEL "Mram_storage_64/SP" BEL "Mram_storage_65/DP" BEL
        "Mram_storage_65/SP" BEL "Mram_storage_66/DP" BEL "Mram_storage_66/SP"
        BEL "Mram_storage_67/DP" BEL "Mram_storage_67/SP" BEL
        "Mram_storage_68/DP" BEL "Mram_storage_68/SP" BEL "Mram_storage_69/DP"
        BEL "Mram_storage_69/SP" BEL "Mram_storage_71/DP" BEL
        "Mram_storage_71/SP" BEL "Mram_storage_710/DP" BEL
        "Mram_storage_710/SP" BEL "Mram_storage_711/DP" BEL
        "Mram_storage_711/SP" BEL "Mram_storage_712/DP" BEL
        "Mram_storage_712/SP" BEL "Mram_storage_713/DP" BEL
        "Mram_storage_713/SP" BEL "Mram_storage_714/DP" BEL
        "Mram_storage_714/SP" BEL "Mram_storage_715/DP" BEL
        "Mram_storage_715/SP" BEL "Mram_storage_716/DP" BEL
        "Mram_storage_716/SP" BEL "Mram_storage_717/DP" BEL
        "Mram_storage_717/SP" BEL "Mram_storage_718/DP" BEL
        "Mram_storage_718/SP" BEL "Mram_storage_719/DP" BEL
        "Mram_storage_719/SP" BEL "Mram_storage_72/DP" BEL
        "Mram_storage_72/SP" BEL "Mram_storage_720/DP" BEL
        "Mram_storage_720/SP" BEL "Mram_storage_721/DP" BEL
        "Mram_storage_721/SP" BEL "Mram_storage_722/DP" BEL
        "Mram_storage_722/SP" BEL "Mram_storage_73/DP" BEL
        "Mram_storage_73/SP" BEL "Mram_storage_74/DP" BEL "Mram_storage_74/SP"
        BEL "Mram_storage_75/DP" BEL "Mram_storage_75/SP" BEL
        "Mram_storage_76/DP" BEL "Mram_storage_76/SP" BEL "Mram_storage_77/DP"
        BEL "Mram_storage_77/SP" BEL "Mram_storage_78/DP" BEL
        "Mram_storage_78/SP" BEL "Mram_storage_79/DP" BEL "Mram_storage_79/SP"
        BEL "Mram_storage_81/DP" BEL "Mram_storage_81/SP" BEL
        "Mram_storage_810/DP" BEL "Mram_storage_810/SP" BEL
        "Mram_storage_811/DP" BEL "Mram_storage_811/SP" BEL
        "Mram_storage_812/DP" BEL "Mram_storage_812/SP" BEL
        "Mram_storage_813/DP" BEL "Mram_storage_813/SP" BEL
        "Mram_storage_814/DP" BEL "Mram_storage_814/SP" BEL
        "Mram_storage_815/DP" BEL "Mram_storage_815/SP" BEL
        "Mram_storage_816/DP" BEL "Mram_storage_816/SP" BEL
        "Mram_storage_817/DP" BEL "Mram_storage_817/SP" BEL
        "Mram_storage_818/DP" BEL "Mram_storage_818/SP" BEL
        "Mram_storage_819/DP" BEL "Mram_storage_819/SP" BEL
        "Mram_storage_82/DP" BEL "Mram_storage_82/SP" BEL
        "Mram_storage_820/DP" BEL "Mram_storage_820/SP" BEL
        "Mram_storage_821/DP" BEL "Mram_storage_821/SP" BEL
        "Mram_storage_822/DP" BEL "Mram_storage_822/SP" BEL
        "Mram_storage_83/DP" BEL "Mram_storage_83/SP" BEL "Mram_storage_84/DP"
        BEL "Mram_storage_84/SP" BEL "Mram_storage_85/DP" BEL
        "Mram_storage_85/SP" BEL "Mram_storage_86/DP" BEL "Mram_storage_86/SP"
        BEL "Mram_storage_87/DP" BEL "Mram_storage_87/SP" BEL
        "Mram_storage_88/DP" BEL "Mram_storage_88/SP" BEL "Mram_storage_89/DP"
        BEL "Mram_storage_89/SP" BEL "Mram_storage_91/DP" BEL
        "Mram_storage_91/SP" BEL "Mram_storage_910/DP" BEL
        "Mram_storage_910/SP" BEL "Mram_storage_911/DP" BEL
        "Mram_storage_911/SP" BEL "Mram_storage_912/DP" BEL
        "Mram_storage_912/SP" BEL "Mram_storage_913/DP" BEL
        "Mram_storage_913/SP" BEL "Mram_storage_914/DP" BEL
        "Mram_storage_914/SP" BEL "Mram_storage_915/DP" BEL
        "Mram_storage_915/SP" BEL "Mram_storage_916/DP" BEL
        "Mram_storage_916/SP" BEL "Mram_storage_917/DP" BEL
        "Mram_storage_917/SP" BEL "Mram_storage_918/DP" BEL
        "Mram_storage_918/SP" BEL "Mram_storage_919/DP" BEL
        "Mram_storage_919/SP" BEL "Mram_storage_92/DP" BEL
        "Mram_storage_92/SP" BEL "Mram_storage_920/DP" BEL
        "Mram_storage_920/SP" BEL "Mram_storage_921/DP" BEL
        "Mram_storage_921/SP" BEL "Mram_storage_922/DP" BEL
        "Mram_storage_922/SP" BEL "Mram_storage_93/DP" BEL
        "Mram_storage_93/SP" BEL "Mram_storage_94/DP" BEL "Mram_storage_94/SP"
        BEL "Mram_storage_95/DP" BEL "Mram_storage_95/SP" BEL
        "Mram_storage_96/DP" BEL "Mram_storage_96/SP" BEL "Mram_storage_97/DP"
        BEL "Mram_storage_97/SP" BEL "Mram_storage_98/DP" BEL
        "Mram_storage_98/SP" BEL "Mram_storage_99/DP" BEL
        "Mram_storage_99/SP";
TIMEGRP crg_unbuf_sys_0 = BEL "xilinxmultiregimpl0_regs0" BEL
        "xilinxmultiregimpl4_regs0" BEL "xilinxmultiregimpl1_regs0" BEL
        "xilinxmultiregimpl0_regs1" BEL "xilinxmultiregimpl3_regs0" BEL
        "toggle_o_r" BEL "xilinxmultiregimpl1_regs1" BEL
        "ps_crc_error_toggle_o_r" BEL "xilinxmultiregimpl4_regs1" BEL
        "netsoc_uart_phy_rx_r" BEL "netsoc_uart_phy_rx_reg_0" BEL
        "netsoc_uart_phy_rx_reg_1" BEL "netsoc_uart_phy_rx_reg_2" BEL
        "netsoc_uart_phy_rx_reg_3" BEL "netsoc_uart_phy_rx_reg_4" BEL
        "netsoc_uart_phy_rx_reg_5" BEL "netsoc_uart_phy_rx_reg_6" BEL
        "netsoc_uart_phy_rx_reg_7" BEL "ps_preamble_error_toggle_o_r" BEL
        "xilinxmultiregimpl3_regs1" BEL "netsoc_rom_bus_ack" BEL
        "netsoc_bus_wishbone_dat_r_0" BEL "netsoc_bus_wishbone_dat_r_1" BEL
        "netsoc_bus_wishbone_dat_r_2" BEL "netsoc_bus_wishbone_dat_r_3" BEL
        "netsoc_bus_wishbone_dat_r_4" BEL "netsoc_bus_wishbone_dat_r_5" BEL
        "netsoc_bus_wishbone_dat_r_6" BEL "netsoc_bus_wishbone_dat_r_7" BEL
        "netsoc_uart_phy_sink_ready" BEL "netsoc_uart_tx_old_trigger" BEL
        "netsoc_timer0_zero_old_trigger" BEL "netsoc_uart_rx_old_trigger" BEL
        "ddrphy_phase_sys" BEL "ddrphy_rddata_sr_0" BEL "ddrphy_drive_dq_n1"
        BEL "ddrphy_wrdata_en_d" BEL "netsoc_sdram_cmd_payload_a_10" BEL
        "netsoc_sdram_cmd_payload_cas" BEL "netsoc_sdram_cmd_payload_we" BEL
        "netsoc_sdram_generator_done" BEL "sram1_bus_ack0" BEL "reader_last_d"
        BEL "sram0_bus_ack0" BEL "slave_sel_r_0" BEL "slave_sel_r_2" BEL
        "slave_sel_r_3" BEL "netsoc_slave_sel_r_0" BEL "netsoc_slave_sel_r_1"
        BEL "netsoc_slave_sel_r_2" BEL "netsoc_slave_sel_r_3" BEL
        "netsoc_slave_sel_r_4" BEL "netsoc_slave_sel_r_5" BEL
        "netsoc_csrbankarray_sel_r" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_7" BEL
        "netsoc_sdram_dfi_p0_cas_n" BEL "netsoc_sdram_dfi_p1_cas_n" BEL
        "netsoc_sdram_dfi_p0_ras_n" BEL "netsoc_sdram_dfi_p0_we_n" BEL
        "netsoc_sdram_dfi_p1_ras_n" BEL "netsoc_sdram_dfi_p1_we_n" BEL
        "spiflash_counter_0" BEL "spiflash_counter_1" BEL "spiflash_counter_2"
        BEL "spiflash_counter_3" BEL "spiflash_counter_4" BEL
        "spiflash_counter_5" BEL "spiflash_counter_6" BEL "spiflash_counter_7"
        BEL "netsoc_sdram_generator_counter_0" BEL
        "netsoc_sdram_generator_counter_1" BEL
        "netsoc_sdram_generator_counter_2" BEL
        "netsoc_sdram_generator_counter_3" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_valid_n" BEL
        "writer_errors_status_0" BEL "writer_errors_status_1" BEL
        "writer_errors_status_2" BEL "writer_errors_status_3" BEL
        "writer_errors_status_4" BEL "writer_errors_status_5" BEL
        "writer_errors_status_6" BEL "writer_errors_status_7" BEL
        "writer_errors_status_8" BEL "writer_errors_status_9" BEL
        "writer_errors_status_10" BEL "writer_errors_status_11" BEL
        "writer_errors_status_12" BEL "writer_errors_status_13" BEL
        "writer_errors_status_14" BEL "writer_errors_status_15" BEL
        "writer_errors_status_16" BEL "writer_errors_status_17" BEL
        "writer_errors_status_18" BEL "writer_errors_status_19" BEL
        "writer_errors_status_20" BEL "writer_errors_status_21" BEL
        "writer_errors_status_22" BEL "writer_errors_status_23" BEL
        "writer_errors_status_24" BEL "writer_errors_status_25" BEL
        "writer_errors_status_26" BEL "writer_errors_status_27" BEL
        "writer_errors_status_28" BEL "writer_errors_status_29" BEL
        "writer_errors_status_30" BEL "writer_errors_status_31" BEL
        "netsoc_sdram_bandwidth_period" BEL "netsoc_sdram_bandwidth_counter_1"
        BEL "netsoc_sdram_bandwidth_counter_2" BEL
        "netsoc_sdram_bandwidth_counter_3" BEL
        "netsoc_sdram_bandwidth_counter_4" BEL
        "netsoc_sdram_bandwidth_counter_5" BEL
        "netsoc_sdram_bandwidth_counter_6" BEL
        "netsoc_sdram_bandwidth_counter_7" BEL
        "netsoc_sdram_bandwidth_counter_8" BEL
        "netsoc_sdram_bandwidth_counter_9" BEL
        "netsoc_sdram_bandwidth_counter_10" BEL
        "netsoc_sdram_bandwidth_counter_11" BEL
        "netsoc_sdram_bandwidth_counter_12" BEL
        "netsoc_sdram_bandwidth_counter_13" BEL
        "netsoc_sdram_bandwidth_counter_14" BEL
        "netsoc_sdram_bandwidth_counter_15" BEL
        "netsoc_sdram_bandwidth_counter_16" BEL
        "netsoc_sdram_bandwidth_counter_17" BEL
        "netsoc_sdram_bandwidth_counter_18" BEL
        "netsoc_sdram_bandwidth_counter_19" BEL
        "netsoc_sdram_bandwidth_counter_20" BEL
        "netsoc_sdram_bandwidth_counter_21" BEL
        "netsoc_sdram_bandwidth_counter_22" BEL
        "netsoc_sdram_bandwidth_counter_23" BEL "xilinxmultiregimpl7_regs0_0"
        BEL "xilinxmultiregimpl7_regs0_1" BEL "xilinxmultiregimpl7_regs0_2"
        BEL "xilinxmultiregimpl7_regs0_3" BEL "xilinxmultiregimpl7_regs0_4"
        BEL "xilinxmultiregimpl7_regs0_5" BEL "xilinxmultiregimpl7_regs0_6"
        BEL "netsoc_uart_phy_source_payload_data_0" BEL
        "netsoc_uart_phy_source_payload_data_1" BEL
        "netsoc_uart_phy_source_payload_data_2" BEL
        "netsoc_uart_phy_source_payload_data_3" BEL
        "netsoc_uart_phy_source_payload_data_4" BEL
        "netsoc_uart_phy_source_payload_data_5" BEL
        "netsoc_uart_phy_source_payload_data_6" BEL
        "netsoc_uart_phy_source_payload_data_7" BEL
        "xilinxmultiregimpl7_regs1_0" BEL "xilinxmultiregimpl7_regs1_1" BEL
        "xilinxmultiregimpl7_regs1_2" BEL "xilinxmultiregimpl7_regs1_3" BEL
        "xilinxmultiregimpl7_regs1_4" BEL "xilinxmultiregimpl7_regs1_5" BEL
        "xilinxmultiregimpl7_regs1_6" BEL "netsoc_interface_adr_0" BEL
        "netsoc_interface_adr_1" BEL "netsoc_interface_adr_2" BEL
        "netsoc_interface_adr_3" BEL "netsoc_interface_adr_4" BEL
        "netsoc_interface_adr_5" BEL "netsoc_interface_adr_9" BEL
        "netsoc_interface_adr_10" BEL "netsoc_interface_adr_11" BEL
        "netsoc_interface_adr_12" BEL "netsoc_interface_adr_13" BEL
        "netsoc_interface_dat_w_0" BEL "netsoc_interface_dat_w_1" BEL
        "netsoc_interface_dat_w_2" BEL "netsoc_interface_dat_w_3" BEL
        "netsoc_interface_dat_w_4" BEL "netsoc_interface_dat_w_5" BEL
        "netsoc_interface_dat_w_6" BEL "netsoc_interface_dat_w_7" BEL
        "netsoc_uart_phy_phase_accumulator_rx_0" BEL
        "netsoc_uart_phy_phase_accumulator_rx_1" BEL
        "netsoc_uart_phy_phase_accumulator_rx_2" BEL
        "netsoc_uart_phy_phase_accumulator_rx_3" BEL
        "netsoc_uart_phy_phase_accumulator_rx_4" BEL
        "netsoc_uart_phy_phase_accumulator_rx_5" BEL
        "netsoc_uart_phy_phase_accumulator_rx_6" BEL
        "netsoc_uart_phy_phase_accumulator_rx_7" BEL
        "netsoc_uart_phy_phase_accumulator_rx_8" BEL
        "netsoc_uart_phy_phase_accumulator_rx_9" BEL
        "netsoc_uart_phy_phase_accumulator_rx_10" BEL
        "netsoc_uart_phy_phase_accumulator_rx_11" BEL
        "netsoc_uart_phy_phase_accumulator_rx_12" BEL
        "netsoc_uart_phy_phase_accumulator_rx_13" BEL
        "netsoc_uart_phy_phase_accumulator_rx_14" BEL
        "netsoc_uart_phy_phase_accumulator_rx_15" BEL
        "netsoc_uart_phy_phase_accumulator_rx_16" BEL
        "netsoc_uart_phy_phase_accumulator_rx_17" BEL
        "netsoc_uart_phy_phase_accumulator_rx_18" BEL
        "netsoc_uart_phy_phase_accumulator_rx_19" BEL
        "netsoc_uart_phy_phase_accumulator_rx_20" BEL
        "netsoc_uart_phy_phase_accumulator_rx_21" BEL
        "netsoc_uart_phy_phase_accumulator_rx_22" BEL
        "netsoc_uart_phy_phase_accumulator_rx_23" BEL
        "netsoc_uart_phy_phase_accumulator_rx_24" BEL
        "netsoc_uart_phy_phase_accumulator_rx_25" BEL
        "netsoc_uart_phy_phase_accumulator_rx_26" BEL
        "netsoc_uart_phy_phase_accumulator_rx_27" BEL
        "netsoc_uart_phy_phase_accumulator_rx_28" BEL
        "netsoc_uart_phy_phase_accumulator_rx_29" BEL
        "netsoc_uart_phy_phase_accumulator_rx_30" BEL
        "netsoc_uart_phy_phase_accumulator_rx_31" BEL
        "netsoc_sdram_bandwidth_nreads_r_0" BEL
        "netsoc_sdram_bandwidth_nreads_r_1" BEL
        "netsoc_sdram_bandwidth_nreads_r_2" BEL
        "netsoc_sdram_bandwidth_nreads_r_3" BEL
        "netsoc_sdram_bandwidth_nreads_r_4" BEL
        "netsoc_sdram_bandwidth_nreads_r_5" BEL
        "netsoc_sdram_bandwidth_nreads_r_6" BEL
        "netsoc_sdram_bandwidth_nreads_r_7" BEL
        "netsoc_sdram_bandwidth_nreads_r_8" BEL
        "netsoc_sdram_bandwidth_nreads_r_9" BEL
        "netsoc_sdram_bandwidth_nreads_r_10" BEL
        "netsoc_sdram_bandwidth_nreads_r_11" BEL
        "netsoc_sdram_bandwidth_nreads_r_12" BEL
        "netsoc_sdram_bandwidth_nreads_r_13" BEL
        "netsoc_sdram_bandwidth_nreads_r_14" BEL
        "netsoc_sdram_bandwidth_nreads_r_15" BEL
        "netsoc_sdram_bandwidth_nreads_r_16" BEL
        "netsoc_sdram_bandwidth_nreads_r_17" BEL
        "netsoc_sdram_bandwidth_nreads_r_18" BEL
        "netsoc_sdram_bandwidth_nreads_r_19" BEL
        "netsoc_sdram_bandwidth_nreads_r_20" BEL
        "netsoc_sdram_bandwidth_nreads_r_21" BEL
        "netsoc_sdram_bandwidth_nreads_r_22" BEL
        "netsoc_sdram_bandwidth_nreads_r_23" BEL
        "netsoc_sdram_bandwidth_nwrites_r_0" BEL
        "netsoc_sdram_bandwidth_nwrites_r_1" BEL
        "netsoc_sdram_bandwidth_nwrites_r_2" BEL
        "netsoc_sdram_bandwidth_nwrites_r_3" BEL
        "netsoc_sdram_bandwidth_nwrites_r_4" BEL
        "netsoc_sdram_bandwidth_nwrites_r_5" BEL
        "netsoc_sdram_bandwidth_nwrites_r_6" BEL
        "netsoc_sdram_bandwidth_nwrites_r_7" BEL
        "netsoc_sdram_bandwidth_nwrites_r_8" BEL
        "netsoc_sdram_bandwidth_nwrites_r_9" BEL
        "netsoc_sdram_bandwidth_nwrites_r_10" BEL
        "netsoc_sdram_bandwidth_nwrites_r_11" BEL
        "netsoc_sdram_bandwidth_nwrites_r_12" BEL
        "netsoc_sdram_bandwidth_nwrites_r_13" BEL
        "netsoc_sdram_bandwidth_nwrites_r_14" BEL
        "netsoc_sdram_bandwidth_nwrites_r_15" BEL
        "netsoc_sdram_bandwidth_nwrites_r_16" BEL
        "netsoc_sdram_bandwidth_nwrites_r_17" BEL
        "netsoc_sdram_bandwidth_nwrites_r_18" BEL
        "netsoc_sdram_bandwidth_nwrites_r_19" BEL
        "netsoc_sdram_bandwidth_nwrites_r_20" BEL
        "netsoc_sdram_bandwidth_nwrites_r_21" BEL
        "netsoc_sdram_bandwidth_nwrites_r_22" BEL
        "netsoc_sdram_bandwidth_nwrites_r_23" BEL "memadr_2_0" BEL
        "memadr_2_1" BEL "memadr_2_2" BEL "memdat_3_0" BEL "memdat_3_1" BEL
        "memdat_3_2" BEL "memdat_3_3" BEL "memdat_3_4" BEL "memdat_3_5" BEL
        "memdat_3_6" BEL "memdat_3_7" BEL "dna_status_0" BEL "dna_status_1"
        BEL "dna_status_2" BEL "dna_status_3" BEL "dna_status_4" BEL
        "dna_status_5" BEL "dna_status_6" BEL "dna_status_7" BEL
        "dna_status_8" BEL "dna_status_9" BEL "dna_status_10" BEL
        "dna_status_11" BEL "dna_status_12" BEL "dna_status_13" BEL
        "dna_status_14" BEL "dna_status_15" BEL "dna_status_16" BEL
        "dna_status_17" BEL "dna_status_18" BEL "dna_status_19" BEL
        "dna_status_20" BEL "dna_status_21" BEL "dna_status_22" BEL
        "dna_status_23" BEL "dna_status_24" BEL "dna_status_25" BEL
        "dna_status_26" BEL "dna_status_27" BEL "dna_status_28" BEL
        "dna_status_29" BEL "dna_status_30" BEL "dna_status_31" BEL
        "dna_status_32" BEL "dna_status_33" BEL "dna_status_34" BEL
        "dna_status_35" BEL "dna_status_36" BEL "dna_status_37" BEL
        "dna_status_38" BEL "dna_status_39" BEL "dna_status_40" BEL
        "dna_status_41" BEL "dna_status_42" BEL "dna_status_43" BEL
        "dna_status_44" BEL "dna_status_45" BEL "dna_status_46" BEL
        "dna_status_47" BEL "dna_status_48" BEL "dna_status_49" BEL
        "dna_status_50" BEL "dna_status_51" BEL "dna_status_52" BEL
        "dna_status_53" BEL "dna_status_54" BEL "dna_status_55" BEL
        "dna_status_56" BEL "netsoc_sdram_bandwidth_nwrites_status_0" BEL
        "netsoc_sdram_bandwidth_nwrites_status_1" BEL
        "netsoc_sdram_bandwidth_nwrites_status_2" BEL
        "netsoc_sdram_bandwidth_nwrites_status_3" BEL
        "netsoc_sdram_bandwidth_nwrites_status_4" BEL
        "netsoc_sdram_bandwidth_nwrites_status_5" BEL
        "netsoc_sdram_bandwidth_nwrites_status_6" BEL
        "netsoc_sdram_bandwidth_nwrites_status_7" BEL
        "netsoc_sdram_bandwidth_nwrites_status_8" BEL
        "netsoc_sdram_bandwidth_nwrites_status_9" BEL
        "netsoc_sdram_bandwidth_nwrites_status_10" BEL
        "netsoc_sdram_bandwidth_nwrites_status_11" BEL
        "netsoc_sdram_bandwidth_nwrites_status_12" BEL
        "netsoc_sdram_bandwidth_nwrites_status_13" BEL
        "netsoc_sdram_bandwidth_nwrites_status_14" BEL
        "netsoc_sdram_bandwidth_nwrites_status_15" BEL
        "netsoc_sdram_bandwidth_nwrites_status_16" BEL
        "netsoc_sdram_bandwidth_nwrites_status_17" BEL
        "netsoc_sdram_bandwidth_nwrites_status_18" BEL
        "netsoc_sdram_bandwidth_nwrites_status_19" BEL
        "netsoc_sdram_bandwidth_nwrites_status_20" BEL
        "netsoc_sdram_bandwidth_nwrites_status_21" BEL
        "netsoc_sdram_bandwidth_nwrites_status_22" BEL
        "netsoc_sdram_bandwidth_nwrites_status_23" BEL
        "netsoc_sdram_bandwidth_nreads_status_0" BEL
        "netsoc_sdram_bandwidth_nreads_status_1" BEL
        "netsoc_sdram_bandwidth_nreads_status_2" BEL
        "netsoc_sdram_bandwidth_nreads_status_3" BEL
        "netsoc_sdram_bandwidth_nreads_status_4" BEL
        "netsoc_sdram_bandwidth_nreads_status_5" BEL
        "netsoc_sdram_bandwidth_nreads_status_6" BEL
        "netsoc_sdram_bandwidth_nreads_status_7" BEL
        "netsoc_sdram_bandwidth_nreads_status_8" BEL
        "netsoc_sdram_bandwidth_nreads_status_9" BEL
        "netsoc_sdram_bandwidth_nreads_status_10" BEL
        "netsoc_sdram_bandwidth_nreads_status_11" BEL
        "netsoc_sdram_bandwidth_nreads_status_12" BEL
        "netsoc_sdram_bandwidth_nreads_status_13" BEL
        "netsoc_sdram_bandwidth_nreads_status_14" BEL
        "netsoc_sdram_bandwidth_nreads_status_15" BEL
        "netsoc_sdram_bandwidth_nreads_status_16" BEL
        "netsoc_sdram_bandwidth_nreads_status_17" BEL
        "netsoc_sdram_bandwidth_nreads_status_18" BEL
        "netsoc_sdram_bandwidth_nreads_status_19" BEL
        "netsoc_sdram_bandwidth_nreads_status_20" BEL
        "netsoc_sdram_bandwidth_nreads_status_21" BEL
        "netsoc_sdram_bandwidth_nreads_status_22" BEL
        "netsoc_sdram_bandwidth_nreads_status_23" BEL "reader_counter_2" BEL
        "reader_counter_3" BEL "reader_counter_4" BEL "reader_counter_5" BEL
        "reader_counter_6" BEL "reader_counter_7" BEL "reader_counter_8" BEL
        "reader_counter_9" BEL "reader_counter_10" BEL
        "netsoc_ctrl_storage_full_31" BEL "netsoc_ctrl_storage_full_30" BEL
        "netsoc_ctrl_storage_full_26" BEL "netsoc_ctrl_storage_full_29" BEL
        "netsoc_ctrl_storage_full_27" BEL "netsoc_ctrl_storage_full_24" BEL
        "netsoc_ctrl_storage_full_23" BEL "netsoc_ctrl_storage_full_17" BEL
        "netsoc_ctrl_storage_full_22" BEL "netsoc_ctrl_storage_full_19" BEL
        "netsoc_ctrl_storage_full_16" BEL "netsoc_ctrl_storage_full_15" BEL
        "netsoc_ctrl_storage_full_8" BEL "netsoc_ctrl_storage_full_13" BEL
        "netsoc_ctrl_storage_full_11" BEL "netsoc_ctrl_storage_full_1" BEL
        "netsoc_ctrl_storage_full_7" BEL "netsoc_ctrl_storage_full_2" BEL
        "netsoc_ctrl_storage_full_0" BEL "reader_length_storage_full_10" BEL
        "reader_length_storage_full_9" BEL "reader_length_storage_full_8" BEL
        "storage_full_0" BEL "storage_full_1" BEL
        "netsoc_sdram_storage_full_0" BEL "netsoc_sdram_storage_full_1" BEL
        "netsoc_sdram_storage_full_2" BEL "netsoc_sdram_storage_full_3" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_11" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_0" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_1" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_2" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_3" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_4" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_5" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_12" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_10" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_9" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_0" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_1" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_2" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_3" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_4" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_5" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_8" BEL
        "netsoc_sdram_phaseinjector0_baddress_storage_full_0" BEL
        "netsoc_sdram_phaseinjector0_baddress_storage_full_1" BEL
        "netsoc_sdram_phaseinjector0_baddress_storage_full_2" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_10" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_12" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_11" BEL
        "netsoc_sdram_phaseinjector1_baddress_storage_full_0" BEL
        "netsoc_sdram_phaseinjector1_baddress_storage_full_1" BEL
        "netsoc_sdram_phaseinjector1_baddress_storage_full_2" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_9" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_8" BEL
        "spiflash_bitbang_storage_full_0" BEL
        "spiflash_bitbang_storage_full_1" BEL
        "spiflash_bitbang_storage_full_2" BEL
        "spiflash_bitbang_storage_full_3" BEL
        "netsoc_uart_eventmanager_storage_full_0" BEL
        "netsoc_uart_eventmanager_storage_full_1" BEL
        "netsoc_uart_phy_storage_full_19" BEL
        "netsoc_uart_phy_storage_full_23" BEL
        "netsoc_uart_phy_storage_full_20" BEL
        "netsoc_uart_phy_storage_full_14" BEL
        "netsoc_uart_phy_storage_full_17" BEL
        "netsoc_uart_phy_storage_full_16" BEL
        "netsoc_uart_phy_storage_full_12" BEL
        "netsoc_uart_phy_storage_full_10" BEL "netsoc_uart_phy_storage_full_4"
        BEL "netsoc_uart_phy_storage_full_9" BEL
        "netsoc_uart_phy_storage_full_5" BEL "netsoc_ctrl_storage_full_25" BEL
        "netsoc_uart_phy_storage_full_1" BEL "netsoc_ctrl_storage_full_28" BEL
        "netsoc_ctrl_storage_full_18" BEL "netsoc_ctrl_storage_full_21" BEL
        "netsoc_ctrl_storage_full_20" BEL "netsoc_ctrl_storage_full_14" BEL
        "netsoc_ctrl_storage_full_12" BEL "netsoc_ctrl_storage_full_6" BEL
        "netsoc_ctrl_storage_full_10" BEL "netsoc_ctrl_storage_full_9" BEL
        "netsoc_ctrl_storage_full_5" BEL "netsoc_ctrl_storage_full_4" BEL
        "netsoc_uart_phy_storage_full_21" BEL "netsoc_ctrl_storage_full_3" BEL
        "netsoc_uart_phy_storage_full_22" BEL
        "netsoc_uart_phy_storage_full_18" BEL
        "netsoc_uart_phy_storage_full_15" BEL "netsoc_uart_phy_storage_full_8"
        BEL "netsoc_uart_phy_storage_full_13" BEL
        "netsoc_uart_phy_storage_full_11" BEL "netsoc_uart_phy_storage_full_3"
        BEL "netsoc_uart_phy_storage_full_7" BEL
        "netsoc_uart_phy_storage_full_6" BEL "netsoc_uart_phy_storage_full_2"
        BEL "netsoc_uart_phy_storage_full_0" BEL
        "reader_length_storage_full_0" BEL "reader_length_storage_full_1" BEL
        "reader_length_storage_full_2" BEL "reader_length_storage_full_3" BEL
        "reader_length_storage_full_4" BEL "reader_length_storage_full_5" BEL
        "reader_length_storage_full_6" BEL "reader_length_storage_full_7" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_0" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_1" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_2" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_3" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_4" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_5" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_6" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_7" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_24" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_25" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_26" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_27" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_28" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_29" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_30" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_31" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_0" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_1" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_2" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_3" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_4" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_5" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_6" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_7" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_16" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_17" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_18" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_19" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_20" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_21" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_22" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_23" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_8" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_9" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_10" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_11" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_12" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_13" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_14" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_15" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_16" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_17" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_18" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_19" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_20" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_21" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_22" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_23" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_0" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_1" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_2" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_3" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_4" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_5" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_6" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_7" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_24" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_25" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_26" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_27" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_28" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_29" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_30" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_31" BEL
        "netsoc_timer0_load_storage_full_24" BEL
        "netsoc_timer0_load_storage_full_25" BEL
        "netsoc_timer0_load_storage_full_26" BEL
        "netsoc_timer0_load_storage_full_27" BEL
        "netsoc_timer0_load_storage_full_28" BEL
        "netsoc_timer0_load_storage_full_29" BEL
        "netsoc_timer0_load_storage_full_30" BEL
        "netsoc_timer0_load_storage_full_31" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_8" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_9" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_10" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_11" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_12" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_13" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_14" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_15" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_0" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_1" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_2" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_3" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_4" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_5" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_6" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_7" BEL
        "netsoc_timer0_load_storage_full_16" BEL
        "netsoc_timer0_load_storage_full_17" BEL
        "netsoc_timer0_load_storage_full_18" BEL
        "netsoc_timer0_load_storage_full_19" BEL
        "netsoc_timer0_load_storage_full_20" BEL
        "netsoc_timer0_load_storage_full_21" BEL
        "netsoc_timer0_load_storage_full_22" BEL
        "netsoc_timer0_load_storage_full_23" BEL
        "netsoc_timer0_load_storage_full_8" BEL
        "netsoc_timer0_load_storage_full_9" BEL
        "netsoc_timer0_load_storage_full_10" BEL
        "netsoc_timer0_load_storage_full_11" BEL
        "netsoc_timer0_load_storage_full_12" BEL
        "netsoc_timer0_load_storage_full_13" BEL
        "netsoc_timer0_load_storage_full_14" BEL
        "netsoc_timer0_load_storage_full_15" BEL
        "netsoc_timer0_reload_storage_full_16" BEL
        "netsoc_timer0_reload_storage_full_17" BEL
        "netsoc_timer0_reload_storage_full_18" BEL
        "netsoc_timer0_reload_storage_full_19" BEL
        "netsoc_timer0_reload_storage_full_20" BEL
        "netsoc_timer0_reload_storage_full_21" BEL
        "netsoc_timer0_reload_storage_full_22" BEL
        "netsoc_timer0_reload_storage_full_23" BEL
        "netsoc_timer0_load_storage_full_0" BEL
        "netsoc_timer0_load_storage_full_1" BEL
        "netsoc_timer0_load_storage_full_2" BEL
        "netsoc_timer0_load_storage_full_3" BEL
        "netsoc_timer0_load_storage_full_4" BEL
        "netsoc_timer0_load_storage_full_5" BEL
        "netsoc_timer0_load_storage_full_6" BEL
        "netsoc_timer0_load_storage_full_7" BEL
        "netsoc_timer0_reload_storage_full_24" BEL
        "netsoc_timer0_reload_storage_full_25" BEL
        "netsoc_timer0_reload_storage_full_26" BEL
        "netsoc_timer0_reload_storage_full_27" BEL
        "netsoc_timer0_reload_storage_full_28" BEL
        "netsoc_timer0_reload_storage_full_29" BEL
        "netsoc_timer0_reload_storage_full_30" BEL
        "netsoc_timer0_reload_storage_full_31" BEL
        "netsoc_uart_phy_storage_full_24" BEL
        "netsoc_uart_phy_storage_full_25" BEL
        "netsoc_uart_phy_storage_full_26" BEL
        "netsoc_uart_phy_storage_full_27" BEL
        "netsoc_uart_phy_storage_full_28" BEL
        "netsoc_uart_phy_storage_full_29" BEL
        "netsoc_uart_phy_storage_full_30" BEL
        "netsoc_uart_phy_storage_full_31" BEL
        "netsoc_timer0_reload_storage_full_8" BEL
        "netsoc_timer0_reload_storage_full_9" BEL
        "netsoc_timer0_reload_storage_full_10" BEL
        "netsoc_timer0_reload_storage_full_11" BEL
        "netsoc_timer0_reload_storage_full_12" BEL
        "netsoc_timer0_reload_storage_full_13" BEL
        "netsoc_timer0_reload_storage_full_14" BEL
        "netsoc_timer0_reload_storage_full_15" BEL
        "netsoc_timer0_reload_storage_full_0" BEL
        "netsoc_timer0_reload_storage_full_1" BEL
        "netsoc_timer0_reload_storage_full_2" BEL
        "netsoc_timer0_reload_storage_full_3" BEL
        "netsoc_timer0_reload_storage_full_4" BEL
        "netsoc_timer0_reload_storage_full_5" BEL
        "netsoc_timer0_reload_storage_full_6" BEL
        "netsoc_timer0_reload_storage_full_7" BEL
        "netsoc_sdram_bandwidth_cmd_ready" BEL "rx_cdc_graycounter1_q_0" BEL
        "rx_cdc_graycounter1_q_1" BEL "rx_cdc_graycounter1_q_2" BEL
        "rx_cdc_graycounter1_q_3" BEL "rx_cdc_graycounter1_q_4" BEL
        "rx_cdc_graycounter1_q_5" BEL "rx_cdc_graycounter1_q_6" BEL
        "tx_cdc_graycounter0_q_0" BEL "tx_cdc_graycounter0_q_1" BEL
        "tx_cdc_graycounter0_q_2" BEL "tx_cdc_graycounter0_q_3" BEL
        "tx_cdc_graycounter0_q_4" BEL "tx_cdc_graycounter0_q_5" BEL
        "tx_cdc_graycounter0_q_6" BEL "memdat_1_0" BEL "memdat_1_1" BEL
        "memdat_1_2" BEL "memdat_1_3" BEL "memdat_1_4" BEL "memdat_1_5" BEL
        "memdat_1_6" BEL "memdat_1_7" BEL "xilinxmultiregimpl2_regs0" BEL
        "ddrphy_record3_wrdata_0" BEL "ddrphy_record3_wrdata_1" BEL
        "ddrphy_record3_wrdata_2" BEL "ddrphy_record3_wrdata_3" BEL
        "ddrphy_record3_wrdata_4" BEL "ddrphy_record3_wrdata_5" BEL
        "ddrphy_record3_wrdata_6" BEL "ddrphy_record3_wrdata_7" BEL
        "ddrphy_record3_wrdata_8" BEL "ddrphy_record3_wrdata_9" BEL
        "ddrphy_record3_wrdata_10" BEL "ddrphy_record3_wrdata_11" BEL
        "ddrphy_record3_wrdata_12" BEL "ddrphy_record3_wrdata_13" BEL
        "ddrphy_record3_wrdata_14" BEL "ddrphy_record3_wrdata_15" BEL
        "ddrphy_record3_wrdata_16" BEL "ddrphy_record3_wrdata_17" BEL
        "ddrphy_record3_wrdata_18" BEL "ddrphy_record3_wrdata_19" BEL
        "ddrphy_record3_wrdata_20" BEL "ddrphy_record3_wrdata_21" BEL
        "ddrphy_record3_wrdata_22" BEL "ddrphy_record3_wrdata_23" BEL
        "ddrphy_record3_wrdata_24" BEL "ddrphy_record3_wrdata_25" BEL
        "ddrphy_record3_wrdata_26" BEL "ddrphy_record3_wrdata_27" BEL
        "ddrphy_record3_wrdata_28" BEL "ddrphy_record3_wrdata_29" BEL
        "ddrphy_record3_wrdata_30" BEL "ddrphy_record3_wrdata_31" BEL
        "netsoc_sdram_dfi_p0_wrdata_en" BEL "netsoc_sdram_dfi_p1_wrdata_en"
        BEL "new_master_rdata_valid5" BEL "xilinxmultiregimpl2_regs1" BEL
        "netsoc_uart_phy_phase_accumulator_tx_0" BEL
        "netsoc_uart_phy_phase_accumulator_tx_1" BEL
        "netsoc_uart_phy_phase_accumulator_tx_2" BEL
        "netsoc_uart_phy_phase_accumulator_tx_3" BEL
        "netsoc_uart_phy_phase_accumulator_tx_4" BEL
        "netsoc_uart_phy_phase_accumulator_tx_5" BEL
        "netsoc_uart_phy_phase_accumulator_tx_6" BEL
        "netsoc_uart_phy_phase_accumulator_tx_7" BEL
        "netsoc_uart_phy_phase_accumulator_tx_8" BEL
        "netsoc_uart_phy_phase_accumulator_tx_9" BEL
        "netsoc_uart_phy_phase_accumulator_tx_10" BEL
        "netsoc_uart_phy_phase_accumulator_tx_11" BEL
        "netsoc_uart_phy_phase_accumulator_tx_12" BEL
        "netsoc_uart_phy_phase_accumulator_tx_13" BEL
        "netsoc_uart_phy_phase_accumulator_tx_14" BEL
        "netsoc_uart_phy_phase_accumulator_tx_15" BEL
        "netsoc_uart_phy_phase_accumulator_tx_16" BEL
        "netsoc_uart_phy_phase_accumulator_tx_17" BEL
        "netsoc_uart_phy_phase_accumulator_tx_18" BEL
        "netsoc_uart_phy_phase_accumulator_tx_19" BEL
        "netsoc_uart_phy_phase_accumulator_tx_20" BEL
        "netsoc_uart_phy_phase_accumulator_tx_21" BEL
        "netsoc_uart_phy_phase_accumulator_tx_22" BEL
        "netsoc_uart_phy_phase_accumulator_tx_23" BEL
        "netsoc_uart_phy_phase_accumulator_tx_24" BEL
        "netsoc_uart_phy_phase_accumulator_tx_25" BEL
        "netsoc_uart_phy_phase_accumulator_tx_26" BEL
        "netsoc_uart_phy_phase_accumulator_tx_27" BEL
        "netsoc_uart_phy_phase_accumulator_tx_28" BEL
        "netsoc_uart_phy_phase_accumulator_tx_29" BEL
        "netsoc_uart_phy_phase_accumulator_tx_30" BEL
        "netsoc_uart_phy_phase_accumulator_tx_31" BEL
        "netsoc_uart_phy_uart_clk_txen" BEL "netsoc_uart_phy_uart_clk_rxen"
        BEL "netsoc_timer0_value_0" BEL "netsoc_timer0_value_1" BEL
        "netsoc_timer0_value_2" BEL "netsoc_timer0_value_3" BEL
        "netsoc_timer0_value_4" BEL "netsoc_timer0_value_5" BEL
        "netsoc_timer0_value_6" BEL "netsoc_timer0_value_7" BEL
        "netsoc_timer0_value_8" BEL "netsoc_timer0_value_9" BEL
        "netsoc_timer0_value_10" BEL "netsoc_timer0_value_11" BEL
        "netsoc_timer0_value_12" BEL "netsoc_timer0_value_13" BEL
        "netsoc_timer0_value_14" BEL "netsoc_timer0_value_15" BEL
        "netsoc_timer0_value_16" BEL "netsoc_timer0_value_17" BEL
        "netsoc_timer0_value_18" BEL "netsoc_timer0_value_19" BEL
        "netsoc_timer0_value_20" BEL "netsoc_timer0_value_21" BEL
        "netsoc_timer0_value_22" BEL "netsoc_timer0_value_23" BEL
        "netsoc_timer0_value_24" BEL "netsoc_timer0_value_25" BEL
        "netsoc_timer0_value_26" BEL "netsoc_timer0_value_27" BEL
        "netsoc_timer0_value_28" BEL "netsoc_timer0_value_29" BEL
        "netsoc_timer0_value_30" BEL "netsoc_timer0_value_31" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_7" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_7" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_7" BEL
        "netsoc_uart_phy_tx_reg_0" BEL "netsoc_uart_phy_tx_reg_1" BEL
        "netsoc_uart_phy_tx_reg_2" BEL "netsoc_uart_phy_tx_reg_3" BEL
        "netsoc_uart_phy_tx_reg_4" BEL "netsoc_uart_phy_tx_reg_5" BEL
        "netsoc_uart_phy_tx_reg_6" BEL "netsoc_uart_phy_tx_reg_7" BEL
        "spiflash_dqi_0" BEL "spiflash_dqi_1" BEL "spiflash_dqi_2" BEL
        "spiflash_dqi_3" BEL "netsoc_timer0_value_status_0" BEL
        "netsoc_timer0_value_status_1" BEL "netsoc_timer0_value_status_2" BEL
        "netsoc_timer0_value_status_3" BEL "netsoc_timer0_value_status_4" BEL
        "netsoc_timer0_value_status_5" BEL "netsoc_timer0_value_status_6" BEL
        "netsoc_timer0_value_status_7" BEL "netsoc_timer0_value_status_8" BEL
        "netsoc_timer0_value_status_9" BEL "netsoc_timer0_value_status_10" BEL
        "netsoc_timer0_value_status_11" BEL "netsoc_timer0_value_status_12"
        BEL "netsoc_timer0_value_status_13" BEL
        "netsoc_timer0_value_status_14" BEL "netsoc_timer0_value_status_15"
        BEL "netsoc_timer0_value_status_16" BEL
        "netsoc_timer0_value_status_17" BEL "netsoc_timer0_value_status_18"
        BEL "netsoc_timer0_value_status_19" BEL
        "netsoc_timer0_value_status_20" BEL "netsoc_timer0_value_status_21"
        BEL "netsoc_timer0_value_status_22" BEL
        "netsoc_timer0_value_status_23" BEL "netsoc_timer0_value_status_24"
        BEL "netsoc_timer0_value_status_25" BEL
        "netsoc_timer0_value_status_26" BEL "netsoc_timer0_value_status_27"
        BEL "netsoc_timer0_value_status_28" BEL
        "netsoc_timer0_value_status_29" BEL "netsoc_timer0_value_status_30"
        BEL "netsoc_timer0_value_status_31" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine0_row_0" BEL
        "netsoc_sdram_bankmachine0_row_1" BEL
        "netsoc_sdram_bankmachine0_row_2" BEL
        "netsoc_sdram_bankmachine0_row_3" BEL
        "netsoc_sdram_bankmachine0_row_4" BEL
        "netsoc_sdram_bankmachine0_row_5" BEL
        "netsoc_sdram_bankmachine0_row_6" BEL
        "netsoc_sdram_bankmachine0_row_7" BEL
        "netsoc_sdram_bankmachine0_row_8" BEL
        "netsoc_sdram_bankmachine0_row_9" BEL
        "netsoc_sdram_bankmachine0_row_10" BEL
        "netsoc_sdram_bankmachine0_row_11" BEL
        "netsoc_sdram_bankmachine0_row_12" BEL
        "netsoc_sdram_bankmachine1_row_0" BEL
        "netsoc_sdram_bankmachine1_row_1" BEL
        "netsoc_sdram_bankmachine1_row_2" BEL
        "netsoc_sdram_bankmachine1_row_3" BEL
        "netsoc_sdram_bankmachine1_row_4" BEL
        "netsoc_sdram_bankmachine1_row_5" BEL
        "netsoc_sdram_bankmachine1_row_6" BEL
        "netsoc_sdram_bankmachine1_row_7" BEL
        "netsoc_sdram_bankmachine1_row_8" BEL
        "netsoc_sdram_bankmachine1_row_9" BEL
        "netsoc_sdram_bankmachine1_row_10" BEL
        "netsoc_sdram_bankmachine1_row_11" BEL
        "netsoc_sdram_bankmachine1_row_12" BEL
        "netsoc_sdram_bankmachine2_row_0" BEL
        "netsoc_sdram_bankmachine2_row_1" BEL
        "netsoc_sdram_bankmachine2_row_2" BEL
        "netsoc_sdram_bankmachine2_row_3" BEL
        "netsoc_sdram_bankmachine2_row_4" BEL
        "netsoc_sdram_bankmachine2_row_5" BEL
        "netsoc_sdram_bankmachine2_row_6" BEL
        "netsoc_sdram_bankmachine2_row_7" BEL
        "netsoc_sdram_bankmachine2_row_8" BEL
        "netsoc_sdram_bankmachine2_row_9" BEL
        "netsoc_sdram_bankmachine2_row_10" BEL
        "netsoc_sdram_bankmachine2_row_11" BEL
        "netsoc_sdram_bankmachine2_row_12" BEL
        "netsoc_sdram_bankmachine3_row_0" BEL
        "netsoc_sdram_bankmachine3_row_1" BEL
        "netsoc_sdram_bankmachine3_row_2" BEL
        "netsoc_sdram_bankmachine3_row_3" BEL
        "netsoc_sdram_bankmachine3_row_4" BEL
        "netsoc_sdram_bankmachine3_row_5" BEL
        "netsoc_sdram_bankmachine3_row_6" BEL
        "netsoc_sdram_bankmachine3_row_7" BEL
        "netsoc_sdram_bankmachine3_row_8" BEL
        "netsoc_sdram_bankmachine3_row_9" BEL
        "netsoc_sdram_bankmachine3_row_10" BEL
        "netsoc_sdram_bankmachine3_row_11" BEL
        "netsoc_sdram_bankmachine3_row_12" BEL
        "netsoc_sdram_bankmachine4_row_0" BEL
        "netsoc_sdram_bankmachine4_row_1" BEL
        "netsoc_sdram_bankmachine4_row_2" BEL
        "netsoc_sdram_bankmachine4_row_3" BEL
        "netsoc_sdram_bankmachine4_row_4" BEL
        "netsoc_sdram_bankmachine4_row_5" BEL
        "netsoc_sdram_bankmachine4_row_6" BEL
        "netsoc_sdram_bankmachine4_row_7" BEL
        "netsoc_sdram_bankmachine4_row_8" BEL
        "netsoc_sdram_bankmachine4_row_9" BEL
        "netsoc_sdram_bankmachine4_row_10" BEL
        "netsoc_sdram_bankmachine4_row_11" BEL
        "netsoc_sdram_bankmachine4_row_12" BEL
        "netsoc_sdram_bankmachine5_row_0" BEL
        "netsoc_sdram_bankmachine5_row_1" BEL
        "netsoc_sdram_bankmachine5_row_2" BEL
        "netsoc_sdram_bankmachine5_row_3" BEL
        "netsoc_sdram_bankmachine5_row_4" BEL
        "netsoc_sdram_bankmachine5_row_5" BEL
        "netsoc_sdram_bankmachine5_row_6" BEL
        "netsoc_sdram_bankmachine5_row_7" BEL
        "netsoc_sdram_bankmachine5_row_8" BEL
        "netsoc_sdram_bankmachine5_row_9" BEL
        "netsoc_sdram_bankmachine5_row_10" BEL
        "netsoc_sdram_bankmachine5_row_11" BEL
        "netsoc_sdram_bankmachine5_row_12" BEL
        "netsoc_sdram_bankmachine6_row_0" BEL
        "netsoc_sdram_bankmachine6_row_1" BEL
        "netsoc_sdram_bankmachine6_row_2" BEL
        "netsoc_sdram_bankmachine6_row_3" BEL
        "netsoc_sdram_bankmachine6_row_4" BEL
        "netsoc_sdram_bankmachine6_row_5" BEL
        "netsoc_sdram_bankmachine6_row_6" BEL
        "netsoc_sdram_bankmachine6_row_7" BEL
        "netsoc_sdram_bankmachine6_row_8" BEL
        "netsoc_sdram_bankmachine6_row_9" BEL
        "netsoc_sdram_bankmachine6_row_10" BEL
        "netsoc_sdram_bankmachine6_row_11" BEL
        "netsoc_sdram_bankmachine6_row_12" BEL
        "netsoc_sdram_bankmachine7_row_0" BEL
        "netsoc_sdram_bankmachine7_row_1" BEL
        "netsoc_sdram_bankmachine7_row_2" BEL
        "netsoc_sdram_bankmachine7_row_3" BEL
        "netsoc_sdram_bankmachine7_row_4" BEL
        "netsoc_sdram_bankmachine7_row_5" BEL
        "netsoc_sdram_bankmachine7_row_6" BEL
        "netsoc_sdram_bankmachine7_row_7" BEL
        "netsoc_sdram_bankmachine7_row_8" BEL
        "netsoc_sdram_bankmachine7_row_9" BEL
        "netsoc_sdram_bankmachine7_row_10" BEL
        "netsoc_sdram_bankmachine7_row_11" BEL
        "netsoc_sdram_bankmachine7_row_12" BEL "netsoc_uart_phy_source_valid"
        BEL "netsoc_csrbankarray_interface2_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface2_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface2_bank_bus_dat_r_2" BEL "spiflash_sr_0"
        BEL "spiflash_sr_1" BEL "spiflash_sr_2" BEL "spiflash_sr_3" BEL
        "spiflash_sr_4" BEL "spiflash_sr_5" BEL "spiflash_sr_6" BEL
        "spiflash_sr_7" BEL "spiflash_sr_8" BEL "spiflash_sr_9" BEL
        "spiflash_sr_10" BEL "spiflash_sr_11" BEL "spiflash_sr_12" BEL
        "spiflash_sr_13" BEL "spiflash_sr_14" BEL "spiflash_sr_15" BEL
        "spiflash_sr_16" BEL "spiflash_sr_17" BEL "spiflash_sr_18" BEL
        "spiflash_sr_19" BEL "spiflash_sr_20" BEL "spiflash_sr_21" BEL
        "spiflash_sr_22" BEL "spiflash_sr_23" BEL "spiflash_sr_24" BEL
        "spiflash_sr_25" BEL "spiflash_sr_26" BEL "spiflash_sr_27" BEL
        "spiflash_sr_28" BEL "spiflash_sr_29" BEL "spiflash_sr_30" BEL
        "spiflash_sr_31" BEL "netsoc_csrbankarray_interface5_bank_bus_dat_r_0"
        BEL "netsoc_csrbankarray_interface5_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_7" BEL
        "netsoc_sdram_phaseinjector0_status_0" BEL
        "netsoc_sdram_phaseinjector0_status_1" BEL
        "netsoc_sdram_phaseinjector0_status_2" BEL
        "netsoc_sdram_phaseinjector0_status_3" BEL
        "netsoc_sdram_phaseinjector0_status_4" BEL
        "netsoc_sdram_phaseinjector0_status_5" BEL
        "netsoc_sdram_phaseinjector0_status_6" BEL
        "netsoc_sdram_phaseinjector0_status_7" BEL
        "netsoc_sdram_phaseinjector0_status_8" BEL
        "netsoc_sdram_phaseinjector0_status_9" BEL
        "netsoc_sdram_phaseinjector0_status_10" BEL
        "netsoc_sdram_phaseinjector0_status_11" BEL
        "netsoc_sdram_phaseinjector0_status_12" BEL
        "netsoc_sdram_phaseinjector0_status_13" BEL
        "netsoc_sdram_phaseinjector0_status_14" BEL
        "netsoc_sdram_phaseinjector0_status_15" BEL
        "netsoc_sdram_phaseinjector0_status_16" BEL
        "netsoc_sdram_phaseinjector0_status_17" BEL
        "netsoc_sdram_phaseinjector0_status_18" BEL
        "netsoc_sdram_phaseinjector0_status_19" BEL
        "netsoc_sdram_phaseinjector0_status_20" BEL
        "netsoc_sdram_phaseinjector0_status_21" BEL
        "netsoc_sdram_phaseinjector0_status_22" BEL
        "netsoc_sdram_phaseinjector0_status_23" BEL
        "netsoc_sdram_phaseinjector0_status_24" BEL
        "netsoc_sdram_phaseinjector0_status_25" BEL
        "netsoc_sdram_phaseinjector0_status_26" BEL
        "netsoc_sdram_phaseinjector0_status_27" BEL
        "netsoc_sdram_phaseinjector0_status_28" BEL
        "netsoc_sdram_phaseinjector0_status_29" BEL
        "netsoc_sdram_phaseinjector0_status_30" BEL
        "netsoc_sdram_phaseinjector0_status_31" BEL
        "netsoc_sdram_phaseinjector1_status_0" BEL
        "netsoc_sdram_phaseinjector1_status_1" BEL
        "netsoc_sdram_phaseinjector1_status_2" BEL
        "netsoc_sdram_phaseinjector1_status_3" BEL
        "netsoc_sdram_phaseinjector1_status_4" BEL
        "netsoc_sdram_phaseinjector1_status_5" BEL
        "netsoc_sdram_phaseinjector1_status_6" BEL
        "netsoc_sdram_phaseinjector1_status_7" BEL
        "netsoc_sdram_phaseinjector1_status_8" BEL
        "netsoc_sdram_phaseinjector1_status_9" BEL
        "netsoc_sdram_phaseinjector1_status_10" BEL
        "netsoc_sdram_phaseinjector1_status_11" BEL
        "netsoc_sdram_phaseinjector1_status_12" BEL
        "netsoc_sdram_phaseinjector1_status_13" BEL
        "netsoc_sdram_phaseinjector1_status_14" BEL
        "netsoc_sdram_phaseinjector1_status_15" BEL
        "netsoc_sdram_phaseinjector1_status_16" BEL
        "netsoc_sdram_phaseinjector1_status_17" BEL
        "netsoc_sdram_phaseinjector1_status_18" BEL
        "netsoc_sdram_phaseinjector1_status_19" BEL
        "netsoc_sdram_phaseinjector1_status_20" BEL
        "netsoc_sdram_phaseinjector1_status_21" BEL
        "netsoc_sdram_phaseinjector1_status_22" BEL
        "netsoc_sdram_phaseinjector1_status_23" BEL
        "netsoc_sdram_phaseinjector1_status_24" BEL
        "netsoc_sdram_phaseinjector1_status_25" BEL
        "netsoc_sdram_phaseinjector1_status_26" BEL
        "netsoc_sdram_phaseinjector1_status_27" BEL
        "netsoc_sdram_phaseinjector1_status_28" BEL
        "netsoc_sdram_phaseinjector1_status_29" BEL
        "netsoc_sdram_phaseinjector1_status_30" BEL
        "netsoc_sdram_phaseinjector1_status_31" BEL
        "xilinxmultiregimpl6_regs0_0" BEL "xilinxmultiregimpl6_regs0_1" BEL
        "xilinxmultiregimpl6_regs0_2" BEL "xilinxmultiregimpl6_regs0_3" BEL
        "xilinxmultiregimpl6_regs0_4" BEL "xilinxmultiregimpl6_regs0_5" BEL
        "xilinxmultiregimpl6_regs0_6" BEL "xilinxmultiregimpl6_regs1_0" BEL
        "xilinxmultiregimpl6_regs1_1" BEL "xilinxmultiregimpl6_regs1_2" BEL
        "xilinxmultiregimpl6_regs1_3" BEL "xilinxmultiregimpl6_regs1_4" BEL
        "xilinxmultiregimpl6_regs1_5" BEL "xilinxmultiregimpl6_regs1_6" BEL
        "ddrphy_record2_wrdata_0" BEL "ddrphy_record2_wrdata_1" BEL
        "ddrphy_record2_wrdata_2" BEL "ddrphy_record2_wrdata_3" BEL
        "ddrphy_record2_wrdata_4" BEL "ddrphy_record2_wrdata_5" BEL
        "ddrphy_record2_wrdata_6" BEL "ddrphy_record2_wrdata_7" BEL
        "ddrphy_record2_wrdata_8" BEL "ddrphy_record2_wrdata_9" BEL
        "ddrphy_record2_wrdata_10" BEL "ddrphy_record2_wrdata_11" BEL
        "ddrphy_record2_wrdata_12" BEL "ddrphy_record2_wrdata_13" BEL
        "ddrphy_record2_wrdata_14" BEL "ddrphy_record2_wrdata_15" BEL
        "ddrphy_record2_wrdata_16" BEL "ddrphy_record2_wrdata_17" BEL
        "ddrphy_record2_wrdata_18" BEL "ddrphy_record2_wrdata_19" BEL
        "ddrphy_record2_wrdata_20" BEL "ddrphy_record2_wrdata_21" BEL
        "ddrphy_record2_wrdata_22" BEL "ddrphy_record2_wrdata_23" BEL
        "ddrphy_record2_wrdata_24" BEL "ddrphy_record2_wrdata_25" BEL
        "ddrphy_record2_wrdata_26" BEL "ddrphy_record2_wrdata_27" BEL
        "ddrphy_record2_wrdata_28" BEL "ddrphy_record2_wrdata_29" BEL
        "ddrphy_record2_wrdata_30" BEL "ddrphy_record2_wrdata_31" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_7" BEL
        "netsoc_sdram_dfi_p0_bank_0" BEL "netsoc_sdram_dfi_p0_bank_1" BEL
        "netsoc_sdram_dfi_p0_bank_2" BEL "netsoc_sdram_dfi_p1_bank_0" BEL
        "netsoc_sdram_dfi_p1_bank_1" BEL "netsoc_sdram_dfi_p1_bank_2" BEL
        "netsoc_sdram_bandwidth_cmd_valid" BEL
        "netsoc_sdram_bandwidth_cmd_is_write" BEL
        "netsoc_sdram_bandwidth_cmd_is_read" BEL
        "netsoc_sdram_dfi_p0_address_0" BEL "netsoc_sdram_dfi_p0_address_1"
        BEL "netsoc_sdram_dfi_p0_address_2" BEL
        "netsoc_sdram_dfi_p0_address_3" BEL "netsoc_sdram_dfi_p0_address_4"
        BEL "netsoc_sdram_dfi_p0_address_5" BEL
        "netsoc_sdram_dfi_p0_address_6" BEL "netsoc_sdram_dfi_p0_address_7"
        BEL "netsoc_sdram_dfi_p0_address_8" BEL
        "netsoc_sdram_dfi_p0_address_9" BEL "netsoc_sdram_dfi_p0_address_10"
        BEL "netsoc_sdram_dfi_p0_address_11" BEL
        "netsoc_sdram_dfi_p0_address_12" BEL "netsoc_sdram_dfi_p1_address_0"
        BEL "netsoc_sdram_dfi_p1_address_1" BEL
        "netsoc_sdram_dfi_p1_address_2" BEL "netsoc_sdram_dfi_p1_address_3"
        BEL "netsoc_sdram_dfi_p1_address_4" BEL
        "netsoc_sdram_dfi_p1_address_5" BEL "netsoc_sdram_dfi_p1_address_6"
        BEL "netsoc_sdram_dfi_p1_address_7" BEL
        "netsoc_sdram_dfi_p1_address_8" BEL "netsoc_sdram_dfi_p1_address_9"
        BEL "netsoc_sdram_dfi_p1_address_10" BEL
        "netsoc_sdram_dfi_p1_address_11" BEL "netsoc_sdram_dfi_p1_address_12"
        BEL "netsoc_csrbankarray_interface4_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_7" BEL
        "litedramwishbone2native_state_FSM_FFd4" BEL
        "litedramwishbone2native_state_FSM_FFd3" BEL
        "litedramwishbone2native_state_FSM_FFd2" BEL
        "liteethphygmiimii_state_FSM_FFd2" BEL "multiplexer_state_FSM_FFd3"
        BEL "liteethmacsramreader_state_FSM_FFd2" BEL
        "liteethmacsramreader_state_FSM_FFd1" BEL
        "rx_cdc_graycounter1_q_binary_0" BEL "rx_cdc_graycounter1_q_binary_1"
        BEL "rx_cdc_graycounter1_q_binary_2" BEL
        "rx_cdc_graycounter1_q_binary_3" BEL "rx_cdc_graycounter1_q_binary_4"
        BEL "rx_cdc_graycounter1_q_binary_5" BEL "multiplexer_state_FSM_FFd2"
        BEL "multiplexer_state_FSM_FFd1" BEL "crg_por_0" BEL "crg_por_1" BEL
        "crg_por_2" BEL "crg_por_3" BEL "crg_por_4" BEL "crg_por_5" BEL
        "crg_por_6" BEL "crg_por_7" BEL "crg_por_8" BEL "crg_por_9" BEL
        "crg_por_10" BEL "writer_fifo_level_0" BEL "writer_fifo_level_1" BEL
        "tx_cdc_graycounter0_q_binary_0" BEL "tx_cdc_graycounter0_q_binary_1"
        BEL "tx_cdc_graycounter0_q_binary_2" BEL
        "tx_cdc_graycounter0_q_binary_3" BEL "tx_cdc_graycounter0_q_binary_4"
        BEL "tx_cdc_graycounter0_q_binary_5" BEL "netsoc_sdram_timer_count_2"
        BEL "netsoc_sdram_timer_count_0" BEL "netsoc_sdram_timer_count_1" BEL
        "netsoc_sdram_timer_count_3" BEL "netsoc_sdram_timer_count_4" BEL
        "netsoc_sdram_timer_count_7" BEL "netsoc_sdram_timer_count_5" BEL
        "netsoc_sdram_timer_count_6" BEL "netsoc_counter_0" BEL
        "netsoc_counter_1" BEL "netsoc_sdram_timer_count_8" BEL
        "netsoc_sdram_timer_count_9" BEL "netsoc_uart_phy_tx_bitcount_0" BEL
        "netsoc_uart_phy_tx_bitcount_1" BEL "netsoc_uart_phy_tx_bitcount_2"
        BEL "netsoc_uart_phy_tx_bitcount_3" BEL "netsoc_ctrl_bus_errors_0" BEL
        "netsoc_ctrl_bus_errors_1" BEL "netsoc_ctrl_bus_errors_2" BEL
        "netsoc_ctrl_bus_errors_3" BEL "netsoc_ctrl_bus_errors_4" BEL
        "netsoc_ctrl_bus_errors_5" BEL "netsoc_ctrl_bus_errors_6" BEL
        "netsoc_ctrl_bus_errors_7" BEL "netsoc_ctrl_bus_errors_8" BEL
        "netsoc_ctrl_bus_errors_9" BEL "netsoc_ctrl_bus_errors_10" BEL
        "netsoc_ctrl_bus_errors_11" BEL "netsoc_ctrl_bus_errors_12" BEL
        "netsoc_ctrl_bus_errors_13" BEL "netsoc_ctrl_bus_errors_14" BEL
        "netsoc_ctrl_bus_errors_15" BEL "netsoc_ctrl_bus_errors_16" BEL
        "netsoc_ctrl_bus_errors_17" BEL "netsoc_ctrl_bus_errors_18" BEL
        "netsoc_ctrl_bus_errors_19" BEL "netsoc_ctrl_bus_errors_20" BEL
        "netsoc_ctrl_bus_errors_21" BEL "netsoc_ctrl_bus_errors_22" BEL
        "netsoc_ctrl_bus_errors_23" BEL "netsoc_ctrl_bus_errors_24" BEL
        "netsoc_ctrl_bus_errors_25" BEL "netsoc_ctrl_bus_errors_26" BEL
        "netsoc_ctrl_bus_errors_27" BEL "netsoc_ctrl_bus_errors_28" BEL
        "netsoc_ctrl_bus_errors_29" BEL "netsoc_ctrl_bus_errors_30" BEL
        "netsoc_ctrl_bus_errors_31" BEL "netsoc_uart_phy_rx_bitcount_0" BEL
        "netsoc_uart_phy_rx_bitcount_1" BEL "netsoc_uart_phy_rx_bitcount_2"
        BEL "netsoc_uart_phy_rx_bitcount_3" BEL
        "netsoc_uart_tx_fifo_produce_0" BEL "netsoc_uart_tx_fifo_produce_1"
        BEL "netsoc_uart_tx_fifo_produce_2" BEL
        "netsoc_uart_tx_fifo_produce_3" BEL "netsoc_uart_tx_fifo_consume_0"
        BEL "netsoc_uart_tx_fifo_consume_1" BEL
        "netsoc_uart_tx_fifo_consume_2" BEL "netsoc_uart_tx_fifo_consume_3"
        BEL "netsoc_uart_tx_fifo_level0_0" BEL "netsoc_uart_tx_fifo_level0_1"
        BEL "netsoc_uart_tx_fifo_level0_2" BEL "netsoc_uart_tx_fifo_level0_3"
        BEL "netsoc_uart_tx_fifo_level0_4" BEL "netsoc_uart_rx_fifo_level0_0"
        BEL "netsoc_uart_rx_fifo_level0_1" BEL "netsoc_uart_rx_fifo_level0_2"
        BEL "netsoc_uart_rx_fifo_level0_3" BEL "netsoc_uart_rx_fifo_level0_4"
        BEL "netsoc_uart_rx_fifo_produce_0" BEL
        "netsoc_uart_rx_fifo_produce_1" BEL "netsoc_uart_rx_fifo_produce_2"
        BEL "netsoc_uart_rx_fifo_produce_3" BEL
        "netsoc_uart_rx_fifo_consume_0" BEL "netsoc_uart_rx_fifo_consume_1"
        BEL "netsoc_uart_rx_fifo_consume_2" BEL
        "netsoc_uart_rx_fifo_consume_3" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_2" BEL
        "dna_cnt_0" BEL "dna_cnt_1" BEL "dna_cnt_2" BEL "dna_cnt_3" BEL
        "dna_cnt_4" BEL "dna_cnt_5" BEL "dna_cnt_6" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine0_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine0_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine0_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine1_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine1_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine1_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine2_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine2_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine2_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine3_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine3_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine3_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine4_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine4_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine4_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine5_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine5_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine5_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine6_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine6_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine6_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine7_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine7_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine7_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_twtrcon_count_0" BEL "netsoc_sdram_twtrcon_count_1" BEL
        "netsoc_sdram_twtrcon_count_2" BEL "netsoc_sdram_bandwidth_nreads_0"
        BEL "netsoc_sdram_bandwidth_nreads_1" BEL
        "netsoc_sdram_bandwidth_nreads_2" BEL
        "netsoc_sdram_bandwidth_nreads_3" BEL
        "netsoc_sdram_bandwidth_nreads_4" BEL
        "netsoc_sdram_bandwidth_nreads_5" BEL
        "netsoc_sdram_bandwidth_nreads_6" BEL
        "netsoc_sdram_bandwidth_nreads_7" BEL
        "netsoc_sdram_bandwidth_nreads_8" BEL
        "netsoc_sdram_bandwidth_nreads_9" BEL
        "netsoc_sdram_bandwidth_nreads_10" BEL
        "netsoc_sdram_bandwidth_nreads_11" BEL
        "netsoc_sdram_bandwidth_nreads_12" BEL
        "netsoc_sdram_bandwidth_nreads_13" BEL
        "netsoc_sdram_bandwidth_nreads_14" BEL
        "netsoc_sdram_bandwidth_nreads_15" BEL
        "netsoc_sdram_bandwidth_nreads_16" BEL
        "netsoc_sdram_bandwidth_nreads_17" BEL
        "netsoc_sdram_bandwidth_nreads_18" BEL
        "netsoc_sdram_bandwidth_nreads_19" BEL
        "netsoc_sdram_bandwidth_nreads_20" BEL
        "netsoc_sdram_bandwidth_nreads_21" BEL
        "netsoc_sdram_bandwidth_nreads_22" BEL
        "netsoc_sdram_bandwidth_nreads_23" BEL
        "netsoc_sdram_bandwidth_nwrites_0" BEL
        "netsoc_sdram_bandwidth_nwrites_1" BEL
        "netsoc_sdram_bandwidth_nwrites_2" BEL
        "netsoc_sdram_bandwidth_nwrites_3" BEL
        "netsoc_sdram_bandwidth_nwrites_4" BEL
        "netsoc_sdram_bandwidth_nwrites_5" BEL
        "netsoc_sdram_bandwidth_nwrites_6" BEL
        "netsoc_sdram_bandwidth_nwrites_7" BEL
        "netsoc_sdram_bandwidth_nwrites_8" BEL
        "netsoc_sdram_bandwidth_nwrites_9" BEL
        "netsoc_sdram_bandwidth_nwrites_10" BEL
        "netsoc_sdram_bandwidth_nwrites_11" BEL
        "netsoc_sdram_bandwidth_nwrites_12" BEL
        "netsoc_sdram_bandwidth_nwrites_13" BEL
        "netsoc_sdram_bandwidth_nwrites_14" BEL
        "netsoc_sdram_bandwidth_nwrites_15" BEL
        "netsoc_sdram_bandwidth_nwrites_16" BEL
        "netsoc_sdram_bandwidth_nwrites_17" BEL
        "netsoc_sdram_bandwidth_nwrites_18" BEL
        "netsoc_sdram_bandwidth_nwrites_19" BEL
        "netsoc_sdram_bandwidth_nwrites_20" BEL
        "netsoc_sdram_bandwidth_nwrites_21" BEL
        "netsoc_sdram_bandwidth_nwrites_22" BEL
        "netsoc_sdram_bandwidth_nwrites_23" BEL "preamble_errors_status_0" BEL
        "preamble_errors_status_1" BEL "preamble_errors_status_2" BEL
        "preamble_errors_status_3" BEL "preamble_errors_status_4" BEL
        "preamble_errors_status_5" BEL "preamble_errors_status_6" BEL
        "preamble_errors_status_7" BEL "preamble_errors_status_8" BEL
        "preamble_errors_status_9" BEL "preamble_errors_status_10" BEL
        "preamble_errors_status_11" BEL "preamble_errors_status_12" BEL
        "preamble_errors_status_13" BEL "preamble_errors_status_14" BEL
        "preamble_errors_status_15" BEL "preamble_errors_status_16" BEL
        "preamble_errors_status_17" BEL "preamble_errors_status_18" BEL
        "preamble_errors_status_19" BEL "preamble_errors_status_20" BEL
        "preamble_errors_status_21" BEL "preamble_errors_status_22" BEL
        "preamble_errors_status_23" BEL "preamble_errors_status_24" BEL
        "preamble_errors_status_25" BEL "preamble_errors_status_26" BEL
        "preamble_errors_status_27" BEL "preamble_errors_status_28" BEL
        "preamble_errors_status_29" BEL "preamble_errors_status_30" BEL
        "preamble_errors_status_31" BEL "counter_0" BEL "counter_1" BEL
        "counter_2" BEL "counter_3" BEL "counter_4" BEL "counter_5" BEL
        "counter_6" BEL "counter_7" BEL "counter_8" BEL "crc_errors_status_0"
        BEL "crc_errors_status_1" BEL "crc_errors_status_2" BEL
        "crc_errors_status_3" BEL "crc_errors_status_4" BEL
        "crc_errors_status_5" BEL "crc_errors_status_6" BEL
        "crc_errors_status_7" BEL "crc_errors_status_8" BEL
        "crc_errors_status_9" BEL "crc_errors_status_10" BEL
        "crc_errors_status_11" BEL "crc_errors_status_12" BEL
        "crc_errors_status_13" BEL "crc_errors_status_14" BEL
        "crc_errors_status_15" BEL "crc_errors_status_16" BEL
        "crc_errors_status_17" BEL "crc_errors_status_18" BEL
        "crc_errors_status_19" BEL "crc_errors_status_20" BEL
        "crc_errors_status_21" BEL "crc_errors_status_22" BEL
        "crc_errors_status_23" BEL "crc_errors_status_24" BEL
        "crc_errors_status_25" BEL "crc_errors_status_26" BEL
        "crc_errors_status_27" BEL "crc_errors_status_28" BEL
        "crc_errors_status_29" BEL "crc_errors_status_30" BEL
        "crc_errors_status_31" BEL "writer_counter_0" BEL "writer_counter_1"
        BEL "writer_counter_2" BEL "writer_counter_3" BEL "writer_counter_4"
        BEL "writer_counter_5" BEL "writer_counter_6" BEL "writer_counter_7"
        BEL "writer_counter_8" BEL "writer_counter_9" BEL "writer_counter_10"
        BEL "writer_counter_11" BEL "writer_counter_12" BEL
        "writer_counter_13" BEL "writer_counter_14" BEL "writer_counter_15"
        BEL "writer_counter_16" BEL "writer_counter_17" BEL
        "writer_counter_18" BEL "writer_counter_19" BEL "writer_counter_20"
        BEL "writer_counter_21" BEL "writer_counter_22" BEL
        "writer_counter_23" BEL "writer_counter_24" BEL "writer_counter_25"
        BEL "writer_counter_26" BEL "writer_counter_27" BEL
        "writer_counter_28" BEL "writer_counter_29" BEL "writer_counter_30"
        BEL "writer_counter_31" BEL "netsoc_count_1" BEL "reader_fifo_level_0"
        BEL "reader_fifo_level_1" BEL "netsoc_count_0" BEL "netsoc_count_4"
        BEL "netsoc_count_2" BEL "netsoc_count_3" BEL "netsoc_count_5" BEL
        "netsoc_count_6" BEL "netsoc_count_9" BEL "netsoc_count_7" BEL
        "netsoc_count_8" BEL "netsoc_count_12" BEL "netsoc_count_10" BEL
        "netsoc_count_11" BEL "netsoc_count_15" BEL "netsoc_count_13" BEL
        "netsoc_count_14" BEL "netsoc_count_18" BEL "netsoc_count_16" BEL
        "netsoc_count_17" BEL "refresher_state_FSM_FFd1" BEL "netsoc_count_19"
        BEL "refresher_state_FSM_FFd2" BEL
        "liteethmacsramwriter_state_FSM_FFd2" BEL
        "liteethmacsramwriter_state_FSM_FFd3" BEL
        "liteethmacsramwriter_state_FSM_FFd1" BEL "cache_state_FSM_FFd1" BEL
        "cache_state_FSM_FFd3" BEL "cache_state_FSM_FFd2" BEL
        "bankmachine0_state_FSM_FFd3" BEL "bankmachine1_state_FSM_FFd3" BEL
        "bankmachine0_state_FSM_FFd2" BEL "bankmachine0_state_FSM_FFd1" BEL
        "bankmachine2_state_FSM_FFd3" BEL "bankmachine1_state_FSM_FFd2" BEL
        "bankmachine1_state_FSM_FFd1" BEL "bankmachine2_state_FSM_FFd2" BEL
        "bankmachine2_state_FSM_FFd1" BEL "bankmachine5_state_FSM_FFd1" BEL
        "bankmachine5_state_FSM_FFd3" BEL "bankmachine5_state_FSM_FFd2" BEL
        "bankmachine3_state_FSM_FFd1" BEL "bankmachine3_state_FSM_FFd3" BEL
        "bankmachine3_state_FSM_FFd2" BEL "bankmachine4_state_FSM_FFd1" BEL
        "bankmachine4_state_FSM_FFd3" BEL "bankmachine4_state_FSM_FFd2" BEL
        "bankmachine6_state_FSM_FFd3" BEL "bankmachine6_state_FSM_FFd2" BEL
        "bankmachine7_state_FSM_FFd2" BEL "bankmachine6_state_FSM_FFd1" BEL
        "bankmachine7_state_FSM_FFd3" BEL "bankmachine7_state_FSM_FFd1" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd6" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd8" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd7" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd5" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd4" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd1" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd3" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd2" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd6" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd8" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd7" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd5" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd4" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd2" BEL "sys_counter_0" BEL
        "sys_counter_1" BEL "sys_counter_2" BEL "sys_counter_3" BEL
        "sys_counter_4" BEL "sys_counter_5" BEL "sys_counter_6" BEL
        "sys_counter_7" BEL "sys_counter_8" BEL "sys_counter_9" BEL
        "sys_counter_10" BEL "sys_counter_11" BEL "sys_counter_12" BEL
        "sys_counter_13" BEL "sys_counter_14" BEL "sys_counter_15" BEL
        "sys_counter_16" BEL "sys_counter_17" BEL "sys_counter_18" BEL
        "sys_counter_19" BEL "sys_counter_20" BEL "sys_counter_21" BEL
        "sys_counter_22" BEL "sys_counter_23" BEL "inst_LPM_FF_3" BEL
        "inst_LPM_FF_2" BEL "inst_LPM_FF_1" BEL "inst_LPM_FF_0" BEL "sys_bufg"
        PIN "OSERDES2_pins<1>" PIN "OSERDES2_1_pins<1>" PIN
        "OSERDES2_2_pins<1>" PIN "OSERDES2_3_pins<1>" PIN "OSERDES2_4_pins<1>"
        PIN "OSERDES2_5_pins<1>" PIN "OSERDES2_6_pins<1>" PIN
        "OSERDES2_7_pins<1>" PIN "OSERDES2_8_pins<1>" PIN "OSERDES2_9_pins<1>"
        PIN "OSERDES2_10_pins<1>" PIN "OSERDES2_11_pins<1>" PIN
        "OSERDES2_12_pins<1>" PIN "OSERDES2_13_pins<1>" PIN
        "OSERDES2_14_pins<1>" PIN "OSERDES2_15_pins<1>" PIN
        "OSERDES2_16_pins<1>" PIN "OSERDES2_17_pins<1>" PIN "ISERDES2_pins<3>"
        PIN "ISERDES2_1_pins<3>" PIN "ISERDES2_2_pins<3>" PIN
        "ISERDES2_3_pins<3>" PIN "ISERDES2_4_pins<3>" PIN "ISERDES2_5_pins<3>"
        PIN "ISERDES2_6_pins<3>" PIN "ISERDES2_7_pins<3>" PIN
        "ISERDES2_8_pins<3>" PIN "ISERDES2_9_pins<3>" PIN
        "ISERDES2_10_pins<3>" PIN "ISERDES2_11_pins<3>" PIN
        "ISERDES2_12_pins<3>" PIN "ISERDES2_13_pins<3>" PIN
        "ISERDES2_14_pins<3>" PIN "ISERDES2_15_pins<3>" BEL
        "VexRiscv/_zz_203__2" BEL "VexRiscv/_zz_203__1" BEL
        "VexRiscv/_zz_203__0" BEL "VexRiscv/CsrPlugin_mcause_exceptionCode_3"
        BEL "VexRiscv/CsrPlugin_mcause_exceptionCode_2" BEL
        "VexRiscv/CsrPlugin_mcause_exceptionCode_1" BEL
        "VexRiscv/CsrPlugin_mcause_exceptionCode_0" BEL
        "VexRiscv/CsrPlugin_mtval_31" BEL "VexRiscv/CsrPlugin_mtval_30" BEL
        "VexRiscv/CsrPlugin_mtval_29" BEL "VexRiscv/CsrPlugin_mtval_28" BEL
        "VexRiscv/CsrPlugin_mtval_27" BEL "VexRiscv/CsrPlugin_mtval_26" BEL
        "VexRiscv/CsrPlugin_mtval_25" BEL "VexRiscv/CsrPlugin_mtval_24" BEL
        "VexRiscv/CsrPlugin_mtval_23" BEL "VexRiscv/CsrPlugin_mtval_22" BEL
        "VexRiscv/CsrPlugin_mtval_21" BEL "VexRiscv/CsrPlugin_mtval_20" BEL
        "VexRiscv/CsrPlugin_mtval_19" BEL "VexRiscv/CsrPlugin_mtval_18" BEL
        "VexRiscv/CsrPlugin_mtval_17" BEL "VexRiscv/CsrPlugin_mtval_16" BEL
        "VexRiscv/CsrPlugin_mtval_15" BEL "VexRiscv/CsrPlugin_mtval_14" BEL
        "VexRiscv/CsrPlugin_mtval_13" BEL "VexRiscv/CsrPlugin_mtval_12" BEL
        "VexRiscv/CsrPlugin_mtval_11" BEL "VexRiscv/CsrPlugin_mtval_10" BEL
        "VexRiscv/CsrPlugin_mtval_9" BEL "VexRiscv/CsrPlugin_mtval_8" BEL
        "VexRiscv/CsrPlugin_mtval_7" BEL "VexRiscv/CsrPlugin_mtval_6" BEL
        "VexRiscv/CsrPlugin_mtval_5" BEL "VexRiscv/CsrPlugin_mtval_4" BEL
        "VexRiscv/CsrPlugin_mtval_3" BEL "VexRiscv/CsrPlugin_mtval_2" BEL
        "VexRiscv/CsrPlugin_mtval_1" BEL "VexRiscv/CsrPlugin_mtval_0" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_wr" BEL
        "VexRiscv/execute_to_memory_MEMORY_STORE" BEL
        "VexRiscv/decode_to_execute_ALU_BITWISE_CTRL_0" BEL
        "VexRiscv/decode_to_execute_MEMORY_STORE" BEL
        "VexRiscv/CsrPlugin_mstatus_MIE" BEL
        "VexRiscv/CsrPlugin_mstatus_MPP_1" BEL
        "VexRiscv/CsrPlugin_mstatus_MPP_0" BEL
        "VexRiscv/CsrPlugin_mstatus_MPIE" BEL "VexRiscv/CsrPlugin_mepc_31" BEL
        "VexRiscv/CsrPlugin_mepc_30" BEL "VexRiscv/CsrPlugin_mepc_29" BEL
        "VexRiscv/CsrPlugin_mepc_28" BEL "VexRiscv/CsrPlugin_mepc_27" BEL
        "VexRiscv/CsrPlugin_mepc_26" BEL "VexRiscv/CsrPlugin_mepc_25" BEL
        "VexRiscv/CsrPlugin_mepc_24" BEL "VexRiscv/CsrPlugin_mepc_23" BEL
        "VexRiscv/CsrPlugin_mepc_22" BEL "VexRiscv/CsrPlugin_mepc_21" BEL
        "VexRiscv/CsrPlugin_mepc_20" BEL "VexRiscv/CsrPlugin_mepc_19" BEL
        "VexRiscv/CsrPlugin_mepc_18" BEL "VexRiscv/CsrPlugin_mepc_17" BEL
        "VexRiscv/CsrPlugin_mepc_16" BEL "VexRiscv/CsrPlugin_mepc_15" BEL
        "VexRiscv/CsrPlugin_mepc_14" BEL "VexRiscv/CsrPlugin_mepc_13" BEL
        "VexRiscv/CsrPlugin_mepc_12" BEL "VexRiscv/CsrPlugin_mepc_11" BEL
        "VexRiscv/CsrPlugin_mepc_10" BEL "VexRiscv/CsrPlugin_mepc_9" BEL
        "VexRiscv/CsrPlugin_mepc_8" BEL "VexRiscv/CsrPlugin_mepc_7" BEL
        "VexRiscv/CsrPlugin_mepc_6" BEL "VexRiscv/CsrPlugin_mepc_5" BEL
        "VexRiscv/CsrPlugin_mepc_4" BEL "VexRiscv/CsrPlugin_mepc_3" BEL
        "VexRiscv/CsrPlugin_mepc_2" BEL "VexRiscv/CsrPlugin_mepc_1" BEL
        "VexRiscv/CsrPlugin_mepc_0" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW_1" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW_0" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_31" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_30" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_29" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_28" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_27" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_26" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_25" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_24" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_23" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_22" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_21" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_20" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_19" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_18" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_17" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_16" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_15" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_14" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_13" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_12" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_11" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_10" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_9" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_8" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_7" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_6" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_5" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_4" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_3" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_2" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_1" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_address_0" BEL
        "VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW_1" BEL
        "VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW_0" BEL
        "VexRiscv/_zz_201__31" BEL "VexRiscv/_zz_201__30" BEL
        "VexRiscv/_zz_201__29" BEL "VexRiscv/_zz_201__28" BEL
        "VexRiscv/_zz_201__27" BEL "VexRiscv/_zz_201__26" BEL
        "VexRiscv/_zz_201__25" BEL "VexRiscv/_zz_201__24" BEL
        "VexRiscv/_zz_201__23" BEL "VexRiscv/_zz_201__22" BEL
        "VexRiscv/_zz_201__21" BEL "VexRiscv/_zz_201__20" BEL
        "VexRiscv/_zz_201__19" BEL "VexRiscv/_zz_201__18" BEL
        "VexRiscv/_zz_201__17" BEL "VexRiscv/_zz_201__16" BEL
        "VexRiscv/_zz_201__15" BEL "VexRiscv/_zz_201__14" BEL
        "VexRiscv/_zz_201__13" BEL "VexRiscv/_zz_201__12" BEL
        "VexRiscv/_zz_201__11" BEL "VexRiscv/_zz_201__10" BEL
        "VexRiscv/_zz_201__9" BEL "VexRiscv/_zz_201__8" BEL
        "VexRiscv/_zz_201__7" BEL "VexRiscv/_zz_201__6" BEL
        "VexRiscv/_zz_201__5" BEL "VexRiscv/_zz_201__4" BEL
        "VexRiscv/_zz_201__3" BEL "VexRiscv/_zz_201__2" BEL
        "VexRiscv/_zz_201__1" BEL "VexRiscv/_zz_201__0" BEL
        "VexRiscv/CsrPlugin_mie_MSIE" BEL "VexRiscv/CsrPlugin_mie_MTIE" BEL
        "VexRiscv/CsrPlugin_mie_MEIE" BEL "VexRiscv/CsrPlugin_mtvec_base_29"
        BEL "VexRiscv/CsrPlugin_mtvec_base_28" BEL
        "VexRiscv/CsrPlugin_mtvec_base_27" BEL
        "VexRiscv/CsrPlugin_mtvec_base_26" BEL
        "VexRiscv/CsrPlugin_mtvec_base_25" BEL
        "VexRiscv/CsrPlugin_mtvec_base_24" BEL
        "VexRiscv/CsrPlugin_mtvec_base_23" BEL
        "VexRiscv/CsrPlugin_mtvec_base_22" BEL
        "VexRiscv/CsrPlugin_mtvec_base_21" BEL
        "VexRiscv/CsrPlugin_mtvec_base_20" BEL
        "VexRiscv/CsrPlugin_mtvec_base_19" BEL
        "VexRiscv/CsrPlugin_mtvec_base_18" BEL
        "VexRiscv/CsrPlugin_mtvec_base_17" BEL
        "VexRiscv/CsrPlugin_mtvec_base_16" BEL
        "VexRiscv/CsrPlugin_mtvec_base_15" BEL
        "VexRiscv/CsrPlugin_mtvec_base_14" BEL
        "VexRiscv/CsrPlugin_mtvec_base_13" BEL
        "VexRiscv/CsrPlugin_mtvec_base_12" BEL
        "VexRiscv/CsrPlugin_mtvec_base_11" BEL
        "VexRiscv/CsrPlugin_mtvec_base_10" BEL
        "VexRiscv/CsrPlugin_mtvec_base_9" BEL
        "VexRiscv/CsrPlugin_mtvec_base_8" BEL
        "VexRiscv/CsrPlugin_mtvec_base_7" BEL
        "VexRiscv/CsrPlugin_mtvec_base_6" BEL
        "VexRiscv/CsrPlugin_mtvec_base_5" BEL
        "VexRiscv/CsrPlugin_mtvec_base_4" BEL
        "VexRiscv/CsrPlugin_mtvec_base_3" BEL
        "VexRiscv/CsrPlugin_mtvec_base_2" BEL
        "VexRiscv/CsrPlugin_mtvec_base_1" BEL
        "VexRiscv/CsrPlugin_mtvec_base_0" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_31" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_30" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_29" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_28" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_27" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_26" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_25" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_24" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_23" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_22" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_21" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_20" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_19" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_18" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_17" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_16" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_15" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_14" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_13" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_12" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_11" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_10" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_9" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_8" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_7" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_6" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_5" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_4" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_3" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_2" BEL
        "VexRiscv/execute_to_memory_BRANCH_CALC_1" BEL
        "VexRiscv/decode_to_execute_RS1_31" BEL
        "VexRiscv/decode_to_execute_RS1_30" BEL
        "VexRiscv/decode_to_execute_RS1_29" BEL
        "VexRiscv/decode_to_execute_RS1_28" BEL
        "VexRiscv/decode_to_execute_RS1_27" BEL
        "VexRiscv/decode_to_execute_RS1_26" BEL
        "VexRiscv/decode_to_execute_RS1_25" BEL
        "VexRiscv/decode_to_execute_RS1_24" BEL
        "VexRiscv/decode_to_execute_RS1_23" BEL
        "VexRiscv/decode_to_execute_RS1_22" BEL
        "VexRiscv/decode_to_execute_RS1_21" BEL
        "VexRiscv/decode_to_execute_RS1_20" BEL
        "VexRiscv/decode_to_execute_RS1_19" BEL
        "VexRiscv/decode_to_execute_RS1_18" BEL
        "VexRiscv/decode_to_execute_RS1_17" BEL
        "VexRiscv/decode_to_execute_RS1_16" BEL
        "VexRiscv/decode_to_execute_RS1_15" BEL
        "VexRiscv/decode_to_execute_RS1_14" BEL
        "VexRiscv/decode_to_execute_RS1_13" BEL
        "VexRiscv/decode_to_execute_RS1_12" BEL
        "VexRiscv/decode_to_execute_RS1_11" BEL
        "VexRiscv/decode_to_execute_RS1_10" BEL
        "VexRiscv/decode_to_execute_RS1_9" BEL
        "VexRiscv/decode_to_execute_RS1_8" BEL
        "VexRiscv/decode_to_execute_RS1_7" BEL
        "VexRiscv/decode_to_execute_RS1_6" BEL
        "VexRiscv/decode_to_execute_RS1_5" BEL
        "VexRiscv/decode_to_execute_RS1_4" BEL
        "VexRiscv/decode_to_execute_RS1_3" BEL
        "VexRiscv/decode_to_execute_RS1_2" BEL
        "VexRiscv/decode_to_execute_RS1_1" BEL
        "VexRiscv/decode_to_execute_RS1_0" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_31" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_30" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_29" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_28" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_27" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_26" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_25" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_24" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_23" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_22" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_21" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_20" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_19" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_18" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_17" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_16" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_15" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_14" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_13" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_12" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_11" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_10" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_9" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_8" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_7" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_6" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_5" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_4" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_3" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_2" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_1" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_31" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_30" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_29" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_28" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_27" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_26" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_25" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_24" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_23" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_22" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_21" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_20" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_19" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_18" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_17" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_16" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_15" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_14" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_13" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_12" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_11" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_10" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_9" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_8" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_7" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_6" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_5" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_4" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_3" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_2" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_1" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_result_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_64" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_63" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_62" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_61" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_60" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_59" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_58" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_57" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_56" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_55" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_54" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_53" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_52" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_51" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_50" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_49" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_48" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_47" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_46" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_45" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_44" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_43" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_42" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_41" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_40" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_39" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_38" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_37" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_36" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_35" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_34" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_33" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_32" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_31" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_30" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_29" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_28" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_27" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_26" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_25" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_24" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_23" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_22" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_21" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_20" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_19" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_18" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_17" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_16" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_15" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_14" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_13" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_12" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_11" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_10" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_9" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_8" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_7" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_6" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_5" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_4" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_3" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_2" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_1" BEL
        "VexRiscv/memory_MulDivIterativePlugin_accumulator_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_31" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_30" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_29" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_28" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_27" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_26" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_25" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_24" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_23" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_22" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_21" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_20" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_19" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_18" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_17" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_16" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_15" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_14" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_13" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_12" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_11" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_10" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_9" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_8" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_7" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_6" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_5" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_4" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_3" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_2" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_1" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs2_0" BEL
        "VexRiscv/execute_LightShifterPlugin_amplitudeReg_4" BEL
        "VexRiscv/execute_LightShifterPlugin_amplitudeReg_3" BEL
        "VexRiscv/execute_LightShifterPlugin_amplitudeReg_2" BEL
        "VexRiscv/execute_LightShifterPlugin_amplitudeReg_1" BEL
        "VexRiscv/execute_LightShifterPlugin_amplitudeReg_0" BEL
        "VexRiscv/decode_to_execute_RS2_31" BEL
        "VexRiscv/decode_to_execute_RS2_30" BEL
        "VexRiscv/decode_to_execute_RS2_29" BEL
        "VexRiscv/decode_to_execute_RS2_28" BEL
        "VexRiscv/decode_to_execute_RS2_27" BEL
        "VexRiscv/decode_to_execute_RS2_26" BEL
        "VexRiscv/decode_to_execute_RS2_25" BEL
        "VexRiscv/decode_to_execute_RS2_24" BEL
        "VexRiscv/decode_to_execute_RS2_23" BEL
        "VexRiscv/decode_to_execute_RS2_22" BEL
        "VexRiscv/decode_to_execute_RS2_21" BEL
        "VexRiscv/decode_to_execute_RS2_20" BEL
        "VexRiscv/decode_to_execute_RS2_19" BEL
        "VexRiscv/decode_to_execute_RS2_18" BEL
        "VexRiscv/decode_to_execute_RS2_17" BEL
        "VexRiscv/decode_to_execute_RS2_16" BEL
        "VexRiscv/decode_to_execute_RS2_15" BEL
        "VexRiscv/decode_to_execute_RS2_14" BEL
        "VexRiscv/decode_to_execute_RS2_13" BEL
        "VexRiscv/decode_to_execute_RS2_12" BEL
        "VexRiscv/decode_to_execute_RS2_11" BEL
        "VexRiscv/decode_to_execute_RS2_10" BEL
        "VexRiscv/decode_to_execute_RS2_9" BEL
        "VexRiscv/decode_to_execute_RS2_8" BEL
        "VexRiscv/decode_to_execute_RS2_7" BEL
        "VexRiscv/decode_to_execute_RS2_6" BEL
        "VexRiscv/decode_to_execute_RS2_5" BEL
        "VexRiscv/decode_to_execute_RS2_4" BEL
        "VexRiscv/decode_to_execute_RS2_3" BEL
        "VexRiscv/decode_to_execute_RS2_2" BEL
        "VexRiscv/decode_to_execute_RS2_1" BEL
        "VexRiscv/decode_to_execute_RS2_0" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory" BEL
        "VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_31" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_30" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_29" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_28" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_27" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_26" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_25" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_24" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_23" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_22" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_21" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_20" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_19" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_18" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_17" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_16" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_15" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_14" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_13" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_12" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_11" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_10" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_9" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_8" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_7" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_6" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_5" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_4" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_3" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_2" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_1" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_0" BEL
        "VexRiscv/memory_to_writeBack_PC_31" BEL
        "VexRiscv/memory_to_writeBack_PC_30" BEL
        "VexRiscv/memory_to_writeBack_PC_29" BEL
        "VexRiscv/memory_to_writeBack_PC_28" BEL
        "VexRiscv/memory_to_writeBack_PC_27" BEL
        "VexRiscv/memory_to_writeBack_PC_26" BEL
        "VexRiscv/memory_to_writeBack_PC_25" BEL
        "VexRiscv/memory_to_writeBack_PC_24" BEL
        "VexRiscv/memory_to_writeBack_PC_23" BEL
        "VexRiscv/memory_to_writeBack_PC_22" BEL
        "VexRiscv/memory_to_writeBack_PC_21" BEL
        "VexRiscv/memory_to_writeBack_PC_20" BEL
        "VexRiscv/memory_to_writeBack_PC_19" BEL
        "VexRiscv/memory_to_writeBack_PC_18" BEL
        "VexRiscv/memory_to_writeBack_PC_17" BEL
        "VexRiscv/memory_to_writeBack_PC_16" BEL
        "VexRiscv/memory_to_writeBack_PC_15" BEL
        "VexRiscv/memory_to_writeBack_PC_14" BEL
        "VexRiscv/memory_to_writeBack_PC_13" BEL
        "VexRiscv/memory_to_writeBack_PC_12" BEL
        "VexRiscv/memory_to_writeBack_PC_11" BEL
        "VexRiscv/memory_to_writeBack_PC_10" BEL
        "VexRiscv/memory_to_writeBack_PC_9" BEL
        "VexRiscv/memory_to_writeBack_PC_8" BEL
        "VexRiscv/memory_to_writeBack_PC_7" BEL
        "VexRiscv/memory_to_writeBack_PC_6" BEL
        "VexRiscv/memory_to_writeBack_PC_5" BEL
        "VexRiscv/memory_to_writeBack_PC_4" BEL
        "VexRiscv/memory_to_writeBack_PC_3" BEL
        "VexRiscv/memory_to_writeBack_PC_2" BEL
        "VexRiscv/execute_to_memory_PC_31" BEL
        "VexRiscv/execute_to_memory_PC_30" BEL
        "VexRiscv/execute_to_memory_PC_29" BEL
        "VexRiscv/execute_to_memory_PC_28" BEL
        "VexRiscv/execute_to_memory_PC_27" BEL
        "VexRiscv/execute_to_memory_PC_26" BEL
        "VexRiscv/execute_to_memory_PC_25" BEL
        "VexRiscv/execute_to_memory_PC_24" BEL
        "VexRiscv/execute_to_memory_PC_23" BEL
        "VexRiscv/execute_to_memory_PC_22" BEL
        "VexRiscv/execute_to_memory_PC_21" BEL
        "VexRiscv/execute_to_memory_PC_20" BEL
        "VexRiscv/execute_to_memory_PC_19" BEL
        "VexRiscv/execute_to_memory_PC_18" BEL
        "VexRiscv/execute_to_memory_PC_17" BEL
        "VexRiscv/execute_to_memory_PC_16" BEL
        "VexRiscv/execute_to_memory_PC_15" BEL
        "VexRiscv/execute_to_memory_PC_14" BEL
        "VexRiscv/execute_to_memory_PC_13" BEL
        "VexRiscv/execute_to_memory_PC_12" BEL
        "VexRiscv/execute_to_memory_PC_11" BEL
        "VexRiscv/execute_to_memory_PC_10" BEL
        "VexRiscv/execute_to_memory_PC_9" BEL
        "VexRiscv/execute_to_memory_PC_8" BEL
        "VexRiscv/execute_to_memory_PC_7" BEL
        "VexRiscv/execute_to_memory_PC_6" BEL
        "VexRiscv/execute_to_memory_PC_5" BEL
        "VexRiscv/execute_to_memory_PC_4" BEL
        "VexRiscv/execute_to_memory_PC_3" BEL
        "VexRiscv/execute_to_memory_PC_2" BEL
        "VexRiscv/writeBack_arbitration_isValid" BEL
        "VexRiscv/memory_to_writeBack_REGFILE_WRITE_VALID" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_ENABLE" BEL
        "VexRiscv/memory_to_writeBack_ENV_CTRL_0" BEL
        "VexRiscv/execute_to_memory_REGFILE_WRITE_VALID" BEL
        "VexRiscv/execute_to_memory_IS_MUL" BEL
        "VexRiscv/execute_to_memory_MEMORY_ENABLE" BEL
        "VexRiscv/execute_to_memory_ALIGNEMENT_FAULT" BEL
        "VexRiscv/execute_to_memory_BRANCH_DO" BEL
        "VexRiscv/execute_to_memory_ENV_CTRL_0" BEL
        "VexRiscv/execute_to_memory_IS_DIV" BEL
        "VexRiscv/decode_to_execute_PC_31" BEL
        "VexRiscv/decode_to_execute_PC_30" BEL
        "VexRiscv/decode_to_execute_PC_29" BEL
        "VexRiscv/decode_to_execute_PC_28" BEL
        "VexRiscv/decode_to_execute_PC_27" BEL
        "VexRiscv/decode_to_execute_PC_26" BEL
        "VexRiscv/decode_to_execute_PC_25" BEL
        "VexRiscv/decode_to_execute_PC_24" BEL
        "VexRiscv/decode_to_execute_PC_23" BEL
        "VexRiscv/decode_to_execute_PC_22" BEL
        "VexRiscv/decode_to_execute_PC_21" BEL
        "VexRiscv/decode_to_execute_PC_20" BEL
        "VexRiscv/decode_to_execute_PC_19" BEL
        "VexRiscv/decode_to_execute_PC_18" BEL
        "VexRiscv/decode_to_execute_PC_17" BEL
        "VexRiscv/decode_to_execute_PC_16" BEL
        "VexRiscv/decode_to_execute_PC_15" BEL
        "VexRiscv/decode_to_execute_PC_14" BEL
        "VexRiscv/decode_to_execute_PC_13" BEL
        "VexRiscv/decode_to_execute_PC_12" BEL
        "VexRiscv/decode_to_execute_PC_11" BEL
        "VexRiscv/decode_to_execute_PC_10" BEL
        "VexRiscv/decode_to_execute_PC_9" BEL
        "VexRiscv/decode_to_execute_PC_8" BEL
        "VexRiscv/decode_to_execute_PC_7" BEL
        "VexRiscv/decode_to_execute_PC_6" BEL
        "VexRiscv/decode_to_execute_PC_5" BEL
        "VexRiscv/decode_to_execute_PC_4" BEL
        "VexRiscv/decode_to_execute_PC_3" BEL
        "VexRiscv/decode_to_execute_PC_2" BEL
        "VexRiscv/execute_to_memory_BYPASSABLE_MEMORY_STAGE" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_5" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_4" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_3" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_2" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_1" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_counter_value_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_5" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_4" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_3" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_2" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_1" BEL
        "VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs1_32" BEL
        "VexRiscv/memory_MulDivIterativePlugin_rs1_31" BEL
        "VexRiscv/_zz_324__31" BEL "VexRiscv/_zz_324__30" BEL
        "VexRiscv/_zz_324__29" BEL "VexRiscv/_zz_324__28" BEL
        "VexRiscv/_zz_324__27" BEL "VexRiscv/_zz_324__26" BEL
        "VexRiscv/_zz_324__25" BEL "VexRiscv/_zz_324__24" BEL
        "VexRiscv/_zz_324__23" BEL "VexRiscv/_zz_324__22" BEL
        "VexRiscv/_zz_324__21" BEL "VexRiscv/_zz_324__20" BEL
        "VexRiscv/_zz_324__19" BEL "VexRiscv/_zz_324__18" BEL
        "VexRiscv/_zz_324__17" BEL "VexRiscv/_zz_324__16" BEL
        "VexRiscv/_zz_324__15" BEL "VexRiscv/_zz_324__14" BEL
        "VexRiscv/_zz_324__13" BEL "VexRiscv/_zz_324__12" BEL
        "VexRiscv/_zz_324__11" BEL "VexRiscv/_zz_324__10" BEL
        "VexRiscv/_zz_324__9" BEL "VexRiscv/_zz_324__8" BEL
        "VexRiscv/_zz_324__7" BEL "VexRiscv/_zz_324__6" BEL
        "VexRiscv/_zz_324__5" BEL "VexRiscv/_zz_324__4" BEL
        "VexRiscv/_zz_324__3" BEL "VexRiscv/_zz_324__2" BEL
        "VexRiscv/_zz_324__1" BEL "VexRiscv/_zz_163__4" BEL
        "VexRiscv/_zz_163__3" BEL "VexRiscv/_zz_163__2" BEL
        "VexRiscv/_zz_163__1" BEL "VexRiscv/_zz_163__0" BEL
        "VexRiscv/_zz_117__31" BEL "VexRiscv/_zz_117__30" BEL
        "VexRiscv/_zz_117__29" BEL "VexRiscv/_zz_117__28" BEL
        "VexRiscv/_zz_117__27" BEL "VexRiscv/_zz_117__26" BEL
        "VexRiscv/_zz_117__25" BEL "VexRiscv/_zz_117__24" BEL
        "VexRiscv/_zz_117__23" BEL "VexRiscv/_zz_117__22" BEL
        "VexRiscv/_zz_117__21" BEL "VexRiscv/_zz_117__20" BEL
        "VexRiscv/_zz_117__19" BEL "VexRiscv/_zz_117__18" BEL
        "VexRiscv/_zz_117__17" BEL "VexRiscv/_zz_117__16" BEL
        "VexRiscv/_zz_117__15" BEL "VexRiscv/_zz_117__14" BEL
        "VexRiscv/_zz_117__13" BEL "VexRiscv/_zz_117__12" BEL
        "VexRiscv/_zz_117__11" BEL "VexRiscv/_zz_117__10" BEL
        "VexRiscv/_zz_117__9" BEL "VexRiscv/_zz_117__8" BEL
        "VexRiscv/_zz_117__7" BEL "VexRiscv/_zz_117__6" BEL
        "VexRiscv/_zz_117__5" BEL "VexRiscv/_zz_117__4" BEL
        "VexRiscv/_zz_117__3" BEL "VexRiscv/_zz_117__2" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_31" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_30" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_29" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_28" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_27" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_26" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_25" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_24" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_23" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_22" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_21" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_20" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_19" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_18" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_17" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_16" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_15" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_14" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_13" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_12" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_11" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_10" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_9" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_8" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_7" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_6" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_5" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_4" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_3" BEL
        "VexRiscv/IBusCachedPlugin_fetchPc_pcReg_2" BEL
        "VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_29" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_28" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_14" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_13" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_12" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_11" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_10" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_9" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_8" BEL
        "VexRiscv/memory_to_writeBack_INSTRUCTION_7" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_size_1" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_size_0" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_29" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_28" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_14" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_13" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_12" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_11" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_10" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_9" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_8" BEL
        "VexRiscv/execute_to_memory_INSTRUCTION_7" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_ready" BEL
        "VexRiscv/CsrPlugin_hadException" BEL
        "VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_4" BEL
        "VexRiscv/_zz_108_" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_31" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_30" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_29" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_28" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_27" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_26" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_25" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_24" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_23" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_22" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_21" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_20" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_19" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_18" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_17" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_16" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_15" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_14" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_13" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_12" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_11" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_10" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_9" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_8" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_7" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_6" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_5" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_4" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_3" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_2" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_1" BEL
        "VexRiscv/dBus_cmd_halfPipe_regs_payload_data_0" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_31" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_30" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_29" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_28" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_27" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_26" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_25" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_24" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_23" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_22" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_21" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_20" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_19" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_18" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_17" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_16" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_15" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_14" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_13" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_12" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_11" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_10" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_9" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_8" BEL
        "VexRiscv/decode_to_execute_INSTRUCTION_7" BEL
        "VexRiscv/decode_to_execute_IS_RS1_SIGNED" BEL
        "VexRiscv/decode_to_execute_SHIFT_CTRL_1" BEL
        "VexRiscv/decode_to_execute_SHIFT_CTRL_0" BEL
        "VexRiscv/decode_to_execute_IS_MUL" BEL
        "VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE" BEL
        "VexRiscv/decode_to_execute_SRC1_CTRL_1" BEL
        "VexRiscv/decode_to_execute_SRC1_CTRL_0" BEL
        "VexRiscv/decode_to_execute_CSR_WRITE_OPCODE" BEL
        "VexRiscv/decode_to_execute_ALU_CTRL_1" BEL
        "VexRiscv/decode_to_execute_ALU_CTRL_0" BEL
        "VexRiscv/decode_to_execute_MEMORY_ENABLE" BEL
        "VexRiscv/decode_to_execute_IS_RS2_SIGNED" BEL
        "VexRiscv/decode_to_execute_SRC_USE_SUB_LESS" BEL
        "VexRiscv/decode_to_execute_SRC2_CTRL_1" BEL
        "VexRiscv/decode_to_execute_SRC2_CTRL_0" BEL
        "VexRiscv/decode_to_execute_ENV_CTRL_0" BEL
        "VexRiscv/decode_to_execute_IS_DIV" BEL
        "VexRiscv/decode_to_execute_IS_CSR" BEL
        "VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE" BEL
        "VexRiscv/decode_to_execute_SRC2_FORCE_ZERO" BEL
        "VexRiscv/decode_to_execute_BRANCH_CTRL_1" BEL
        "VexRiscv/decode_to_execute_BRANCH_CTRL_0" BEL
        "VexRiscv/decode_to_execute_SRC_LESS_UNSIGNED" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_needRevert" BEL
        "VexRiscv/CsrPlugin_mcause_interrupt" BEL "VexRiscv/_zz_164__31" BEL
        "VexRiscv/_zz_164__30" BEL "VexRiscv/_zz_164__29" BEL
        "VexRiscv/_zz_164__28" BEL "VexRiscv/_zz_164__27" BEL
        "VexRiscv/_zz_164__26" BEL "VexRiscv/_zz_164__25" BEL
        "VexRiscv/_zz_164__24" BEL "VexRiscv/_zz_164__23" BEL
        "VexRiscv/_zz_164__22" BEL "VexRiscv/_zz_164__21" BEL
        "VexRiscv/_zz_164__20" BEL "VexRiscv/_zz_164__19" BEL
        "VexRiscv/_zz_164__18" BEL "VexRiscv/_zz_164__17" BEL
        "VexRiscv/_zz_164__16" BEL "VexRiscv/_zz_164__15" BEL
        "VexRiscv/_zz_164__14" BEL "VexRiscv/_zz_164__13" BEL
        "VexRiscv/_zz_164__12" BEL "VexRiscv/_zz_164__11" BEL
        "VexRiscv/_zz_164__10" BEL "VexRiscv/_zz_164__9" BEL
        "VexRiscv/_zz_164__8" BEL "VexRiscv/_zz_164__7" BEL
        "VexRiscv/_zz_164__6" BEL "VexRiscv/_zz_164__5" BEL
        "VexRiscv/_zz_164__4" BEL "VexRiscv/_zz_164__3" BEL
        "VexRiscv/_zz_164__2" BEL "VexRiscv/_zz_164__1" BEL
        "VexRiscv/_zz_164__0" BEL "VexRiscv/_zz_150_" BEL
        "VexRiscv/externalInterruptArray_regNext_2" BEL
        "VexRiscv/externalInterruptArray_regNext_1" BEL
        "VexRiscv/externalInterruptArray_regNext_0" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_31" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_30" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_29" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_28" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_27" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_26" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_25" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_24" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_23" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_22" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_21" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_20" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_19" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_18" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_17" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_16" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_15" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_14" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_13" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_12" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_11" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_10" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_9" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_8" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_7" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_6" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_5" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_4" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_3" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_2" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_1" BEL
        "VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_0" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_6" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_5" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_4" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_3" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_2" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_1" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_0" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex_2" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex_1" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex_0" BEL
        "VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_31" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_30" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_29" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_28" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_27" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_26" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_25" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_24" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_23" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_22" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_21" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_20" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_19" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_18" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_17" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_16" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_15" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_14" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_13" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_12" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_11" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_10" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_9" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_8" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_7" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_6" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_5" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_4" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_3" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_2" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_1" BEL
        "VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_0" BEL
        "VexRiscv/IBusCachedPlugin_cache/_zz_3_" BEL
        "VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_31" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_30" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_29" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_28" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_27" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_26" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_25" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_24" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_23" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_22" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_21" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_20" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_19" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_18" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_17" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_16" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_15" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_14" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_13" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_12" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_11" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_10" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_9" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_8" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_7" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_6" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_address_5" BEL
        "netsoc_uart_phy_rx_busy" BEL "netsoc_sdram_cmd_payload_ras" BEL
        "netsoc_uart_phy_tx_busy" BEL "netsoc_uart_tx_pending" BEL
        "netsoc_uart_rx_fifo_readable" BEL "netsoc_uart_rx_pending" BEL
        "netsoc_timer0_zero_pending" BEL "spiflash_dq_oe" BEL
        "netsoc_sdram_bankmachine0_row_opened" BEL "spiflash_cs_n" BEL
        "spiflash_bus_ack" BEL "netsoc_sdram_bankmachine0_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine1_row_opened" BEL
        "netsoc_sdram_bankmachine2_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine1_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine2_row_opened" BEL
        "netsoc_sdram_bankmachine4_row_opened" BEL
        "netsoc_sdram_bankmachine3_row_opened" BEL
        "netsoc_sdram_bankmachine3_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine5_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine4_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine5_row_opened" BEL
        "netsoc_sdram_bankmachine6_row_opened" BEL
        "netsoc_sdram_bankmachine6_twtpcon_ready" BEL
        "netsoc_sdram_twtrcon_ready" BEL
        "netsoc_sdram_bankmachine7_row_opened" BEL
        "netsoc_sdram_bankmachine7_twtpcon_ready" BEL "netsoc_grant" BEL
        "netsoc_uart_tx_fifo_readable" BEL "reader_done_pending" BEL
        "serial_tx" BEL "netsoc_sdram_time1_0" BEL "netsoc_sdram_time1_1" BEL
        "netsoc_sdram_time1_2" BEL "netsoc_sdram_time1_3" BEL
        "netsoc_sdram_time0_0" BEL "netsoc_sdram_time0_1" BEL
        "netsoc_sdram_time0_2" BEL "netsoc_sdram_time0_3" BEL
        "netsoc_sdram_time0_4" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_2" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_1" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_0" BEL
        "VexRiscv/memory_MulDivIterativePlugin_div_done" BEL
        "VexRiscv/CsrPlugin_interrupt_valid" BEL
        "VexRiscv/IBusCachedPlugin_injector_decodeRemoved" BEL
        "VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_valid" BEL
        "VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending" BEL
        "spiflash_clk" BEL "netsoc_bus_wishbone_ack" BEL
        "reader_slot_storage_full" BEL "writer_storage_full" BEL
        "reset_storage_full" BEL "reader_eventmanager_storage_full" BEL
        "spiflash_bitbang_en_storage_full" BEL "netsoc_timer0_en_storage_full"
        BEL "netsoc_timer0_eventmanager_storage_full" BEL "mode0" BEL
        "reader_fifo_consume" BEL "writer_fifo_consume" BEL
        "writer_fifo_produce" BEL "reader_fifo_produce" BEL "writer_slot" BEL
        "VexRiscv/memory_arbitration_isValid" BEL
        "VexRiscv/execute_arbitration_isValid" BEL
        "VexRiscv/execute_LightShifterPlugin_isActive" BEL
        "netsoc_sram_bus_ack" BEL "slave_sel_r_1" BEL "sram0_bus_ack1" BEL
        "sram1_bus_ack1" BEL "netsoc_interface_we" BEL
        "liteethphygmiimii_state_FSM_FFd1" BEL "VexRiscv/CsrPlugin_mip_MSIP"
        BEL "VexRiscv/CsrPlugin_mip_MEIP" BEL
        "VexRiscv/CsrPlugin_interrupt_code_3" BEL "VexRiscv/_zz_204_" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack"
        BEL "VexRiscv/_zz_162_" BEL
        "VexRiscv/decode_to_execute_REGFILE_WRITE_VALID" BEL
        "VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2" BEL
        "VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1" BEL
        "VexRiscv/_zz_116_" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_2" BEL
        "ddrphy_record2_wrdata_mask_0_BRB0" BEL
        "ddrphy_record2_wrdata_mask_0_BRB1" BEL
        "ddrphy_record2_wrdata_mask_0_BRB2" BEL
        "litedramwishbone2native_state_FSM_FFd1_BRB0" BEL
        "litedramwishbone2native_state_FSM_FFd1_BRB2" BEL
        "litedramwishbone2native_state_FSM_FFd1_BRB3" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB4"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB2"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB4"
        BEL "ddrphy_rddata_sr_4_BRB2" BEL "new_master_wdata_ready_BRB0" BEL
        "new_master_wdata_ready_BRB1" BEL "new_master_wdata_ready_BRB2" BEL
        "new_master_wdata_ready_BRB3" BEL "new_master_wdata_ready_BRB4" BEL
        "new_master_wdata_ready_BRB5" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_3_BRB0" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_3_BRB1" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_3_BRB2" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_3_BRB3" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_3_BRB4" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_3_BRB5" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_4_BRB0" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_4_BRB1" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_4_BRB3" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_4_BRB4" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_4_BRB5" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_5_BRB1" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_5_BRB2" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_5_BRB3" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_5_BRB4" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_5_BRB5" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd3_BRB0" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd3_BRB1" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd3_BRB2" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd3_BRB3" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd3_BRB4" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd3_BRB5" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd1_BRB0" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd1_BRB1" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd1_BRB2" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd1_BRB5" BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB1"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB2"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB3"
        BEL
        "VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB5"
        BEL "ddrphy_rddata_sr_3_BRB0" BEL "new_master_rdata_valid0_BRB25" BEL
        "new_master_rdata_valid0_BRB30" BEL "new_master_rdata_valid0_BRB35"
        BEL "ddrphy_rddata_sr_2_BRB0" BEL "ddrphy_rddata_sr_4_BRB5" BEL
        "netsoc_sdram_dfi_p0_rddata_en_BRB0" BEL
        "netsoc_sdram_dfi_p0_rddata_en_BRB3" BEL "ddrphy_rddata_sr_1_BRB0" BEL
        "ddrphy_rddata_sr_1_BRB1" BEL "ddrphy_rddata_sr_1_BRB5" BEL
        "ddrphy_rddata_sr_3_BRB5" BEL "new_master_rdata_valid0_BRB27" BEL
        "new_master_rdata_valid0_BRB36" BEL "ddrphy_rddata_sr_2_BRB6" BEL
        "ddrphy_rddata_sr_2_BRB7" BEL "new_master_rdata_valid4_BRB0" BEL
        "new_master_rdata_valid4_BRB1" BEL "new_master_rdata_valid4_BRB2" BEL
        "new_master_rdata_valid4_BRB3" BEL "new_master_rdata_valid4_BRB4" BEL
        "new_master_rdata_valid4_BRB5" BEL "ddrphy_rddata_sr_2_BRB5" BEL
        "ddrphy_rddata_sr_3_BRB13" BEL "new_master_rdata_valid3_BRB1" BEL
        "new_master_rdata_valid3_BRB14" BEL "new_master_rdata_valid3_BRB16"
        BEL "new_master_rdata_valid3_BRB2" BEL "new_master_rdata_valid3_BRB3"
        BEL "new_master_rdata_valid3_BRB4" BEL "new_master_rdata_valid3_BRB30"
        BEL "ddrphy_rddata_sr_4_BRB15" BEL "ddrphy_rddata_sr_4_BRB18" BEL
        "new_master_rdata_valid2_BRB21" BEL "new_master_rdata_valid2_BRB26"
        BEL "new_master_rdata_valid2_BRB3" BEL "new_master_rdata_valid2_BRB4"
        BEL "netsoc_sdram_dfi_p0_rddata_en_BRB1" BEL
        "netsoc_sdram_dfi_p0_rddata_en_BRB12" BEL
        "netsoc_sdram_dfi_p0_rddata_en_BRB14" BEL
        "netsoc_sdram_dfi_p0_rddata_en_BRB7" BEL
        "netsoc_sdram_dfi_p0_rddata_en_BRB17" BEL
        "netsoc_sdram_dfi_p0_rddata_en_BRB19" BEL
        "netsoc_sdram_dfi_p0_rddata_en_BRB20" BEL "VexRiscv/_zz_114_" BEL
        "FDPE" BEL "FDPE_1" BEL "FDPE_2" BEL "FDPE_3" BEL
        "Mmux_netsoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2363_OUT121_FRB"
        BEL
        "Mmux_GND_1_o_netsoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2354_OUT7111131_FRB"
        BEL
        "Mmux_GND_1_o_netsoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2354_OUT7111141_FRB"
        BEL
        "Mmux_GND_1_o_netsoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2354_OUT621113111_FRB"
        BEL
        "Mmux_GND_1_o_netsoc_csrbankarray_interface1_bank_bus_adr[4]_mux_2347_OUT4141_FRB"
        BEL "bankmachine0_state_FSM_FFd1-In11_FRB" BEL "storage_full_2" PIN
        "Mram_mem_grain01_pins<20>" PIN "Mram_mem_grain01_pins<21>" PIN
        "Mram_mem_grain31_pins<20>" PIN "Mram_mem_grain31_pins<21>" PIN
        "Mram_mem_grain11_pins<20>" PIN "Mram_mem_grain11_pins<21>" PIN
        "Mram_mem_grain21_pins<20>" PIN "Mram_mem_grain21_pins<21>" PIN
        "Mram_mem_grain0_11_pins<20>" PIN "Mram_mem_grain0_11_pins<21>" PIN
        "Mram_mem_grain1_11_pins<20>" PIN "Mram_mem_grain1_11_pins<21>" PIN
        "Mram_mem_grain2_11_pins<20>" PIN "Mram_mem_grain2_11_pins<21>" PIN
        "Mram_mem_grain3_11_pins<20>" PIN "Mram_mem_grain3_11_pins<21>" PIN
        "Mram_mem_4_pins<18>" PIN "Mram_mem_4_pins<19>" PIN
        "Mram_mem_3_pins<18>" PIN "Mram_mem_3_pins<19>" PIN
        "Mram_storage_125_pins<20>" PIN "Mram_mem_13_pins<9>" PIN
        "Mram_mem_11_pins<9>" PIN "Mram_mem_12_pins<9>" PIN
        "Mram_mem_14_pins<9>" PIN "Mram_mem_15_pins<9>" PIN
        "Mram_mem_16_pins<9>" PIN "Mram_mem_17_pins<9>" PIN
        "Mram_mem_110_pins<9>" PIN "Mram_mem_18_pins<9>" PIN
        "Mram_mem_19_pins<9>" PIN "Mram_mem_111_pins<9>" PIN
        "Mram_mem_112_pins<9>" PIN "Mram_mem_113_pins<9>" PIN
        "Mram_mem_114_pins<9>" PIN "Mram_mem_115_pins<9>" PIN
        "Mram_mem_116_pins<9>" PIN "Mram_tag_mem1_pins<10>" PIN
        "Mram_data_mem1_pins<9>" PIN "Mram_data_mem4_pins<9>" PIN
        "Mram_data_mem2_pins<9>" PIN "Mram_data_mem3_pins<9>" PIN
        "Mram_storage_131_pins<17>" PIN "Mram_storage_132_pins<21>" PIN
        "Mram_storage_124_pins<16>" PIN "Mram_tag_mem2_pins<11>" PIN
        "VexRiscv/Mram_RegFilePlugin_regFile1_pins<16>" PIN
        "VexRiscv/Mram_RegFilePlugin_regFile1_pins<17>" PIN
        "VexRiscv/Mram_RegFilePlugin_regFile_pins<16>" PIN
        "VexRiscv/Mram_RegFilePlugin_regFile_pins<17>" PIN
        "VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_pins<16>" PIN
        "VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_pins<17>" PIN
        "VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_pins<18>" PIN
        "VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_pins<19>" PIN
        "Mram_mem32_pins<14>" PIN "Mram_mem31_pins<14>" PIN
        "Mram_mem30_pins<14>" PIN "Mram_mem29_pins<14>" PIN
        "Mram_mem28_pins<14>" PIN "Mram_mem27_pins<14>" PIN
        "Mram_mem26_pins<14>" PIN "Mram_mem25_pins<14>" PIN
        "Mram_mem24_pins<14>" PIN "Mram_mem23_pins<14>" PIN
        "Mram_mem22_pins<14>" PIN "Mram_mem21_pins<14>" PIN
        "Mram_mem20_pins<14>" PIN "Mram_mem19_pins<14>" PIN
        "Mram_mem18_pins<14>" PIN "Mram_mem17_pins<14>" PIN
        "Mram_mem16_pins<14>" PIN "Mram_mem15_pins<14>" PIN
        "Mram_mem14_pins<14>" PIN "Mram_mem13_pins<14>" PIN
        "Mram_mem12_pins<14>" PIN "Mram_mem11_pins<14>" PIN
        "Mram_mem10_pins<14>" PIN "Mram_mem9_pins<14>" PIN
        "Mram_mem8_pins<14>" PIN "Mram_mem7_pins<14>" PIN "Mram_mem6_pins<14>"
        PIN "Mram_mem5_pins<14>" PIN "Mram_mem4_pins<14>" PIN
        "Mram_mem3_pins<14>" PIN "Mram_mem2_pins<14>" PIN "Mram_mem1_pins<14>"
        BEL "Mshreg_ddrphy_rddata_sr_1_BRB3" BEL "ddrphy_rddata_sr_1_BRB3" BEL
        "Mshreg_ddrphy_rddata_sr_1_BRB2" BEL "ddrphy_rddata_sr_1_BRB2" BEL
        "Mshreg_ddrphy_rddata_sr_1_BRB4" BEL "ddrphy_rddata_sr_1_BRB4" BEL
        "Mshreg_ddrphy_rddata_sr_2_BRB8" BEL "ddrphy_rddata_sr_2_BRB8" BEL
        "Mshreg_ddrphy_rddata_sr_2_BRB9" BEL "ddrphy_rddata_sr_2_BRB9" BEL
        "Mshreg_ddrphy_rddata_sr_2_BRB10" BEL "ddrphy_rddata_sr_2_BRB10" BEL
        "Mshreg_ddrphy_rddata_sr_2_BRB11" BEL "ddrphy_rddata_sr_2_BRB11" BEL
        "Mshreg_ddrphy_rddata_sr_2_BRB12" BEL "ddrphy_rddata_sr_2_BRB12" BEL
        "Mshreg_new_master_rdata_valid3_BRB6" BEL
        "new_master_rdata_valid3_BRB61" BEL
        "Mshreg_new_master_rdata_valid2_BRB14" BEL
        "new_master_rdata_valid2_BRB14" BEL
        "Mshreg_new_master_rdata_valid2_BRB16" BEL
        "new_master_rdata_valid2_BRB16" BEL
        "Mshreg_new_master_rdata_valid3_BRB7" BEL
        "new_master_rdata_valid3_BRB7" BEL "Mshreg_ddrphy_rddata_sr_3_BRB1"
        BEL "ddrphy_rddata_sr_3_BRB1" BEL "Mshreg_ddrphy_rddata_sr_3_BRB14"
        BEL "ddrphy_rddata_sr_3_BRB14" BEL "Mshreg_ddrphy_rddata_sr_3_BRB15"
        BEL "ddrphy_rddata_sr_3_BRB15" BEL "Mshreg_ddrphy_rddata_sr_3_BRB17"
        BEL "ddrphy_rddata_sr_3_BRB17" BEL "Mshreg_ddrphy_rddata_sr_3_BRB6"
        BEL "ddrphy_rddata_sr_3_BRB6" BEL
        "Mshreg_new_master_rdata_valid3_BRB9" BEL
        "new_master_rdata_valid3_BRB91" BEL
        "Mshreg_new_master_rdata_valid3_BRB0" BEL
        "new_master_rdata_valid3_BRB01" BEL
        "Mshreg_new_master_rdata_valid3_BRB8" BEL
        "new_master_rdata_valid3_BRB81" BEL
        "Mshreg_new_master_rdata_valid3_BRB10" BEL
        "new_master_rdata_valid3_BRB10" BEL
        "Mshreg_new_master_rdata_valid3_BRB11" BEL
        "new_master_rdata_valid3_BRB11" BEL
        "Mshreg_new_master_rdata_valid3_BRB12" BEL
        "new_master_rdata_valid3_BRB12" BEL
        "Mshreg_new_master_rdata_valid3_BRB13" BEL
        "new_master_rdata_valid3_BRB13" BEL
        "Mshreg_new_master_rdata_valid3_BRB15" BEL
        "new_master_rdata_valid3_BRB15" BEL
        "Mshreg_new_master_rdata_valid3_BRB17" BEL
        "new_master_rdata_valid3_BRB17" BEL
        "Mshreg_new_master_rdata_valid3_BRB18" BEL
        "new_master_rdata_valid3_BRB18" BEL
        "Mshreg_new_master_rdata_valid3_BRB20" BEL
        "new_master_rdata_valid3_BRB20" BEL
        "Mshreg_new_master_rdata_valid3_BRB22" BEL
        "new_master_rdata_valid3_BRB22" BEL
        "Mshreg_new_master_rdata_valid3_BRB23" BEL
        "new_master_rdata_valid3_BRB23" BEL
        "Mshreg_new_master_rdata_valid3_BRB25" BEL
        "new_master_rdata_valid3_BRB25" BEL
        "Mshreg_new_master_rdata_valid3_BRB27" BEL
        "new_master_rdata_valid3_BRB27" BEL
        "Mshreg_new_master_rdata_valid1_BRB21" BEL
        "new_master_rdata_valid1_BRB21" BEL
        "Mshreg_new_master_rdata_valid1_BRB26" BEL
        "new_master_rdata_valid1_BRB26" BEL
        "Mshreg_new_master_rdata_valid3_BRB32" BEL
        "new_master_rdata_valid3_BRB32" BEL
        "Mshreg_new_master_rdata_valid3_BRB28" BEL
        "new_master_rdata_valid3_BRB28" BEL
        "Mshreg_new_master_rdata_valid3_BRB31" BEL
        "new_master_rdata_valid3_BRB31" BEL
        "Mshreg_new_master_rdata_valid3_BRB33" BEL
        "new_master_rdata_valid3_BRB33" BEL "Mshreg_ddrphy_rddata_sr_4_BRB6"
        BEL "ddrphy_rddata_sr_4_BRB6" BEL "Mshreg_ddrphy_rddata_sr_4_BRB13"
        BEL "ddrphy_rddata_sr_4_BRB13" BEL "Mshreg_ddrphy_rddata_sr_4_BRB16"
        BEL "ddrphy_rddata_sr_4_BRB16" BEL "Mshreg_ddrphy_rddata_sr_4_BRB17"
        BEL "ddrphy_rddata_sr_4_BRB17" BEL
        "Mshreg_new_master_rdata_valid2_BRB5" BEL
        "new_master_rdata_valid2_BRB5" BEL
        "Mshreg_new_master_rdata_valid2_BRB19" BEL
        "new_master_rdata_valid2_BRB19" BEL
        "Mshreg_new_master_rdata_valid2_BRB24" BEL
        "new_master_rdata_valid2_BRB24" BEL
        "Mshreg_new_master_rdata_valid2_BRB29" BEL
        "new_master_rdata_valid2_BRB29" BEL
        "Mshreg_new_master_rdata_valid2_BRB1" BEL
        "new_master_rdata_valid2_BRB1" BEL
        "Mshreg_new_master_rdata_valid2_BRB34" BEL
        "new_master_rdata_valid2_BRB34" BEL
        "Mshreg_new_master_rdata_valid2_BRB36" BEL
        "new_master_rdata_valid2_BRB36" BEL
        "Mshreg_new_master_rdata_valid2_BRB38" BEL
        "new_master_rdata_valid2_BRB38" BEL
        "Mshreg_new_master_rdata_valid2_BRB2" BEL
        "new_master_rdata_valid2_BRB2" BEL
        "Mshreg_new_master_rdata_valid2_BRB43" BEL
        "new_master_rdata_valid2_BRB43" BEL
        "Mshreg_new_master_rdata_valid2_BRB39" BEL
        "new_master_rdata_valid2_BRB39" BEL
        "Mshreg_new_master_rdata_valid2_BRB41" BEL
        "new_master_rdata_valid2_BRB41" BEL
        "Mshreg_new_master_rdata_valid2_BRB44" BEL
        "new_master_rdata_valid2_BRB44" BEL
        "Mshreg_new_master_rdata_valid2_BRB46" BEL
        "new_master_rdata_valid2_BRB46" BEL
        "Mshreg_new_master_rdata_valid2_BRB47" BEL
        "new_master_rdata_valid2_BRB47" BEL
        "Mshreg_new_master_rdata_valid2_BRB49" BEL
        "new_master_rdata_valid2_BRB49" BEL
        "Mshreg_new_master_rdata_valid2_BRB51" BEL
        "new_master_rdata_valid2_BRB51" BEL
        "Mshreg_new_master_rdata_valid2_BRB53" BEL
        "new_master_rdata_valid2_BRB53" BEL
        "Mshreg_new_master_rdata_valid1_BRB30" BEL
        "new_master_rdata_valid1_BRB30" BEL
        "Mshreg_new_master_rdata_valid1_BRB35" BEL
        "new_master_rdata_valid1_BRB35" BEL
        "Mshreg_new_master_rdata_valid1_BRB40" BEL
        "new_master_rdata_valid1_BRB40" BEL
        "Mshreg_new_master_rdata_valid1_BRB45" BEL
        "new_master_rdata_valid1_BRB45" BEL
        "Mshreg_new_master_rdata_valid1_BRB3" BEL
        "new_master_rdata_valid1_BRB3" BEL
        "Mshreg_new_master_rdata_valid1_BRB48" BEL
        "new_master_rdata_valid1_BRB48" BEL
        "Mshreg_new_master_rdata_valid1_BRB52" BEL
        "new_master_rdata_valid1_BRB52" BEL
        "Mshreg_new_master_rdata_valid1_BRB55" BEL
        "new_master_rdata_valid1_BRB55" BEL "sys_rst_shift1" BEL
        "sys_rst_shift2" BEL "sys_rst_shift3" BEL
        "new_master_rdata_valid3_BRB6" BEL "new_master_rdata_valid3_BRB9" BEL
        "sys_rst_shift11" BEL "sys_rst_shift21" BEL "sys_rst_shift31" BEL
        "new_master_rdata_valid3_BRB0" BEL "new_master_rdata_valid3_BRB8" BEL
        "Mram_storage_17/SP" BEL "Mram_storage_17/DP" BEL "Mram_storage_11/SP"
        BEL "Mram_storage_11/DP" BEL "Mram_storage_16/SP" BEL
        "Mram_storage_16/DP" BEL "Mram_storage_110/SP" BEL
        "Mram_storage_110/DP" BEL "Mram_storage_18/SP" BEL
        "Mram_storage_18/DP" BEL "Mram_storage_19/SP" BEL "Mram_storage_19/DP"
        BEL "Mram_storage_120/SP" BEL "Mram_storage_120/DP" BEL
        "Mram_storage_121/SP" BEL "Mram_storage_121/DP" BEL
        "Mram_storage_23/SP" BEL "Mram_storage_23/DP" BEL "Mram_storage_21/SP"
        BEL "Mram_storage_21/DP" BEL "Mram_storage_22/SP" BEL
        "Mram_storage_22/DP" BEL "Mram_storage_24/SP" BEL "Mram_storage_24/DP"
        BEL "Mram_storage_25/SP" BEL "Mram_storage_25/DP" BEL
        "Mram_storage_26/SP" BEL "Mram_storage_26/DP" BEL "Mram_storage_27/SP"
        BEL "Mram_storage_27/DP" BEL "Mram_storage_28/SP" BEL
        "Mram_storage_28/DP" BEL "Mram_storage_101/DP" BEL
        "Mram_storage_101/SP" BEL "Mram_storage_1010/DP" BEL
        "Mram_storage_1010/SP" BEL "Mram_storage_1011/DP" BEL
        "Mram_storage_1011/SP" BEL "Mram_storage_1012/DP" BEL
        "Mram_storage_1012/SP" BEL "Mram_storage_1013/DP" BEL
        "Mram_storage_1013/SP" BEL "Mram_storage_1014/DP" BEL
        "Mram_storage_1014/SP" BEL "Mram_storage_1015/DP" BEL
        "Mram_storage_1015/SP" BEL "Mram_storage_1016/DP" BEL
        "Mram_storage_1016/SP" BEL "Mram_storage_1017/DP" BEL
        "Mram_storage_1017/SP" BEL "Mram_storage_1018/DP" BEL
        "Mram_storage_1018/SP" BEL "Mram_storage_1019/DP" BEL
        "Mram_storage_1019/SP" BEL "Mram_storage_102/DP" BEL
        "Mram_storage_102/SP" BEL "Mram_storage_1020/DP" BEL
        "Mram_storage_1020/SP" BEL "Mram_storage_1021/DP" BEL
        "Mram_storage_1021/SP" BEL "Mram_storage_1022/DP" BEL
        "Mram_storage_1022/SP" BEL "Mram_storage_103/DP" BEL
        "Mram_storage_103/SP" BEL "Mram_storage_104/DP" BEL
        "Mram_storage_104/SP" BEL "Mram_storage_105/DP" BEL
        "Mram_storage_105/SP" BEL "Mram_storage_106/DP" BEL
        "Mram_storage_106/SP" BEL "Mram_storage_107/DP" BEL
        "Mram_storage_107/SP" BEL "Mram_storage_108/DP" BEL
        "Mram_storage_108/SP" BEL "Mram_storage_109/DP" BEL
        "Mram_storage_109/SP" BEL "Mram_storage_141/DP" BEL
        "Mram_storage_141/SP" BEL "Mram_storage_1410/DP" BEL
        "Mram_storage_1410/SP" BEL "Mram_storage_1411/DP" BEL
        "Mram_storage_1411/SP" BEL "Mram_storage_1412/DP" BEL
        "Mram_storage_1412/SP" BEL "Mram_storage_1413/DP" BEL
        "Mram_storage_1413/SP" BEL "Mram_storage_1414/DP" BEL
        "Mram_storage_1414/SP" BEL "Mram_storage_1415/DP" BEL
        "Mram_storage_1415/SP" BEL "Mram_storage_1416/DP" BEL
        "Mram_storage_1416/SP" BEL "Mram_storage_1417/DP" BEL
        "Mram_storage_1417/SP" BEL "Mram_storage_1418/DP" BEL
        "Mram_storage_1418/SP" BEL "Mram_storage_1419/DP" BEL
        "Mram_storage_1419/SP" BEL "Mram_storage_142/DP" BEL
        "Mram_storage_142/SP" BEL "Mram_storage_1420/DP" BEL
        "Mram_storage_1420/SP" BEL "Mram_storage_1421/DP" BEL
        "Mram_storage_1421/SP" BEL "Mram_storage_1422/DP" BEL
        "Mram_storage_1422/SP" BEL "Mram_storage_1423/DP" BEL
        "Mram_storage_1423/SP" BEL "Mram_storage_1424/DP" BEL
        "Mram_storage_1424/SP" BEL "Mram_storage_1425/DP" BEL
        "Mram_storage_1425/SP" BEL "Mram_storage_1426/DP" BEL
        "Mram_storage_1426/SP" BEL "Mram_storage_1427/DP" BEL
        "Mram_storage_1427/SP" BEL "Mram_storage_1428/DP" BEL
        "Mram_storage_1428/SP" BEL "Mram_storage_1429/DP" BEL
        "Mram_storage_1429/SP" BEL "Mram_storage_143/DP" BEL
        "Mram_storage_143/SP" BEL "Mram_storage_1430/DP" BEL
        "Mram_storage_1430/SP" BEL "Mram_storage_1431/DP" BEL
        "Mram_storage_1431/SP" BEL "Mram_storage_1432/DP" BEL
        "Mram_storage_1432/SP" BEL "Mram_storage_1433/DP" BEL
        "Mram_storage_1433/SP" BEL "Mram_storage_144/DP" BEL
        "Mram_storage_144/SP" BEL "Mram_storage_145/DP" BEL
        "Mram_storage_145/SP" BEL "Mram_storage_146/DP" BEL
        "Mram_storage_146/SP" BEL "Mram_storage_147/DP" BEL
        "Mram_storage_147/SP" BEL "Mram_storage_148/DP" BEL
        "Mram_storage_148/SP" BEL "Mram_storage_149/DP" BEL
        "Mram_storage_149/SP" BEL "Mram_storage_151/DP" BEL
        "Mram_storage_151/SP" BEL "Mram_storage_1510/DP" BEL
        "Mram_storage_1510/SP" BEL "Mram_storage_1511/DP" BEL
        "Mram_storage_1511/SP" BEL "Mram_storage_1512/DP" BEL
        "Mram_storage_1512/SP" BEL "Mram_storage_152/DP" BEL
        "Mram_storage_152/SP" BEL "Mram_storage_153/DP" BEL
        "Mram_storage_153/SP" BEL "Mram_storage_154/DP" BEL
        "Mram_storage_154/SP" BEL "Mram_storage_155/DP" BEL
        "Mram_storage_155/SP" BEL "Mram_storage_156/DP" BEL
        "Mram_storage_156/SP" BEL "Mram_storage_157/DP" BEL
        "Mram_storage_157/SP" BEL "Mram_storage_158/DP" BEL
        "Mram_storage_158/SP" BEL "Mram_storage_159/DP" BEL
        "Mram_storage_159/SP" BEL "Mram_storage_31/DP" BEL
        "Mram_storage_31/SP" BEL "Mram_storage_310/DP" BEL
        "Mram_storage_310/SP" BEL "Mram_storage_311/DP" BEL
        "Mram_storage_311/SP" BEL "Mram_storage_312/DP" BEL
        "Mram_storage_312/SP" BEL "Mram_storage_313/DP" BEL
        "Mram_storage_313/SP" BEL "Mram_storage_314/DP" BEL
        "Mram_storage_314/SP" BEL "Mram_storage_315/DP" BEL
        "Mram_storage_315/SP" BEL "Mram_storage_316/DP" BEL
        "Mram_storage_316/SP" BEL "Mram_storage_317/DP" BEL
        "Mram_storage_317/SP" BEL "Mram_storage_318/DP" BEL
        "Mram_storage_318/SP" BEL "Mram_storage_319/DP" BEL
        "Mram_storage_319/SP" BEL "Mram_storage_32/DP" BEL
        "Mram_storage_32/SP" BEL "Mram_storage_320/DP" BEL
        "Mram_storage_320/SP" BEL "Mram_storage_321/DP" BEL
        "Mram_storage_321/SP" BEL "Mram_storage_322/DP" BEL
        "Mram_storage_322/SP" BEL "Mram_storage_33/DP" BEL
        "Mram_storage_33/SP" BEL "Mram_storage_34/DP" BEL "Mram_storage_34/SP"
        BEL "Mram_storage_35/DP" BEL "Mram_storage_35/SP" BEL
        "Mram_storage_36/DP" BEL "Mram_storage_36/SP" BEL "Mram_storage_37/DP"
        BEL "Mram_storage_37/SP" BEL "Mram_storage_38/DP" BEL
        "Mram_storage_38/SP" BEL "Mram_storage_39/DP" BEL "Mram_storage_39/SP"
        BEL "Mram_storage_41/DP" BEL "Mram_storage_41/SP" BEL
        "Mram_storage_410/DP" BEL "Mram_storage_410/SP" BEL
        "Mram_storage_411/DP" BEL "Mram_storage_411/SP" BEL
        "Mram_storage_412/DP" BEL "Mram_storage_412/SP" BEL
        "Mram_storage_413/DP" BEL "Mram_storage_413/SP" BEL
        "Mram_storage_414/DP" BEL "Mram_storage_414/SP" BEL
        "Mram_storage_415/DP" BEL "Mram_storage_415/SP" BEL
        "Mram_storage_416/DP" BEL "Mram_storage_416/SP" BEL
        "Mram_storage_417/DP" BEL "Mram_storage_417/SP" BEL
        "Mram_storage_418/DP" BEL "Mram_storage_418/SP" BEL
        "Mram_storage_419/DP" BEL "Mram_storage_419/SP" BEL
        "Mram_storage_42/DP" BEL "Mram_storage_42/SP" BEL
        "Mram_storage_420/DP" BEL "Mram_storage_420/SP" BEL
        "Mram_storage_421/DP" BEL "Mram_storage_421/SP" BEL
        "Mram_storage_422/DP" BEL "Mram_storage_422/SP" BEL
        "Mram_storage_43/DP" BEL "Mram_storage_43/SP" BEL "Mram_storage_44/DP"
        BEL "Mram_storage_44/SP" BEL "Mram_storage_45/DP" BEL
        "Mram_storage_45/SP" BEL "Mram_storage_46/DP" BEL "Mram_storage_46/SP"
        BEL "Mram_storage_47/DP" BEL "Mram_storage_47/SP" BEL
        "Mram_storage_48/DP" BEL "Mram_storage_48/SP" BEL "Mram_storage_49/DP"
        BEL "Mram_storage_49/SP" BEL "Mram_storage_51/DP" BEL
        "Mram_storage_51/SP" BEL "Mram_storage_510/DP" BEL
        "Mram_storage_510/SP" BEL "Mram_storage_511/DP" BEL
        "Mram_storage_511/SP" BEL "Mram_storage_512/DP" BEL
        "Mram_storage_512/SP" BEL "Mram_storage_513/DP" BEL
        "Mram_storage_513/SP" BEL "Mram_storage_514/DP" BEL
        "Mram_storage_514/SP" BEL "Mram_storage_515/DP" BEL
        "Mram_storage_515/SP" BEL "Mram_storage_516/DP" BEL
        "Mram_storage_516/SP" BEL "Mram_storage_517/DP" BEL
        "Mram_storage_517/SP" BEL "Mram_storage_518/DP" BEL
        "Mram_storage_518/SP" BEL "Mram_storage_519/DP" BEL
        "Mram_storage_519/SP" BEL "Mram_storage_52/DP" BEL
        "Mram_storage_52/SP" BEL "Mram_storage_520/DP" BEL
        "Mram_storage_520/SP" BEL "Mram_storage_521/DP" BEL
        "Mram_storage_521/SP" BEL "Mram_storage_522/DP" BEL
        "Mram_storage_522/SP" BEL "Mram_storage_53/DP" BEL
        "Mram_storage_53/SP" BEL "Mram_storage_54/DP" BEL "Mram_storage_54/SP"
        BEL "Mram_storage_55/DP" BEL "Mram_storage_55/SP" BEL
        "Mram_storage_56/DP" BEL "Mram_storage_56/SP" BEL "Mram_storage_57/DP"
        BEL "Mram_storage_57/SP" BEL "Mram_storage_58/DP" BEL
        "Mram_storage_58/SP" BEL "Mram_storage_59/DP" BEL "Mram_storage_59/SP"
        BEL "Mram_storage_61/DP" BEL "Mram_storage_61/SP" BEL
        "Mram_storage_610/DP" BEL "Mram_storage_610/SP" BEL
        "Mram_storage_611/DP" BEL "Mram_storage_611/SP" BEL
        "Mram_storage_612/DP" BEL "Mram_storage_612/SP" BEL
        "Mram_storage_613/DP" BEL "Mram_storage_613/SP" BEL
        "Mram_storage_614/DP" BEL "Mram_storage_614/SP" BEL
        "Mram_storage_615/DP" BEL "Mram_storage_615/SP" BEL
        "Mram_storage_616/DP" BEL "Mram_storage_616/SP" BEL
        "Mram_storage_617/DP" BEL "Mram_storage_617/SP" BEL
        "Mram_storage_618/DP" BEL "Mram_storage_618/SP" BEL
        "Mram_storage_619/DP" BEL "Mram_storage_619/SP" BEL
        "Mram_storage_62/DP" BEL "Mram_storage_62/SP" BEL
        "Mram_storage_620/DP" BEL "Mram_storage_620/SP" BEL
        "Mram_storage_621/DP" BEL "Mram_storage_621/SP" BEL
        "Mram_storage_622/DP" BEL "Mram_storage_622/SP" BEL
        "Mram_storage_63/DP" BEL "Mram_storage_63/SP" BEL "Mram_storage_64/DP"
        BEL "Mram_storage_64/SP" BEL "Mram_storage_65/DP" BEL
        "Mram_storage_65/SP" BEL "Mram_storage_66/DP" BEL "Mram_storage_66/SP"
        BEL "Mram_storage_67/DP" BEL "Mram_storage_67/SP" BEL
        "Mram_storage_68/DP" BEL "Mram_storage_68/SP" BEL "Mram_storage_69/DP"
        BEL "Mram_storage_69/SP" BEL "Mram_storage_71/DP" BEL
        "Mram_storage_71/SP" BEL "Mram_storage_710/DP" BEL
        "Mram_storage_710/SP" BEL "Mram_storage_711/DP" BEL
        "Mram_storage_711/SP" BEL "Mram_storage_712/DP" BEL
        "Mram_storage_712/SP" BEL "Mram_storage_713/DP" BEL
        "Mram_storage_713/SP" BEL "Mram_storage_714/DP" BEL
        "Mram_storage_714/SP" BEL "Mram_storage_715/DP" BEL
        "Mram_storage_715/SP" BEL "Mram_storage_716/DP" BEL
        "Mram_storage_716/SP" BEL "Mram_storage_717/DP" BEL
        "Mram_storage_717/SP" BEL "Mram_storage_718/DP" BEL
        "Mram_storage_718/SP" BEL "Mram_storage_719/DP" BEL
        "Mram_storage_719/SP" BEL "Mram_storage_72/DP" BEL
        "Mram_storage_72/SP" BEL "Mram_storage_720/DP" BEL
        "Mram_storage_720/SP" BEL "Mram_storage_721/DP" BEL
        "Mram_storage_721/SP" BEL "Mram_storage_722/DP" BEL
        "Mram_storage_722/SP" BEL "Mram_storage_73/DP" BEL
        "Mram_storage_73/SP" BEL "Mram_storage_74/DP" BEL "Mram_storage_74/SP"
        BEL "Mram_storage_75/DP" BEL "Mram_storage_75/SP" BEL
        "Mram_storage_76/DP" BEL "Mram_storage_76/SP" BEL "Mram_storage_77/DP"
        BEL "Mram_storage_77/SP" BEL "Mram_storage_78/DP" BEL
        "Mram_storage_78/SP" BEL "Mram_storage_79/DP" BEL "Mram_storage_79/SP"
        BEL "Mram_storage_81/DP" BEL "Mram_storage_81/SP" BEL
        "Mram_storage_810/DP" BEL "Mram_storage_810/SP" BEL
        "Mram_storage_811/DP" BEL "Mram_storage_811/SP" BEL
        "Mram_storage_812/DP" BEL "Mram_storage_812/SP" BEL
        "Mram_storage_813/DP" BEL "Mram_storage_813/SP" BEL
        "Mram_storage_814/DP" BEL "Mram_storage_814/SP" BEL
        "Mram_storage_815/DP" BEL "Mram_storage_815/SP" BEL
        "Mram_storage_816/DP" BEL "Mram_storage_816/SP" BEL
        "Mram_storage_817/DP" BEL "Mram_storage_817/SP" BEL
        "Mram_storage_818/DP" BEL "Mram_storage_818/SP" BEL
        "Mram_storage_819/DP" BEL "Mram_storage_819/SP" BEL
        "Mram_storage_82/DP" BEL "Mram_storage_82/SP" BEL
        "Mram_storage_820/DP" BEL "Mram_storage_820/SP" BEL
        "Mram_storage_821/DP" BEL "Mram_storage_821/SP" BEL
        "Mram_storage_822/DP" BEL "Mram_storage_822/SP" BEL
        "Mram_storage_83/DP" BEL "Mram_storage_83/SP" BEL "Mram_storage_84/DP"
        BEL "Mram_storage_84/SP" BEL "Mram_storage_85/DP" BEL
        "Mram_storage_85/SP" BEL "Mram_storage_86/DP" BEL "Mram_storage_86/SP"
        BEL "Mram_storage_87/DP" BEL "Mram_storage_87/SP" BEL
        "Mram_storage_88/DP" BEL "Mram_storage_88/SP" BEL "Mram_storage_89/DP"
        BEL "Mram_storage_89/SP" BEL "Mram_storage_91/DP" BEL
        "Mram_storage_91/SP" BEL "Mram_storage_910/DP" BEL
        "Mram_storage_910/SP" BEL "Mram_storage_911/DP" BEL
        "Mram_storage_911/SP" BEL "Mram_storage_912/DP" BEL
        "Mram_storage_912/SP" BEL "Mram_storage_913/DP" BEL
        "Mram_storage_913/SP" BEL "Mram_storage_914/DP" BEL
        "Mram_storage_914/SP" BEL "Mram_storage_915/DP" BEL
        "Mram_storage_915/SP" BEL "Mram_storage_916/DP" BEL
        "Mram_storage_916/SP" BEL "Mram_storage_917/DP" BEL
        "Mram_storage_917/SP" BEL "Mram_storage_918/DP" BEL
        "Mram_storage_918/SP" BEL "Mram_storage_919/DP" BEL
        "Mram_storage_919/SP" BEL "Mram_storage_92/DP" BEL
        "Mram_storage_92/SP" BEL "Mram_storage_920/DP" BEL
        "Mram_storage_920/SP" BEL "Mram_storage_921/DP" BEL
        "Mram_storage_921/SP" BEL "Mram_storage_922/DP" BEL
        "Mram_storage_922/SP" BEL "Mram_storage_93/DP" BEL
        "Mram_storage_93/SP" BEL "Mram_storage_94/DP" BEL "Mram_storage_94/SP"
        BEL "Mram_storage_95/DP" BEL "Mram_storage_95/SP" BEL
        "Mram_storage_96/DP" BEL "Mram_storage_96/SP" BEL "Mram_storage_97/DP"
        BEL "Mram_storage_97/SP" BEL "Mram_storage_98/DP" BEL
        "Mram_storage_98/SP" BEL "Mram_storage_99/DP" BEL
        "Mram_storage_99/SP";
PIN ODDR2_2/N0_pins<1> = BEL "ODDR2_2/N0" PINNAME CK0;
PIN ODDR2_2/N0_pins<2> = BEL "ODDR2_2/N0" PINNAME CK1;
PIN ODDR2_1/N_pins<1> = BEL "ODDR2_1/N" PINNAME CK0;
PIN ODDR2_1/N_pins<2> = BEL "ODDR2_1/N" PINNAME CK1;
PIN ODDR2_2_pins<1> = BEL "ODDR2_2" PINNAME CK0;
PIN ODDR2_2_pins<2> = BEL "ODDR2_2" PINNAME CK1;
PIN ODDR2_1_pins<1> = BEL "ODDR2_1" PINNAME CK0;
PIN ODDR2_1_pins<2> = BEL "ODDR2_1" PINNAME CK1;
PIN ODDR2_4/N1_pins<1> = BEL "ODDR2_4/N1" PINNAME CK0;
PIN ODDR2_4/N1_pins<2> = BEL "ODDR2_4/N1" PINNAME CK1;
PIN ODDR2_3/N_pins<1> = BEL "ODDR2_3/N" PINNAME CK0;
PIN ODDR2_3/N_pins<2> = BEL "ODDR2_3/N" PINNAME CK1;
PIN ODDR2_4_pins<1> = BEL "ODDR2_4" PINNAME CK0;
PIN ODDR2_4_pins<2> = BEL "ODDR2_4" PINNAME CK1;
PIN ODDR2_3_pins<1> = BEL "ODDR2_3" PINNAME CK0;
PIN ODDR2_3_pins<2> = BEL "ODDR2_3" PINNAME CK1;
TIMEGRP crg_unbuf_sdram_half_a = BEL "ddrphy_postamble" BEL "ddram_cke" BEL
        "ddram_odt" BEL "ddram_we_n" BEL "ddram_ras_n" BEL "ddram_cas_n" BEL
        "ddrphy_record0_bank_0" BEL "ddrphy_record0_bank_1" BEL
        "ddrphy_record0_bank_2" BEL "ddrphy_record1_bank_0" BEL
        "ddrphy_record1_bank_1" BEL "ddrphy_record1_bank_2" BEL
        "ddrphy_record0_address_0" BEL "ddrphy_record0_address_1" BEL
        "ddrphy_record0_address_2" BEL "ddrphy_record0_address_3" BEL
        "ddrphy_record0_address_4" BEL "ddrphy_record0_address_5" BEL
        "ddrphy_record0_address_6" BEL "ddrphy_record0_address_7" BEL
        "ddrphy_record0_address_8" BEL "ddrphy_record0_address_9" BEL
        "ddrphy_record0_address_10" BEL "ddrphy_record0_address_11" BEL
        "ddrphy_record0_address_12" BEL "ddrphy_record1_address_0" BEL
        "ddrphy_record1_address_1" BEL "ddrphy_record1_address_2" BEL
        "ddrphy_record1_address_3" BEL "ddrphy_record1_address_4" BEL
        "ddrphy_record1_address_5" BEL "ddrphy_record1_address_6" BEL
        "ddrphy_record1_address_7" BEL "ddrphy_record1_address_8" BEL
        "ddrphy_record1_address_9" BEL "ddrphy_record1_address_10" BEL
        "ddrphy_record1_address_11" BEL "ddrphy_record1_address_12" BEL
        "ddram_ba_0" BEL "ddram_ba_1" BEL "ddram_ba_2" BEL "ddram_a_0" BEL
        "ddram_a_1" BEL "ddram_a_2" BEL "ddram_a_3" BEL "ddram_a_4" BEL
        "ddram_a_5" BEL "ddram_a_6" BEL "ddram_a_7" BEL "ddram_a_8" BEL
        "ddram_a_9" BEL "ddram_a_10" BEL "ddram_a_11" BEL "ddram_a_12" BEL
        "ddrphy_phase_half" BEL "sdram_half_a_bufpll" BEL "ddrphy_phase_sel"
        BEL "ddrphy_record0_we_n_BRB0" BEL "ddrphy_record0_we_n_BRB1" BEL
        "ddrphy_record0_we_n_BRB2" BEL "ddrphy_record0_we_n_BRB3" BEL
        "ddrphy_record0_cas_n_BRB1" BEL "ddrphy_record0_cas_n_BRB2" BEL
        "ddrphy_record0_ras_n_BRB1" BEL "ddrphy_record0_ras_n_BRB2" BEL
        "ddrphy_record1_cas_n_BRB1" BEL "ddrphy_record1_cas_n_BRB2" BEL
        "ddrphy_record1_cas_n_BRB3" BEL "ddrphy_record1_ras_n_BRB1" BEL
        "ddrphy_record1_ras_n_BRB2" BEL "ddrphy_record1_we_n_BRB1" BEL
        "ddrphy_record1_we_n_BRB2" BEL "ddrphy_record0_odt_BRB0" BEL
        "ddrphy_record0_cke_BRB0" BEL "Mshreg_ddrphy_r_dfi_wrdata_en_1" BEL
        "ddrphy_r_dfi_wrdata_en_1" PIN "ODDR2_2/N0_pins<1>" PIN
        "ODDR2_2/N0_pins<2>" PIN "ODDR2_2/N0_pins<1>" PIN "ODDR2_2/N0_pins<2>"
        PIN "ODDR2_1/N_pins<1>" PIN "ODDR2_1/N_pins<2>" PIN
        "ODDR2_1/N_pins<1>" PIN "ODDR2_1/N_pins<2>" PIN "ODDR2_2_pins<1>" PIN
        "ODDR2_2_pins<2>" PIN "ODDR2_2_pins<1>" PIN "ODDR2_2_pins<2>" PIN
        "ODDR2_1_pins<1>" PIN "ODDR2_1_pins<2>" PIN "ODDR2_1_pins<1>" PIN
        "ODDR2_1_pins<2>" PIN "ODDR2_4/N1_pins<1>" PIN "ODDR2_4/N1_pins<2>"
        PIN "ODDR2_4/N1_pins<1>" PIN "ODDR2_4/N1_pins<2>" PIN
        "ODDR2_3/N_pins<1>" PIN "ODDR2_3/N_pins<2>" PIN "ODDR2_3/N_pins<1>"
        PIN "ODDR2_3/N_pins<2>" PIN "ODDR2_4_pins<1>" PIN "ODDR2_4_pins<2>"
        PIN "ODDR2_4_pins<1>" PIN "ODDR2_4_pins<2>" PIN "ODDR2_3_pins<1>" PIN
        "ODDR2_3_pins<2>" PIN "ODDR2_3_pins<1>" PIN "ODDR2_3_pins<2>";
TIMEGRP crg_unbuf_sdram_half_a_0 = BEL "ddrphy_postamble" BEL "ddram_cke" BEL
        "ddram_odt" BEL "ddram_we_n" BEL "ddram_ras_n" BEL "ddram_cas_n" BEL
        "ddrphy_record0_bank_0" BEL "ddrphy_record0_bank_1" BEL
        "ddrphy_record0_bank_2" BEL "ddrphy_record1_bank_0" BEL
        "ddrphy_record1_bank_1" BEL "ddrphy_record1_bank_2" BEL
        "ddrphy_record0_address_0" BEL "ddrphy_record0_address_1" BEL
        "ddrphy_record0_address_2" BEL "ddrphy_record0_address_3" BEL
        "ddrphy_record0_address_4" BEL "ddrphy_record0_address_5" BEL
        "ddrphy_record0_address_6" BEL "ddrphy_record0_address_7" BEL
        "ddrphy_record0_address_8" BEL "ddrphy_record0_address_9" BEL
        "ddrphy_record0_address_10" BEL "ddrphy_record0_address_11" BEL
        "ddrphy_record0_address_12" BEL "ddrphy_record1_address_0" BEL
        "ddrphy_record1_address_1" BEL "ddrphy_record1_address_2" BEL
        "ddrphy_record1_address_3" BEL "ddrphy_record1_address_4" BEL
        "ddrphy_record1_address_5" BEL "ddrphy_record1_address_6" BEL
        "ddrphy_record1_address_7" BEL "ddrphy_record1_address_8" BEL
        "ddrphy_record1_address_9" BEL "ddrphy_record1_address_10" BEL
        "ddrphy_record1_address_11" BEL "ddrphy_record1_address_12" BEL
        "ddram_ba_0" BEL "ddram_ba_1" BEL "ddram_ba_2" BEL "ddram_a_0" BEL
        "ddram_a_1" BEL "ddram_a_2" BEL "ddram_a_3" BEL "ddram_a_4" BEL
        "ddram_a_5" BEL "ddram_a_6" BEL "ddram_a_7" BEL "ddram_a_8" BEL
        "ddram_a_9" BEL "ddram_a_10" BEL "ddram_a_11" BEL "ddram_a_12" BEL
        "ddrphy_phase_half" BEL "sdram_half_a_bufpll" BEL "ddrphy_phase_sel"
        BEL "ddrphy_record0_we_n_BRB0" BEL "ddrphy_record0_we_n_BRB1" BEL
        "ddrphy_record0_we_n_BRB2" BEL "ddrphy_record0_we_n_BRB3" BEL
        "ddrphy_record0_cas_n_BRB1" BEL "ddrphy_record0_cas_n_BRB2" BEL
        "ddrphy_record0_ras_n_BRB1" BEL "ddrphy_record0_ras_n_BRB2" BEL
        "ddrphy_record1_cas_n_BRB1" BEL "ddrphy_record1_cas_n_BRB2" BEL
        "ddrphy_record1_cas_n_BRB3" BEL "ddrphy_record1_ras_n_BRB1" BEL
        "ddrphy_record1_ras_n_BRB2" BEL "ddrphy_record1_we_n_BRB1" BEL
        "ddrphy_record1_we_n_BRB2" BEL "ddrphy_record0_odt_BRB0" BEL
        "ddrphy_record0_cke_BRB0" BEL "Mshreg_ddrphy_r_dfi_wrdata_en_1" BEL
        "ddrphy_r_dfi_wrdata_en_1" PIN "ODDR2_2/N0_pins<1>" PIN
        "ODDR2_2/N0_pins<2>" PIN "ODDR2_2/N0_pins<1>" PIN "ODDR2_2/N0_pins<2>"
        PIN "ODDR2_1/N_pins<1>" PIN "ODDR2_1/N_pins<2>" PIN
        "ODDR2_1/N_pins<1>" PIN "ODDR2_1/N_pins<2>" PIN "ODDR2_2_pins<1>" PIN
        "ODDR2_2_pins<2>" PIN "ODDR2_2_pins<1>" PIN "ODDR2_2_pins<2>" PIN
        "ODDR2_1_pins<1>" PIN "ODDR2_1_pins<2>" PIN "ODDR2_1_pins<1>" PIN
        "ODDR2_1_pins<2>" PIN "ODDR2_4/N1_pins<1>" PIN "ODDR2_4/N1_pins<2>"
        PIN "ODDR2_4/N1_pins<1>" PIN "ODDR2_4/N1_pins<2>" PIN
        "ODDR2_3/N_pins<1>" PIN "ODDR2_3/N_pins<2>" PIN "ODDR2_3/N_pins<1>"
        PIN "ODDR2_3/N_pins<2>" PIN "ODDR2_4_pins<1>" PIN "ODDR2_4_pins<2>"
        PIN "ODDR2_4_pins<1>" PIN "ODDR2_4_pins<2>" PIN "ODDR2_3_pins<1>" PIN
        "ODDR2_3_pins<2>" PIN "ODDR2_3_pins<1>" PIN "ODDR2_3_pins<2>";
PIN BUFIO2_pins<1> = BEL "BUFIO2" PINNAME I;
TIMEGRP PRDclk100 = PIN "BUFIO2_pins<1>";
PIN crg_pll_adv_pins<2> = BEL "crg_pll_adv" PINNAME CLKIN1;
TIMEGRP crg_clk100b = PIN "crg_pll_adv_pins<2>";
TIMEGRP crg_clk100b_0 = PIN "crg_pll_adv_pins<2>";
PIN ODDR2/N_pins<1> = BEL "ODDR2/N" PINNAME CK0;
PIN ODDR2/N_pins<2> = BEL "ODDR2/N" PINNAME CK1;
PIN ODDR2_pins<1> = BEL "ODDR2" PINNAME CK0;
PIN ODDR2_pins<2> = BEL "ODDR2" PINNAME CK1;
TIMEGRP crg_unbuf_sdram_half_b = BEL "sdram_half_b_bufpll" PIN
        "ODDR2/N_pins<1>" PIN "ODDR2/N_pins<2>" PIN "ODDR2/N_pins<1>" PIN
        "ODDR2/N_pins<2>" PIN "ODDR2_pins<1>" PIN "ODDR2_pins<2>" PIN
        "ODDR2_pins<1>" PIN "ODDR2_pins<2>";
TIMEGRP crg_unbuf_sdram_half_b_0 = BEL "sdram_half_b_bufpll" PIN
        "ODDR2/N_pins<1>" PIN "ODDR2/N_pins<2>" PIN "ODDR2/N_pins<1>" PIN
        "ODDR2/N_pins<2>" PIN "ODDR2_pins<1>" PIN "ODDR2_pins<2>" PIN
        "ODDR2_pins<1>" PIN "ODDR2_pins<2>";
PIN OSERDES2_pins<0> = BEL "OSERDES2" PINNAME CLK0;
PIN OSERDES2_1_pins<0> = BEL "OSERDES2_1" PINNAME CLK0;
PIN OSERDES2_2_pins<0> = BEL "OSERDES2_2" PINNAME CLK0;
PIN OSERDES2_3_pins<0> = BEL "OSERDES2_3" PINNAME CLK0;
PIN OSERDES2_4_pins<0> = BEL "OSERDES2_4" PINNAME CLK0;
PIN OSERDES2_5_pins<0> = BEL "OSERDES2_5" PINNAME CLK0;
PIN OSERDES2_6_pins<0> = BEL "OSERDES2_6" PINNAME CLK0;
PIN OSERDES2_7_pins<0> = BEL "OSERDES2_7" PINNAME CLK0;
PIN OSERDES2_8_pins<0> = BEL "OSERDES2_8" PINNAME CLK0;
PIN OSERDES2_9_pins<0> = BEL "OSERDES2_9" PINNAME CLK0;
PIN OSERDES2_10_pins<0> = BEL "OSERDES2_10" PINNAME CLK0;
PIN OSERDES2_11_pins<0> = BEL "OSERDES2_11" PINNAME CLK0;
PIN OSERDES2_12_pins<0> = BEL "OSERDES2_12" PINNAME CLK0;
PIN OSERDES2_13_pins<0> = BEL "OSERDES2_13" PINNAME CLK0;
PIN OSERDES2_14_pins<0> = BEL "OSERDES2_14" PINNAME CLK0;
PIN OSERDES2_15_pins<0> = BEL "OSERDES2_15" PINNAME CLK0;
PIN OSERDES2_16_pins<0> = BEL "OSERDES2_16" PINNAME CLK0;
PIN OSERDES2_17_pins<0> = BEL "OSERDES2_17" PINNAME CLK0;
PIN ISERDES2_pins<2> = BEL "ISERDES2" PINNAME CLK0;
PIN ISERDES2_1_pins<2> = BEL "ISERDES2_1" PINNAME CLK0;
PIN ISERDES2_2_pins<2> = BEL "ISERDES2_2" PINNAME CLK0;
PIN ISERDES2_3_pins<2> = BEL "ISERDES2_3" PINNAME CLK0;
PIN ISERDES2_4_pins<2> = BEL "ISERDES2_4" PINNAME CLK0;
PIN ISERDES2_5_pins<2> = BEL "ISERDES2_5" PINNAME CLK0;
PIN ISERDES2_6_pins<2> = BEL "ISERDES2_6" PINNAME CLK0;
PIN ISERDES2_7_pins<2> = BEL "ISERDES2_7" PINNAME CLK0;
PIN ISERDES2_8_pins<2> = BEL "ISERDES2_8" PINNAME CLK0;
PIN ISERDES2_9_pins<2> = BEL "ISERDES2_9" PINNAME CLK0;
PIN ISERDES2_10_pins<2> = BEL "ISERDES2_10" PINNAME CLK0;
PIN ISERDES2_11_pins<2> = BEL "ISERDES2_11" PINNAME CLK0;
PIN ISERDES2_12_pins<2> = BEL "ISERDES2_12" PINNAME CLK0;
PIN ISERDES2_13_pins<2> = BEL "ISERDES2_13" PINNAME CLK0;
PIN ISERDES2_14_pins<2> = BEL "ISERDES2_14" PINNAME CLK0;
PIN ISERDES2_15_pins<2> = BEL "ISERDES2_15" PINNAME CLK0;
TIMEGRP crg_unbuf_sdram_full = PIN "OSERDES2_pins<0>" PIN "OSERDES2_1_pins<0>"
        PIN "OSERDES2_2_pins<0>" PIN "OSERDES2_3_pins<0>" PIN
        "OSERDES2_4_pins<0>" PIN "OSERDES2_5_pins<0>" PIN "OSERDES2_6_pins<0>"
        PIN "OSERDES2_7_pins<0>" PIN "OSERDES2_8_pins<0>" PIN
        "OSERDES2_9_pins<0>" PIN "OSERDES2_10_pins<0>" PIN
        "OSERDES2_11_pins<0>" PIN "OSERDES2_12_pins<0>" PIN
        "OSERDES2_13_pins<0>" PIN "OSERDES2_14_pins<0>" PIN
        "OSERDES2_15_pins<0>" PIN "OSERDES2_16_pins<0>" PIN
        "OSERDES2_17_pins<0>" PIN "ISERDES2_pins<2>" PIN "ISERDES2_1_pins<2>"
        PIN "ISERDES2_2_pins<2>" PIN "ISERDES2_3_pins<2>" PIN
        "ISERDES2_4_pins<2>" PIN "ISERDES2_5_pins<2>" PIN "ISERDES2_6_pins<2>"
        PIN "ISERDES2_7_pins<2>" PIN "ISERDES2_8_pins<2>" PIN
        "ISERDES2_9_pins<2>" PIN "ISERDES2_10_pins<2>" PIN
        "ISERDES2_11_pins<2>" PIN "ISERDES2_12_pins<2>" PIN
        "ISERDES2_13_pins<2>" PIN "ISERDES2_14_pins<2>" PIN
        "ISERDES2_15_pins<2>";
TIMEGRP crg_unbuf_sdram_full_0 = PIN "OSERDES2_pins<0>" PIN
        "OSERDES2_1_pins<0>" PIN "OSERDES2_2_pins<0>" PIN "OSERDES2_3_pins<0>"
        PIN "OSERDES2_4_pins<0>" PIN "OSERDES2_5_pins<0>" PIN
        "OSERDES2_6_pins<0>" PIN "OSERDES2_7_pins<0>" PIN "OSERDES2_8_pins<0>"
        PIN "OSERDES2_9_pins<0>" PIN "OSERDES2_10_pins<0>" PIN
        "OSERDES2_11_pins<0>" PIN "OSERDES2_12_pins<0>" PIN
        "OSERDES2_13_pins<0>" PIN "OSERDES2_14_pins<0>" PIN
        "OSERDES2_15_pins<0>" PIN "OSERDES2_16_pins<0>" PIN
        "OSERDES2_17_pins<0>" PIN "ISERDES2_pins<2>" PIN "ISERDES2_1_pins<2>"
        PIN "ISERDES2_2_pins<2>" PIN "ISERDES2_3_pins<2>" PIN
        "ISERDES2_4_pins<2>" PIN "ISERDES2_5_pins<2>" PIN "ISERDES2_6_pins<2>"
        PIN "ISERDES2_7_pins<2>" PIN "ISERDES2_8_pins<2>" PIN
        "ISERDES2_9_pins<2>" PIN "ISERDES2_10_pins<2>" PIN
        "ISERDES2_11_pins<2>" PIN "ISERDES2_12_pins<2>" PIN
        "ISERDES2_13_pins<2>" PIN "ISERDES2_14_pins<2>" PIN
        "ISERDES2_15_pins<2>";
TSsys_clk = PERIOD TIMEGRP "PRDsys_clk" 13.3333333 ns HIGH 50%;
TSeth_rx_clk = PERIOD TIMEGRP "PRDeth_rx_clk" 8 ns HIGH 50%;
PATH TSsys_clkTOeth_rx_clk_path = FROM TIMEGRP "TIGsys_clk" TO TIMEGRP
        "TIGeth_rx_clk";
PATH "TSsys_clkTOeth_rx_clk_path" TIG;
PATH TSeth_rx_clkTOsys_clk_path = FROM TIMEGRP "TIGeth_rx_clk" TO TIMEGRP
        "TIGsys_clk";
PATH "TSeth_rx_clkTOsys_clk_path" TIG;
TSclk100 = PERIOD TIMEGRP "PRDclk100" 10 ns HIGH 50%;
TSeth_clocks_rx = PERIOD TIMEGRP "PRDeth_clocks_rx" 40 ns HIGH 50%;
TS_crg_clk100b = PERIOD TIMEGRP "crg_clk100b" TSclk100 HIGH 50%;
TS_crg_unbuf_sdram_half_b = PERIOD TIMEGRP "crg_unbuf_sdram_half_b"
        TS_crg_clk100b / 1.5 PHASE 4.62962963 ns HIGH 50%;
TS_crg_unbuf_sys = PERIOD TIMEGRP "crg_unbuf_sys" TS_crg_clk100b / 0.75 HIGH
        50%;
TS_crg_unbuf_sdram_full = PERIOD TIMEGRP "crg_unbuf_sdram_full" TS_crg_clk100b
        / 3 HIGH 50%;
TS_crg_unbuf_sdram_half_a = PERIOD TIMEGRP "crg_unbuf_sdram_half_a"
        TS_crg_clk100b / 1.5 PHASE 5 ns HIGH 50%;
SCHEMATIC END;

