// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
// Version: 2020.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_axi_myproject (
        ap_clk,
        ap_rst,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        ap_return
);


input   ap_clk;
input   ap_rst;
input  [31:0] p_read;
input  [31:0] p_read1;
input  [31:0] p_read2;
input  [31:0] p_read3;
input  [31:0] p_read4;
input  [31:0] p_read5;
input  [31:0] p_read6;
input  [31:0] p_read7;
input  [31:0] p_read8;
input  [31:0] p_read9;
output  [31:0] ap_return;

wire   [31:0] grp_decision_function_7_fu_108_ap_return;
reg   [31:0] s_V_reg_212;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_pp0_stage0_11001;
wire   [31:0] grp_decision_function_6_fu_116_ap_return;
reg   [31:0] s_V_1_reg_217;
wire   [31:0] grp_decision_function_5_fu_126_ap_return;
reg   [31:0] s_V_2_reg_222;
wire   [31:0] grp_decision_function_4_fu_134_ap_return;
reg   [31:0] s_V_3_reg_227;
wire   [31:0] grp_decision_function_3_fu_142_ap_return;
reg   [31:0] s_V_4_reg_232;
reg   [31:0] s_V_4_reg_232_pp0_iter2_reg;
wire   [31:0] grp_decision_function_2_fu_150_ap_return;
reg   [31:0] s_V_5_reg_237;
reg   [31:0] s_V_5_reg_237_pp0_iter2_reg;
wire   [31:0] grp_decision_function_1_fu_158_ap_return;
reg   [31:0] s_V_6_reg_242;
wire   [31:0] grp_decision_function_fu_168_ap_return;
reg   [31:0] s_V_7_reg_247;
wire   [31:0] add_ln712_fu_176_p2;
reg   [31:0] add_ln712_reg_252;
reg   [31:0] add_ln712_reg_252_pp0_iter3_reg;
wire   [31:0] add_ln712_1_fu_180_p2;
reg   [31:0] add_ln712_1_reg_257;
reg   [31:0] add_ln712_1_reg_257_pp0_iter3_reg;
wire   [31:0] add_ln712_5_fu_189_p2;
reg   [31:0] add_ln712_5_reg_262;
wire   [31:0] add_ln712_6_fu_198_p2;
reg   [31:0] add_ln712_6_reg_267;
reg    grp_decision_function_7_fu_108_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call11;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call11;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call11;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call11;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call11;
wire    ap_block_pp0_stage0_11001_ignoreCallOp16;
reg    grp_decision_function_6_fu_116_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call12;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call12;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call12;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call12;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call12;
wire    ap_block_pp0_stage0_11001_ignoreCallOp17;
reg    grp_decision_function_5_fu_126_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call13;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call13;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call13;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call13;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call13;
wire    ap_block_pp0_stage0_11001_ignoreCallOp18;
reg    grp_decision_function_4_fu_134_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call14;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call14;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call14;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call14;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call14;
wire    ap_block_pp0_stage0_11001_ignoreCallOp19;
reg    grp_decision_function_3_fu_142_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call15;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call15;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call15;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call15;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call15;
wire    ap_block_pp0_stage0_11001_ignoreCallOp20;
reg    grp_decision_function_2_fu_150_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call16;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call16;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call16;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call16;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call16;
wire    ap_block_pp0_stage0_11001_ignoreCallOp21;
reg    grp_decision_function_1_fu_158_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call17;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call17;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call17;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call17;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call17;
wire    ap_block_pp0_stage0_11001_ignoreCallOp22;
reg    grp_decision_function_fu_168_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call18;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call18;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call18;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call18;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call18;
wire    ap_block_pp0_stage0_11001_ignoreCallOp23;
wire    ap_block_pp0_stage0;
wire   [31:0] add_ln712_4_fu_184_p2;
wire   [31:0] add_ln712_3_fu_194_p2;
wire   [31:0] add_ln712_2_fu_203_p2;
reg   [31:0] p_read_int_reg;
reg   [31:0] p_read1_int_reg;
reg   [31:0] p_read2_int_reg;
reg   [31:0] p_read3_int_reg;
reg   [31:0] p_read4_int_reg;
reg   [31:0] p_read5_int_reg;
reg   [31:0] p_read6_int_reg;
reg   [31:0] p_read7_int_reg;
reg   [31:0] p_read8_int_reg;
reg   [31:0] p_read9_int_reg;
wire    ap_ce_reg;

myproject_axi_decision_function_7 grp_decision_function_7_fu_108(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .p_read1(p_read1_int_reg),
    .p_read2(p_read5_int_reg),
    .ap_return(grp_decision_function_7_fu_108_ap_return),
    .ap_ce(grp_decision_function_7_fu_108_ap_ce)
);

myproject_axi_decision_function_6 grp_decision_function_6_fu_116(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .p_read1(p_read2_int_reg),
    .p_read2(p_read5_int_reg),
    .p_read3(p_read7_int_reg),
    .ap_return(grp_decision_function_6_fu_116_ap_return),
    .ap_ce(grp_decision_function_6_fu_116_ap_ce)
);

myproject_axi_decision_function_5 grp_decision_function_5_fu_126(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .p_read1(p_read2_int_reg),
    .p_read2(p_read4_int_reg),
    .ap_return(grp_decision_function_5_fu_126_ap_return),
    .ap_ce(grp_decision_function_5_fu_126_ap_ce)
);

myproject_axi_decision_function_4 grp_decision_function_4_fu_134(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .p_read1(p_read7_int_reg),
    .p_read2(p_read8_int_reg),
    .ap_return(grp_decision_function_4_fu_134_ap_return),
    .ap_ce(grp_decision_function_4_fu_134_ap_ce)
);

myproject_axi_decision_function_3 grp_decision_function_3_fu_142(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .p_read1(p_read3_int_reg),
    .p_read2(p_read9_int_reg),
    .ap_return(grp_decision_function_3_fu_142_ap_return),
    .ap_ce(grp_decision_function_3_fu_142_ap_ce)
);

myproject_axi_decision_function_2 grp_decision_function_2_fu_150(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .p_read1(p_read_int_reg),
    .p_read2(p_read6_int_reg),
    .ap_return(grp_decision_function_2_fu_150_ap_return),
    .ap_ce(grp_decision_function_2_fu_150_ap_ce)
);

myproject_axi_decision_function_1 grp_decision_function_1_fu_158(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .p_read1(p_read5_int_reg),
    .p_read2(p_read6_int_reg),
    .p_read3(p_read9_int_reg),
    .ap_return(grp_decision_function_1_fu_158_ap_return),
    .ap_ce(grp_decision_function_1_fu_158_ap_ce)
);

myproject_axi_decision_function grp_decision_function_fu_168(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .p_read1(p_read2_int_reg),
    .p_read2(p_read4_int_reg),
    .ap_return(grp_decision_function_fu_168_ap_return),
    .ap_ce(grp_decision_function_fu_168_ap_ce)
);

always @ (posedge ap_clk) begin
    p_read1_int_reg <= p_read1;
end

always @ (posedge ap_clk) begin
    p_read2_int_reg <= p_read2;
end

always @ (posedge ap_clk) begin
    p_read3_int_reg <= p_read3;
end

always @ (posedge ap_clk) begin
    p_read4_int_reg <= p_read4;
end

always @ (posedge ap_clk) begin
    p_read5_int_reg <= p_read5;
end

always @ (posedge ap_clk) begin
    p_read6_int_reg <= p_read6;
end

always @ (posedge ap_clk) begin
    p_read7_int_reg <= p_read7;
end

always @ (posedge ap_clk) begin
    p_read8_int_reg <= p_read8;
end

always @ (posedge ap_clk) begin
    p_read9_int_reg <= p_read9;
end

always @ (posedge ap_clk) begin
    p_read_int_reg <= p_read;
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln712_1_reg_257 <= add_ln712_1_fu_180_p2;
        add_ln712_1_reg_257_pp0_iter3_reg <= add_ln712_1_reg_257;
        add_ln712_5_reg_262 <= add_ln712_5_fu_189_p2;
        add_ln712_6_reg_267 <= add_ln712_6_fu_198_p2;
        add_ln712_reg_252 <= add_ln712_fu_176_p2;
        add_ln712_reg_252_pp0_iter3_reg <= add_ln712_reg_252;
        s_V_1_reg_217 <= grp_decision_function_6_fu_116_ap_return;
        s_V_2_reg_222 <= grp_decision_function_5_fu_126_ap_return;
        s_V_3_reg_227 <= grp_decision_function_4_fu_134_ap_return;
        s_V_4_reg_232 <= grp_decision_function_3_fu_142_ap_return;
        s_V_4_reg_232_pp0_iter2_reg <= s_V_4_reg_232;
        s_V_5_reg_237 <= grp_decision_function_2_fu_150_ap_return;
        s_V_5_reg_237_pp0_iter2_reg <= s_V_5_reg_237;
        s_V_6_reg_242 <= grp_decision_function_1_fu_158_ap_return;
        s_V_7_reg_247 <= grp_decision_function_fu_168_ap_return;
        s_V_reg_212 <= grp_decision_function_7_fu_108_ap_return;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp22)) begin
        grp_decision_function_1_fu_158_ap_ce = 1'b1;
    end else begin
        grp_decision_function_1_fu_158_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp21)) begin
        grp_decision_function_2_fu_150_ap_ce = 1'b1;
    end else begin
        grp_decision_function_2_fu_150_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp20)) begin
        grp_decision_function_3_fu_142_ap_ce = 1'b1;
    end else begin
        grp_decision_function_3_fu_142_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp19)) begin
        grp_decision_function_4_fu_134_ap_ce = 1'b1;
    end else begin
        grp_decision_function_4_fu_134_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp18)) begin
        grp_decision_function_5_fu_126_ap_ce = 1'b1;
    end else begin
        grp_decision_function_5_fu_126_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp17)) begin
        grp_decision_function_6_fu_116_ap_ce = 1'b1;
    end else begin
        grp_decision_function_6_fu_116_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp16)) begin
        grp_decision_function_7_fu_108_ap_ce = 1'b1;
    end else begin
        grp_decision_function_7_fu_108_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp23)) begin
        grp_decision_function_fu_168_ap_ce = 1'b1;
    end else begin
        grp_decision_function_fu_168_ap_ce = 1'b0;
    end
end

assign add_ln712_1_fu_180_p2 = (s_V_2_reg_222 + s_V_3_reg_227);

assign add_ln712_2_fu_203_p2 = (add_ln712_1_reg_257_pp0_iter3_reg + add_ln712_reg_252_pp0_iter3_reg);

assign add_ln712_3_fu_194_p2 = (s_V_4_reg_232_pp0_iter2_reg + s_V_5_reg_237_pp0_iter2_reg);

assign add_ln712_4_fu_184_p2 = (s_V_7_reg_247 + 32'd1965);

assign add_ln712_5_fu_189_p2 = (add_ln712_4_fu_184_p2 + s_V_6_reg_242);

assign add_ln712_6_fu_198_p2 = (add_ln712_5_reg_262 + add_ln712_3_fu_194_p2);

assign add_ln712_fu_176_p2 = (s_V_1_reg_217 + s_V_reg_212);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp21 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp23 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_return = (add_ln712_6_reg_267 + add_ln712_2_fu_203_p2);

endmodule //myproject_axi_myproject
