
C:\Users\11401393\Desktop\bachelorproef\VivadoHLS\Demo\Zevenseg\solution1\sim\vhdl>call C:/Xilinx/Vivado/2016.4/bin/xelab xil_defaultlib.apatb_Zevenseg_top -prj Zevenseg.prj --initfile "C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s Zevenseg  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_Zevenseg_top -prj Zevenseg.prj --initfile C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s Zevenseg 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/11401393/Desktop/bachelorproef/VivadoHLS/Demo/Zevenseg/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/11401393/Desktop/bachelorproef/VivadoHLS/Demo/Zevenseg/solution1/sim/vhdl/Zevenseg.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_Zevenseg_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/11401393/Desktop/bachelorproef/VivadoHLS/Demo/Zevenseg/solution1/sim/vhdl/Zevenseg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Zevenseg
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture behav of entity xil_defaultlib.Zevenseg [zevenseg_default]
Compiling architecture behav of entity xil_defaultlib.apatb_zevenseg_top
Built simulation snapshot Zevenseg

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/11401393/Desktop/bachelorproef/VivadoHLS/Demo/Zevenseg/solution1/sim/vhdl/xsim.dir/Zevenseg/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/11401393/Desktop/bachelorproef/VivadoHLS/Demo/Zevenseg/solution1/sim/vhdl/xsim.dir/Zevenseg/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May 09 11:03:15 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May 09 11:03:15 2017...

****** xsim v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source xsim.dir/Zevenseg/xsim_script.tcl
# xsim {Zevenseg} -autoloadwcfg -tclbatch {Zevenseg.tcl}
Vivado Simulator 2016.4
Time resolution is 1 ps
source Zevenseg.tcl
## run all
